DECL|A7CORE0_CTRL|member|__IO uint32_t A7CORE0_CTRL; /**< GPC PGC Control Register, offset: 0x800 */
DECL|A7CORE0_PDNSCR|member|__IO uint32_t A7CORE0_PDNSCR; /**< GPC PGC Down Sequence Control Register, offset: 0x808 */
DECL|A7CORE0_PUPSCR|member|__IO uint32_t A7CORE0_PUPSCR; /**< GPC PGC Up Sequence Control Register, offset: 0x804 */
DECL|A7CORE0_SR|member|__IO uint32_t A7CORE0_SR; /**< GPC PGC Status Register, offset: 0x80C */
DECL|A7CORE1_CTRL|member|__IO uint32_t A7CORE1_CTRL; /**< GPC PGC Control Register, offset: 0x840 */
DECL|A7CORE1_PDNSCR|member|__IO uint32_t A7CORE1_PDNSCR; /**< GPC PGC Down Sequence Control Register, offset: 0x848 */
DECL|A7CORE1_PUPSCR|member|__IO uint32_t A7CORE1_PUPSCR; /**< GPC PGC Up Sequence Control Register, offset: 0x844 */
DECL|A7CORE1_SR|member|__IO uint32_t A7CORE1_SR; /**< GPC PGC Status Register, offset: 0x84C */
DECL|A7RCR0|member|__IO uint32_t A7RCR0; /**< A7 Reset Control Register, offset: 0x4 */
DECL|A7RCR1|member|__IO uint32_t A7RCR1; /**< A7 Reset Control Register, offset: 0x8 */
DECL|A7SCU_CTRL|member|__IO uint32_t A7SCU_CTRL; /**< GPC PGC Control Register, offset: 0x880 */
DECL|A7SCU_PDNSCR|member|__IO uint32_t A7SCU_PDNSCR; /**< GPC PGC Down Sequence Control Register, offset: 0x888 */
DECL|A7SCU_PUPSCR|member|__IO uint32_t A7SCU_PUPSCR; /**< GPC PGC Up Sequence Control Register, offset: 0x884 */
DECL|A7SCU_SR|member|__IO uint32_t A7SCU_SR; /**< GPC PGC Status Register, offset: 0x88C */
DECL|A7_MIX_PDN_FLG|member|__IO uint32_t A7_MIX_PDN_FLG; /**< A7 MIX PDN FLG, offset: 0x1B0 */
DECL|A7_PU_PDN_FLG|member|__I uint32_t A7_PU_PDN_FLG; /**< A7 PU PDN FLG, offset: 0x1B4 */
DECL|A7_PU_PGC_PDN_STATUS|member|__I uint32_t A7_PU_PGC_PDN_STATUS[3]; /**< A7 PU PGC software down trigger status, array offset: 0x18C, array step: 0x4 */
DECL|A7_PU_PGC_PUP_STATUS|member|__I uint32_t A7_PU_PGC_PUP_STATUS[3]; /**< A7 PU software up trigger status register, array offset: 0x134, array step: 0x4 */
DECL|ACCESS_CTRL_ROOT_CLR|member|__IO uint32_t ACCESS_CTRL_ROOT_CLR; /**< Access Control Register, array offset: 0x8078, array step: 0x80 */
DECL|ACCESS_CTRL_ROOT_SET|member|__IO uint32_t ACCESS_CTRL_ROOT_SET; /**< Access Control Register, array offset: 0x8074, array step: 0x80 */
DECL|ACCESS_CTRL_ROOT_TOG|member|__IO uint32_t ACCESS_CTRL_ROOT_TOG; /**< Access Control Register, array offset: 0x807C, array step: 0x80 */
DECL|ACCESS_CTRL_ROOT_TOG|member|} ACCESS_CTRL_ROOT_TOG[125];
DECL|ACCESS_CTRL|member|__IO uint32_t ACCESS_CTRL; /**< Access Control Register, array offset: 0x8070, array step: 0x80 */
DECL|ADC1_ADC_CFG|macro|ADC1_ADC_CFG
DECL|ADC1_BASE_PTR|macro|ADC1_BASE_PTR
DECL|ADC1_BASE|macro|ADC1_BASE
DECL|ADC1_CHA_B_CNV_RSLT|macro|ADC1_CHA_B_CNV_RSLT
DECL|ADC1_CHC_D_CNV_RSLT|macro|ADC1_CHC_D_CNV_RSLT
DECL|ADC1_CH_A_CFG1|macro|ADC1_CH_A_CFG1
DECL|ADC1_CH_A_CFG2|macro|ADC1_CH_A_CFG2
DECL|ADC1_CH_B_CFG1|macro|ADC1_CH_B_CFG1
DECL|ADC1_CH_B_CFG2|macro|ADC1_CH_B_CFG2
DECL|ADC1_CH_C_CFG1|macro|ADC1_CH_C_CFG1
DECL|ADC1_CH_C_CFG2|macro|ADC1_CH_C_CFG2
DECL|ADC1_CH_D_CFG1|macro|ADC1_CH_D_CFG1
DECL|ADC1_CH_D_CFG2|macro|ADC1_CH_D_CFG2
DECL|ADC1_CH_SW_CFG|macro|ADC1_CH_SW_CFG
DECL|ADC1_CH_SW_CNV_RSLT|macro|ADC1_CH_SW_CNV_RSLT
DECL|ADC1_DMA_FIFO_DAT|macro|ADC1_DMA_FIFO_DAT
DECL|ADC1_DMA_FIFO|macro|ADC1_DMA_FIFO
DECL|ADC1_FIFO_STATUS|macro|ADC1_FIFO_STATUS
DECL|ADC1_INT_EN|macro|ADC1_INT_EN
DECL|ADC1_INT_SIG_EN|macro|ADC1_INT_SIG_EN
DECL|ADC1_INT_STATUS|macro|ADC1_INT_STATUS
DECL|ADC1_IRQn|enumerator|ADC1_IRQn = 98, /**< ADC-1 Interrupt */
DECL|ADC1_TIMER_UNIT|macro|ADC1_TIMER_UNIT
DECL|ADC1|macro|ADC1
DECL|ADC2_ADC_CFG|macro|ADC2_ADC_CFG
DECL|ADC2_BASE_PTR|macro|ADC2_BASE_PTR
DECL|ADC2_BASE|macro|ADC2_BASE
DECL|ADC2_CHA_B_CNV_RSLT|macro|ADC2_CHA_B_CNV_RSLT
DECL|ADC2_CHC_D_CNV_RSLT|macro|ADC2_CHC_D_CNV_RSLT
DECL|ADC2_CH_A_CFG1|macro|ADC2_CH_A_CFG1
DECL|ADC2_CH_A_CFG2|macro|ADC2_CH_A_CFG2
DECL|ADC2_CH_B_CFG1|macro|ADC2_CH_B_CFG1
DECL|ADC2_CH_B_CFG2|macro|ADC2_CH_B_CFG2
DECL|ADC2_CH_C_CFG1|macro|ADC2_CH_C_CFG1
DECL|ADC2_CH_C_CFG2|macro|ADC2_CH_C_CFG2
DECL|ADC2_CH_D_CFG1|macro|ADC2_CH_D_CFG1
DECL|ADC2_CH_D_CFG2|macro|ADC2_CH_D_CFG2
DECL|ADC2_CH_SW_CFG|macro|ADC2_CH_SW_CFG
DECL|ADC2_CH_SW_CNV_RSLT|macro|ADC2_CH_SW_CNV_RSLT
DECL|ADC2_DMA_FIFO_DAT|macro|ADC2_DMA_FIFO_DAT
DECL|ADC2_DMA_FIFO|macro|ADC2_DMA_FIFO
DECL|ADC2_FIFO_STATUS|macro|ADC2_FIFO_STATUS
DECL|ADC2_INT_EN|macro|ADC2_INT_EN
DECL|ADC2_INT_SIG_EN|macro|ADC2_INT_SIG_EN
DECL|ADC2_INT_STATUS|macro|ADC2_INT_STATUS
DECL|ADC2_IRQn|enumerator|ADC2_IRQn = 99, /**< ADC-2 Interrupt */
DECL|ADC2_TIMER_UNIT|macro|ADC2_TIMER_UNIT
DECL|ADC2|macro|ADC2
DECL|ADC_ADC_CFG_ADC_CLK_DOWN_MASK|macro|ADC_ADC_CFG_ADC_CLK_DOWN_MASK
DECL|ADC_ADC_CFG_ADC_CLK_DOWN_SHIFT|macro|ADC_ADC_CFG_ADC_CLK_DOWN_SHIFT
DECL|ADC_ADC_CFG_ADC_EN_MASK|macro|ADC_ADC_CFG_ADC_EN_MASK
DECL|ADC_ADC_CFG_ADC_EN_SHIFT|macro|ADC_ADC_CFG_ADC_EN_SHIFT
DECL|ADC_ADC_CFG_ADC_PD_MASK|macro|ADC_ADC_CFG_ADC_PD_MASK
DECL|ADC_ADC_CFG_ADC_PD_OK_MASK|macro|ADC_ADC_CFG_ADC_PD_OK_MASK
DECL|ADC_ADC_CFG_ADC_PD_OK_SHIFT|macro|ADC_ADC_CFG_ADC_PD_OK_SHIFT
DECL|ADC_ADC_CFG_ADC_PD_SHIFT|macro|ADC_ADC_CFG_ADC_PD_SHIFT
DECL|ADC_ADC_CFG_REG|macro|ADC_ADC_CFG_REG
DECL|ADC_BASE_ADDRS|macro|ADC_BASE_ADDRS
DECL|ADC_BASE_PTRS|macro|ADC_BASE_PTRS
DECL|ADC_CFG|member|__IO uint32_t ADC_CFG; /**< ADC Configuration, offset: 0x130 */
DECL|ADC_CHA_B_CNV_RSLT_CHA_CNV_RSLT_MASK|macro|ADC_CHA_B_CNV_RSLT_CHA_CNV_RSLT_MASK
DECL|ADC_CHA_B_CNV_RSLT_CHA_CNV_RSLT_SHIFT|macro|ADC_CHA_B_CNV_RSLT_CHA_CNV_RSLT_SHIFT
DECL|ADC_CHA_B_CNV_RSLT_CHA_CNV_RSLT|macro|ADC_CHA_B_CNV_RSLT_CHA_CNV_RSLT
DECL|ADC_CHA_B_CNV_RSLT_CHB_CNV_RSLT_MASK|macro|ADC_CHA_B_CNV_RSLT_CHB_CNV_RSLT_MASK
DECL|ADC_CHA_B_CNV_RSLT_CHB_CNV_RSLT_SHIFT|macro|ADC_CHA_B_CNV_RSLT_CHB_CNV_RSLT_SHIFT
DECL|ADC_CHA_B_CNV_RSLT_CHB_CNV_RSLT|macro|ADC_CHA_B_CNV_RSLT_CHB_CNV_RSLT
DECL|ADC_CHA_B_CNV_RSLT_REG|macro|ADC_CHA_B_CNV_RSLT_REG
DECL|ADC_CHC_D_CNV_RSLT_CHC_CNV_RSLT_MASK|macro|ADC_CHC_D_CNV_RSLT_CHC_CNV_RSLT_MASK
DECL|ADC_CHC_D_CNV_RSLT_CHC_CNV_RSLT_SHIFT|macro|ADC_CHC_D_CNV_RSLT_CHC_CNV_RSLT_SHIFT
DECL|ADC_CHC_D_CNV_RSLT_CHC_CNV_RSLT|macro|ADC_CHC_D_CNV_RSLT_CHC_CNV_RSLT
DECL|ADC_CHC_D_CNV_RSLT_CHD_CNV_RSLT_MASK|macro|ADC_CHC_D_CNV_RSLT_CHD_CNV_RSLT_MASK
DECL|ADC_CHC_D_CNV_RSLT_CHD_CNV_RSLT_SHIFT|macro|ADC_CHC_D_CNV_RSLT_CHD_CNV_RSLT_SHIFT
DECL|ADC_CHC_D_CNV_RSLT_CHD_CNV_RSLT|macro|ADC_CHC_D_CNV_RSLT_CHD_CNV_RSLT
DECL|ADC_CHC_D_CNV_RSLT_REG|macro|ADC_CHC_D_CNV_RSLT_REG
DECL|ADC_CH_A_CFG1_CHA_AVG_EN_MASK|macro|ADC_CH_A_CFG1_CHA_AVG_EN_MASK
DECL|ADC_CH_A_CFG1_CHA_AVG_EN_SHIFT|macro|ADC_CH_A_CFG1_CHA_AVG_EN_SHIFT
DECL|ADC_CH_A_CFG1_CHA_EN_MASK|macro|ADC_CH_A_CFG1_CHA_EN_MASK
DECL|ADC_CH_A_CFG1_CHA_EN_SHIFT|macro|ADC_CH_A_CFG1_CHA_EN_SHIFT
DECL|ADC_CH_A_CFG1_CHA_SEL_MASK|macro|ADC_CH_A_CFG1_CHA_SEL_MASK
DECL|ADC_CH_A_CFG1_CHA_SEL_SHIFT|macro|ADC_CH_A_CFG1_CHA_SEL_SHIFT
DECL|ADC_CH_A_CFG1_CHA_SEL|macro|ADC_CH_A_CFG1_CHA_SEL
DECL|ADC_CH_A_CFG1_CHA_SINGLE_MASK|macro|ADC_CH_A_CFG1_CHA_SINGLE_MASK
DECL|ADC_CH_A_CFG1_CHA_SINGLE_SHIFT|macro|ADC_CH_A_CFG1_CHA_SINGLE_SHIFT
DECL|ADC_CH_A_CFG1_CHA_TIMER_MASK|macro|ADC_CH_A_CFG1_CHA_TIMER_MASK
DECL|ADC_CH_A_CFG1_CHA_TIMER_SHIFT|macro|ADC_CH_A_CFG1_CHA_TIMER_SHIFT
DECL|ADC_CH_A_CFG1_CHA_TIMER|macro|ADC_CH_A_CFG1_CHA_TIMER
DECL|ADC_CH_A_CFG1_REG|macro|ADC_CH_A_CFG1_REG
DECL|ADC_CH_A_CFG2_CHA_AUTO_DIS_MASK|macro|ADC_CH_A_CFG2_CHA_AUTO_DIS_MASK
DECL|ADC_CH_A_CFG2_CHA_AUTO_DIS_SHIFT|macro|ADC_CH_A_CFG2_CHA_AUTO_DIS_SHIFT
DECL|ADC_CH_A_CFG2_CHA_AVG_NUMBER_MASK|macro|ADC_CH_A_CFG2_CHA_AVG_NUMBER_MASK
DECL|ADC_CH_A_CFG2_CHA_AVG_NUMBER_SHIFT|macro|ADC_CH_A_CFG2_CHA_AVG_NUMBER_SHIFT
DECL|ADC_CH_A_CFG2_CHA_AVG_NUMBER|macro|ADC_CH_A_CFG2_CHA_AVG_NUMBER
DECL|ADC_CH_A_CFG2_CHA_CMP_MODE_MASK|macro|ADC_CH_A_CFG2_CHA_CMP_MODE_MASK
DECL|ADC_CH_A_CFG2_CHA_CMP_MODE_SHIFT|macro|ADC_CH_A_CFG2_CHA_CMP_MODE_SHIFT
DECL|ADC_CH_A_CFG2_CHA_CMP_MODE|macro|ADC_CH_A_CFG2_CHA_CMP_MODE
DECL|ADC_CH_A_CFG2_CHA_HIGH_THRES_MASK|macro|ADC_CH_A_CFG2_CHA_HIGH_THRES_MASK
DECL|ADC_CH_A_CFG2_CHA_HIGH_THRES_SHIFT|macro|ADC_CH_A_CFG2_CHA_HIGH_THRES_SHIFT
DECL|ADC_CH_A_CFG2_CHA_HIGH_THRES|macro|ADC_CH_A_CFG2_CHA_HIGH_THRES
DECL|ADC_CH_A_CFG2_CHA_LOW_THRES_MASK|macro|ADC_CH_A_CFG2_CHA_LOW_THRES_MASK
DECL|ADC_CH_A_CFG2_CHA_LOW_THRES_SHIFT|macro|ADC_CH_A_CFG2_CHA_LOW_THRES_SHIFT
DECL|ADC_CH_A_CFG2_CHA_LOW_THRES|macro|ADC_CH_A_CFG2_CHA_LOW_THRES
DECL|ADC_CH_A_CFG2_REG|macro|ADC_CH_A_CFG2_REG
DECL|ADC_CH_B_CFG1_CHB_AVG_EN_MASK|macro|ADC_CH_B_CFG1_CHB_AVG_EN_MASK
DECL|ADC_CH_B_CFG1_CHB_AVG_EN_SHIFT|macro|ADC_CH_B_CFG1_CHB_AVG_EN_SHIFT
DECL|ADC_CH_B_CFG1_CHB_EN_MASK|macro|ADC_CH_B_CFG1_CHB_EN_MASK
DECL|ADC_CH_B_CFG1_CHB_EN_SHIFT|macro|ADC_CH_B_CFG1_CHB_EN_SHIFT
DECL|ADC_CH_B_CFG1_CHB_SEL_MASK|macro|ADC_CH_B_CFG1_CHB_SEL_MASK
DECL|ADC_CH_B_CFG1_CHB_SEL_SHIFT|macro|ADC_CH_B_CFG1_CHB_SEL_SHIFT
DECL|ADC_CH_B_CFG1_CHB_SEL|macro|ADC_CH_B_CFG1_CHB_SEL
DECL|ADC_CH_B_CFG1_CHB_SINGLE_MASK|macro|ADC_CH_B_CFG1_CHB_SINGLE_MASK
DECL|ADC_CH_B_CFG1_CHB_SINGLE_SHIFT|macro|ADC_CH_B_CFG1_CHB_SINGLE_SHIFT
DECL|ADC_CH_B_CFG1_CHB_TIMER_MASK|macro|ADC_CH_B_CFG1_CHB_TIMER_MASK
DECL|ADC_CH_B_CFG1_CHB_TIMER_SHIFT|macro|ADC_CH_B_CFG1_CHB_TIMER_SHIFT
DECL|ADC_CH_B_CFG1_CHB_TIMER|macro|ADC_CH_B_CFG1_CHB_TIMER
DECL|ADC_CH_B_CFG1_REG|macro|ADC_CH_B_CFG1_REG
DECL|ADC_CH_B_CFG2_CHB_AUTO_DIS_MASK|macro|ADC_CH_B_CFG2_CHB_AUTO_DIS_MASK
DECL|ADC_CH_B_CFG2_CHB_AUTO_DIS_SHIFT|macro|ADC_CH_B_CFG2_CHB_AUTO_DIS_SHIFT
DECL|ADC_CH_B_CFG2_CHB_AVG_NUMBER_MASK|macro|ADC_CH_B_CFG2_CHB_AVG_NUMBER_MASK
DECL|ADC_CH_B_CFG2_CHB_AVG_NUMBER_SHIFT|macro|ADC_CH_B_CFG2_CHB_AVG_NUMBER_SHIFT
DECL|ADC_CH_B_CFG2_CHB_AVG_NUMBER|macro|ADC_CH_B_CFG2_CHB_AVG_NUMBER
DECL|ADC_CH_B_CFG2_CHB_CMP_MODE_MASK|macro|ADC_CH_B_CFG2_CHB_CMP_MODE_MASK
DECL|ADC_CH_B_CFG2_CHB_CMP_MODE_SHIFT|macro|ADC_CH_B_CFG2_CHB_CMP_MODE_SHIFT
DECL|ADC_CH_B_CFG2_CHB_CMP_MODE|macro|ADC_CH_B_CFG2_CHB_CMP_MODE
DECL|ADC_CH_B_CFG2_CHB_HIGH_THRES_MASK|macro|ADC_CH_B_CFG2_CHB_HIGH_THRES_MASK
DECL|ADC_CH_B_CFG2_CHB_HIGH_THRES_SHIFT|macro|ADC_CH_B_CFG2_CHB_HIGH_THRES_SHIFT
DECL|ADC_CH_B_CFG2_CHB_HIGH_THRES|macro|ADC_CH_B_CFG2_CHB_HIGH_THRES
DECL|ADC_CH_B_CFG2_CHB_LOW_THRES_MASK|macro|ADC_CH_B_CFG2_CHB_LOW_THRES_MASK
DECL|ADC_CH_B_CFG2_CHB_LOW_THRES_SHIFT|macro|ADC_CH_B_CFG2_CHB_LOW_THRES_SHIFT
DECL|ADC_CH_B_CFG2_CHB_LOW_THRES|macro|ADC_CH_B_CFG2_CHB_LOW_THRES
DECL|ADC_CH_B_CFG2_REG|macro|ADC_CH_B_CFG2_REG
DECL|ADC_CH_C_CFG1_CHC_AVG_EN_MASK|macro|ADC_CH_C_CFG1_CHC_AVG_EN_MASK
DECL|ADC_CH_C_CFG1_CHC_AVG_EN_SHIFT|macro|ADC_CH_C_CFG1_CHC_AVG_EN_SHIFT
DECL|ADC_CH_C_CFG1_CHC_EN_MASK|macro|ADC_CH_C_CFG1_CHC_EN_MASK
DECL|ADC_CH_C_CFG1_CHC_EN_SHIFT|macro|ADC_CH_C_CFG1_CHC_EN_SHIFT
DECL|ADC_CH_C_CFG1_CHC_SEL_MASK|macro|ADC_CH_C_CFG1_CHC_SEL_MASK
DECL|ADC_CH_C_CFG1_CHC_SEL_SHIFT|macro|ADC_CH_C_CFG1_CHC_SEL_SHIFT
DECL|ADC_CH_C_CFG1_CHC_SEL|macro|ADC_CH_C_CFG1_CHC_SEL
DECL|ADC_CH_C_CFG1_CHC_SINGLE_MASK|macro|ADC_CH_C_CFG1_CHC_SINGLE_MASK
DECL|ADC_CH_C_CFG1_CHC_SINGLE_SHIFT|macro|ADC_CH_C_CFG1_CHC_SINGLE_SHIFT
DECL|ADC_CH_C_CFG1_CHC_TIMER_MASK|macro|ADC_CH_C_CFG1_CHC_TIMER_MASK
DECL|ADC_CH_C_CFG1_CHC_TIMER_SHIFT|macro|ADC_CH_C_CFG1_CHC_TIMER_SHIFT
DECL|ADC_CH_C_CFG1_CHC_TIMER|macro|ADC_CH_C_CFG1_CHC_TIMER
DECL|ADC_CH_C_CFG1_REG|macro|ADC_CH_C_CFG1_REG
DECL|ADC_CH_C_CFG2_CHC_AUTO_DIS_MASK|macro|ADC_CH_C_CFG2_CHC_AUTO_DIS_MASK
DECL|ADC_CH_C_CFG2_CHC_AUTO_DIS_SHIFT|macro|ADC_CH_C_CFG2_CHC_AUTO_DIS_SHIFT
DECL|ADC_CH_C_CFG2_CHC_AVG_NUMBER_MASK|macro|ADC_CH_C_CFG2_CHC_AVG_NUMBER_MASK
DECL|ADC_CH_C_CFG2_CHC_AVG_NUMBER_SHIFT|macro|ADC_CH_C_CFG2_CHC_AVG_NUMBER_SHIFT
DECL|ADC_CH_C_CFG2_CHC_AVG_NUMBER|macro|ADC_CH_C_CFG2_CHC_AVG_NUMBER
DECL|ADC_CH_C_CFG2_CHC_CMP_MODE_MASK|macro|ADC_CH_C_CFG2_CHC_CMP_MODE_MASK
DECL|ADC_CH_C_CFG2_CHC_CMP_MODE_SHIFT|macro|ADC_CH_C_CFG2_CHC_CMP_MODE_SHIFT
DECL|ADC_CH_C_CFG2_CHC_CMP_MODE|macro|ADC_CH_C_CFG2_CHC_CMP_MODE
DECL|ADC_CH_C_CFG2_CHC_HIGH_THRES_MASK|macro|ADC_CH_C_CFG2_CHC_HIGH_THRES_MASK
DECL|ADC_CH_C_CFG2_CHC_HIGH_THRES_SHIFT|macro|ADC_CH_C_CFG2_CHC_HIGH_THRES_SHIFT
DECL|ADC_CH_C_CFG2_CHC_HIGH_THRES|macro|ADC_CH_C_CFG2_CHC_HIGH_THRES
DECL|ADC_CH_C_CFG2_CHC_LOW_THRES_MASK|macro|ADC_CH_C_CFG2_CHC_LOW_THRES_MASK
DECL|ADC_CH_C_CFG2_CHC_LOW_THRES_SHIFT|macro|ADC_CH_C_CFG2_CHC_LOW_THRES_SHIFT
DECL|ADC_CH_C_CFG2_CHC_LOW_THRES|macro|ADC_CH_C_CFG2_CHC_LOW_THRES
DECL|ADC_CH_C_CFG2_REG|macro|ADC_CH_C_CFG2_REG
DECL|ADC_CH_D_CFG1_CHD_AVG_EN_MASK|macro|ADC_CH_D_CFG1_CHD_AVG_EN_MASK
DECL|ADC_CH_D_CFG1_CHD_AVG_EN_SHIFT|macro|ADC_CH_D_CFG1_CHD_AVG_EN_SHIFT
DECL|ADC_CH_D_CFG1_CHD_EN_MASK|macro|ADC_CH_D_CFG1_CHD_EN_MASK
DECL|ADC_CH_D_CFG1_CHD_EN_SHIFT|macro|ADC_CH_D_CFG1_CHD_EN_SHIFT
DECL|ADC_CH_D_CFG1_CHD_SEL_MASK|macro|ADC_CH_D_CFG1_CHD_SEL_MASK
DECL|ADC_CH_D_CFG1_CHD_SEL_SHIFT|macro|ADC_CH_D_CFG1_CHD_SEL_SHIFT
DECL|ADC_CH_D_CFG1_CHD_SEL|macro|ADC_CH_D_CFG1_CHD_SEL
DECL|ADC_CH_D_CFG1_CHD_SINGLE_MASK|macro|ADC_CH_D_CFG1_CHD_SINGLE_MASK
DECL|ADC_CH_D_CFG1_CHD_SINGLE_SHIFT|macro|ADC_CH_D_CFG1_CHD_SINGLE_SHIFT
DECL|ADC_CH_D_CFG1_CHD_TIMER_MASK|macro|ADC_CH_D_CFG1_CHD_TIMER_MASK
DECL|ADC_CH_D_CFG1_CHD_TIMER_SHIFT|macro|ADC_CH_D_CFG1_CHD_TIMER_SHIFT
DECL|ADC_CH_D_CFG1_CHD_TIMER|macro|ADC_CH_D_CFG1_CHD_TIMER
DECL|ADC_CH_D_CFG1_REG|macro|ADC_CH_D_CFG1_REG
DECL|ADC_CH_D_CFG2_CHD_AUTO_DIS_MASK|macro|ADC_CH_D_CFG2_CHD_AUTO_DIS_MASK
DECL|ADC_CH_D_CFG2_CHD_AUTO_DIS_SHIFT|macro|ADC_CH_D_CFG2_CHD_AUTO_DIS_SHIFT
DECL|ADC_CH_D_CFG2_CHD_AVG_NUMBER_MASK|macro|ADC_CH_D_CFG2_CHD_AVG_NUMBER_MASK
DECL|ADC_CH_D_CFG2_CHD_AVG_NUMBER_SHIFT|macro|ADC_CH_D_CFG2_CHD_AVG_NUMBER_SHIFT
DECL|ADC_CH_D_CFG2_CHD_AVG_NUMBER|macro|ADC_CH_D_CFG2_CHD_AVG_NUMBER
DECL|ADC_CH_D_CFG2_CHD_CMP_MODE_MASK|macro|ADC_CH_D_CFG2_CHD_CMP_MODE_MASK
DECL|ADC_CH_D_CFG2_CHD_CMP_MODE_SHIFT|macro|ADC_CH_D_CFG2_CHD_CMP_MODE_SHIFT
DECL|ADC_CH_D_CFG2_CHD_CMP_MODE|macro|ADC_CH_D_CFG2_CHD_CMP_MODE
DECL|ADC_CH_D_CFG2_CHD_HIGH_THRES_MASK|macro|ADC_CH_D_CFG2_CHD_HIGH_THRES_MASK
DECL|ADC_CH_D_CFG2_CHD_HIGH_THRES_SHIFT|macro|ADC_CH_D_CFG2_CHD_HIGH_THRES_SHIFT
DECL|ADC_CH_D_CFG2_CHD_HIGH_THRES|macro|ADC_CH_D_CFG2_CHD_HIGH_THRES
DECL|ADC_CH_D_CFG2_CHD_LOW_THRES_MASK|macro|ADC_CH_D_CFG2_CHD_LOW_THRES_MASK
DECL|ADC_CH_D_CFG2_CHD_LOW_THRES_SHIFT|macro|ADC_CH_D_CFG2_CHD_LOW_THRES_SHIFT
DECL|ADC_CH_D_CFG2_CHD_LOW_THRES|macro|ADC_CH_D_CFG2_CHD_LOW_THRES
DECL|ADC_CH_D_CFG2_REG|macro|ADC_CH_D_CFG2_REG
DECL|ADC_CH_SW_CFG_CH_SW_AVG_EN_MASK|macro|ADC_CH_SW_CFG_CH_SW_AVG_EN_MASK
DECL|ADC_CH_SW_CFG_CH_SW_AVG_EN_SHIFT|macro|ADC_CH_SW_CFG_CH_SW_AVG_EN_SHIFT
DECL|ADC_CH_SW_CFG_CH_SW_AVG_NUMBER_MASK|macro|ADC_CH_SW_CFG_CH_SW_AVG_NUMBER_MASK
DECL|ADC_CH_SW_CFG_CH_SW_AVG_NUMBER_SHIFT|macro|ADC_CH_SW_CFG_CH_SW_AVG_NUMBER_SHIFT
DECL|ADC_CH_SW_CFG_CH_SW_AVG_NUMBER|macro|ADC_CH_SW_CFG_CH_SW_AVG_NUMBER
DECL|ADC_CH_SW_CFG_CH_SW_SEL_MASK|macro|ADC_CH_SW_CFG_CH_SW_SEL_MASK
DECL|ADC_CH_SW_CFG_CH_SW_SEL_SHIFT|macro|ADC_CH_SW_CFG_CH_SW_SEL_SHIFT
DECL|ADC_CH_SW_CFG_CH_SW_SEL|macro|ADC_CH_SW_CFG_CH_SW_SEL
DECL|ADC_CH_SW_CFG_REG|macro|ADC_CH_SW_CFG_REG
DECL|ADC_CH_SW_CFG_START_CONV_MASK|macro|ADC_CH_SW_CFG_START_CONV_MASK
DECL|ADC_CH_SW_CFG_START_CONV_SHIFT|macro|ADC_CH_SW_CFG_START_CONV_SHIFT
DECL|ADC_CH_SW_CNV_RSLT_CH_SW_CNV_RSLT_MASK|macro|ADC_CH_SW_CNV_RSLT_CH_SW_CNV_RSLT_MASK
DECL|ADC_CH_SW_CNV_RSLT_CH_SW_CNV_RSLT_SHIFT|macro|ADC_CH_SW_CNV_RSLT_CH_SW_CNV_RSLT_SHIFT
DECL|ADC_CH_SW_CNV_RSLT_CH_SW_CNV_RSLT|macro|ADC_CH_SW_CNV_RSLT_CH_SW_CNV_RSLT
DECL|ADC_CH_SW_CNV_RSLT_REG|macro|ADC_CH_SW_CNV_RSLT_REG
DECL|ADC_DMA_FIFO_DAT_DAT1_FLAG_MASK|macro|ADC_DMA_FIFO_DAT_DAT1_FLAG_MASK
DECL|ADC_DMA_FIFO_DAT_DAT1_FLAG_SHIFT|macro|ADC_DMA_FIFO_DAT_DAT1_FLAG_SHIFT
DECL|ADC_DMA_FIFO_DAT_DAT1_FLAG|macro|ADC_DMA_FIFO_DAT_DAT1_FLAG
DECL|ADC_DMA_FIFO_DAT_DAT2_FLAG_MASK|macro|ADC_DMA_FIFO_DAT_DAT2_FLAG_MASK
DECL|ADC_DMA_FIFO_DAT_DAT2_FLAG_SHIFT|macro|ADC_DMA_FIFO_DAT_DAT2_FLAG_SHIFT
DECL|ADC_DMA_FIFO_DAT_DAT2_FLAG|macro|ADC_DMA_FIFO_DAT_DAT2_FLAG
DECL|ADC_DMA_FIFO_DAT_DMA_FIFO_0_MASK|macro|ADC_DMA_FIFO_DAT_DMA_FIFO_0_MASK
DECL|ADC_DMA_FIFO_DAT_DMA_FIFO_0_SHIFT|macro|ADC_DMA_FIFO_DAT_DMA_FIFO_0_SHIFT
DECL|ADC_DMA_FIFO_DAT_DMA_FIFO_0|macro|ADC_DMA_FIFO_DAT_DMA_FIFO_0
DECL|ADC_DMA_FIFO_DAT_DMA_FIFO_1_MASK|macro|ADC_DMA_FIFO_DAT_DMA_FIFO_1_MASK
DECL|ADC_DMA_FIFO_DAT_DMA_FIFO_1_SHIFT|macro|ADC_DMA_FIFO_DAT_DMA_FIFO_1_SHIFT
DECL|ADC_DMA_FIFO_DAT_DMA_FIFO_1|macro|ADC_DMA_FIFO_DAT_DMA_FIFO_1
DECL|ADC_DMA_FIFO_DAT_REG|macro|ADC_DMA_FIFO_DAT_REG
DECL|ADC_DMA_FIFO_DMA_CH_SEL_MASK|macro|ADC_DMA_FIFO_DMA_CH_SEL_MASK
DECL|ADC_DMA_FIFO_DMA_CH_SEL_SHIFT|macro|ADC_DMA_FIFO_DMA_CH_SEL_SHIFT
DECL|ADC_DMA_FIFO_DMA_CH_SEL|macro|ADC_DMA_FIFO_DMA_CH_SEL
DECL|ADC_DMA_FIFO_DMA_EN_MASK|macro|ADC_DMA_FIFO_DMA_EN_MASK
DECL|ADC_DMA_FIFO_DMA_EN_SHIFT|macro|ADC_DMA_FIFO_DMA_EN_SHIFT
DECL|ADC_DMA_FIFO_DMA_FIFO_EN_MASK|macro|ADC_DMA_FIFO_DMA_FIFO_EN_MASK
DECL|ADC_DMA_FIFO_DMA_FIFO_EN_SHIFT|macro|ADC_DMA_FIFO_DMA_FIFO_EN_SHIFT
DECL|ADC_DMA_FIFO_DMA_RST_MASK|macro|ADC_DMA_FIFO_DMA_RST_MASK
DECL|ADC_DMA_FIFO_DMA_RST_SHIFT|macro|ADC_DMA_FIFO_DMA_RST_SHIFT
DECL|ADC_DMA_FIFO_DMA_WM_LVL_MASK|macro|ADC_DMA_FIFO_DMA_WM_LVL_MASK
DECL|ADC_DMA_FIFO_DMA_WM_LVL_SHIFT|macro|ADC_DMA_FIFO_DMA_WM_LVL_SHIFT
DECL|ADC_DMA_FIFO_DMA_WM_LVL|macro|ADC_DMA_FIFO_DMA_WM_LVL
DECL|ADC_DMA_FIFO_REG|macro|ADC_DMA_FIFO_REG
DECL|ADC_FIFO_STATUS_FIFO_EMPTY_MASK|macro|ADC_FIFO_STATUS_FIFO_EMPTY_MASK
DECL|ADC_FIFO_STATUS_FIFO_EMPTY_SHIFT|macro|ADC_FIFO_STATUS_FIFO_EMPTY_SHIFT
DECL|ADC_FIFO_STATUS_FIFO_ENTRIES_MASK|macro|ADC_FIFO_STATUS_FIFO_ENTRIES_MASK
DECL|ADC_FIFO_STATUS_FIFO_ENTRIES_SHIFT|macro|ADC_FIFO_STATUS_FIFO_ENTRIES_SHIFT
DECL|ADC_FIFO_STATUS_FIFO_ENTRIES|macro|ADC_FIFO_STATUS_FIFO_ENTRIES
DECL|ADC_FIFO_STATUS_FIFO_FULL_MASK|macro|ADC_FIFO_STATUS_FIFO_FULL_MASK
DECL|ADC_FIFO_STATUS_FIFO_FULL_SHIFT|macro|ADC_FIFO_STATUS_FIFO_FULL_SHIFT
DECL|ADC_FIFO_STATUS_REG|macro|ADC_FIFO_STATUS_REG
DECL|ADC_INT_EN_CHA_CMP_INT_EN_MASK|macro|ADC_INT_EN_CHA_CMP_INT_EN_MASK
DECL|ADC_INT_EN_CHA_CMP_INT_EN_SHIFT|macro|ADC_INT_EN_CHA_CMP_INT_EN_SHIFT
DECL|ADC_INT_EN_CHA_COV_INT_EN_MASK|macro|ADC_INT_EN_CHA_COV_INT_EN_MASK
DECL|ADC_INT_EN_CHA_COV_INT_EN_SHIFT|macro|ADC_INT_EN_CHA_COV_INT_EN_SHIFT
DECL|ADC_INT_EN_CHA_COV_TO_INT_EN_MASK|macro|ADC_INT_EN_CHA_COV_TO_INT_EN_MASK
DECL|ADC_INT_EN_CHA_COV_TO_INT_EN_SHIFT|macro|ADC_INT_EN_CHA_COV_TO_INT_EN_SHIFT
DECL|ADC_INT_EN_CHB_CMP_INT_EN_MASK|macro|ADC_INT_EN_CHB_CMP_INT_EN_MASK
DECL|ADC_INT_EN_CHB_CMP_INT_EN_SHIFT|macro|ADC_INT_EN_CHB_CMP_INT_EN_SHIFT
DECL|ADC_INT_EN_CHB_COV_INT_EN_MASK|macro|ADC_INT_EN_CHB_COV_INT_EN_MASK
DECL|ADC_INT_EN_CHB_COV_INT_EN_SHIFT|macro|ADC_INT_EN_CHB_COV_INT_EN_SHIFT
DECL|ADC_INT_EN_CHB_COV_TO_INT_EN_MASK|macro|ADC_INT_EN_CHB_COV_TO_INT_EN_MASK
DECL|ADC_INT_EN_CHB_COV_TO_INT_EN_SHIFT|macro|ADC_INT_EN_CHB_COV_TO_INT_EN_SHIFT
DECL|ADC_INT_EN_CHC_CMP_INT_EN_MASK|macro|ADC_INT_EN_CHC_CMP_INT_EN_MASK
DECL|ADC_INT_EN_CHC_CMP_INT_EN_SHIFT|macro|ADC_INT_EN_CHC_CMP_INT_EN_SHIFT
DECL|ADC_INT_EN_CHC_COV_INT_EN_MASK|macro|ADC_INT_EN_CHC_COV_INT_EN_MASK
DECL|ADC_INT_EN_CHC_COV_INT_EN_SHIFT|macro|ADC_INT_EN_CHC_COV_INT_EN_SHIFT
DECL|ADC_INT_EN_CHC_COV_TO_INT_EN_MASK|macro|ADC_INT_EN_CHC_COV_TO_INT_EN_MASK
DECL|ADC_INT_EN_CHC_COV_TO_INT_EN_SHIFT|macro|ADC_INT_EN_CHC_COV_TO_INT_EN_SHIFT
DECL|ADC_INT_EN_CHD_CMP_INT_EN_MASK|macro|ADC_INT_EN_CHD_CMP_INT_EN_MASK
DECL|ADC_INT_EN_CHD_CMP_INT_EN_SHIFT|macro|ADC_INT_EN_CHD_CMP_INT_EN_SHIFT
DECL|ADC_INT_EN_CHD_COV_INT_EN_MASK|macro|ADC_INT_EN_CHD_COV_INT_EN_MASK
DECL|ADC_INT_EN_CHD_COV_INT_EN_SHIFT|macro|ADC_INT_EN_CHD_COV_INT_EN_SHIFT
DECL|ADC_INT_EN_CHD_COV_TO_INT_EN_MASK|macro|ADC_INT_EN_CHD_COV_TO_INT_EN_MASK
DECL|ADC_INT_EN_CHD_COV_TO_INT_EN_SHIFT|macro|ADC_INT_EN_CHD_COV_TO_INT_EN_SHIFT
DECL|ADC_INT_EN_DMA_REACH_WM_INT_EN_MASK|macro|ADC_INT_EN_DMA_REACH_WM_INT_EN_MASK
DECL|ADC_INT_EN_DMA_REACH_WM_INT_EN_SHIFT|macro|ADC_INT_EN_DMA_REACH_WM_INT_EN_SHIFT
DECL|ADC_INT_EN_FIFO_OVERRUN_INT_EN_MASK|macro|ADC_INT_EN_FIFO_OVERRUN_INT_EN_MASK
DECL|ADC_INT_EN_FIFO_OVERRUN_INT_EN_SHIFT|macro|ADC_INT_EN_FIFO_OVERRUN_INT_EN_SHIFT
DECL|ADC_INT_EN_FIFO_UNDERRUN_INT_EN_MASK|macro|ADC_INT_EN_FIFO_UNDERRUN_INT_EN_MASK
DECL|ADC_INT_EN_FIFO_UNDERRUN_INT_EN_SHIFT|macro|ADC_INT_EN_FIFO_UNDERRUN_INT_EN_SHIFT
DECL|ADC_INT_EN_LAST_FIFO_DATA_READ_EN_MASK|macro|ADC_INT_EN_LAST_FIFO_DATA_READ_EN_MASK
DECL|ADC_INT_EN_LAST_FIFO_DATA_READ_EN_SHIFT|macro|ADC_INT_EN_LAST_FIFO_DATA_READ_EN_SHIFT
DECL|ADC_INT_EN_REG|macro|ADC_INT_EN_REG
DECL|ADC_INT_EN_SW_CH_COV_INT_EN_MASK|macro|ADC_INT_EN_SW_CH_COV_INT_EN_MASK
DECL|ADC_INT_EN_SW_CH_COV_INT_EN_SHIFT|macro|ADC_INT_EN_SW_CH_COV_INT_EN_SHIFT
DECL|ADC_INT_EN_SW_CH_COV_TO_INT_EN_MASK|macro|ADC_INT_EN_SW_CH_COV_TO_INT_EN_MASK
DECL|ADC_INT_EN_SW_CH_COV_TO_INT_EN_SHIFT|macro|ADC_INT_EN_SW_CH_COV_TO_INT_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHA_CMP_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHA_CMP_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHA_CMP_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHA_CMP_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHA_COV_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHA_COV_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHA_COV_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHA_COV_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHA_COV_TO_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHA_COV_TO_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHA_COV_TO_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHA_COV_TO_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHB_CMP_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHB_CMP_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHB_CMP_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHB_CMP_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHB_COV_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHB_COV_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHB_COV_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHB_COV_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHB_COV_TO_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHB_COV_TO_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHB_COV_TO_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHB_COV_TO_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHC_CMP_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHC_CMP_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHC_CMP_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHC_CMP_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHC_COV_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHC_COV_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHC_COV_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHC_COV_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHC_COV_TO_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHC_COV_TO_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHC_COV_TO_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHC_COV_TO_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHD_CMP_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHD_CMP_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHD_CMP_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHD_CMP_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHD_COV_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHD_COV_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHD_COV_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHD_COV_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_CHD_COV_TO_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_CHD_COV_TO_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_CHD_COV_TO_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_CHD_COV_TO_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_DMA_REACH_WM_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_DMA_REACH_WM_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_DMA_REACH_WM_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_DMA_REACH_WM_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_FIFO_OVRRUN_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_FIFO_OVRRUN_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_FIFO_OVRRUN_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_FIFO_OVRRUN_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_FIFO_UNDERRUN_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_FIFO_UNDERRUN_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_FIFO_UNDERRUN_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_FIFO_UNDERRUN_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_LAST_FIFO_DATA_READ_SIG_EN_MASK|macro|ADC_INT_SIG_EN_LAST_FIFO_DATA_READ_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_LAST_FIFO_DATA_READ_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_LAST_FIFO_DATA_READ_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_REG|macro|ADC_INT_SIG_EN_REG
DECL|ADC_INT_SIG_EN_SW_CH_COV_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_SW_CH_COV_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_SW_CH_COV_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_SW_CH_COV_INT_SIG_EN_SHIFT
DECL|ADC_INT_SIG_EN_SW_CH_COV_TO_INT_SIG_EN_MASK|macro|ADC_INT_SIG_EN_SW_CH_COV_TO_INT_SIG_EN_MASK
DECL|ADC_INT_SIG_EN_SW_CH_COV_TO_INT_SIG_EN_SHIFT|macro|ADC_INT_SIG_EN_SW_CH_COV_TO_INT_SIG_EN_SHIFT
DECL|ADC_INT_STATUS_CHA_CMP_MASK|macro|ADC_INT_STATUS_CHA_CMP_MASK
DECL|ADC_INT_STATUS_CHA_CMP_SHIFT|macro|ADC_INT_STATUS_CHA_CMP_SHIFT
DECL|ADC_INT_STATUS_CHA_COV_MASK|macro|ADC_INT_STATUS_CHA_COV_MASK
DECL|ADC_INT_STATUS_CHA_COV_SHIFT|macro|ADC_INT_STATUS_CHA_COV_SHIFT
DECL|ADC_INT_STATUS_CHA_COV_TO_MASK|macro|ADC_INT_STATUS_CHA_COV_TO_MASK
DECL|ADC_INT_STATUS_CHA_COV_TO_SHIFT|macro|ADC_INT_STATUS_CHA_COV_TO_SHIFT
DECL|ADC_INT_STATUS_CHB_CMP_MASK|macro|ADC_INT_STATUS_CHB_CMP_MASK
DECL|ADC_INT_STATUS_CHB_CMP_SHIFT|macro|ADC_INT_STATUS_CHB_CMP_SHIFT
DECL|ADC_INT_STATUS_CHB_COV_MASK|macro|ADC_INT_STATUS_CHB_COV_MASK
DECL|ADC_INT_STATUS_CHB_COV_SHIFT|macro|ADC_INT_STATUS_CHB_COV_SHIFT
DECL|ADC_INT_STATUS_CHB_COV_TO_MASK|macro|ADC_INT_STATUS_CHB_COV_TO_MASK
DECL|ADC_INT_STATUS_CHB_COV_TO_SHIFT|macro|ADC_INT_STATUS_CHB_COV_TO_SHIFT
DECL|ADC_INT_STATUS_CHC_CMP_MASK|macro|ADC_INT_STATUS_CHC_CMP_MASK
DECL|ADC_INT_STATUS_CHC_CMP_SHIFT|macro|ADC_INT_STATUS_CHC_CMP_SHIFT
DECL|ADC_INT_STATUS_CHC_COV_MASK|macro|ADC_INT_STATUS_CHC_COV_MASK
DECL|ADC_INT_STATUS_CHC_COV_SHIFT|macro|ADC_INT_STATUS_CHC_COV_SHIFT
DECL|ADC_INT_STATUS_CHC_COV_TO_MASK|macro|ADC_INT_STATUS_CHC_COV_TO_MASK
DECL|ADC_INT_STATUS_CHC_COV_TO_SHIFT|macro|ADC_INT_STATUS_CHC_COV_TO_SHIFT
DECL|ADC_INT_STATUS_CHD_CMP_MASK|macro|ADC_INT_STATUS_CHD_CMP_MASK
DECL|ADC_INT_STATUS_CHD_CMP_SHIFT|macro|ADC_INT_STATUS_CHD_CMP_SHIFT
DECL|ADC_INT_STATUS_CHD_COV_MASK|macro|ADC_INT_STATUS_CHD_COV_MASK
DECL|ADC_INT_STATUS_CHD_COV_SHIFT|macro|ADC_INT_STATUS_CHD_COV_SHIFT
DECL|ADC_INT_STATUS_CHD_COV_TO_MASK|macro|ADC_INT_STATUS_CHD_COV_TO_MASK
DECL|ADC_INT_STATUS_CHD_COV_TO_SHIFT|macro|ADC_INT_STATUS_CHD_COV_TO_SHIFT
DECL|ADC_INT_STATUS_DMA_REACH_WM_MASK|macro|ADC_INT_STATUS_DMA_REACH_WM_MASK
DECL|ADC_INT_STATUS_DMA_REACH_WM_SHIFT|macro|ADC_INT_STATUS_DMA_REACH_WM_SHIFT
DECL|ADC_INT_STATUS_FIFO_OVERRUN_MASK|macro|ADC_INT_STATUS_FIFO_OVERRUN_MASK
DECL|ADC_INT_STATUS_FIFO_OVERRUN_SHIFT|macro|ADC_INT_STATUS_FIFO_OVERRUN_SHIFT
DECL|ADC_INT_STATUS_FIFO_UNDERRUN_MASK|macro|ADC_INT_STATUS_FIFO_UNDERRUN_MASK
DECL|ADC_INT_STATUS_FIFO_UNDERRUN_SHIFT|macro|ADC_INT_STATUS_FIFO_UNDERRUN_SHIFT
DECL|ADC_INT_STATUS_LAST_FIFO_DATA_READ_MASK|macro|ADC_INT_STATUS_LAST_FIFO_DATA_READ_MASK
DECL|ADC_INT_STATUS_LAST_FIFO_DATA_READ_SHIFT|macro|ADC_INT_STATUS_LAST_FIFO_DATA_READ_SHIFT
DECL|ADC_INT_STATUS_REG|macro|ADC_INT_STATUS_REG
DECL|ADC_INT_STATUS_SW_CH_COV_MASK|macro|ADC_INT_STATUS_SW_CH_COV_MASK
DECL|ADC_INT_STATUS_SW_CH_COV_SHIFT|macro|ADC_INT_STATUS_SW_CH_COV_SHIFT
DECL|ADC_INT_STATUS_SW_CH_COV_TO_MASK|macro|ADC_INT_STATUS_SW_CH_COV_TO_MASK
DECL|ADC_INT_STATUS_SW_CH_COV_TO_SHIFT|macro|ADC_INT_STATUS_SW_CH_COV_TO_SHIFT
DECL|ADC_IRQS|macro|ADC_IRQS
DECL|ADC_MemMapPtr|typedef|} ADC_Type, *ADC_MemMapPtr;
DECL|ADC_TIMER_UNIT_CORE_TIMER_UNIT_MASK|macro|ADC_TIMER_UNIT_CORE_TIMER_UNIT_MASK
DECL|ADC_TIMER_UNIT_CORE_TIMER_UNIT_SHIFT|macro|ADC_TIMER_UNIT_CORE_TIMER_UNIT_SHIFT
DECL|ADC_TIMER_UNIT_CORE_TIMER_UNIT|macro|ADC_TIMER_UNIT_CORE_TIMER_UNIT
DECL|ADC_TIMER_UNIT_PRE_DIV_MASK|macro|ADC_TIMER_UNIT_PRE_DIV_MASK
DECL|ADC_TIMER_UNIT_PRE_DIV_SHIFT|macro|ADC_TIMER_UNIT_PRE_DIV_SHIFT
DECL|ADC_TIMER_UNIT_PRE_DIV|macro|ADC_TIMER_UNIT_PRE_DIV
DECL|ADC_TIMER_UNIT_REG|macro|ADC_TIMER_UNIT_REG
DECL|ADC_Type|typedef|} ADC_Type, *ADC_MemMapPtr;
DECL|ADDRMAP0|member|__IO uint32_t ADDRMAP0; /**< Address Map Register 0, offset: 0x200 */
DECL|ADDRMAP1|member|__IO uint32_t ADDRMAP1; /**< Address Map Register 1, offset: 0x204 */
DECL|ADDRMAP2|member|__IO uint32_t ADDRMAP2; /**< Address Map Register 2, offset: 0x208 */
DECL|ADDRMAP3|member|__IO uint32_t ADDRMAP3; /**< Address Map Register 3, offset: 0x20C */
DECL|ADDRMAP4|member|__IO uint32_t ADDRMAP4; /**< Address Map Register 4, offset: 0x210 */
DECL|ADDRMAP5|member|__IO uint32_t ADDRMAP5; /**< Address Map Register 5, offset: 0x214 */
DECL|ADDRMAP6|member|__IO uint32_t ADDRMAP6; /**< Address Map Register 6, offset: 0x218 */
DECL|ADMA_ERR_STATUS|member|__I uint32_t ADMA_ERR_STATUS; /**< ADMA Error Status Register, offset: 0x54 */
DECL|ADMA_SYS_ADDR|member|__IO uint32_t ADMA_SYS_ADDR; /**< ADMA System Address, offset: 0x58 */
DECL|ADP_CFG1|member|__IO uint32_t ADP_CFG1; /**< , offset: 0x250 */
DECL|ADP_CFG2|member|__IO uint32_t ADP_CFG2; /**< , offset: 0x254 */
DECL|ADP_STATUS|member|__I uint32_t ADP_STATUS; /**< , offset: 0x258 */
DECL|ANA0|member|__IO uint32_t ANA0; /**< Value of OTP Bank3 Word2 (Analog Information), offset: 0x4E0 */
DECL|ANA1|member|__IO uint32_t ANA1; /**< Value of OTP Bank3 Word3 (Analog Info.), offset: 0x4F0 */
DECL|APBHDMA_IRQn|enumerator|APBHDMA_IRQn = 12, /**< GPMI operation channel 0 description complete interrupt */
DECL|APBH_BASE_ADDRS|macro|APBH_BASE_ADDRS
DECL|APBH_BASE_PTRS|macro|APBH_BASE_PTRS
DECL|APBH_BASE_PTR|macro|APBH_BASE_PTR
DECL|APBH_BASE|macro|APBH_BASE
DECL|APBH_CH0_BAR|macro|APBH_CH0_BAR
DECL|APBH_CH0_CMD|macro|APBH_CH0_CMD
DECL|APBH_CH0_CURCMDAR|macro|APBH_CH0_CURCMDAR
DECL|APBH_CH0_DEBUG1|macro|APBH_CH0_DEBUG1
DECL|APBH_CH0_DEBUG2|macro|APBH_CH0_DEBUG2
DECL|APBH_CH0_NXTCMDAR|macro|APBH_CH0_NXTCMDAR
DECL|APBH_CH0_SEMA|macro|APBH_CH0_SEMA
DECL|APBH_CH10_BAR|macro|APBH_CH10_BAR
DECL|APBH_CH10_CMD|macro|APBH_CH10_CMD
DECL|APBH_CH10_CURCMDAR|macro|APBH_CH10_CURCMDAR
DECL|APBH_CH10_DEBUG1|macro|APBH_CH10_DEBUG1
DECL|APBH_CH10_DEBUG2|macro|APBH_CH10_DEBUG2
DECL|APBH_CH10_NXTCMDAR|macro|APBH_CH10_NXTCMDAR
DECL|APBH_CH10_SEMA|macro|APBH_CH10_SEMA
DECL|APBH_CH11_BAR|macro|APBH_CH11_BAR
DECL|APBH_CH11_CMD|macro|APBH_CH11_CMD
DECL|APBH_CH11_CURCMDAR|macro|APBH_CH11_CURCMDAR
DECL|APBH_CH11_DEBUG1|macro|APBH_CH11_DEBUG1
DECL|APBH_CH11_DEBUG2|macro|APBH_CH11_DEBUG2
DECL|APBH_CH11_NXTCMDAR|macro|APBH_CH11_NXTCMDAR
DECL|APBH_CH11_SEMA|macro|APBH_CH11_SEMA
DECL|APBH_CH12_BAR|macro|APBH_CH12_BAR
DECL|APBH_CH12_CMD|macro|APBH_CH12_CMD
DECL|APBH_CH12_CURCMDAR|macro|APBH_CH12_CURCMDAR
DECL|APBH_CH12_DEBUG1|macro|APBH_CH12_DEBUG1
DECL|APBH_CH12_DEBUG2|macro|APBH_CH12_DEBUG2
DECL|APBH_CH12_NXTCMDAR|macro|APBH_CH12_NXTCMDAR
DECL|APBH_CH12_SEMA|macro|APBH_CH12_SEMA
DECL|APBH_CH13_BAR|macro|APBH_CH13_BAR
DECL|APBH_CH13_CMD|macro|APBH_CH13_CMD
DECL|APBH_CH13_CURCMDAR|macro|APBH_CH13_CURCMDAR
DECL|APBH_CH13_DEBUG1|macro|APBH_CH13_DEBUG1
DECL|APBH_CH13_DEBUG2|macro|APBH_CH13_DEBUG2
DECL|APBH_CH13_NXTCMDAR|macro|APBH_CH13_NXTCMDAR
DECL|APBH_CH13_SEMA|macro|APBH_CH13_SEMA
DECL|APBH_CH14_BAR|macro|APBH_CH14_BAR
DECL|APBH_CH14_CMD|macro|APBH_CH14_CMD
DECL|APBH_CH14_CURCMDAR|macro|APBH_CH14_CURCMDAR
DECL|APBH_CH14_DEBUG1|macro|APBH_CH14_DEBUG1
DECL|APBH_CH14_DEBUG2|macro|APBH_CH14_DEBUG2
DECL|APBH_CH14_NXTCMDAR|macro|APBH_CH14_NXTCMDAR
DECL|APBH_CH14_SEMA|macro|APBH_CH14_SEMA
DECL|APBH_CH15_BAR|macro|APBH_CH15_BAR
DECL|APBH_CH15_CMD|macro|APBH_CH15_CMD
DECL|APBH_CH15_CURCMDAR|macro|APBH_CH15_CURCMDAR
DECL|APBH_CH15_DEBUG1|macro|APBH_CH15_DEBUG1
DECL|APBH_CH15_DEBUG2|macro|APBH_CH15_DEBUG2
DECL|APBH_CH15_NXTCMDAR|macro|APBH_CH15_NXTCMDAR
DECL|APBH_CH15_SEMA|macro|APBH_CH15_SEMA
DECL|APBH_CH1_BAR|macro|APBH_CH1_BAR
DECL|APBH_CH1_CMD|macro|APBH_CH1_CMD
DECL|APBH_CH1_CURCMDAR|macro|APBH_CH1_CURCMDAR
DECL|APBH_CH1_DEBUG1|macro|APBH_CH1_DEBUG1
DECL|APBH_CH1_DEBUG2|macro|APBH_CH1_DEBUG2
DECL|APBH_CH1_NXTCMDAR|macro|APBH_CH1_NXTCMDAR
DECL|APBH_CH1_SEMA|macro|APBH_CH1_SEMA
DECL|APBH_CH2_BAR|macro|APBH_CH2_BAR
DECL|APBH_CH2_CMD|macro|APBH_CH2_CMD
DECL|APBH_CH2_CURCMDAR|macro|APBH_CH2_CURCMDAR
DECL|APBH_CH2_DEBUG1|macro|APBH_CH2_DEBUG1
DECL|APBH_CH2_DEBUG2|macro|APBH_CH2_DEBUG2
DECL|APBH_CH2_NXTCMDAR|macro|APBH_CH2_NXTCMDAR
DECL|APBH_CH2_SEMA|macro|APBH_CH2_SEMA
DECL|APBH_CH3_BAR|macro|APBH_CH3_BAR
DECL|APBH_CH3_CMD|macro|APBH_CH3_CMD
DECL|APBH_CH3_CURCMDAR|macro|APBH_CH3_CURCMDAR
DECL|APBH_CH3_DEBUG1|macro|APBH_CH3_DEBUG1
DECL|APBH_CH3_DEBUG2|macro|APBH_CH3_DEBUG2
DECL|APBH_CH3_NXTCMDAR|macro|APBH_CH3_NXTCMDAR
DECL|APBH_CH3_SEMA|macro|APBH_CH3_SEMA
DECL|APBH_CH4_BAR|macro|APBH_CH4_BAR
DECL|APBH_CH4_CMD|macro|APBH_CH4_CMD
DECL|APBH_CH4_CURCMDAR|macro|APBH_CH4_CURCMDAR
DECL|APBH_CH4_DEBUG1|macro|APBH_CH4_DEBUG1
DECL|APBH_CH4_DEBUG2|macro|APBH_CH4_DEBUG2
DECL|APBH_CH4_NXTCMDAR|macro|APBH_CH4_NXTCMDAR
DECL|APBH_CH4_SEMA|macro|APBH_CH4_SEMA
DECL|APBH_CH5_BAR|macro|APBH_CH5_BAR
DECL|APBH_CH5_CMD|macro|APBH_CH5_CMD
DECL|APBH_CH5_CURCMDAR|macro|APBH_CH5_CURCMDAR
DECL|APBH_CH5_DEBUG1|macro|APBH_CH5_DEBUG1
DECL|APBH_CH5_DEBUG2|macro|APBH_CH5_DEBUG2
DECL|APBH_CH5_NXTCMDAR|macro|APBH_CH5_NXTCMDAR
DECL|APBH_CH5_SEMA|macro|APBH_CH5_SEMA
DECL|APBH_CH6_BAR|macro|APBH_CH6_BAR
DECL|APBH_CH6_CMD|macro|APBH_CH6_CMD
DECL|APBH_CH6_CURCMDAR|macro|APBH_CH6_CURCMDAR
DECL|APBH_CH6_DEBUG1|macro|APBH_CH6_DEBUG1
DECL|APBH_CH6_DEBUG2|macro|APBH_CH6_DEBUG2
DECL|APBH_CH6_NXTCMDAR|macro|APBH_CH6_NXTCMDAR
DECL|APBH_CH6_SEMA|macro|APBH_CH6_SEMA
DECL|APBH_CH7_BAR|macro|APBH_CH7_BAR
DECL|APBH_CH7_CMD|macro|APBH_CH7_CMD
DECL|APBH_CH7_CURCMDAR|macro|APBH_CH7_CURCMDAR
DECL|APBH_CH7_DEBUG1|macro|APBH_CH7_DEBUG1
DECL|APBH_CH7_DEBUG2|macro|APBH_CH7_DEBUG2
DECL|APBH_CH7_NXTCMDAR|macro|APBH_CH7_NXTCMDAR
DECL|APBH_CH7_SEMA|macro|APBH_CH7_SEMA
DECL|APBH_CH8_BAR|macro|APBH_CH8_BAR
DECL|APBH_CH8_CMD|macro|APBH_CH8_CMD
DECL|APBH_CH8_CURCMDAR|macro|APBH_CH8_CURCMDAR
DECL|APBH_CH8_DEBUG1|macro|APBH_CH8_DEBUG1
DECL|APBH_CH8_DEBUG2|macro|APBH_CH8_DEBUG2
DECL|APBH_CH8_NXTCMDAR|macro|APBH_CH8_NXTCMDAR
DECL|APBH_CH8_SEMA|macro|APBH_CH8_SEMA
DECL|APBH_CH9_BAR|macro|APBH_CH9_BAR
DECL|APBH_CH9_CMD|macro|APBH_CH9_CMD
DECL|APBH_CH9_CURCMDAR|macro|APBH_CH9_CURCMDAR
DECL|APBH_CH9_DEBUG1|macro|APBH_CH9_DEBUG1
DECL|APBH_CH9_DEBUG2|macro|APBH_CH9_DEBUG2
DECL|APBH_CH9_NXTCMDAR|macro|APBH_CH9_NXTCMDAR
DECL|APBH_CH9_SEMA|macro|APBH_CH9_SEMA
DECL|APBH_CHANNEL_CTRL_CLR_FREEZE_CHANNEL_MASK|macro|APBH_CHANNEL_CTRL_CLR_FREEZE_CHANNEL_MASK
DECL|APBH_CHANNEL_CTRL_CLR_FREEZE_CHANNEL_SHIFT|macro|APBH_CHANNEL_CTRL_CLR_FREEZE_CHANNEL_SHIFT
DECL|APBH_CHANNEL_CTRL_CLR_FREEZE_CHANNEL|macro|APBH_CHANNEL_CTRL_CLR_FREEZE_CHANNEL
DECL|APBH_CHANNEL_CTRL_CLR_REG|macro|APBH_CHANNEL_CTRL_CLR_REG
DECL|APBH_CHANNEL_CTRL_CLR_RESET_CHANNEL_MASK|macro|APBH_CHANNEL_CTRL_CLR_RESET_CHANNEL_MASK
DECL|APBH_CHANNEL_CTRL_CLR_RESET_CHANNEL_SHIFT|macro|APBH_CHANNEL_CTRL_CLR_RESET_CHANNEL_SHIFT
DECL|APBH_CHANNEL_CTRL_CLR_RESET_CHANNEL|macro|APBH_CHANNEL_CTRL_CLR_RESET_CHANNEL
DECL|APBH_CHANNEL_CTRL_CLR|macro|APBH_CHANNEL_CTRL_CLR
DECL|APBH_CHANNEL_CTRL_FREEZE_CHANNEL_MASK|macro|APBH_CHANNEL_CTRL_FREEZE_CHANNEL_MASK
DECL|APBH_CHANNEL_CTRL_FREEZE_CHANNEL_SHIFT|macro|APBH_CHANNEL_CTRL_FREEZE_CHANNEL_SHIFT
DECL|APBH_CHANNEL_CTRL_FREEZE_CHANNEL|macro|APBH_CHANNEL_CTRL_FREEZE_CHANNEL
DECL|APBH_CHANNEL_CTRL_REG|macro|APBH_CHANNEL_CTRL_REG
DECL|APBH_CHANNEL_CTRL_RESET_CHANNEL_MASK|macro|APBH_CHANNEL_CTRL_RESET_CHANNEL_MASK
DECL|APBH_CHANNEL_CTRL_RESET_CHANNEL_SHIFT|macro|APBH_CHANNEL_CTRL_RESET_CHANNEL_SHIFT
DECL|APBH_CHANNEL_CTRL_RESET_CHANNEL|macro|APBH_CHANNEL_CTRL_RESET_CHANNEL
DECL|APBH_CHANNEL_CTRL_SET_FREEZE_CHANNEL_MASK|macro|APBH_CHANNEL_CTRL_SET_FREEZE_CHANNEL_MASK
DECL|APBH_CHANNEL_CTRL_SET_FREEZE_CHANNEL_SHIFT|macro|APBH_CHANNEL_CTRL_SET_FREEZE_CHANNEL_SHIFT
DECL|APBH_CHANNEL_CTRL_SET_FREEZE_CHANNEL|macro|APBH_CHANNEL_CTRL_SET_FREEZE_CHANNEL
DECL|APBH_CHANNEL_CTRL_SET_REG|macro|APBH_CHANNEL_CTRL_SET_REG
DECL|APBH_CHANNEL_CTRL_SET_RESET_CHANNEL_MASK|macro|APBH_CHANNEL_CTRL_SET_RESET_CHANNEL_MASK
DECL|APBH_CHANNEL_CTRL_SET_RESET_CHANNEL_SHIFT|macro|APBH_CHANNEL_CTRL_SET_RESET_CHANNEL_SHIFT
DECL|APBH_CHANNEL_CTRL_SET_RESET_CHANNEL|macro|APBH_CHANNEL_CTRL_SET_RESET_CHANNEL
DECL|APBH_CHANNEL_CTRL_SET|macro|APBH_CHANNEL_CTRL_SET
DECL|APBH_CHANNEL_CTRL_TOG_FREEZE_CHANNEL_MASK|macro|APBH_CHANNEL_CTRL_TOG_FREEZE_CHANNEL_MASK
DECL|APBH_CHANNEL_CTRL_TOG_FREEZE_CHANNEL_SHIFT|macro|APBH_CHANNEL_CTRL_TOG_FREEZE_CHANNEL_SHIFT
DECL|APBH_CHANNEL_CTRL_TOG_FREEZE_CHANNEL|macro|APBH_CHANNEL_CTRL_TOG_FREEZE_CHANNEL
DECL|APBH_CHANNEL_CTRL_TOG_REG|macro|APBH_CHANNEL_CTRL_TOG_REG
DECL|APBH_CHANNEL_CTRL_TOG_RESET_CHANNEL_MASK|macro|APBH_CHANNEL_CTRL_TOG_RESET_CHANNEL_MASK
DECL|APBH_CHANNEL_CTRL_TOG_RESET_CHANNEL_SHIFT|macro|APBH_CHANNEL_CTRL_TOG_RESET_CHANNEL_SHIFT
DECL|APBH_CHANNEL_CTRL_TOG_RESET_CHANNEL|macro|APBH_CHANNEL_CTRL_TOG_RESET_CHANNEL
DECL|APBH_CHANNEL_CTRL_TOG|macro|APBH_CHANNEL_CTRL_TOG
DECL|APBH_CHANNEL_CTRL|macro|APBH_CHANNEL_CTRL
DECL|APBH_CH_BAR_ADDRESS_MASK|macro|APBH_CH_BAR_ADDRESS_MASK
DECL|APBH_CH_BAR_ADDRESS_SHIFT|macro|APBH_CH_BAR_ADDRESS_SHIFT
DECL|APBH_CH_BAR_ADDRESS|macro|APBH_CH_BAR_ADDRESS
DECL|APBH_CH_BAR_REG|macro|APBH_CH_BAR_REG
DECL|APBH_CH_BAR|macro|APBH_CH_BAR
DECL|APBH_CH_CMD_CHAIN_MASK|macro|APBH_CH_CMD_CHAIN_MASK
DECL|APBH_CH_CMD_CHAIN_SHIFT|macro|APBH_CH_CMD_CHAIN_SHIFT
DECL|APBH_CH_CMD_CMDWORDS_MASK|macro|APBH_CH_CMD_CMDWORDS_MASK
DECL|APBH_CH_CMD_CMDWORDS_SHIFT|macro|APBH_CH_CMD_CMDWORDS_SHIFT
DECL|APBH_CH_CMD_CMDWORDS|macro|APBH_CH_CMD_CMDWORDS
DECL|APBH_CH_CMD_COMMAND_MASK|macro|APBH_CH_CMD_COMMAND_MASK
DECL|APBH_CH_CMD_COMMAND_SHIFT|macro|APBH_CH_CMD_COMMAND_SHIFT
DECL|APBH_CH_CMD_COMMAND|macro|APBH_CH_CMD_COMMAND
DECL|APBH_CH_CMD_HALTONTERMINATE_MASK|macro|APBH_CH_CMD_HALTONTERMINATE_MASK
DECL|APBH_CH_CMD_HALTONTERMINATE_SHIFT|macro|APBH_CH_CMD_HALTONTERMINATE_SHIFT
DECL|APBH_CH_CMD_IRQONCMPLT_MASK|macro|APBH_CH_CMD_IRQONCMPLT_MASK
DECL|APBH_CH_CMD_IRQONCMPLT_SHIFT|macro|APBH_CH_CMD_IRQONCMPLT_SHIFT
DECL|APBH_CH_CMD_NANDLOCK_MASK|macro|APBH_CH_CMD_NANDLOCK_MASK
DECL|APBH_CH_CMD_NANDLOCK_SHIFT|macro|APBH_CH_CMD_NANDLOCK_SHIFT
DECL|APBH_CH_CMD_NANDWAIT4READY_MASK|macro|APBH_CH_CMD_NANDWAIT4READY_MASK
DECL|APBH_CH_CMD_NANDWAIT4READY_SHIFT|macro|APBH_CH_CMD_NANDWAIT4READY_SHIFT
DECL|APBH_CH_CMD_REG|macro|APBH_CH_CMD_REG
DECL|APBH_CH_CMD_SEMAPHORE_MASK|macro|APBH_CH_CMD_SEMAPHORE_MASK
DECL|APBH_CH_CMD_SEMAPHORE_SHIFT|macro|APBH_CH_CMD_SEMAPHORE_SHIFT
DECL|APBH_CH_CMD_WAIT4ENDCMD_MASK|macro|APBH_CH_CMD_WAIT4ENDCMD_MASK
DECL|APBH_CH_CMD_WAIT4ENDCMD_SHIFT|macro|APBH_CH_CMD_WAIT4ENDCMD_SHIFT
DECL|APBH_CH_CMD_XFER_COUNT_MASK|macro|APBH_CH_CMD_XFER_COUNT_MASK
DECL|APBH_CH_CMD_XFER_COUNT_SHIFT|macro|APBH_CH_CMD_XFER_COUNT_SHIFT
DECL|APBH_CH_CMD_XFER_COUNT|macro|APBH_CH_CMD_XFER_COUNT
DECL|APBH_CH_CMD|macro|APBH_CH_CMD
DECL|APBH_CH_CURCMDAR_CMD_ADDR_MASK|macro|APBH_CH_CURCMDAR_CMD_ADDR_MASK
DECL|APBH_CH_CURCMDAR_CMD_ADDR_SHIFT|macro|APBH_CH_CURCMDAR_CMD_ADDR_SHIFT
DECL|APBH_CH_CURCMDAR_CMD_ADDR|macro|APBH_CH_CURCMDAR_CMD_ADDR
DECL|APBH_CH_CURCMDAR_REG|macro|APBH_CH_CURCMDAR_REG
DECL|APBH_CH_CURCMDAR|macro|APBH_CH_CURCMDAR
DECL|APBH_CH_DEBUG1_BURST_MASK|macro|APBH_CH_DEBUG1_BURST_MASK
DECL|APBH_CH_DEBUG1_BURST_SHIFT|macro|APBH_CH_DEBUG1_BURST_SHIFT
DECL|APBH_CH_DEBUG1_END_MASK|macro|APBH_CH_DEBUG1_END_MASK
DECL|APBH_CH_DEBUG1_END_SHIFT|macro|APBH_CH_DEBUG1_END_SHIFT
DECL|APBH_CH_DEBUG1_KICK_MASK|macro|APBH_CH_DEBUG1_KICK_MASK
DECL|APBH_CH_DEBUG1_KICK_SHIFT|macro|APBH_CH_DEBUG1_KICK_SHIFT
DECL|APBH_CH_DEBUG1_LOCK_MASK|macro|APBH_CH_DEBUG1_LOCK_MASK
DECL|APBH_CH_DEBUG1_LOCK_SHIFT|macro|APBH_CH_DEBUG1_LOCK_SHIFT
DECL|APBH_CH_DEBUG1_NEXTCMDADDRVALID_MASK|macro|APBH_CH_DEBUG1_NEXTCMDADDRVALID_MASK
DECL|APBH_CH_DEBUG1_NEXTCMDADDRVALID_SHIFT|macro|APBH_CH_DEBUG1_NEXTCMDADDRVALID_SHIFT
DECL|APBH_CH_DEBUG1_RD_FIFO_EMPTY_MASK|macro|APBH_CH_DEBUG1_RD_FIFO_EMPTY_MASK
DECL|APBH_CH_DEBUG1_RD_FIFO_EMPTY_SHIFT|macro|APBH_CH_DEBUG1_RD_FIFO_EMPTY_SHIFT
DECL|APBH_CH_DEBUG1_RD_FIFO_FULL_MASK|macro|APBH_CH_DEBUG1_RD_FIFO_FULL_MASK
DECL|APBH_CH_DEBUG1_RD_FIFO_FULL_SHIFT|macro|APBH_CH_DEBUG1_RD_FIFO_FULL_SHIFT
DECL|APBH_CH_DEBUG1_READY_MASK|macro|APBH_CH_DEBUG1_READY_MASK
DECL|APBH_CH_DEBUG1_READY_SHIFT|macro|APBH_CH_DEBUG1_READY_SHIFT
DECL|APBH_CH_DEBUG1_REG|macro|APBH_CH_DEBUG1_REG
DECL|APBH_CH_DEBUG1_REQ_MASK|macro|APBH_CH_DEBUG1_REQ_MASK
DECL|APBH_CH_DEBUG1_REQ_SHIFT|macro|APBH_CH_DEBUG1_REQ_SHIFT
DECL|APBH_CH_DEBUG1_RSVD1_MASK|macro|APBH_CH_DEBUG1_RSVD1_MASK
DECL|APBH_CH_DEBUG1_RSVD1_SHIFT|macro|APBH_CH_DEBUG1_RSVD1_SHIFT
DECL|APBH_CH_DEBUG1_RSVD1|macro|APBH_CH_DEBUG1_RSVD1
DECL|APBH_CH_DEBUG1_SENSE_MASK|macro|APBH_CH_DEBUG1_SENSE_MASK
DECL|APBH_CH_DEBUG1_SENSE_SHIFT|macro|APBH_CH_DEBUG1_SENSE_SHIFT
DECL|APBH_CH_DEBUG1_STATEMACHINE_MASK|macro|APBH_CH_DEBUG1_STATEMACHINE_MASK
DECL|APBH_CH_DEBUG1_STATEMACHINE_SHIFT|macro|APBH_CH_DEBUG1_STATEMACHINE_SHIFT
DECL|APBH_CH_DEBUG1_STATEMACHINE|macro|APBH_CH_DEBUG1_STATEMACHINE
DECL|APBH_CH_DEBUG1_WR_FIFO_EMPTY_MASK|macro|APBH_CH_DEBUG1_WR_FIFO_EMPTY_MASK
DECL|APBH_CH_DEBUG1_WR_FIFO_EMPTY_SHIFT|macro|APBH_CH_DEBUG1_WR_FIFO_EMPTY_SHIFT
DECL|APBH_CH_DEBUG1_WR_FIFO_FULL_MASK|macro|APBH_CH_DEBUG1_WR_FIFO_FULL_MASK
DECL|APBH_CH_DEBUG1_WR_FIFO_FULL_SHIFT|macro|APBH_CH_DEBUG1_WR_FIFO_FULL_SHIFT
DECL|APBH_CH_DEBUG1|macro|APBH_CH_DEBUG1
DECL|APBH_CH_DEBUG2_AHB_BYTES_MASK|macro|APBH_CH_DEBUG2_AHB_BYTES_MASK
DECL|APBH_CH_DEBUG2_AHB_BYTES_SHIFT|macro|APBH_CH_DEBUG2_AHB_BYTES_SHIFT
DECL|APBH_CH_DEBUG2_AHB_BYTES|macro|APBH_CH_DEBUG2_AHB_BYTES
DECL|APBH_CH_DEBUG2_APB_BYTES_MASK|macro|APBH_CH_DEBUG2_APB_BYTES_MASK
DECL|APBH_CH_DEBUG2_APB_BYTES_SHIFT|macro|APBH_CH_DEBUG2_APB_BYTES_SHIFT
DECL|APBH_CH_DEBUG2_APB_BYTES|macro|APBH_CH_DEBUG2_APB_BYTES
DECL|APBH_CH_DEBUG2_REG|macro|APBH_CH_DEBUG2_REG
DECL|APBH_CH_DEBUG2|macro|APBH_CH_DEBUG2
DECL|APBH_CH_NXTCMDAR_CMD_ADDR_MASK|macro|APBH_CH_NXTCMDAR_CMD_ADDR_MASK
DECL|APBH_CH_NXTCMDAR_CMD_ADDR_SHIFT|macro|APBH_CH_NXTCMDAR_CMD_ADDR_SHIFT
DECL|APBH_CH_NXTCMDAR_CMD_ADDR|macro|APBH_CH_NXTCMDAR_CMD_ADDR
DECL|APBH_CH_NXTCMDAR_REG|macro|APBH_CH_NXTCMDAR_REG
DECL|APBH_CH_NXTCMDAR|macro|APBH_CH_NXTCMDAR
DECL|APBH_CH_SEMA_INCREMENT_SEMA_MASK|macro|APBH_CH_SEMA_INCREMENT_SEMA_MASK
DECL|APBH_CH_SEMA_INCREMENT_SEMA_SHIFT|macro|APBH_CH_SEMA_INCREMENT_SEMA_SHIFT
DECL|APBH_CH_SEMA_INCREMENT_SEMA|macro|APBH_CH_SEMA_INCREMENT_SEMA
DECL|APBH_CH_SEMA_PHORE_MASK|macro|APBH_CH_SEMA_PHORE_MASK
DECL|APBH_CH_SEMA_PHORE_SHIFT|macro|APBH_CH_SEMA_PHORE_SHIFT
DECL|APBH_CH_SEMA_PHORE|macro|APBH_CH_SEMA_PHORE
DECL|APBH_CH_SEMA_REG|macro|APBH_CH_SEMA_REG
DECL|APBH_CH_SEMA|macro|APBH_CH_SEMA
DECL|APBH_CTRL0_AHB_BURST8_EN_MASK|macro|APBH_CTRL0_AHB_BURST8_EN_MASK
DECL|APBH_CTRL0_AHB_BURST8_EN_SHIFT|macro|APBH_CTRL0_AHB_BURST8_EN_SHIFT
DECL|APBH_CTRL0_APB_BURST_EN_MASK|macro|APBH_CTRL0_APB_BURST_EN_MASK
DECL|APBH_CTRL0_APB_BURST_EN_SHIFT|macro|APBH_CTRL0_APB_BURST_EN_SHIFT
DECL|APBH_CTRL0_CLKGATE_CHANNEL_MASK|macro|APBH_CTRL0_CLKGATE_CHANNEL_MASK
DECL|APBH_CTRL0_CLKGATE_CHANNEL_SHIFT|macro|APBH_CTRL0_CLKGATE_CHANNEL_SHIFT
DECL|APBH_CTRL0_CLKGATE_CHANNEL|macro|APBH_CTRL0_CLKGATE_CHANNEL
DECL|APBH_CTRL0_CLKGATE_MASK|macro|APBH_CTRL0_CLKGATE_MASK
DECL|APBH_CTRL0_CLKGATE_SHIFT|macro|APBH_CTRL0_CLKGATE_SHIFT
DECL|APBH_CTRL0_CLR_AHB_BURST8_EN_MASK|macro|APBH_CTRL0_CLR_AHB_BURST8_EN_MASK
DECL|APBH_CTRL0_CLR_AHB_BURST8_EN_SHIFT|macro|APBH_CTRL0_CLR_AHB_BURST8_EN_SHIFT
DECL|APBH_CTRL0_CLR_APB_BURST_EN_MASK|macro|APBH_CTRL0_CLR_APB_BURST_EN_MASK
DECL|APBH_CTRL0_CLR_APB_BURST_EN_SHIFT|macro|APBH_CTRL0_CLR_APB_BURST_EN_SHIFT
DECL|APBH_CTRL0_CLR_CLKGATE_CHANNEL_MASK|macro|APBH_CTRL0_CLR_CLKGATE_CHANNEL_MASK
DECL|APBH_CTRL0_CLR_CLKGATE_CHANNEL_SHIFT|macro|APBH_CTRL0_CLR_CLKGATE_CHANNEL_SHIFT
DECL|APBH_CTRL0_CLR_CLKGATE_CHANNEL|macro|APBH_CTRL0_CLR_CLKGATE_CHANNEL
DECL|APBH_CTRL0_CLR_CLKGATE_MASK|macro|APBH_CTRL0_CLR_CLKGATE_MASK
DECL|APBH_CTRL0_CLR_CLKGATE_SHIFT|macro|APBH_CTRL0_CLR_CLKGATE_SHIFT
DECL|APBH_CTRL0_CLR_REG|macro|APBH_CTRL0_CLR_REG
DECL|APBH_CTRL0_CLR_RSVD0_MASK|macro|APBH_CTRL0_CLR_RSVD0_MASK
DECL|APBH_CTRL0_CLR_RSVD0_SHIFT|macro|APBH_CTRL0_CLR_RSVD0_SHIFT
DECL|APBH_CTRL0_CLR_RSVD0|macro|APBH_CTRL0_CLR_RSVD0
DECL|APBH_CTRL0_CLR_SFTRST_MASK|macro|APBH_CTRL0_CLR_SFTRST_MASK
DECL|APBH_CTRL0_CLR_SFTRST_SHIFT|macro|APBH_CTRL0_CLR_SFTRST_SHIFT
DECL|APBH_CTRL0_CLR|macro|APBH_CTRL0_CLR
DECL|APBH_CTRL0_REG|macro|APBH_CTRL0_REG
DECL|APBH_CTRL0_RSVD0_MASK|macro|APBH_CTRL0_RSVD0_MASK
DECL|APBH_CTRL0_RSVD0_SHIFT|macro|APBH_CTRL0_RSVD0_SHIFT
DECL|APBH_CTRL0_RSVD0|macro|APBH_CTRL0_RSVD0
DECL|APBH_CTRL0_SET_AHB_BURST8_EN_MASK|macro|APBH_CTRL0_SET_AHB_BURST8_EN_MASK
DECL|APBH_CTRL0_SET_AHB_BURST8_EN_SHIFT|macro|APBH_CTRL0_SET_AHB_BURST8_EN_SHIFT
DECL|APBH_CTRL0_SET_APB_BURST_EN_MASK|macro|APBH_CTRL0_SET_APB_BURST_EN_MASK
DECL|APBH_CTRL0_SET_APB_BURST_EN_SHIFT|macro|APBH_CTRL0_SET_APB_BURST_EN_SHIFT
DECL|APBH_CTRL0_SET_CLKGATE_CHANNEL_MASK|macro|APBH_CTRL0_SET_CLKGATE_CHANNEL_MASK
DECL|APBH_CTRL0_SET_CLKGATE_CHANNEL_SHIFT|macro|APBH_CTRL0_SET_CLKGATE_CHANNEL_SHIFT
DECL|APBH_CTRL0_SET_CLKGATE_CHANNEL|macro|APBH_CTRL0_SET_CLKGATE_CHANNEL
DECL|APBH_CTRL0_SET_CLKGATE_MASK|macro|APBH_CTRL0_SET_CLKGATE_MASK
DECL|APBH_CTRL0_SET_CLKGATE_SHIFT|macro|APBH_CTRL0_SET_CLKGATE_SHIFT
DECL|APBH_CTRL0_SET_REG|macro|APBH_CTRL0_SET_REG
DECL|APBH_CTRL0_SET_RSVD0_MASK|macro|APBH_CTRL0_SET_RSVD0_MASK
DECL|APBH_CTRL0_SET_RSVD0_SHIFT|macro|APBH_CTRL0_SET_RSVD0_SHIFT
DECL|APBH_CTRL0_SET_RSVD0|macro|APBH_CTRL0_SET_RSVD0
DECL|APBH_CTRL0_SET_SFTRST_MASK|macro|APBH_CTRL0_SET_SFTRST_MASK
DECL|APBH_CTRL0_SET_SFTRST_SHIFT|macro|APBH_CTRL0_SET_SFTRST_SHIFT
DECL|APBH_CTRL0_SET|macro|APBH_CTRL0_SET
DECL|APBH_CTRL0_SFTRST_MASK|macro|APBH_CTRL0_SFTRST_MASK
DECL|APBH_CTRL0_SFTRST_SHIFT|macro|APBH_CTRL0_SFTRST_SHIFT
DECL|APBH_CTRL0_TOG_AHB_BURST8_EN_MASK|macro|APBH_CTRL0_TOG_AHB_BURST8_EN_MASK
DECL|APBH_CTRL0_TOG_AHB_BURST8_EN_SHIFT|macro|APBH_CTRL0_TOG_AHB_BURST8_EN_SHIFT
DECL|APBH_CTRL0_TOG_APB_BURST_EN_MASK|macro|APBH_CTRL0_TOG_APB_BURST_EN_MASK
DECL|APBH_CTRL0_TOG_APB_BURST_EN_SHIFT|macro|APBH_CTRL0_TOG_APB_BURST_EN_SHIFT
DECL|APBH_CTRL0_TOG_CLKGATE_CHANNEL_MASK|macro|APBH_CTRL0_TOG_CLKGATE_CHANNEL_MASK
DECL|APBH_CTRL0_TOG_CLKGATE_CHANNEL_SHIFT|macro|APBH_CTRL0_TOG_CLKGATE_CHANNEL_SHIFT
DECL|APBH_CTRL0_TOG_CLKGATE_CHANNEL|macro|APBH_CTRL0_TOG_CLKGATE_CHANNEL
DECL|APBH_CTRL0_TOG_CLKGATE_MASK|macro|APBH_CTRL0_TOG_CLKGATE_MASK
DECL|APBH_CTRL0_TOG_CLKGATE_SHIFT|macro|APBH_CTRL0_TOG_CLKGATE_SHIFT
DECL|APBH_CTRL0_TOG_REG|macro|APBH_CTRL0_TOG_REG
DECL|APBH_CTRL0_TOG_RSVD0_MASK|macro|APBH_CTRL0_TOG_RSVD0_MASK
DECL|APBH_CTRL0_TOG_RSVD0_SHIFT|macro|APBH_CTRL0_TOG_RSVD0_SHIFT
DECL|APBH_CTRL0_TOG_RSVD0|macro|APBH_CTRL0_TOG_RSVD0
DECL|APBH_CTRL0_TOG_SFTRST_MASK|macro|APBH_CTRL0_TOG_SFTRST_MASK
DECL|APBH_CTRL0_TOG_SFTRST_SHIFT|macro|APBH_CTRL0_TOG_SFTRST_SHIFT
DECL|APBH_CTRL0_TOG|macro|APBH_CTRL0_TOG
DECL|APBH_CTRL0|macro|APBH_CTRL0
DECL|APBH_CTRL1_CH0_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH0_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH0_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH0_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH0_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH0_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH0_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH0_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH10_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH10_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH10_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH10_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH10_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH10_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH10_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH10_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH11_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH11_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH11_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH11_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH11_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH11_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH11_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH11_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH12_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH12_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH12_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH12_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH12_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH12_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH12_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH12_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH13_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH13_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH13_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH13_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH13_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH13_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH13_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH13_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH14_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH14_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH14_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH14_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH14_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH14_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH14_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH14_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH15_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH15_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH15_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH15_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH15_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH15_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH15_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH15_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH1_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH1_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH1_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH1_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH1_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH1_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH1_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH1_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH2_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH2_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH2_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH2_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH2_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH2_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH2_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH2_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH3_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH3_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH3_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH3_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH3_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH3_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH3_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH3_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH4_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH4_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH4_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH4_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH4_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH4_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH4_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH4_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH5_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH5_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH5_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH5_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH5_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH5_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH5_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH5_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH6_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH6_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH6_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH6_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH6_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH6_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH6_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH6_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH7_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH7_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH7_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH7_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH7_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH7_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH7_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH7_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH8_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH8_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH8_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH8_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH8_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH8_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH8_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH8_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CH9_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CH9_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CH9_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CH9_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CH9_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CH9_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CH9_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CH9_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_CLR_REG|macro|APBH_CTRL1_CLR_REG
DECL|APBH_CTRL1_CLR|macro|APBH_CTRL1_CLR
DECL|APBH_CTRL1_REG|macro|APBH_CTRL1_REG
DECL|APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_SET_REG|macro|APBH_CTRL1_SET_REG
DECL|APBH_CTRL1_SET|macro|APBH_CTRL1_SET
DECL|APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_EN_MASK|macro|APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_EN_MASK
DECL|APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_EN_SHIFT|macro|APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_EN_SHIFT
DECL|APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_MASK|macro|APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_MASK
DECL|APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_SHIFT|macro|APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_SHIFT
DECL|APBH_CTRL1_TOG_REG|macro|APBH_CTRL1_TOG_REG
DECL|APBH_CTRL1_TOG|macro|APBH_CTRL1_TOG
DECL|APBH_CTRL1|macro|APBH_CTRL1
DECL|APBH_CTRL2_CH0_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH0_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH0_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH0_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH0_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH0_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH0_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH0_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH10_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH10_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH10_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH10_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH10_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH10_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH10_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH10_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH11_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH11_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH11_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH11_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH11_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH11_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH11_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH11_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH12_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH12_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH12_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH12_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH12_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH12_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH12_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH12_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH13_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH13_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH13_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH13_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH13_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH13_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH13_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH13_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH14_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH14_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH14_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH14_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH14_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH14_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH14_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH14_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH15_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH15_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH15_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH15_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH15_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH15_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH15_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH15_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH1_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH1_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH1_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH1_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH1_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH1_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH1_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH1_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH2_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH2_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH2_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH2_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH2_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH2_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH2_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH2_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH3_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH3_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH3_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH3_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH3_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH3_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH3_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH3_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH4_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH4_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH4_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH4_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH4_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH4_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH4_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH4_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH5_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH5_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH5_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH5_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH5_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH5_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH5_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH5_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH6_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH6_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH6_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH6_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH6_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH6_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH6_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH6_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH7_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH7_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH7_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH7_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH7_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH7_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH7_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH7_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH8_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH8_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH8_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH8_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH8_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH8_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH8_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH8_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CH9_ERROR_IRQ_MASK|macro|APBH_CTRL2_CH9_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CH9_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CH9_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CH9_ERROR_STATUS_MASK|macro|APBH_CTRL2_CH9_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CH9_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CH9_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH0_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH0_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH0_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH0_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH0_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH0_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH0_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH0_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH10_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH10_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH10_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH10_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH10_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH10_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH10_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH10_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH11_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH11_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH11_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH11_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH11_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH11_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH11_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH11_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH12_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH12_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH12_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH12_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH12_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH12_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH12_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH12_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH13_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH13_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH13_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH13_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH13_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH13_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH13_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH13_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH14_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH14_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH14_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH14_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH14_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH14_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH14_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH14_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH15_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH15_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH15_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH15_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH15_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH15_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH15_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH15_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH1_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH1_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH1_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH1_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH1_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH1_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH1_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH1_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH2_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH2_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH2_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH2_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH2_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH2_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH2_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH2_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH3_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH3_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH3_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH3_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH3_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH3_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH3_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH3_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH4_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH4_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH4_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH4_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH4_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH4_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH4_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH4_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH5_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH5_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH5_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH5_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH5_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH5_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH5_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH5_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH6_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH6_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH6_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH6_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH6_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH6_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH6_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH6_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH7_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH7_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH7_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH7_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH7_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH7_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH7_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH7_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH8_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH8_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH8_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH8_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH8_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH8_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH8_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH8_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_CH9_ERROR_IRQ_MASK|macro|APBH_CTRL2_CLR_CH9_ERROR_IRQ_MASK
DECL|APBH_CTRL2_CLR_CH9_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_CLR_CH9_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_CLR_CH9_ERROR_STATUS_MASK|macro|APBH_CTRL2_CLR_CH9_ERROR_STATUS_MASK
DECL|APBH_CTRL2_CLR_CH9_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_CLR_CH9_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_CLR_REG|macro|APBH_CTRL2_CLR_REG
DECL|APBH_CTRL2_CLR|macro|APBH_CTRL2_CLR
DECL|APBH_CTRL2_REG|macro|APBH_CTRL2_REG
DECL|APBH_CTRL2_SET_CH0_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH0_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH0_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH0_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH0_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH0_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH0_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH0_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH10_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH10_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH10_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH10_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH10_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH10_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH10_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH10_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH11_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH11_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH11_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH11_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH11_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH11_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH11_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH11_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH12_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH12_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH12_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH12_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH12_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH12_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH12_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH12_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH13_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH13_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH13_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH13_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH13_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH13_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH13_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH13_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH14_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH14_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH14_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH14_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH14_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH14_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH14_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH14_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH15_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH15_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH15_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH15_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH15_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH15_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH15_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH15_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH1_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH1_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH1_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH1_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH1_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH1_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH1_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH1_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH2_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH2_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH2_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH2_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH2_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH2_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH2_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH2_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH3_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH3_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH3_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH3_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH3_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH3_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH3_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH3_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH4_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH4_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH4_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH4_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH4_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH4_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH4_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH4_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH5_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH5_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH5_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH5_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH5_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH5_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH5_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH5_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH6_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH6_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH6_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH6_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH6_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH6_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH6_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH6_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH7_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH7_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH7_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH7_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH7_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH7_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH7_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH7_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH8_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH8_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH8_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH8_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH8_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH8_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH8_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH8_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_CH9_ERROR_IRQ_MASK|macro|APBH_CTRL2_SET_CH9_ERROR_IRQ_MASK
DECL|APBH_CTRL2_SET_CH9_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_SET_CH9_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_SET_CH9_ERROR_STATUS_MASK|macro|APBH_CTRL2_SET_CH9_ERROR_STATUS_MASK
DECL|APBH_CTRL2_SET_CH9_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_SET_CH9_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_SET_REG|macro|APBH_CTRL2_SET_REG
DECL|APBH_CTRL2_SET|macro|APBH_CTRL2_SET
DECL|APBH_CTRL2_TOG_CH0_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH0_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH0_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH0_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH0_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH0_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH0_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH0_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH10_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH10_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH10_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH10_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH10_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH10_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH10_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH10_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH11_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH11_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH11_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH11_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH11_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH11_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH11_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH11_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH12_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH12_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH12_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH12_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH12_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH12_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH12_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH12_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH13_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH13_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH13_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH13_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH13_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH13_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH13_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH13_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH14_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH14_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH14_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH14_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH14_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH14_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH14_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH14_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH15_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH15_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH15_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH15_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH15_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH15_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH15_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH15_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH1_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH1_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH1_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH1_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH1_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH1_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH1_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH1_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH2_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH2_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH2_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH2_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH2_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH2_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH2_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH2_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH3_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH3_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH3_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH3_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH3_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH3_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH3_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH3_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH4_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH4_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH4_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH4_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH4_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH4_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH4_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH4_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH5_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH5_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH5_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH5_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH5_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH5_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH5_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH5_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH6_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH6_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH6_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH6_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH6_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH6_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH6_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH6_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH7_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH7_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH7_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH7_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH7_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH7_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH7_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH7_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH8_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH8_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH8_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH8_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH8_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH8_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH8_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH8_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_CH9_ERROR_IRQ_MASK|macro|APBH_CTRL2_TOG_CH9_ERROR_IRQ_MASK
DECL|APBH_CTRL2_TOG_CH9_ERROR_IRQ_SHIFT|macro|APBH_CTRL2_TOG_CH9_ERROR_IRQ_SHIFT
DECL|APBH_CTRL2_TOG_CH9_ERROR_STATUS_MASK|macro|APBH_CTRL2_TOG_CH9_ERROR_STATUS_MASK
DECL|APBH_CTRL2_TOG_CH9_ERROR_STATUS_SHIFT|macro|APBH_CTRL2_TOG_CH9_ERROR_STATUS_SHIFT
DECL|APBH_CTRL2_TOG_REG|macro|APBH_CTRL2_TOG_REG
DECL|APBH_CTRL2_TOG|macro|APBH_CTRL2_TOG
DECL|APBH_CTRL2|macro|APBH_CTRL2
DECL|APBH_DEBUG_GPMI_ONE_FIFO_MASK|macro|APBH_DEBUG_GPMI_ONE_FIFO_MASK
DECL|APBH_DEBUG_GPMI_ONE_FIFO_SHIFT|macro|APBH_DEBUG_GPMI_ONE_FIFO_SHIFT
DECL|APBH_DEBUG_REG|macro|APBH_DEBUG_REG
DECL|APBH_DEBUG|macro|APBH_DEBUG
DECL|APBH_DEVSEL_CH0_MASK|macro|APBH_DEVSEL_CH0_MASK
DECL|APBH_DEVSEL_CH0_SHIFT|macro|APBH_DEVSEL_CH0_SHIFT
DECL|APBH_DEVSEL_CH0|macro|APBH_DEVSEL_CH0
DECL|APBH_DEVSEL_CH10_MASK|macro|APBH_DEVSEL_CH10_MASK
DECL|APBH_DEVSEL_CH10_SHIFT|macro|APBH_DEVSEL_CH10_SHIFT
DECL|APBH_DEVSEL_CH10|macro|APBH_DEVSEL_CH10
DECL|APBH_DEVSEL_CH11_MASK|macro|APBH_DEVSEL_CH11_MASK
DECL|APBH_DEVSEL_CH11_SHIFT|macro|APBH_DEVSEL_CH11_SHIFT
DECL|APBH_DEVSEL_CH11|macro|APBH_DEVSEL_CH11
DECL|APBH_DEVSEL_CH12_MASK|macro|APBH_DEVSEL_CH12_MASK
DECL|APBH_DEVSEL_CH12_SHIFT|macro|APBH_DEVSEL_CH12_SHIFT
DECL|APBH_DEVSEL_CH12|macro|APBH_DEVSEL_CH12
DECL|APBH_DEVSEL_CH13_MASK|macro|APBH_DEVSEL_CH13_MASK
DECL|APBH_DEVSEL_CH13_SHIFT|macro|APBH_DEVSEL_CH13_SHIFT
DECL|APBH_DEVSEL_CH13|macro|APBH_DEVSEL_CH13
DECL|APBH_DEVSEL_CH14_MASK|macro|APBH_DEVSEL_CH14_MASK
DECL|APBH_DEVSEL_CH14_SHIFT|macro|APBH_DEVSEL_CH14_SHIFT
DECL|APBH_DEVSEL_CH14|macro|APBH_DEVSEL_CH14
DECL|APBH_DEVSEL_CH15_MASK|macro|APBH_DEVSEL_CH15_MASK
DECL|APBH_DEVSEL_CH15_SHIFT|macro|APBH_DEVSEL_CH15_SHIFT
DECL|APBH_DEVSEL_CH15|macro|APBH_DEVSEL_CH15
DECL|APBH_DEVSEL_CH1_MASK|macro|APBH_DEVSEL_CH1_MASK
DECL|APBH_DEVSEL_CH1_SHIFT|macro|APBH_DEVSEL_CH1_SHIFT
DECL|APBH_DEVSEL_CH1|macro|APBH_DEVSEL_CH1
DECL|APBH_DEVSEL_CH2_MASK|macro|APBH_DEVSEL_CH2_MASK
DECL|APBH_DEVSEL_CH2_SHIFT|macro|APBH_DEVSEL_CH2_SHIFT
DECL|APBH_DEVSEL_CH2|macro|APBH_DEVSEL_CH2
DECL|APBH_DEVSEL_CH3_MASK|macro|APBH_DEVSEL_CH3_MASK
DECL|APBH_DEVSEL_CH3_SHIFT|macro|APBH_DEVSEL_CH3_SHIFT
DECL|APBH_DEVSEL_CH3|macro|APBH_DEVSEL_CH3
DECL|APBH_DEVSEL_CH4_MASK|macro|APBH_DEVSEL_CH4_MASK
DECL|APBH_DEVSEL_CH4_SHIFT|macro|APBH_DEVSEL_CH4_SHIFT
DECL|APBH_DEVSEL_CH4|macro|APBH_DEVSEL_CH4
DECL|APBH_DEVSEL_CH5_MASK|macro|APBH_DEVSEL_CH5_MASK
DECL|APBH_DEVSEL_CH5_SHIFT|macro|APBH_DEVSEL_CH5_SHIFT
DECL|APBH_DEVSEL_CH5|macro|APBH_DEVSEL_CH5
DECL|APBH_DEVSEL_CH6_MASK|macro|APBH_DEVSEL_CH6_MASK
DECL|APBH_DEVSEL_CH6_SHIFT|macro|APBH_DEVSEL_CH6_SHIFT
DECL|APBH_DEVSEL_CH6|macro|APBH_DEVSEL_CH6
DECL|APBH_DEVSEL_CH7_MASK|macro|APBH_DEVSEL_CH7_MASK
DECL|APBH_DEVSEL_CH7_SHIFT|macro|APBH_DEVSEL_CH7_SHIFT
DECL|APBH_DEVSEL_CH7|macro|APBH_DEVSEL_CH7
DECL|APBH_DEVSEL_CH8_MASK|macro|APBH_DEVSEL_CH8_MASK
DECL|APBH_DEVSEL_CH8_SHIFT|macro|APBH_DEVSEL_CH8_SHIFT
DECL|APBH_DEVSEL_CH8|macro|APBH_DEVSEL_CH8
DECL|APBH_DEVSEL_CH9_MASK|macro|APBH_DEVSEL_CH9_MASK
DECL|APBH_DEVSEL_CH9_SHIFT|macro|APBH_DEVSEL_CH9_SHIFT
DECL|APBH_DEVSEL_CH9|macro|APBH_DEVSEL_CH9
DECL|APBH_DEVSEL_REG|macro|APBH_DEVSEL_REG
DECL|APBH_DEVSEL|macro|APBH_DEVSEL
DECL|APBH_DMA_BURST_SIZE_CH0_MASK|macro|APBH_DMA_BURST_SIZE_CH0_MASK
DECL|APBH_DMA_BURST_SIZE_CH0_SHIFT|macro|APBH_DMA_BURST_SIZE_CH0_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH0|macro|APBH_DMA_BURST_SIZE_CH0
DECL|APBH_DMA_BURST_SIZE_CH10_MASK|macro|APBH_DMA_BURST_SIZE_CH10_MASK
DECL|APBH_DMA_BURST_SIZE_CH10_SHIFT|macro|APBH_DMA_BURST_SIZE_CH10_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH10|macro|APBH_DMA_BURST_SIZE_CH10
DECL|APBH_DMA_BURST_SIZE_CH11_MASK|macro|APBH_DMA_BURST_SIZE_CH11_MASK
DECL|APBH_DMA_BURST_SIZE_CH11_SHIFT|macro|APBH_DMA_BURST_SIZE_CH11_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH11|macro|APBH_DMA_BURST_SIZE_CH11
DECL|APBH_DMA_BURST_SIZE_CH12_MASK|macro|APBH_DMA_BURST_SIZE_CH12_MASK
DECL|APBH_DMA_BURST_SIZE_CH12_SHIFT|macro|APBH_DMA_BURST_SIZE_CH12_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH12|macro|APBH_DMA_BURST_SIZE_CH12
DECL|APBH_DMA_BURST_SIZE_CH13_MASK|macro|APBH_DMA_BURST_SIZE_CH13_MASK
DECL|APBH_DMA_BURST_SIZE_CH13_SHIFT|macro|APBH_DMA_BURST_SIZE_CH13_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH13|macro|APBH_DMA_BURST_SIZE_CH13
DECL|APBH_DMA_BURST_SIZE_CH14_MASK|macro|APBH_DMA_BURST_SIZE_CH14_MASK
DECL|APBH_DMA_BURST_SIZE_CH14_SHIFT|macro|APBH_DMA_BURST_SIZE_CH14_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH14|macro|APBH_DMA_BURST_SIZE_CH14
DECL|APBH_DMA_BURST_SIZE_CH15_MASK|macro|APBH_DMA_BURST_SIZE_CH15_MASK
DECL|APBH_DMA_BURST_SIZE_CH15_SHIFT|macro|APBH_DMA_BURST_SIZE_CH15_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH15|macro|APBH_DMA_BURST_SIZE_CH15
DECL|APBH_DMA_BURST_SIZE_CH1_MASK|macro|APBH_DMA_BURST_SIZE_CH1_MASK
DECL|APBH_DMA_BURST_SIZE_CH1_SHIFT|macro|APBH_DMA_BURST_SIZE_CH1_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH1|macro|APBH_DMA_BURST_SIZE_CH1
DECL|APBH_DMA_BURST_SIZE_CH2_MASK|macro|APBH_DMA_BURST_SIZE_CH2_MASK
DECL|APBH_DMA_BURST_SIZE_CH2_SHIFT|macro|APBH_DMA_BURST_SIZE_CH2_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH2|macro|APBH_DMA_BURST_SIZE_CH2
DECL|APBH_DMA_BURST_SIZE_CH3_MASK|macro|APBH_DMA_BURST_SIZE_CH3_MASK
DECL|APBH_DMA_BURST_SIZE_CH3_SHIFT|macro|APBH_DMA_BURST_SIZE_CH3_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH3|macro|APBH_DMA_BURST_SIZE_CH3
DECL|APBH_DMA_BURST_SIZE_CH4_MASK|macro|APBH_DMA_BURST_SIZE_CH4_MASK
DECL|APBH_DMA_BURST_SIZE_CH4_SHIFT|macro|APBH_DMA_BURST_SIZE_CH4_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH4|macro|APBH_DMA_BURST_SIZE_CH4
DECL|APBH_DMA_BURST_SIZE_CH5_MASK|macro|APBH_DMA_BURST_SIZE_CH5_MASK
DECL|APBH_DMA_BURST_SIZE_CH5_SHIFT|macro|APBH_DMA_BURST_SIZE_CH5_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH5|macro|APBH_DMA_BURST_SIZE_CH5
DECL|APBH_DMA_BURST_SIZE_CH6_MASK|macro|APBH_DMA_BURST_SIZE_CH6_MASK
DECL|APBH_DMA_BURST_SIZE_CH6_SHIFT|macro|APBH_DMA_BURST_SIZE_CH6_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH6|macro|APBH_DMA_BURST_SIZE_CH6
DECL|APBH_DMA_BURST_SIZE_CH7_MASK|macro|APBH_DMA_BURST_SIZE_CH7_MASK
DECL|APBH_DMA_BURST_SIZE_CH7_SHIFT|macro|APBH_DMA_BURST_SIZE_CH7_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH7|macro|APBH_DMA_BURST_SIZE_CH7
DECL|APBH_DMA_BURST_SIZE_CH8_MASK|macro|APBH_DMA_BURST_SIZE_CH8_MASK
DECL|APBH_DMA_BURST_SIZE_CH8_SHIFT|macro|APBH_DMA_BURST_SIZE_CH8_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH8|macro|APBH_DMA_BURST_SIZE_CH8
DECL|APBH_DMA_BURST_SIZE_CH9_MASK|macro|APBH_DMA_BURST_SIZE_CH9_MASK
DECL|APBH_DMA_BURST_SIZE_CH9_SHIFT|macro|APBH_DMA_BURST_SIZE_CH9_SHIFT
DECL|APBH_DMA_BURST_SIZE_CH9|macro|APBH_DMA_BURST_SIZE_CH9
DECL|APBH_DMA_BURST_SIZE_REG|macro|APBH_DMA_BURST_SIZE_REG
DECL|APBH_DMA_BURST_SIZE|macro|APBH_DMA_BURST_SIZE
DECL|APBH_IRQS|macro|APBH_IRQS
DECL|APBH_MemMapPtr|typedef|} APBH_Type, *APBH_MemMapPtr;
DECL|APBH_Type|typedef|} APBH_Type, *APBH_MemMapPtr;
DECL|APBH_VERSION_MAJOR_MASK|macro|APBH_VERSION_MAJOR_MASK
DECL|APBH_VERSION_MAJOR_SHIFT|macro|APBH_VERSION_MAJOR_SHIFT
DECL|APBH_VERSION_MAJOR|macro|APBH_VERSION_MAJOR
DECL|APBH_VERSION_MINOR_MASK|macro|APBH_VERSION_MINOR_MASK
DECL|APBH_VERSION_MINOR_SHIFT|macro|APBH_VERSION_MINOR_SHIFT
DECL|APBH_VERSION_MINOR|macro|APBH_VERSION_MINOR
DECL|APBH_VERSION_REG|macro|APBH_VERSION_REG
DECL|APBH_VERSION_STEP_MASK|macro|APBH_VERSION_STEP_MASK
DECL|APBH_VERSION_STEP_SHIFT|macro|APBH_VERSION_STEP_SHIFT
DECL|APBH_VERSION_STEP|macro|APBH_VERSION_STEP
DECL|APBH_VERSION|macro|APBH_VERSION
DECL|APBH|macro|APBH
DECL|ASYNCLISTADDR|member|__IO uint32_t ASYNCLISTADDR; /**< Next Asynch. Address,offset: 0x158 */
DECL|ASYNCLISTADDR|member|} ASYNCLISTADDR;
DECL|AS_BUF|member|__IO uint32_t AS_BUF; /**< Alpha Surface Buffer Pointer, offset: 0x220 */
DECL|AS_CLRKEYHIGH|member|__IO uint32_t AS_CLRKEYHIGH; /**< eLCDIF Overlay Color Key High, offset: 0x250 */
DECL|AS_CLRKEYLOW|member|__IO uint32_t AS_CLRKEYLOW; /**< eLCDIF Overlay Color Key Low, offset: 0x240 */
DECL|AS_CTRL|member|__IO uint32_t AS_CTRL; /**< eLCDIF AS Buffer Control Register, offset: 0x210 */
DECL|AS_NEXT_BUF|member|__IO uint32_t AS_NEXT_BUF; /**< , offset: 0x230 */
DECL|ATCOR|member|__IO uint32_t ATCOR; /**< Timer Correction Register, offset: 0x410 */
DECL|ATCR|member|__IO uint32_t ATCR; /**< Adjustable Timer Control Register, offset: 0x400 */
DECL|ATINC|member|__IO uint32_t ATINC; /**< Time-Stamping Clock Period Register, offset: 0x414 */
DECL|ATOFF|member|__IO uint32_t ATOFF; /**< Timer Offset Register, offset: 0x408 */
DECL|ATPER|member|__IO uint32_t ATPER; /**< Timer Period Register, offset: 0x40C */
DECL|ATSTMP|member|__I uint32_t ATSTMP; /**< Timestamp of Last Transmitted Frame, offset: 0x418 */
DECL|ATVR|member|__IO uint32_t ATVR; /**< Timer Value Register, offset: 0x404 */
DECL|AUTOCMD12_ERR_STATUS|member|__I uint32_t AUTOCMD12_ERR_STATUS; /**< Auto CMD12 Error Status, offset: 0x3C */
DECL|AUTOWV_LUT|member|__IO uint32_t AUTOWV_LUT; /**< Waveform Mode Lookup Table Control Register., offset: 0x1C0 */
DECL|AUXILIARY|member|__IO uint32_t AUXILIARY; /**< GPMI Auxiliary Address Register Description, offset: 0x50 */
DECL|Analog_TempSensor_IRQn|enumerator|Analog_TempSensor_IRQn = 49, /**< TempSensor (Temperature low alarm). */
DECL|Analog_brown_out_IRQn|enumerator|Analog_brown_out_IRQn = 51, /**< Brown-out event on either analog regulators. */
DECL|BCH_BASE_ADDRS|macro|BCH_BASE_ADDRS
DECL|BCH_BASE_PTRS|macro|BCH_BASE_PTRS
DECL|BCH_BASE_PTR|macro|BCH_BASE_PTR
DECL|BCH_BASE|macro|BCH_BASE
DECL|BCH_BLOCKNAME_CLR_NAME_MASK|macro|BCH_BLOCKNAME_CLR_NAME_MASK
DECL|BCH_BLOCKNAME_CLR_NAME_SHIFT|macro|BCH_BLOCKNAME_CLR_NAME_SHIFT
DECL|BCH_BLOCKNAME_CLR_NAME|macro|BCH_BLOCKNAME_CLR_NAME
DECL|BCH_BLOCKNAME_CLR_REG|macro|BCH_BLOCKNAME_CLR_REG
DECL|BCH_BLOCKNAME_CLR|macro|BCH_BLOCKNAME_CLR
DECL|BCH_BLOCKNAME_NAME_MASK|macro|BCH_BLOCKNAME_NAME_MASK
DECL|BCH_BLOCKNAME_NAME_SHIFT|macro|BCH_BLOCKNAME_NAME_SHIFT
DECL|BCH_BLOCKNAME_NAME|macro|BCH_BLOCKNAME_NAME
DECL|BCH_BLOCKNAME_REG|macro|BCH_BLOCKNAME_REG
DECL|BCH_BLOCKNAME_SET_NAME_MASK|macro|BCH_BLOCKNAME_SET_NAME_MASK
DECL|BCH_BLOCKNAME_SET_NAME_SHIFT|macro|BCH_BLOCKNAME_SET_NAME_SHIFT
DECL|BCH_BLOCKNAME_SET_NAME|macro|BCH_BLOCKNAME_SET_NAME
DECL|BCH_BLOCKNAME_SET_REG|macro|BCH_BLOCKNAME_SET_REG
DECL|BCH_BLOCKNAME_SET|macro|BCH_BLOCKNAME_SET
DECL|BCH_BLOCKNAME_TOG_NAME_MASK|macro|BCH_BLOCKNAME_TOG_NAME_MASK
DECL|BCH_BLOCKNAME_TOG_NAME_SHIFT|macro|BCH_BLOCKNAME_TOG_NAME_SHIFT
DECL|BCH_BLOCKNAME_TOG_NAME|macro|BCH_BLOCKNAME_TOG_NAME
DECL|BCH_BLOCKNAME_TOG_REG|macro|BCH_BLOCKNAME_TOG_REG
DECL|BCH_BLOCKNAME_TOG|macro|BCH_BLOCKNAME_TOG
DECL|BCH_BLOCKNAME|macro|BCH_BLOCKNAME
DECL|BCH_CTRL_BM_ERROR_IRQ_MASK|macro|BCH_CTRL_BM_ERROR_IRQ_MASK
DECL|BCH_CTRL_BM_ERROR_IRQ_SHIFT|macro|BCH_CTRL_BM_ERROR_IRQ_SHIFT
DECL|BCH_CTRL_CLKGATE_MASK|macro|BCH_CTRL_CLKGATE_MASK
DECL|BCH_CTRL_CLKGATE_SHIFT|macro|BCH_CTRL_CLKGATE_SHIFT
DECL|BCH_CTRL_CLR_BM_ERROR_IRQ_MASK|macro|BCH_CTRL_CLR_BM_ERROR_IRQ_MASK
DECL|BCH_CTRL_CLR_BM_ERROR_IRQ_SHIFT|macro|BCH_CTRL_CLR_BM_ERROR_IRQ_SHIFT
DECL|BCH_CTRL_CLR_CLKGATE_MASK|macro|BCH_CTRL_CLR_CLKGATE_MASK
DECL|BCH_CTRL_CLR_CLKGATE_SHIFT|macro|BCH_CTRL_CLR_CLKGATE_SHIFT
DECL|BCH_CTRL_CLR_COMPLETE_IRQ_EN_MASK|macro|BCH_CTRL_CLR_COMPLETE_IRQ_EN_MASK
DECL|BCH_CTRL_CLR_COMPLETE_IRQ_EN_SHIFT|macro|BCH_CTRL_CLR_COMPLETE_IRQ_EN_SHIFT
DECL|BCH_CTRL_CLR_COMPLETE_IRQ_MASK|macro|BCH_CTRL_CLR_COMPLETE_IRQ_MASK
DECL|BCH_CTRL_CLR_COMPLETE_IRQ_SHIFT|macro|BCH_CTRL_CLR_COMPLETE_IRQ_SHIFT
DECL|BCH_CTRL_CLR_DEBUGSYNDROME_MASK|macro|BCH_CTRL_CLR_DEBUGSYNDROME_MASK
DECL|BCH_CTRL_CLR_DEBUGSYNDROME_SHIFT|macro|BCH_CTRL_CLR_DEBUGSYNDROME_SHIFT
DECL|BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_MASK|macro|BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_MASK
DECL|BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_SHIFT|macro|BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_SHIFT
DECL|BCH_CTRL_CLR_DEBUG_STALL_IRQ_MASK|macro|BCH_CTRL_CLR_DEBUG_STALL_IRQ_MASK
DECL|BCH_CTRL_CLR_DEBUG_STALL_IRQ_SHIFT|macro|BCH_CTRL_CLR_DEBUG_STALL_IRQ_SHIFT
DECL|BCH_CTRL_CLR_M2M_ENABLE_MASK|macro|BCH_CTRL_CLR_M2M_ENABLE_MASK
DECL|BCH_CTRL_CLR_M2M_ENABLE_SHIFT|macro|BCH_CTRL_CLR_M2M_ENABLE_SHIFT
DECL|BCH_CTRL_CLR_M2M_ENCODE_MASK|macro|BCH_CTRL_CLR_M2M_ENCODE_MASK
DECL|BCH_CTRL_CLR_M2M_ENCODE_SHIFT|macro|BCH_CTRL_CLR_M2M_ENCODE_SHIFT
DECL|BCH_CTRL_CLR_M2M_LAYOUT_MASK|macro|BCH_CTRL_CLR_M2M_LAYOUT_MASK
DECL|BCH_CTRL_CLR_M2M_LAYOUT_SHIFT|macro|BCH_CTRL_CLR_M2M_LAYOUT_SHIFT
DECL|BCH_CTRL_CLR_M2M_LAYOUT|macro|BCH_CTRL_CLR_M2M_LAYOUT
DECL|BCH_CTRL_CLR_REG|macro|BCH_CTRL_CLR_REG
DECL|BCH_CTRL_CLR_RSVD0_MASK|macro|BCH_CTRL_CLR_RSVD0_MASK
DECL|BCH_CTRL_CLR_RSVD0_SHIFT|macro|BCH_CTRL_CLR_RSVD0_SHIFT
DECL|BCH_CTRL_CLR_RSVD1_MASK|macro|BCH_CTRL_CLR_RSVD1_MASK
DECL|BCH_CTRL_CLR_RSVD1_SHIFT|macro|BCH_CTRL_CLR_RSVD1_SHIFT
DECL|BCH_CTRL_CLR_RSVD1|macro|BCH_CTRL_CLR_RSVD1
DECL|BCH_CTRL_CLR_RSVD2_MASK|macro|BCH_CTRL_CLR_RSVD2_MASK
DECL|BCH_CTRL_CLR_RSVD2_SHIFT|macro|BCH_CTRL_CLR_RSVD2_SHIFT
DECL|BCH_CTRL_CLR_RSVD3_MASK|macro|BCH_CTRL_CLR_RSVD3_MASK
DECL|BCH_CTRL_CLR_RSVD3_SHIFT|macro|BCH_CTRL_CLR_RSVD3_SHIFT
DECL|BCH_CTRL_CLR_RSVD3|macro|BCH_CTRL_CLR_RSVD3
DECL|BCH_CTRL_CLR_RSVD4_MASK|macro|BCH_CTRL_CLR_RSVD4_MASK
DECL|BCH_CTRL_CLR_RSVD4_SHIFT|macro|BCH_CTRL_CLR_RSVD4_SHIFT
DECL|BCH_CTRL_CLR_RSVD4|macro|BCH_CTRL_CLR_RSVD4
DECL|BCH_CTRL_CLR_RSVD5_MASK|macro|BCH_CTRL_CLR_RSVD5_MASK
DECL|BCH_CTRL_CLR_RSVD5_SHIFT|macro|BCH_CTRL_CLR_RSVD5_SHIFT
DECL|BCH_CTRL_CLR_RSVD5|macro|BCH_CTRL_CLR_RSVD5
DECL|BCH_CTRL_CLR_SFTRST_MASK|macro|BCH_CTRL_CLR_SFTRST_MASK
DECL|BCH_CTRL_CLR_SFTRST_SHIFT|macro|BCH_CTRL_CLR_SFTRST_SHIFT
DECL|BCH_CTRL_CLR|macro|BCH_CTRL_CLR
DECL|BCH_CTRL_COMPLETE_IRQ_EN_MASK|macro|BCH_CTRL_COMPLETE_IRQ_EN_MASK
DECL|BCH_CTRL_COMPLETE_IRQ_EN_SHIFT|macro|BCH_CTRL_COMPLETE_IRQ_EN_SHIFT
DECL|BCH_CTRL_COMPLETE_IRQ_MASK|macro|BCH_CTRL_COMPLETE_IRQ_MASK
DECL|BCH_CTRL_COMPLETE_IRQ_SHIFT|macro|BCH_CTRL_COMPLETE_IRQ_SHIFT
DECL|BCH_CTRL_DEBUGSYNDROME_MASK|macro|BCH_CTRL_DEBUGSYNDROME_MASK
DECL|BCH_CTRL_DEBUGSYNDROME_SHIFT|macro|BCH_CTRL_DEBUGSYNDROME_SHIFT
DECL|BCH_CTRL_DEBUG_STALL_IRQ_EN_MASK|macro|BCH_CTRL_DEBUG_STALL_IRQ_EN_MASK
DECL|BCH_CTRL_DEBUG_STALL_IRQ_EN_SHIFT|macro|BCH_CTRL_DEBUG_STALL_IRQ_EN_SHIFT
DECL|BCH_CTRL_DEBUG_STALL_IRQ_MASK|macro|BCH_CTRL_DEBUG_STALL_IRQ_MASK
DECL|BCH_CTRL_DEBUG_STALL_IRQ_SHIFT|macro|BCH_CTRL_DEBUG_STALL_IRQ_SHIFT
DECL|BCH_CTRL_M2M_ENABLE_MASK|macro|BCH_CTRL_M2M_ENABLE_MASK
DECL|BCH_CTRL_M2M_ENABLE_SHIFT|macro|BCH_CTRL_M2M_ENABLE_SHIFT
DECL|BCH_CTRL_M2M_ENCODE_MASK|macro|BCH_CTRL_M2M_ENCODE_MASK
DECL|BCH_CTRL_M2M_ENCODE_SHIFT|macro|BCH_CTRL_M2M_ENCODE_SHIFT
DECL|BCH_CTRL_M2M_LAYOUT_MASK|macro|BCH_CTRL_M2M_LAYOUT_MASK
DECL|BCH_CTRL_M2M_LAYOUT_SHIFT|macro|BCH_CTRL_M2M_LAYOUT_SHIFT
DECL|BCH_CTRL_M2M_LAYOUT|macro|BCH_CTRL_M2M_LAYOUT
DECL|BCH_CTRL_REG|macro|BCH_CTRL_REG
DECL|BCH_CTRL_RSVD0_MASK|macro|BCH_CTRL_RSVD0_MASK
DECL|BCH_CTRL_RSVD0_SHIFT|macro|BCH_CTRL_RSVD0_SHIFT
DECL|BCH_CTRL_RSVD1_MASK|macro|BCH_CTRL_RSVD1_MASK
DECL|BCH_CTRL_RSVD1_SHIFT|macro|BCH_CTRL_RSVD1_SHIFT
DECL|BCH_CTRL_RSVD1|macro|BCH_CTRL_RSVD1
DECL|BCH_CTRL_RSVD2_MASK|macro|BCH_CTRL_RSVD2_MASK
DECL|BCH_CTRL_RSVD2_SHIFT|macro|BCH_CTRL_RSVD2_SHIFT
DECL|BCH_CTRL_RSVD3_MASK|macro|BCH_CTRL_RSVD3_MASK
DECL|BCH_CTRL_RSVD3_SHIFT|macro|BCH_CTRL_RSVD3_SHIFT
DECL|BCH_CTRL_RSVD3|macro|BCH_CTRL_RSVD3
DECL|BCH_CTRL_RSVD4_MASK|macro|BCH_CTRL_RSVD4_MASK
DECL|BCH_CTRL_RSVD4_SHIFT|macro|BCH_CTRL_RSVD4_SHIFT
DECL|BCH_CTRL_RSVD4|macro|BCH_CTRL_RSVD4
DECL|BCH_CTRL_RSVD5_MASK|macro|BCH_CTRL_RSVD5_MASK
DECL|BCH_CTRL_RSVD5_SHIFT|macro|BCH_CTRL_RSVD5_SHIFT
DECL|BCH_CTRL_RSVD5|macro|BCH_CTRL_RSVD5
DECL|BCH_CTRL_SET_BM_ERROR_IRQ_MASK|macro|BCH_CTRL_SET_BM_ERROR_IRQ_MASK
DECL|BCH_CTRL_SET_BM_ERROR_IRQ_SHIFT|macro|BCH_CTRL_SET_BM_ERROR_IRQ_SHIFT
DECL|BCH_CTRL_SET_CLKGATE_MASK|macro|BCH_CTRL_SET_CLKGATE_MASK
DECL|BCH_CTRL_SET_CLKGATE_SHIFT|macro|BCH_CTRL_SET_CLKGATE_SHIFT
DECL|BCH_CTRL_SET_COMPLETE_IRQ_EN_MASK|macro|BCH_CTRL_SET_COMPLETE_IRQ_EN_MASK
DECL|BCH_CTRL_SET_COMPLETE_IRQ_EN_SHIFT|macro|BCH_CTRL_SET_COMPLETE_IRQ_EN_SHIFT
DECL|BCH_CTRL_SET_COMPLETE_IRQ_MASK|macro|BCH_CTRL_SET_COMPLETE_IRQ_MASK
DECL|BCH_CTRL_SET_COMPLETE_IRQ_SHIFT|macro|BCH_CTRL_SET_COMPLETE_IRQ_SHIFT
DECL|BCH_CTRL_SET_DEBUGSYNDROME_MASK|macro|BCH_CTRL_SET_DEBUGSYNDROME_MASK
DECL|BCH_CTRL_SET_DEBUGSYNDROME_SHIFT|macro|BCH_CTRL_SET_DEBUGSYNDROME_SHIFT
DECL|BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_MASK|macro|BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_MASK
DECL|BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_SHIFT|macro|BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_SHIFT
DECL|BCH_CTRL_SET_DEBUG_STALL_IRQ_MASK|macro|BCH_CTRL_SET_DEBUG_STALL_IRQ_MASK
DECL|BCH_CTRL_SET_DEBUG_STALL_IRQ_SHIFT|macro|BCH_CTRL_SET_DEBUG_STALL_IRQ_SHIFT
DECL|BCH_CTRL_SET_M2M_ENABLE_MASK|macro|BCH_CTRL_SET_M2M_ENABLE_MASK
DECL|BCH_CTRL_SET_M2M_ENABLE_SHIFT|macro|BCH_CTRL_SET_M2M_ENABLE_SHIFT
DECL|BCH_CTRL_SET_M2M_ENCODE_MASK|macro|BCH_CTRL_SET_M2M_ENCODE_MASK
DECL|BCH_CTRL_SET_M2M_ENCODE_SHIFT|macro|BCH_CTRL_SET_M2M_ENCODE_SHIFT
DECL|BCH_CTRL_SET_M2M_LAYOUT_MASK|macro|BCH_CTRL_SET_M2M_LAYOUT_MASK
DECL|BCH_CTRL_SET_M2M_LAYOUT_SHIFT|macro|BCH_CTRL_SET_M2M_LAYOUT_SHIFT
DECL|BCH_CTRL_SET_M2M_LAYOUT|macro|BCH_CTRL_SET_M2M_LAYOUT
DECL|BCH_CTRL_SET_REG|macro|BCH_CTRL_SET_REG
DECL|BCH_CTRL_SET_RSVD0_MASK|macro|BCH_CTRL_SET_RSVD0_MASK
DECL|BCH_CTRL_SET_RSVD0_SHIFT|macro|BCH_CTRL_SET_RSVD0_SHIFT
DECL|BCH_CTRL_SET_RSVD1_MASK|macro|BCH_CTRL_SET_RSVD1_MASK
DECL|BCH_CTRL_SET_RSVD1_SHIFT|macro|BCH_CTRL_SET_RSVD1_SHIFT
DECL|BCH_CTRL_SET_RSVD1|macro|BCH_CTRL_SET_RSVD1
DECL|BCH_CTRL_SET_RSVD2_MASK|macro|BCH_CTRL_SET_RSVD2_MASK
DECL|BCH_CTRL_SET_RSVD2_SHIFT|macro|BCH_CTRL_SET_RSVD2_SHIFT
DECL|BCH_CTRL_SET_RSVD3_MASK|macro|BCH_CTRL_SET_RSVD3_MASK
DECL|BCH_CTRL_SET_RSVD3_SHIFT|macro|BCH_CTRL_SET_RSVD3_SHIFT
DECL|BCH_CTRL_SET_RSVD3|macro|BCH_CTRL_SET_RSVD3
DECL|BCH_CTRL_SET_RSVD4_MASK|macro|BCH_CTRL_SET_RSVD4_MASK
DECL|BCH_CTRL_SET_RSVD4_SHIFT|macro|BCH_CTRL_SET_RSVD4_SHIFT
DECL|BCH_CTRL_SET_RSVD4|macro|BCH_CTRL_SET_RSVD4
DECL|BCH_CTRL_SET_RSVD5_MASK|macro|BCH_CTRL_SET_RSVD5_MASK
DECL|BCH_CTRL_SET_RSVD5_SHIFT|macro|BCH_CTRL_SET_RSVD5_SHIFT
DECL|BCH_CTRL_SET_RSVD5|macro|BCH_CTRL_SET_RSVD5
DECL|BCH_CTRL_SET_SFTRST_MASK|macro|BCH_CTRL_SET_SFTRST_MASK
DECL|BCH_CTRL_SET_SFTRST_SHIFT|macro|BCH_CTRL_SET_SFTRST_SHIFT
DECL|BCH_CTRL_SET|macro|BCH_CTRL_SET
DECL|BCH_CTRL_SFTRST_MASK|macro|BCH_CTRL_SFTRST_MASK
DECL|BCH_CTRL_SFTRST_SHIFT|macro|BCH_CTRL_SFTRST_SHIFT
DECL|BCH_CTRL_TOG_BM_ERROR_IRQ_MASK|macro|BCH_CTRL_TOG_BM_ERROR_IRQ_MASK
DECL|BCH_CTRL_TOG_BM_ERROR_IRQ_SHIFT|macro|BCH_CTRL_TOG_BM_ERROR_IRQ_SHIFT
DECL|BCH_CTRL_TOG_CLKGATE_MASK|macro|BCH_CTRL_TOG_CLKGATE_MASK
DECL|BCH_CTRL_TOG_CLKGATE_SHIFT|macro|BCH_CTRL_TOG_CLKGATE_SHIFT
DECL|BCH_CTRL_TOG_COMPLETE_IRQ_EN_MASK|macro|BCH_CTRL_TOG_COMPLETE_IRQ_EN_MASK
DECL|BCH_CTRL_TOG_COMPLETE_IRQ_EN_SHIFT|macro|BCH_CTRL_TOG_COMPLETE_IRQ_EN_SHIFT
DECL|BCH_CTRL_TOG_COMPLETE_IRQ_MASK|macro|BCH_CTRL_TOG_COMPLETE_IRQ_MASK
DECL|BCH_CTRL_TOG_COMPLETE_IRQ_SHIFT|macro|BCH_CTRL_TOG_COMPLETE_IRQ_SHIFT
DECL|BCH_CTRL_TOG_DEBUGSYNDROME_MASK|macro|BCH_CTRL_TOG_DEBUGSYNDROME_MASK
DECL|BCH_CTRL_TOG_DEBUGSYNDROME_SHIFT|macro|BCH_CTRL_TOG_DEBUGSYNDROME_SHIFT
DECL|BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_MASK|macro|BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_MASK
DECL|BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_SHIFT|macro|BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_SHIFT
DECL|BCH_CTRL_TOG_DEBUG_STALL_IRQ_MASK|macro|BCH_CTRL_TOG_DEBUG_STALL_IRQ_MASK
DECL|BCH_CTRL_TOG_DEBUG_STALL_IRQ_SHIFT|macro|BCH_CTRL_TOG_DEBUG_STALL_IRQ_SHIFT
DECL|BCH_CTRL_TOG_M2M_ENABLE_MASK|macro|BCH_CTRL_TOG_M2M_ENABLE_MASK
DECL|BCH_CTRL_TOG_M2M_ENABLE_SHIFT|macro|BCH_CTRL_TOG_M2M_ENABLE_SHIFT
DECL|BCH_CTRL_TOG_M2M_ENCODE_MASK|macro|BCH_CTRL_TOG_M2M_ENCODE_MASK
DECL|BCH_CTRL_TOG_M2M_ENCODE_SHIFT|macro|BCH_CTRL_TOG_M2M_ENCODE_SHIFT
DECL|BCH_CTRL_TOG_M2M_LAYOUT_MASK|macro|BCH_CTRL_TOG_M2M_LAYOUT_MASK
DECL|BCH_CTRL_TOG_M2M_LAYOUT_SHIFT|macro|BCH_CTRL_TOG_M2M_LAYOUT_SHIFT
DECL|BCH_CTRL_TOG_M2M_LAYOUT|macro|BCH_CTRL_TOG_M2M_LAYOUT
DECL|BCH_CTRL_TOG_REG|macro|BCH_CTRL_TOG_REG
DECL|BCH_CTRL_TOG_RSVD0_MASK|macro|BCH_CTRL_TOG_RSVD0_MASK
DECL|BCH_CTRL_TOG_RSVD0_SHIFT|macro|BCH_CTRL_TOG_RSVD0_SHIFT
DECL|BCH_CTRL_TOG_RSVD1_MASK|macro|BCH_CTRL_TOG_RSVD1_MASK
DECL|BCH_CTRL_TOG_RSVD1_SHIFT|macro|BCH_CTRL_TOG_RSVD1_SHIFT
DECL|BCH_CTRL_TOG_RSVD1|macro|BCH_CTRL_TOG_RSVD1
DECL|BCH_CTRL_TOG_RSVD2_MASK|macro|BCH_CTRL_TOG_RSVD2_MASK
DECL|BCH_CTRL_TOG_RSVD2_SHIFT|macro|BCH_CTRL_TOG_RSVD2_SHIFT
DECL|BCH_CTRL_TOG_RSVD3_MASK|macro|BCH_CTRL_TOG_RSVD3_MASK
DECL|BCH_CTRL_TOG_RSVD3_SHIFT|macro|BCH_CTRL_TOG_RSVD3_SHIFT
DECL|BCH_CTRL_TOG_RSVD3|macro|BCH_CTRL_TOG_RSVD3
DECL|BCH_CTRL_TOG_RSVD4_MASK|macro|BCH_CTRL_TOG_RSVD4_MASK
DECL|BCH_CTRL_TOG_RSVD4_SHIFT|macro|BCH_CTRL_TOG_RSVD4_SHIFT
DECL|BCH_CTRL_TOG_RSVD4|macro|BCH_CTRL_TOG_RSVD4
DECL|BCH_CTRL_TOG_RSVD5_MASK|macro|BCH_CTRL_TOG_RSVD5_MASK
DECL|BCH_CTRL_TOG_RSVD5_SHIFT|macro|BCH_CTRL_TOG_RSVD5_SHIFT
DECL|BCH_CTRL_TOG_RSVD5|macro|BCH_CTRL_TOG_RSVD5
DECL|BCH_CTRL_TOG_SFTRST_MASK|macro|BCH_CTRL_TOG_SFTRST_MASK
DECL|BCH_CTRL_TOG_SFTRST_SHIFT|macro|BCH_CTRL_TOG_SFTRST_SHIFT
DECL|BCH_CTRL_TOG|macro|BCH_CTRL_TOG
DECL|BCH_CTRL|macro|BCH_CTRL
DECL|BCH_DATAPTR_ADDR_MASK|macro|BCH_DATAPTR_ADDR_MASK
DECL|BCH_DATAPTR_ADDR_SHIFT|macro|BCH_DATAPTR_ADDR_SHIFT
DECL|BCH_DATAPTR_ADDR|macro|BCH_DATAPTR_ADDR
DECL|BCH_DATAPTR_CLR_ADDR_MASK|macro|BCH_DATAPTR_CLR_ADDR_MASK
DECL|BCH_DATAPTR_CLR_ADDR_SHIFT|macro|BCH_DATAPTR_CLR_ADDR_SHIFT
DECL|BCH_DATAPTR_CLR_ADDR|macro|BCH_DATAPTR_CLR_ADDR
DECL|BCH_DATAPTR_CLR_REG|macro|BCH_DATAPTR_CLR_REG
DECL|BCH_DATAPTR_CLR|macro|BCH_DATAPTR_CLR
DECL|BCH_DATAPTR_REG|macro|BCH_DATAPTR_REG
DECL|BCH_DATAPTR_SET_ADDR_MASK|macro|BCH_DATAPTR_SET_ADDR_MASK
DECL|BCH_DATAPTR_SET_ADDR_SHIFT|macro|BCH_DATAPTR_SET_ADDR_SHIFT
DECL|BCH_DATAPTR_SET_ADDR|macro|BCH_DATAPTR_SET_ADDR
DECL|BCH_DATAPTR_SET_REG|macro|BCH_DATAPTR_SET_REG
DECL|BCH_DATAPTR_SET|macro|BCH_DATAPTR_SET
DECL|BCH_DATAPTR_TOG_ADDR_MASK|macro|BCH_DATAPTR_TOG_ADDR_MASK
DECL|BCH_DATAPTR_TOG_ADDR_SHIFT|macro|BCH_DATAPTR_TOG_ADDR_SHIFT
DECL|BCH_DATAPTR_TOG_ADDR|macro|BCH_DATAPTR_TOG_ADDR
DECL|BCH_DATAPTR_TOG_REG|macro|BCH_DATAPTR_TOG_REG
DECL|BCH_DATAPTR_TOG|macro|BCH_DATAPTR_TOG
DECL|BCH_DATAPTR|macro|BCH_DATAPTR
DECL|BCH_DBGAHBMREAD_CLR_REG|macro|BCH_DBGAHBMREAD_CLR_REG
DECL|BCH_DBGAHBMREAD_CLR_VALUES_MASK|macro|BCH_DBGAHBMREAD_CLR_VALUES_MASK
DECL|BCH_DBGAHBMREAD_CLR_VALUES_SHIFT|macro|BCH_DBGAHBMREAD_CLR_VALUES_SHIFT
DECL|BCH_DBGAHBMREAD_CLR_VALUES|macro|BCH_DBGAHBMREAD_CLR_VALUES
DECL|BCH_DBGAHBMREAD_CLR|macro|BCH_DBGAHBMREAD_CLR
DECL|BCH_DBGAHBMREAD_REG|macro|BCH_DBGAHBMREAD_REG
DECL|BCH_DBGAHBMREAD_SET_REG|macro|BCH_DBGAHBMREAD_SET_REG
DECL|BCH_DBGAHBMREAD_SET_VALUES_MASK|macro|BCH_DBGAHBMREAD_SET_VALUES_MASK
DECL|BCH_DBGAHBMREAD_SET_VALUES_SHIFT|macro|BCH_DBGAHBMREAD_SET_VALUES_SHIFT
DECL|BCH_DBGAHBMREAD_SET_VALUES|macro|BCH_DBGAHBMREAD_SET_VALUES
DECL|BCH_DBGAHBMREAD_SET|macro|BCH_DBGAHBMREAD_SET
DECL|BCH_DBGAHBMREAD_TOG_REG|macro|BCH_DBGAHBMREAD_TOG_REG
DECL|BCH_DBGAHBMREAD_TOG_VALUES_MASK|macro|BCH_DBGAHBMREAD_TOG_VALUES_MASK
DECL|BCH_DBGAHBMREAD_TOG_VALUES_SHIFT|macro|BCH_DBGAHBMREAD_TOG_VALUES_SHIFT
DECL|BCH_DBGAHBMREAD_TOG_VALUES|macro|BCH_DBGAHBMREAD_TOG_VALUES
DECL|BCH_DBGAHBMREAD_TOG|macro|BCH_DBGAHBMREAD_TOG
DECL|BCH_DBGAHBMREAD_VALUES_MASK|macro|BCH_DBGAHBMREAD_VALUES_MASK
DECL|BCH_DBGAHBMREAD_VALUES_SHIFT|macro|BCH_DBGAHBMREAD_VALUES_SHIFT
DECL|BCH_DBGAHBMREAD_VALUES|macro|BCH_DBGAHBMREAD_VALUES
DECL|BCH_DBGAHBMREAD|macro|BCH_DBGAHBMREAD
DECL|BCH_DBGCSFEREAD_CLR_REG|macro|BCH_DBGCSFEREAD_CLR_REG
DECL|BCH_DBGCSFEREAD_CLR_VALUES_MASK|macro|BCH_DBGCSFEREAD_CLR_VALUES_MASK
DECL|BCH_DBGCSFEREAD_CLR_VALUES_SHIFT|macro|BCH_DBGCSFEREAD_CLR_VALUES_SHIFT
DECL|BCH_DBGCSFEREAD_CLR_VALUES|macro|BCH_DBGCSFEREAD_CLR_VALUES
DECL|BCH_DBGCSFEREAD_CLR|macro|BCH_DBGCSFEREAD_CLR
DECL|BCH_DBGCSFEREAD_REG|macro|BCH_DBGCSFEREAD_REG
DECL|BCH_DBGCSFEREAD_SET_REG|macro|BCH_DBGCSFEREAD_SET_REG
DECL|BCH_DBGCSFEREAD_SET_VALUES_MASK|macro|BCH_DBGCSFEREAD_SET_VALUES_MASK
DECL|BCH_DBGCSFEREAD_SET_VALUES_SHIFT|macro|BCH_DBGCSFEREAD_SET_VALUES_SHIFT
DECL|BCH_DBGCSFEREAD_SET_VALUES|macro|BCH_DBGCSFEREAD_SET_VALUES
DECL|BCH_DBGCSFEREAD_SET|macro|BCH_DBGCSFEREAD_SET
DECL|BCH_DBGCSFEREAD_TOG_REG|macro|BCH_DBGCSFEREAD_TOG_REG
DECL|BCH_DBGCSFEREAD_TOG_VALUES_MASK|macro|BCH_DBGCSFEREAD_TOG_VALUES_MASK
DECL|BCH_DBGCSFEREAD_TOG_VALUES_SHIFT|macro|BCH_DBGCSFEREAD_TOG_VALUES_SHIFT
DECL|BCH_DBGCSFEREAD_TOG_VALUES|macro|BCH_DBGCSFEREAD_TOG_VALUES
DECL|BCH_DBGCSFEREAD_TOG|macro|BCH_DBGCSFEREAD_TOG
DECL|BCH_DBGCSFEREAD_VALUES_MASK|macro|BCH_DBGCSFEREAD_VALUES_MASK
DECL|BCH_DBGCSFEREAD_VALUES_SHIFT|macro|BCH_DBGCSFEREAD_VALUES_SHIFT
DECL|BCH_DBGCSFEREAD_VALUES|macro|BCH_DBGCSFEREAD_VALUES
DECL|BCH_DBGCSFEREAD|macro|BCH_DBGCSFEREAD
DECL|BCH_DBGKESREAD_CLR_REG|macro|BCH_DBGKESREAD_CLR_REG
DECL|BCH_DBGKESREAD_CLR_VALUES_MASK|macro|BCH_DBGKESREAD_CLR_VALUES_MASK
DECL|BCH_DBGKESREAD_CLR_VALUES_SHIFT|macro|BCH_DBGKESREAD_CLR_VALUES_SHIFT
DECL|BCH_DBGKESREAD_CLR_VALUES|macro|BCH_DBGKESREAD_CLR_VALUES
DECL|BCH_DBGKESREAD_CLR|macro|BCH_DBGKESREAD_CLR
DECL|BCH_DBGKESREAD_REG|macro|BCH_DBGKESREAD_REG
DECL|BCH_DBGKESREAD_SET_REG|macro|BCH_DBGKESREAD_SET_REG
DECL|BCH_DBGKESREAD_SET_VALUES_MASK|macro|BCH_DBGKESREAD_SET_VALUES_MASK
DECL|BCH_DBGKESREAD_SET_VALUES_SHIFT|macro|BCH_DBGKESREAD_SET_VALUES_SHIFT
DECL|BCH_DBGKESREAD_SET_VALUES|macro|BCH_DBGKESREAD_SET_VALUES
DECL|BCH_DBGKESREAD_SET|macro|BCH_DBGKESREAD_SET
DECL|BCH_DBGKESREAD_TOG_REG|macro|BCH_DBGKESREAD_TOG_REG
DECL|BCH_DBGKESREAD_TOG_VALUES_MASK|macro|BCH_DBGKESREAD_TOG_VALUES_MASK
DECL|BCH_DBGKESREAD_TOG_VALUES_SHIFT|macro|BCH_DBGKESREAD_TOG_VALUES_SHIFT
DECL|BCH_DBGKESREAD_TOG_VALUES|macro|BCH_DBGKESREAD_TOG_VALUES
DECL|BCH_DBGKESREAD_TOG|macro|BCH_DBGKESREAD_TOG
DECL|BCH_DBGKESREAD_VALUES_MASK|macro|BCH_DBGKESREAD_VALUES_MASK
DECL|BCH_DBGKESREAD_VALUES_SHIFT|macro|BCH_DBGKESREAD_VALUES_SHIFT
DECL|BCH_DBGKESREAD_VALUES|macro|BCH_DBGKESREAD_VALUES
DECL|BCH_DBGKESREAD|macro|BCH_DBGKESREAD
DECL|BCH_DBGSYNDGENREAD_CLR_REG|macro|BCH_DBGSYNDGENREAD_CLR_REG
DECL|BCH_DBGSYNDGENREAD_CLR_VALUES_MASK|macro|BCH_DBGSYNDGENREAD_CLR_VALUES_MASK
DECL|BCH_DBGSYNDGENREAD_CLR_VALUES_SHIFT|macro|BCH_DBGSYNDGENREAD_CLR_VALUES_SHIFT
DECL|BCH_DBGSYNDGENREAD_CLR_VALUES|macro|BCH_DBGSYNDGENREAD_CLR_VALUES
DECL|BCH_DBGSYNDGENREAD_CLR|macro|BCH_DBGSYNDGENREAD_CLR
DECL|BCH_DBGSYNDGENREAD_REG|macro|BCH_DBGSYNDGENREAD_REG
DECL|BCH_DBGSYNDGENREAD_SET_REG|macro|BCH_DBGSYNDGENREAD_SET_REG
DECL|BCH_DBGSYNDGENREAD_SET_VALUES_MASK|macro|BCH_DBGSYNDGENREAD_SET_VALUES_MASK
DECL|BCH_DBGSYNDGENREAD_SET_VALUES_SHIFT|macro|BCH_DBGSYNDGENREAD_SET_VALUES_SHIFT
DECL|BCH_DBGSYNDGENREAD_SET_VALUES|macro|BCH_DBGSYNDGENREAD_SET_VALUES
DECL|BCH_DBGSYNDGENREAD_SET|macro|BCH_DBGSYNDGENREAD_SET
DECL|BCH_DBGSYNDGENREAD_TOG_REG|macro|BCH_DBGSYNDGENREAD_TOG_REG
DECL|BCH_DBGSYNDGENREAD_TOG_VALUES_MASK|macro|BCH_DBGSYNDGENREAD_TOG_VALUES_MASK
DECL|BCH_DBGSYNDGENREAD_TOG_VALUES_SHIFT|macro|BCH_DBGSYNDGENREAD_TOG_VALUES_SHIFT
DECL|BCH_DBGSYNDGENREAD_TOG_VALUES|macro|BCH_DBGSYNDGENREAD_TOG_VALUES
DECL|BCH_DBGSYNDGENREAD_TOG|macro|BCH_DBGSYNDGENREAD_TOG
DECL|BCH_DBGSYNDGENREAD_VALUES_MASK|macro|BCH_DBGSYNDGENREAD_VALUES_MASK
DECL|BCH_DBGSYNDGENREAD_VALUES_SHIFT|macro|BCH_DBGSYNDGENREAD_VALUES_SHIFT
DECL|BCH_DBGSYNDGENREAD_VALUES|macro|BCH_DBGSYNDGENREAD_VALUES
DECL|BCH_DBGSYNDGENREAD|macro|BCH_DBGSYNDGENREAD
DECL|BCH_DEBUG0_BM_KES_TEST_BYPASS_MASK|macro|BCH_DEBUG0_BM_KES_TEST_BYPASS_MASK
DECL|BCH_DEBUG0_BM_KES_TEST_BYPASS_SHIFT|macro|BCH_DEBUG0_BM_KES_TEST_BYPASS_SHIFT
DECL|BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_MASK|macro|BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_MASK
DECL|BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_SHIFT|macro|BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_SHIFT
DECL|BCH_DEBUG0_CLR_DEBUG_REG_SELECT_MASK|macro|BCH_DEBUG0_CLR_DEBUG_REG_SELECT_MASK
DECL|BCH_DEBUG0_CLR_DEBUG_REG_SELECT_SHIFT|macro|BCH_DEBUG0_CLR_DEBUG_REG_SELECT_SHIFT
DECL|BCH_DEBUG0_CLR_DEBUG_REG_SELECT|macro|BCH_DEBUG0_CLR_DEBUG_REG_SELECT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_KICK_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_KICK_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_KICK_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_KICK_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_STALL_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_STALL_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_STALL_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_STALL_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_STEP_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_STEP_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_STEP_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_STEP_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL|macro|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL
DECL|BCH_DEBUG0_CLR_KES_STANDALONE_MASK|macro|BCH_DEBUG0_CLR_KES_STANDALONE_MASK
DECL|BCH_DEBUG0_CLR_KES_STANDALONE_SHIFT|macro|BCH_DEBUG0_CLR_KES_STANDALONE_SHIFT
DECL|BCH_DEBUG0_CLR_REG|macro|BCH_DEBUG0_CLR_REG
DECL|BCH_DEBUG0_CLR_RSVD0_MASK|macro|BCH_DEBUG0_CLR_RSVD0_MASK
DECL|BCH_DEBUG0_CLR_RSVD0_SHIFT|macro|BCH_DEBUG0_CLR_RSVD0_SHIFT
DECL|BCH_DEBUG0_CLR_RSVD0|macro|BCH_DEBUG0_CLR_RSVD0
DECL|BCH_DEBUG0_CLR_RSVD1_MASK|macro|BCH_DEBUG0_CLR_RSVD1_MASK
DECL|BCH_DEBUG0_CLR_RSVD1_SHIFT|macro|BCH_DEBUG0_CLR_RSVD1_SHIFT
DECL|BCH_DEBUG0_CLR_RSVD1|macro|BCH_DEBUG0_CLR_RSVD1
DECL|BCH_DEBUG0_CLR|macro|BCH_DEBUG0_CLR
DECL|BCH_DEBUG0_DEBUG_REG_SELECT_MASK|macro|BCH_DEBUG0_DEBUG_REG_SELECT_MASK
DECL|BCH_DEBUG0_DEBUG_REG_SELECT_SHIFT|macro|BCH_DEBUG0_DEBUG_REG_SELECT_SHIFT
DECL|BCH_DEBUG0_DEBUG_REG_SELECT|macro|BCH_DEBUG0_DEBUG_REG_SELECT
DECL|BCH_DEBUG0_KES_DEBUG_KICK_MASK|macro|BCH_DEBUG0_KES_DEBUG_KICK_MASK
DECL|BCH_DEBUG0_KES_DEBUG_KICK_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_KICK_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_MODE4K_MASK|macro|BCH_DEBUG0_KES_DEBUG_MODE4K_MASK
DECL|BCH_DEBUG0_KES_DEBUG_MODE4K_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_MODE4K_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_MASK|macro|BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_MASK
DECL|BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_MASK|macro|BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_MASK
DECL|BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_STALL_MASK|macro|BCH_DEBUG0_KES_DEBUG_STALL_MASK
DECL|BCH_DEBUG0_KES_DEBUG_STALL_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_STALL_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_STEP_MASK|macro|BCH_DEBUG0_KES_DEBUG_STEP_MASK
DECL|BCH_DEBUG0_KES_DEBUG_STEP_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_STEP_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_MASK|macro|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_MASK
DECL|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL|macro|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL
DECL|BCH_DEBUG0_KES_STANDALONE_MASK|macro|BCH_DEBUG0_KES_STANDALONE_MASK
DECL|BCH_DEBUG0_KES_STANDALONE_SHIFT|macro|BCH_DEBUG0_KES_STANDALONE_SHIFT
DECL|BCH_DEBUG0_REG|macro|BCH_DEBUG0_REG
DECL|BCH_DEBUG0_RSVD0_MASK|macro|BCH_DEBUG0_RSVD0_MASK
DECL|BCH_DEBUG0_RSVD0_SHIFT|macro|BCH_DEBUG0_RSVD0_SHIFT
DECL|BCH_DEBUG0_RSVD0|macro|BCH_DEBUG0_RSVD0
DECL|BCH_DEBUG0_RSVD1_MASK|macro|BCH_DEBUG0_RSVD1_MASK
DECL|BCH_DEBUG0_RSVD1_SHIFT|macro|BCH_DEBUG0_RSVD1_SHIFT
DECL|BCH_DEBUG0_RSVD1|macro|BCH_DEBUG0_RSVD1
DECL|BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_MASK|macro|BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_MASK
DECL|BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_SHIFT|macro|BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_SHIFT
DECL|BCH_DEBUG0_SET_DEBUG_REG_SELECT_MASK|macro|BCH_DEBUG0_SET_DEBUG_REG_SELECT_MASK
DECL|BCH_DEBUG0_SET_DEBUG_REG_SELECT_SHIFT|macro|BCH_DEBUG0_SET_DEBUG_REG_SELECT_SHIFT
DECL|BCH_DEBUG0_SET_DEBUG_REG_SELECT|macro|BCH_DEBUG0_SET_DEBUG_REG_SELECT
DECL|BCH_DEBUG0_SET_KES_DEBUG_KICK_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_KICK_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_KICK_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_KICK_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_MODE4K_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_MODE4K_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_MODE4K_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_MODE4K_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_STALL_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_STALL_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_STALL_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_STALL_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_STEP_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_STEP_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_STEP_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_STEP_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL|macro|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL
DECL|BCH_DEBUG0_SET_KES_STANDALONE_MASK|macro|BCH_DEBUG0_SET_KES_STANDALONE_MASK
DECL|BCH_DEBUG0_SET_KES_STANDALONE_SHIFT|macro|BCH_DEBUG0_SET_KES_STANDALONE_SHIFT
DECL|BCH_DEBUG0_SET_REG|macro|BCH_DEBUG0_SET_REG
DECL|BCH_DEBUG0_SET_RSVD0_MASK|macro|BCH_DEBUG0_SET_RSVD0_MASK
DECL|BCH_DEBUG0_SET_RSVD0_SHIFT|macro|BCH_DEBUG0_SET_RSVD0_SHIFT
DECL|BCH_DEBUG0_SET_RSVD0|macro|BCH_DEBUG0_SET_RSVD0
DECL|BCH_DEBUG0_SET_RSVD1_MASK|macro|BCH_DEBUG0_SET_RSVD1_MASK
DECL|BCH_DEBUG0_SET_RSVD1_SHIFT|macro|BCH_DEBUG0_SET_RSVD1_SHIFT
DECL|BCH_DEBUG0_SET_RSVD1|macro|BCH_DEBUG0_SET_RSVD1
DECL|BCH_DEBUG0_SET|macro|BCH_DEBUG0_SET
DECL|BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_MASK|macro|BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_MASK
DECL|BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_SHIFT|macro|BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_SHIFT
DECL|BCH_DEBUG0_TOG_DEBUG_REG_SELECT_MASK|macro|BCH_DEBUG0_TOG_DEBUG_REG_SELECT_MASK
DECL|BCH_DEBUG0_TOG_DEBUG_REG_SELECT_SHIFT|macro|BCH_DEBUG0_TOG_DEBUG_REG_SELECT_SHIFT
DECL|BCH_DEBUG0_TOG_DEBUG_REG_SELECT|macro|BCH_DEBUG0_TOG_DEBUG_REG_SELECT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_KICK_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_KICK_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_KICK_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_KICK_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_STALL_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_STALL_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_STALL_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_STALL_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_STEP_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_STEP_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_STEP_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_STEP_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL|macro|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL
DECL|BCH_DEBUG0_TOG_KES_STANDALONE_MASK|macro|BCH_DEBUG0_TOG_KES_STANDALONE_MASK
DECL|BCH_DEBUG0_TOG_KES_STANDALONE_SHIFT|macro|BCH_DEBUG0_TOG_KES_STANDALONE_SHIFT
DECL|BCH_DEBUG0_TOG_REG|macro|BCH_DEBUG0_TOG_REG
DECL|BCH_DEBUG0_TOG_RSVD0_MASK|macro|BCH_DEBUG0_TOG_RSVD0_MASK
DECL|BCH_DEBUG0_TOG_RSVD0_SHIFT|macro|BCH_DEBUG0_TOG_RSVD0_SHIFT
DECL|BCH_DEBUG0_TOG_RSVD0|macro|BCH_DEBUG0_TOG_RSVD0
DECL|BCH_DEBUG0_TOG_RSVD1_MASK|macro|BCH_DEBUG0_TOG_RSVD1_MASK
DECL|BCH_DEBUG0_TOG_RSVD1_SHIFT|macro|BCH_DEBUG0_TOG_RSVD1_SHIFT
DECL|BCH_DEBUG0_TOG_RSVD1|macro|BCH_DEBUG0_TOG_RSVD1
DECL|BCH_DEBUG0_TOG|macro|BCH_DEBUG0_TOG
DECL|BCH_DEBUG0|macro|BCH_DEBUG0
DECL|BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_MASK|macro|BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_MASK
DECL|BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_SHIFT|macro|BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_SHIFT
DECL|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_MASK|macro|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_MASK
DECL|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_SHIFT|macro|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_SHIFT
DECL|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT|macro|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT
DECL|BCH_DEBUG1_CLR_REG|macro|BCH_DEBUG1_CLR_REG
DECL|BCH_DEBUG1_CLR_RSVD_MASK|macro|BCH_DEBUG1_CLR_RSVD_MASK
DECL|BCH_DEBUG1_CLR_RSVD_SHIFT|macro|BCH_DEBUG1_CLR_RSVD_SHIFT
DECL|BCH_DEBUG1_CLR_RSVD|macro|BCH_DEBUG1_CLR_RSVD
DECL|BCH_DEBUG1_CLR|macro|BCH_DEBUG1_CLR
DECL|BCH_DEBUG1_DEBUG1_PREERASECHK_MASK|macro|BCH_DEBUG1_DEBUG1_PREERASECHK_MASK
DECL|BCH_DEBUG1_DEBUG1_PREERASECHK_SHIFT|macro|BCH_DEBUG1_DEBUG1_PREERASECHK_SHIFT
DECL|BCH_DEBUG1_ERASED_ZERO_COUNT_MASK|macro|BCH_DEBUG1_ERASED_ZERO_COUNT_MASK
DECL|BCH_DEBUG1_ERASED_ZERO_COUNT_SHIFT|macro|BCH_DEBUG1_ERASED_ZERO_COUNT_SHIFT
DECL|BCH_DEBUG1_ERASED_ZERO_COUNT|macro|BCH_DEBUG1_ERASED_ZERO_COUNT
DECL|BCH_DEBUG1_REG|macro|BCH_DEBUG1_REG
DECL|BCH_DEBUG1_RSVD_MASK|macro|BCH_DEBUG1_RSVD_MASK
DECL|BCH_DEBUG1_RSVD_SHIFT|macro|BCH_DEBUG1_RSVD_SHIFT
DECL|BCH_DEBUG1_RSVD|macro|BCH_DEBUG1_RSVD
DECL|BCH_DEBUG1_SET_DEBUG1_PREERASECHK_MASK|macro|BCH_DEBUG1_SET_DEBUG1_PREERASECHK_MASK
DECL|BCH_DEBUG1_SET_DEBUG1_PREERASECHK_SHIFT|macro|BCH_DEBUG1_SET_DEBUG1_PREERASECHK_SHIFT
DECL|BCH_DEBUG1_SET_ERASED_ZERO_COUNT_MASK|macro|BCH_DEBUG1_SET_ERASED_ZERO_COUNT_MASK
DECL|BCH_DEBUG1_SET_ERASED_ZERO_COUNT_SHIFT|macro|BCH_DEBUG1_SET_ERASED_ZERO_COUNT_SHIFT
DECL|BCH_DEBUG1_SET_ERASED_ZERO_COUNT|macro|BCH_DEBUG1_SET_ERASED_ZERO_COUNT
DECL|BCH_DEBUG1_SET_REG|macro|BCH_DEBUG1_SET_REG
DECL|BCH_DEBUG1_SET_RSVD_MASK|macro|BCH_DEBUG1_SET_RSVD_MASK
DECL|BCH_DEBUG1_SET_RSVD_SHIFT|macro|BCH_DEBUG1_SET_RSVD_SHIFT
DECL|BCH_DEBUG1_SET_RSVD|macro|BCH_DEBUG1_SET_RSVD
DECL|BCH_DEBUG1_SET|macro|BCH_DEBUG1_SET
DECL|BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_MASK|macro|BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_MASK
DECL|BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_SHIFT|macro|BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_SHIFT
DECL|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_MASK|macro|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_MASK
DECL|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_SHIFT|macro|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_SHIFT
DECL|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT|macro|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT
DECL|BCH_DEBUG1_TOG_REG|macro|BCH_DEBUG1_TOG_REG
DECL|BCH_DEBUG1_TOG_RSVD_MASK|macro|BCH_DEBUG1_TOG_RSVD_MASK
DECL|BCH_DEBUG1_TOG_RSVD_SHIFT|macro|BCH_DEBUG1_TOG_RSVD_SHIFT
DECL|BCH_DEBUG1_TOG_RSVD|macro|BCH_DEBUG1_TOG_RSVD
DECL|BCH_DEBUG1_TOG|macro|BCH_DEBUG1_TOG
DECL|BCH_DEBUG1|macro|BCH_DEBUG1
DECL|BCH_ENCODEPTR_ADDR_MASK|macro|BCH_ENCODEPTR_ADDR_MASK
DECL|BCH_ENCODEPTR_ADDR_SHIFT|macro|BCH_ENCODEPTR_ADDR_SHIFT
DECL|BCH_ENCODEPTR_ADDR|macro|BCH_ENCODEPTR_ADDR
DECL|BCH_ENCODEPTR_CLR_ADDR_MASK|macro|BCH_ENCODEPTR_CLR_ADDR_MASK
DECL|BCH_ENCODEPTR_CLR_ADDR_SHIFT|macro|BCH_ENCODEPTR_CLR_ADDR_SHIFT
DECL|BCH_ENCODEPTR_CLR_ADDR|macro|BCH_ENCODEPTR_CLR_ADDR
DECL|BCH_ENCODEPTR_CLR_REG|macro|BCH_ENCODEPTR_CLR_REG
DECL|BCH_ENCODEPTR_CLR|macro|BCH_ENCODEPTR_CLR
DECL|BCH_ENCODEPTR_REG|macro|BCH_ENCODEPTR_REG
DECL|BCH_ENCODEPTR_SET_ADDR_MASK|macro|BCH_ENCODEPTR_SET_ADDR_MASK
DECL|BCH_ENCODEPTR_SET_ADDR_SHIFT|macro|BCH_ENCODEPTR_SET_ADDR_SHIFT
DECL|BCH_ENCODEPTR_SET_ADDR|macro|BCH_ENCODEPTR_SET_ADDR
DECL|BCH_ENCODEPTR_SET_REG|macro|BCH_ENCODEPTR_SET_REG
DECL|BCH_ENCODEPTR_SET|macro|BCH_ENCODEPTR_SET
DECL|BCH_ENCODEPTR_TOG_ADDR_MASK|macro|BCH_ENCODEPTR_TOG_ADDR_MASK
DECL|BCH_ENCODEPTR_TOG_ADDR_SHIFT|macro|BCH_ENCODEPTR_TOG_ADDR_SHIFT
DECL|BCH_ENCODEPTR_TOG_ADDR|macro|BCH_ENCODEPTR_TOG_ADDR
DECL|BCH_ENCODEPTR_TOG_REG|macro|BCH_ENCODEPTR_TOG_REG
DECL|BCH_ENCODEPTR_TOG|macro|BCH_ENCODEPTR_TOG
DECL|BCH_ENCODEPTR|macro|BCH_ENCODEPTR
DECL|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE|macro|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE
DECL|BCH_FLASH0LAYOUT0_CLR_ECC0_MASK|macro|BCH_FLASH0LAYOUT0_CLR_ECC0_MASK
DECL|BCH_FLASH0LAYOUT0_CLR_ECC0_SHIFT|macro|BCH_FLASH0LAYOUT0_CLR_ECC0_SHIFT
DECL|BCH_FLASH0LAYOUT0_CLR_ECC0|macro|BCH_FLASH0LAYOUT0_CLR_ECC0
DECL|BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT0_CLR_META_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_CLR_META_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_CLR_META_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_CLR_META_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_CLR_META_SIZE|macro|BCH_FLASH0LAYOUT0_CLR_META_SIZE
DECL|BCH_FLASH0LAYOUT0_CLR_NBLOCKS_MASK|macro|BCH_FLASH0LAYOUT0_CLR_NBLOCKS_MASK
DECL|BCH_FLASH0LAYOUT0_CLR_NBLOCKS_SHIFT|macro|BCH_FLASH0LAYOUT0_CLR_NBLOCKS_SHIFT
DECL|BCH_FLASH0LAYOUT0_CLR_NBLOCKS|macro|BCH_FLASH0LAYOUT0_CLR_NBLOCKS
DECL|BCH_FLASH0LAYOUT0_CLR_REG|macro|BCH_FLASH0LAYOUT0_CLR_REG
DECL|BCH_FLASH0LAYOUT0_CLR|macro|BCH_FLASH0LAYOUT0_CLR
DECL|BCH_FLASH0LAYOUT0_DATA0_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_DATA0_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_DATA0_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_DATA0_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_DATA0_SIZE|macro|BCH_FLASH0LAYOUT0_DATA0_SIZE
DECL|BCH_FLASH0LAYOUT0_ECC0_MASK|macro|BCH_FLASH0LAYOUT0_ECC0_MASK
DECL|BCH_FLASH0LAYOUT0_ECC0_SHIFT|macro|BCH_FLASH0LAYOUT0_ECC0_SHIFT
DECL|BCH_FLASH0LAYOUT0_ECC0|macro|BCH_FLASH0LAYOUT0_ECC0
DECL|BCH_FLASH0LAYOUT0_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT0_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT0_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT0_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT0_META_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_META_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_META_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_META_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_META_SIZE|macro|BCH_FLASH0LAYOUT0_META_SIZE
DECL|BCH_FLASH0LAYOUT0_NBLOCKS_MASK|macro|BCH_FLASH0LAYOUT0_NBLOCKS_MASK
DECL|BCH_FLASH0LAYOUT0_NBLOCKS_SHIFT|macro|BCH_FLASH0LAYOUT0_NBLOCKS_SHIFT
DECL|BCH_FLASH0LAYOUT0_NBLOCKS|macro|BCH_FLASH0LAYOUT0_NBLOCKS
DECL|BCH_FLASH0LAYOUT0_REG|macro|BCH_FLASH0LAYOUT0_REG
DECL|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE|macro|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE
DECL|BCH_FLASH0LAYOUT0_SET_ECC0_MASK|macro|BCH_FLASH0LAYOUT0_SET_ECC0_MASK
DECL|BCH_FLASH0LAYOUT0_SET_ECC0_SHIFT|macro|BCH_FLASH0LAYOUT0_SET_ECC0_SHIFT
DECL|BCH_FLASH0LAYOUT0_SET_ECC0|macro|BCH_FLASH0LAYOUT0_SET_ECC0
DECL|BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT0_SET_META_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_SET_META_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_SET_META_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_SET_META_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_SET_META_SIZE|macro|BCH_FLASH0LAYOUT0_SET_META_SIZE
DECL|BCH_FLASH0LAYOUT0_SET_NBLOCKS_MASK|macro|BCH_FLASH0LAYOUT0_SET_NBLOCKS_MASK
DECL|BCH_FLASH0LAYOUT0_SET_NBLOCKS_SHIFT|macro|BCH_FLASH0LAYOUT0_SET_NBLOCKS_SHIFT
DECL|BCH_FLASH0LAYOUT0_SET_NBLOCKS|macro|BCH_FLASH0LAYOUT0_SET_NBLOCKS
DECL|BCH_FLASH0LAYOUT0_SET_REG|macro|BCH_FLASH0LAYOUT0_SET_REG
DECL|BCH_FLASH0LAYOUT0_SET|macro|BCH_FLASH0LAYOUT0_SET
DECL|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE|macro|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE
DECL|BCH_FLASH0LAYOUT0_TOG_ECC0_MASK|macro|BCH_FLASH0LAYOUT0_TOG_ECC0_MASK
DECL|BCH_FLASH0LAYOUT0_TOG_ECC0_SHIFT|macro|BCH_FLASH0LAYOUT0_TOG_ECC0_SHIFT
DECL|BCH_FLASH0LAYOUT0_TOG_ECC0|macro|BCH_FLASH0LAYOUT0_TOG_ECC0
DECL|BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT0_TOG_META_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_TOG_META_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_TOG_META_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_TOG_META_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_TOG_META_SIZE|macro|BCH_FLASH0LAYOUT0_TOG_META_SIZE
DECL|BCH_FLASH0LAYOUT0_TOG_NBLOCKS_MASK|macro|BCH_FLASH0LAYOUT0_TOG_NBLOCKS_MASK
DECL|BCH_FLASH0LAYOUT0_TOG_NBLOCKS_SHIFT|macro|BCH_FLASH0LAYOUT0_TOG_NBLOCKS_SHIFT
DECL|BCH_FLASH0LAYOUT0_TOG_NBLOCKS|macro|BCH_FLASH0LAYOUT0_TOG_NBLOCKS
DECL|BCH_FLASH0LAYOUT0_TOG_REG|macro|BCH_FLASH0LAYOUT0_TOG_REG
DECL|BCH_FLASH0LAYOUT0_TOG|macro|BCH_FLASH0LAYOUT0_TOG
DECL|BCH_FLASH0LAYOUT0|macro|BCH_FLASH0LAYOUT0
DECL|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE|macro|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE
DECL|BCH_FLASH0LAYOUT1_CLR_ECCN_MASK|macro|BCH_FLASH0LAYOUT1_CLR_ECCN_MASK
DECL|BCH_FLASH0LAYOUT1_CLR_ECCN_SHIFT|macro|BCH_FLASH0LAYOUT1_CLR_ECCN_SHIFT
DECL|BCH_FLASH0LAYOUT1_CLR_ECCN|macro|BCH_FLASH0LAYOUT1_CLR_ECCN
DECL|BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE|macro|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE
DECL|BCH_FLASH0LAYOUT1_CLR_REG|macro|BCH_FLASH0LAYOUT1_CLR_REG
DECL|BCH_FLASH0LAYOUT1_CLR|macro|BCH_FLASH0LAYOUT1_CLR
DECL|BCH_FLASH0LAYOUT1_DATAN_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_DATAN_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_DATAN_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_DATAN_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_DATAN_SIZE|macro|BCH_FLASH0LAYOUT1_DATAN_SIZE
DECL|BCH_FLASH0LAYOUT1_ECCN_MASK|macro|BCH_FLASH0LAYOUT1_ECCN_MASK
DECL|BCH_FLASH0LAYOUT1_ECCN_SHIFT|macro|BCH_FLASH0LAYOUT1_ECCN_SHIFT
DECL|BCH_FLASH0LAYOUT1_ECCN|macro|BCH_FLASH0LAYOUT1_ECCN
DECL|BCH_FLASH0LAYOUT1_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT1_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT1_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT1_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT1_PAGE_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_PAGE_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_PAGE_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_PAGE_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_PAGE_SIZE|macro|BCH_FLASH0LAYOUT1_PAGE_SIZE
DECL|BCH_FLASH0LAYOUT1_REG|macro|BCH_FLASH0LAYOUT1_REG
DECL|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE|macro|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE
DECL|BCH_FLASH0LAYOUT1_SET_ECCN_MASK|macro|BCH_FLASH0LAYOUT1_SET_ECCN_MASK
DECL|BCH_FLASH0LAYOUT1_SET_ECCN_SHIFT|macro|BCH_FLASH0LAYOUT1_SET_ECCN_SHIFT
DECL|BCH_FLASH0LAYOUT1_SET_ECCN|macro|BCH_FLASH0LAYOUT1_SET_ECCN
DECL|BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE|macro|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE
DECL|BCH_FLASH0LAYOUT1_SET_REG|macro|BCH_FLASH0LAYOUT1_SET_REG
DECL|BCH_FLASH0LAYOUT1_SET|macro|BCH_FLASH0LAYOUT1_SET
DECL|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE|macro|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE
DECL|BCH_FLASH0LAYOUT1_TOG_ECCN_MASK|macro|BCH_FLASH0LAYOUT1_TOG_ECCN_MASK
DECL|BCH_FLASH0LAYOUT1_TOG_ECCN_SHIFT|macro|BCH_FLASH0LAYOUT1_TOG_ECCN_SHIFT
DECL|BCH_FLASH0LAYOUT1_TOG_ECCN|macro|BCH_FLASH0LAYOUT1_TOG_ECCN
DECL|BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE|macro|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE
DECL|BCH_FLASH0LAYOUT1_TOG_REG|macro|BCH_FLASH0LAYOUT1_TOG_REG
DECL|BCH_FLASH0LAYOUT1_TOG|macro|BCH_FLASH0LAYOUT1_TOG
DECL|BCH_FLASH0LAYOUT1|macro|BCH_FLASH0LAYOUT1
DECL|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE|macro|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE
DECL|BCH_FLASH1LAYOUT0_CLR_ECC0_MASK|macro|BCH_FLASH1LAYOUT0_CLR_ECC0_MASK
DECL|BCH_FLASH1LAYOUT0_CLR_ECC0_SHIFT|macro|BCH_FLASH1LAYOUT0_CLR_ECC0_SHIFT
DECL|BCH_FLASH1LAYOUT0_CLR_ECC0|macro|BCH_FLASH1LAYOUT0_CLR_ECC0
DECL|BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT0_CLR_META_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_CLR_META_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_CLR_META_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_CLR_META_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_CLR_META_SIZE|macro|BCH_FLASH1LAYOUT0_CLR_META_SIZE
DECL|BCH_FLASH1LAYOUT0_CLR_NBLOCKS_MASK|macro|BCH_FLASH1LAYOUT0_CLR_NBLOCKS_MASK
DECL|BCH_FLASH1LAYOUT0_CLR_NBLOCKS_SHIFT|macro|BCH_FLASH1LAYOUT0_CLR_NBLOCKS_SHIFT
DECL|BCH_FLASH1LAYOUT0_CLR_NBLOCKS|macro|BCH_FLASH1LAYOUT0_CLR_NBLOCKS
DECL|BCH_FLASH1LAYOUT0_CLR_REG|macro|BCH_FLASH1LAYOUT0_CLR_REG
DECL|BCH_FLASH1LAYOUT0_CLR|macro|BCH_FLASH1LAYOUT0_CLR
DECL|BCH_FLASH1LAYOUT0_DATA0_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_DATA0_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_DATA0_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_DATA0_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_DATA0_SIZE|macro|BCH_FLASH1LAYOUT0_DATA0_SIZE
DECL|BCH_FLASH1LAYOUT0_ECC0_MASK|macro|BCH_FLASH1LAYOUT0_ECC0_MASK
DECL|BCH_FLASH1LAYOUT0_ECC0_SHIFT|macro|BCH_FLASH1LAYOUT0_ECC0_SHIFT
DECL|BCH_FLASH1LAYOUT0_ECC0|macro|BCH_FLASH1LAYOUT0_ECC0
DECL|BCH_FLASH1LAYOUT0_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT0_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT0_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT0_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT0_META_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_META_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_META_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_META_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_META_SIZE|macro|BCH_FLASH1LAYOUT0_META_SIZE
DECL|BCH_FLASH1LAYOUT0_NBLOCKS_MASK|macro|BCH_FLASH1LAYOUT0_NBLOCKS_MASK
DECL|BCH_FLASH1LAYOUT0_NBLOCKS_SHIFT|macro|BCH_FLASH1LAYOUT0_NBLOCKS_SHIFT
DECL|BCH_FLASH1LAYOUT0_NBLOCKS|macro|BCH_FLASH1LAYOUT0_NBLOCKS
DECL|BCH_FLASH1LAYOUT0_REG|macro|BCH_FLASH1LAYOUT0_REG
DECL|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE|macro|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE
DECL|BCH_FLASH1LAYOUT0_SET_ECC0_MASK|macro|BCH_FLASH1LAYOUT0_SET_ECC0_MASK
DECL|BCH_FLASH1LAYOUT0_SET_ECC0_SHIFT|macro|BCH_FLASH1LAYOUT0_SET_ECC0_SHIFT
DECL|BCH_FLASH1LAYOUT0_SET_ECC0|macro|BCH_FLASH1LAYOUT0_SET_ECC0
DECL|BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT0_SET_META_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_SET_META_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_SET_META_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_SET_META_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_SET_META_SIZE|macro|BCH_FLASH1LAYOUT0_SET_META_SIZE
DECL|BCH_FLASH1LAYOUT0_SET_NBLOCKS_MASK|macro|BCH_FLASH1LAYOUT0_SET_NBLOCKS_MASK
DECL|BCH_FLASH1LAYOUT0_SET_NBLOCKS_SHIFT|macro|BCH_FLASH1LAYOUT0_SET_NBLOCKS_SHIFT
DECL|BCH_FLASH1LAYOUT0_SET_NBLOCKS|macro|BCH_FLASH1LAYOUT0_SET_NBLOCKS
DECL|BCH_FLASH1LAYOUT0_SET_REG|macro|BCH_FLASH1LAYOUT0_SET_REG
DECL|BCH_FLASH1LAYOUT0_SET|macro|BCH_FLASH1LAYOUT0_SET
DECL|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE|macro|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE
DECL|BCH_FLASH1LAYOUT0_TOG_ECC0_MASK|macro|BCH_FLASH1LAYOUT0_TOG_ECC0_MASK
DECL|BCH_FLASH1LAYOUT0_TOG_ECC0_SHIFT|macro|BCH_FLASH1LAYOUT0_TOG_ECC0_SHIFT
DECL|BCH_FLASH1LAYOUT0_TOG_ECC0|macro|BCH_FLASH1LAYOUT0_TOG_ECC0
DECL|BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT0_TOG_META_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_TOG_META_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_TOG_META_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_TOG_META_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_TOG_META_SIZE|macro|BCH_FLASH1LAYOUT0_TOG_META_SIZE
DECL|BCH_FLASH1LAYOUT0_TOG_NBLOCKS_MASK|macro|BCH_FLASH1LAYOUT0_TOG_NBLOCKS_MASK
DECL|BCH_FLASH1LAYOUT0_TOG_NBLOCKS_SHIFT|macro|BCH_FLASH1LAYOUT0_TOG_NBLOCKS_SHIFT
DECL|BCH_FLASH1LAYOUT0_TOG_NBLOCKS|macro|BCH_FLASH1LAYOUT0_TOG_NBLOCKS
DECL|BCH_FLASH1LAYOUT0_TOG_REG|macro|BCH_FLASH1LAYOUT0_TOG_REG
DECL|BCH_FLASH1LAYOUT0_TOG|macro|BCH_FLASH1LAYOUT0_TOG
DECL|BCH_FLASH1LAYOUT0|macro|BCH_FLASH1LAYOUT0
DECL|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE|macro|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE
DECL|BCH_FLASH1LAYOUT1_CLR_ECCN_MASK|macro|BCH_FLASH1LAYOUT1_CLR_ECCN_MASK
DECL|BCH_FLASH1LAYOUT1_CLR_ECCN_SHIFT|macro|BCH_FLASH1LAYOUT1_CLR_ECCN_SHIFT
DECL|BCH_FLASH1LAYOUT1_CLR_ECCN|macro|BCH_FLASH1LAYOUT1_CLR_ECCN
DECL|BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE|macro|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE
DECL|BCH_FLASH1LAYOUT1_CLR_REG|macro|BCH_FLASH1LAYOUT1_CLR_REG
DECL|BCH_FLASH1LAYOUT1_CLR|macro|BCH_FLASH1LAYOUT1_CLR
DECL|BCH_FLASH1LAYOUT1_DATAN_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_DATAN_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_DATAN_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_DATAN_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_DATAN_SIZE|macro|BCH_FLASH1LAYOUT1_DATAN_SIZE
DECL|BCH_FLASH1LAYOUT1_ECCN_MASK|macro|BCH_FLASH1LAYOUT1_ECCN_MASK
DECL|BCH_FLASH1LAYOUT1_ECCN_SHIFT|macro|BCH_FLASH1LAYOUT1_ECCN_SHIFT
DECL|BCH_FLASH1LAYOUT1_ECCN|macro|BCH_FLASH1LAYOUT1_ECCN
DECL|BCH_FLASH1LAYOUT1_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT1_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT1_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT1_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT1_PAGE_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_PAGE_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_PAGE_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_PAGE_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_PAGE_SIZE|macro|BCH_FLASH1LAYOUT1_PAGE_SIZE
DECL|BCH_FLASH1LAYOUT1_REG|macro|BCH_FLASH1LAYOUT1_REG
DECL|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE|macro|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE
DECL|BCH_FLASH1LAYOUT1_SET_ECCN_MASK|macro|BCH_FLASH1LAYOUT1_SET_ECCN_MASK
DECL|BCH_FLASH1LAYOUT1_SET_ECCN_SHIFT|macro|BCH_FLASH1LAYOUT1_SET_ECCN_SHIFT
DECL|BCH_FLASH1LAYOUT1_SET_ECCN|macro|BCH_FLASH1LAYOUT1_SET_ECCN
DECL|BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE|macro|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE
DECL|BCH_FLASH1LAYOUT1_SET_REG|macro|BCH_FLASH1LAYOUT1_SET_REG
DECL|BCH_FLASH1LAYOUT1_SET|macro|BCH_FLASH1LAYOUT1_SET
DECL|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE|macro|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE
DECL|BCH_FLASH1LAYOUT1_TOG_ECCN_MASK|macro|BCH_FLASH1LAYOUT1_TOG_ECCN_MASK
DECL|BCH_FLASH1LAYOUT1_TOG_ECCN_SHIFT|macro|BCH_FLASH1LAYOUT1_TOG_ECCN_SHIFT
DECL|BCH_FLASH1LAYOUT1_TOG_ECCN|macro|BCH_FLASH1LAYOUT1_TOG_ECCN
DECL|BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE|macro|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE
DECL|BCH_FLASH1LAYOUT1_TOG_REG|macro|BCH_FLASH1LAYOUT1_TOG_REG
DECL|BCH_FLASH1LAYOUT1_TOG|macro|BCH_FLASH1LAYOUT1_TOG
DECL|BCH_FLASH1LAYOUT1|macro|BCH_FLASH1LAYOUT1
DECL|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE|macro|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE
DECL|BCH_FLASH2LAYOUT0_CLR_ECC0_MASK|macro|BCH_FLASH2LAYOUT0_CLR_ECC0_MASK
DECL|BCH_FLASH2LAYOUT0_CLR_ECC0_SHIFT|macro|BCH_FLASH2LAYOUT0_CLR_ECC0_SHIFT
DECL|BCH_FLASH2LAYOUT0_CLR_ECC0|macro|BCH_FLASH2LAYOUT0_CLR_ECC0
DECL|BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT0_CLR_META_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_CLR_META_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_CLR_META_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_CLR_META_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_CLR_META_SIZE|macro|BCH_FLASH2LAYOUT0_CLR_META_SIZE
DECL|BCH_FLASH2LAYOUT0_CLR_NBLOCKS_MASK|macro|BCH_FLASH2LAYOUT0_CLR_NBLOCKS_MASK
DECL|BCH_FLASH2LAYOUT0_CLR_NBLOCKS_SHIFT|macro|BCH_FLASH2LAYOUT0_CLR_NBLOCKS_SHIFT
DECL|BCH_FLASH2LAYOUT0_CLR_NBLOCKS|macro|BCH_FLASH2LAYOUT0_CLR_NBLOCKS
DECL|BCH_FLASH2LAYOUT0_CLR_REG|macro|BCH_FLASH2LAYOUT0_CLR_REG
DECL|BCH_FLASH2LAYOUT0_CLR|macro|BCH_FLASH2LAYOUT0_CLR
DECL|BCH_FLASH2LAYOUT0_DATA0_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_DATA0_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_DATA0_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_DATA0_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_DATA0_SIZE|macro|BCH_FLASH2LAYOUT0_DATA0_SIZE
DECL|BCH_FLASH2LAYOUT0_ECC0_MASK|macro|BCH_FLASH2LAYOUT0_ECC0_MASK
DECL|BCH_FLASH2LAYOUT0_ECC0_SHIFT|macro|BCH_FLASH2LAYOUT0_ECC0_SHIFT
DECL|BCH_FLASH2LAYOUT0_ECC0|macro|BCH_FLASH2LAYOUT0_ECC0
DECL|BCH_FLASH2LAYOUT0_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT0_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT0_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT0_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT0_META_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_META_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_META_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_META_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_META_SIZE|macro|BCH_FLASH2LAYOUT0_META_SIZE
DECL|BCH_FLASH2LAYOUT0_NBLOCKS_MASK|macro|BCH_FLASH2LAYOUT0_NBLOCKS_MASK
DECL|BCH_FLASH2LAYOUT0_NBLOCKS_SHIFT|macro|BCH_FLASH2LAYOUT0_NBLOCKS_SHIFT
DECL|BCH_FLASH2LAYOUT0_NBLOCKS|macro|BCH_FLASH2LAYOUT0_NBLOCKS
DECL|BCH_FLASH2LAYOUT0_REG|macro|BCH_FLASH2LAYOUT0_REG
DECL|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE|macro|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE
DECL|BCH_FLASH2LAYOUT0_SET_ECC0_MASK|macro|BCH_FLASH2LAYOUT0_SET_ECC0_MASK
DECL|BCH_FLASH2LAYOUT0_SET_ECC0_SHIFT|macro|BCH_FLASH2LAYOUT0_SET_ECC0_SHIFT
DECL|BCH_FLASH2LAYOUT0_SET_ECC0|macro|BCH_FLASH2LAYOUT0_SET_ECC0
DECL|BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT0_SET_META_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_SET_META_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_SET_META_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_SET_META_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_SET_META_SIZE|macro|BCH_FLASH2LAYOUT0_SET_META_SIZE
DECL|BCH_FLASH2LAYOUT0_SET_NBLOCKS_MASK|macro|BCH_FLASH2LAYOUT0_SET_NBLOCKS_MASK
DECL|BCH_FLASH2LAYOUT0_SET_NBLOCKS_SHIFT|macro|BCH_FLASH2LAYOUT0_SET_NBLOCKS_SHIFT
DECL|BCH_FLASH2LAYOUT0_SET_NBLOCKS|macro|BCH_FLASH2LAYOUT0_SET_NBLOCKS
DECL|BCH_FLASH2LAYOUT0_SET_REG|macro|BCH_FLASH2LAYOUT0_SET_REG
DECL|BCH_FLASH2LAYOUT0_SET|macro|BCH_FLASH2LAYOUT0_SET
DECL|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE|macro|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE
DECL|BCH_FLASH2LAYOUT0_TOG_ECC0_MASK|macro|BCH_FLASH2LAYOUT0_TOG_ECC0_MASK
DECL|BCH_FLASH2LAYOUT0_TOG_ECC0_SHIFT|macro|BCH_FLASH2LAYOUT0_TOG_ECC0_SHIFT
DECL|BCH_FLASH2LAYOUT0_TOG_ECC0|macro|BCH_FLASH2LAYOUT0_TOG_ECC0
DECL|BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT0_TOG_META_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_TOG_META_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_TOG_META_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_TOG_META_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_TOG_META_SIZE|macro|BCH_FLASH2LAYOUT0_TOG_META_SIZE
DECL|BCH_FLASH2LAYOUT0_TOG_NBLOCKS_MASK|macro|BCH_FLASH2LAYOUT0_TOG_NBLOCKS_MASK
DECL|BCH_FLASH2LAYOUT0_TOG_NBLOCKS_SHIFT|macro|BCH_FLASH2LAYOUT0_TOG_NBLOCKS_SHIFT
DECL|BCH_FLASH2LAYOUT0_TOG_NBLOCKS|macro|BCH_FLASH2LAYOUT0_TOG_NBLOCKS
DECL|BCH_FLASH2LAYOUT0_TOG_REG|macro|BCH_FLASH2LAYOUT0_TOG_REG
DECL|BCH_FLASH2LAYOUT0_TOG|macro|BCH_FLASH2LAYOUT0_TOG
DECL|BCH_FLASH2LAYOUT0|macro|BCH_FLASH2LAYOUT0
DECL|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE|macro|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE
DECL|BCH_FLASH2LAYOUT1_CLR_ECCN_MASK|macro|BCH_FLASH2LAYOUT1_CLR_ECCN_MASK
DECL|BCH_FLASH2LAYOUT1_CLR_ECCN_SHIFT|macro|BCH_FLASH2LAYOUT1_CLR_ECCN_SHIFT
DECL|BCH_FLASH2LAYOUT1_CLR_ECCN|macro|BCH_FLASH2LAYOUT1_CLR_ECCN
DECL|BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE|macro|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE
DECL|BCH_FLASH2LAYOUT1_CLR_REG|macro|BCH_FLASH2LAYOUT1_CLR_REG
DECL|BCH_FLASH2LAYOUT1_CLR|macro|BCH_FLASH2LAYOUT1_CLR
DECL|BCH_FLASH2LAYOUT1_DATAN_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_DATAN_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_DATAN_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_DATAN_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_DATAN_SIZE|macro|BCH_FLASH2LAYOUT1_DATAN_SIZE
DECL|BCH_FLASH2LAYOUT1_ECCN_MASK|macro|BCH_FLASH2LAYOUT1_ECCN_MASK
DECL|BCH_FLASH2LAYOUT1_ECCN_SHIFT|macro|BCH_FLASH2LAYOUT1_ECCN_SHIFT
DECL|BCH_FLASH2LAYOUT1_ECCN|macro|BCH_FLASH2LAYOUT1_ECCN
DECL|BCH_FLASH2LAYOUT1_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT1_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT1_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT1_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT1_PAGE_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_PAGE_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_PAGE_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_PAGE_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_PAGE_SIZE|macro|BCH_FLASH2LAYOUT1_PAGE_SIZE
DECL|BCH_FLASH2LAYOUT1_REG|macro|BCH_FLASH2LAYOUT1_REG
DECL|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE|macro|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE
DECL|BCH_FLASH2LAYOUT1_SET_ECCN_MASK|macro|BCH_FLASH2LAYOUT1_SET_ECCN_MASK
DECL|BCH_FLASH2LAYOUT1_SET_ECCN_SHIFT|macro|BCH_FLASH2LAYOUT1_SET_ECCN_SHIFT
DECL|BCH_FLASH2LAYOUT1_SET_ECCN|macro|BCH_FLASH2LAYOUT1_SET_ECCN
DECL|BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE|macro|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE
DECL|BCH_FLASH2LAYOUT1_SET_REG|macro|BCH_FLASH2LAYOUT1_SET_REG
DECL|BCH_FLASH2LAYOUT1_SET|macro|BCH_FLASH2LAYOUT1_SET
DECL|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE|macro|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE
DECL|BCH_FLASH2LAYOUT1_TOG_ECCN_MASK|macro|BCH_FLASH2LAYOUT1_TOG_ECCN_MASK
DECL|BCH_FLASH2LAYOUT1_TOG_ECCN_SHIFT|macro|BCH_FLASH2LAYOUT1_TOG_ECCN_SHIFT
DECL|BCH_FLASH2LAYOUT1_TOG_ECCN|macro|BCH_FLASH2LAYOUT1_TOG_ECCN
DECL|BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE|macro|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE
DECL|BCH_FLASH2LAYOUT1_TOG_REG|macro|BCH_FLASH2LAYOUT1_TOG_REG
DECL|BCH_FLASH2LAYOUT1_TOG|macro|BCH_FLASH2LAYOUT1_TOG
DECL|BCH_FLASH2LAYOUT1|macro|BCH_FLASH2LAYOUT1
DECL|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE|macro|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE
DECL|BCH_FLASH3LAYOUT0_CLR_ECC0_MASK|macro|BCH_FLASH3LAYOUT0_CLR_ECC0_MASK
DECL|BCH_FLASH3LAYOUT0_CLR_ECC0_SHIFT|macro|BCH_FLASH3LAYOUT0_CLR_ECC0_SHIFT
DECL|BCH_FLASH3LAYOUT0_CLR_ECC0|macro|BCH_FLASH3LAYOUT0_CLR_ECC0
DECL|BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT0_CLR_META_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_CLR_META_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_CLR_META_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_CLR_META_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_CLR_META_SIZE|macro|BCH_FLASH3LAYOUT0_CLR_META_SIZE
DECL|BCH_FLASH3LAYOUT0_CLR_NBLOCKS_MASK|macro|BCH_FLASH3LAYOUT0_CLR_NBLOCKS_MASK
DECL|BCH_FLASH3LAYOUT0_CLR_NBLOCKS_SHIFT|macro|BCH_FLASH3LAYOUT0_CLR_NBLOCKS_SHIFT
DECL|BCH_FLASH3LAYOUT0_CLR_NBLOCKS|macro|BCH_FLASH3LAYOUT0_CLR_NBLOCKS
DECL|BCH_FLASH3LAYOUT0_CLR_REG|macro|BCH_FLASH3LAYOUT0_CLR_REG
DECL|BCH_FLASH3LAYOUT0_CLR|macro|BCH_FLASH3LAYOUT0_CLR
DECL|BCH_FLASH3LAYOUT0_DATA0_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_DATA0_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_DATA0_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_DATA0_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_DATA0_SIZE|macro|BCH_FLASH3LAYOUT0_DATA0_SIZE
DECL|BCH_FLASH3LAYOUT0_ECC0_MASK|macro|BCH_FLASH3LAYOUT0_ECC0_MASK
DECL|BCH_FLASH3LAYOUT0_ECC0_SHIFT|macro|BCH_FLASH3LAYOUT0_ECC0_SHIFT
DECL|BCH_FLASH3LAYOUT0_ECC0|macro|BCH_FLASH3LAYOUT0_ECC0
DECL|BCH_FLASH3LAYOUT0_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT0_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT0_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT0_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT0_META_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_META_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_META_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_META_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_META_SIZE|macro|BCH_FLASH3LAYOUT0_META_SIZE
DECL|BCH_FLASH3LAYOUT0_NBLOCKS_MASK|macro|BCH_FLASH3LAYOUT0_NBLOCKS_MASK
DECL|BCH_FLASH3LAYOUT0_NBLOCKS_SHIFT|macro|BCH_FLASH3LAYOUT0_NBLOCKS_SHIFT
DECL|BCH_FLASH3LAYOUT0_NBLOCKS|macro|BCH_FLASH3LAYOUT0_NBLOCKS
DECL|BCH_FLASH3LAYOUT0_REG|macro|BCH_FLASH3LAYOUT0_REG
DECL|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE|macro|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE
DECL|BCH_FLASH3LAYOUT0_SET_ECC0_MASK|macro|BCH_FLASH3LAYOUT0_SET_ECC0_MASK
DECL|BCH_FLASH3LAYOUT0_SET_ECC0_SHIFT|macro|BCH_FLASH3LAYOUT0_SET_ECC0_SHIFT
DECL|BCH_FLASH3LAYOUT0_SET_ECC0|macro|BCH_FLASH3LAYOUT0_SET_ECC0
DECL|BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT0_SET_META_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_SET_META_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_SET_META_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_SET_META_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_SET_META_SIZE|macro|BCH_FLASH3LAYOUT0_SET_META_SIZE
DECL|BCH_FLASH3LAYOUT0_SET_NBLOCKS_MASK|macro|BCH_FLASH3LAYOUT0_SET_NBLOCKS_MASK
DECL|BCH_FLASH3LAYOUT0_SET_NBLOCKS_SHIFT|macro|BCH_FLASH3LAYOUT0_SET_NBLOCKS_SHIFT
DECL|BCH_FLASH3LAYOUT0_SET_NBLOCKS|macro|BCH_FLASH3LAYOUT0_SET_NBLOCKS
DECL|BCH_FLASH3LAYOUT0_SET_REG|macro|BCH_FLASH3LAYOUT0_SET_REG
DECL|BCH_FLASH3LAYOUT0_SET|macro|BCH_FLASH3LAYOUT0_SET
DECL|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE|macro|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE
DECL|BCH_FLASH3LAYOUT0_TOG_ECC0_MASK|macro|BCH_FLASH3LAYOUT0_TOG_ECC0_MASK
DECL|BCH_FLASH3LAYOUT0_TOG_ECC0_SHIFT|macro|BCH_FLASH3LAYOUT0_TOG_ECC0_SHIFT
DECL|BCH_FLASH3LAYOUT0_TOG_ECC0|macro|BCH_FLASH3LAYOUT0_TOG_ECC0
DECL|BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT0_TOG_META_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_TOG_META_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_TOG_META_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_TOG_META_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_TOG_META_SIZE|macro|BCH_FLASH3LAYOUT0_TOG_META_SIZE
DECL|BCH_FLASH3LAYOUT0_TOG_NBLOCKS_MASK|macro|BCH_FLASH3LAYOUT0_TOG_NBLOCKS_MASK
DECL|BCH_FLASH3LAYOUT0_TOG_NBLOCKS_SHIFT|macro|BCH_FLASH3LAYOUT0_TOG_NBLOCKS_SHIFT
DECL|BCH_FLASH3LAYOUT0_TOG_NBLOCKS|macro|BCH_FLASH3LAYOUT0_TOG_NBLOCKS
DECL|BCH_FLASH3LAYOUT0_TOG_REG|macro|BCH_FLASH3LAYOUT0_TOG_REG
DECL|BCH_FLASH3LAYOUT0_TOG|macro|BCH_FLASH3LAYOUT0_TOG
DECL|BCH_FLASH3LAYOUT0|macro|BCH_FLASH3LAYOUT0
DECL|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE|macro|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE
DECL|BCH_FLASH3LAYOUT1_CLR_ECCN_MASK|macro|BCH_FLASH3LAYOUT1_CLR_ECCN_MASK
DECL|BCH_FLASH3LAYOUT1_CLR_ECCN_SHIFT|macro|BCH_FLASH3LAYOUT1_CLR_ECCN_SHIFT
DECL|BCH_FLASH3LAYOUT1_CLR_ECCN|macro|BCH_FLASH3LAYOUT1_CLR_ECCN
DECL|BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE|macro|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE
DECL|BCH_FLASH3LAYOUT1_CLR_REG|macro|BCH_FLASH3LAYOUT1_CLR_REG
DECL|BCH_FLASH3LAYOUT1_CLR|macro|BCH_FLASH3LAYOUT1_CLR
DECL|BCH_FLASH3LAYOUT1_DATAN_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_DATAN_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_DATAN_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_DATAN_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_DATAN_SIZE|macro|BCH_FLASH3LAYOUT1_DATAN_SIZE
DECL|BCH_FLASH3LAYOUT1_ECCN_MASK|macro|BCH_FLASH3LAYOUT1_ECCN_MASK
DECL|BCH_FLASH3LAYOUT1_ECCN_SHIFT|macro|BCH_FLASH3LAYOUT1_ECCN_SHIFT
DECL|BCH_FLASH3LAYOUT1_ECCN|macro|BCH_FLASH3LAYOUT1_ECCN
DECL|BCH_FLASH3LAYOUT1_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT1_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT1_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT1_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT1_PAGE_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_PAGE_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_PAGE_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_PAGE_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_PAGE_SIZE|macro|BCH_FLASH3LAYOUT1_PAGE_SIZE
DECL|BCH_FLASH3LAYOUT1_REG|macro|BCH_FLASH3LAYOUT1_REG
DECL|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE|macro|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE
DECL|BCH_FLASH3LAYOUT1_SET_ECCN_MASK|macro|BCH_FLASH3LAYOUT1_SET_ECCN_MASK
DECL|BCH_FLASH3LAYOUT1_SET_ECCN_SHIFT|macro|BCH_FLASH3LAYOUT1_SET_ECCN_SHIFT
DECL|BCH_FLASH3LAYOUT1_SET_ECCN|macro|BCH_FLASH3LAYOUT1_SET_ECCN
DECL|BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE|macro|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE
DECL|BCH_FLASH3LAYOUT1_SET_REG|macro|BCH_FLASH3LAYOUT1_SET_REG
DECL|BCH_FLASH3LAYOUT1_SET|macro|BCH_FLASH3LAYOUT1_SET
DECL|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE|macro|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE
DECL|BCH_FLASH3LAYOUT1_TOG_ECCN_MASK|macro|BCH_FLASH3LAYOUT1_TOG_ECCN_MASK
DECL|BCH_FLASH3LAYOUT1_TOG_ECCN_SHIFT|macro|BCH_FLASH3LAYOUT1_TOG_ECCN_SHIFT
DECL|BCH_FLASH3LAYOUT1_TOG_ECCN|macro|BCH_FLASH3LAYOUT1_TOG_ECCN
DECL|BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE|macro|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE
DECL|BCH_FLASH3LAYOUT1_TOG_REG|macro|BCH_FLASH3LAYOUT1_TOG_REG
DECL|BCH_FLASH3LAYOUT1_TOG|macro|BCH_FLASH3LAYOUT1_TOG
DECL|BCH_FLASH3LAYOUT1|macro|BCH_FLASH3LAYOUT1
DECL|BCH_IRQS|macro|BCH_IRQS
DECL|BCH_IRQn|enumerator|BCH_IRQn = 14, /**< BCH operation complete interrupt */
DECL|BCH_LAYOUTSELECT_CLR_CS0_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS0_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS0_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS0_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS0_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS0_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS10_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS10_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS10_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS10_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS10_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS10_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS11_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS11_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS11_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS11_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS11_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS11_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS12_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS12_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS12_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS12_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS12_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS12_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS13_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS13_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS13_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS13_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS13_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS13_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS14_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS14_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS14_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS14_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS14_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS14_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS15_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS15_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS15_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS15_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS15_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS15_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS1_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS1_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS1_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS1_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS1_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS1_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS2_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS2_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS2_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS2_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS2_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS2_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS3_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS3_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS3_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS3_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS3_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS3_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS4_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS4_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS4_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS4_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS4_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS4_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS5_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS5_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS5_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS5_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS5_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS5_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS6_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS6_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS6_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS6_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS6_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS6_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS7_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS7_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS7_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS7_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS7_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS7_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS8_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS8_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS8_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS8_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS8_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS8_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS9_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS9_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS9_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS9_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS9_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS9_SELECT
DECL|BCH_LAYOUTSELECT_CLR_REG|macro|BCH_LAYOUTSELECT_CLR_REG
DECL|BCH_LAYOUTSELECT_CLR|macro|BCH_LAYOUTSELECT_CLR
DECL|BCH_LAYOUTSELECT_CS0_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS0_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS0_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS0_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS0_SELECT|macro|BCH_LAYOUTSELECT_CS0_SELECT
DECL|BCH_LAYOUTSELECT_CS10_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS10_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS10_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS10_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS10_SELECT|macro|BCH_LAYOUTSELECT_CS10_SELECT
DECL|BCH_LAYOUTSELECT_CS11_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS11_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS11_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS11_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS11_SELECT|macro|BCH_LAYOUTSELECT_CS11_SELECT
DECL|BCH_LAYOUTSELECT_CS12_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS12_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS12_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS12_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS12_SELECT|macro|BCH_LAYOUTSELECT_CS12_SELECT
DECL|BCH_LAYOUTSELECT_CS13_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS13_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS13_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS13_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS13_SELECT|macro|BCH_LAYOUTSELECT_CS13_SELECT
DECL|BCH_LAYOUTSELECT_CS14_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS14_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS14_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS14_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS14_SELECT|macro|BCH_LAYOUTSELECT_CS14_SELECT
DECL|BCH_LAYOUTSELECT_CS15_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS15_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS15_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS15_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS15_SELECT|macro|BCH_LAYOUTSELECT_CS15_SELECT
DECL|BCH_LAYOUTSELECT_CS1_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS1_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS1_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS1_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS1_SELECT|macro|BCH_LAYOUTSELECT_CS1_SELECT
DECL|BCH_LAYOUTSELECT_CS2_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS2_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS2_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS2_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS2_SELECT|macro|BCH_LAYOUTSELECT_CS2_SELECT
DECL|BCH_LAYOUTSELECT_CS3_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS3_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS3_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS3_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS3_SELECT|macro|BCH_LAYOUTSELECT_CS3_SELECT
DECL|BCH_LAYOUTSELECT_CS4_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS4_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS4_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS4_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS4_SELECT|macro|BCH_LAYOUTSELECT_CS4_SELECT
DECL|BCH_LAYOUTSELECT_CS5_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS5_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS5_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS5_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS5_SELECT|macro|BCH_LAYOUTSELECT_CS5_SELECT
DECL|BCH_LAYOUTSELECT_CS6_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS6_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS6_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS6_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS6_SELECT|macro|BCH_LAYOUTSELECT_CS6_SELECT
DECL|BCH_LAYOUTSELECT_CS7_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS7_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS7_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS7_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS7_SELECT|macro|BCH_LAYOUTSELECT_CS7_SELECT
DECL|BCH_LAYOUTSELECT_CS8_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS8_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS8_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS8_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS8_SELECT|macro|BCH_LAYOUTSELECT_CS8_SELECT
DECL|BCH_LAYOUTSELECT_CS9_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS9_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS9_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS9_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS9_SELECT|macro|BCH_LAYOUTSELECT_CS9_SELECT
DECL|BCH_LAYOUTSELECT_REG|macro|BCH_LAYOUTSELECT_REG
DECL|BCH_LAYOUTSELECT_SET_CS0_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS0_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS0_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS0_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS0_SELECT|macro|BCH_LAYOUTSELECT_SET_CS0_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS10_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS10_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS10_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS10_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS10_SELECT|macro|BCH_LAYOUTSELECT_SET_CS10_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS11_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS11_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS11_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS11_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS11_SELECT|macro|BCH_LAYOUTSELECT_SET_CS11_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS12_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS12_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS12_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS12_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS12_SELECT|macro|BCH_LAYOUTSELECT_SET_CS12_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS13_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS13_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS13_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS13_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS13_SELECT|macro|BCH_LAYOUTSELECT_SET_CS13_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS14_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS14_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS14_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS14_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS14_SELECT|macro|BCH_LAYOUTSELECT_SET_CS14_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS15_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS15_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS15_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS15_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS15_SELECT|macro|BCH_LAYOUTSELECT_SET_CS15_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS1_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS1_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS1_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS1_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS1_SELECT|macro|BCH_LAYOUTSELECT_SET_CS1_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS2_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS2_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS2_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS2_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS2_SELECT|macro|BCH_LAYOUTSELECT_SET_CS2_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS3_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS3_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS3_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS3_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS3_SELECT|macro|BCH_LAYOUTSELECT_SET_CS3_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS4_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS4_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS4_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS4_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS4_SELECT|macro|BCH_LAYOUTSELECT_SET_CS4_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS5_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS5_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS5_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS5_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS5_SELECT|macro|BCH_LAYOUTSELECT_SET_CS5_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS6_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS6_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS6_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS6_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS6_SELECT|macro|BCH_LAYOUTSELECT_SET_CS6_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS7_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS7_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS7_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS7_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS7_SELECT|macro|BCH_LAYOUTSELECT_SET_CS7_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS8_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS8_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS8_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS8_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS8_SELECT|macro|BCH_LAYOUTSELECT_SET_CS8_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS9_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS9_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS9_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS9_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS9_SELECT|macro|BCH_LAYOUTSELECT_SET_CS9_SELECT
DECL|BCH_LAYOUTSELECT_SET_REG|macro|BCH_LAYOUTSELECT_SET_REG
DECL|BCH_LAYOUTSELECT_SET|macro|BCH_LAYOUTSELECT_SET
DECL|BCH_LAYOUTSELECT_TOG_CS0_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS0_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS0_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS0_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS0_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS0_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS10_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS10_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS10_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS10_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS10_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS10_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS11_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS11_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS11_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS11_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS11_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS11_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS12_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS12_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS12_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS12_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS12_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS12_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS13_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS13_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS13_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS13_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS13_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS13_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS14_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS14_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS14_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS14_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS14_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS14_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS15_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS15_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS15_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS15_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS15_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS15_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS1_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS1_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS1_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS1_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS1_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS1_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS2_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS2_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS2_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS2_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS2_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS2_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS3_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS3_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS3_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS3_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS3_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS3_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS4_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS4_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS4_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS4_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS4_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS4_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS5_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS5_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS5_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS5_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS5_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS5_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS6_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS6_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS6_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS6_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS6_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS6_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS7_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS7_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS7_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS7_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS7_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS7_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS8_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS8_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS8_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS8_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS8_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS8_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS9_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS9_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS9_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS9_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS9_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS9_SELECT
DECL|BCH_LAYOUTSELECT_TOG_REG|macro|BCH_LAYOUTSELECT_TOG_REG
DECL|BCH_LAYOUTSELECT_TOG|macro|BCH_LAYOUTSELECT_TOG
DECL|BCH_LAYOUTSELECT|macro|BCH_LAYOUTSELECT
DECL|BCH_METAPTR_ADDR_MASK|macro|BCH_METAPTR_ADDR_MASK
DECL|BCH_METAPTR_ADDR_SHIFT|macro|BCH_METAPTR_ADDR_SHIFT
DECL|BCH_METAPTR_ADDR|macro|BCH_METAPTR_ADDR
DECL|BCH_METAPTR_CLR_ADDR_MASK|macro|BCH_METAPTR_CLR_ADDR_MASK
DECL|BCH_METAPTR_CLR_ADDR_SHIFT|macro|BCH_METAPTR_CLR_ADDR_SHIFT
DECL|BCH_METAPTR_CLR_ADDR|macro|BCH_METAPTR_CLR_ADDR
DECL|BCH_METAPTR_CLR_REG|macro|BCH_METAPTR_CLR_REG
DECL|BCH_METAPTR_CLR|macro|BCH_METAPTR_CLR
DECL|BCH_METAPTR_REG|macro|BCH_METAPTR_REG
DECL|BCH_METAPTR_SET_ADDR_MASK|macro|BCH_METAPTR_SET_ADDR_MASK
DECL|BCH_METAPTR_SET_ADDR_SHIFT|macro|BCH_METAPTR_SET_ADDR_SHIFT
DECL|BCH_METAPTR_SET_ADDR|macro|BCH_METAPTR_SET_ADDR
DECL|BCH_METAPTR_SET_REG|macro|BCH_METAPTR_SET_REG
DECL|BCH_METAPTR_SET|macro|BCH_METAPTR_SET
DECL|BCH_METAPTR_TOG_ADDR_MASK|macro|BCH_METAPTR_TOG_ADDR_MASK
DECL|BCH_METAPTR_TOG_ADDR_SHIFT|macro|BCH_METAPTR_TOG_ADDR_SHIFT
DECL|BCH_METAPTR_TOG_ADDR|macro|BCH_METAPTR_TOG_ADDR
DECL|BCH_METAPTR_TOG_REG|macro|BCH_METAPTR_TOG_REG
DECL|BCH_METAPTR_TOG|macro|BCH_METAPTR_TOG
DECL|BCH_METAPTR|macro|BCH_METAPTR
DECL|BCH_MODE_CLR_ERASE_THRESHOLD_MASK|macro|BCH_MODE_CLR_ERASE_THRESHOLD_MASK
DECL|BCH_MODE_CLR_ERASE_THRESHOLD_SHIFT|macro|BCH_MODE_CLR_ERASE_THRESHOLD_SHIFT
DECL|BCH_MODE_CLR_ERASE_THRESHOLD|macro|BCH_MODE_CLR_ERASE_THRESHOLD
DECL|BCH_MODE_CLR_REG|macro|BCH_MODE_CLR_REG
DECL|BCH_MODE_CLR_RSVD_MASK|macro|BCH_MODE_CLR_RSVD_MASK
DECL|BCH_MODE_CLR_RSVD_SHIFT|macro|BCH_MODE_CLR_RSVD_SHIFT
DECL|BCH_MODE_CLR_RSVD|macro|BCH_MODE_CLR_RSVD
DECL|BCH_MODE_CLR|macro|BCH_MODE_CLR
DECL|BCH_MODE_ERASE_THRESHOLD_MASK|macro|BCH_MODE_ERASE_THRESHOLD_MASK
DECL|BCH_MODE_ERASE_THRESHOLD_SHIFT|macro|BCH_MODE_ERASE_THRESHOLD_SHIFT
DECL|BCH_MODE_ERASE_THRESHOLD|macro|BCH_MODE_ERASE_THRESHOLD
DECL|BCH_MODE_REG|macro|BCH_MODE_REG
DECL|BCH_MODE_RSVD_MASK|macro|BCH_MODE_RSVD_MASK
DECL|BCH_MODE_RSVD_SHIFT|macro|BCH_MODE_RSVD_SHIFT
DECL|BCH_MODE_RSVD|macro|BCH_MODE_RSVD
DECL|BCH_MODE_SET_ERASE_THRESHOLD_MASK|macro|BCH_MODE_SET_ERASE_THRESHOLD_MASK
DECL|BCH_MODE_SET_ERASE_THRESHOLD_SHIFT|macro|BCH_MODE_SET_ERASE_THRESHOLD_SHIFT
DECL|BCH_MODE_SET_ERASE_THRESHOLD|macro|BCH_MODE_SET_ERASE_THRESHOLD
DECL|BCH_MODE_SET_REG|macro|BCH_MODE_SET_REG
DECL|BCH_MODE_SET_RSVD_MASK|macro|BCH_MODE_SET_RSVD_MASK
DECL|BCH_MODE_SET_RSVD_SHIFT|macro|BCH_MODE_SET_RSVD_SHIFT
DECL|BCH_MODE_SET_RSVD|macro|BCH_MODE_SET_RSVD
DECL|BCH_MODE_SET|macro|BCH_MODE_SET
DECL|BCH_MODE_TOG_ERASE_THRESHOLD_MASK|macro|BCH_MODE_TOG_ERASE_THRESHOLD_MASK
DECL|BCH_MODE_TOG_ERASE_THRESHOLD_SHIFT|macro|BCH_MODE_TOG_ERASE_THRESHOLD_SHIFT
DECL|BCH_MODE_TOG_ERASE_THRESHOLD|macro|BCH_MODE_TOG_ERASE_THRESHOLD
DECL|BCH_MODE_TOG_REG|macro|BCH_MODE_TOG_REG
DECL|BCH_MODE_TOG_RSVD_MASK|macro|BCH_MODE_TOG_RSVD_MASK
DECL|BCH_MODE_TOG_RSVD_SHIFT|macro|BCH_MODE_TOG_RSVD_SHIFT
DECL|BCH_MODE_TOG_RSVD|macro|BCH_MODE_TOG_RSVD
DECL|BCH_MODE_TOG|macro|BCH_MODE_TOG
DECL|BCH_MODE|macro|BCH_MODE
DECL|BCH_MemMapPtr|typedef|} BCH_Type, *BCH_MemMapPtr;
DECL|BCH_STATUS0_ALLONES_MASK|macro|BCH_STATUS0_ALLONES_MASK
DECL|BCH_STATUS0_ALLONES_SHIFT|macro|BCH_STATUS0_ALLONES_SHIFT
DECL|BCH_STATUS0_CLR_ALLONES_MASK|macro|BCH_STATUS0_CLR_ALLONES_MASK
DECL|BCH_STATUS0_CLR_ALLONES_SHIFT|macro|BCH_STATUS0_CLR_ALLONES_SHIFT
DECL|BCH_STATUS0_CLR_COMPLETED_CE_MASK|macro|BCH_STATUS0_CLR_COMPLETED_CE_MASK
DECL|BCH_STATUS0_CLR_COMPLETED_CE_SHIFT|macro|BCH_STATUS0_CLR_COMPLETED_CE_SHIFT
DECL|BCH_STATUS0_CLR_COMPLETED_CE|macro|BCH_STATUS0_CLR_COMPLETED_CE
DECL|BCH_STATUS0_CLR_CORRECTED_MASK|macro|BCH_STATUS0_CLR_CORRECTED_MASK
DECL|BCH_STATUS0_CLR_CORRECTED_SHIFT|macro|BCH_STATUS0_CLR_CORRECTED_SHIFT
DECL|BCH_STATUS0_CLR_HANDLE_MASK|macro|BCH_STATUS0_CLR_HANDLE_MASK
DECL|BCH_STATUS0_CLR_HANDLE_SHIFT|macro|BCH_STATUS0_CLR_HANDLE_SHIFT
DECL|BCH_STATUS0_CLR_HANDLE|macro|BCH_STATUS0_CLR_HANDLE
DECL|BCH_STATUS0_CLR_REG|macro|BCH_STATUS0_CLR_REG
DECL|BCH_STATUS0_CLR_RSVD0_MASK|macro|BCH_STATUS0_CLR_RSVD0_MASK
DECL|BCH_STATUS0_CLR_RSVD0_SHIFT|macro|BCH_STATUS0_CLR_RSVD0_SHIFT
DECL|BCH_STATUS0_CLR_RSVD0|macro|BCH_STATUS0_CLR_RSVD0
DECL|BCH_STATUS0_CLR_RSVD1_MASK|macro|BCH_STATUS0_CLR_RSVD1_MASK
DECL|BCH_STATUS0_CLR_RSVD1_SHIFT|macro|BCH_STATUS0_CLR_RSVD1_SHIFT
DECL|BCH_STATUS0_CLR_RSVD1|macro|BCH_STATUS0_CLR_RSVD1
DECL|BCH_STATUS0_CLR_STATUS_BLK0_MASK|macro|BCH_STATUS0_CLR_STATUS_BLK0_MASK
DECL|BCH_STATUS0_CLR_STATUS_BLK0_SHIFT|macro|BCH_STATUS0_CLR_STATUS_BLK0_SHIFT
DECL|BCH_STATUS0_CLR_STATUS_BLK0|macro|BCH_STATUS0_CLR_STATUS_BLK0
DECL|BCH_STATUS0_CLR_UNCORRECTABLE_MASK|macro|BCH_STATUS0_CLR_UNCORRECTABLE_MASK
DECL|BCH_STATUS0_CLR_UNCORRECTABLE_SHIFT|macro|BCH_STATUS0_CLR_UNCORRECTABLE_SHIFT
DECL|BCH_STATUS0_CLR|macro|BCH_STATUS0_CLR
DECL|BCH_STATUS0_COMPLETED_CE_MASK|macro|BCH_STATUS0_COMPLETED_CE_MASK
DECL|BCH_STATUS0_COMPLETED_CE_SHIFT|macro|BCH_STATUS0_COMPLETED_CE_SHIFT
DECL|BCH_STATUS0_COMPLETED_CE|macro|BCH_STATUS0_COMPLETED_CE
DECL|BCH_STATUS0_CORRECTED_MASK|macro|BCH_STATUS0_CORRECTED_MASK
DECL|BCH_STATUS0_CORRECTED_SHIFT|macro|BCH_STATUS0_CORRECTED_SHIFT
DECL|BCH_STATUS0_HANDLE_MASK|macro|BCH_STATUS0_HANDLE_MASK
DECL|BCH_STATUS0_HANDLE_SHIFT|macro|BCH_STATUS0_HANDLE_SHIFT
DECL|BCH_STATUS0_HANDLE|macro|BCH_STATUS0_HANDLE
DECL|BCH_STATUS0_REG|macro|BCH_STATUS0_REG
DECL|BCH_STATUS0_RSVD0_MASK|macro|BCH_STATUS0_RSVD0_MASK
DECL|BCH_STATUS0_RSVD0_SHIFT|macro|BCH_STATUS0_RSVD0_SHIFT
DECL|BCH_STATUS0_RSVD0|macro|BCH_STATUS0_RSVD0
DECL|BCH_STATUS0_RSVD1_MASK|macro|BCH_STATUS0_RSVD1_MASK
DECL|BCH_STATUS0_RSVD1_SHIFT|macro|BCH_STATUS0_RSVD1_SHIFT
DECL|BCH_STATUS0_RSVD1|macro|BCH_STATUS0_RSVD1
DECL|BCH_STATUS0_SET_ALLONES_MASK|macro|BCH_STATUS0_SET_ALLONES_MASK
DECL|BCH_STATUS0_SET_ALLONES_SHIFT|macro|BCH_STATUS0_SET_ALLONES_SHIFT
DECL|BCH_STATUS0_SET_COMPLETED_CE_MASK|macro|BCH_STATUS0_SET_COMPLETED_CE_MASK
DECL|BCH_STATUS0_SET_COMPLETED_CE_SHIFT|macro|BCH_STATUS0_SET_COMPLETED_CE_SHIFT
DECL|BCH_STATUS0_SET_COMPLETED_CE|macro|BCH_STATUS0_SET_COMPLETED_CE
DECL|BCH_STATUS0_SET_CORRECTED_MASK|macro|BCH_STATUS0_SET_CORRECTED_MASK
DECL|BCH_STATUS0_SET_CORRECTED_SHIFT|macro|BCH_STATUS0_SET_CORRECTED_SHIFT
DECL|BCH_STATUS0_SET_HANDLE_MASK|macro|BCH_STATUS0_SET_HANDLE_MASK
DECL|BCH_STATUS0_SET_HANDLE_SHIFT|macro|BCH_STATUS0_SET_HANDLE_SHIFT
DECL|BCH_STATUS0_SET_HANDLE|macro|BCH_STATUS0_SET_HANDLE
DECL|BCH_STATUS0_SET_REG|macro|BCH_STATUS0_SET_REG
DECL|BCH_STATUS0_SET_RSVD0_MASK|macro|BCH_STATUS0_SET_RSVD0_MASK
DECL|BCH_STATUS0_SET_RSVD0_SHIFT|macro|BCH_STATUS0_SET_RSVD0_SHIFT
DECL|BCH_STATUS0_SET_RSVD0|macro|BCH_STATUS0_SET_RSVD0
DECL|BCH_STATUS0_SET_RSVD1_MASK|macro|BCH_STATUS0_SET_RSVD1_MASK
DECL|BCH_STATUS0_SET_RSVD1_SHIFT|macro|BCH_STATUS0_SET_RSVD1_SHIFT
DECL|BCH_STATUS0_SET_RSVD1|macro|BCH_STATUS0_SET_RSVD1
DECL|BCH_STATUS0_SET_STATUS_BLK0_MASK|macro|BCH_STATUS0_SET_STATUS_BLK0_MASK
DECL|BCH_STATUS0_SET_STATUS_BLK0_SHIFT|macro|BCH_STATUS0_SET_STATUS_BLK0_SHIFT
DECL|BCH_STATUS0_SET_STATUS_BLK0|macro|BCH_STATUS0_SET_STATUS_BLK0
DECL|BCH_STATUS0_SET_UNCORRECTABLE_MASK|macro|BCH_STATUS0_SET_UNCORRECTABLE_MASK
DECL|BCH_STATUS0_SET_UNCORRECTABLE_SHIFT|macro|BCH_STATUS0_SET_UNCORRECTABLE_SHIFT
DECL|BCH_STATUS0_SET|macro|BCH_STATUS0_SET
DECL|BCH_STATUS0_STATUS_BLK0_MASK|macro|BCH_STATUS0_STATUS_BLK0_MASK
DECL|BCH_STATUS0_STATUS_BLK0_SHIFT|macro|BCH_STATUS0_STATUS_BLK0_SHIFT
DECL|BCH_STATUS0_STATUS_BLK0|macro|BCH_STATUS0_STATUS_BLK0
DECL|BCH_STATUS0_TOG_ALLONES_MASK|macro|BCH_STATUS0_TOG_ALLONES_MASK
DECL|BCH_STATUS0_TOG_ALLONES_SHIFT|macro|BCH_STATUS0_TOG_ALLONES_SHIFT
DECL|BCH_STATUS0_TOG_COMPLETED_CE_MASK|macro|BCH_STATUS0_TOG_COMPLETED_CE_MASK
DECL|BCH_STATUS0_TOG_COMPLETED_CE_SHIFT|macro|BCH_STATUS0_TOG_COMPLETED_CE_SHIFT
DECL|BCH_STATUS0_TOG_COMPLETED_CE|macro|BCH_STATUS0_TOG_COMPLETED_CE
DECL|BCH_STATUS0_TOG_CORRECTED_MASK|macro|BCH_STATUS0_TOG_CORRECTED_MASK
DECL|BCH_STATUS0_TOG_CORRECTED_SHIFT|macro|BCH_STATUS0_TOG_CORRECTED_SHIFT
DECL|BCH_STATUS0_TOG_HANDLE_MASK|macro|BCH_STATUS0_TOG_HANDLE_MASK
DECL|BCH_STATUS0_TOG_HANDLE_SHIFT|macro|BCH_STATUS0_TOG_HANDLE_SHIFT
DECL|BCH_STATUS0_TOG_HANDLE|macro|BCH_STATUS0_TOG_HANDLE
DECL|BCH_STATUS0_TOG_REG|macro|BCH_STATUS0_TOG_REG
DECL|BCH_STATUS0_TOG_RSVD0_MASK|macro|BCH_STATUS0_TOG_RSVD0_MASK
DECL|BCH_STATUS0_TOG_RSVD0_SHIFT|macro|BCH_STATUS0_TOG_RSVD0_SHIFT
DECL|BCH_STATUS0_TOG_RSVD0|macro|BCH_STATUS0_TOG_RSVD0
DECL|BCH_STATUS0_TOG_RSVD1_MASK|macro|BCH_STATUS0_TOG_RSVD1_MASK
DECL|BCH_STATUS0_TOG_RSVD1_SHIFT|macro|BCH_STATUS0_TOG_RSVD1_SHIFT
DECL|BCH_STATUS0_TOG_RSVD1|macro|BCH_STATUS0_TOG_RSVD1
DECL|BCH_STATUS0_TOG_STATUS_BLK0_MASK|macro|BCH_STATUS0_TOG_STATUS_BLK0_MASK
DECL|BCH_STATUS0_TOG_STATUS_BLK0_SHIFT|macro|BCH_STATUS0_TOG_STATUS_BLK0_SHIFT
DECL|BCH_STATUS0_TOG_STATUS_BLK0|macro|BCH_STATUS0_TOG_STATUS_BLK0
DECL|BCH_STATUS0_TOG_UNCORRECTABLE_MASK|macro|BCH_STATUS0_TOG_UNCORRECTABLE_MASK
DECL|BCH_STATUS0_TOG_UNCORRECTABLE_SHIFT|macro|BCH_STATUS0_TOG_UNCORRECTABLE_SHIFT
DECL|BCH_STATUS0_TOG|macro|BCH_STATUS0_TOG
DECL|BCH_STATUS0_UNCORRECTABLE_MASK|macro|BCH_STATUS0_UNCORRECTABLE_MASK
DECL|BCH_STATUS0_UNCORRECTABLE_SHIFT|macro|BCH_STATUS0_UNCORRECTABLE_SHIFT
DECL|BCH_STATUS0|macro|BCH_STATUS0
DECL|BCH_Type|typedef|} BCH_Type, *BCH_MemMapPtr;
DECL|BCH_VERSION_CLR_MAJOR_MASK|macro|BCH_VERSION_CLR_MAJOR_MASK
DECL|BCH_VERSION_CLR_MAJOR_SHIFT|macro|BCH_VERSION_CLR_MAJOR_SHIFT
DECL|BCH_VERSION_CLR_MAJOR|macro|BCH_VERSION_CLR_MAJOR
DECL|BCH_VERSION_CLR_MINOR_MASK|macro|BCH_VERSION_CLR_MINOR_MASK
DECL|BCH_VERSION_CLR_MINOR_SHIFT|macro|BCH_VERSION_CLR_MINOR_SHIFT
DECL|BCH_VERSION_CLR_MINOR|macro|BCH_VERSION_CLR_MINOR
DECL|BCH_VERSION_CLR_REG|macro|BCH_VERSION_CLR_REG
DECL|BCH_VERSION_CLR_STEP_MASK|macro|BCH_VERSION_CLR_STEP_MASK
DECL|BCH_VERSION_CLR_STEP_SHIFT|macro|BCH_VERSION_CLR_STEP_SHIFT
DECL|BCH_VERSION_CLR_STEP|macro|BCH_VERSION_CLR_STEP
DECL|BCH_VERSION_CLR|macro|BCH_VERSION_CLR
DECL|BCH_VERSION_MAJOR_MASK|macro|BCH_VERSION_MAJOR_MASK
DECL|BCH_VERSION_MAJOR_SHIFT|macro|BCH_VERSION_MAJOR_SHIFT
DECL|BCH_VERSION_MAJOR|macro|BCH_VERSION_MAJOR
DECL|BCH_VERSION_MINOR_MASK|macro|BCH_VERSION_MINOR_MASK
DECL|BCH_VERSION_MINOR_SHIFT|macro|BCH_VERSION_MINOR_SHIFT
DECL|BCH_VERSION_MINOR|macro|BCH_VERSION_MINOR
DECL|BCH_VERSION_REG|macro|BCH_VERSION_REG
DECL|BCH_VERSION_SET_MAJOR_MASK|macro|BCH_VERSION_SET_MAJOR_MASK
DECL|BCH_VERSION_SET_MAJOR_SHIFT|macro|BCH_VERSION_SET_MAJOR_SHIFT
DECL|BCH_VERSION_SET_MAJOR|macro|BCH_VERSION_SET_MAJOR
DECL|BCH_VERSION_SET_MINOR_MASK|macro|BCH_VERSION_SET_MINOR_MASK
DECL|BCH_VERSION_SET_MINOR_SHIFT|macro|BCH_VERSION_SET_MINOR_SHIFT
DECL|BCH_VERSION_SET_MINOR|macro|BCH_VERSION_SET_MINOR
DECL|BCH_VERSION_SET_REG|macro|BCH_VERSION_SET_REG
DECL|BCH_VERSION_SET_STEP_MASK|macro|BCH_VERSION_SET_STEP_MASK
DECL|BCH_VERSION_SET_STEP_SHIFT|macro|BCH_VERSION_SET_STEP_SHIFT
DECL|BCH_VERSION_SET_STEP|macro|BCH_VERSION_SET_STEP
DECL|BCH_VERSION_SET|macro|BCH_VERSION_SET
DECL|BCH_VERSION_STEP_MASK|macro|BCH_VERSION_STEP_MASK
DECL|BCH_VERSION_STEP_SHIFT|macro|BCH_VERSION_STEP_SHIFT
DECL|BCH_VERSION_STEP|macro|BCH_VERSION_STEP
DECL|BCH_VERSION_TOG_MAJOR_MASK|macro|BCH_VERSION_TOG_MAJOR_MASK
DECL|BCH_VERSION_TOG_MAJOR_SHIFT|macro|BCH_VERSION_TOG_MAJOR_SHIFT
DECL|BCH_VERSION_TOG_MAJOR|macro|BCH_VERSION_TOG_MAJOR
DECL|BCH_VERSION_TOG_MINOR_MASK|macro|BCH_VERSION_TOG_MINOR_MASK
DECL|BCH_VERSION_TOG_MINOR_SHIFT|macro|BCH_VERSION_TOG_MINOR_SHIFT
DECL|BCH_VERSION_TOG_MINOR|macro|BCH_VERSION_TOG_MINOR
DECL|BCH_VERSION_TOG_REG|macro|BCH_VERSION_TOG_REG
DECL|BCH_VERSION_TOG_STEP_MASK|macro|BCH_VERSION_TOG_STEP_MASK
DECL|BCH_VERSION_TOG_STEP_SHIFT|macro|BCH_VERSION_TOG_STEP_SHIFT
DECL|BCH_VERSION_TOG_STEP|macro|BCH_VERSION_TOG_STEP
DECL|BCH_VERSION_TOG|macro|BCH_VERSION_TOG
DECL|BCH_VERSION|macro|BCH_VERSION
DECL|BCH|macro|BCH
DECL|BFGENCR|member|__IO uint32_t BFGENCR; /**< Buffer Generic Configuration Register, offset: 0x20 */
DECL|BGT|member|__IO uint32_t BGT; /**< SIM Block Guard Time Register, offset: 0x64 */
DECL|BLK_ATT|member|__IO uint32_t BLK_ATT; /**< Block Attributes, offset: 0x4 */
DECL|BLOCKNAME_CLR|member|__I uint32_t BLOCKNAME_CLR; /**< Block Name Register, offset: 0x158 */
DECL|BLOCKNAME_SET|member|__I uint32_t BLOCKNAME_SET; /**< Block Name Register, offset: 0x154 */
DECL|BLOCKNAME_TOG|member|__I uint32_t BLOCKNAME_TOG; /**< Block Name Register, offset: 0x15C */
DECL|BLOCKNAME|member|__I uint32_t BLOCKNAME; /**< Block Name Register, offset: 0x150 */
DECL|BM_ERROR_STAT|member|__IO uint32_t BM_ERROR_STAT; /**< Bus Master Error Status Register, offset: 0x190 */
DECL|BOOT_CFG0|member|__IO uint32_t BOOT_CFG0; /**< Value of OTP Bank1 Word3 (Boot Configuration Information), offset: 0x470 */
DECL|BOOT_CFG1|member|__IO uint32_t BOOT_CFG1; /**< Value of OTP Bank2 Word0 (Boot Configuration Information), offset: 0x480 */
DECL|BOOT_CFG2|member|__IO uint32_t BOOT_CFG2; /**< Value of OTP Bank2 Word1 (Boot Configuration Information), offset: 0x490 */
DECL|BOOT_CFG3|member|__IO uint32_t BOOT_CFG3; /**< Value of OTP Bank2 Word2 (Boot Configuration Information), offset: 0x4A0 */
DECL|BOOT_CFG4|member|__IO uint32_t BOOT_CFG4; /**< Value of OTP Bank2 Word3 (BOOT Configuration Information), offset: 0x4B0 */
DECL|BUF0CR|member|__IO uint32_t BUF0CR; /**< Buffer0 Configuration Register, offset: 0x10 */
DECL|BUF0IND|member|__IO uint32_t BUF0IND; /**< Buffer0 Top Index Register, offset: 0x30 */
DECL|BUF1CR|member|__IO uint32_t BUF1CR; /**< Buffer1 Configuration Register, offset: 0x14 */
DECL|BUF1IND|member|__IO uint32_t BUF1IND; /**< Buffer1 Top Index Register, offset: 0x34 */
DECL|BUF2CR|member|__IO uint32_t BUF2CR; /**< Buffer2 Configuration Register, offset: 0x18 */
DECL|BUF2IND|member|__IO uint32_t BUF2IND; /**< Buffer2 Top Index Register, offset: 0x38 */
DECL|BUF3CR|member|__IO uint32_t BUF3CR; /**< Buffer3 Configuration Register, offset: 0x1C */
DECL|BURSTSIZE|member|__IO uint32_t BURSTSIZE; /**< Programmable Burst Size, offset: 0x160 */
DECL|BWT_H|member|__IO uint32_t BWT_H; /**< SIM Block Wait Time Register HIGH, offset: 0x68 */
DECL|BWT|member|__IO uint32_t BWT; /**< SIM Block Wait Time Register, offset: 0x60 */
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /**< Cortex-M4 Bus Fault Interrupt */
DECL|CAAM_ERROR_IRQn|enumerator|CAAM_ERROR_IRQn = 106, /**< WRAPPER CAAM interrupt queue for JQ */
DECL|CAAM_QUEUE_IRQn|enumerator|CAAM_QUEUE_IRQn = 105, /**< WRAPPER CAAM interrupt queue for JQ */
DECL|CAAM_WRAPPER1_IRQn|enumerator|CAAM_WRAPPER1_IRQn = 114, /**< CAAM interrupt queue for JQ */
DECL|CAAM_WRAPPER2_IRQn|enumerator|CAAM_WRAPPER2_IRQn = 115, /**< Recoverable error interrupt */
DECL|CAN1_BASE_PTR|macro|CAN1_BASE_PTR
DECL|CAN1_BASE|macro|CAN1_BASE
DECL|CAN1_CRCR|macro|CAN1_CRCR
DECL|CAN1_CS0|macro|CAN1_CS0
DECL|CAN1_CS10|macro|CAN1_CS10
DECL|CAN1_CS11|macro|CAN1_CS11
DECL|CAN1_CS12|macro|CAN1_CS12
DECL|CAN1_CS13|macro|CAN1_CS13
DECL|CAN1_CS14|macro|CAN1_CS14
DECL|CAN1_CS15|macro|CAN1_CS15
DECL|CAN1_CS16|macro|CAN1_CS16
DECL|CAN1_CS17|macro|CAN1_CS17
DECL|CAN1_CS18|macro|CAN1_CS18
DECL|CAN1_CS19|macro|CAN1_CS19
DECL|CAN1_CS1|macro|CAN1_CS1
DECL|CAN1_CS20|macro|CAN1_CS20
DECL|CAN1_CS21|macro|CAN1_CS21
DECL|CAN1_CS22|macro|CAN1_CS22
DECL|CAN1_CS23|macro|CAN1_CS23
DECL|CAN1_CS24|macro|CAN1_CS24
DECL|CAN1_CS25|macro|CAN1_CS25
DECL|CAN1_CS26|macro|CAN1_CS26
DECL|CAN1_CS27|macro|CAN1_CS27
DECL|CAN1_CS28|macro|CAN1_CS28
DECL|CAN1_CS29|macro|CAN1_CS29
DECL|CAN1_CS2|macro|CAN1_CS2
DECL|CAN1_CS30|macro|CAN1_CS30
DECL|CAN1_CS31|macro|CAN1_CS31
DECL|CAN1_CS32|macro|CAN1_CS32
DECL|CAN1_CS33|macro|CAN1_CS33
DECL|CAN1_CS34|macro|CAN1_CS34
DECL|CAN1_CS35|macro|CAN1_CS35
DECL|CAN1_CS36|macro|CAN1_CS36
DECL|CAN1_CS37|macro|CAN1_CS37
DECL|CAN1_CS38|macro|CAN1_CS38
DECL|CAN1_CS39|macro|CAN1_CS39
DECL|CAN1_CS3|macro|CAN1_CS3
DECL|CAN1_CS40|macro|CAN1_CS40
DECL|CAN1_CS41|macro|CAN1_CS41
DECL|CAN1_CS42|macro|CAN1_CS42
DECL|CAN1_CS43|macro|CAN1_CS43
DECL|CAN1_CS44|macro|CAN1_CS44
DECL|CAN1_CS45|macro|CAN1_CS45
DECL|CAN1_CS46|macro|CAN1_CS46
DECL|CAN1_CS47|macro|CAN1_CS47
DECL|CAN1_CS48|macro|CAN1_CS48
DECL|CAN1_CS49|macro|CAN1_CS49
DECL|CAN1_CS4|macro|CAN1_CS4
DECL|CAN1_CS50|macro|CAN1_CS50
DECL|CAN1_CS51|macro|CAN1_CS51
DECL|CAN1_CS52|macro|CAN1_CS52
DECL|CAN1_CS53|macro|CAN1_CS53
DECL|CAN1_CS54|macro|CAN1_CS54
DECL|CAN1_CS55|macro|CAN1_CS55
DECL|CAN1_CS56|macro|CAN1_CS56
DECL|CAN1_CS57|macro|CAN1_CS57
DECL|CAN1_CS58|macro|CAN1_CS58
DECL|CAN1_CS59|macro|CAN1_CS59
DECL|CAN1_CS5|macro|CAN1_CS5
DECL|CAN1_CS60|macro|CAN1_CS60
DECL|CAN1_CS61|macro|CAN1_CS61
DECL|CAN1_CS62|macro|CAN1_CS62
DECL|CAN1_CS63|macro|CAN1_CS63
DECL|CAN1_CS6|macro|CAN1_CS6
DECL|CAN1_CS7|macro|CAN1_CS7
DECL|CAN1_CS8|macro|CAN1_CS8
DECL|CAN1_CS9|macro|CAN1_CS9
DECL|CAN1_CS|macro|CAN1_CS
DECL|CAN1_CTRL1|macro|CAN1_CTRL1
DECL|CAN1_CTRL2|macro|CAN1_CTRL2
DECL|CAN1_ECR|macro|CAN1_ECR
DECL|CAN1_ESR1|macro|CAN1_ESR1
DECL|CAN1_ESR2|macro|CAN1_ESR2
DECL|CAN1_GFWR|macro|CAN1_GFWR
DECL|CAN1_ID0|macro|CAN1_ID0
DECL|CAN1_ID10|macro|CAN1_ID10
DECL|CAN1_ID11|macro|CAN1_ID11
DECL|CAN1_ID12|macro|CAN1_ID12
DECL|CAN1_ID13|macro|CAN1_ID13
DECL|CAN1_ID14|macro|CAN1_ID14
DECL|CAN1_ID15|macro|CAN1_ID15
DECL|CAN1_ID16|macro|CAN1_ID16
DECL|CAN1_ID17|macro|CAN1_ID17
DECL|CAN1_ID18|macro|CAN1_ID18
DECL|CAN1_ID19|macro|CAN1_ID19
DECL|CAN1_ID1|macro|CAN1_ID1
DECL|CAN1_ID20|macro|CAN1_ID20
DECL|CAN1_ID21|macro|CAN1_ID21
DECL|CAN1_ID22|macro|CAN1_ID22
DECL|CAN1_ID23|macro|CAN1_ID23
DECL|CAN1_ID24|macro|CAN1_ID24
DECL|CAN1_ID25|macro|CAN1_ID25
DECL|CAN1_ID26|macro|CAN1_ID26
DECL|CAN1_ID27|macro|CAN1_ID27
DECL|CAN1_ID28|macro|CAN1_ID28
DECL|CAN1_ID29|macro|CAN1_ID29
DECL|CAN1_ID2|macro|CAN1_ID2
DECL|CAN1_ID30|macro|CAN1_ID30
DECL|CAN1_ID31|macro|CAN1_ID31
DECL|CAN1_ID32|macro|CAN1_ID32
DECL|CAN1_ID33|macro|CAN1_ID33
DECL|CAN1_ID34|macro|CAN1_ID34
DECL|CAN1_ID35|macro|CAN1_ID35
DECL|CAN1_ID36|macro|CAN1_ID36
DECL|CAN1_ID37|macro|CAN1_ID37
DECL|CAN1_ID38|macro|CAN1_ID38
DECL|CAN1_ID39|macro|CAN1_ID39
DECL|CAN1_ID3|macro|CAN1_ID3
DECL|CAN1_ID40|macro|CAN1_ID40
DECL|CAN1_ID41|macro|CAN1_ID41
DECL|CAN1_ID42|macro|CAN1_ID42
DECL|CAN1_ID43|macro|CAN1_ID43
DECL|CAN1_ID44|macro|CAN1_ID44
DECL|CAN1_ID45|macro|CAN1_ID45
DECL|CAN1_ID46|macro|CAN1_ID46
DECL|CAN1_ID47|macro|CAN1_ID47
DECL|CAN1_ID48|macro|CAN1_ID48
DECL|CAN1_ID49|macro|CAN1_ID49
DECL|CAN1_ID4|macro|CAN1_ID4
DECL|CAN1_ID50|macro|CAN1_ID50
DECL|CAN1_ID51|macro|CAN1_ID51
DECL|CAN1_ID52|macro|CAN1_ID52
DECL|CAN1_ID53|macro|CAN1_ID53
DECL|CAN1_ID54|macro|CAN1_ID54
DECL|CAN1_ID55|macro|CAN1_ID55
DECL|CAN1_ID56|macro|CAN1_ID56
DECL|CAN1_ID57|macro|CAN1_ID57
DECL|CAN1_ID58|macro|CAN1_ID58
DECL|CAN1_ID59|macro|CAN1_ID59
DECL|CAN1_ID5|macro|CAN1_ID5
DECL|CAN1_ID60|macro|CAN1_ID60
DECL|CAN1_ID61|macro|CAN1_ID61
DECL|CAN1_ID62|macro|CAN1_ID62
DECL|CAN1_ID63|macro|CAN1_ID63
DECL|CAN1_ID6|macro|CAN1_ID6
DECL|CAN1_ID7|macro|CAN1_ID7
DECL|CAN1_ID8|macro|CAN1_ID8
DECL|CAN1_ID9|macro|CAN1_ID9
DECL|CAN1_ID|macro|CAN1_ID
DECL|CAN1_IFLAG1|macro|CAN1_IFLAG1
DECL|CAN1_IFLAG2|macro|CAN1_IFLAG2
DECL|CAN1_IMASK1|macro|CAN1_IMASK1
DECL|CAN1_IMASK2|macro|CAN1_IMASK2
DECL|CAN1_MCR|macro|CAN1_MCR
DECL|CAN1_RX14MASK|macro|CAN1_RX14MASK
DECL|CAN1_RX15MASK|macro|CAN1_RX15MASK
DECL|CAN1_RXFGMASK|macro|CAN1_RXFGMASK
DECL|CAN1_RXFIR|macro|CAN1_RXFIR
DECL|CAN1_RXIMR0|macro|CAN1_RXIMR0
DECL|CAN1_RXIMR10|macro|CAN1_RXIMR10
DECL|CAN1_RXIMR11|macro|CAN1_RXIMR11
DECL|CAN1_RXIMR12|macro|CAN1_RXIMR12
DECL|CAN1_RXIMR13|macro|CAN1_RXIMR13
DECL|CAN1_RXIMR14|macro|CAN1_RXIMR14
DECL|CAN1_RXIMR15|macro|CAN1_RXIMR15
DECL|CAN1_RXIMR16|macro|CAN1_RXIMR16
DECL|CAN1_RXIMR17|macro|CAN1_RXIMR17
DECL|CAN1_RXIMR18|macro|CAN1_RXIMR18
DECL|CAN1_RXIMR19|macro|CAN1_RXIMR19
DECL|CAN1_RXIMR1|macro|CAN1_RXIMR1
DECL|CAN1_RXIMR20|macro|CAN1_RXIMR20
DECL|CAN1_RXIMR21|macro|CAN1_RXIMR21
DECL|CAN1_RXIMR22|macro|CAN1_RXIMR22
DECL|CAN1_RXIMR23|macro|CAN1_RXIMR23
DECL|CAN1_RXIMR24|macro|CAN1_RXIMR24
DECL|CAN1_RXIMR25|macro|CAN1_RXIMR25
DECL|CAN1_RXIMR26|macro|CAN1_RXIMR26
DECL|CAN1_RXIMR27|macro|CAN1_RXIMR27
DECL|CAN1_RXIMR28|macro|CAN1_RXIMR28
DECL|CAN1_RXIMR29|macro|CAN1_RXIMR29
DECL|CAN1_RXIMR2|macro|CAN1_RXIMR2
DECL|CAN1_RXIMR30|macro|CAN1_RXIMR30
DECL|CAN1_RXIMR31|macro|CAN1_RXIMR31
DECL|CAN1_RXIMR32|macro|CAN1_RXIMR32
DECL|CAN1_RXIMR33|macro|CAN1_RXIMR33
DECL|CAN1_RXIMR34|macro|CAN1_RXIMR34
DECL|CAN1_RXIMR35|macro|CAN1_RXIMR35
DECL|CAN1_RXIMR36|macro|CAN1_RXIMR36
DECL|CAN1_RXIMR37|macro|CAN1_RXIMR37
DECL|CAN1_RXIMR38|macro|CAN1_RXIMR38
DECL|CAN1_RXIMR39|macro|CAN1_RXIMR39
DECL|CAN1_RXIMR3|macro|CAN1_RXIMR3
DECL|CAN1_RXIMR40|macro|CAN1_RXIMR40
DECL|CAN1_RXIMR41|macro|CAN1_RXIMR41
DECL|CAN1_RXIMR42|macro|CAN1_RXIMR42
DECL|CAN1_RXIMR43|macro|CAN1_RXIMR43
DECL|CAN1_RXIMR44|macro|CAN1_RXIMR44
DECL|CAN1_RXIMR45|macro|CAN1_RXIMR45
DECL|CAN1_RXIMR46|macro|CAN1_RXIMR46
DECL|CAN1_RXIMR47|macro|CAN1_RXIMR47
DECL|CAN1_RXIMR48|macro|CAN1_RXIMR48
DECL|CAN1_RXIMR49|macro|CAN1_RXIMR49
DECL|CAN1_RXIMR4|macro|CAN1_RXIMR4
DECL|CAN1_RXIMR50|macro|CAN1_RXIMR50
DECL|CAN1_RXIMR51|macro|CAN1_RXIMR51
DECL|CAN1_RXIMR52|macro|CAN1_RXIMR52
DECL|CAN1_RXIMR53|macro|CAN1_RXIMR53
DECL|CAN1_RXIMR54|macro|CAN1_RXIMR54
DECL|CAN1_RXIMR55|macro|CAN1_RXIMR55
DECL|CAN1_RXIMR56|macro|CAN1_RXIMR56
DECL|CAN1_RXIMR57|macro|CAN1_RXIMR57
DECL|CAN1_RXIMR58|macro|CAN1_RXIMR58
DECL|CAN1_RXIMR59|macro|CAN1_RXIMR59
DECL|CAN1_RXIMR5|macro|CAN1_RXIMR5
DECL|CAN1_RXIMR60|macro|CAN1_RXIMR60
DECL|CAN1_RXIMR61|macro|CAN1_RXIMR61
DECL|CAN1_RXIMR62|macro|CAN1_RXIMR62
DECL|CAN1_RXIMR63|macro|CAN1_RXIMR63
DECL|CAN1_RXIMR6|macro|CAN1_RXIMR6
DECL|CAN1_RXIMR7|macro|CAN1_RXIMR7
DECL|CAN1_RXIMR8|macro|CAN1_RXIMR8
DECL|CAN1_RXIMR9|macro|CAN1_RXIMR9
DECL|CAN1_RXIMR|macro|CAN1_RXIMR
DECL|CAN1_RXMGMASK|macro|CAN1_RXMGMASK
DECL|CAN1_TIMER|macro|CAN1_TIMER
DECL|CAN1_WORD00|macro|CAN1_WORD00
DECL|CAN1_WORD010|macro|CAN1_WORD010
DECL|CAN1_WORD011|macro|CAN1_WORD011
DECL|CAN1_WORD012|macro|CAN1_WORD012
DECL|CAN1_WORD013|macro|CAN1_WORD013
DECL|CAN1_WORD014|macro|CAN1_WORD014
DECL|CAN1_WORD015|macro|CAN1_WORD015
DECL|CAN1_WORD016|macro|CAN1_WORD016
DECL|CAN1_WORD017|macro|CAN1_WORD017
DECL|CAN1_WORD018|macro|CAN1_WORD018
DECL|CAN1_WORD019|macro|CAN1_WORD019
DECL|CAN1_WORD01|macro|CAN1_WORD01
DECL|CAN1_WORD020|macro|CAN1_WORD020
DECL|CAN1_WORD021|macro|CAN1_WORD021
DECL|CAN1_WORD022|macro|CAN1_WORD022
DECL|CAN1_WORD023|macro|CAN1_WORD023
DECL|CAN1_WORD024|macro|CAN1_WORD024
DECL|CAN1_WORD025|macro|CAN1_WORD025
DECL|CAN1_WORD026|macro|CAN1_WORD026
DECL|CAN1_WORD027|macro|CAN1_WORD027
DECL|CAN1_WORD028|macro|CAN1_WORD028
DECL|CAN1_WORD029|macro|CAN1_WORD029
DECL|CAN1_WORD02|macro|CAN1_WORD02
DECL|CAN1_WORD030|macro|CAN1_WORD030
DECL|CAN1_WORD031|macro|CAN1_WORD031
DECL|CAN1_WORD032|macro|CAN1_WORD032
DECL|CAN1_WORD033|macro|CAN1_WORD033
DECL|CAN1_WORD034|macro|CAN1_WORD034
DECL|CAN1_WORD035|macro|CAN1_WORD035
DECL|CAN1_WORD036|macro|CAN1_WORD036
DECL|CAN1_WORD037|macro|CAN1_WORD037
DECL|CAN1_WORD038|macro|CAN1_WORD038
DECL|CAN1_WORD039|macro|CAN1_WORD039
DECL|CAN1_WORD03|macro|CAN1_WORD03
DECL|CAN1_WORD040|macro|CAN1_WORD040
DECL|CAN1_WORD041|macro|CAN1_WORD041
DECL|CAN1_WORD042|macro|CAN1_WORD042
DECL|CAN1_WORD043|macro|CAN1_WORD043
DECL|CAN1_WORD044|macro|CAN1_WORD044
DECL|CAN1_WORD045|macro|CAN1_WORD045
DECL|CAN1_WORD046|macro|CAN1_WORD046
DECL|CAN1_WORD047|macro|CAN1_WORD047
DECL|CAN1_WORD048|macro|CAN1_WORD048
DECL|CAN1_WORD049|macro|CAN1_WORD049
DECL|CAN1_WORD04|macro|CAN1_WORD04
DECL|CAN1_WORD050|macro|CAN1_WORD050
DECL|CAN1_WORD051|macro|CAN1_WORD051
DECL|CAN1_WORD052|macro|CAN1_WORD052
DECL|CAN1_WORD053|macro|CAN1_WORD053
DECL|CAN1_WORD054|macro|CAN1_WORD054
DECL|CAN1_WORD055|macro|CAN1_WORD055
DECL|CAN1_WORD056|macro|CAN1_WORD056
DECL|CAN1_WORD057|macro|CAN1_WORD057
DECL|CAN1_WORD058|macro|CAN1_WORD058
DECL|CAN1_WORD059|macro|CAN1_WORD059
DECL|CAN1_WORD05|macro|CAN1_WORD05
DECL|CAN1_WORD060|macro|CAN1_WORD060
DECL|CAN1_WORD061|macro|CAN1_WORD061
DECL|CAN1_WORD062|macro|CAN1_WORD062
DECL|CAN1_WORD063|macro|CAN1_WORD063
DECL|CAN1_WORD06|macro|CAN1_WORD06
DECL|CAN1_WORD07|macro|CAN1_WORD07
DECL|CAN1_WORD08|macro|CAN1_WORD08
DECL|CAN1_WORD09|macro|CAN1_WORD09
DECL|CAN1_WORD0|macro|CAN1_WORD0
DECL|CAN1_WORD10|macro|CAN1_WORD10
DECL|CAN1_WORD110|macro|CAN1_WORD110
DECL|CAN1_WORD111|macro|CAN1_WORD111
DECL|CAN1_WORD112|macro|CAN1_WORD112
DECL|CAN1_WORD113|macro|CAN1_WORD113
DECL|CAN1_WORD114|macro|CAN1_WORD114
DECL|CAN1_WORD115|macro|CAN1_WORD115
DECL|CAN1_WORD116|macro|CAN1_WORD116
DECL|CAN1_WORD117|macro|CAN1_WORD117
DECL|CAN1_WORD118|macro|CAN1_WORD118
DECL|CAN1_WORD119|macro|CAN1_WORD119
DECL|CAN1_WORD11|macro|CAN1_WORD11
DECL|CAN1_WORD120|macro|CAN1_WORD120
DECL|CAN1_WORD121|macro|CAN1_WORD121
DECL|CAN1_WORD122|macro|CAN1_WORD122
DECL|CAN1_WORD123|macro|CAN1_WORD123
DECL|CAN1_WORD124|macro|CAN1_WORD124
DECL|CAN1_WORD125|macro|CAN1_WORD125
DECL|CAN1_WORD126|macro|CAN1_WORD126
DECL|CAN1_WORD127|macro|CAN1_WORD127
DECL|CAN1_WORD128|macro|CAN1_WORD128
DECL|CAN1_WORD129|macro|CAN1_WORD129
DECL|CAN1_WORD12|macro|CAN1_WORD12
DECL|CAN1_WORD130|macro|CAN1_WORD130
DECL|CAN1_WORD131|macro|CAN1_WORD131
DECL|CAN1_WORD132|macro|CAN1_WORD132
DECL|CAN1_WORD133|macro|CAN1_WORD133
DECL|CAN1_WORD134|macro|CAN1_WORD134
DECL|CAN1_WORD135|macro|CAN1_WORD135
DECL|CAN1_WORD136|macro|CAN1_WORD136
DECL|CAN1_WORD137|macro|CAN1_WORD137
DECL|CAN1_WORD138|macro|CAN1_WORD138
DECL|CAN1_WORD139|macro|CAN1_WORD139
DECL|CAN1_WORD13|macro|CAN1_WORD13
DECL|CAN1_WORD140|macro|CAN1_WORD140
DECL|CAN1_WORD141|macro|CAN1_WORD141
DECL|CAN1_WORD142|macro|CAN1_WORD142
DECL|CAN1_WORD143|macro|CAN1_WORD143
DECL|CAN1_WORD144|macro|CAN1_WORD144
DECL|CAN1_WORD145|macro|CAN1_WORD145
DECL|CAN1_WORD146|macro|CAN1_WORD146
DECL|CAN1_WORD147|macro|CAN1_WORD147
DECL|CAN1_WORD148|macro|CAN1_WORD148
DECL|CAN1_WORD149|macro|CAN1_WORD149
DECL|CAN1_WORD14|macro|CAN1_WORD14
DECL|CAN1_WORD150|macro|CAN1_WORD150
DECL|CAN1_WORD151|macro|CAN1_WORD151
DECL|CAN1_WORD152|macro|CAN1_WORD152
DECL|CAN1_WORD153|macro|CAN1_WORD153
DECL|CAN1_WORD154|macro|CAN1_WORD154
DECL|CAN1_WORD155|macro|CAN1_WORD155
DECL|CAN1_WORD156|macro|CAN1_WORD156
DECL|CAN1_WORD157|macro|CAN1_WORD157
DECL|CAN1_WORD158|macro|CAN1_WORD158
DECL|CAN1_WORD159|macro|CAN1_WORD159
DECL|CAN1_WORD15|macro|CAN1_WORD15
DECL|CAN1_WORD160|macro|CAN1_WORD160
DECL|CAN1_WORD161|macro|CAN1_WORD161
DECL|CAN1_WORD162|macro|CAN1_WORD162
DECL|CAN1_WORD163|macro|CAN1_WORD163
DECL|CAN1_WORD16|macro|CAN1_WORD16
DECL|CAN1_WORD17|macro|CAN1_WORD17
DECL|CAN1_WORD18|macro|CAN1_WORD18
DECL|CAN1_WORD19|macro|CAN1_WORD19
DECL|CAN1_WORD1|macro|CAN1_WORD1
DECL|CAN1|macro|CAN1
DECL|CAN2_BASE_PTR|macro|CAN2_BASE_PTR
DECL|CAN2_BASE|macro|CAN2_BASE
DECL|CAN2_CRCR|macro|CAN2_CRCR
DECL|CAN2_CS0|macro|CAN2_CS0
DECL|CAN2_CS10|macro|CAN2_CS10
DECL|CAN2_CS11|macro|CAN2_CS11
DECL|CAN2_CS12|macro|CAN2_CS12
DECL|CAN2_CS13|macro|CAN2_CS13
DECL|CAN2_CS14|macro|CAN2_CS14
DECL|CAN2_CS15|macro|CAN2_CS15
DECL|CAN2_CS16|macro|CAN2_CS16
DECL|CAN2_CS17|macro|CAN2_CS17
DECL|CAN2_CS18|macro|CAN2_CS18
DECL|CAN2_CS19|macro|CAN2_CS19
DECL|CAN2_CS1|macro|CAN2_CS1
DECL|CAN2_CS20|macro|CAN2_CS20
DECL|CAN2_CS21|macro|CAN2_CS21
DECL|CAN2_CS22|macro|CAN2_CS22
DECL|CAN2_CS23|macro|CAN2_CS23
DECL|CAN2_CS24|macro|CAN2_CS24
DECL|CAN2_CS25|macro|CAN2_CS25
DECL|CAN2_CS26|macro|CAN2_CS26
DECL|CAN2_CS27|macro|CAN2_CS27
DECL|CAN2_CS28|macro|CAN2_CS28
DECL|CAN2_CS29|macro|CAN2_CS29
DECL|CAN2_CS2|macro|CAN2_CS2
DECL|CAN2_CS30|macro|CAN2_CS30
DECL|CAN2_CS31|macro|CAN2_CS31
DECL|CAN2_CS32|macro|CAN2_CS32
DECL|CAN2_CS33|macro|CAN2_CS33
DECL|CAN2_CS34|macro|CAN2_CS34
DECL|CAN2_CS35|macro|CAN2_CS35
DECL|CAN2_CS36|macro|CAN2_CS36
DECL|CAN2_CS37|macro|CAN2_CS37
DECL|CAN2_CS38|macro|CAN2_CS38
DECL|CAN2_CS39|macro|CAN2_CS39
DECL|CAN2_CS3|macro|CAN2_CS3
DECL|CAN2_CS40|macro|CAN2_CS40
DECL|CAN2_CS41|macro|CAN2_CS41
DECL|CAN2_CS42|macro|CAN2_CS42
DECL|CAN2_CS43|macro|CAN2_CS43
DECL|CAN2_CS44|macro|CAN2_CS44
DECL|CAN2_CS45|macro|CAN2_CS45
DECL|CAN2_CS46|macro|CAN2_CS46
DECL|CAN2_CS47|macro|CAN2_CS47
DECL|CAN2_CS48|macro|CAN2_CS48
DECL|CAN2_CS49|macro|CAN2_CS49
DECL|CAN2_CS4|macro|CAN2_CS4
DECL|CAN2_CS50|macro|CAN2_CS50
DECL|CAN2_CS51|macro|CAN2_CS51
DECL|CAN2_CS52|macro|CAN2_CS52
DECL|CAN2_CS53|macro|CAN2_CS53
DECL|CAN2_CS54|macro|CAN2_CS54
DECL|CAN2_CS55|macro|CAN2_CS55
DECL|CAN2_CS56|macro|CAN2_CS56
DECL|CAN2_CS57|macro|CAN2_CS57
DECL|CAN2_CS58|macro|CAN2_CS58
DECL|CAN2_CS59|macro|CAN2_CS59
DECL|CAN2_CS5|macro|CAN2_CS5
DECL|CAN2_CS60|macro|CAN2_CS60
DECL|CAN2_CS61|macro|CAN2_CS61
DECL|CAN2_CS62|macro|CAN2_CS62
DECL|CAN2_CS63|macro|CAN2_CS63
DECL|CAN2_CS6|macro|CAN2_CS6
DECL|CAN2_CS7|macro|CAN2_CS7
DECL|CAN2_CS8|macro|CAN2_CS8
DECL|CAN2_CS9|macro|CAN2_CS9
DECL|CAN2_CS|macro|CAN2_CS
DECL|CAN2_CTRL1|macro|CAN2_CTRL1
DECL|CAN2_CTRL2|macro|CAN2_CTRL2
DECL|CAN2_ECR|macro|CAN2_ECR
DECL|CAN2_ESR1|macro|CAN2_ESR1
DECL|CAN2_ESR2|macro|CAN2_ESR2
DECL|CAN2_GFWR|macro|CAN2_GFWR
DECL|CAN2_ID0|macro|CAN2_ID0
DECL|CAN2_ID10|macro|CAN2_ID10
DECL|CAN2_ID11|macro|CAN2_ID11
DECL|CAN2_ID12|macro|CAN2_ID12
DECL|CAN2_ID13|macro|CAN2_ID13
DECL|CAN2_ID14|macro|CAN2_ID14
DECL|CAN2_ID15|macro|CAN2_ID15
DECL|CAN2_ID16|macro|CAN2_ID16
DECL|CAN2_ID17|macro|CAN2_ID17
DECL|CAN2_ID18|macro|CAN2_ID18
DECL|CAN2_ID19|macro|CAN2_ID19
DECL|CAN2_ID1|macro|CAN2_ID1
DECL|CAN2_ID20|macro|CAN2_ID20
DECL|CAN2_ID21|macro|CAN2_ID21
DECL|CAN2_ID22|macro|CAN2_ID22
DECL|CAN2_ID23|macro|CAN2_ID23
DECL|CAN2_ID24|macro|CAN2_ID24
DECL|CAN2_ID25|macro|CAN2_ID25
DECL|CAN2_ID26|macro|CAN2_ID26
DECL|CAN2_ID27|macro|CAN2_ID27
DECL|CAN2_ID28|macro|CAN2_ID28
DECL|CAN2_ID29|macro|CAN2_ID29
DECL|CAN2_ID2|macro|CAN2_ID2
DECL|CAN2_ID30|macro|CAN2_ID30
DECL|CAN2_ID31|macro|CAN2_ID31
DECL|CAN2_ID32|macro|CAN2_ID32
DECL|CAN2_ID33|macro|CAN2_ID33
DECL|CAN2_ID34|macro|CAN2_ID34
DECL|CAN2_ID35|macro|CAN2_ID35
DECL|CAN2_ID36|macro|CAN2_ID36
DECL|CAN2_ID37|macro|CAN2_ID37
DECL|CAN2_ID38|macro|CAN2_ID38
DECL|CAN2_ID39|macro|CAN2_ID39
DECL|CAN2_ID3|macro|CAN2_ID3
DECL|CAN2_ID40|macro|CAN2_ID40
DECL|CAN2_ID41|macro|CAN2_ID41
DECL|CAN2_ID42|macro|CAN2_ID42
DECL|CAN2_ID43|macro|CAN2_ID43
DECL|CAN2_ID44|macro|CAN2_ID44
DECL|CAN2_ID45|macro|CAN2_ID45
DECL|CAN2_ID46|macro|CAN2_ID46
DECL|CAN2_ID47|macro|CAN2_ID47
DECL|CAN2_ID48|macro|CAN2_ID48
DECL|CAN2_ID49|macro|CAN2_ID49
DECL|CAN2_ID4|macro|CAN2_ID4
DECL|CAN2_ID50|macro|CAN2_ID50
DECL|CAN2_ID51|macro|CAN2_ID51
DECL|CAN2_ID52|macro|CAN2_ID52
DECL|CAN2_ID53|macro|CAN2_ID53
DECL|CAN2_ID54|macro|CAN2_ID54
DECL|CAN2_ID55|macro|CAN2_ID55
DECL|CAN2_ID56|macro|CAN2_ID56
DECL|CAN2_ID57|macro|CAN2_ID57
DECL|CAN2_ID58|macro|CAN2_ID58
DECL|CAN2_ID59|macro|CAN2_ID59
DECL|CAN2_ID5|macro|CAN2_ID5
DECL|CAN2_ID60|macro|CAN2_ID60
DECL|CAN2_ID61|macro|CAN2_ID61
DECL|CAN2_ID62|macro|CAN2_ID62
DECL|CAN2_ID63|macro|CAN2_ID63
DECL|CAN2_ID6|macro|CAN2_ID6
DECL|CAN2_ID7|macro|CAN2_ID7
DECL|CAN2_ID8|macro|CAN2_ID8
DECL|CAN2_ID9|macro|CAN2_ID9
DECL|CAN2_ID|macro|CAN2_ID
DECL|CAN2_IFLAG1|macro|CAN2_IFLAG1
DECL|CAN2_IFLAG2|macro|CAN2_IFLAG2
DECL|CAN2_IMASK1|macro|CAN2_IMASK1
DECL|CAN2_IMASK2|macro|CAN2_IMASK2
DECL|CAN2_MCR|macro|CAN2_MCR
DECL|CAN2_RX14MASK|macro|CAN2_RX14MASK
DECL|CAN2_RX15MASK|macro|CAN2_RX15MASK
DECL|CAN2_RXFGMASK|macro|CAN2_RXFGMASK
DECL|CAN2_RXFIR|macro|CAN2_RXFIR
DECL|CAN2_RXIMR0|macro|CAN2_RXIMR0
DECL|CAN2_RXIMR10|macro|CAN2_RXIMR10
DECL|CAN2_RXIMR11|macro|CAN2_RXIMR11
DECL|CAN2_RXIMR12|macro|CAN2_RXIMR12
DECL|CAN2_RXIMR13|macro|CAN2_RXIMR13
DECL|CAN2_RXIMR14|macro|CAN2_RXIMR14
DECL|CAN2_RXIMR15|macro|CAN2_RXIMR15
DECL|CAN2_RXIMR16|macro|CAN2_RXIMR16
DECL|CAN2_RXIMR17|macro|CAN2_RXIMR17
DECL|CAN2_RXIMR18|macro|CAN2_RXIMR18
DECL|CAN2_RXIMR19|macro|CAN2_RXIMR19
DECL|CAN2_RXIMR1|macro|CAN2_RXIMR1
DECL|CAN2_RXIMR20|macro|CAN2_RXIMR20
DECL|CAN2_RXIMR21|macro|CAN2_RXIMR21
DECL|CAN2_RXIMR22|macro|CAN2_RXIMR22
DECL|CAN2_RXIMR23|macro|CAN2_RXIMR23
DECL|CAN2_RXIMR24|macro|CAN2_RXIMR24
DECL|CAN2_RXIMR25|macro|CAN2_RXIMR25
DECL|CAN2_RXIMR26|macro|CAN2_RXIMR26
DECL|CAN2_RXIMR27|macro|CAN2_RXIMR27
DECL|CAN2_RXIMR28|macro|CAN2_RXIMR28
DECL|CAN2_RXIMR29|macro|CAN2_RXIMR29
DECL|CAN2_RXIMR2|macro|CAN2_RXIMR2
DECL|CAN2_RXIMR30|macro|CAN2_RXIMR30
DECL|CAN2_RXIMR31|macro|CAN2_RXIMR31
DECL|CAN2_RXIMR32|macro|CAN2_RXIMR32
DECL|CAN2_RXIMR33|macro|CAN2_RXIMR33
DECL|CAN2_RXIMR34|macro|CAN2_RXIMR34
DECL|CAN2_RXIMR35|macro|CAN2_RXIMR35
DECL|CAN2_RXIMR36|macro|CAN2_RXIMR36
DECL|CAN2_RXIMR37|macro|CAN2_RXIMR37
DECL|CAN2_RXIMR38|macro|CAN2_RXIMR38
DECL|CAN2_RXIMR39|macro|CAN2_RXIMR39
DECL|CAN2_RXIMR3|macro|CAN2_RXIMR3
DECL|CAN2_RXIMR40|macro|CAN2_RXIMR40
DECL|CAN2_RXIMR41|macro|CAN2_RXIMR41
DECL|CAN2_RXIMR42|macro|CAN2_RXIMR42
DECL|CAN2_RXIMR43|macro|CAN2_RXIMR43
DECL|CAN2_RXIMR44|macro|CAN2_RXIMR44
DECL|CAN2_RXIMR45|macro|CAN2_RXIMR45
DECL|CAN2_RXIMR46|macro|CAN2_RXIMR46
DECL|CAN2_RXIMR47|macro|CAN2_RXIMR47
DECL|CAN2_RXIMR48|macro|CAN2_RXIMR48
DECL|CAN2_RXIMR49|macro|CAN2_RXIMR49
DECL|CAN2_RXIMR4|macro|CAN2_RXIMR4
DECL|CAN2_RXIMR50|macro|CAN2_RXIMR50
DECL|CAN2_RXIMR51|macro|CAN2_RXIMR51
DECL|CAN2_RXIMR52|macro|CAN2_RXIMR52
DECL|CAN2_RXIMR53|macro|CAN2_RXIMR53
DECL|CAN2_RXIMR54|macro|CAN2_RXIMR54
DECL|CAN2_RXIMR55|macro|CAN2_RXIMR55
DECL|CAN2_RXIMR56|macro|CAN2_RXIMR56
DECL|CAN2_RXIMR57|macro|CAN2_RXIMR57
DECL|CAN2_RXIMR58|macro|CAN2_RXIMR58
DECL|CAN2_RXIMR59|macro|CAN2_RXIMR59
DECL|CAN2_RXIMR5|macro|CAN2_RXIMR5
DECL|CAN2_RXIMR60|macro|CAN2_RXIMR60
DECL|CAN2_RXIMR61|macro|CAN2_RXIMR61
DECL|CAN2_RXIMR62|macro|CAN2_RXIMR62
DECL|CAN2_RXIMR63|macro|CAN2_RXIMR63
DECL|CAN2_RXIMR6|macro|CAN2_RXIMR6
DECL|CAN2_RXIMR7|macro|CAN2_RXIMR7
DECL|CAN2_RXIMR8|macro|CAN2_RXIMR8
DECL|CAN2_RXIMR9|macro|CAN2_RXIMR9
DECL|CAN2_RXIMR|macro|CAN2_RXIMR
DECL|CAN2_RXMGMASK|macro|CAN2_RXMGMASK
DECL|CAN2_TIMER|macro|CAN2_TIMER
DECL|CAN2_WORD00|macro|CAN2_WORD00
DECL|CAN2_WORD010|macro|CAN2_WORD010
DECL|CAN2_WORD011|macro|CAN2_WORD011
DECL|CAN2_WORD012|macro|CAN2_WORD012
DECL|CAN2_WORD013|macro|CAN2_WORD013
DECL|CAN2_WORD014|macro|CAN2_WORD014
DECL|CAN2_WORD015|macro|CAN2_WORD015
DECL|CAN2_WORD016|macro|CAN2_WORD016
DECL|CAN2_WORD017|macro|CAN2_WORD017
DECL|CAN2_WORD018|macro|CAN2_WORD018
DECL|CAN2_WORD019|macro|CAN2_WORD019
DECL|CAN2_WORD01|macro|CAN2_WORD01
DECL|CAN2_WORD020|macro|CAN2_WORD020
DECL|CAN2_WORD021|macro|CAN2_WORD021
DECL|CAN2_WORD022|macro|CAN2_WORD022
DECL|CAN2_WORD023|macro|CAN2_WORD023
DECL|CAN2_WORD024|macro|CAN2_WORD024
DECL|CAN2_WORD025|macro|CAN2_WORD025
DECL|CAN2_WORD026|macro|CAN2_WORD026
DECL|CAN2_WORD027|macro|CAN2_WORD027
DECL|CAN2_WORD028|macro|CAN2_WORD028
DECL|CAN2_WORD029|macro|CAN2_WORD029
DECL|CAN2_WORD02|macro|CAN2_WORD02
DECL|CAN2_WORD030|macro|CAN2_WORD030
DECL|CAN2_WORD031|macro|CAN2_WORD031
DECL|CAN2_WORD032|macro|CAN2_WORD032
DECL|CAN2_WORD033|macro|CAN2_WORD033
DECL|CAN2_WORD034|macro|CAN2_WORD034
DECL|CAN2_WORD035|macro|CAN2_WORD035
DECL|CAN2_WORD036|macro|CAN2_WORD036
DECL|CAN2_WORD037|macro|CAN2_WORD037
DECL|CAN2_WORD038|macro|CAN2_WORD038
DECL|CAN2_WORD039|macro|CAN2_WORD039
DECL|CAN2_WORD03|macro|CAN2_WORD03
DECL|CAN2_WORD040|macro|CAN2_WORD040
DECL|CAN2_WORD041|macro|CAN2_WORD041
DECL|CAN2_WORD042|macro|CAN2_WORD042
DECL|CAN2_WORD043|macro|CAN2_WORD043
DECL|CAN2_WORD044|macro|CAN2_WORD044
DECL|CAN2_WORD045|macro|CAN2_WORD045
DECL|CAN2_WORD046|macro|CAN2_WORD046
DECL|CAN2_WORD047|macro|CAN2_WORD047
DECL|CAN2_WORD048|macro|CAN2_WORD048
DECL|CAN2_WORD049|macro|CAN2_WORD049
DECL|CAN2_WORD04|macro|CAN2_WORD04
DECL|CAN2_WORD050|macro|CAN2_WORD050
DECL|CAN2_WORD051|macro|CAN2_WORD051
DECL|CAN2_WORD052|macro|CAN2_WORD052
DECL|CAN2_WORD053|macro|CAN2_WORD053
DECL|CAN2_WORD054|macro|CAN2_WORD054
DECL|CAN2_WORD055|macro|CAN2_WORD055
DECL|CAN2_WORD056|macro|CAN2_WORD056
DECL|CAN2_WORD057|macro|CAN2_WORD057
DECL|CAN2_WORD058|macro|CAN2_WORD058
DECL|CAN2_WORD059|macro|CAN2_WORD059
DECL|CAN2_WORD05|macro|CAN2_WORD05
DECL|CAN2_WORD060|macro|CAN2_WORD060
DECL|CAN2_WORD061|macro|CAN2_WORD061
DECL|CAN2_WORD062|macro|CAN2_WORD062
DECL|CAN2_WORD063|macro|CAN2_WORD063
DECL|CAN2_WORD06|macro|CAN2_WORD06
DECL|CAN2_WORD07|macro|CAN2_WORD07
DECL|CAN2_WORD08|macro|CAN2_WORD08
DECL|CAN2_WORD09|macro|CAN2_WORD09
DECL|CAN2_WORD0|macro|CAN2_WORD0
DECL|CAN2_WORD10|macro|CAN2_WORD10
DECL|CAN2_WORD110|macro|CAN2_WORD110
DECL|CAN2_WORD111|macro|CAN2_WORD111
DECL|CAN2_WORD112|macro|CAN2_WORD112
DECL|CAN2_WORD113|macro|CAN2_WORD113
DECL|CAN2_WORD114|macro|CAN2_WORD114
DECL|CAN2_WORD115|macro|CAN2_WORD115
DECL|CAN2_WORD116|macro|CAN2_WORD116
DECL|CAN2_WORD117|macro|CAN2_WORD117
DECL|CAN2_WORD118|macro|CAN2_WORD118
DECL|CAN2_WORD119|macro|CAN2_WORD119
DECL|CAN2_WORD11|macro|CAN2_WORD11
DECL|CAN2_WORD120|macro|CAN2_WORD120
DECL|CAN2_WORD121|macro|CAN2_WORD121
DECL|CAN2_WORD122|macro|CAN2_WORD122
DECL|CAN2_WORD123|macro|CAN2_WORD123
DECL|CAN2_WORD124|macro|CAN2_WORD124
DECL|CAN2_WORD125|macro|CAN2_WORD125
DECL|CAN2_WORD126|macro|CAN2_WORD126
DECL|CAN2_WORD127|macro|CAN2_WORD127
DECL|CAN2_WORD128|macro|CAN2_WORD128
DECL|CAN2_WORD129|macro|CAN2_WORD129
DECL|CAN2_WORD12|macro|CAN2_WORD12
DECL|CAN2_WORD130|macro|CAN2_WORD130
DECL|CAN2_WORD131|macro|CAN2_WORD131
DECL|CAN2_WORD132|macro|CAN2_WORD132
DECL|CAN2_WORD133|macro|CAN2_WORD133
DECL|CAN2_WORD134|macro|CAN2_WORD134
DECL|CAN2_WORD135|macro|CAN2_WORD135
DECL|CAN2_WORD136|macro|CAN2_WORD136
DECL|CAN2_WORD137|macro|CAN2_WORD137
DECL|CAN2_WORD138|macro|CAN2_WORD138
DECL|CAN2_WORD139|macro|CAN2_WORD139
DECL|CAN2_WORD13|macro|CAN2_WORD13
DECL|CAN2_WORD140|macro|CAN2_WORD140
DECL|CAN2_WORD141|macro|CAN2_WORD141
DECL|CAN2_WORD142|macro|CAN2_WORD142
DECL|CAN2_WORD143|macro|CAN2_WORD143
DECL|CAN2_WORD144|macro|CAN2_WORD144
DECL|CAN2_WORD145|macro|CAN2_WORD145
DECL|CAN2_WORD146|macro|CAN2_WORD146
DECL|CAN2_WORD147|macro|CAN2_WORD147
DECL|CAN2_WORD148|macro|CAN2_WORD148
DECL|CAN2_WORD149|macro|CAN2_WORD149
DECL|CAN2_WORD14|macro|CAN2_WORD14
DECL|CAN2_WORD150|macro|CAN2_WORD150
DECL|CAN2_WORD151|macro|CAN2_WORD151
DECL|CAN2_WORD152|macro|CAN2_WORD152
DECL|CAN2_WORD153|macro|CAN2_WORD153
DECL|CAN2_WORD154|macro|CAN2_WORD154
DECL|CAN2_WORD155|macro|CAN2_WORD155
DECL|CAN2_WORD156|macro|CAN2_WORD156
DECL|CAN2_WORD157|macro|CAN2_WORD157
DECL|CAN2_WORD158|macro|CAN2_WORD158
DECL|CAN2_WORD159|macro|CAN2_WORD159
DECL|CAN2_WORD15|macro|CAN2_WORD15
DECL|CAN2_WORD160|macro|CAN2_WORD160
DECL|CAN2_WORD161|macro|CAN2_WORD161
DECL|CAN2_WORD162|macro|CAN2_WORD162
DECL|CAN2_WORD163|macro|CAN2_WORD163
DECL|CAN2_WORD16|macro|CAN2_WORD16
DECL|CAN2_WORD17|macro|CAN2_WORD17
DECL|CAN2_WORD18|macro|CAN2_WORD18
DECL|CAN2_WORD19|macro|CAN2_WORD19
DECL|CAN2_WORD1|macro|CAN2_WORD1
DECL|CAN2|macro|CAN2
DECL|CAN_BASE_ADDRS|macro|CAN_BASE_ADDRS
DECL|CAN_BASE_PTRS|macro|CAN_BASE_PTRS
DECL|CAN_CRCR_MBCRC_MASK|macro|CAN_CRCR_MBCRC_MASK
DECL|CAN_CRCR_MBCRC_SHIFT|macro|CAN_CRCR_MBCRC_SHIFT
DECL|CAN_CRCR_MBCRC|macro|CAN_CRCR_MBCRC
DECL|CAN_CRCR_REG|macro|CAN_CRCR_REG
DECL|CAN_CRCR_TXCRC_MASK|macro|CAN_CRCR_TXCRC_MASK
DECL|CAN_CRCR_TXCRC_SHIFT|macro|CAN_CRCR_TXCRC_SHIFT
DECL|CAN_CRCR_TXCRC|macro|CAN_CRCR_TXCRC
DECL|CAN_CS_CODE_MASK|macro|CAN_CS_CODE_MASK
DECL|CAN_CS_CODE_SHIFT|macro|CAN_CS_CODE_SHIFT
DECL|CAN_CS_CODE|macro|CAN_CS_CODE
DECL|CAN_CS_COUNT|macro|CAN_CS_COUNT
DECL|CAN_CS_DLC_MASK|macro|CAN_CS_DLC_MASK
DECL|CAN_CS_DLC_SHIFT|macro|CAN_CS_DLC_SHIFT
DECL|CAN_CS_DLC|macro|CAN_CS_DLC
DECL|CAN_CS_IDE_MASK|macro|CAN_CS_IDE_MASK
DECL|CAN_CS_IDE_SHIFT|macro|CAN_CS_IDE_SHIFT
DECL|CAN_CS_REG|macro|CAN_CS_REG
DECL|CAN_CS_RTR_MASK|macro|CAN_CS_RTR_MASK
DECL|CAN_CS_RTR_SHIFT|macro|CAN_CS_RTR_SHIFT
DECL|CAN_CS_SRR_MASK|macro|CAN_CS_SRR_MASK
DECL|CAN_CS_SRR_SHIFT|macro|CAN_CS_SRR_SHIFT
DECL|CAN_CS_TIME_STAMP_MASK|macro|CAN_CS_TIME_STAMP_MASK
DECL|CAN_CS_TIME_STAMP_SHIFT|macro|CAN_CS_TIME_STAMP_SHIFT
DECL|CAN_CS_TIME_STAMP|macro|CAN_CS_TIME_STAMP
DECL|CAN_CTRL1_BOFF_MSK_MASK|macro|CAN_CTRL1_BOFF_MSK_MASK
DECL|CAN_CTRL1_BOFF_MSK_SHIFT|macro|CAN_CTRL1_BOFF_MSK_SHIFT
DECL|CAN_CTRL1_BOFF_REC_MASK|macro|CAN_CTRL1_BOFF_REC_MASK
DECL|CAN_CTRL1_BOFF_REC_SHIFT|macro|CAN_CTRL1_BOFF_REC_SHIFT
DECL|CAN_CTRL1_ERR_MSK_MASK|macro|CAN_CTRL1_ERR_MSK_MASK
DECL|CAN_CTRL1_ERR_MSK_SHIFT|macro|CAN_CTRL1_ERR_MSK_SHIFT
DECL|CAN_CTRL1_LBUF_MASK|macro|CAN_CTRL1_LBUF_MASK
DECL|CAN_CTRL1_LBUF_SHIFT|macro|CAN_CTRL1_LBUF_SHIFT
DECL|CAN_CTRL1_LOM_MASK|macro|CAN_CTRL1_LOM_MASK
DECL|CAN_CTRL1_LOM_SHIFT|macro|CAN_CTRL1_LOM_SHIFT
DECL|CAN_CTRL1_LPB_MASK|macro|CAN_CTRL1_LPB_MASK
DECL|CAN_CTRL1_LPB_SHIFT|macro|CAN_CTRL1_LPB_SHIFT
DECL|CAN_CTRL1_PRESDIV_MASK|macro|CAN_CTRL1_PRESDIV_MASK
DECL|CAN_CTRL1_PRESDIV_SHIFT|macro|CAN_CTRL1_PRESDIV_SHIFT
DECL|CAN_CTRL1_PRESDIV|macro|CAN_CTRL1_PRESDIV
DECL|CAN_CTRL1_PROP_SEG_MASK|macro|CAN_CTRL1_PROP_SEG_MASK
DECL|CAN_CTRL1_PROP_SEG_SHIFT|macro|CAN_CTRL1_PROP_SEG_SHIFT
DECL|CAN_CTRL1_PROP_SEG|macro|CAN_CTRL1_PROP_SEG
DECL|CAN_CTRL1_PSEG1_MASK|macro|CAN_CTRL1_PSEG1_MASK
DECL|CAN_CTRL1_PSEG1_SHIFT|macro|CAN_CTRL1_PSEG1_SHIFT
DECL|CAN_CTRL1_PSEG1|macro|CAN_CTRL1_PSEG1
DECL|CAN_CTRL1_PSEG2_MASK|macro|CAN_CTRL1_PSEG2_MASK
DECL|CAN_CTRL1_PSEG2_SHIFT|macro|CAN_CTRL1_PSEG2_SHIFT
DECL|CAN_CTRL1_PSEG2|macro|CAN_CTRL1_PSEG2
DECL|CAN_CTRL1_REG|macro|CAN_CTRL1_REG
DECL|CAN_CTRL1_RJW_MASK|macro|CAN_CTRL1_RJW_MASK
DECL|CAN_CTRL1_RJW_SHIFT|macro|CAN_CTRL1_RJW_SHIFT
DECL|CAN_CTRL1_RJW|macro|CAN_CTRL1_RJW
DECL|CAN_CTRL1_RWRN_MSK_MASK|macro|CAN_CTRL1_RWRN_MSK_MASK
DECL|CAN_CTRL1_RWRN_MSK_SHIFT|macro|CAN_CTRL1_RWRN_MSK_SHIFT
DECL|CAN_CTRL1_SMP_MASK|macro|CAN_CTRL1_SMP_MASK
DECL|CAN_CTRL1_SMP_SHIFT|macro|CAN_CTRL1_SMP_SHIFT
DECL|CAN_CTRL1_TSYN_MASK|macro|CAN_CTRL1_TSYN_MASK
DECL|CAN_CTRL1_TSYN_SHIFT|macro|CAN_CTRL1_TSYN_SHIFT
DECL|CAN_CTRL1_TWRN_MSK_MASK|macro|CAN_CTRL1_TWRN_MSK_MASK
DECL|CAN_CTRL1_TWRN_MSK_SHIFT|macro|CAN_CTRL1_TWRN_MSK_SHIFT
DECL|CAN_CTRL2_EACEN_MASK|macro|CAN_CTRL2_EACEN_MASK
DECL|CAN_CTRL2_EACEN_SHIFT|macro|CAN_CTRL2_EACEN_SHIFT
DECL|CAN_CTRL2_MRP_MASK|macro|CAN_CTRL2_MRP_MASK
DECL|CAN_CTRL2_MRP_SHIFT|macro|CAN_CTRL2_MRP_SHIFT
DECL|CAN_CTRL2_REG|macro|CAN_CTRL2_REG
DECL|CAN_CTRL2_RFFN_MASK|macro|CAN_CTRL2_RFFN_MASK
DECL|CAN_CTRL2_RFFN_SHIFT|macro|CAN_CTRL2_RFFN_SHIFT
DECL|CAN_CTRL2_RFFN|macro|CAN_CTRL2_RFFN
DECL|CAN_CTRL2_RRS_MASK|macro|CAN_CTRL2_RRS_MASK
DECL|CAN_CTRL2_RRS_SHIFT|macro|CAN_CTRL2_RRS_SHIFT
DECL|CAN_CTRL2_TASD_MASK|macro|CAN_CTRL2_TASD_MASK
DECL|CAN_CTRL2_TASD_SHIFT|macro|CAN_CTRL2_TASD_SHIFT
DECL|CAN_CTRL2_TASD|macro|CAN_CTRL2_TASD
DECL|CAN_CTRL2_WRMFRZ_MASK|macro|CAN_CTRL2_WRMFRZ_MASK
DECL|CAN_CTRL2_WRMFRZ_SHIFT|macro|CAN_CTRL2_WRMFRZ_SHIFT
DECL|CAN_ECR_REG|macro|CAN_ECR_REG
DECL|CAN_ECR_Rx_Err_Counter_MASK|macro|CAN_ECR_Rx_Err_Counter_MASK
DECL|CAN_ECR_Rx_Err_Counter_SHIFT|macro|CAN_ECR_Rx_Err_Counter_SHIFT
DECL|CAN_ECR_Rx_Err_Counter|macro|CAN_ECR_Rx_Err_Counter
DECL|CAN_ECR_Tx_Err_Counter_MASK|macro|CAN_ECR_Tx_Err_Counter_MASK
DECL|CAN_ECR_Tx_Err_Counter_SHIFT|macro|CAN_ECR_Tx_Err_Counter_SHIFT
DECL|CAN_ECR_Tx_Err_Counter|macro|CAN_ECR_Tx_Err_Counter
DECL|CAN_ESR1_ACK_ERR_MASK|macro|CAN_ESR1_ACK_ERR_MASK
DECL|CAN_ESR1_ACK_ERR_SHIFT|macro|CAN_ESR1_ACK_ERR_SHIFT
DECL|CAN_ESR1_BIT0_ERR_MASK|macro|CAN_ESR1_BIT0_ERR_MASK
DECL|CAN_ESR1_BIT0_ERR_SHIFT|macro|CAN_ESR1_BIT0_ERR_SHIFT
DECL|CAN_ESR1_BIT1_ERR_MASK|macro|CAN_ESR1_BIT1_ERR_MASK
DECL|CAN_ESR1_BIT1_ERR_SHIFT|macro|CAN_ESR1_BIT1_ERR_SHIFT
DECL|CAN_ESR1_BOFF_INT_MASK|macro|CAN_ESR1_BOFF_INT_MASK
DECL|CAN_ESR1_BOFF_INT_SHIFT|macro|CAN_ESR1_BOFF_INT_SHIFT
DECL|CAN_ESR1_CRC_ERR_MASK|macro|CAN_ESR1_CRC_ERR_MASK
DECL|CAN_ESR1_CRC_ERR_SHIFT|macro|CAN_ESR1_CRC_ERR_SHIFT
DECL|CAN_ESR1_ERR_INT_MASK|macro|CAN_ESR1_ERR_INT_MASK
DECL|CAN_ESR1_ERR_INT_SHIFT|macro|CAN_ESR1_ERR_INT_SHIFT
DECL|CAN_ESR1_FLT_CONF_MASK|macro|CAN_ESR1_FLT_CONF_MASK
DECL|CAN_ESR1_FLT_CONF_SHIFT|macro|CAN_ESR1_FLT_CONF_SHIFT
DECL|CAN_ESR1_FLT_CONF|macro|CAN_ESR1_FLT_CONF
DECL|CAN_ESR1_FRM_ERR_MASK|macro|CAN_ESR1_FRM_ERR_MASK
DECL|CAN_ESR1_FRM_ERR_SHIFT|macro|CAN_ESR1_FRM_ERR_SHIFT
DECL|CAN_ESR1_IDLE_MASK|macro|CAN_ESR1_IDLE_MASK
DECL|CAN_ESR1_IDLE_SHIFT|macro|CAN_ESR1_IDLE_SHIFT
DECL|CAN_ESR1_REG|macro|CAN_ESR1_REG
DECL|CAN_ESR1_RWRN_INT_MASK|macro|CAN_ESR1_RWRN_INT_MASK
DECL|CAN_ESR1_RWRN_INT_SHIFT|macro|CAN_ESR1_RWRN_INT_SHIFT
DECL|CAN_ESR1_RX_MASK|macro|CAN_ESR1_RX_MASK
DECL|CAN_ESR1_RX_SHIFT|macro|CAN_ESR1_RX_SHIFT
DECL|CAN_ESR1_RX_WRN_MASK|macro|CAN_ESR1_RX_WRN_MASK
DECL|CAN_ESR1_RX_WRN_SHIFT|macro|CAN_ESR1_RX_WRN_SHIFT
DECL|CAN_ESR1_STF_ERR_MASK|macro|CAN_ESR1_STF_ERR_MASK
DECL|CAN_ESR1_STF_ERR_SHIFT|macro|CAN_ESR1_STF_ERR_SHIFT
DECL|CAN_ESR1_SYNCH_MASK|macro|CAN_ESR1_SYNCH_MASK
DECL|CAN_ESR1_SYNCH_SHIFT|macro|CAN_ESR1_SYNCH_SHIFT
DECL|CAN_ESR1_TWRN_INT_MASK|macro|CAN_ESR1_TWRN_INT_MASK
DECL|CAN_ESR1_TWRN_INT_SHIFT|macro|CAN_ESR1_TWRN_INT_SHIFT
DECL|CAN_ESR1_TX_MASK|macro|CAN_ESR1_TX_MASK
DECL|CAN_ESR1_TX_SHIFT|macro|CAN_ESR1_TX_SHIFT
DECL|CAN_ESR1_TX_WRN_MASK|macro|CAN_ESR1_TX_WRN_MASK
DECL|CAN_ESR1_TX_WRN_SHIFT|macro|CAN_ESR1_TX_WRN_SHIFT
DECL|CAN_ESR1_WAK_INT_MASK|macro|CAN_ESR1_WAK_INT_MASK
DECL|CAN_ESR1_WAK_INT_SHIFT|macro|CAN_ESR1_WAK_INT_SHIFT
DECL|CAN_ESR2_IMB_MASK|macro|CAN_ESR2_IMB_MASK
DECL|CAN_ESR2_IMB_SHIFT|macro|CAN_ESR2_IMB_SHIFT
DECL|CAN_ESR2_LPTM_MASK|macro|CAN_ESR2_LPTM_MASK
DECL|CAN_ESR2_LPTM_SHIFT|macro|CAN_ESR2_LPTM_SHIFT
DECL|CAN_ESR2_LPTM|macro|CAN_ESR2_LPTM
DECL|CAN_ESR2_REG|macro|CAN_ESR2_REG
DECL|CAN_ESR2_VPS_MASK|macro|CAN_ESR2_VPS_MASK
DECL|CAN_ESR2_VPS_SHIFT|macro|CAN_ESR2_VPS_SHIFT
DECL|CAN_GFWR_GFWR_MASK|macro|CAN_GFWR_GFWR_MASK
DECL|CAN_GFWR_GFWR_SHIFT|macro|CAN_GFWR_GFWR_SHIFT
DECL|CAN_GFWR_GFWR|macro|CAN_GFWR_GFWR
DECL|CAN_GFWR_REG|macro|CAN_GFWR_REG
DECL|CAN_ID_COUNT|macro|CAN_ID_COUNT
DECL|CAN_ID_EXT_MASK|macro|CAN_ID_EXT_MASK
DECL|CAN_ID_EXT_SHIFT|macro|CAN_ID_EXT_SHIFT
DECL|CAN_ID_EXT|macro|CAN_ID_EXT
DECL|CAN_ID_PRIO_MASK|macro|CAN_ID_PRIO_MASK
DECL|CAN_ID_PRIO_SHIFT|macro|CAN_ID_PRIO_SHIFT
DECL|CAN_ID_PRIO|macro|CAN_ID_PRIO
DECL|CAN_ID_REG|macro|CAN_ID_REG
DECL|CAN_ID_STD_MASK|macro|CAN_ID_STD_MASK
DECL|CAN_ID_STD_SHIFT|macro|CAN_ID_STD_SHIFT
DECL|CAN_ID_STD|macro|CAN_ID_STD
DECL|CAN_IFLAG1_BUF31I_BUF8I_MASK|macro|CAN_IFLAG1_BUF31I_BUF8I_MASK
DECL|CAN_IFLAG1_BUF31I_BUF8I_SHIFT|macro|CAN_IFLAG1_BUF31I_BUF8I_SHIFT
DECL|CAN_IFLAG1_BUF31I_BUF8I|macro|CAN_IFLAG1_BUF31I_BUF8I
DECL|CAN_IFLAG1_BUF4I_BUF0I_MASK|macro|CAN_IFLAG1_BUF4I_BUF0I_MASK
DECL|CAN_IFLAG1_BUF4I_BUF0I_SHIFT|macro|CAN_IFLAG1_BUF4I_BUF0I_SHIFT
DECL|CAN_IFLAG1_BUF4I_BUF0I|macro|CAN_IFLAG1_BUF4I_BUF0I
DECL|CAN_IFLAG1_BUF5I_MASK|macro|CAN_IFLAG1_BUF5I_MASK
DECL|CAN_IFLAG1_BUF5I_SHIFT|macro|CAN_IFLAG1_BUF5I_SHIFT
DECL|CAN_IFLAG1_BUF6I_MASK|macro|CAN_IFLAG1_BUF6I_MASK
DECL|CAN_IFLAG1_BUF6I_SHIFT|macro|CAN_IFLAG1_BUF6I_SHIFT
DECL|CAN_IFLAG1_BUF7I_MASK|macro|CAN_IFLAG1_BUF7I_MASK
DECL|CAN_IFLAG1_BUF7I_SHIFT|macro|CAN_IFLAG1_BUF7I_SHIFT
DECL|CAN_IFLAG1_REG|macro|CAN_IFLAG1_REG
DECL|CAN_IFLAG2_BUF63I_BUF32I_MASK|macro|CAN_IFLAG2_BUF63I_BUF32I_MASK
DECL|CAN_IFLAG2_BUF63I_BUF32I_SHIFT|macro|CAN_IFLAG2_BUF63I_BUF32I_SHIFT
DECL|CAN_IFLAG2_BUF63I_BUF32I|macro|CAN_IFLAG2_BUF63I_BUF32I
DECL|CAN_IFLAG2_REG|macro|CAN_IFLAG2_REG
DECL|CAN_IMASK1_BUF31M_BUF0M_MASK|macro|CAN_IMASK1_BUF31M_BUF0M_MASK
DECL|CAN_IMASK1_BUF31M_BUF0M_SHIFT|macro|CAN_IMASK1_BUF31M_BUF0M_SHIFT
DECL|CAN_IMASK1_BUF31M_BUF0M|macro|CAN_IMASK1_BUF31M_BUF0M
DECL|CAN_IMASK1_REG|macro|CAN_IMASK1_REG
DECL|CAN_IMASK2_BUF63M_BUF32M_MASK|macro|CAN_IMASK2_BUF63M_BUF32M_MASK
DECL|CAN_IMASK2_BUF63M_BUF32M_SHIFT|macro|CAN_IMASK2_BUF63M_BUF32M_SHIFT
DECL|CAN_IMASK2_BUF63M_BUF32M|macro|CAN_IMASK2_BUF63M_BUF32M
DECL|CAN_IMASK2_REG|macro|CAN_IMASK2_REG
DECL|CAN_IRQS|macro|CAN_IRQS
DECL|CAN_MCR_AEN_MASK|macro|CAN_MCR_AEN_MASK
DECL|CAN_MCR_AEN_SHIFT|macro|CAN_MCR_AEN_SHIFT
DECL|CAN_MCR_FRZ_ACK_MASK|macro|CAN_MCR_FRZ_ACK_MASK
DECL|CAN_MCR_FRZ_ACK_SHIFT|macro|CAN_MCR_FRZ_ACK_SHIFT
DECL|CAN_MCR_FRZ_MASK|macro|CAN_MCR_FRZ_MASK
DECL|CAN_MCR_FRZ_SHIFT|macro|CAN_MCR_FRZ_SHIFT
DECL|CAN_MCR_HALT_MASK|macro|CAN_MCR_HALT_MASK
DECL|CAN_MCR_HALT_SHIFT|macro|CAN_MCR_HALT_SHIFT
DECL|CAN_MCR_IDAM_MASK|macro|CAN_MCR_IDAM_MASK
DECL|CAN_MCR_IDAM_SHIFT|macro|CAN_MCR_IDAM_SHIFT
DECL|CAN_MCR_IDAM|macro|CAN_MCR_IDAM
DECL|CAN_MCR_IRMQ_MASK|macro|CAN_MCR_IRMQ_MASK
DECL|CAN_MCR_IRMQ_SHIFT|macro|CAN_MCR_IRMQ_SHIFT
DECL|CAN_MCR_LPM_ACK_MASK|macro|CAN_MCR_LPM_ACK_MASK
DECL|CAN_MCR_LPM_ACK_SHIFT|macro|CAN_MCR_LPM_ACK_SHIFT
DECL|CAN_MCR_LPRIO_EN_MASK|macro|CAN_MCR_LPRIO_EN_MASK
DECL|CAN_MCR_LPRIO_EN_SHIFT|macro|CAN_MCR_LPRIO_EN_SHIFT
DECL|CAN_MCR_MAXMB_MASK|macro|CAN_MCR_MAXMB_MASK
DECL|CAN_MCR_MAXMB_SHIFT|macro|CAN_MCR_MAXMB_SHIFT
DECL|CAN_MCR_MAXMB|macro|CAN_MCR_MAXMB
DECL|CAN_MCR_MDIS_MASK|macro|CAN_MCR_MDIS_MASK
DECL|CAN_MCR_MDIS_SHIFT|macro|CAN_MCR_MDIS_SHIFT
DECL|CAN_MCR_NOT_RDY_MASK|macro|CAN_MCR_NOT_RDY_MASK
DECL|CAN_MCR_NOT_RDY_SHIFT|macro|CAN_MCR_NOT_RDY_SHIFT
DECL|CAN_MCR_REG|macro|CAN_MCR_REG
DECL|CAN_MCR_RFEN_MASK|macro|CAN_MCR_RFEN_MASK
DECL|CAN_MCR_RFEN_SHIFT|macro|CAN_MCR_RFEN_SHIFT
DECL|CAN_MCR_SLF_WAK_MASK|macro|CAN_MCR_SLF_WAK_MASK
DECL|CAN_MCR_SLF_WAK_SHIFT|macro|CAN_MCR_SLF_WAK_SHIFT
DECL|CAN_MCR_SOFT_RST_MASK|macro|CAN_MCR_SOFT_RST_MASK
DECL|CAN_MCR_SOFT_RST_SHIFT|macro|CAN_MCR_SOFT_RST_SHIFT
DECL|CAN_MCR_SRX_DIS_MASK|macro|CAN_MCR_SRX_DIS_MASK
DECL|CAN_MCR_SRX_DIS_SHIFT|macro|CAN_MCR_SRX_DIS_SHIFT
DECL|CAN_MCR_SUPV_MASK|macro|CAN_MCR_SUPV_MASK
DECL|CAN_MCR_SUPV_SHIFT|macro|CAN_MCR_SUPV_SHIFT
DECL|CAN_MCR_WAK_MSK_MASK|macro|CAN_MCR_WAK_MSK_MASK
DECL|CAN_MCR_WAK_MSK_SHIFT|macro|CAN_MCR_WAK_MSK_SHIFT
DECL|CAN_MCR_WAK_SRC_MASK|macro|CAN_MCR_WAK_SRC_MASK
DECL|CAN_MCR_WAK_SRC_SHIFT|macro|CAN_MCR_WAK_SRC_SHIFT
DECL|CAN_MCR_WRN_EN_MASK|macro|CAN_MCR_WRN_EN_MASK
DECL|CAN_MCR_WRN_EN_SHIFT|macro|CAN_MCR_WRN_EN_SHIFT
DECL|CAN_MemMapPtr|typedef|} CAN_Type, *CAN_MemMapPtr;
DECL|CAN_RX14MASK_REG|macro|CAN_RX14MASK_REG
DECL|CAN_RX14MASK_RX14M31_RX14M0_MASK|macro|CAN_RX14MASK_RX14M31_RX14M0_MASK
DECL|CAN_RX14MASK_RX14M31_RX14M0_SHIFT|macro|CAN_RX14MASK_RX14M31_RX14M0_SHIFT
DECL|CAN_RX14MASK_RX14M31_RX14M0|macro|CAN_RX14MASK_RX14M31_RX14M0
DECL|CAN_RX15MASK_REG|macro|CAN_RX15MASK_REG
DECL|CAN_RX15MASK_RX15M31_RX15M0_MASK|macro|CAN_RX15MASK_RX15M31_RX15M0_MASK
DECL|CAN_RX15MASK_RX15M31_RX15M0_SHIFT|macro|CAN_RX15MASK_RX15M31_RX15M0_SHIFT
DECL|CAN_RX15MASK_RX15M31_RX15M0|macro|CAN_RX15MASK_RX15M31_RX15M0
DECL|CAN_RXFGMASK_FGM31_FGM0_MASK|macro|CAN_RXFGMASK_FGM31_FGM0_MASK
DECL|CAN_RXFGMASK_FGM31_FGM0_SHIFT|macro|CAN_RXFGMASK_FGM31_FGM0_SHIFT
DECL|CAN_RXFGMASK_FGM31_FGM0|macro|CAN_RXFGMASK_FGM31_FGM0
DECL|CAN_RXFGMASK_REG|macro|CAN_RXFGMASK_REG
DECL|CAN_RXFIR_IDHIT_MASK|macro|CAN_RXFIR_IDHIT_MASK
DECL|CAN_RXFIR_IDHIT_SHIFT|macro|CAN_RXFIR_IDHIT_SHIFT
DECL|CAN_RXFIR_IDHIT|macro|CAN_RXFIR_IDHIT
DECL|CAN_RXFIR_REG|macro|CAN_RXFIR_REG
DECL|CAN_RXIMR0_RXIMR63_MI31_MI0_MASK|macro|CAN_RXIMR0_RXIMR63_MI31_MI0_MASK
DECL|CAN_RXIMR0_RXIMR63_MI31_MI0_SHIFT|macro|CAN_RXIMR0_RXIMR63_MI31_MI0_SHIFT
DECL|CAN_RXIMR0_RXIMR63_MI31_MI0|macro|CAN_RXIMR0_RXIMR63_MI31_MI0
DECL|CAN_RXIMR_COUNT|macro|CAN_RXIMR_COUNT
DECL|CAN_RXIMR_REG|macro|CAN_RXIMR_REG
DECL|CAN_RXMGMASK_MG31_MG0_MASK|macro|CAN_RXMGMASK_MG31_MG0_MASK
DECL|CAN_RXMGMASK_MG31_MG0_SHIFT|macro|CAN_RXMGMASK_MG31_MG0_SHIFT
DECL|CAN_RXMGMASK_MG31_MG0|macro|CAN_RXMGMASK_MG31_MG0
DECL|CAN_RXMGMASK_REG|macro|CAN_RXMGMASK_REG
DECL|CAN_TIMER_REG|macro|CAN_TIMER_REG
DECL|CAN_TIMER_TIMER_MASK|macro|CAN_TIMER_TIMER_MASK
DECL|CAN_TIMER_TIMER_SHIFT|macro|CAN_TIMER_TIMER_SHIFT
DECL|CAN_TIMER_TIMER|macro|CAN_TIMER_TIMER
DECL|CAN_Type|typedef|} CAN_Type, *CAN_MemMapPtr;
DECL|CAN_WORD0_COUNT|macro|CAN_WORD0_COUNT
DECL|CAN_WORD0_DATA_BYTE_0_MASK|macro|CAN_WORD0_DATA_BYTE_0_MASK
DECL|CAN_WORD0_DATA_BYTE_0_SHIFT|macro|CAN_WORD0_DATA_BYTE_0_SHIFT
DECL|CAN_WORD0_DATA_BYTE_0|macro|CAN_WORD0_DATA_BYTE_0
DECL|CAN_WORD0_DATA_BYTE_1_MASK|macro|CAN_WORD0_DATA_BYTE_1_MASK
DECL|CAN_WORD0_DATA_BYTE_1_SHIFT|macro|CAN_WORD0_DATA_BYTE_1_SHIFT
DECL|CAN_WORD0_DATA_BYTE_1|macro|CAN_WORD0_DATA_BYTE_1
DECL|CAN_WORD0_DATA_BYTE_2_MASK|macro|CAN_WORD0_DATA_BYTE_2_MASK
DECL|CAN_WORD0_DATA_BYTE_2_SHIFT|macro|CAN_WORD0_DATA_BYTE_2_SHIFT
DECL|CAN_WORD0_DATA_BYTE_2|macro|CAN_WORD0_DATA_BYTE_2
DECL|CAN_WORD0_DATA_BYTE_3_MASK|macro|CAN_WORD0_DATA_BYTE_3_MASK
DECL|CAN_WORD0_DATA_BYTE_3_SHIFT|macro|CAN_WORD0_DATA_BYTE_3_SHIFT
DECL|CAN_WORD0_DATA_BYTE_3|macro|CAN_WORD0_DATA_BYTE_3
DECL|CAN_WORD0_REG|macro|CAN_WORD0_REG
DECL|CAN_WORD1_COUNT|macro|CAN_WORD1_COUNT
DECL|CAN_WORD1_DATA_BYTE_4_MASK|macro|CAN_WORD1_DATA_BYTE_4_MASK
DECL|CAN_WORD1_DATA_BYTE_4_SHIFT|macro|CAN_WORD1_DATA_BYTE_4_SHIFT
DECL|CAN_WORD1_DATA_BYTE_4|macro|CAN_WORD1_DATA_BYTE_4
DECL|CAN_WORD1_DATA_BYTE_5_MASK|macro|CAN_WORD1_DATA_BYTE_5_MASK
DECL|CAN_WORD1_DATA_BYTE_5_SHIFT|macro|CAN_WORD1_DATA_BYTE_5_SHIFT
DECL|CAN_WORD1_DATA_BYTE_5|macro|CAN_WORD1_DATA_BYTE_5
DECL|CAN_WORD1_DATA_BYTE_6_MASK|macro|CAN_WORD1_DATA_BYTE_6_MASK
DECL|CAN_WORD1_DATA_BYTE_6_SHIFT|macro|CAN_WORD1_DATA_BYTE_6_SHIFT
DECL|CAN_WORD1_DATA_BYTE_6|macro|CAN_WORD1_DATA_BYTE_6
DECL|CAN_WORD1_DATA_BYTE_7_MASK|macro|CAN_WORD1_DATA_BYTE_7_MASK
DECL|CAN_WORD1_DATA_BYTE_7_SHIFT|macro|CAN_WORD1_DATA_BYTE_7_SHIFT
DECL|CAN_WORD1_DATA_BYTE_7|macro|CAN_WORD1_DATA_BYTE_7
DECL|CAN_WORD1_REG|macro|CAN_WORD1_REG
DECL|CAPLENGTH|member|__I uint8_t CAPLENGTH; /**< Capability Registers Length, offset: 0x100 */
DECL|CCGR_CLR|member|__IO uint32_t CCGR_CLR; /**< CCM Clock Gating Register, array offset: 0x4008, array step: 0x10 */
DECL|CCGR_SET|member|__IO uint32_t CCGR_SET; /**< CCM Clock Gating Register, array offset: 0x4004, array step: 0x10 */
DECL|CCGR_TOG|member|__IO uint32_t CCGR_TOG; /**< CCM Clock Gating Register, array offset: 0x400C, array step: 0x10 */
DECL|CCGR|member|__IO uint32_t CCGR; /**< CCM Clock Gating Register, array offset: 0x4000, array step: 0x10 */
DECL|CCGR|member|} CCGR[191];
DECL|CCM1_IRQn|enumerator|CCM1_IRQn = 85, /**< CCM, Interrupt Request 1 */
DECL|CCM2_IRQn|enumerator|CCM2_IRQn = 86, /**< CCM, Interrupt Request 2 */
DECL|CCM_ACCESS_CTRL0|macro|CCM_ACCESS_CTRL0
DECL|CCM_ACCESS_CTRL100|macro|CCM_ACCESS_CTRL100
DECL|CCM_ACCESS_CTRL101|macro|CCM_ACCESS_CTRL101
DECL|CCM_ACCESS_CTRL102|macro|CCM_ACCESS_CTRL102
DECL|CCM_ACCESS_CTRL103|macro|CCM_ACCESS_CTRL103
DECL|CCM_ACCESS_CTRL104|macro|CCM_ACCESS_CTRL104
DECL|CCM_ACCESS_CTRL105|macro|CCM_ACCESS_CTRL105
DECL|CCM_ACCESS_CTRL106|macro|CCM_ACCESS_CTRL106
DECL|CCM_ACCESS_CTRL107|macro|CCM_ACCESS_CTRL107
DECL|CCM_ACCESS_CTRL108|macro|CCM_ACCESS_CTRL108
DECL|CCM_ACCESS_CTRL109|macro|CCM_ACCESS_CTRL109
DECL|CCM_ACCESS_CTRL10|macro|CCM_ACCESS_CTRL10
DECL|CCM_ACCESS_CTRL110|macro|CCM_ACCESS_CTRL110
DECL|CCM_ACCESS_CTRL111|macro|CCM_ACCESS_CTRL111
DECL|CCM_ACCESS_CTRL112|macro|CCM_ACCESS_CTRL112
DECL|CCM_ACCESS_CTRL113|macro|CCM_ACCESS_CTRL113
DECL|CCM_ACCESS_CTRL114|macro|CCM_ACCESS_CTRL114
DECL|CCM_ACCESS_CTRL115|macro|CCM_ACCESS_CTRL115
DECL|CCM_ACCESS_CTRL116|macro|CCM_ACCESS_CTRL116
DECL|CCM_ACCESS_CTRL117|macro|CCM_ACCESS_CTRL117
DECL|CCM_ACCESS_CTRL118|macro|CCM_ACCESS_CTRL118
DECL|CCM_ACCESS_CTRL119|macro|CCM_ACCESS_CTRL119
DECL|CCM_ACCESS_CTRL11|macro|CCM_ACCESS_CTRL11
DECL|CCM_ACCESS_CTRL120|macro|CCM_ACCESS_CTRL120
DECL|CCM_ACCESS_CTRL121|macro|CCM_ACCESS_CTRL121
DECL|CCM_ACCESS_CTRL122|macro|CCM_ACCESS_CTRL122
DECL|CCM_ACCESS_CTRL123|macro|CCM_ACCESS_CTRL123
DECL|CCM_ACCESS_CTRL124|macro|CCM_ACCESS_CTRL124
DECL|CCM_ACCESS_CTRL12|macro|CCM_ACCESS_CTRL12
DECL|CCM_ACCESS_CTRL13|macro|CCM_ACCESS_CTRL13
DECL|CCM_ACCESS_CTRL14|macro|CCM_ACCESS_CTRL14
DECL|CCM_ACCESS_CTRL15|macro|CCM_ACCESS_CTRL15
DECL|CCM_ACCESS_CTRL16|macro|CCM_ACCESS_CTRL16
DECL|CCM_ACCESS_CTRL17|macro|CCM_ACCESS_CTRL17
DECL|CCM_ACCESS_CTRL18|macro|CCM_ACCESS_CTRL18
DECL|CCM_ACCESS_CTRL19|macro|CCM_ACCESS_CTRL19
DECL|CCM_ACCESS_CTRL1|macro|CCM_ACCESS_CTRL1
DECL|CCM_ACCESS_CTRL20|macro|CCM_ACCESS_CTRL20
DECL|CCM_ACCESS_CTRL21|macro|CCM_ACCESS_CTRL21
DECL|CCM_ACCESS_CTRL22|macro|CCM_ACCESS_CTRL22
DECL|CCM_ACCESS_CTRL23|macro|CCM_ACCESS_CTRL23
DECL|CCM_ACCESS_CTRL24|macro|CCM_ACCESS_CTRL24
DECL|CCM_ACCESS_CTRL25|macro|CCM_ACCESS_CTRL25
DECL|CCM_ACCESS_CTRL26|macro|CCM_ACCESS_CTRL26
DECL|CCM_ACCESS_CTRL27|macro|CCM_ACCESS_CTRL27
DECL|CCM_ACCESS_CTRL28|macro|CCM_ACCESS_CTRL28
DECL|CCM_ACCESS_CTRL29|macro|CCM_ACCESS_CTRL29
DECL|CCM_ACCESS_CTRL2|macro|CCM_ACCESS_CTRL2
DECL|CCM_ACCESS_CTRL30|macro|CCM_ACCESS_CTRL30
DECL|CCM_ACCESS_CTRL31|macro|CCM_ACCESS_CTRL31
DECL|CCM_ACCESS_CTRL32|macro|CCM_ACCESS_CTRL32
DECL|CCM_ACCESS_CTRL33|macro|CCM_ACCESS_CTRL33
DECL|CCM_ACCESS_CTRL34|macro|CCM_ACCESS_CTRL34
DECL|CCM_ACCESS_CTRL35|macro|CCM_ACCESS_CTRL35
DECL|CCM_ACCESS_CTRL36|macro|CCM_ACCESS_CTRL36
DECL|CCM_ACCESS_CTRL37|macro|CCM_ACCESS_CTRL37
DECL|CCM_ACCESS_CTRL38|macro|CCM_ACCESS_CTRL38
DECL|CCM_ACCESS_CTRL39|macro|CCM_ACCESS_CTRL39
DECL|CCM_ACCESS_CTRL3|macro|CCM_ACCESS_CTRL3
DECL|CCM_ACCESS_CTRL40|macro|CCM_ACCESS_CTRL40
DECL|CCM_ACCESS_CTRL41|macro|CCM_ACCESS_CTRL41
DECL|CCM_ACCESS_CTRL42|macro|CCM_ACCESS_CTRL42
DECL|CCM_ACCESS_CTRL43|macro|CCM_ACCESS_CTRL43
DECL|CCM_ACCESS_CTRL44|macro|CCM_ACCESS_CTRL44
DECL|CCM_ACCESS_CTRL45|macro|CCM_ACCESS_CTRL45
DECL|CCM_ACCESS_CTRL46|macro|CCM_ACCESS_CTRL46
DECL|CCM_ACCESS_CTRL47|macro|CCM_ACCESS_CTRL47
DECL|CCM_ACCESS_CTRL48|macro|CCM_ACCESS_CTRL48
DECL|CCM_ACCESS_CTRL49|macro|CCM_ACCESS_CTRL49
DECL|CCM_ACCESS_CTRL4|macro|CCM_ACCESS_CTRL4
DECL|CCM_ACCESS_CTRL50|macro|CCM_ACCESS_CTRL50
DECL|CCM_ACCESS_CTRL51|macro|CCM_ACCESS_CTRL51
DECL|CCM_ACCESS_CTRL52|macro|CCM_ACCESS_CTRL52
DECL|CCM_ACCESS_CTRL53|macro|CCM_ACCESS_CTRL53
DECL|CCM_ACCESS_CTRL54|macro|CCM_ACCESS_CTRL54
DECL|CCM_ACCESS_CTRL55|macro|CCM_ACCESS_CTRL55
DECL|CCM_ACCESS_CTRL56|macro|CCM_ACCESS_CTRL56
DECL|CCM_ACCESS_CTRL57|macro|CCM_ACCESS_CTRL57
DECL|CCM_ACCESS_CTRL58|macro|CCM_ACCESS_CTRL58
DECL|CCM_ACCESS_CTRL59|macro|CCM_ACCESS_CTRL59
DECL|CCM_ACCESS_CTRL5|macro|CCM_ACCESS_CTRL5
DECL|CCM_ACCESS_CTRL60|macro|CCM_ACCESS_CTRL60
DECL|CCM_ACCESS_CTRL61|macro|CCM_ACCESS_CTRL61
DECL|CCM_ACCESS_CTRL62|macro|CCM_ACCESS_CTRL62
DECL|CCM_ACCESS_CTRL63|macro|CCM_ACCESS_CTRL63
DECL|CCM_ACCESS_CTRL64|macro|CCM_ACCESS_CTRL64
DECL|CCM_ACCESS_CTRL65|macro|CCM_ACCESS_CTRL65
DECL|CCM_ACCESS_CTRL66|macro|CCM_ACCESS_CTRL66
DECL|CCM_ACCESS_CTRL67|macro|CCM_ACCESS_CTRL67
DECL|CCM_ACCESS_CTRL68|macro|CCM_ACCESS_CTRL68
DECL|CCM_ACCESS_CTRL69|macro|CCM_ACCESS_CTRL69
DECL|CCM_ACCESS_CTRL6|macro|CCM_ACCESS_CTRL6
DECL|CCM_ACCESS_CTRL70|macro|CCM_ACCESS_CTRL70
DECL|CCM_ACCESS_CTRL71|macro|CCM_ACCESS_CTRL71
DECL|CCM_ACCESS_CTRL72|macro|CCM_ACCESS_CTRL72
DECL|CCM_ACCESS_CTRL73|macro|CCM_ACCESS_CTRL73
DECL|CCM_ACCESS_CTRL74|macro|CCM_ACCESS_CTRL74
DECL|CCM_ACCESS_CTRL75|macro|CCM_ACCESS_CTRL75
DECL|CCM_ACCESS_CTRL76|macro|CCM_ACCESS_CTRL76
DECL|CCM_ACCESS_CTRL77|macro|CCM_ACCESS_CTRL77
DECL|CCM_ACCESS_CTRL78|macro|CCM_ACCESS_CTRL78
DECL|CCM_ACCESS_CTRL79|macro|CCM_ACCESS_CTRL79
DECL|CCM_ACCESS_CTRL7|macro|CCM_ACCESS_CTRL7
DECL|CCM_ACCESS_CTRL80|macro|CCM_ACCESS_CTRL80
DECL|CCM_ACCESS_CTRL81|macro|CCM_ACCESS_CTRL81
DECL|CCM_ACCESS_CTRL82|macro|CCM_ACCESS_CTRL82
DECL|CCM_ACCESS_CTRL83|macro|CCM_ACCESS_CTRL83
DECL|CCM_ACCESS_CTRL84|macro|CCM_ACCESS_CTRL84
DECL|CCM_ACCESS_CTRL85|macro|CCM_ACCESS_CTRL85
DECL|CCM_ACCESS_CTRL86|macro|CCM_ACCESS_CTRL86
DECL|CCM_ACCESS_CTRL87|macro|CCM_ACCESS_CTRL87
DECL|CCM_ACCESS_CTRL88|macro|CCM_ACCESS_CTRL88
DECL|CCM_ACCESS_CTRL89|macro|CCM_ACCESS_CTRL89
DECL|CCM_ACCESS_CTRL8|macro|CCM_ACCESS_CTRL8
DECL|CCM_ACCESS_CTRL90|macro|CCM_ACCESS_CTRL90
DECL|CCM_ACCESS_CTRL91|macro|CCM_ACCESS_CTRL91
DECL|CCM_ACCESS_CTRL92|macro|CCM_ACCESS_CTRL92
DECL|CCM_ACCESS_CTRL93|macro|CCM_ACCESS_CTRL93
DECL|CCM_ACCESS_CTRL94|macro|CCM_ACCESS_CTRL94
DECL|CCM_ACCESS_CTRL95|macro|CCM_ACCESS_CTRL95
DECL|CCM_ACCESS_CTRL96|macro|CCM_ACCESS_CTRL96
DECL|CCM_ACCESS_CTRL97|macro|CCM_ACCESS_CTRL97
DECL|CCM_ACCESS_CTRL98|macro|CCM_ACCESS_CTRL98
DECL|CCM_ACCESS_CTRL99|macro|CCM_ACCESS_CTRL99
DECL|CCM_ACCESS_CTRL9|macro|CCM_ACCESS_CTRL9
DECL|CCM_ACCESS_CTRL_DOMAIN0_INFO_MASK|macro|CCM_ACCESS_CTRL_DOMAIN0_INFO_MASK
DECL|CCM_ACCESS_CTRL_DOMAIN0_INFO_SHIFT|macro|CCM_ACCESS_CTRL_DOMAIN0_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_DOMAIN0_INFO|macro|CCM_ACCESS_CTRL_DOMAIN0_INFO
DECL|CCM_ACCESS_CTRL_DOMAIN0_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_DOMAIN0_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_DOMAIN0_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_DOMAIN0_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_DOMAIN1_INFO_MASK|macro|CCM_ACCESS_CTRL_DOMAIN1_INFO_MASK
DECL|CCM_ACCESS_CTRL_DOMAIN1_INFO_SHIFT|macro|CCM_ACCESS_CTRL_DOMAIN1_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_DOMAIN1_INFO|macro|CCM_ACCESS_CTRL_DOMAIN1_INFO
DECL|CCM_ACCESS_CTRL_DOMAIN1_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_DOMAIN1_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_DOMAIN1_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_DOMAIN1_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_DOMAIN2_INFO_MASK|macro|CCM_ACCESS_CTRL_DOMAIN2_INFO_MASK
DECL|CCM_ACCESS_CTRL_DOMAIN2_INFO_SHIFT|macro|CCM_ACCESS_CTRL_DOMAIN2_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_DOMAIN2_INFO|macro|CCM_ACCESS_CTRL_DOMAIN2_INFO
DECL|CCM_ACCESS_CTRL_DOMAIN2_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_DOMAIN2_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_DOMAIN2_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_DOMAIN2_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_DOMAIN3_INFO_MASK|macro|CCM_ACCESS_CTRL_DOMAIN3_INFO_MASK
DECL|CCM_ACCESS_CTRL_DOMAIN3_INFO_SHIFT|macro|CCM_ACCESS_CTRL_DOMAIN3_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_DOMAIN3_INFO|macro|CCM_ACCESS_CTRL_DOMAIN3_INFO
DECL|CCM_ACCESS_CTRL_DOMAIN3_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_DOMAIN3_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_DOMAIN3_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_DOMAIN3_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_LOCK_MASK|macro|CCM_ACCESS_CTRL_LOCK_MASK
DECL|CCM_ACCESS_CTRL_LOCK_SHIFT|macro|CCM_ACCESS_CTRL_LOCK_SHIFT
DECL|CCM_ACCESS_CTRL_MUTEX_MASK|macro|CCM_ACCESS_CTRL_MUTEX_MASK
DECL|CCM_ACCESS_CTRL_MUTEX_SHIFT|macro|CCM_ACCESS_CTRL_MUTEX_SHIFT
DECL|CCM_ACCESS_CTRL_OWNER_ID_MASK|macro|CCM_ACCESS_CTRL_OWNER_ID_MASK
DECL|CCM_ACCESS_CTRL_OWNER_ID_SHIFT|macro|CCM_ACCESS_CTRL_OWNER_ID_SHIFT
DECL|CCM_ACCESS_CTRL_OWNER_ID|macro|CCM_ACCESS_CTRL_OWNER_ID
DECL|CCM_ACCESS_CTRL_REG|macro|CCM_ACCESS_CTRL_REG
DECL|CCM_ACCESS_CTRL_ROOT0_CLR|macro|CCM_ACCESS_CTRL_ROOT0_CLR
DECL|CCM_ACCESS_CTRL_ROOT0_SET|macro|CCM_ACCESS_CTRL_ROOT0_SET
DECL|CCM_ACCESS_CTRL_ROOT0_TOG|macro|CCM_ACCESS_CTRL_ROOT0_TOG
DECL|CCM_ACCESS_CTRL_ROOT100_CLR|macro|CCM_ACCESS_CTRL_ROOT100_CLR
DECL|CCM_ACCESS_CTRL_ROOT100_SET|macro|CCM_ACCESS_CTRL_ROOT100_SET
DECL|CCM_ACCESS_CTRL_ROOT100_TOG|macro|CCM_ACCESS_CTRL_ROOT100_TOG
DECL|CCM_ACCESS_CTRL_ROOT101_CLR|macro|CCM_ACCESS_CTRL_ROOT101_CLR
DECL|CCM_ACCESS_CTRL_ROOT101_SET|macro|CCM_ACCESS_CTRL_ROOT101_SET
DECL|CCM_ACCESS_CTRL_ROOT101_TOG|macro|CCM_ACCESS_CTRL_ROOT101_TOG
DECL|CCM_ACCESS_CTRL_ROOT102_CLR|macro|CCM_ACCESS_CTRL_ROOT102_CLR
DECL|CCM_ACCESS_CTRL_ROOT102_SET|macro|CCM_ACCESS_CTRL_ROOT102_SET
DECL|CCM_ACCESS_CTRL_ROOT102_TOG|macro|CCM_ACCESS_CTRL_ROOT102_TOG
DECL|CCM_ACCESS_CTRL_ROOT103_CLR|macro|CCM_ACCESS_CTRL_ROOT103_CLR
DECL|CCM_ACCESS_CTRL_ROOT103_SET|macro|CCM_ACCESS_CTRL_ROOT103_SET
DECL|CCM_ACCESS_CTRL_ROOT103_TOG|macro|CCM_ACCESS_CTRL_ROOT103_TOG
DECL|CCM_ACCESS_CTRL_ROOT104_CLR|macro|CCM_ACCESS_CTRL_ROOT104_CLR
DECL|CCM_ACCESS_CTRL_ROOT104_SET|macro|CCM_ACCESS_CTRL_ROOT104_SET
DECL|CCM_ACCESS_CTRL_ROOT104_TOG|macro|CCM_ACCESS_CTRL_ROOT104_TOG
DECL|CCM_ACCESS_CTRL_ROOT105_CLR|macro|CCM_ACCESS_CTRL_ROOT105_CLR
DECL|CCM_ACCESS_CTRL_ROOT105_SET|macro|CCM_ACCESS_CTRL_ROOT105_SET
DECL|CCM_ACCESS_CTRL_ROOT105_TOG|macro|CCM_ACCESS_CTRL_ROOT105_TOG
DECL|CCM_ACCESS_CTRL_ROOT106_CLR|macro|CCM_ACCESS_CTRL_ROOT106_CLR
DECL|CCM_ACCESS_CTRL_ROOT106_SET|macro|CCM_ACCESS_CTRL_ROOT106_SET
DECL|CCM_ACCESS_CTRL_ROOT106_TOG|macro|CCM_ACCESS_CTRL_ROOT106_TOG
DECL|CCM_ACCESS_CTRL_ROOT107_CLR|macro|CCM_ACCESS_CTRL_ROOT107_CLR
DECL|CCM_ACCESS_CTRL_ROOT107_SET|macro|CCM_ACCESS_CTRL_ROOT107_SET
DECL|CCM_ACCESS_CTRL_ROOT107_TOG|macro|CCM_ACCESS_CTRL_ROOT107_TOG
DECL|CCM_ACCESS_CTRL_ROOT108_CLR|macro|CCM_ACCESS_CTRL_ROOT108_CLR
DECL|CCM_ACCESS_CTRL_ROOT108_SET|macro|CCM_ACCESS_CTRL_ROOT108_SET
DECL|CCM_ACCESS_CTRL_ROOT108_TOG|macro|CCM_ACCESS_CTRL_ROOT108_TOG
DECL|CCM_ACCESS_CTRL_ROOT109_CLR|macro|CCM_ACCESS_CTRL_ROOT109_CLR
DECL|CCM_ACCESS_CTRL_ROOT109_SET|macro|CCM_ACCESS_CTRL_ROOT109_SET
DECL|CCM_ACCESS_CTRL_ROOT109_TOG|macro|CCM_ACCESS_CTRL_ROOT109_TOG
DECL|CCM_ACCESS_CTRL_ROOT10_CLR|macro|CCM_ACCESS_CTRL_ROOT10_CLR
DECL|CCM_ACCESS_CTRL_ROOT10_SET|macro|CCM_ACCESS_CTRL_ROOT10_SET
DECL|CCM_ACCESS_CTRL_ROOT10_TOG|macro|CCM_ACCESS_CTRL_ROOT10_TOG
DECL|CCM_ACCESS_CTRL_ROOT110_CLR|macro|CCM_ACCESS_CTRL_ROOT110_CLR
DECL|CCM_ACCESS_CTRL_ROOT110_SET|macro|CCM_ACCESS_CTRL_ROOT110_SET
DECL|CCM_ACCESS_CTRL_ROOT110_TOG|macro|CCM_ACCESS_CTRL_ROOT110_TOG
DECL|CCM_ACCESS_CTRL_ROOT111_CLR|macro|CCM_ACCESS_CTRL_ROOT111_CLR
DECL|CCM_ACCESS_CTRL_ROOT111_SET|macro|CCM_ACCESS_CTRL_ROOT111_SET
DECL|CCM_ACCESS_CTRL_ROOT111_TOG|macro|CCM_ACCESS_CTRL_ROOT111_TOG
DECL|CCM_ACCESS_CTRL_ROOT112_CLR|macro|CCM_ACCESS_CTRL_ROOT112_CLR
DECL|CCM_ACCESS_CTRL_ROOT112_SET|macro|CCM_ACCESS_CTRL_ROOT112_SET
DECL|CCM_ACCESS_CTRL_ROOT112_TOG|macro|CCM_ACCESS_CTRL_ROOT112_TOG
DECL|CCM_ACCESS_CTRL_ROOT113_CLR|macro|CCM_ACCESS_CTRL_ROOT113_CLR
DECL|CCM_ACCESS_CTRL_ROOT113_SET|macro|CCM_ACCESS_CTRL_ROOT113_SET
DECL|CCM_ACCESS_CTRL_ROOT113_TOG|macro|CCM_ACCESS_CTRL_ROOT113_TOG
DECL|CCM_ACCESS_CTRL_ROOT114_CLR|macro|CCM_ACCESS_CTRL_ROOT114_CLR
DECL|CCM_ACCESS_CTRL_ROOT114_SET|macro|CCM_ACCESS_CTRL_ROOT114_SET
DECL|CCM_ACCESS_CTRL_ROOT114_TOG|macro|CCM_ACCESS_CTRL_ROOT114_TOG
DECL|CCM_ACCESS_CTRL_ROOT115_CLR|macro|CCM_ACCESS_CTRL_ROOT115_CLR
DECL|CCM_ACCESS_CTRL_ROOT115_SET|macro|CCM_ACCESS_CTRL_ROOT115_SET
DECL|CCM_ACCESS_CTRL_ROOT115_TOG|macro|CCM_ACCESS_CTRL_ROOT115_TOG
DECL|CCM_ACCESS_CTRL_ROOT116_CLR|macro|CCM_ACCESS_CTRL_ROOT116_CLR
DECL|CCM_ACCESS_CTRL_ROOT116_SET|macro|CCM_ACCESS_CTRL_ROOT116_SET
DECL|CCM_ACCESS_CTRL_ROOT116_TOG|macro|CCM_ACCESS_CTRL_ROOT116_TOG
DECL|CCM_ACCESS_CTRL_ROOT117_CLR|macro|CCM_ACCESS_CTRL_ROOT117_CLR
DECL|CCM_ACCESS_CTRL_ROOT117_SET|macro|CCM_ACCESS_CTRL_ROOT117_SET
DECL|CCM_ACCESS_CTRL_ROOT117_TOG|macro|CCM_ACCESS_CTRL_ROOT117_TOG
DECL|CCM_ACCESS_CTRL_ROOT118_CLR|macro|CCM_ACCESS_CTRL_ROOT118_CLR
DECL|CCM_ACCESS_CTRL_ROOT118_SET|macro|CCM_ACCESS_CTRL_ROOT118_SET
DECL|CCM_ACCESS_CTRL_ROOT118_TOG|macro|CCM_ACCESS_CTRL_ROOT118_TOG
DECL|CCM_ACCESS_CTRL_ROOT119_CLR|macro|CCM_ACCESS_CTRL_ROOT119_CLR
DECL|CCM_ACCESS_CTRL_ROOT119_SET|macro|CCM_ACCESS_CTRL_ROOT119_SET
DECL|CCM_ACCESS_CTRL_ROOT119_TOG|macro|CCM_ACCESS_CTRL_ROOT119_TOG
DECL|CCM_ACCESS_CTRL_ROOT11_CLR|macro|CCM_ACCESS_CTRL_ROOT11_CLR
DECL|CCM_ACCESS_CTRL_ROOT11_SET|macro|CCM_ACCESS_CTRL_ROOT11_SET
DECL|CCM_ACCESS_CTRL_ROOT11_TOG|macro|CCM_ACCESS_CTRL_ROOT11_TOG
DECL|CCM_ACCESS_CTRL_ROOT120_CLR|macro|CCM_ACCESS_CTRL_ROOT120_CLR
DECL|CCM_ACCESS_CTRL_ROOT120_SET|macro|CCM_ACCESS_CTRL_ROOT120_SET
DECL|CCM_ACCESS_CTRL_ROOT120_TOG|macro|CCM_ACCESS_CTRL_ROOT120_TOG
DECL|CCM_ACCESS_CTRL_ROOT121_CLR|macro|CCM_ACCESS_CTRL_ROOT121_CLR
DECL|CCM_ACCESS_CTRL_ROOT121_SET|macro|CCM_ACCESS_CTRL_ROOT121_SET
DECL|CCM_ACCESS_CTRL_ROOT121_TOG|macro|CCM_ACCESS_CTRL_ROOT121_TOG
DECL|CCM_ACCESS_CTRL_ROOT122_CLR|macro|CCM_ACCESS_CTRL_ROOT122_CLR
DECL|CCM_ACCESS_CTRL_ROOT122_SET|macro|CCM_ACCESS_CTRL_ROOT122_SET
DECL|CCM_ACCESS_CTRL_ROOT122_TOG|macro|CCM_ACCESS_CTRL_ROOT122_TOG
DECL|CCM_ACCESS_CTRL_ROOT123_CLR|macro|CCM_ACCESS_CTRL_ROOT123_CLR
DECL|CCM_ACCESS_CTRL_ROOT123_SET|macro|CCM_ACCESS_CTRL_ROOT123_SET
DECL|CCM_ACCESS_CTRL_ROOT123_TOG|macro|CCM_ACCESS_CTRL_ROOT123_TOG
DECL|CCM_ACCESS_CTRL_ROOT124_CLR|macro|CCM_ACCESS_CTRL_ROOT124_CLR
DECL|CCM_ACCESS_CTRL_ROOT124_SET|macro|CCM_ACCESS_CTRL_ROOT124_SET
DECL|CCM_ACCESS_CTRL_ROOT124_TOG|macro|CCM_ACCESS_CTRL_ROOT124_TOG
DECL|CCM_ACCESS_CTRL_ROOT12_CLR|macro|CCM_ACCESS_CTRL_ROOT12_CLR
DECL|CCM_ACCESS_CTRL_ROOT12_SET|macro|CCM_ACCESS_CTRL_ROOT12_SET
DECL|CCM_ACCESS_CTRL_ROOT12_TOG|macro|CCM_ACCESS_CTRL_ROOT12_TOG
DECL|CCM_ACCESS_CTRL_ROOT13_CLR|macro|CCM_ACCESS_CTRL_ROOT13_CLR
DECL|CCM_ACCESS_CTRL_ROOT13_SET|macro|CCM_ACCESS_CTRL_ROOT13_SET
DECL|CCM_ACCESS_CTRL_ROOT13_TOG|macro|CCM_ACCESS_CTRL_ROOT13_TOG
DECL|CCM_ACCESS_CTRL_ROOT14_CLR|macro|CCM_ACCESS_CTRL_ROOT14_CLR
DECL|CCM_ACCESS_CTRL_ROOT14_SET|macro|CCM_ACCESS_CTRL_ROOT14_SET
DECL|CCM_ACCESS_CTRL_ROOT14_TOG|macro|CCM_ACCESS_CTRL_ROOT14_TOG
DECL|CCM_ACCESS_CTRL_ROOT15_CLR|macro|CCM_ACCESS_CTRL_ROOT15_CLR
DECL|CCM_ACCESS_CTRL_ROOT15_SET|macro|CCM_ACCESS_CTRL_ROOT15_SET
DECL|CCM_ACCESS_CTRL_ROOT15_TOG|macro|CCM_ACCESS_CTRL_ROOT15_TOG
DECL|CCM_ACCESS_CTRL_ROOT16_CLR|macro|CCM_ACCESS_CTRL_ROOT16_CLR
DECL|CCM_ACCESS_CTRL_ROOT16_SET|macro|CCM_ACCESS_CTRL_ROOT16_SET
DECL|CCM_ACCESS_CTRL_ROOT16_TOG|macro|CCM_ACCESS_CTRL_ROOT16_TOG
DECL|CCM_ACCESS_CTRL_ROOT17_CLR|macro|CCM_ACCESS_CTRL_ROOT17_CLR
DECL|CCM_ACCESS_CTRL_ROOT17_SET|macro|CCM_ACCESS_CTRL_ROOT17_SET
DECL|CCM_ACCESS_CTRL_ROOT17_TOG|macro|CCM_ACCESS_CTRL_ROOT17_TOG
DECL|CCM_ACCESS_CTRL_ROOT18_CLR|macro|CCM_ACCESS_CTRL_ROOT18_CLR
DECL|CCM_ACCESS_CTRL_ROOT18_SET|macro|CCM_ACCESS_CTRL_ROOT18_SET
DECL|CCM_ACCESS_CTRL_ROOT18_TOG|macro|CCM_ACCESS_CTRL_ROOT18_TOG
DECL|CCM_ACCESS_CTRL_ROOT19_CLR|macro|CCM_ACCESS_CTRL_ROOT19_CLR
DECL|CCM_ACCESS_CTRL_ROOT19_SET|macro|CCM_ACCESS_CTRL_ROOT19_SET
DECL|CCM_ACCESS_CTRL_ROOT19_TOG|macro|CCM_ACCESS_CTRL_ROOT19_TOG
DECL|CCM_ACCESS_CTRL_ROOT1_CLR|macro|CCM_ACCESS_CTRL_ROOT1_CLR
DECL|CCM_ACCESS_CTRL_ROOT1_SET|macro|CCM_ACCESS_CTRL_ROOT1_SET
DECL|CCM_ACCESS_CTRL_ROOT1_TOG|macro|CCM_ACCESS_CTRL_ROOT1_TOG
DECL|CCM_ACCESS_CTRL_ROOT20_CLR|macro|CCM_ACCESS_CTRL_ROOT20_CLR
DECL|CCM_ACCESS_CTRL_ROOT20_SET|macro|CCM_ACCESS_CTRL_ROOT20_SET
DECL|CCM_ACCESS_CTRL_ROOT20_TOG|macro|CCM_ACCESS_CTRL_ROOT20_TOG
DECL|CCM_ACCESS_CTRL_ROOT21_CLR|macro|CCM_ACCESS_CTRL_ROOT21_CLR
DECL|CCM_ACCESS_CTRL_ROOT21_SET|macro|CCM_ACCESS_CTRL_ROOT21_SET
DECL|CCM_ACCESS_CTRL_ROOT21_TOG|macro|CCM_ACCESS_CTRL_ROOT21_TOG
DECL|CCM_ACCESS_CTRL_ROOT22_CLR|macro|CCM_ACCESS_CTRL_ROOT22_CLR
DECL|CCM_ACCESS_CTRL_ROOT22_SET|macro|CCM_ACCESS_CTRL_ROOT22_SET
DECL|CCM_ACCESS_CTRL_ROOT22_TOG|macro|CCM_ACCESS_CTRL_ROOT22_TOG
DECL|CCM_ACCESS_CTRL_ROOT23_CLR|macro|CCM_ACCESS_CTRL_ROOT23_CLR
DECL|CCM_ACCESS_CTRL_ROOT23_SET|macro|CCM_ACCESS_CTRL_ROOT23_SET
DECL|CCM_ACCESS_CTRL_ROOT23_TOG|macro|CCM_ACCESS_CTRL_ROOT23_TOG
DECL|CCM_ACCESS_CTRL_ROOT24_CLR|macro|CCM_ACCESS_CTRL_ROOT24_CLR
DECL|CCM_ACCESS_CTRL_ROOT24_SET|macro|CCM_ACCESS_CTRL_ROOT24_SET
DECL|CCM_ACCESS_CTRL_ROOT24_TOG|macro|CCM_ACCESS_CTRL_ROOT24_TOG
DECL|CCM_ACCESS_CTRL_ROOT25_CLR|macro|CCM_ACCESS_CTRL_ROOT25_CLR
DECL|CCM_ACCESS_CTRL_ROOT25_SET|macro|CCM_ACCESS_CTRL_ROOT25_SET
DECL|CCM_ACCESS_CTRL_ROOT25_TOG|macro|CCM_ACCESS_CTRL_ROOT25_TOG
DECL|CCM_ACCESS_CTRL_ROOT26_CLR|macro|CCM_ACCESS_CTRL_ROOT26_CLR
DECL|CCM_ACCESS_CTRL_ROOT26_SET|macro|CCM_ACCESS_CTRL_ROOT26_SET
DECL|CCM_ACCESS_CTRL_ROOT26_TOG|macro|CCM_ACCESS_CTRL_ROOT26_TOG
DECL|CCM_ACCESS_CTRL_ROOT27_CLR|macro|CCM_ACCESS_CTRL_ROOT27_CLR
DECL|CCM_ACCESS_CTRL_ROOT27_SET|macro|CCM_ACCESS_CTRL_ROOT27_SET
DECL|CCM_ACCESS_CTRL_ROOT27_TOG|macro|CCM_ACCESS_CTRL_ROOT27_TOG
DECL|CCM_ACCESS_CTRL_ROOT28_CLR|macro|CCM_ACCESS_CTRL_ROOT28_CLR
DECL|CCM_ACCESS_CTRL_ROOT28_SET|macro|CCM_ACCESS_CTRL_ROOT28_SET
DECL|CCM_ACCESS_CTRL_ROOT28_TOG|macro|CCM_ACCESS_CTRL_ROOT28_TOG
DECL|CCM_ACCESS_CTRL_ROOT29_CLR|macro|CCM_ACCESS_CTRL_ROOT29_CLR
DECL|CCM_ACCESS_CTRL_ROOT29_SET|macro|CCM_ACCESS_CTRL_ROOT29_SET
DECL|CCM_ACCESS_CTRL_ROOT29_TOG|macro|CCM_ACCESS_CTRL_ROOT29_TOG
DECL|CCM_ACCESS_CTRL_ROOT2_CLR|macro|CCM_ACCESS_CTRL_ROOT2_CLR
DECL|CCM_ACCESS_CTRL_ROOT2_SET|macro|CCM_ACCESS_CTRL_ROOT2_SET
DECL|CCM_ACCESS_CTRL_ROOT2_TOG|macro|CCM_ACCESS_CTRL_ROOT2_TOG
DECL|CCM_ACCESS_CTRL_ROOT30_CLR|macro|CCM_ACCESS_CTRL_ROOT30_CLR
DECL|CCM_ACCESS_CTRL_ROOT30_SET|macro|CCM_ACCESS_CTRL_ROOT30_SET
DECL|CCM_ACCESS_CTRL_ROOT30_TOG|macro|CCM_ACCESS_CTRL_ROOT30_TOG
DECL|CCM_ACCESS_CTRL_ROOT31_CLR|macro|CCM_ACCESS_CTRL_ROOT31_CLR
DECL|CCM_ACCESS_CTRL_ROOT31_SET|macro|CCM_ACCESS_CTRL_ROOT31_SET
DECL|CCM_ACCESS_CTRL_ROOT31_TOG|macro|CCM_ACCESS_CTRL_ROOT31_TOG
DECL|CCM_ACCESS_CTRL_ROOT32_CLR|macro|CCM_ACCESS_CTRL_ROOT32_CLR
DECL|CCM_ACCESS_CTRL_ROOT32_SET|macro|CCM_ACCESS_CTRL_ROOT32_SET
DECL|CCM_ACCESS_CTRL_ROOT32_TOG|macro|CCM_ACCESS_CTRL_ROOT32_TOG
DECL|CCM_ACCESS_CTRL_ROOT33_CLR|macro|CCM_ACCESS_CTRL_ROOT33_CLR
DECL|CCM_ACCESS_CTRL_ROOT33_SET|macro|CCM_ACCESS_CTRL_ROOT33_SET
DECL|CCM_ACCESS_CTRL_ROOT33_TOG|macro|CCM_ACCESS_CTRL_ROOT33_TOG
DECL|CCM_ACCESS_CTRL_ROOT34_CLR|macro|CCM_ACCESS_CTRL_ROOT34_CLR
DECL|CCM_ACCESS_CTRL_ROOT34_SET|macro|CCM_ACCESS_CTRL_ROOT34_SET
DECL|CCM_ACCESS_CTRL_ROOT34_TOG|macro|CCM_ACCESS_CTRL_ROOT34_TOG
DECL|CCM_ACCESS_CTRL_ROOT35_CLR|macro|CCM_ACCESS_CTRL_ROOT35_CLR
DECL|CCM_ACCESS_CTRL_ROOT35_SET|macro|CCM_ACCESS_CTRL_ROOT35_SET
DECL|CCM_ACCESS_CTRL_ROOT35_TOG|macro|CCM_ACCESS_CTRL_ROOT35_TOG
DECL|CCM_ACCESS_CTRL_ROOT36_CLR|macro|CCM_ACCESS_CTRL_ROOT36_CLR
DECL|CCM_ACCESS_CTRL_ROOT36_SET|macro|CCM_ACCESS_CTRL_ROOT36_SET
DECL|CCM_ACCESS_CTRL_ROOT36_TOG|macro|CCM_ACCESS_CTRL_ROOT36_TOG
DECL|CCM_ACCESS_CTRL_ROOT37_CLR|macro|CCM_ACCESS_CTRL_ROOT37_CLR
DECL|CCM_ACCESS_CTRL_ROOT37_SET|macro|CCM_ACCESS_CTRL_ROOT37_SET
DECL|CCM_ACCESS_CTRL_ROOT37_TOG|macro|CCM_ACCESS_CTRL_ROOT37_TOG
DECL|CCM_ACCESS_CTRL_ROOT38_CLR|macro|CCM_ACCESS_CTRL_ROOT38_CLR
DECL|CCM_ACCESS_CTRL_ROOT38_SET|macro|CCM_ACCESS_CTRL_ROOT38_SET
DECL|CCM_ACCESS_CTRL_ROOT38_TOG|macro|CCM_ACCESS_CTRL_ROOT38_TOG
DECL|CCM_ACCESS_CTRL_ROOT39_CLR|macro|CCM_ACCESS_CTRL_ROOT39_CLR
DECL|CCM_ACCESS_CTRL_ROOT39_SET|macro|CCM_ACCESS_CTRL_ROOT39_SET
DECL|CCM_ACCESS_CTRL_ROOT39_TOG|macro|CCM_ACCESS_CTRL_ROOT39_TOG
DECL|CCM_ACCESS_CTRL_ROOT3_CLR|macro|CCM_ACCESS_CTRL_ROOT3_CLR
DECL|CCM_ACCESS_CTRL_ROOT3_SET|macro|CCM_ACCESS_CTRL_ROOT3_SET
DECL|CCM_ACCESS_CTRL_ROOT3_TOG|macro|CCM_ACCESS_CTRL_ROOT3_TOG
DECL|CCM_ACCESS_CTRL_ROOT40_CLR|macro|CCM_ACCESS_CTRL_ROOT40_CLR
DECL|CCM_ACCESS_CTRL_ROOT40_SET|macro|CCM_ACCESS_CTRL_ROOT40_SET
DECL|CCM_ACCESS_CTRL_ROOT40_TOG|macro|CCM_ACCESS_CTRL_ROOT40_TOG
DECL|CCM_ACCESS_CTRL_ROOT41_CLR|macro|CCM_ACCESS_CTRL_ROOT41_CLR
DECL|CCM_ACCESS_CTRL_ROOT41_SET|macro|CCM_ACCESS_CTRL_ROOT41_SET
DECL|CCM_ACCESS_CTRL_ROOT41_TOG|macro|CCM_ACCESS_CTRL_ROOT41_TOG
DECL|CCM_ACCESS_CTRL_ROOT42_CLR|macro|CCM_ACCESS_CTRL_ROOT42_CLR
DECL|CCM_ACCESS_CTRL_ROOT42_SET|macro|CCM_ACCESS_CTRL_ROOT42_SET
DECL|CCM_ACCESS_CTRL_ROOT42_TOG|macro|CCM_ACCESS_CTRL_ROOT42_TOG
DECL|CCM_ACCESS_CTRL_ROOT43_CLR|macro|CCM_ACCESS_CTRL_ROOT43_CLR
DECL|CCM_ACCESS_CTRL_ROOT43_SET|macro|CCM_ACCESS_CTRL_ROOT43_SET
DECL|CCM_ACCESS_CTRL_ROOT43_TOG|macro|CCM_ACCESS_CTRL_ROOT43_TOG
DECL|CCM_ACCESS_CTRL_ROOT44_CLR|macro|CCM_ACCESS_CTRL_ROOT44_CLR
DECL|CCM_ACCESS_CTRL_ROOT44_SET|macro|CCM_ACCESS_CTRL_ROOT44_SET
DECL|CCM_ACCESS_CTRL_ROOT44_TOG|macro|CCM_ACCESS_CTRL_ROOT44_TOG
DECL|CCM_ACCESS_CTRL_ROOT45_CLR|macro|CCM_ACCESS_CTRL_ROOT45_CLR
DECL|CCM_ACCESS_CTRL_ROOT45_SET|macro|CCM_ACCESS_CTRL_ROOT45_SET
DECL|CCM_ACCESS_CTRL_ROOT45_TOG|macro|CCM_ACCESS_CTRL_ROOT45_TOG
DECL|CCM_ACCESS_CTRL_ROOT46_CLR|macro|CCM_ACCESS_CTRL_ROOT46_CLR
DECL|CCM_ACCESS_CTRL_ROOT46_SET|macro|CCM_ACCESS_CTRL_ROOT46_SET
DECL|CCM_ACCESS_CTRL_ROOT46_TOG|macro|CCM_ACCESS_CTRL_ROOT46_TOG
DECL|CCM_ACCESS_CTRL_ROOT47_CLR|macro|CCM_ACCESS_CTRL_ROOT47_CLR
DECL|CCM_ACCESS_CTRL_ROOT47_SET|macro|CCM_ACCESS_CTRL_ROOT47_SET
DECL|CCM_ACCESS_CTRL_ROOT47_TOG|macro|CCM_ACCESS_CTRL_ROOT47_TOG
DECL|CCM_ACCESS_CTRL_ROOT48_CLR|macro|CCM_ACCESS_CTRL_ROOT48_CLR
DECL|CCM_ACCESS_CTRL_ROOT48_SET|macro|CCM_ACCESS_CTRL_ROOT48_SET
DECL|CCM_ACCESS_CTRL_ROOT48_TOG|macro|CCM_ACCESS_CTRL_ROOT48_TOG
DECL|CCM_ACCESS_CTRL_ROOT49_CLR|macro|CCM_ACCESS_CTRL_ROOT49_CLR
DECL|CCM_ACCESS_CTRL_ROOT49_SET|macro|CCM_ACCESS_CTRL_ROOT49_SET
DECL|CCM_ACCESS_CTRL_ROOT49_TOG|macro|CCM_ACCESS_CTRL_ROOT49_TOG
DECL|CCM_ACCESS_CTRL_ROOT4_CLR|macro|CCM_ACCESS_CTRL_ROOT4_CLR
DECL|CCM_ACCESS_CTRL_ROOT4_SET|macro|CCM_ACCESS_CTRL_ROOT4_SET
DECL|CCM_ACCESS_CTRL_ROOT4_TOG|macro|CCM_ACCESS_CTRL_ROOT4_TOG
DECL|CCM_ACCESS_CTRL_ROOT50_CLR|macro|CCM_ACCESS_CTRL_ROOT50_CLR
DECL|CCM_ACCESS_CTRL_ROOT50_SET|macro|CCM_ACCESS_CTRL_ROOT50_SET
DECL|CCM_ACCESS_CTRL_ROOT50_TOG|macro|CCM_ACCESS_CTRL_ROOT50_TOG
DECL|CCM_ACCESS_CTRL_ROOT51_CLR|macro|CCM_ACCESS_CTRL_ROOT51_CLR
DECL|CCM_ACCESS_CTRL_ROOT51_SET|macro|CCM_ACCESS_CTRL_ROOT51_SET
DECL|CCM_ACCESS_CTRL_ROOT51_TOG|macro|CCM_ACCESS_CTRL_ROOT51_TOG
DECL|CCM_ACCESS_CTRL_ROOT52_CLR|macro|CCM_ACCESS_CTRL_ROOT52_CLR
DECL|CCM_ACCESS_CTRL_ROOT52_SET|macro|CCM_ACCESS_CTRL_ROOT52_SET
DECL|CCM_ACCESS_CTRL_ROOT52_TOG|macro|CCM_ACCESS_CTRL_ROOT52_TOG
DECL|CCM_ACCESS_CTRL_ROOT53_CLR|macro|CCM_ACCESS_CTRL_ROOT53_CLR
DECL|CCM_ACCESS_CTRL_ROOT53_SET|macro|CCM_ACCESS_CTRL_ROOT53_SET
DECL|CCM_ACCESS_CTRL_ROOT53_TOG|macro|CCM_ACCESS_CTRL_ROOT53_TOG
DECL|CCM_ACCESS_CTRL_ROOT54_CLR|macro|CCM_ACCESS_CTRL_ROOT54_CLR
DECL|CCM_ACCESS_CTRL_ROOT54_SET|macro|CCM_ACCESS_CTRL_ROOT54_SET
DECL|CCM_ACCESS_CTRL_ROOT54_TOG|macro|CCM_ACCESS_CTRL_ROOT54_TOG
DECL|CCM_ACCESS_CTRL_ROOT55_CLR|macro|CCM_ACCESS_CTRL_ROOT55_CLR
DECL|CCM_ACCESS_CTRL_ROOT55_SET|macro|CCM_ACCESS_CTRL_ROOT55_SET
DECL|CCM_ACCESS_CTRL_ROOT55_TOG|macro|CCM_ACCESS_CTRL_ROOT55_TOG
DECL|CCM_ACCESS_CTRL_ROOT56_CLR|macro|CCM_ACCESS_CTRL_ROOT56_CLR
DECL|CCM_ACCESS_CTRL_ROOT56_SET|macro|CCM_ACCESS_CTRL_ROOT56_SET
DECL|CCM_ACCESS_CTRL_ROOT56_TOG|macro|CCM_ACCESS_CTRL_ROOT56_TOG
DECL|CCM_ACCESS_CTRL_ROOT57_CLR|macro|CCM_ACCESS_CTRL_ROOT57_CLR
DECL|CCM_ACCESS_CTRL_ROOT57_SET|macro|CCM_ACCESS_CTRL_ROOT57_SET
DECL|CCM_ACCESS_CTRL_ROOT57_TOG|macro|CCM_ACCESS_CTRL_ROOT57_TOG
DECL|CCM_ACCESS_CTRL_ROOT58_CLR|macro|CCM_ACCESS_CTRL_ROOT58_CLR
DECL|CCM_ACCESS_CTRL_ROOT58_SET|macro|CCM_ACCESS_CTRL_ROOT58_SET
DECL|CCM_ACCESS_CTRL_ROOT58_TOG|macro|CCM_ACCESS_CTRL_ROOT58_TOG
DECL|CCM_ACCESS_CTRL_ROOT59_CLR|macro|CCM_ACCESS_CTRL_ROOT59_CLR
DECL|CCM_ACCESS_CTRL_ROOT59_SET|macro|CCM_ACCESS_CTRL_ROOT59_SET
DECL|CCM_ACCESS_CTRL_ROOT59_TOG|macro|CCM_ACCESS_CTRL_ROOT59_TOG
DECL|CCM_ACCESS_CTRL_ROOT5_CLR|macro|CCM_ACCESS_CTRL_ROOT5_CLR
DECL|CCM_ACCESS_CTRL_ROOT5_SET|macro|CCM_ACCESS_CTRL_ROOT5_SET
DECL|CCM_ACCESS_CTRL_ROOT5_TOG|macro|CCM_ACCESS_CTRL_ROOT5_TOG
DECL|CCM_ACCESS_CTRL_ROOT60_CLR|macro|CCM_ACCESS_CTRL_ROOT60_CLR
DECL|CCM_ACCESS_CTRL_ROOT60_SET|macro|CCM_ACCESS_CTRL_ROOT60_SET
DECL|CCM_ACCESS_CTRL_ROOT60_TOG|macro|CCM_ACCESS_CTRL_ROOT60_TOG
DECL|CCM_ACCESS_CTRL_ROOT61_CLR|macro|CCM_ACCESS_CTRL_ROOT61_CLR
DECL|CCM_ACCESS_CTRL_ROOT61_SET|macro|CCM_ACCESS_CTRL_ROOT61_SET
DECL|CCM_ACCESS_CTRL_ROOT61_TOG|macro|CCM_ACCESS_CTRL_ROOT61_TOG
DECL|CCM_ACCESS_CTRL_ROOT62_CLR|macro|CCM_ACCESS_CTRL_ROOT62_CLR
DECL|CCM_ACCESS_CTRL_ROOT62_SET|macro|CCM_ACCESS_CTRL_ROOT62_SET
DECL|CCM_ACCESS_CTRL_ROOT62_TOG|macro|CCM_ACCESS_CTRL_ROOT62_TOG
DECL|CCM_ACCESS_CTRL_ROOT63_CLR|macro|CCM_ACCESS_CTRL_ROOT63_CLR
DECL|CCM_ACCESS_CTRL_ROOT63_SET|macro|CCM_ACCESS_CTRL_ROOT63_SET
DECL|CCM_ACCESS_CTRL_ROOT63_TOG|macro|CCM_ACCESS_CTRL_ROOT63_TOG
DECL|CCM_ACCESS_CTRL_ROOT64_CLR|macro|CCM_ACCESS_CTRL_ROOT64_CLR
DECL|CCM_ACCESS_CTRL_ROOT64_SET|macro|CCM_ACCESS_CTRL_ROOT64_SET
DECL|CCM_ACCESS_CTRL_ROOT64_TOG|macro|CCM_ACCESS_CTRL_ROOT64_TOG
DECL|CCM_ACCESS_CTRL_ROOT65_CLR|macro|CCM_ACCESS_CTRL_ROOT65_CLR
DECL|CCM_ACCESS_CTRL_ROOT65_SET|macro|CCM_ACCESS_CTRL_ROOT65_SET
DECL|CCM_ACCESS_CTRL_ROOT65_TOG|macro|CCM_ACCESS_CTRL_ROOT65_TOG
DECL|CCM_ACCESS_CTRL_ROOT66_CLR|macro|CCM_ACCESS_CTRL_ROOT66_CLR
DECL|CCM_ACCESS_CTRL_ROOT66_SET|macro|CCM_ACCESS_CTRL_ROOT66_SET
DECL|CCM_ACCESS_CTRL_ROOT66_TOG|macro|CCM_ACCESS_CTRL_ROOT66_TOG
DECL|CCM_ACCESS_CTRL_ROOT67_CLR|macro|CCM_ACCESS_CTRL_ROOT67_CLR
DECL|CCM_ACCESS_CTRL_ROOT67_SET|macro|CCM_ACCESS_CTRL_ROOT67_SET
DECL|CCM_ACCESS_CTRL_ROOT67_TOG|macro|CCM_ACCESS_CTRL_ROOT67_TOG
DECL|CCM_ACCESS_CTRL_ROOT68_CLR|macro|CCM_ACCESS_CTRL_ROOT68_CLR
DECL|CCM_ACCESS_CTRL_ROOT68_SET|macro|CCM_ACCESS_CTRL_ROOT68_SET
DECL|CCM_ACCESS_CTRL_ROOT68_TOG|macro|CCM_ACCESS_CTRL_ROOT68_TOG
DECL|CCM_ACCESS_CTRL_ROOT69_CLR|macro|CCM_ACCESS_CTRL_ROOT69_CLR
DECL|CCM_ACCESS_CTRL_ROOT69_SET|macro|CCM_ACCESS_CTRL_ROOT69_SET
DECL|CCM_ACCESS_CTRL_ROOT69_TOG|macro|CCM_ACCESS_CTRL_ROOT69_TOG
DECL|CCM_ACCESS_CTRL_ROOT6_CLR|macro|CCM_ACCESS_CTRL_ROOT6_CLR
DECL|CCM_ACCESS_CTRL_ROOT6_SET|macro|CCM_ACCESS_CTRL_ROOT6_SET
DECL|CCM_ACCESS_CTRL_ROOT6_TOG|macro|CCM_ACCESS_CTRL_ROOT6_TOG
DECL|CCM_ACCESS_CTRL_ROOT70_CLR|macro|CCM_ACCESS_CTRL_ROOT70_CLR
DECL|CCM_ACCESS_CTRL_ROOT70_SET|macro|CCM_ACCESS_CTRL_ROOT70_SET
DECL|CCM_ACCESS_CTRL_ROOT70_TOG|macro|CCM_ACCESS_CTRL_ROOT70_TOG
DECL|CCM_ACCESS_CTRL_ROOT71_CLR|macro|CCM_ACCESS_CTRL_ROOT71_CLR
DECL|CCM_ACCESS_CTRL_ROOT71_SET|macro|CCM_ACCESS_CTRL_ROOT71_SET
DECL|CCM_ACCESS_CTRL_ROOT71_TOG|macro|CCM_ACCESS_CTRL_ROOT71_TOG
DECL|CCM_ACCESS_CTRL_ROOT72_CLR|macro|CCM_ACCESS_CTRL_ROOT72_CLR
DECL|CCM_ACCESS_CTRL_ROOT72_SET|macro|CCM_ACCESS_CTRL_ROOT72_SET
DECL|CCM_ACCESS_CTRL_ROOT72_TOG|macro|CCM_ACCESS_CTRL_ROOT72_TOG
DECL|CCM_ACCESS_CTRL_ROOT73_CLR|macro|CCM_ACCESS_CTRL_ROOT73_CLR
DECL|CCM_ACCESS_CTRL_ROOT73_SET|macro|CCM_ACCESS_CTRL_ROOT73_SET
DECL|CCM_ACCESS_CTRL_ROOT73_TOG|macro|CCM_ACCESS_CTRL_ROOT73_TOG
DECL|CCM_ACCESS_CTRL_ROOT74_CLR|macro|CCM_ACCESS_CTRL_ROOT74_CLR
DECL|CCM_ACCESS_CTRL_ROOT74_SET|macro|CCM_ACCESS_CTRL_ROOT74_SET
DECL|CCM_ACCESS_CTRL_ROOT74_TOG|macro|CCM_ACCESS_CTRL_ROOT74_TOG
DECL|CCM_ACCESS_CTRL_ROOT75_CLR|macro|CCM_ACCESS_CTRL_ROOT75_CLR
DECL|CCM_ACCESS_CTRL_ROOT75_SET|macro|CCM_ACCESS_CTRL_ROOT75_SET
DECL|CCM_ACCESS_CTRL_ROOT75_TOG|macro|CCM_ACCESS_CTRL_ROOT75_TOG
DECL|CCM_ACCESS_CTRL_ROOT76_CLR|macro|CCM_ACCESS_CTRL_ROOT76_CLR
DECL|CCM_ACCESS_CTRL_ROOT76_SET|macro|CCM_ACCESS_CTRL_ROOT76_SET
DECL|CCM_ACCESS_CTRL_ROOT76_TOG|macro|CCM_ACCESS_CTRL_ROOT76_TOG
DECL|CCM_ACCESS_CTRL_ROOT77_CLR|macro|CCM_ACCESS_CTRL_ROOT77_CLR
DECL|CCM_ACCESS_CTRL_ROOT77_SET|macro|CCM_ACCESS_CTRL_ROOT77_SET
DECL|CCM_ACCESS_CTRL_ROOT77_TOG|macro|CCM_ACCESS_CTRL_ROOT77_TOG
DECL|CCM_ACCESS_CTRL_ROOT78_CLR|macro|CCM_ACCESS_CTRL_ROOT78_CLR
DECL|CCM_ACCESS_CTRL_ROOT78_SET|macro|CCM_ACCESS_CTRL_ROOT78_SET
DECL|CCM_ACCESS_CTRL_ROOT78_TOG|macro|CCM_ACCESS_CTRL_ROOT78_TOG
DECL|CCM_ACCESS_CTRL_ROOT79_CLR|macro|CCM_ACCESS_CTRL_ROOT79_CLR
DECL|CCM_ACCESS_CTRL_ROOT79_SET|macro|CCM_ACCESS_CTRL_ROOT79_SET
DECL|CCM_ACCESS_CTRL_ROOT79_TOG|macro|CCM_ACCESS_CTRL_ROOT79_TOG
DECL|CCM_ACCESS_CTRL_ROOT7_CLR|macro|CCM_ACCESS_CTRL_ROOT7_CLR
DECL|CCM_ACCESS_CTRL_ROOT7_SET|macro|CCM_ACCESS_CTRL_ROOT7_SET
DECL|CCM_ACCESS_CTRL_ROOT7_TOG|macro|CCM_ACCESS_CTRL_ROOT7_TOG
DECL|CCM_ACCESS_CTRL_ROOT80_CLR|macro|CCM_ACCESS_CTRL_ROOT80_CLR
DECL|CCM_ACCESS_CTRL_ROOT80_SET|macro|CCM_ACCESS_CTRL_ROOT80_SET
DECL|CCM_ACCESS_CTRL_ROOT80_TOG|macro|CCM_ACCESS_CTRL_ROOT80_TOG
DECL|CCM_ACCESS_CTRL_ROOT81_CLR|macro|CCM_ACCESS_CTRL_ROOT81_CLR
DECL|CCM_ACCESS_CTRL_ROOT81_SET|macro|CCM_ACCESS_CTRL_ROOT81_SET
DECL|CCM_ACCESS_CTRL_ROOT81_TOG|macro|CCM_ACCESS_CTRL_ROOT81_TOG
DECL|CCM_ACCESS_CTRL_ROOT82_CLR|macro|CCM_ACCESS_CTRL_ROOT82_CLR
DECL|CCM_ACCESS_CTRL_ROOT82_SET|macro|CCM_ACCESS_CTRL_ROOT82_SET
DECL|CCM_ACCESS_CTRL_ROOT82_TOG|macro|CCM_ACCESS_CTRL_ROOT82_TOG
DECL|CCM_ACCESS_CTRL_ROOT83_CLR|macro|CCM_ACCESS_CTRL_ROOT83_CLR
DECL|CCM_ACCESS_CTRL_ROOT83_SET|macro|CCM_ACCESS_CTRL_ROOT83_SET
DECL|CCM_ACCESS_CTRL_ROOT83_TOG|macro|CCM_ACCESS_CTRL_ROOT83_TOG
DECL|CCM_ACCESS_CTRL_ROOT84_CLR|macro|CCM_ACCESS_CTRL_ROOT84_CLR
DECL|CCM_ACCESS_CTRL_ROOT84_SET|macro|CCM_ACCESS_CTRL_ROOT84_SET
DECL|CCM_ACCESS_CTRL_ROOT84_TOG|macro|CCM_ACCESS_CTRL_ROOT84_TOG
DECL|CCM_ACCESS_CTRL_ROOT85_CLR|macro|CCM_ACCESS_CTRL_ROOT85_CLR
DECL|CCM_ACCESS_CTRL_ROOT85_SET|macro|CCM_ACCESS_CTRL_ROOT85_SET
DECL|CCM_ACCESS_CTRL_ROOT85_TOG|macro|CCM_ACCESS_CTRL_ROOT85_TOG
DECL|CCM_ACCESS_CTRL_ROOT86_CLR|macro|CCM_ACCESS_CTRL_ROOT86_CLR
DECL|CCM_ACCESS_CTRL_ROOT86_SET|macro|CCM_ACCESS_CTRL_ROOT86_SET
DECL|CCM_ACCESS_CTRL_ROOT86_TOG|macro|CCM_ACCESS_CTRL_ROOT86_TOG
DECL|CCM_ACCESS_CTRL_ROOT87_CLR|macro|CCM_ACCESS_CTRL_ROOT87_CLR
DECL|CCM_ACCESS_CTRL_ROOT87_SET|macro|CCM_ACCESS_CTRL_ROOT87_SET
DECL|CCM_ACCESS_CTRL_ROOT87_TOG|macro|CCM_ACCESS_CTRL_ROOT87_TOG
DECL|CCM_ACCESS_CTRL_ROOT88_CLR|macro|CCM_ACCESS_CTRL_ROOT88_CLR
DECL|CCM_ACCESS_CTRL_ROOT88_SET|macro|CCM_ACCESS_CTRL_ROOT88_SET
DECL|CCM_ACCESS_CTRL_ROOT88_TOG|macro|CCM_ACCESS_CTRL_ROOT88_TOG
DECL|CCM_ACCESS_CTRL_ROOT89_CLR|macro|CCM_ACCESS_CTRL_ROOT89_CLR
DECL|CCM_ACCESS_CTRL_ROOT89_SET|macro|CCM_ACCESS_CTRL_ROOT89_SET
DECL|CCM_ACCESS_CTRL_ROOT89_TOG|macro|CCM_ACCESS_CTRL_ROOT89_TOG
DECL|CCM_ACCESS_CTRL_ROOT8_CLR|macro|CCM_ACCESS_CTRL_ROOT8_CLR
DECL|CCM_ACCESS_CTRL_ROOT8_SET|macro|CCM_ACCESS_CTRL_ROOT8_SET
DECL|CCM_ACCESS_CTRL_ROOT8_TOG|macro|CCM_ACCESS_CTRL_ROOT8_TOG
DECL|CCM_ACCESS_CTRL_ROOT90_CLR|macro|CCM_ACCESS_CTRL_ROOT90_CLR
DECL|CCM_ACCESS_CTRL_ROOT90_SET|macro|CCM_ACCESS_CTRL_ROOT90_SET
DECL|CCM_ACCESS_CTRL_ROOT90_TOG|macro|CCM_ACCESS_CTRL_ROOT90_TOG
DECL|CCM_ACCESS_CTRL_ROOT91_CLR|macro|CCM_ACCESS_CTRL_ROOT91_CLR
DECL|CCM_ACCESS_CTRL_ROOT91_SET|macro|CCM_ACCESS_CTRL_ROOT91_SET
DECL|CCM_ACCESS_CTRL_ROOT91_TOG|macro|CCM_ACCESS_CTRL_ROOT91_TOG
DECL|CCM_ACCESS_CTRL_ROOT92_CLR|macro|CCM_ACCESS_CTRL_ROOT92_CLR
DECL|CCM_ACCESS_CTRL_ROOT92_SET|macro|CCM_ACCESS_CTRL_ROOT92_SET
DECL|CCM_ACCESS_CTRL_ROOT92_TOG|macro|CCM_ACCESS_CTRL_ROOT92_TOG
DECL|CCM_ACCESS_CTRL_ROOT93_CLR|macro|CCM_ACCESS_CTRL_ROOT93_CLR
DECL|CCM_ACCESS_CTRL_ROOT93_SET|macro|CCM_ACCESS_CTRL_ROOT93_SET
DECL|CCM_ACCESS_CTRL_ROOT93_TOG|macro|CCM_ACCESS_CTRL_ROOT93_TOG
DECL|CCM_ACCESS_CTRL_ROOT94_CLR|macro|CCM_ACCESS_CTRL_ROOT94_CLR
DECL|CCM_ACCESS_CTRL_ROOT94_SET|macro|CCM_ACCESS_CTRL_ROOT94_SET
DECL|CCM_ACCESS_CTRL_ROOT94_TOG|macro|CCM_ACCESS_CTRL_ROOT94_TOG
DECL|CCM_ACCESS_CTRL_ROOT95_CLR|macro|CCM_ACCESS_CTRL_ROOT95_CLR
DECL|CCM_ACCESS_CTRL_ROOT95_SET|macro|CCM_ACCESS_CTRL_ROOT95_SET
DECL|CCM_ACCESS_CTRL_ROOT95_TOG|macro|CCM_ACCESS_CTRL_ROOT95_TOG
DECL|CCM_ACCESS_CTRL_ROOT96_CLR|macro|CCM_ACCESS_CTRL_ROOT96_CLR
DECL|CCM_ACCESS_CTRL_ROOT96_SET|macro|CCM_ACCESS_CTRL_ROOT96_SET
DECL|CCM_ACCESS_CTRL_ROOT96_TOG|macro|CCM_ACCESS_CTRL_ROOT96_TOG
DECL|CCM_ACCESS_CTRL_ROOT97_CLR|macro|CCM_ACCESS_CTRL_ROOT97_CLR
DECL|CCM_ACCESS_CTRL_ROOT97_SET|macro|CCM_ACCESS_CTRL_ROOT97_SET
DECL|CCM_ACCESS_CTRL_ROOT97_TOG|macro|CCM_ACCESS_CTRL_ROOT97_TOG
DECL|CCM_ACCESS_CTRL_ROOT98_CLR|macro|CCM_ACCESS_CTRL_ROOT98_CLR
DECL|CCM_ACCESS_CTRL_ROOT98_SET|macro|CCM_ACCESS_CTRL_ROOT98_SET
DECL|CCM_ACCESS_CTRL_ROOT98_TOG|macro|CCM_ACCESS_CTRL_ROOT98_TOG
DECL|CCM_ACCESS_CTRL_ROOT99_CLR|macro|CCM_ACCESS_CTRL_ROOT99_CLR
DECL|CCM_ACCESS_CTRL_ROOT99_SET|macro|CCM_ACCESS_CTRL_ROOT99_SET
DECL|CCM_ACCESS_CTRL_ROOT99_TOG|macro|CCM_ACCESS_CTRL_ROOT99_TOG
DECL|CCM_ACCESS_CTRL_ROOT9_CLR|macro|CCM_ACCESS_CTRL_ROOT9_CLR
DECL|CCM_ACCESS_CTRL_ROOT9_SET|macro|CCM_ACCESS_CTRL_ROOT9_SET
DECL|CCM_ACCESS_CTRL_ROOT9_TOG|macro|CCM_ACCESS_CTRL_ROOT9_TOG
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN0_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN0_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN0_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN0_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN0_INFO|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN0_INFO
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN0_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN0_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN0_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN0_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN1_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN1_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN1_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN1_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN1_INFO|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN1_INFO
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN1_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN1_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN1_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN1_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN2_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN2_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN2_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN2_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN2_INFO|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN2_INFO
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN2_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN2_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN2_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN2_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN3_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN3_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN3_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN3_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN3_INFO|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN3_INFO
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN3_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN3_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN3_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_DOMAIN3_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR_LOCK_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_LOCK_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_LOCK_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_LOCK_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR_MUTEX_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_MUTEX_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_MUTEX_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_MUTEX_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR_OWNER_ID_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_OWNER_ID_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_OWNER_ID_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_OWNER_ID_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR_OWNER_ID|macro|CCM_ACCESS_CTRL_ROOT_CLR_OWNER_ID
DECL|CCM_ACCESS_CTRL_ROOT_CLR_REG|macro|CCM_ACCESS_CTRL_ROOT_CLR_REG
DECL|CCM_ACCESS_CTRL_ROOT_CLR_SEMA_EN_MASK|macro|CCM_ACCESS_CTRL_ROOT_CLR_SEMA_EN_MASK
DECL|CCM_ACCESS_CTRL_ROOT_CLR_SEMA_EN_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_CLR_SEMA_EN_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_CLR|macro|CCM_ACCESS_CTRL_ROOT_CLR
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN0_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN0_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN0_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN0_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN0_INFO|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN0_INFO
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN0_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN0_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN0_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN0_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN1_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN1_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN1_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN1_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN1_INFO|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN1_INFO
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN1_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN1_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN1_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN1_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN2_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN2_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN2_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN2_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN2_INFO|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN2_INFO
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN2_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN2_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN2_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN2_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN3_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN3_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN3_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN3_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN3_INFO|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN3_INFO
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN3_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN3_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN3_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_DOMAIN3_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET_LOCK_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_LOCK_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_LOCK_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_LOCK_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET_MUTEX_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_MUTEX_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_MUTEX_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_MUTEX_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET_OWNER_ID_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_OWNER_ID_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_OWNER_ID_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_OWNER_ID_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET_OWNER_ID|macro|CCM_ACCESS_CTRL_ROOT_SET_OWNER_ID
DECL|CCM_ACCESS_CTRL_ROOT_SET_REG|macro|CCM_ACCESS_CTRL_ROOT_SET_REG
DECL|CCM_ACCESS_CTRL_ROOT_SET_SEMA_EN_MASK|macro|CCM_ACCESS_CTRL_ROOT_SET_SEMA_EN_MASK
DECL|CCM_ACCESS_CTRL_ROOT_SET_SEMA_EN_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_SET_SEMA_EN_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_SET|macro|CCM_ACCESS_CTRL_ROOT_SET
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN0_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN0_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN0_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN0_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN0_INFO|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN0_INFO
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN0_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN0_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN0_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN0_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN1_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN1_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN1_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN1_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN1_INFO|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN1_INFO
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN1_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN1_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN1_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN1_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN2_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN2_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN2_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN2_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN2_INFO|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN2_INFO
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN2_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN2_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN2_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN2_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN3_INFO_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN3_INFO_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN3_INFO_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN3_INFO_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN3_INFO|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN3_INFO
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN3_WHITELIST_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN3_WHITELIST_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN3_WHITELIST_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_DOMAIN3_WHITELIST_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG_LOCK_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_LOCK_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_LOCK_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_LOCK_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG_MUTEX_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_MUTEX_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_MUTEX_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_MUTEX_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG_OWNER_ID_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_OWNER_ID_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_OWNER_ID_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_OWNER_ID_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG_OWNER_ID|macro|CCM_ACCESS_CTRL_ROOT_TOG_OWNER_ID
DECL|CCM_ACCESS_CTRL_ROOT_TOG_REG|macro|CCM_ACCESS_CTRL_ROOT_TOG_REG
DECL|CCM_ACCESS_CTRL_ROOT_TOG_SEMA_EN_MASK|macro|CCM_ACCESS_CTRL_ROOT_TOG_SEMA_EN_MASK
DECL|CCM_ACCESS_CTRL_ROOT_TOG_SEMA_EN_SHIFT|macro|CCM_ACCESS_CTRL_ROOT_TOG_SEMA_EN_SHIFT
DECL|CCM_ACCESS_CTRL_ROOT_TOG|macro|CCM_ACCESS_CTRL_ROOT_TOG
DECL|CCM_ACCESS_CTRL_SEMA_EN_MASK|macro|CCM_ACCESS_CTRL_SEMA_EN_MASK
DECL|CCM_ACCESS_CTRL_SEMA_EN_SHIFT|macro|CCM_ACCESS_CTRL_SEMA_EN_SHIFT
DECL|CCM_ACCESS_CTRL|macro|CCM_ACCESS_CTRL
DECL|CCM_ANALOG_BASE_ADDRS|macro|CCM_ANALOG_BASE_ADDRS
DECL|CCM_ANALOG_BASE_PTRS|macro|CCM_ANALOG_BASE_PTRS
DECL|CCM_ANALOG_BASE_PTR|macro|CCM_ANALOG_BASE_PTR
DECL|CCM_ANALOG_BASE|macro|CCM_ANALOG_BASE
DECL|CCM_ANALOG_CLK_MISC0_ACLK2_PREDIV_MASK|macro|CCM_ANALOG_CLK_MISC0_ACLK2_PREDIV_MASK
DECL|CCM_ANALOG_CLK_MISC0_ACLK2_PREDIV_SHIFT|macro|CCM_ANALOG_CLK_MISC0_ACLK2_PREDIV_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_CLR_ACLK2_PREDIV_MASK|macro|CCM_ANALOG_CLK_MISC0_CLR_ACLK2_PREDIV_MASK
DECL|CCM_ANALOG_CLK_MISC0_CLR_ACLK2_PREDIV_SHIFT|macro|CCM_ANALOG_CLK_MISC0_CLR_ACLK2_PREDIV_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_CLR_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_CLK_MISC0_CLR_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_CLK_MISC0_CLR_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_CLK_MISC0_CLR_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_CLR_LVDS1_CLK_SEL|macro|CCM_ANALOG_CLK_MISC0_CLR_LVDS1_CLK_SEL
DECL|CCM_ANALOG_CLK_MISC0_CLR_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_CLK_MISC0_CLR_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_CLK_MISC0_CLR_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_CLK_MISC0_CLR_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_CLR_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_CLK_MISC0_CLR_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_CLK_MISC0_CLR_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_CLK_MISC0_CLR_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_CLR_REG|macro|CCM_ANALOG_CLK_MISC0_CLR_REG
DECL|CCM_ANALOG_CLK_MISC0_CLR_RSVD0_MASK|macro|CCM_ANALOG_CLK_MISC0_CLR_RSVD0_MASK
DECL|CCM_ANALOG_CLK_MISC0_CLR_RSVD0_SHIFT|macro|CCM_ANALOG_CLK_MISC0_CLR_RSVD0_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_CLR_RSVD0|macro|CCM_ANALOG_CLK_MISC0_CLR_RSVD0
DECL|CCM_ANALOG_CLK_MISC0_CLR|macro|CCM_ANALOG_CLK_MISC0_CLR
DECL|CCM_ANALOG_CLK_MISC0_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_CLK_MISC0_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_CLK_MISC0_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_CLK_MISC0_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_LVDS1_CLK_SEL|macro|CCM_ANALOG_CLK_MISC0_LVDS1_CLK_SEL
DECL|CCM_ANALOG_CLK_MISC0_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_CLK_MISC0_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_CLK_MISC0_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_CLK_MISC0_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_CLK_MISC0_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_CLK_MISC0_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_CLK_MISC0_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_REG|macro|CCM_ANALOG_CLK_MISC0_REG
DECL|CCM_ANALOG_CLK_MISC0_RSVD0_MASK|macro|CCM_ANALOG_CLK_MISC0_RSVD0_MASK
DECL|CCM_ANALOG_CLK_MISC0_RSVD0_SHIFT|macro|CCM_ANALOG_CLK_MISC0_RSVD0_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_RSVD0|macro|CCM_ANALOG_CLK_MISC0_RSVD0
DECL|CCM_ANALOG_CLK_MISC0_SET_ACLK2_PREDIV_MASK|macro|CCM_ANALOG_CLK_MISC0_SET_ACLK2_PREDIV_MASK
DECL|CCM_ANALOG_CLK_MISC0_SET_ACLK2_PREDIV_SHIFT|macro|CCM_ANALOG_CLK_MISC0_SET_ACLK2_PREDIV_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_SET_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_CLK_MISC0_SET_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_CLK_MISC0_SET_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_CLK_MISC0_SET_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_SET_LVDS1_CLK_SEL|macro|CCM_ANALOG_CLK_MISC0_SET_LVDS1_CLK_SEL
DECL|CCM_ANALOG_CLK_MISC0_SET_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_CLK_MISC0_SET_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_CLK_MISC0_SET_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_CLK_MISC0_SET_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_SET_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_CLK_MISC0_SET_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_CLK_MISC0_SET_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_CLK_MISC0_SET_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_SET_REG|macro|CCM_ANALOG_CLK_MISC0_SET_REG
DECL|CCM_ANALOG_CLK_MISC0_SET_RSVD0_MASK|macro|CCM_ANALOG_CLK_MISC0_SET_RSVD0_MASK
DECL|CCM_ANALOG_CLK_MISC0_SET_RSVD0_SHIFT|macro|CCM_ANALOG_CLK_MISC0_SET_RSVD0_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_SET_RSVD0|macro|CCM_ANALOG_CLK_MISC0_SET_RSVD0
DECL|CCM_ANALOG_CLK_MISC0_SET|macro|CCM_ANALOG_CLK_MISC0_SET
DECL|CCM_ANALOG_CLK_MISC0_TOG_ACLK2_PREDIV_MASK|macro|CCM_ANALOG_CLK_MISC0_TOG_ACLK2_PREDIV_MASK
DECL|CCM_ANALOG_CLK_MISC0_TOG_ACLK2_PREDIV_SHIFT|macro|CCM_ANALOG_CLK_MISC0_TOG_ACLK2_PREDIV_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_TOG_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_CLK_MISC0_TOG_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_CLK_MISC0_TOG_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_CLK_MISC0_TOG_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_TOG_LVDS1_CLK_SEL|macro|CCM_ANALOG_CLK_MISC0_TOG_LVDS1_CLK_SEL
DECL|CCM_ANALOG_CLK_MISC0_TOG_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_CLK_MISC0_TOG_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_CLK_MISC0_TOG_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_CLK_MISC0_TOG_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_TOG_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_CLK_MISC0_TOG_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_CLK_MISC0_TOG_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_CLK_MISC0_TOG_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_TOG_REG|macro|CCM_ANALOG_CLK_MISC0_TOG_REG
DECL|CCM_ANALOG_CLK_MISC0_TOG_RSVD0_MASK|macro|CCM_ANALOG_CLK_MISC0_TOG_RSVD0_MASK
DECL|CCM_ANALOG_CLK_MISC0_TOG_RSVD0_SHIFT|macro|CCM_ANALOG_CLK_MISC0_TOG_RSVD0_SHIFT
DECL|CCM_ANALOG_CLK_MISC0_TOG_RSVD0|macro|CCM_ANALOG_CLK_MISC0_TOG_RSVD0
DECL|CCM_ANALOG_CLK_MISC0_TOG|macro|CCM_ANALOG_CLK_MISC0_TOG
DECL|CCM_ANALOG_CLK_MISC0|macro|CCM_ANALOG_CLK_MISC0
DECL|CCM_ANALOG_MemMapPtr|typedef|} CCM_ANALOG_Type, *CCM_ANALOG_MemMapPtr;
DECL|CCM_ANALOG_PFD_480A_CLR_PFD0_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD0_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD0_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD0_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_PFD0_FRAC|macro|CCM_ANALOG_PFD_480A_CLR_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480A_CLR_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_PFD1_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD1_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD1_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD1_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_PFD1_FRAC|macro|CCM_ANALOG_PFD_480A_CLR_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480A_CLR_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_PFD2_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD2_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD2_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD2_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_PFD2_FRAC|macro|CCM_ANALOG_PFD_480A_CLR_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480A_CLR_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_PFD3_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD3_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD3_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD3_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_PFD3_FRAC|macro|CCM_ANALOG_PFD_480A_CLR_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480A_CLR_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_CLR_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_CLR_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_CLR_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_CLR_REG|macro|CCM_ANALOG_PFD_480A_CLR_REG
DECL|CCM_ANALOG_PFD_480A_CLR|macro|CCM_ANALOG_PFD_480A_CLR
DECL|CCM_ANALOG_PFD_480A_PFD0_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_PFD0_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_PFD0_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD0_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_PFD0_FRAC|macro|CCM_ANALOG_PFD_480A_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480A_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_PFD1_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_PFD1_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_PFD1_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD1_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_PFD1_FRAC|macro|CCM_ANALOG_PFD_480A_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480A_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_PFD2_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_PFD2_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_PFD2_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD2_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_PFD2_FRAC|macro|CCM_ANALOG_PFD_480A_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480A_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_PFD3_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_PFD3_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_PFD3_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD3_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_PFD3_FRAC|macro|CCM_ANALOG_PFD_480A_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480A_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_REG|macro|CCM_ANALOG_PFD_480A_REG
DECL|CCM_ANALOG_PFD_480A_SET_PFD0_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD0_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD0_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD0_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_PFD0_FRAC|macro|CCM_ANALOG_PFD_480A_SET_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480A_SET_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_PFD1_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD1_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD1_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD1_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_PFD1_FRAC|macro|CCM_ANALOG_PFD_480A_SET_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480A_SET_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_PFD2_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD2_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD2_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD2_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_PFD2_FRAC|macro|CCM_ANALOG_PFD_480A_SET_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480A_SET_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_PFD3_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD3_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD3_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD3_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_PFD3_FRAC|macro|CCM_ANALOG_PFD_480A_SET_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480A_SET_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_SET_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_SET_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_SET_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_SET_REG|macro|CCM_ANALOG_PFD_480A_SET_REG
DECL|CCM_ANALOG_PFD_480A_SET|macro|CCM_ANALOG_PFD_480A_SET
DECL|CCM_ANALOG_PFD_480A_TOG_PFD0_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD0_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD0_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD0_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_PFD0_FRAC|macro|CCM_ANALOG_PFD_480A_TOG_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480A_TOG_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_PFD1_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD1_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD1_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD1_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_PFD1_FRAC|macro|CCM_ANALOG_PFD_480A_TOG_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480A_TOG_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_PFD2_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD2_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD2_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD2_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_PFD2_FRAC|macro|CCM_ANALOG_PFD_480A_TOG_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480A_TOG_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_PFD3_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD3_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD3_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD3_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_PFD3_FRAC|macro|CCM_ANALOG_PFD_480A_TOG_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480A_TOG_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480A_TOG_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480A_TOG_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480A_TOG_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480A_TOG_REG|macro|CCM_ANALOG_PFD_480A_TOG_REG
DECL|CCM_ANALOG_PFD_480A_TOG|macro|CCM_ANALOG_PFD_480A_TOG
DECL|CCM_ANALOG_PFD_480A|macro|CCM_ANALOG_PFD_480A
DECL|CCM_ANALOG_PFD_480B_CLR_PFD4_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD4_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD4_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD4_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_PFD4_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD4_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD4_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD4_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_PFD4_FRAC|macro|CCM_ANALOG_PFD_480B_CLR_PFD4_FRAC
DECL|CCM_ANALOG_PFD_480B_CLR_PFD4_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD4_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD4_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD4_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_PFD5_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD5_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD5_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD5_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_PFD5_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD5_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD5_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD5_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_PFD5_FRAC|macro|CCM_ANALOG_PFD_480B_CLR_PFD5_FRAC
DECL|CCM_ANALOG_PFD_480B_CLR_PFD5_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD5_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD5_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD5_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_PFD6_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD6_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD6_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD6_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_PFD6_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD6_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD6_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD6_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_PFD6_FRAC|macro|CCM_ANALOG_PFD_480B_CLR_PFD6_FRAC
DECL|CCM_ANALOG_PFD_480B_CLR_PFD6_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD6_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD6_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD6_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_PFD7_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD7_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD7_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD7_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_PFD7_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD7_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD7_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD7_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_PFD7_FRAC|macro|CCM_ANALOG_PFD_480B_CLR_PFD7_FRAC
DECL|CCM_ANALOG_PFD_480B_CLR_PFD7_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_CLR_PFD7_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_CLR_PFD7_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_CLR_PFD7_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_CLR_REG|macro|CCM_ANALOG_PFD_480B_CLR_REG
DECL|CCM_ANALOG_PFD_480B_CLR|macro|CCM_ANALOG_PFD_480B_CLR
DECL|CCM_ANALOG_PFD_480B_PFD4_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_PFD4_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_PFD4_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD4_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_PFD4_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_PFD4_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_PFD4_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD4_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_PFD4_FRAC|macro|CCM_ANALOG_PFD_480B_PFD4_FRAC
DECL|CCM_ANALOG_PFD_480B_PFD4_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_PFD4_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_PFD4_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD4_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_PFD5_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_PFD5_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_PFD5_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD5_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_PFD5_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_PFD5_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_PFD5_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD5_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_PFD5_FRAC|macro|CCM_ANALOG_PFD_480B_PFD5_FRAC
DECL|CCM_ANALOG_PFD_480B_PFD5_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_PFD5_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_PFD5_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD5_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_PFD6_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_PFD6_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_PFD6_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD6_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_PFD6_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_PFD6_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_PFD6_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD6_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_PFD6_FRAC|macro|CCM_ANALOG_PFD_480B_PFD6_FRAC
DECL|CCM_ANALOG_PFD_480B_PFD6_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_PFD6_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_PFD6_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD6_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_PFD7_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_PFD7_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_PFD7_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD7_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_PFD7_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_PFD7_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_PFD7_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD7_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_PFD7_FRAC|macro|CCM_ANALOG_PFD_480B_PFD7_FRAC
DECL|CCM_ANALOG_PFD_480B_PFD7_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_PFD7_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_PFD7_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_PFD7_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_REG|macro|CCM_ANALOG_PFD_480B_REG
DECL|CCM_ANALOG_PFD_480B_SET_PFD4_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD4_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD4_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD4_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_PFD4_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD4_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD4_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD4_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_PFD4_FRAC|macro|CCM_ANALOG_PFD_480B_SET_PFD4_FRAC
DECL|CCM_ANALOG_PFD_480B_SET_PFD4_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD4_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD4_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD4_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_PFD5_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD5_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD5_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD5_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_PFD5_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD5_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD5_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD5_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_PFD5_FRAC|macro|CCM_ANALOG_PFD_480B_SET_PFD5_FRAC
DECL|CCM_ANALOG_PFD_480B_SET_PFD5_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD5_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD5_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD5_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_PFD6_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD6_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD6_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD6_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_PFD6_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD6_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD6_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD6_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_PFD6_FRAC|macro|CCM_ANALOG_PFD_480B_SET_PFD6_FRAC
DECL|CCM_ANALOG_PFD_480B_SET_PFD6_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD6_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD6_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD6_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_PFD7_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD7_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD7_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD7_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_PFD7_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD7_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD7_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD7_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_PFD7_FRAC|macro|CCM_ANALOG_PFD_480B_SET_PFD7_FRAC
DECL|CCM_ANALOG_PFD_480B_SET_PFD7_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_SET_PFD7_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_SET_PFD7_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_SET_PFD7_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_SET_REG|macro|CCM_ANALOG_PFD_480B_SET_REG
DECL|CCM_ANALOG_PFD_480B_SET|macro|CCM_ANALOG_PFD_480B_SET
DECL|CCM_ANALOG_PFD_480B_TOG_PFD4_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD4_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD4_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD4_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_PFD4_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD4_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD4_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD4_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_PFD4_FRAC|macro|CCM_ANALOG_PFD_480B_TOG_PFD4_FRAC
DECL|CCM_ANALOG_PFD_480B_TOG_PFD4_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD4_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD4_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD4_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_PFD5_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD5_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD5_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD5_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_PFD5_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD5_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD5_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD5_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_PFD5_FRAC|macro|CCM_ANALOG_PFD_480B_TOG_PFD5_FRAC
DECL|CCM_ANALOG_PFD_480B_TOG_PFD5_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD5_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD5_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD5_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_PFD6_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD6_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD6_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD6_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_PFD6_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD6_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD6_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD6_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_PFD6_FRAC|macro|CCM_ANALOG_PFD_480B_TOG_PFD6_FRAC
DECL|CCM_ANALOG_PFD_480B_TOG_PFD6_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD6_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD6_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD6_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_PFD7_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD7_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD7_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD7_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_PFD7_FRAC_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD7_FRAC_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD7_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD7_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_PFD7_FRAC|macro|CCM_ANALOG_PFD_480B_TOG_PFD7_FRAC
DECL|CCM_ANALOG_PFD_480B_TOG_PFD7_STABLE_MASK|macro|CCM_ANALOG_PFD_480B_TOG_PFD7_STABLE_MASK
DECL|CCM_ANALOG_PFD_480B_TOG_PFD7_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480B_TOG_PFD7_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480B_TOG_REG|macro|CCM_ANALOG_PFD_480B_TOG_REG
DECL|CCM_ANALOG_PFD_480B_TOG|macro|CCM_ANALOG_PFD_480B_TOG
DECL|CCM_ANALOG_PFD_480B|macro|CCM_ANALOG_PFD_480B
DECL|CCM_ANALOG_PLL_480_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_480_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_480_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_480_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_480_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_480_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_480_BYPASS_MASK|macro|CCM_ANALOG_PLL_480_BYPASS_MASK
DECL|CCM_ANALOG_PLL_480_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_480_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_480_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_480_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_480_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_480_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_480_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_480_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_480_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_480_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_480_CLR_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_480_CLR_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_480_CLR_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_480_CLR_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_480_CLR_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_480_CLR_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_HALF_CP_MASK|macro|CCM_ANALOG_PLL_480_CLR_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_480_CLR_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_HALF_LF_MASK|macro|CCM_ANALOG_PLL_480_CLR_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_480_CLR_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_480_CLR_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_480_CLR_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_480_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_480_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_MAIN_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_CLR_MAIN_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_MAIN_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_MAIN_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_MAIN_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_CLR_MAIN_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_MAIN_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_MAIN_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_MAIN_DIV4_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_CLR_MAIN_DIV4_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_MAIN_DIV4_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_MAIN_DIV4_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PFD0_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PFD0_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PFD0_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PFD0_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PFD0_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PFD0_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PFD0_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PFD0_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PFD1_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PFD1_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PFD1_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PFD1_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PFD1_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PFD1_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PFD1_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PFD1_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PFD2_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PFD2_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PFD2_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PFD2_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PFD2_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PFD2_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PFD2_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PFD2_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PFD3_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PFD3_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PFD3_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PFD3_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PFD4_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PFD4_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PFD4_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PFD4_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PFD5_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PFD5_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PFD5_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PFD5_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PFD6_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PFD6_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PFD6_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PFD6_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PFD7_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PFD7_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PFD7_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PFD7_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_PLL_480_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_CLR_PLL_480_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_CLR_PLL_480_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_PLL_480_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_480_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_480_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_REG|macro|CCM_ANALOG_PLL_480_CLR_REG
DECL|CCM_ANALOG_PLL_480_CLR_RSVD0_MASK|macro|CCM_ANALOG_PLL_480_CLR_RSVD0_MASK
DECL|CCM_ANALOG_PLL_480_CLR_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_RSVD0|macro|CCM_ANALOG_PLL_480_CLR_RSVD0
DECL|CCM_ANALOG_PLL_480_CLR_RSVD1_MASK|macro|CCM_ANALOG_PLL_480_CLR_RSVD1_MASK
DECL|CCM_ANALOG_PLL_480_CLR_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_480_CLR_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_480_CLR_RSVD1|macro|CCM_ANALOG_PLL_480_CLR_RSVD1
DECL|CCM_ANALOG_PLL_480_CLR|macro|CCM_ANALOG_PLL_480_CLR
DECL|CCM_ANALOG_PLL_480_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_480_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_480_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_480_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_480_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_480_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_480_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_480_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_480_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_480_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_480_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_480_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_480_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_480_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_480_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_480_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_480_HALF_CP_MASK|macro|CCM_ANALOG_PLL_480_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_480_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_480_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_480_HALF_LF_MASK|macro|CCM_ANALOG_PLL_480_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_480_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_480_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_480_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_480_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_480_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_480_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_480_LOCK_MASK|macro|CCM_ANALOG_PLL_480_LOCK_MASK
DECL|CCM_ANALOG_PLL_480_LOCK_SHIFT|macro|CCM_ANALOG_PLL_480_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_480_MAIN_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_MAIN_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_MAIN_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_MAIN_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_MAIN_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_MAIN_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_MAIN_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_MAIN_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_MAIN_DIV4_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_MAIN_DIV4_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_MAIN_DIV4_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_MAIN_DIV4_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_PFD0_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_PFD0_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_PFD0_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_PFD0_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_PFD0_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_PFD0_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_PFD0_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_PFD0_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_PFD1_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_PFD1_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_PFD1_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_PFD1_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_PFD1_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_PFD1_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_PFD1_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_PFD1_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_PFD2_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_PFD2_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_PFD2_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_PFD2_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_PFD2_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_PFD2_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_PFD2_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_PFD2_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_PFD3_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_PFD3_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_PFD3_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_PFD3_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_PFD4_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_PFD4_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_PFD4_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_PFD4_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_PFD5_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_PFD5_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_PFD5_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_PFD5_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_PFD6_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_PFD6_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_PFD6_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_PFD6_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_PFD7_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_PFD7_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_PFD7_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_PFD7_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_PLL_480_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_PLL_480_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_PLL_480_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_PLL_480_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_480_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_480_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_480_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_480_REG|macro|CCM_ANALOG_PLL_480_REG
DECL|CCM_ANALOG_PLL_480_RSVD0_MASK|macro|CCM_ANALOG_PLL_480_RSVD0_MASK
DECL|CCM_ANALOG_PLL_480_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_480_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_480_RSVD0|macro|CCM_ANALOG_PLL_480_RSVD0
DECL|CCM_ANALOG_PLL_480_RSVD1_MASK|macro|CCM_ANALOG_PLL_480_RSVD1_MASK
DECL|CCM_ANALOG_PLL_480_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_480_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_480_RSVD1|macro|CCM_ANALOG_PLL_480_RSVD1
DECL|CCM_ANALOG_PLL_480_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_480_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_480_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_480_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_480_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_480_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_480_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_480_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_480_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_480_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_480_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_480_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_480_SET_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_480_SET_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_480_SET_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_480_SET_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_480_SET_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_480_SET_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_480_SET_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_480_SET_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_480_SET_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_HALF_CP_MASK|macro|CCM_ANALOG_PLL_480_SET_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_480_SET_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_480_SET_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_HALF_LF_MASK|macro|CCM_ANALOG_PLL_480_SET_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_480_SET_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_480_SET_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_480_SET_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_480_SET_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_480_SET_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_480_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_480_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_480_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_MAIN_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_SET_MAIN_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_SET_MAIN_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_MAIN_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_MAIN_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_SET_MAIN_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_SET_MAIN_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_MAIN_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_MAIN_DIV4_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_SET_MAIN_DIV4_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_SET_MAIN_DIV4_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_MAIN_DIV4_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PFD0_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_SET_PFD0_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PFD0_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PFD0_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PFD0_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_SET_PFD0_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PFD0_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PFD0_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PFD1_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_SET_PFD1_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PFD1_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PFD1_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PFD1_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_SET_PFD1_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PFD1_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PFD1_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PFD2_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_SET_PFD2_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PFD2_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PFD2_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PFD2_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_SET_PFD2_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PFD2_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PFD2_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PFD3_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_SET_PFD3_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PFD3_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PFD3_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PFD4_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_SET_PFD4_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PFD4_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PFD4_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PFD5_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_SET_PFD5_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PFD5_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PFD5_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PFD6_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_SET_PFD6_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PFD6_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PFD6_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PFD7_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_SET_PFD7_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PFD7_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PFD7_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_PLL_480_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_SET_PLL_480_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_SET_PLL_480_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_SET_PLL_480_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_480_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_480_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_480_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_REG|macro|CCM_ANALOG_PLL_480_SET_REG
DECL|CCM_ANALOG_PLL_480_SET_RSVD0_MASK|macro|CCM_ANALOG_PLL_480_SET_RSVD0_MASK
DECL|CCM_ANALOG_PLL_480_SET_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_480_SET_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_RSVD0|macro|CCM_ANALOG_PLL_480_SET_RSVD0
DECL|CCM_ANALOG_PLL_480_SET_RSVD1_MASK|macro|CCM_ANALOG_PLL_480_SET_RSVD1_MASK
DECL|CCM_ANALOG_PLL_480_SET_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_480_SET_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_480_SET_RSVD1|macro|CCM_ANALOG_PLL_480_SET_RSVD1
DECL|CCM_ANALOG_PLL_480_SET|macro|CCM_ANALOG_PLL_480_SET
DECL|CCM_ANALOG_PLL_480_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_480_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_480_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_480_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_480_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_480_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_480_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_480_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_480_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_480_TOG_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_480_TOG_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_480_TOG_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_480_TOG_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_480_TOG_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_480_TOG_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_HALF_CP_MASK|macro|CCM_ANALOG_PLL_480_TOG_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_480_TOG_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_HALF_LF_MASK|macro|CCM_ANALOG_PLL_480_TOG_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_480_TOG_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_480_TOG_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_480_TOG_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_480_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_480_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_MAIN_DIV1_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_TOG_MAIN_DIV1_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_MAIN_DIV1_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_MAIN_DIV1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_MAIN_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_TOG_MAIN_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_MAIN_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_MAIN_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_MAIN_DIV4_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_TOG_MAIN_DIV4_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_MAIN_DIV4_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_MAIN_DIV4_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PFD0_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PFD0_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PFD0_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PFD0_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PFD0_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PFD0_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PFD0_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PFD0_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PFD1_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PFD1_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PFD1_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PFD1_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PFD1_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PFD1_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PFD1_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PFD1_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PFD2_DIV2_CLKGATE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PFD2_DIV2_CLKGATE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PFD2_DIV2_CLKGATE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PFD2_DIV2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PFD2_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PFD2_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PFD2_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PFD2_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PFD3_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PFD3_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PFD3_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PFD3_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PFD4_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PFD4_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PFD4_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PFD4_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PFD5_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PFD5_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PFD5_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PFD5_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PFD6_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PFD6_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PFD6_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PFD6_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PFD7_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PFD7_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PFD7_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PFD7_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_PLL_480_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_480_TOG_PLL_480_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_480_TOG_PLL_480_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_PLL_480_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_480_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_480_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_REG|macro|CCM_ANALOG_PLL_480_TOG_REG
DECL|CCM_ANALOG_PLL_480_TOG_RSVD0_MASK|macro|CCM_ANALOG_PLL_480_TOG_RSVD0_MASK
DECL|CCM_ANALOG_PLL_480_TOG_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_RSVD0|macro|CCM_ANALOG_PLL_480_TOG_RSVD0
DECL|CCM_ANALOG_PLL_480_TOG_RSVD1_MASK|macro|CCM_ANALOG_PLL_480_TOG_RSVD1_MASK
DECL|CCM_ANALOG_PLL_480_TOG_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_480_TOG_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_480_TOG_RSVD1|macro|CCM_ANALOG_PLL_480_TOG_RSVD1
DECL|CCM_ANALOG_PLL_480_TOG|macro|CCM_ANALOG_PLL_480_TOG
DECL|CCM_ANALOG_PLL_480|macro|CCM_ANALOG_PLL_480
DECL|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_CLR_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_HALF_CP_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_HALF_LF_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_LVDS_24MHZ_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_LVDS_24MHZ_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_LVDS_24MHZ_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_LVDS_24MHZ_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_LVDS_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_LVDS_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_LVDS_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_LVDS_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_PLL_ARM_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_PLL_ARM_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_PLL_ARM_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_PLL_ARM_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_REG|macro|CCM_ANALOG_PLL_ARM_CLR_REG
DECL|CCM_ANALOG_PLL_ARM_CLR_RSVD0_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_RSVD0_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_RSVD0|macro|CCM_ANALOG_PLL_ARM_CLR_RSVD0
DECL|CCM_ANALOG_PLL_ARM_CLR|macro|CCM_ANALOG_PLL_ARM_CLR
DECL|CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_ARM_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_ARM_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_ARM_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_ARM_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_ARM_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_ARM_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_ARM_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_ARM_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_ARM_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_ARM_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_HALF_CP_MASK|macro|CCM_ANALOG_PLL_ARM_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_ARM_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_ARM_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_ARM_HALF_LF_MASK|macro|CCM_ANALOG_PLL_ARM_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_ARM_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_ARM_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_ARM_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_ARM_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_ARM_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_LVDS_24MHZ_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_LVDS_24MHZ_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_LVDS_24MHZ_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_LVDS_24MHZ_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_LVDS_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_LVDS_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_LVDS_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_LVDS_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_PLL_ARM_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_ARM_PLL_ARM_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_ARM_PLL_ARM_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_ARM_PLL_ARM_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_REG|macro|CCM_ANALOG_PLL_ARM_REG
DECL|CCM_ANALOG_PLL_ARM_RSVD0_MASK|macro|CCM_ANALOG_PLL_ARM_RSVD0_MASK
DECL|CCM_ANALOG_PLL_ARM_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_ARM_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_ARM_RSVD0|macro|CCM_ANALOG_PLL_ARM_RSVD0
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_SET_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_ARM_SET_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_ARM_SET_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_ARM_SET_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_HALF_CP_MASK|macro|CCM_ANALOG_PLL_ARM_SET_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_HALF_LF_MASK|macro|CCM_ANALOG_PLL_ARM_SET_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_ARM_SET_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_LVDS_24MHZ_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_SET_LVDS_24MHZ_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_LVDS_24MHZ_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_LVDS_24MHZ_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_LVDS_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_SET_LVDS_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_LVDS_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_LVDS_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_PLL_ARM_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_ARM_SET_PLL_ARM_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_PLL_ARM_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_PLL_ARM_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_REG|macro|CCM_ANALOG_PLL_ARM_SET_REG
DECL|CCM_ANALOG_PLL_ARM_SET_RSVD0_MASK|macro|CCM_ANALOG_PLL_ARM_SET_RSVD0_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_RSVD0|macro|CCM_ANALOG_PLL_ARM_SET_RSVD0
DECL|CCM_ANALOG_PLL_ARM_SET|macro|CCM_ANALOG_PLL_ARM_SET
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_TOG_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_HALF_CP_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_HALF_LF_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_LVDS_24MHZ_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_LVDS_24MHZ_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_LVDS_24MHZ_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_LVDS_24MHZ_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_LVDS_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_LVDS_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_LVDS_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_LVDS_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_PLL_ARM_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_PLL_ARM_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_PLL_ARM_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_PLL_ARM_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_REG|macro|CCM_ANALOG_PLL_ARM_TOG_REG
DECL|CCM_ANALOG_PLL_ARM_TOG_RSVD0_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_RSVD0_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_RSVD0|macro|CCM_ANALOG_PLL_ARM_TOG_RSVD0
DECL|CCM_ANALOG_PLL_ARM_TOG|macro|CCM_ANALOG_PLL_ARM_TOG
DECL|CCM_ANALOG_PLL_ARM|macro|CCM_ANALOG_PLL_ARM
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_HALF_CP_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_HALF_LF_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_PLL_AUDIO_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_PLL_AUDIO_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_PLL_AUDIO_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_PLL_AUDIO_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SEL_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SEL_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SEL_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SEL_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SEL|macro|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SEL
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_REG|macro|CCM_ANALOG_PLL_AUDIO_CLR_REG
DECL|CCM_ANALOG_PLL_AUDIO_CLR_RSVD0_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_RSVD0_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_RSVD1_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_RSVD1_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_RSVD1|macro|CCM_ANALOG_PLL_AUDIO_CLR_RSVD1
DECL|CCM_ANALOG_PLL_AUDIO_CLR_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_CLR_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_CLR|macro|CCM_ANALOG_PLL_AUDIO_CLR
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK|macro|CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_B|macro|CCM_ANALOG_PLL_AUDIO_DENOM_B
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_REG|macro|CCM_ANALOG_PLL_AUDIO_DENOM_REG
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_RSVD0_MASK|macro|CCM_ANALOG_PLL_AUDIO_DENOM_RSVD0_MASK
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_DENOM_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_RSVD0|macro|CCM_ANALOG_PLL_AUDIO_DENOM_RSVD0
DECL|CCM_ANALOG_PLL_AUDIO_DENOM|macro|CCM_ANALOG_PLL_AUDIO_DENOM
DECL|CCM_ANALOG_PLL_AUDIO_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_AUDIO_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_AUDIO_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_AUDIO_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_AUDIO_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_HALF_CP_MASK|macro|CCM_ANALOG_PLL_AUDIO_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_AUDIO_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_HALF_LF_MASK|macro|CCM_ANALOG_PLL_AUDIO_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_AUDIO_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_NUM_A_MASK|macro|CCM_ANALOG_PLL_AUDIO_NUM_A_MASK
DECL|CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_NUM_A|macro|CCM_ANALOG_PLL_AUDIO_NUM_A
DECL|CCM_ANALOG_PLL_AUDIO_NUM_REG|macro|CCM_ANALOG_PLL_AUDIO_NUM_REG
DECL|CCM_ANALOG_PLL_AUDIO_NUM_RSVD0_MASK|macro|CCM_ANALOG_PLL_AUDIO_NUM_RSVD0_MASK
DECL|CCM_ANALOG_PLL_AUDIO_NUM_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_NUM_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_NUM_RSVD0|macro|CCM_ANALOG_PLL_AUDIO_NUM_RSVD0
DECL|CCM_ANALOG_PLL_AUDIO_NUM|macro|CCM_ANALOG_PLL_AUDIO_NUM
DECL|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_PLL_AUDIO_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_AUDIO_PLL_AUDIO_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_PLL_AUDIO_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_PLL_AUDIO_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_POST_DIV_SEL_MASK|macro|CCM_ANALOG_PLL_AUDIO_POST_DIV_SEL_MASK
DECL|CCM_ANALOG_PLL_AUDIO_POST_DIV_SEL_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_POST_DIV_SEL_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_POST_DIV_SEL|macro|CCM_ANALOG_PLL_AUDIO_POST_DIV_SEL
DECL|CCM_ANALOG_PLL_AUDIO_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_REG|macro|CCM_ANALOG_PLL_AUDIO_REG
DECL|CCM_ANALOG_PLL_AUDIO_RSVD0_MASK|macro|CCM_ANALOG_PLL_AUDIO_RSVD0_MASK
DECL|CCM_ANALOG_PLL_AUDIO_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_RSVD1_MASK|macro|CCM_ANALOG_PLL_AUDIO_RSVD1_MASK
DECL|CCM_ANALOG_PLL_AUDIO_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_RSVD1|macro|CCM_ANALOG_PLL_AUDIO_RSVD1
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_SET_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_HALF_CP_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_HALF_LF_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_PLL_AUDIO_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_PLL_AUDIO_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_PLL_AUDIO_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_PLL_AUDIO_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SEL_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SEL_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SEL_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SEL_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SEL|macro|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SEL
DECL|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_REG|macro|CCM_ANALOG_PLL_AUDIO_SET_REG
DECL|CCM_ANALOG_PLL_AUDIO_SET_RSVD0_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_RSVD0_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_RSVD1_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_RSVD1_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_RSVD1|macro|CCM_ANALOG_PLL_AUDIO_SET_RSVD1
DECL|CCM_ANALOG_PLL_AUDIO_SET_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_SET_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_SET|macro|CCM_ANALOG_PLL_AUDIO_SET
DECL|CCM_ANALOG_PLL_AUDIO_SS_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_SS_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SS_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SS_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SS_REG|macro|CCM_ANALOG_PLL_AUDIO_SS_REG
DECL|CCM_ANALOG_PLL_AUDIO_SS_STEP_MASK|macro|CCM_ANALOG_PLL_AUDIO_SS_STEP_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SS_STEP_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SS_STEP_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SS_STEP|macro|CCM_ANALOG_PLL_AUDIO_SS_STEP
DECL|CCM_ANALOG_PLL_AUDIO_SS_STOP_MASK|macro|CCM_ANALOG_PLL_AUDIO_SS_STOP_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SS_STOP_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SS_STOP_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SS_STOP|macro|CCM_ANALOG_PLL_AUDIO_SS_STOP
DECL|CCM_ANALOG_PLL_AUDIO_SS|macro|CCM_ANALOG_PLL_AUDIO_SS
DECL|CCM_ANALOG_PLL_AUDIO_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_HALF_CP_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_HALF_LF_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_PLL_AUDIO_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_PLL_AUDIO_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_PLL_AUDIO_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_PLL_AUDIO_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SEL_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SEL_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SEL_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SEL_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SEL|macro|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SEL
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_REG|macro|CCM_ANALOG_PLL_AUDIO_TOG_REG
DECL|CCM_ANALOG_PLL_AUDIO_TOG_RSVD0_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_RSVD0_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_RSVD1_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_RSVD1_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_RSVD1|macro|CCM_ANALOG_PLL_AUDIO_TOG_RSVD1
DECL|CCM_ANALOG_PLL_AUDIO_TOG_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_TOG_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_TOG|macro|CCM_ANALOG_PLL_AUDIO_TOG
DECL|CCM_ANALOG_PLL_AUDIO|macro|CCM_ANALOG_PLL_AUDIO
DECL|CCM_ANALOG_PLL_DDR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_DDR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_DDR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_DDR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_DDR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_DDR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_DDR_BYPASS_MASK|macro|CCM_ANALOG_PLL_DDR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_DDR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_DDR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_DDR_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_DDR_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_DIV2_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_DIV2_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_DIV2_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_DIV2_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_DDR_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_DDR_CLR_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_HALF_CP_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_HALF_LF_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_PLL_DDR_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_PLL_DDR_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_PLL_DDR_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_PLL_DDR_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_REG|macro|CCM_ANALOG_PLL_DDR_CLR_REG
DECL|CCM_ANALOG_PLL_DDR_CLR_RSVD1_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_RSVD1_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_RSVD1|macro|CCM_ANALOG_PLL_DDR_CLR_RSVD1
DECL|CCM_ANALOG_PLL_DDR_CLR_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_DDR_CLR_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_DDR_CLR_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_DDR_CLR_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_DDR_CLR_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_DDR_CLR_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_DDR_CLR|macro|CCM_ANALOG_PLL_DDR_CLR
DECL|CCM_ANALOG_PLL_DDR_DENOM_B_MASK|macro|CCM_ANALOG_PLL_DDR_DENOM_B_MASK
DECL|CCM_ANALOG_PLL_DDR_DENOM_B_SHIFT|macro|CCM_ANALOG_PLL_DDR_DENOM_B_SHIFT
DECL|CCM_ANALOG_PLL_DDR_DENOM_B|macro|CCM_ANALOG_PLL_DDR_DENOM_B
DECL|CCM_ANALOG_PLL_DDR_DENOM_REG|macro|CCM_ANALOG_PLL_DDR_DENOM_REG
DECL|CCM_ANALOG_PLL_DDR_DENOM_RSVD0_MASK|macro|CCM_ANALOG_PLL_DDR_DENOM_RSVD0_MASK
DECL|CCM_ANALOG_PLL_DDR_DENOM_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_DDR_DENOM_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_DDR_DENOM_RSVD0|macro|CCM_ANALOG_PLL_DDR_DENOM_RSVD0
DECL|CCM_ANALOG_PLL_DDR_DENOM|macro|CCM_ANALOG_PLL_DDR_DENOM
DECL|CCM_ANALOG_PLL_DDR_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_DDR_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_DDR_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_DDR_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_DDR_DIV2_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_DDR_DIV2_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_DDR_DIV2_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_DDR_DIV2_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_DDR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_DDR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_DDR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_DDR_DIV_SELECT|macro|CCM_ANALOG_PLL_DDR_DIV_SELECT
DECL|CCM_ANALOG_PLL_DDR_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_DDR_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_DDR_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_DDR_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_DDR_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_DDR_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_DDR_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_DDR_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_DDR_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_DDR_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_DDR_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_HALF_CP_MASK|macro|CCM_ANALOG_PLL_DDR_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_DDR_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_DDR_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_DDR_HALF_LF_MASK|macro|CCM_ANALOG_PLL_DDR_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_DDR_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_DDR_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_DDR_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_DDR_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_DDR_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_LOCK_MASK|macro|CCM_ANALOG_PLL_DDR_LOCK_MASK
DECL|CCM_ANALOG_PLL_DDR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_DDR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_NUM_A_MASK|macro|CCM_ANALOG_PLL_DDR_NUM_A_MASK
DECL|CCM_ANALOG_PLL_DDR_NUM_A_SHIFT|macro|CCM_ANALOG_PLL_DDR_NUM_A_SHIFT
DECL|CCM_ANALOG_PLL_DDR_NUM_A|macro|CCM_ANALOG_PLL_DDR_NUM_A
DECL|CCM_ANALOG_PLL_DDR_NUM_REG|macro|CCM_ANALOG_PLL_DDR_NUM_REG
DECL|CCM_ANALOG_PLL_DDR_NUM_RSVD0_MASK|macro|CCM_ANALOG_PLL_DDR_NUM_RSVD0_MASK
DECL|CCM_ANALOG_PLL_DDR_NUM_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_DDR_NUM_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_DDR_NUM_RSVD0|macro|CCM_ANALOG_PLL_DDR_NUM_RSVD0
DECL|CCM_ANALOG_PLL_DDR_NUM|macro|CCM_ANALOG_PLL_DDR_NUM
DECL|CCM_ANALOG_PLL_DDR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_DDR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_DDR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_DDR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_DDR_PLL_DDR_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_DDR_PLL_DDR_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_DDR_PLL_DDR_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_DDR_PLL_DDR_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_DDR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_DDR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_DDR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_DDR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_DDR_REG|macro|CCM_ANALOG_PLL_DDR_REG
DECL|CCM_ANALOG_PLL_DDR_RSVD1_MASK|macro|CCM_ANALOG_PLL_DDR_RSVD1_MASK
DECL|CCM_ANALOG_PLL_DDR_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_DDR_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_DDR_RSVD1|macro|CCM_ANALOG_PLL_DDR_RSVD1
DECL|CCM_ANALOG_PLL_DDR_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_DDR_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_DDR_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_DDR_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_DDR_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_DDR_SET_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_DIV2_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_DDR_SET_DIV2_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_DIV2_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_DIV2_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_DDR_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_DDR_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_DDR_SET_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_DDR_SET_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_DDR_SET_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_DDR_SET_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_HALF_CP_MASK|macro|CCM_ANALOG_PLL_DDR_SET_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_HALF_LF_MASK|macro|CCM_ANALOG_PLL_DDR_SET_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_DDR_SET_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_DDR_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_DDR_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_PLL_DDR_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_DDR_SET_PLL_DDR_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_PLL_DDR_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_PLL_DDR_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_DDR_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_REG|macro|CCM_ANALOG_PLL_DDR_SET_REG
DECL|CCM_ANALOG_PLL_DDR_SET_RSVD1_MASK|macro|CCM_ANALOG_PLL_DDR_SET_RSVD1_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_RSVD1|macro|CCM_ANALOG_PLL_DDR_SET_RSVD1
DECL|CCM_ANALOG_PLL_DDR_SET_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_DDR_SET_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_DDR_SET_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_DDR_SET_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SET_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_DDR_SET_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_DDR_SET|macro|CCM_ANALOG_PLL_DDR_SET
DECL|CCM_ANALOG_PLL_DDR_SS_ENABLE_MASK|macro|CCM_ANALOG_PLL_DDR_SS_ENABLE_MASK
DECL|CCM_ANALOG_PLL_DDR_SS_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_DDR_SS_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SS_REG|macro|CCM_ANALOG_PLL_DDR_SS_REG
DECL|CCM_ANALOG_PLL_DDR_SS_STEP_MASK|macro|CCM_ANALOG_PLL_DDR_SS_STEP_MASK
DECL|CCM_ANALOG_PLL_DDR_SS_STEP_SHIFT|macro|CCM_ANALOG_PLL_DDR_SS_STEP_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SS_STEP|macro|CCM_ANALOG_PLL_DDR_SS_STEP
DECL|CCM_ANALOG_PLL_DDR_SS_STOP_MASK|macro|CCM_ANALOG_PLL_DDR_SS_STOP_MASK
DECL|CCM_ANALOG_PLL_DDR_SS_STOP_SHIFT|macro|CCM_ANALOG_PLL_DDR_SS_STOP_SHIFT
DECL|CCM_ANALOG_PLL_DDR_SS_STOP|macro|CCM_ANALOG_PLL_DDR_SS_STOP
DECL|CCM_ANALOG_PLL_DDR_SS|macro|CCM_ANALOG_PLL_DDR_SS
DECL|CCM_ANALOG_PLL_DDR_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_DDR_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_DDR_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_DDR_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_DDR_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_DDR_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_DDR_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_DDR_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_DIV2_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_DIV2_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_DIV2_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_DIV2_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_DDR_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_DDR_TOG_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_HALF_CP_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_HALF_LF_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_PLL_DDR_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_PLL_DDR_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_PLL_DDR_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_PLL_DDR_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_REG|macro|CCM_ANALOG_PLL_DDR_TOG_REG
DECL|CCM_ANALOG_PLL_DDR_TOG_RSVD1_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_RSVD1_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_RSVD1|macro|CCM_ANALOG_PLL_DDR_TOG_RSVD1
DECL|CCM_ANALOG_PLL_DDR_TOG_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_DDR_TOG_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_DDR_TOG_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_DDR_TOG_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_DDR_TOG_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_DDR_TOG_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_DDR_TOG|macro|CCM_ANALOG_PLL_DDR_TOG
DECL|CCM_ANALOG_PLL_DDR|macro|CCM_ANALOG_PLL_DDR
DECL|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_100MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_100MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_100MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_100MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_125MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_125MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_125MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_125MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_250MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_250MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_250MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_250MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_25MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_25MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_25MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_25MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_40MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_40MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_40MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_40MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_500MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_500MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_500MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_500MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_50MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_50MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_50MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_CLK_50MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_HALF_CP_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_HALF_LF_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_PLL_ENET_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_PLL_ENET_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_PLL_ENET_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_PLL_ENET_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_REG|macro|CCM_ANALOG_PLL_ENET_CLR_REG
DECL|CCM_ANALOG_PLL_ENET_CLR_RSVD1_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_RSVD1_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_RSVD1|macro|CCM_ANALOG_PLL_ENET_CLR_RSVD1
DECL|CCM_ANALOG_PLL_ENET_CLR|macro|CCM_ANALOG_PLL_ENET_CLR
DECL|CCM_ANALOG_PLL_ENET_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_ENET_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ENET_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ENET_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ENET_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_ENET_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_ENET_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_ENET_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_ENET_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_ENET_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_ENET_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_ENET_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_100MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_100MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_100MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_100MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_125MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_125MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_125MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_125MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_250MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_250MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_250MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_250MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_25MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_25MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_25MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_25MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_40MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_40MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_40MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_40MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_500MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_500MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_500MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_500MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_50MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_50MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_ENABLE_CLK_50MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENABLE_CLK_50MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_HALF_CP_MASK|macro|CCM_ANALOG_PLL_ENET_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_ENET_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_ENET_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_ENET_HALF_LF_MASK|macro|CCM_ANALOG_PLL_ENET_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_ENET_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_ENET_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_ENET_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_ENET_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_ENET_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_PLL_ENET_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_ENET_PLL_ENET_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_ENET_PLL_ENET_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_ENET_PLL_ENET_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_ENET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_REG|macro|CCM_ANALOG_PLL_ENET_REG
DECL|CCM_ANALOG_PLL_ENET_RSVD1_MASK|macro|CCM_ANALOG_PLL_ENET_RSVD1_MASK
DECL|CCM_ANALOG_PLL_ENET_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_ENET_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_ENET_RSVD1|macro|CCM_ANALOG_PLL_ENET_RSVD1
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_ENET_SET_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_ENET_SET_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_ENET_SET_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_100MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_100MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_100MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_100MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_125MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_125MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_125MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_125MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_250MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_250MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_250MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_250MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_25MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_25MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_25MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_25MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_40MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_40MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_40MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_40MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_500MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_500MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_500MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_500MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_50MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_50MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_50MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_CLK_50MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_HALF_CP_MASK|macro|CCM_ANALOG_PLL_ENET_SET_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_HALF_LF_MASK|macro|CCM_ANALOG_PLL_ENET_SET_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_ENET_SET_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_PLL_ENET_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_ENET_SET_PLL_ENET_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_PLL_ENET_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_PLL_ENET_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_REG|macro|CCM_ANALOG_PLL_ENET_SET_REG
DECL|CCM_ANALOG_PLL_ENET_SET_RSVD1_MASK|macro|CCM_ANALOG_PLL_ENET_SET_RSVD1_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_RSVD1|macro|CCM_ANALOG_PLL_ENET_SET_RSVD1
DECL|CCM_ANALOG_PLL_ENET_SET|macro|CCM_ANALOG_PLL_ENET_SET
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_100MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_100MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_100MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_100MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_125MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_125MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_125MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_125MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_250MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_250MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_250MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_250MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_25MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_25MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_25MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_25MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_40MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_40MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_40MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_40MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_500MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_500MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_500MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_500MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_50MHZ_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_50MHZ_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_50MHZ_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_CLK_50MHZ_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_HALF_CP_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_HALF_LF_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_PLL_ENET_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_PLL_ENET_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_PLL_ENET_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_PLL_ENET_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_REG|macro|CCM_ANALOG_PLL_ENET_TOG_REG
DECL|CCM_ANALOG_PLL_ENET_TOG_RSVD1_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_RSVD1_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_RSVD1|macro|CCM_ANALOG_PLL_ENET_TOG_RSVD1
DECL|CCM_ANALOG_PLL_ENET_TOG|macro|CCM_ANALOG_PLL_ENET_TOG
DECL|CCM_ANALOG_PLL_ENET|macro|CCM_ANALOG_PLL_ENET
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_HALF_CP_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_HALF_LF_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_PLL_VIDEO_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_PLL_VIDEO_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_PLL_VIDEO_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_PLL_VIDEO_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SEL_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SEL_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SEL_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SEL_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SEL|macro|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SEL
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_REG|macro|CCM_ANALOG_PLL_VIDEO_CLR_REG
DECL|CCM_ANALOG_PLL_VIDEO_CLR_RSVD0_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_RSVD0_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_RSVD1_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_RSVD1_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_RSVD1|macro|CCM_ANALOG_PLL_VIDEO_CLR_RSVD1
DECL|CCM_ANALOG_PLL_VIDEO_CLR_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_CLR_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_CLR|macro|CCM_ANALOG_PLL_VIDEO_CLR
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK|macro|CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_B|macro|CCM_ANALOG_PLL_VIDEO_DENOM_B
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_REG|macro|CCM_ANALOG_PLL_VIDEO_DENOM_REG
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_RSVD0_MASK|macro|CCM_ANALOG_PLL_VIDEO_DENOM_RSVD0_MASK
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_DENOM_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_RSVD0|macro|CCM_ANALOG_PLL_VIDEO_DENOM_RSVD0
DECL|CCM_ANALOG_PLL_VIDEO_DENOM|macro|CCM_ANALOG_PLL_VIDEO_DENOM
DECL|CCM_ANALOG_PLL_VIDEO_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_VIDEO_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_VIDEO_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_VIDEO_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_VIDEO_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_HALF_CP_MASK|macro|CCM_ANALOG_PLL_VIDEO_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_VIDEO_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_HALF_LF_MASK|macro|CCM_ANALOG_PLL_VIDEO_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_VIDEO_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_NUM_A_MASK|macro|CCM_ANALOG_PLL_VIDEO_NUM_A_MASK
DECL|CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_NUM_A|macro|CCM_ANALOG_PLL_VIDEO_NUM_A
DECL|CCM_ANALOG_PLL_VIDEO_NUM_REG|macro|CCM_ANALOG_PLL_VIDEO_NUM_REG
DECL|CCM_ANALOG_PLL_VIDEO_NUM_RSVD0_MASK|macro|CCM_ANALOG_PLL_VIDEO_NUM_RSVD0_MASK
DECL|CCM_ANALOG_PLL_VIDEO_NUM_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_NUM_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_NUM_RSVD0|macro|CCM_ANALOG_PLL_VIDEO_NUM_RSVD0
DECL|CCM_ANALOG_PLL_VIDEO_NUM|macro|CCM_ANALOG_PLL_VIDEO_NUM
DECL|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_PLL_VIDEO_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_VIDEO_PLL_VIDEO_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_PLL_VIDEO_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_PLL_VIDEO_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_POST_DIV_SEL_MASK|macro|CCM_ANALOG_PLL_VIDEO_POST_DIV_SEL_MASK
DECL|CCM_ANALOG_PLL_VIDEO_POST_DIV_SEL_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_POST_DIV_SEL_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_POST_DIV_SEL|macro|CCM_ANALOG_PLL_VIDEO_POST_DIV_SEL
DECL|CCM_ANALOG_PLL_VIDEO_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_REG|macro|CCM_ANALOG_PLL_VIDEO_REG
DECL|CCM_ANALOG_PLL_VIDEO_RSVD0_MASK|macro|CCM_ANALOG_PLL_VIDEO_RSVD0_MASK
DECL|CCM_ANALOG_PLL_VIDEO_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_RSVD1_MASK|macro|CCM_ANALOG_PLL_VIDEO_RSVD1_MASK
DECL|CCM_ANALOG_PLL_VIDEO_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_RSVD1|macro|CCM_ANALOG_PLL_VIDEO_RSVD1
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_SET_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_HALF_CP_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_HALF_LF_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_PLL_VIDEO_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_PLL_VIDEO_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_PLL_VIDEO_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_PLL_VIDEO_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SEL_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SEL_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SEL_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SEL_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SEL|macro|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SEL
DECL|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_REG|macro|CCM_ANALOG_PLL_VIDEO_SET_REG
DECL|CCM_ANALOG_PLL_VIDEO_SET_RSVD0_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_RSVD0_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_RSVD1_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_RSVD1_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_RSVD1|macro|CCM_ANALOG_PLL_VIDEO_SET_RSVD1
DECL|CCM_ANALOG_PLL_VIDEO_SET_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_SET_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_SET|macro|CCM_ANALOG_PLL_VIDEO_SET
DECL|CCM_ANALOG_PLL_VIDEO_SS_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_SS_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SS_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SS_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SS_REG|macro|CCM_ANALOG_PLL_VIDEO_SS_REG
DECL|CCM_ANALOG_PLL_VIDEO_SS_STEP_MASK|macro|CCM_ANALOG_PLL_VIDEO_SS_STEP_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SS_STEP_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SS_STEP_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SS_STEP|macro|CCM_ANALOG_PLL_VIDEO_SS_STEP
DECL|CCM_ANALOG_PLL_VIDEO_SS_STOP_MASK|macro|CCM_ANALOG_PLL_VIDEO_SS_STOP_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SS_STOP_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SS_STOP_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SS_STOP|macro|CCM_ANALOG_PLL_VIDEO_SS_STOP
DECL|CCM_ANALOG_PLL_VIDEO_SS|macro|CCM_ANALOG_PLL_VIDEO_SS
DECL|CCM_ANALOG_PLL_VIDEO_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DITHER_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_DITHER_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DITHER_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_DITHER_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DOUBLE_CP_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_DOUBLE_CP_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DOUBLE_CP_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_DOUBLE_CP_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DOUBLE_LF_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_DOUBLE_LF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DOUBLE_LF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_DOUBLE_LF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_CLK_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_CLK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_CLK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_CLK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_HALF_CP_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_HALF_CP_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_HALF_CP_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_HALF_CP_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_HALF_LF_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_HALF_LF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_HALF_LF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_HALF_LF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_HOLD_RING_OFF_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_HOLD_RING_OFF_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_HOLD_RING_OFF_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_HOLD_RING_OFF_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_PLL_VIDEO_OVERRIDE_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_PLL_VIDEO_OVERRIDE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_PLL_VIDEO_OVERRIDE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_PLL_VIDEO_OVERRIDE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SEL_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SEL_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SEL_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SEL_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SEL|macro|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SEL
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_REG|macro|CCM_ANALOG_PLL_VIDEO_TOG_REG
DECL|CCM_ANALOG_PLL_VIDEO_TOG_RSVD0_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_RSVD0_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_RSVD0_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_RSVD0_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_RSVD1_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_RSVD1_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_RSVD1_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_RSVD1_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_RSVD1|macro|CCM_ANALOG_PLL_VIDEO_TOG_RSVD1
DECL|CCM_ANALOG_PLL_VIDEO_TOG_TEST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_TEST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_TEST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_TEST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_TEST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_TOG_TEST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_TOG|macro|CCM_ANALOG_PLL_VIDEO_TOG
DECL|CCM_ANALOG_PLL_VIDEO|macro|CCM_ANALOG_PLL_VIDEO
DECL|CCM_ANALOG_Type|typedef|} CCM_ANALOG_Type, *CCM_ANALOG_MemMapPtr;
DECL|CCM_ANALOG|macro|CCM_ANALOG
DECL|CCM_BASE_ADDRS|macro|CCM_BASE_ADDRS
DECL|CCM_BASE_PTRS|macro|CCM_BASE_PTRS
DECL|CCM_BASE_PTR|macro|CCM_BASE_PTR
DECL|CCM_BASE|macro|CCM_BASE
DECL|CCM_CCGR0_CLR|macro|CCM_CCGR0_CLR
DECL|CCM_CCGR0_SET|macro|CCM_CCGR0_SET
DECL|CCM_CCGR0_TOG|macro|CCM_CCGR0_TOG
DECL|CCM_CCGR0|macro|CCM_CCGR0
DECL|CCM_CCGR100_CLR|macro|CCM_CCGR100_CLR
DECL|CCM_CCGR100_SET|macro|CCM_CCGR100_SET
DECL|CCM_CCGR100_TOG|macro|CCM_CCGR100_TOG
DECL|CCM_CCGR100|macro|CCM_CCGR100
DECL|CCM_CCGR101_CLR|macro|CCM_CCGR101_CLR
DECL|CCM_CCGR101_SET|macro|CCM_CCGR101_SET
DECL|CCM_CCGR101_TOG|macro|CCM_CCGR101_TOG
DECL|CCM_CCGR101|macro|CCM_CCGR101
DECL|CCM_CCGR102_CLR|macro|CCM_CCGR102_CLR
DECL|CCM_CCGR102_SET|macro|CCM_CCGR102_SET
DECL|CCM_CCGR102_TOG|macro|CCM_CCGR102_TOG
DECL|CCM_CCGR102|macro|CCM_CCGR102
DECL|CCM_CCGR103_CLR|macro|CCM_CCGR103_CLR
DECL|CCM_CCGR103_SET|macro|CCM_CCGR103_SET
DECL|CCM_CCGR103_TOG|macro|CCM_CCGR103_TOG
DECL|CCM_CCGR103|macro|CCM_CCGR103
DECL|CCM_CCGR104_CLR|macro|CCM_CCGR104_CLR
DECL|CCM_CCGR104_SET|macro|CCM_CCGR104_SET
DECL|CCM_CCGR104_TOG|macro|CCM_CCGR104_TOG
DECL|CCM_CCGR104|macro|CCM_CCGR104
DECL|CCM_CCGR105_CLR|macro|CCM_CCGR105_CLR
DECL|CCM_CCGR105_SET|macro|CCM_CCGR105_SET
DECL|CCM_CCGR105_TOG|macro|CCM_CCGR105_TOG
DECL|CCM_CCGR105|macro|CCM_CCGR105
DECL|CCM_CCGR106_CLR|macro|CCM_CCGR106_CLR
DECL|CCM_CCGR106_SET|macro|CCM_CCGR106_SET
DECL|CCM_CCGR106_TOG|macro|CCM_CCGR106_TOG
DECL|CCM_CCGR106|macro|CCM_CCGR106
DECL|CCM_CCGR107_CLR|macro|CCM_CCGR107_CLR
DECL|CCM_CCGR107_SET|macro|CCM_CCGR107_SET
DECL|CCM_CCGR107_TOG|macro|CCM_CCGR107_TOG
DECL|CCM_CCGR107|macro|CCM_CCGR107
DECL|CCM_CCGR108_CLR|macro|CCM_CCGR108_CLR
DECL|CCM_CCGR108_SET|macro|CCM_CCGR108_SET
DECL|CCM_CCGR108_TOG|macro|CCM_CCGR108_TOG
DECL|CCM_CCGR108|macro|CCM_CCGR108
DECL|CCM_CCGR109_CLR|macro|CCM_CCGR109_CLR
DECL|CCM_CCGR109_SET|macro|CCM_CCGR109_SET
DECL|CCM_CCGR109_TOG|macro|CCM_CCGR109_TOG
DECL|CCM_CCGR109|macro|CCM_CCGR109
DECL|CCM_CCGR10_CLR|macro|CCM_CCGR10_CLR
DECL|CCM_CCGR10_SET|macro|CCM_CCGR10_SET
DECL|CCM_CCGR10_TOG|macro|CCM_CCGR10_TOG
DECL|CCM_CCGR10|macro|CCM_CCGR10
DECL|CCM_CCGR110_CLR|macro|CCM_CCGR110_CLR
DECL|CCM_CCGR110_SET|macro|CCM_CCGR110_SET
DECL|CCM_CCGR110_TOG|macro|CCM_CCGR110_TOG
DECL|CCM_CCGR110|macro|CCM_CCGR110
DECL|CCM_CCGR111_CLR|macro|CCM_CCGR111_CLR
DECL|CCM_CCGR111_SET|macro|CCM_CCGR111_SET
DECL|CCM_CCGR111_TOG|macro|CCM_CCGR111_TOG
DECL|CCM_CCGR111|macro|CCM_CCGR111
DECL|CCM_CCGR112_CLR|macro|CCM_CCGR112_CLR
DECL|CCM_CCGR112_SET|macro|CCM_CCGR112_SET
DECL|CCM_CCGR112_TOG|macro|CCM_CCGR112_TOG
DECL|CCM_CCGR112|macro|CCM_CCGR112
DECL|CCM_CCGR113_CLR|macro|CCM_CCGR113_CLR
DECL|CCM_CCGR113_SET|macro|CCM_CCGR113_SET
DECL|CCM_CCGR113_TOG|macro|CCM_CCGR113_TOG
DECL|CCM_CCGR113|macro|CCM_CCGR113
DECL|CCM_CCGR114_CLR|macro|CCM_CCGR114_CLR
DECL|CCM_CCGR114_SET|macro|CCM_CCGR114_SET
DECL|CCM_CCGR114_TOG|macro|CCM_CCGR114_TOG
DECL|CCM_CCGR114|macro|CCM_CCGR114
DECL|CCM_CCGR115_CLR|macro|CCM_CCGR115_CLR
DECL|CCM_CCGR115_SET|macro|CCM_CCGR115_SET
DECL|CCM_CCGR115_TOG|macro|CCM_CCGR115_TOG
DECL|CCM_CCGR115|macro|CCM_CCGR115
DECL|CCM_CCGR116_CLR|macro|CCM_CCGR116_CLR
DECL|CCM_CCGR116_SET|macro|CCM_CCGR116_SET
DECL|CCM_CCGR116_TOG|macro|CCM_CCGR116_TOG
DECL|CCM_CCGR116|macro|CCM_CCGR116
DECL|CCM_CCGR117_CLR|macro|CCM_CCGR117_CLR
DECL|CCM_CCGR117_SET|macro|CCM_CCGR117_SET
DECL|CCM_CCGR117_TOG|macro|CCM_CCGR117_TOG
DECL|CCM_CCGR117|macro|CCM_CCGR117
DECL|CCM_CCGR118_CLR|macro|CCM_CCGR118_CLR
DECL|CCM_CCGR118_SET|macro|CCM_CCGR118_SET
DECL|CCM_CCGR118_TOG|macro|CCM_CCGR118_TOG
DECL|CCM_CCGR118|macro|CCM_CCGR118
DECL|CCM_CCGR119_CLR|macro|CCM_CCGR119_CLR
DECL|CCM_CCGR119_SET|macro|CCM_CCGR119_SET
DECL|CCM_CCGR119_TOG|macro|CCM_CCGR119_TOG
DECL|CCM_CCGR119|macro|CCM_CCGR119
DECL|CCM_CCGR11_CLR|macro|CCM_CCGR11_CLR
DECL|CCM_CCGR11_SET|macro|CCM_CCGR11_SET
DECL|CCM_CCGR11_TOG|macro|CCM_CCGR11_TOG
DECL|CCM_CCGR11|macro|CCM_CCGR11
DECL|CCM_CCGR120_CLR|macro|CCM_CCGR120_CLR
DECL|CCM_CCGR120_SET|macro|CCM_CCGR120_SET
DECL|CCM_CCGR120_TOG|macro|CCM_CCGR120_TOG
DECL|CCM_CCGR120|macro|CCM_CCGR120
DECL|CCM_CCGR121_CLR|macro|CCM_CCGR121_CLR
DECL|CCM_CCGR121_SET|macro|CCM_CCGR121_SET
DECL|CCM_CCGR121_TOG|macro|CCM_CCGR121_TOG
DECL|CCM_CCGR121|macro|CCM_CCGR121
DECL|CCM_CCGR122_CLR|macro|CCM_CCGR122_CLR
DECL|CCM_CCGR122_SET|macro|CCM_CCGR122_SET
DECL|CCM_CCGR122_TOG|macro|CCM_CCGR122_TOG
DECL|CCM_CCGR122|macro|CCM_CCGR122
DECL|CCM_CCGR123_CLR|macro|CCM_CCGR123_CLR
DECL|CCM_CCGR123_SET|macro|CCM_CCGR123_SET
DECL|CCM_CCGR123_TOG|macro|CCM_CCGR123_TOG
DECL|CCM_CCGR123|macro|CCM_CCGR123
DECL|CCM_CCGR124_CLR|macro|CCM_CCGR124_CLR
DECL|CCM_CCGR124_SET|macro|CCM_CCGR124_SET
DECL|CCM_CCGR124_TOG|macro|CCM_CCGR124_TOG
DECL|CCM_CCGR124|macro|CCM_CCGR124
DECL|CCM_CCGR125_CLR|macro|CCM_CCGR125_CLR
DECL|CCM_CCGR125_SET|macro|CCM_CCGR125_SET
DECL|CCM_CCGR125_TOG|macro|CCM_CCGR125_TOG
DECL|CCM_CCGR125|macro|CCM_CCGR125
DECL|CCM_CCGR126_CLR|macro|CCM_CCGR126_CLR
DECL|CCM_CCGR126_SET|macro|CCM_CCGR126_SET
DECL|CCM_CCGR126_TOG|macro|CCM_CCGR126_TOG
DECL|CCM_CCGR126|macro|CCM_CCGR126
DECL|CCM_CCGR127_CLR|macro|CCM_CCGR127_CLR
DECL|CCM_CCGR127_SET|macro|CCM_CCGR127_SET
DECL|CCM_CCGR127_TOG|macro|CCM_CCGR127_TOG
DECL|CCM_CCGR127|macro|CCM_CCGR127
DECL|CCM_CCGR128_CLR|macro|CCM_CCGR128_CLR
DECL|CCM_CCGR128_SET|macro|CCM_CCGR128_SET
DECL|CCM_CCGR128_TOG|macro|CCM_CCGR128_TOG
DECL|CCM_CCGR128|macro|CCM_CCGR128
DECL|CCM_CCGR129_CLR|macro|CCM_CCGR129_CLR
DECL|CCM_CCGR129_SET|macro|CCM_CCGR129_SET
DECL|CCM_CCGR129_TOG|macro|CCM_CCGR129_TOG
DECL|CCM_CCGR129|macro|CCM_CCGR129
DECL|CCM_CCGR12_CLR|macro|CCM_CCGR12_CLR
DECL|CCM_CCGR12_SET|macro|CCM_CCGR12_SET
DECL|CCM_CCGR12_TOG|macro|CCM_CCGR12_TOG
DECL|CCM_CCGR12|macro|CCM_CCGR12
DECL|CCM_CCGR130_CLR|macro|CCM_CCGR130_CLR
DECL|CCM_CCGR130_SET|macro|CCM_CCGR130_SET
DECL|CCM_CCGR130_TOG|macro|CCM_CCGR130_TOG
DECL|CCM_CCGR130|macro|CCM_CCGR130
DECL|CCM_CCGR131_CLR|macro|CCM_CCGR131_CLR
DECL|CCM_CCGR131_SET|macro|CCM_CCGR131_SET
DECL|CCM_CCGR131_TOG|macro|CCM_CCGR131_TOG
DECL|CCM_CCGR131|macro|CCM_CCGR131
DECL|CCM_CCGR132_CLR|macro|CCM_CCGR132_CLR
DECL|CCM_CCGR132_SET|macro|CCM_CCGR132_SET
DECL|CCM_CCGR132_TOG|macro|CCM_CCGR132_TOG
DECL|CCM_CCGR132|macro|CCM_CCGR132
DECL|CCM_CCGR133_CLR|macro|CCM_CCGR133_CLR
DECL|CCM_CCGR133_SET|macro|CCM_CCGR133_SET
DECL|CCM_CCGR133_TOG|macro|CCM_CCGR133_TOG
DECL|CCM_CCGR133|macro|CCM_CCGR133
DECL|CCM_CCGR134_CLR|macro|CCM_CCGR134_CLR
DECL|CCM_CCGR134_SET|macro|CCM_CCGR134_SET
DECL|CCM_CCGR134_TOG|macro|CCM_CCGR134_TOG
DECL|CCM_CCGR134|macro|CCM_CCGR134
DECL|CCM_CCGR135_CLR|macro|CCM_CCGR135_CLR
DECL|CCM_CCGR135_SET|macro|CCM_CCGR135_SET
DECL|CCM_CCGR135_TOG|macro|CCM_CCGR135_TOG
DECL|CCM_CCGR135|macro|CCM_CCGR135
DECL|CCM_CCGR136_CLR|macro|CCM_CCGR136_CLR
DECL|CCM_CCGR136_SET|macro|CCM_CCGR136_SET
DECL|CCM_CCGR136_TOG|macro|CCM_CCGR136_TOG
DECL|CCM_CCGR136|macro|CCM_CCGR136
DECL|CCM_CCGR137_CLR|macro|CCM_CCGR137_CLR
DECL|CCM_CCGR137_SET|macro|CCM_CCGR137_SET
DECL|CCM_CCGR137_TOG|macro|CCM_CCGR137_TOG
DECL|CCM_CCGR137|macro|CCM_CCGR137
DECL|CCM_CCGR138_CLR|macro|CCM_CCGR138_CLR
DECL|CCM_CCGR138_SET|macro|CCM_CCGR138_SET
DECL|CCM_CCGR138_TOG|macro|CCM_CCGR138_TOG
DECL|CCM_CCGR138|macro|CCM_CCGR138
DECL|CCM_CCGR139_CLR|macro|CCM_CCGR139_CLR
DECL|CCM_CCGR139_SET|macro|CCM_CCGR139_SET
DECL|CCM_CCGR139_TOG|macro|CCM_CCGR139_TOG
DECL|CCM_CCGR139|macro|CCM_CCGR139
DECL|CCM_CCGR13_CLR|macro|CCM_CCGR13_CLR
DECL|CCM_CCGR13_SET|macro|CCM_CCGR13_SET
DECL|CCM_CCGR13_TOG|macro|CCM_CCGR13_TOG
DECL|CCM_CCGR13|macro|CCM_CCGR13
DECL|CCM_CCGR140_CLR|macro|CCM_CCGR140_CLR
DECL|CCM_CCGR140_SET|macro|CCM_CCGR140_SET
DECL|CCM_CCGR140_TOG|macro|CCM_CCGR140_TOG
DECL|CCM_CCGR140|macro|CCM_CCGR140
DECL|CCM_CCGR141_CLR|macro|CCM_CCGR141_CLR
DECL|CCM_CCGR141_SET|macro|CCM_CCGR141_SET
DECL|CCM_CCGR141_TOG|macro|CCM_CCGR141_TOG
DECL|CCM_CCGR141|macro|CCM_CCGR141
DECL|CCM_CCGR142_CLR|macro|CCM_CCGR142_CLR
DECL|CCM_CCGR142_SET|macro|CCM_CCGR142_SET
DECL|CCM_CCGR142_TOG|macro|CCM_CCGR142_TOG
DECL|CCM_CCGR142|macro|CCM_CCGR142
DECL|CCM_CCGR143_CLR|macro|CCM_CCGR143_CLR
DECL|CCM_CCGR143_SET|macro|CCM_CCGR143_SET
DECL|CCM_CCGR143_TOG|macro|CCM_CCGR143_TOG
DECL|CCM_CCGR143|macro|CCM_CCGR143
DECL|CCM_CCGR144_CLR|macro|CCM_CCGR144_CLR
DECL|CCM_CCGR144_SET|macro|CCM_CCGR144_SET
DECL|CCM_CCGR144_TOG|macro|CCM_CCGR144_TOG
DECL|CCM_CCGR144|macro|CCM_CCGR144
DECL|CCM_CCGR145_CLR|macro|CCM_CCGR145_CLR
DECL|CCM_CCGR145_SET|macro|CCM_CCGR145_SET
DECL|CCM_CCGR145_TOG|macro|CCM_CCGR145_TOG
DECL|CCM_CCGR145|macro|CCM_CCGR145
DECL|CCM_CCGR146_CLR|macro|CCM_CCGR146_CLR
DECL|CCM_CCGR146_SET|macro|CCM_CCGR146_SET
DECL|CCM_CCGR146_TOG|macro|CCM_CCGR146_TOG
DECL|CCM_CCGR146|macro|CCM_CCGR146
DECL|CCM_CCGR147_CLR|macro|CCM_CCGR147_CLR
DECL|CCM_CCGR147_SET|macro|CCM_CCGR147_SET
DECL|CCM_CCGR147_TOG|macro|CCM_CCGR147_TOG
DECL|CCM_CCGR147|macro|CCM_CCGR147
DECL|CCM_CCGR148_CLR|macro|CCM_CCGR148_CLR
DECL|CCM_CCGR148_SET|macro|CCM_CCGR148_SET
DECL|CCM_CCGR148_TOG|macro|CCM_CCGR148_TOG
DECL|CCM_CCGR148|macro|CCM_CCGR148
DECL|CCM_CCGR149_CLR|macro|CCM_CCGR149_CLR
DECL|CCM_CCGR149_SET|macro|CCM_CCGR149_SET
DECL|CCM_CCGR149_TOG|macro|CCM_CCGR149_TOG
DECL|CCM_CCGR149|macro|CCM_CCGR149
DECL|CCM_CCGR14_CLR|macro|CCM_CCGR14_CLR
DECL|CCM_CCGR14_SET|macro|CCM_CCGR14_SET
DECL|CCM_CCGR14_TOG|macro|CCM_CCGR14_TOG
DECL|CCM_CCGR14|macro|CCM_CCGR14
DECL|CCM_CCGR150_CLR|macro|CCM_CCGR150_CLR
DECL|CCM_CCGR150_SET|macro|CCM_CCGR150_SET
DECL|CCM_CCGR150_TOG|macro|CCM_CCGR150_TOG
DECL|CCM_CCGR150|macro|CCM_CCGR150
DECL|CCM_CCGR151_CLR|macro|CCM_CCGR151_CLR
DECL|CCM_CCGR151_SET|macro|CCM_CCGR151_SET
DECL|CCM_CCGR151_TOG|macro|CCM_CCGR151_TOG
DECL|CCM_CCGR151|macro|CCM_CCGR151
DECL|CCM_CCGR152_CLR|macro|CCM_CCGR152_CLR
DECL|CCM_CCGR152_SET|macro|CCM_CCGR152_SET
DECL|CCM_CCGR152_TOG|macro|CCM_CCGR152_TOG
DECL|CCM_CCGR152|macro|CCM_CCGR152
DECL|CCM_CCGR153_CLR|macro|CCM_CCGR153_CLR
DECL|CCM_CCGR153_SET|macro|CCM_CCGR153_SET
DECL|CCM_CCGR153_TOG|macro|CCM_CCGR153_TOG
DECL|CCM_CCGR153|macro|CCM_CCGR153
DECL|CCM_CCGR154_CLR|macro|CCM_CCGR154_CLR
DECL|CCM_CCGR154_SET|macro|CCM_CCGR154_SET
DECL|CCM_CCGR154_TOG|macro|CCM_CCGR154_TOG
DECL|CCM_CCGR154|macro|CCM_CCGR154
DECL|CCM_CCGR155_CLR|macro|CCM_CCGR155_CLR
DECL|CCM_CCGR155_SET|macro|CCM_CCGR155_SET
DECL|CCM_CCGR155_TOG|macro|CCM_CCGR155_TOG
DECL|CCM_CCGR155|macro|CCM_CCGR155
DECL|CCM_CCGR156_CLR|macro|CCM_CCGR156_CLR
DECL|CCM_CCGR156_SET|macro|CCM_CCGR156_SET
DECL|CCM_CCGR156_TOG|macro|CCM_CCGR156_TOG
DECL|CCM_CCGR156|macro|CCM_CCGR156
DECL|CCM_CCGR157_CLR|macro|CCM_CCGR157_CLR
DECL|CCM_CCGR157_SET|macro|CCM_CCGR157_SET
DECL|CCM_CCGR157_TOG|macro|CCM_CCGR157_TOG
DECL|CCM_CCGR157|macro|CCM_CCGR157
DECL|CCM_CCGR158_CLR|macro|CCM_CCGR158_CLR
DECL|CCM_CCGR158_SET|macro|CCM_CCGR158_SET
DECL|CCM_CCGR158_TOG|macro|CCM_CCGR158_TOG
DECL|CCM_CCGR158|macro|CCM_CCGR158
DECL|CCM_CCGR159_CLR|macro|CCM_CCGR159_CLR
DECL|CCM_CCGR159_SET|macro|CCM_CCGR159_SET
DECL|CCM_CCGR159_TOG|macro|CCM_CCGR159_TOG
DECL|CCM_CCGR159|macro|CCM_CCGR159
DECL|CCM_CCGR15_CLR|macro|CCM_CCGR15_CLR
DECL|CCM_CCGR15_SET|macro|CCM_CCGR15_SET
DECL|CCM_CCGR15_TOG|macro|CCM_CCGR15_TOG
DECL|CCM_CCGR15|macro|CCM_CCGR15
DECL|CCM_CCGR160_CLR|macro|CCM_CCGR160_CLR
DECL|CCM_CCGR160_SET|macro|CCM_CCGR160_SET
DECL|CCM_CCGR160_TOG|macro|CCM_CCGR160_TOG
DECL|CCM_CCGR160|macro|CCM_CCGR160
DECL|CCM_CCGR161_CLR|macro|CCM_CCGR161_CLR
DECL|CCM_CCGR161_SET|macro|CCM_CCGR161_SET
DECL|CCM_CCGR161_TOG|macro|CCM_CCGR161_TOG
DECL|CCM_CCGR161|macro|CCM_CCGR161
DECL|CCM_CCGR162_CLR|macro|CCM_CCGR162_CLR
DECL|CCM_CCGR162_SET|macro|CCM_CCGR162_SET
DECL|CCM_CCGR162_TOG|macro|CCM_CCGR162_TOG
DECL|CCM_CCGR162|macro|CCM_CCGR162
DECL|CCM_CCGR163_CLR|macro|CCM_CCGR163_CLR
DECL|CCM_CCGR163_SET|macro|CCM_CCGR163_SET
DECL|CCM_CCGR163_TOG|macro|CCM_CCGR163_TOG
DECL|CCM_CCGR163|macro|CCM_CCGR163
DECL|CCM_CCGR164_CLR|macro|CCM_CCGR164_CLR
DECL|CCM_CCGR164_SET|macro|CCM_CCGR164_SET
DECL|CCM_CCGR164_TOG|macro|CCM_CCGR164_TOG
DECL|CCM_CCGR164|macro|CCM_CCGR164
DECL|CCM_CCGR165_CLR|macro|CCM_CCGR165_CLR
DECL|CCM_CCGR165_SET|macro|CCM_CCGR165_SET
DECL|CCM_CCGR165_TOG|macro|CCM_CCGR165_TOG
DECL|CCM_CCGR165|macro|CCM_CCGR165
DECL|CCM_CCGR166_CLR|macro|CCM_CCGR166_CLR
DECL|CCM_CCGR166_SET|macro|CCM_CCGR166_SET
DECL|CCM_CCGR166_TOG|macro|CCM_CCGR166_TOG
DECL|CCM_CCGR166|macro|CCM_CCGR166
DECL|CCM_CCGR167_CLR|macro|CCM_CCGR167_CLR
DECL|CCM_CCGR167_SET|macro|CCM_CCGR167_SET
DECL|CCM_CCGR167_TOG|macro|CCM_CCGR167_TOG
DECL|CCM_CCGR167|macro|CCM_CCGR167
DECL|CCM_CCGR168_CLR|macro|CCM_CCGR168_CLR
DECL|CCM_CCGR168_SET|macro|CCM_CCGR168_SET
DECL|CCM_CCGR168_TOG|macro|CCM_CCGR168_TOG
DECL|CCM_CCGR168|macro|CCM_CCGR168
DECL|CCM_CCGR169_CLR|macro|CCM_CCGR169_CLR
DECL|CCM_CCGR169_SET|macro|CCM_CCGR169_SET
DECL|CCM_CCGR169_TOG|macro|CCM_CCGR169_TOG
DECL|CCM_CCGR169|macro|CCM_CCGR169
DECL|CCM_CCGR16_CLR|macro|CCM_CCGR16_CLR
DECL|CCM_CCGR16_SET|macro|CCM_CCGR16_SET
DECL|CCM_CCGR16_TOG|macro|CCM_CCGR16_TOG
DECL|CCM_CCGR16|macro|CCM_CCGR16
DECL|CCM_CCGR170_CLR|macro|CCM_CCGR170_CLR
DECL|CCM_CCGR170_SET|macro|CCM_CCGR170_SET
DECL|CCM_CCGR170_TOG|macro|CCM_CCGR170_TOG
DECL|CCM_CCGR170|macro|CCM_CCGR170
DECL|CCM_CCGR171_CLR|macro|CCM_CCGR171_CLR
DECL|CCM_CCGR171_SET|macro|CCM_CCGR171_SET
DECL|CCM_CCGR171_TOG|macro|CCM_CCGR171_TOG
DECL|CCM_CCGR171|macro|CCM_CCGR171
DECL|CCM_CCGR172_CLR|macro|CCM_CCGR172_CLR
DECL|CCM_CCGR172_SET|macro|CCM_CCGR172_SET
DECL|CCM_CCGR172_TOG|macro|CCM_CCGR172_TOG
DECL|CCM_CCGR172|macro|CCM_CCGR172
DECL|CCM_CCGR173_CLR|macro|CCM_CCGR173_CLR
DECL|CCM_CCGR173_SET|macro|CCM_CCGR173_SET
DECL|CCM_CCGR173_TOG|macro|CCM_CCGR173_TOG
DECL|CCM_CCGR173|macro|CCM_CCGR173
DECL|CCM_CCGR174_CLR|macro|CCM_CCGR174_CLR
DECL|CCM_CCGR174_SET|macro|CCM_CCGR174_SET
DECL|CCM_CCGR174_TOG|macro|CCM_CCGR174_TOG
DECL|CCM_CCGR174|macro|CCM_CCGR174
DECL|CCM_CCGR175_CLR|macro|CCM_CCGR175_CLR
DECL|CCM_CCGR175_SET|macro|CCM_CCGR175_SET
DECL|CCM_CCGR175_TOG|macro|CCM_CCGR175_TOG
DECL|CCM_CCGR175|macro|CCM_CCGR175
DECL|CCM_CCGR176_CLR|macro|CCM_CCGR176_CLR
DECL|CCM_CCGR176_SET|macro|CCM_CCGR176_SET
DECL|CCM_CCGR176_TOG|macro|CCM_CCGR176_TOG
DECL|CCM_CCGR176|macro|CCM_CCGR176
DECL|CCM_CCGR177_CLR|macro|CCM_CCGR177_CLR
DECL|CCM_CCGR177_SET|macro|CCM_CCGR177_SET
DECL|CCM_CCGR177_TOG|macro|CCM_CCGR177_TOG
DECL|CCM_CCGR177|macro|CCM_CCGR177
DECL|CCM_CCGR178_CLR|macro|CCM_CCGR178_CLR
DECL|CCM_CCGR178_SET|macro|CCM_CCGR178_SET
DECL|CCM_CCGR178_TOG|macro|CCM_CCGR178_TOG
DECL|CCM_CCGR178|macro|CCM_CCGR178
DECL|CCM_CCGR179_CLR|macro|CCM_CCGR179_CLR
DECL|CCM_CCGR179_SET|macro|CCM_CCGR179_SET
DECL|CCM_CCGR179_TOG|macro|CCM_CCGR179_TOG
DECL|CCM_CCGR179|macro|CCM_CCGR179
DECL|CCM_CCGR17_CLR|macro|CCM_CCGR17_CLR
DECL|CCM_CCGR17_SET|macro|CCM_CCGR17_SET
DECL|CCM_CCGR17_TOG|macro|CCM_CCGR17_TOG
DECL|CCM_CCGR17|macro|CCM_CCGR17
DECL|CCM_CCGR180_CLR|macro|CCM_CCGR180_CLR
DECL|CCM_CCGR180_SET|macro|CCM_CCGR180_SET
DECL|CCM_CCGR180_TOG|macro|CCM_CCGR180_TOG
DECL|CCM_CCGR180|macro|CCM_CCGR180
DECL|CCM_CCGR181_CLR|macro|CCM_CCGR181_CLR
DECL|CCM_CCGR181_SET|macro|CCM_CCGR181_SET
DECL|CCM_CCGR181_TOG|macro|CCM_CCGR181_TOG
DECL|CCM_CCGR181|macro|CCM_CCGR181
DECL|CCM_CCGR182_CLR|macro|CCM_CCGR182_CLR
DECL|CCM_CCGR182_SET|macro|CCM_CCGR182_SET
DECL|CCM_CCGR182_TOG|macro|CCM_CCGR182_TOG
DECL|CCM_CCGR182|macro|CCM_CCGR182
DECL|CCM_CCGR183_CLR|macro|CCM_CCGR183_CLR
DECL|CCM_CCGR183_SET|macro|CCM_CCGR183_SET
DECL|CCM_CCGR183_TOG|macro|CCM_CCGR183_TOG
DECL|CCM_CCGR183|macro|CCM_CCGR183
DECL|CCM_CCGR184_CLR|macro|CCM_CCGR184_CLR
DECL|CCM_CCGR184_SET|macro|CCM_CCGR184_SET
DECL|CCM_CCGR184_TOG|macro|CCM_CCGR184_TOG
DECL|CCM_CCGR184|macro|CCM_CCGR184
DECL|CCM_CCGR185_CLR|macro|CCM_CCGR185_CLR
DECL|CCM_CCGR185_SET|macro|CCM_CCGR185_SET
DECL|CCM_CCGR185_TOG|macro|CCM_CCGR185_TOG
DECL|CCM_CCGR185|macro|CCM_CCGR185
DECL|CCM_CCGR186_CLR|macro|CCM_CCGR186_CLR
DECL|CCM_CCGR186_SET|macro|CCM_CCGR186_SET
DECL|CCM_CCGR186_TOG|macro|CCM_CCGR186_TOG
DECL|CCM_CCGR186|macro|CCM_CCGR186
DECL|CCM_CCGR187_CLR|macro|CCM_CCGR187_CLR
DECL|CCM_CCGR187_SET|macro|CCM_CCGR187_SET
DECL|CCM_CCGR187_TOG|macro|CCM_CCGR187_TOG
DECL|CCM_CCGR187|macro|CCM_CCGR187
DECL|CCM_CCGR188_CLR|macro|CCM_CCGR188_CLR
DECL|CCM_CCGR188_SET|macro|CCM_CCGR188_SET
DECL|CCM_CCGR188_TOG|macro|CCM_CCGR188_TOG
DECL|CCM_CCGR188|macro|CCM_CCGR188
DECL|CCM_CCGR189_CLR|macro|CCM_CCGR189_CLR
DECL|CCM_CCGR189_SET|macro|CCM_CCGR189_SET
DECL|CCM_CCGR189_TOG|macro|CCM_CCGR189_TOG
DECL|CCM_CCGR189|macro|CCM_CCGR189
DECL|CCM_CCGR18_CLR|macro|CCM_CCGR18_CLR
DECL|CCM_CCGR18_SET|macro|CCM_CCGR18_SET
DECL|CCM_CCGR18_TOG|macro|CCM_CCGR18_TOG
DECL|CCM_CCGR18|macro|CCM_CCGR18
DECL|CCM_CCGR190_CLR|macro|CCM_CCGR190_CLR
DECL|CCM_CCGR190_SET|macro|CCM_CCGR190_SET
DECL|CCM_CCGR190_TOG|macro|CCM_CCGR190_TOG
DECL|CCM_CCGR190|macro|CCM_CCGR190
DECL|CCM_CCGR19_CLR|macro|CCM_CCGR19_CLR
DECL|CCM_CCGR19_SET|macro|CCM_CCGR19_SET
DECL|CCM_CCGR19_TOG|macro|CCM_CCGR19_TOG
DECL|CCM_CCGR19|macro|CCM_CCGR19
DECL|CCM_CCGR1_CLR|macro|CCM_CCGR1_CLR
DECL|CCM_CCGR1_SET|macro|CCM_CCGR1_SET
DECL|CCM_CCGR1_TOG|macro|CCM_CCGR1_TOG
DECL|CCM_CCGR1|macro|CCM_CCGR1
DECL|CCM_CCGR20_CLR|macro|CCM_CCGR20_CLR
DECL|CCM_CCGR20_SET|macro|CCM_CCGR20_SET
DECL|CCM_CCGR20_TOG|macro|CCM_CCGR20_TOG
DECL|CCM_CCGR20|macro|CCM_CCGR20
DECL|CCM_CCGR21_CLR|macro|CCM_CCGR21_CLR
DECL|CCM_CCGR21_SET|macro|CCM_CCGR21_SET
DECL|CCM_CCGR21_TOG|macro|CCM_CCGR21_TOG
DECL|CCM_CCGR21|macro|CCM_CCGR21
DECL|CCM_CCGR22_CLR|macro|CCM_CCGR22_CLR
DECL|CCM_CCGR22_SET|macro|CCM_CCGR22_SET
DECL|CCM_CCGR22_TOG|macro|CCM_CCGR22_TOG
DECL|CCM_CCGR22|macro|CCM_CCGR22
DECL|CCM_CCGR23_CLR|macro|CCM_CCGR23_CLR
DECL|CCM_CCGR23_SET|macro|CCM_CCGR23_SET
DECL|CCM_CCGR23_TOG|macro|CCM_CCGR23_TOG
DECL|CCM_CCGR23|macro|CCM_CCGR23
DECL|CCM_CCGR24_CLR|macro|CCM_CCGR24_CLR
DECL|CCM_CCGR24_SET|macro|CCM_CCGR24_SET
DECL|CCM_CCGR24_TOG|macro|CCM_CCGR24_TOG
DECL|CCM_CCGR24|macro|CCM_CCGR24
DECL|CCM_CCGR25_CLR|macro|CCM_CCGR25_CLR
DECL|CCM_CCGR25_SET|macro|CCM_CCGR25_SET
DECL|CCM_CCGR25_TOG|macro|CCM_CCGR25_TOG
DECL|CCM_CCGR25|macro|CCM_CCGR25
DECL|CCM_CCGR26_CLR|macro|CCM_CCGR26_CLR
DECL|CCM_CCGR26_SET|macro|CCM_CCGR26_SET
DECL|CCM_CCGR26_TOG|macro|CCM_CCGR26_TOG
DECL|CCM_CCGR26|macro|CCM_CCGR26
DECL|CCM_CCGR27_CLR|macro|CCM_CCGR27_CLR
DECL|CCM_CCGR27_SET|macro|CCM_CCGR27_SET
DECL|CCM_CCGR27_TOG|macro|CCM_CCGR27_TOG
DECL|CCM_CCGR27|macro|CCM_CCGR27
DECL|CCM_CCGR28_CLR|macro|CCM_CCGR28_CLR
DECL|CCM_CCGR28_SET|macro|CCM_CCGR28_SET
DECL|CCM_CCGR28_TOG|macro|CCM_CCGR28_TOG
DECL|CCM_CCGR28|macro|CCM_CCGR28
DECL|CCM_CCGR29_CLR|macro|CCM_CCGR29_CLR
DECL|CCM_CCGR29_SET|macro|CCM_CCGR29_SET
DECL|CCM_CCGR29_TOG|macro|CCM_CCGR29_TOG
DECL|CCM_CCGR29|macro|CCM_CCGR29
DECL|CCM_CCGR2_CLR|macro|CCM_CCGR2_CLR
DECL|CCM_CCGR2_SET|macro|CCM_CCGR2_SET
DECL|CCM_CCGR2_TOG|macro|CCM_CCGR2_TOG
DECL|CCM_CCGR2|macro|CCM_CCGR2
DECL|CCM_CCGR30_CLR|macro|CCM_CCGR30_CLR
DECL|CCM_CCGR30_SET|macro|CCM_CCGR30_SET
DECL|CCM_CCGR30_TOG|macro|CCM_CCGR30_TOG
DECL|CCM_CCGR30|macro|CCM_CCGR30
DECL|CCM_CCGR31_CLR|macro|CCM_CCGR31_CLR
DECL|CCM_CCGR31_SET|macro|CCM_CCGR31_SET
DECL|CCM_CCGR31_TOG|macro|CCM_CCGR31_TOG
DECL|CCM_CCGR31|macro|CCM_CCGR31
DECL|CCM_CCGR32_CLR|macro|CCM_CCGR32_CLR
DECL|CCM_CCGR32_SET|macro|CCM_CCGR32_SET
DECL|CCM_CCGR32_TOG|macro|CCM_CCGR32_TOG
DECL|CCM_CCGR32|macro|CCM_CCGR32
DECL|CCM_CCGR33_CLR|macro|CCM_CCGR33_CLR
DECL|CCM_CCGR33_SET|macro|CCM_CCGR33_SET
DECL|CCM_CCGR33_TOG|macro|CCM_CCGR33_TOG
DECL|CCM_CCGR33|macro|CCM_CCGR33
DECL|CCM_CCGR34_CLR|macro|CCM_CCGR34_CLR
DECL|CCM_CCGR34_SET|macro|CCM_CCGR34_SET
DECL|CCM_CCGR34_TOG|macro|CCM_CCGR34_TOG
DECL|CCM_CCGR34|macro|CCM_CCGR34
DECL|CCM_CCGR35_CLR|macro|CCM_CCGR35_CLR
DECL|CCM_CCGR35_SET|macro|CCM_CCGR35_SET
DECL|CCM_CCGR35_TOG|macro|CCM_CCGR35_TOG
DECL|CCM_CCGR35|macro|CCM_CCGR35
DECL|CCM_CCGR36_CLR|macro|CCM_CCGR36_CLR
DECL|CCM_CCGR36_SET|macro|CCM_CCGR36_SET
DECL|CCM_CCGR36_TOG|macro|CCM_CCGR36_TOG
DECL|CCM_CCGR36|macro|CCM_CCGR36
DECL|CCM_CCGR37_CLR|macro|CCM_CCGR37_CLR
DECL|CCM_CCGR37_SET|macro|CCM_CCGR37_SET
DECL|CCM_CCGR37_TOG|macro|CCM_CCGR37_TOG
DECL|CCM_CCGR37|macro|CCM_CCGR37
DECL|CCM_CCGR38_CLR|macro|CCM_CCGR38_CLR
DECL|CCM_CCGR38_SET|macro|CCM_CCGR38_SET
DECL|CCM_CCGR38_TOG|macro|CCM_CCGR38_TOG
DECL|CCM_CCGR38|macro|CCM_CCGR38
DECL|CCM_CCGR39_CLR|macro|CCM_CCGR39_CLR
DECL|CCM_CCGR39_SET|macro|CCM_CCGR39_SET
DECL|CCM_CCGR39_TOG|macro|CCM_CCGR39_TOG
DECL|CCM_CCGR39|macro|CCM_CCGR39
DECL|CCM_CCGR3_CLR|macro|CCM_CCGR3_CLR
DECL|CCM_CCGR3_SET|macro|CCM_CCGR3_SET
DECL|CCM_CCGR3_TOG|macro|CCM_CCGR3_TOG
DECL|CCM_CCGR3|macro|CCM_CCGR3
DECL|CCM_CCGR40_CLR|macro|CCM_CCGR40_CLR
DECL|CCM_CCGR40_SET|macro|CCM_CCGR40_SET
DECL|CCM_CCGR40_TOG|macro|CCM_CCGR40_TOG
DECL|CCM_CCGR40|macro|CCM_CCGR40
DECL|CCM_CCGR41_CLR|macro|CCM_CCGR41_CLR
DECL|CCM_CCGR41_SET|macro|CCM_CCGR41_SET
DECL|CCM_CCGR41_TOG|macro|CCM_CCGR41_TOG
DECL|CCM_CCGR41|macro|CCM_CCGR41
DECL|CCM_CCGR42_CLR|macro|CCM_CCGR42_CLR
DECL|CCM_CCGR42_SET|macro|CCM_CCGR42_SET
DECL|CCM_CCGR42_TOG|macro|CCM_CCGR42_TOG
DECL|CCM_CCGR42|macro|CCM_CCGR42
DECL|CCM_CCGR43_CLR|macro|CCM_CCGR43_CLR
DECL|CCM_CCGR43_SET|macro|CCM_CCGR43_SET
DECL|CCM_CCGR43_TOG|macro|CCM_CCGR43_TOG
DECL|CCM_CCGR43|macro|CCM_CCGR43
DECL|CCM_CCGR44_CLR|macro|CCM_CCGR44_CLR
DECL|CCM_CCGR44_SET|macro|CCM_CCGR44_SET
DECL|CCM_CCGR44_TOG|macro|CCM_CCGR44_TOG
DECL|CCM_CCGR44|macro|CCM_CCGR44
DECL|CCM_CCGR45_CLR|macro|CCM_CCGR45_CLR
DECL|CCM_CCGR45_SET|macro|CCM_CCGR45_SET
DECL|CCM_CCGR45_TOG|macro|CCM_CCGR45_TOG
DECL|CCM_CCGR45|macro|CCM_CCGR45
DECL|CCM_CCGR46_CLR|macro|CCM_CCGR46_CLR
DECL|CCM_CCGR46_SET|macro|CCM_CCGR46_SET
DECL|CCM_CCGR46_TOG|macro|CCM_CCGR46_TOG
DECL|CCM_CCGR46|macro|CCM_CCGR46
DECL|CCM_CCGR47_CLR|macro|CCM_CCGR47_CLR
DECL|CCM_CCGR47_SET|macro|CCM_CCGR47_SET
DECL|CCM_CCGR47_TOG|macro|CCM_CCGR47_TOG
DECL|CCM_CCGR47|macro|CCM_CCGR47
DECL|CCM_CCGR48_CLR|macro|CCM_CCGR48_CLR
DECL|CCM_CCGR48_SET|macro|CCM_CCGR48_SET
DECL|CCM_CCGR48_TOG|macro|CCM_CCGR48_TOG
DECL|CCM_CCGR48|macro|CCM_CCGR48
DECL|CCM_CCGR49_CLR|macro|CCM_CCGR49_CLR
DECL|CCM_CCGR49_SET|macro|CCM_CCGR49_SET
DECL|CCM_CCGR49_TOG|macro|CCM_CCGR49_TOG
DECL|CCM_CCGR49|macro|CCM_CCGR49
DECL|CCM_CCGR4_CLR|macro|CCM_CCGR4_CLR
DECL|CCM_CCGR4_SET|macro|CCM_CCGR4_SET
DECL|CCM_CCGR4_TOG|macro|CCM_CCGR4_TOG
DECL|CCM_CCGR4|macro|CCM_CCGR4
DECL|CCM_CCGR50_CLR|macro|CCM_CCGR50_CLR
DECL|CCM_CCGR50_SET|macro|CCM_CCGR50_SET
DECL|CCM_CCGR50_TOG|macro|CCM_CCGR50_TOG
DECL|CCM_CCGR50|macro|CCM_CCGR50
DECL|CCM_CCGR51_CLR|macro|CCM_CCGR51_CLR
DECL|CCM_CCGR51_SET|macro|CCM_CCGR51_SET
DECL|CCM_CCGR51_TOG|macro|CCM_CCGR51_TOG
DECL|CCM_CCGR51|macro|CCM_CCGR51
DECL|CCM_CCGR52_CLR|macro|CCM_CCGR52_CLR
DECL|CCM_CCGR52_SET|macro|CCM_CCGR52_SET
DECL|CCM_CCGR52_TOG|macro|CCM_CCGR52_TOG
DECL|CCM_CCGR52|macro|CCM_CCGR52
DECL|CCM_CCGR53_CLR|macro|CCM_CCGR53_CLR
DECL|CCM_CCGR53_SET|macro|CCM_CCGR53_SET
DECL|CCM_CCGR53_TOG|macro|CCM_CCGR53_TOG
DECL|CCM_CCGR53|macro|CCM_CCGR53
DECL|CCM_CCGR54_CLR|macro|CCM_CCGR54_CLR
DECL|CCM_CCGR54_SET|macro|CCM_CCGR54_SET
DECL|CCM_CCGR54_TOG|macro|CCM_CCGR54_TOG
DECL|CCM_CCGR54|macro|CCM_CCGR54
DECL|CCM_CCGR55_CLR|macro|CCM_CCGR55_CLR
DECL|CCM_CCGR55_SET|macro|CCM_CCGR55_SET
DECL|CCM_CCGR55_TOG|macro|CCM_CCGR55_TOG
DECL|CCM_CCGR55|macro|CCM_CCGR55
DECL|CCM_CCGR56_CLR|macro|CCM_CCGR56_CLR
DECL|CCM_CCGR56_SET|macro|CCM_CCGR56_SET
DECL|CCM_CCGR56_TOG|macro|CCM_CCGR56_TOG
DECL|CCM_CCGR56|macro|CCM_CCGR56
DECL|CCM_CCGR57_CLR|macro|CCM_CCGR57_CLR
DECL|CCM_CCGR57_SET|macro|CCM_CCGR57_SET
DECL|CCM_CCGR57_TOG|macro|CCM_CCGR57_TOG
DECL|CCM_CCGR57|macro|CCM_CCGR57
DECL|CCM_CCGR58_CLR|macro|CCM_CCGR58_CLR
DECL|CCM_CCGR58_SET|macro|CCM_CCGR58_SET
DECL|CCM_CCGR58_TOG|macro|CCM_CCGR58_TOG
DECL|CCM_CCGR58|macro|CCM_CCGR58
DECL|CCM_CCGR59_CLR|macro|CCM_CCGR59_CLR
DECL|CCM_CCGR59_SET|macro|CCM_CCGR59_SET
DECL|CCM_CCGR59_TOG|macro|CCM_CCGR59_TOG
DECL|CCM_CCGR59|macro|CCM_CCGR59
DECL|CCM_CCGR5_CLR|macro|CCM_CCGR5_CLR
DECL|CCM_CCGR5_SET|macro|CCM_CCGR5_SET
DECL|CCM_CCGR5_TOG|macro|CCM_CCGR5_TOG
DECL|CCM_CCGR5|macro|CCM_CCGR5
DECL|CCM_CCGR60_CLR|macro|CCM_CCGR60_CLR
DECL|CCM_CCGR60_SET|macro|CCM_CCGR60_SET
DECL|CCM_CCGR60_TOG|macro|CCM_CCGR60_TOG
DECL|CCM_CCGR60|macro|CCM_CCGR60
DECL|CCM_CCGR61_CLR|macro|CCM_CCGR61_CLR
DECL|CCM_CCGR61_SET|macro|CCM_CCGR61_SET
DECL|CCM_CCGR61_TOG|macro|CCM_CCGR61_TOG
DECL|CCM_CCGR61|macro|CCM_CCGR61
DECL|CCM_CCGR62_CLR|macro|CCM_CCGR62_CLR
DECL|CCM_CCGR62_SET|macro|CCM_CCGR62_SET
DECL|CCM_CCGR62_TOG|macro|CCM_CCGR62_TOG
DECL|CCM_CCGR62|macro|CCM_CCGR62
DECL|CCM_CCGR63_CLR|macro|CCM_CCGR63_CLR
DECL|CCM_CCGR63_SET|macro|CCM_CCGR63_SET
DECL|CCM_CCGR63_TOG|macro|CCM_CCGR63_TOG
DECL|CCM_CCGR63|macro|CCM_CCGR63
DECL|CCM_CCGR64_CLR|macro|CCM_CCGR64_CLR
DECL|CCM_CCGR64_SET|macro|CCM_CCGR64_SET
DECL|CCM_CCGR64_TOG|macro|CCM_CCGR64_TOG
DECL|CCM_CCGR64|macro|CCM_CCGR64
DECL|CCM_CCGR65_CLR|macro|CCM_CCGR65_CLR
DECL|CCM_CCGR65_SET|macro|CCM_CCGR65_SET
DECL|CCM_CCGR65_TOG|macro|CCM_CCGR65_TOG
DECL|CCM_CCGR65|macro|CCM_CCGR65
DECL|CCM_CCGR66_CLR|macro|CCM_CCGR66_CLR
DECL|CCM_CCGR66_SET|macro|CCM_CCGR66_SET
DECL|CCM_CCGR66_TOG|macro|CCM_CCGR66_TOG
DECL|CCM_CCGR66|macro|CCM_CCGR66
DECL|CCM_CCGR67_CLR|macro|CCM_CCGR67_CLR
DECL|CCM_CCGR67_SET|macro|CCM_CCGR67_SET
DECL|CCM_CCGR67_TOG|macro|CCM_CCGR67_TOG
DECL|CCM_CCGR67|macro|CCM_CCGR67
DECL|CCM_CCGR68_CLR|macro|CCM_CCGR68_CLR
DECL|CCM_CCGR68_SET|macro|CCM_CCGR68_SET
DECL|CCM_CCGR68_TOG|macro|CCM_CCGR68_TOG
DECL|CCM_CCGR68|macro|CCM_CCGR68
DECL|CCM_CCGR69_CLR|macro|CCM_CCGR69_CLR
DECL|CCM_CCGR69_SET|macro|CCM_CCGR69_SET
DECL|CCM_CCGR69_TOG|macro|CCM_CCGR69_TOG
DECL|CCM_CCGR69|macro|CCM_CCGR69
DECL|CCM_CCGR6_CLR|macro|CCM_CCGR6_CLR
DECL|CCM_CCGR6_SET|macro|CCM_CCGR6_SET
DECL|CCM_CCGR6_TOG|macro|CCM_CCGR6_TOG
DECL|CCM_CCGR6|macro|CCM_CCGR6
DECL|CCM_CCGR70_CLR|macro|CCM_CCGR70_CLR
DECL|CCM_CCGR70_SET|macro|CCM_CCGR70_SET
DECL|CCM_CCGR70_TOG|macro|CCM_CCGR70_TOG
DECL|CCM_CCGR70|macro|CCM_CCGR70
DECL|CCM_CCGR71_CLR|macro|CCM_CCGR71_CLR
DECL|CCM_CCGR71_SET|macro|CCM_CCGR71_SET
DECL|CCM_CCGR71_TOG|macro|CCM_CCGR71_TOG
DECL|CCM_CCGR71|macro|CCM_CCGR71
DECL|CCM_CCGR72_CLR|macro|CCM_CCGR72_CLR
DECL|CCM_CCGR72_SET|macro|CCM_CCGR72_SET
DECL|CCM_CCGR72_TOG|macro|CCM_CCGR72_TOG
DECL|CCM_CCGR72|macro|CCM_CCGR72
DECL|CCM_CCGR73_CLR|macro|CCM_CCGR73_CLR
DECL|CCM_CCGR73_SET|macro|CCM_CCGR73_SET
DECL|CCM_CCGR73_TOG|macro|CCM_CCGR73_TOG
DECL|CCM_CCGR73|macro|CCM_CCGR73
DECL|CCM_CCGR74_CLR|macro|CCM_CCGR74_CLR
DECL|CCM_CCGR74_SET|macro|CCM_CCGR74_SET
DECL|CCM_CCGR74_TOG|macro|CCM_CCGR74_TOG
DECL|CCM_CCGR74|macro|CCM_CCGR74
DECL|CCM_CCGR75_CLR|macro|CCM_CCGR75_CLR
DECL|CCM_CCGR75_SET|macro|CCM_CCGR75_SET
DECL|CCM_CCGR75_TOG|macro|CCM_CCGR75_TOG
DECL|CCM_CCGR75|macro|CCM_CCGR75
DECL|CCM_CCGR76_CLR|macro|CCM_CCGR76_CLR
DECL|CCM_CCGR76_SET|macro|CCM_CCGR76_SET
DECL|CCM_CCGR76_TOG|macro|CCM_CCGR76_TOG
DECL|CCM_CCGR76|macro|CCM_CCGR76
DECL|CCM_CCGR77_CLR|macro|CCM_CCGR77_CLR
DECL|CCM_CCGR77_SET|macro|CCM_CCGR77_SET
DECL|CCM_CCGR77_TOG|macro|CCM_CCGR77_TOG
DECL|CCM_CCGR77|macro|CCM_CCGR77
DECL|CCM_CCGR78_CLR|macro|CCM_CCGR78_CLR
DECL|CCM_CCGR78_SET|macro|CCM_CCGR78_SET
DECL|CCM_CCGR78_TOG|macro|CCM_CCGR78_TOG
DECL|CCM_CCGR78|macro|CCM_CCGR78
DECL|CCM_CCGR79_CLR|macro|CCM_CCGR79_CLR
DECL|CCM_CCGR79_SET|macro|CCM_CCGR79_SET
DECL|CCM_CCGR79_TOG|macro|CCM_CCGR79_TOG
DECL|CCM_CCGR79|macro|CCM_CCGR79
DECL|CCM_CCGR7_CLR|macro|CCM_CCGR7_CLR
DECL|CCM_CCGR7_SET|macro|CCM_CCGR7_SET
DECL|CCM_CCGR7_TOG|macro|CCM_CCGR7_TOG
DECL|CCM_CCGR7|macro|CCM_CCGR7
DECL|CCM_CCGR80_CLR|macro|CCM_CCGR80_CLR
DECL|CCM_CCGR80_SET|macro|CCM_CCGR80_SET
DECL|CCM_CCGR80_TOG|macro|CCM_CCGR80_TOG
DECL|CCM_CCGR80|macro|CCM_CCGR80
DECL|CCM_CCGR81_CLR|macro|CCM_CCGR81_CLR
DECL|CCM_CCGR81_SET|macro|CCM_CCGR81_SET
DECL|CCM_CCGR81_TOG|macro|CCM_CCGR81_TOG
DECL|CCM_CCGR81|macro|CCM_CCGR81
DECL|CCM_CCGR82_CLR|macro|CCM_CCGR82_CLR
DECL|CCM_CCGR82_SET|macro|CCM_CCGR82_SET
DECL|CCM_CCGR82_TOG|macro|CCM_CCGR82_TOG
DECL|CCM_CCGR82|macro|CCM_CCGR82
DECL|CCM_CCGR83_CLR|macro|CCM_CCGR83_CLR
DECL|CCM_CCGR83_SET|macro|CCM_CCGR83_SET
DECL|CCM_CCGR83_TOG|macro|CCM_CCGR83_TOG
DECL|CCM_CCGR83|macro|CCM_CCGR83
DECL|CCM_CCGR84_CLR|macro|CCM_CCGR84_CLR
DECL|CCM_CCGR84_SET|macro|CCM_CCGR84_SET
DECL|CCM_CCGR84_TOG|macro|CCM_CCGR84_TOG
DECL|CCM_CCGR84|macro|CCM_CCGR84
DECL|CCM_CCGR85_CLR|macro|CCM_CCGR85_CLR
DECL|CCM_CCGR85_SET|macro|CCM_CCGR85_SET
DECL|CCM_CCGR85_TOG|macro|CCM_CCGR85_TOG
DECL|CCM_CCGR85|macro|CCM_CCGR85
DECL|CCM_CCGR86_CLR|macro|CCM_CCGR86_CLR
DECL|CCM_CCGR86_SET|macro|CCM_CCGR86_SET
DECL|CCM_CCGR86_TOG|macro|CCM_CCGR86_TOG
DECL|CCM_CCGR86|macro|CCM_CCGR86
DECL|CCM_CCGR87_CLR|macro|CCM_CCGR87_CLR
DECL|CCM_CCGR87_SET|macro|CCM_CCGR87_SET
DECL|CCM_CCGR87_TOG|macro|CCM_CCGR87_TOG
DECL|CCM_CCGR87|macro|CCM_CCGR87
DECL|CCM_CCGR88_CLR|macro|CCM_CCGR88_CLR
DECL|CCM_CCGR88_SET|macro|CCM_CCGR88_SET
DECL|CCM_CCGR88_TOG|macro|CCM_CCGR88_TOG
DECL|CCM_CCGR88|macro|CCM_CCGR88
DECL|CCM_CCGR89_CLR|macro|CCM_CCGR89_CLR
DECL|CCM_CCGR89_SET|macro|CCM_CCGR89_SET
DECL|CCM_CCGR89_TOG|macro|CCM_CCGR89_TOG
DECL|CCM_CCGR89|macro|CCM_CCGR89
DECL|CCM_CCGR8_CLR|macro|CCM_CCGR8_CLR
DECL|CCM_CCGR8_SET|macro|CCM_CCGR8_SET
DECL|CCM_CCGR8_TOG|macro|CCM_CCGR8_TOG
DECL|CCM_CCGR8|macro|CCM_CCGR8
DECL|CCM_CCGR90_CLR|macro|CCM_CCGR90_CLR
DECL|CCM_CCGR90_SET|macro|CCM_CCGR90_SET
DECL|CCM_CCGR90_TOG|macro|CCM_CCGR90_TOG
DECL|CCM_CCGR90|macro|CCM_CCGR90
DECL|CCM_CCGR91_CLR|macro|CCM_CCGR91_CLR
DECL|CCM_CCGR91_SET|macro|CCM_CCGR91_SET
DECL|CCM_CCGR91_TOG|macro|CCM_CCGR91_TOG
DECL|CCM_CCGR91|macro|CCM_CCGR91
DECL|CCM_CCGR92_CLR|macro|CCM_CCGR92_CLR
DECL|CCM_CCGR92_SET|macro|CCM_CCGR92_SET
DECL|CCM_CCGR92_TOG|macro|CCM_CCGR92_TOG
DECL|CCM_CCGR92|macro|CCM_CCGR92
DECL|CCM_CCGR93_CLR|macro|CCM_CCGR93_CLR
DECL|CCM_CCGR93_SET|macro|CCM_CCGR93_SET
DECL|CCM_CCGR93_TOG|macro|CCM_CCGR93_TOG
DECL|CCM_CCGR93|macro|CCM_CCGR93
DECL|CCM_CCGR94_CLR|macro|CCM_CCGR94_CLR
DECL|CCM_CCGR94_SET|macro|CCM_CCGR94_SET
DECL|CCM_CCGR94_TOG|macro|CCM_CCGR94_TOG
DECL|CCM_CCGR94|macro|CCM_CCGR94
DECL|CCM_CCGR95_CLR|macro|CCM_CCGR95_CLR
DECL|CCM_CCGR95_SET|macro|CCM_CCGR95_SET
DECL|CCM_CCGR95_TOG|macro|CCM_CCGR95_TOG
DECL|CCM_CCGR95|macro|CCM_CCGR95
DECL|CCM_CCGR96_CLR|macro|CCM_CCGR96_CLR
DECL|CCM_CCGR96_SET|macro|CCM_CCGR96_SET
DECL|CCM_CCGR96_TOG|macro|CCM_CCGR96_TOG
DECL|CCM_CCGR96|macro|CCM_CCGR96
DECL|CCM_CCGR97_CLR|macro|CCM_CCGR97_CLR
DECL|CCM_CCGR97_SET|macro|CCM_CCGR97_SET
DECL|CCM_CCGR97_TOG|macro|CCM_CCGR97_TOG
DECL|CCM_CCGR97|macro|CCM_CCGR97
DECL|CCM_CCGR98_CLR|macro|CCM_CCGR98_CLR
DECL|CCM_CCGR98_SET|macro|CCM_CCGR98_SET
DECL|CCM_CCGR98_TOG|macro|CCM_CCGR98_TOG
DECL|CCM_CCGR98|macro|CCM_CCGR98
DECL|CCM_CCGR99_CLR|macro|CCM_CCGR99_CLR
DECL|CCM_CCGR99_SET|macro|CCM_CCGR99_SET
DECL|CCM_CCGR99_TOG|macro|CCM_CCGR99_TOG
DECL|CCM_CCGR99|macro|CCM_CCGR99
DECL|CCM_CCGR9_CLR|macro|CCM_CCGR9_CLR
DECL|CCM_CCGR9_SET|macro|CCM_CCGR9_SET
DECL|CCM_CCGR9_TOG|macro|CCM_CCGR9_TOG
DECL|CCM_CCGR9|macro|CCM_CCGR9
DECL|CCM_CCGR_CLR_REG|macro|CCM_CCGR_CLR_REG
DECL|CCM_CCGR_CLR_SETTING0_MASK|macro|CCM_CCGR_CLR_SETTING0_MASK
DECL|CCM_CCGR_CLR_SETTING0_SHIFT|macro|CCM_CCGR_CLR_SETTING0_SHIFT
DECL|CCM_CCGR_CLR_SETTING0|macro|CCM_CCGR_CLR_SETTING0
DECL|CCM_CCGR_CLR_SETTING1_MASK|macro|CCM_CCGR_CLR_SETTING1_MASK
DECL|CCM_CCGR_CLR_SETTING1_SHIFT|macro|CCM_CCGR_CLR_SETTING1_SHIFT
DECL|CCM_CCGR_CLR_SETTING1|macro|CCM_CCGR_CLR_SETTING1
DECL|CCM_CCGR_CLR_SETTING2_MASK|macro|CCM_CCGR_CLR_SETTING2_MASK
DECL|CCM_CCGR_CLR_SETTING2_SHIFT|macro|CCM_CCGR_CLR_SETTING2_SHIFT
DECL|CCM_CCGR_CLR_SETTING2|macro|CCM_CCGR_CLR_SETTING2
DECL|CCM_CCGR_CLR_SETTING3_MASK|macro|CCM_CCGR_CLR_SETTING3_MASK
DECL|CCM_CCGR_CLR_SETTING3_SHIFT|macro|CCM_CCGR_CLR_SETTING3_SHIFT
DECL|CCM_CCGR_CLR_SETTING3|macro|CCM_CCGR_CLR_SETTING3
DECL|CCM_CCGR_CLR|macro|CCM_CCGR_CLR
DECL|CCM_CCGR_REG|macro|CCM_CCGR_REG
DECL|CCM_CCGR_SETTING0_MASK|macro|CCM_CCGR_SETTING0_MASK
DECL|CCM_CCGR_SETTING0_SHIFT|macro|CCM_CCGR_SETTING0_SHIFT
DECL|CCM_CCGR_SETTING0|macro|CCM_CCGR_SETTING0
DECL|CCM_CCGR_SETTING1_MASK|macro|CCM_CCGR_SETTING1_MASK
DECL|CCM_CCGR_SETTING1_SHIFT|macro|CCM_CCGR_SETTING1_SHIFT
DECL|CCM_CCGR_SETTING1|macro|CCM_CCGR_SETTING1
DECL|CCM_CCGR_SETTING2_MASK|macro|CCM_CCGR_SETTING2_MASK
DECL|CCM_CCGR_SETTING2_SHIFT|macro|CCM_CCGR_SETTING2_SHIFT
DECL|CCM_CCGR_SETTING2|macro|CCM_CCGR_SETTING2
DECL|CCM_CCGR_SETTING3_MASK|macro|CCM_CCGR_SETTING3_MASK
DECL|CCM_CCGR_SETTING3_SHIFT|macro|CCM_CCGR_SETTING3_SHIFT
DECL|CCM_CCGR_SETTING3|macro|CCM_CCGR_SETTING3
DECL|CCM_CCGR_SET_REG|macro|CCM_CCGR_SET_REG
DECL|CCM_CCGR_SET_SETTING0_MASK|macro|CCM_CCGR_SET_SETTING0_MASK
DECL|CCM_CCGR_SET_SETTING0_SHIFT|macro|CCM_CCGR_SET_SETTING0_SHIFT
DECL|CCM_CCGR_SET_SETTING0|macro|CCM_CCGR_SET_SETTING0
DECL|CCM_CCGR_SET_SETTING1_MASK|macro|CCM_CCGR_SET_SETTING1_MASK
DECL|CCM_CCGR_SET_SETTING1_SHIFT|macro|CCM_CCGR_SET_SETTING1_SHIFT
DECL|CCM_CCGR_SET_SETTING1|macro|CCM_CCGR_SET_SETTING1
DECL|CCM_CCGR_SET_SETTING2_MASK|macro|CCM_CCGR_SET_SETTING2_MASK
DECL|CCM_CCGR_SET_SETTING2_SHIFT|macro|CCM_CCGR_SET_SETTING2_SHIFT
DECL|CCM_CCGR_SET_SETTING2|macro|CCM_CCGR_SET_SETTING2
DECL|CCM_CCGR_SET_SETTING3_MASK|macro|CCM_CCGR_SET_SETTING3_MASK
DECL|CCM_CCGR_SET_SETTING3_SHIFT|macro|CCM_CCGR_SET_SETTING3_SHIFT
DECL|CCM_CCGR_SET_SETTING3|macro|CCM_CCGR_SET_SETTING3
DECL|CCM_CCGR_SET|macro|CCM_CCGR_SET
DECL|CCM_CCGR_TOG_REG|macro|CCM_CCGR_TOG_REG
DECL|CCM_CCGR_TOG_SETTING0_MASK|macro|CCM_CCGR_TOG_SETTING0_MASK
DECL|CCM_CCGR_TOG_SETTING0_SHIFT|macro|CCM_CCGR_TOG_SETTING0_SHIFT
DECL|CCM_CCGR_TOG_SETTING0|macro|CCM_CCGR_TOG_SETTING0
DECL|CCM_CCGR_TOG_SETTING1_MASK|macro|CCM_CCGR_TOG_SETTING1_MASK
DECL|CCM_CCGR_TOG_SETTING1_SHIFT|macro|CCM_CCGR_TOG_SETTING1_SHIFT
DECL|CCM_CCGR_TOG_SETTING1|macro|CCM_CCGR_TOG_SETTING1
DECL|CCM_CCGR_TOG_SETTING2_MASK|macro|CCM_CCGR_TOG_SETTING2_MASK
DECL|CCM_CCGR_TOG_SETTING2_SHIFT|macro|CCM_CCGR_TOG_SETTING2_SHIFT
DECL|CCM_CCGR_TOG_SETTING2|macro|CCM_CCGR_TOG_SETTING2
DECL|CCM_CCGR_TOG_SETTING3_MASK|macro|CCM_CCGR_TOG_SETTING3_MASK
DECL|CCM_CCGR_TOG_SETTING3_SHIFT|macro|CCM_CCGR_TOG_SETTING3_SHIFT
DECL|CCM_CCGR_TOG_SETTING3|macro|CCM_CCGR_TOG_SETTING3
DECL|CCM_CCGR_TOG|macro|CCM_CCGR_TOG
DECL|CCM_CCGR|macro|CCM_CCGR
DECL|CCM_ENET1_REF_CLK_SELECT_INPUT|member|__IO uint32_t CCM_ENET1_REF_CLK_SELECT_INPUT; /**< CCM_ENET1_REF_CLK_SELECT_INPUT DAISY Register, offset: 0x564 */
DECL|CCM_ENET2_REF_CLK_SELECT_INPUT|member|__IO uint32_t CCM_ENET2_REF_CLK_SELECT_INPUT; /**< CCM_ENET2_REF_CLK_SELECT_INPUT DAISY Register, offset: 0x570 */
DECL|CCM_EXT_CLK_1_SELECT_INPUT|member|__IO uint32_t CCM_EXT_CLK_1_SELECT_INPUT; /**< CCM_EXT_CLK_1_SELECT_INPUT DAISY Register, offset: 0x4E4 */
DECL|CCM_EXT_CLK_2_SELECT_INPUT|member|__IO uint32_t CCM_EXT_CLK_2_SELECT_INPUT; /**< CCM_EXT_CLK_2_SELECT_INPUT DAISY Register, offset: 0x4E8 */
DECL|CCM_EXT_CLK_3_SELECT_INPUT|member|__IO uint32_t CCM_EXT_CLK_3_SELECT_INPUT; /**< CCM_EXT_CLK_3_SELECT_INPUT DAISY Register, offset: 0x4EC */
DECL|CCM_EXT_CLK_4_SELECT_INPUT|member|__IO uint32_t CCM_EXT_CLK_4_SELECT_INPUT; /**< CCM_EXT_CLK_4_SELECT_INPUT DAISY Register, offset: 0x4F0 */
DECL|CCM_GPR0_CLR_GP0_MASK|macro|CCM_GPR0_CLR_GP0_MASK
DECL|CCM_GPR0_CLR_GP0_SHIFT|macro|CCM_GPR0_CLR_GP0_SHIFT
DECL|CCM_GPR0_CLR_GP0|macro|CCM_GPR0_CLR_GP0
DECL|CCM_GPR0_CLR_REG|macro|CCM_GPR0_CLR_REG
DECL|CCM_GPR0_CLR|macro|CCM_GPR0_CLR
DECL|CCM_GPR0_GP0_MASK|macro|CCM_GPR0_GP0_MASK
DECL|CCM_GPR0_GP0_SHIFT|macro|CCM_GPR0_GP0_SHIFT
DECL|CCM_GPR0_GP0|macro|CCM_GPR0_GP0
DECL|CCM_GPR0_REG|macro|CCM_GPR0_REG
DECL|CCM_GPR0_SET_GP0_MASK|macro|CCM_GPR0_SET_GP0_MASK
DECL|CCM_GPR0_SET_GP0_SHIFT|macro|CCM_GPR0_SET_GP0_SHIFT
DECL|CCM_GPR0_SET_GP0|macro|CCM_GPR0_SET_GP0
DECL|CCM_GPR0_SET_REG|macro|CCM_GPR0_SET_REG
DECL|CCM_GPR0_SET|macro|CCM_GPR0_SET
DECL|CCM_GPR0_TOG_GP0_MASK|macro|CCM_GPR0_TOG_GP0_MASK
DECL|CCM_GPR0_TOG_GP0_SHIFT|macro|CCM_GPR0_TOG_GP0_SHIFT
DECL|CCM_GPR0_TOG_GP0|macro|CCM_GPR0_TOG_GP0
DECL|CCM_GPR0_TOG_REG|macro|CCM_GPR0_TOG_REG
DECL|CCM_GPR0_TOG|macro|CCM_GPR0_TOG
DECL|CCM_GPR0|macro|CCM_GPR0
DECL|CCM_MISC0|macro|CCM_MISC0
DECL|CCM_MISC100|macro|CCM_MISC100
DECL|CCM_MISC101|macro|CCM_MISC101
DECL|CCM_MISC102|macro|CCM_MISC102
DECL|CCM_MISC103|macro|CCM_MISC103
DECL|CCM_MISC104|macro|CCM_MISC104
DECL|CCM_MISC105|macro|CCM_MISC105
DECL|CCM_MISC106|macro|CCM_MISC106
DECL|CCM_MISC107|macro|CCM_MISC107
DECL|CCM_MISC108|macro|CCM_MISC108
DECL|CCM_MISC109|macro|CCM_MISC109
DECL|CCM_MISC10|macro|CCM_MISC10
DECL|CCM_MISC110|macro|CCM_MISC110
DECL|CCM_MISC111|macro|CCM_MISC111
DECL|CCM_MISC112|macro|CCM_MISC112
DECL|CCM_MISC113|macro|CCM_MISC113
DECL|CCM_MISC114|macro|CCM_MISC114
DECL|CCM_MISC115|macro|CCM_MISC115
DECL|CCM_MISC116|macro|CCM_MISC116
DECL|CCM_MISC117|macro|CCM_MISC117
DECL|CCM_MISC118|macro|CCM_MISC118
DECL|CCM_MISC119|macro|CCM_MISC119
DECL|CCM_MISC11|macro|CCM_MISC11
DECL|CCM_MISC120|macro|CCM_MISC120
DECL|CCM_MISC121|macro|CCM_MISC121
DECL|CCM_MISC122|macro|CCM_MISC122
DECL|CCM_MISC123|macro|CCM_MISC123
DECL|CCM_MISC124|macro|CCM_MISC124
DECL|CCM_MISC12|macro|CCM_MISC12
DECL|CCM_MISC13|macro|CCM_MISC13
DECL|CCM_MISC14|macro|CCM_MISC14
DECL|CCM_MISC15|macro|CCM_MISC15
DECL|CCM_MISC16|macro|CCM_MISC16
DECL|CCM_MISC17|macro|CCM_MISC17
DECL|CCM_MISC18|macro|CCM_MISC18
DECL|CCM_MISC19|macro|CCM_MISC19
DECL|CCM_MISC1|macro|CCM_MISC1
DECL|CCM_MISC20|macro|CCM_MISC20
DECL|CCM_MISC21|macro|CCM_MISC21
DECL|CCM_MISC22|macro|CCM_MISC22
DECL|CCM_MISC23|macro|CCM_MISC23
DECL|CCM_MISC24|macro|CCM_MISC24
DECL|CCM_MISC25|macro|CCM_MISC25
DECL|CCM_MISC26|macro|CCM_MISC26
DECL|CCM_MISC27|macro|CCM_MISC27
DECL|CCM_MISC28|macro|CCM_MISC28
DECL|CCM_MISC29|macro|CCM_MISC29
DECL|CCM_MISC2|macro|CCM_MISC2
DECL|CCM_MISC30|macro|CCM_MISC30
DECL|CCM_MISC31|macro|CCM_MISC31
DECL|CCM_MISC32|macro|CCM_MISC32
DECL|CCM_MISC33|macro|CCM_MISC33
DECL|CCM_MISC34|macro|CCM_MISC34
DECL|CCM_MISC35|macro|CCM_MISC35
DECL|CCM_MISC36|macro|CCM_MISC36
DECL|CCM_MISC37|macro|CCM_MISC37
DECL|CCM_MISC38|macro|CCM_MISC38
DECL|CCM_MISC39|macro|CCM_MISC39
DECL|CCM_MISC3|macro|CCM_MISC3
DECL|CCM_MISC40|macro|CCM_MISC40
DECL|CCM_MISC41|macro|CCM_MISC41
DECL|CCM_MISC42|macro|CCM_MISC42
DECL|CCM_MISC43|macro|CCM_MISC43
DECL|CCM_MISC44|macro|CCM_MISC44
DECL|CCM_MISC45|macro|CCM_MISC45
DECL|CCM_MISC46|macro|CCM_MISC46
DECL|CCM_MISC47|macro|CCM_MISC47
DECL|CCM_MISC48|macro|CCM_MISC48
DECL|CCM_MISC49|macro|CCM_MISC49
DECL|CCM_MISC4|macro|CCM_MISC4
DECL|CCM_MISC50|macro|CCM_MISC50
DECL|CCM_MISC51|macro|CCM_MISC51
DECL|CCM_MISC52|macro|CCM_MISC52
DECL|CCM_MISC53|macro|CCM_MISC53
DECL|CCM_MISC54|macro|CCM_MISC54
DECL|CCM_MISC55|macro|CCM_MISC55
DECL|CCM_MISC56|macro|CCM_MISC56
DECL|CCM_MISC57|macro|CCM_MISC57
DECL|CCM_MISC58|macro|CCM_MISC58
DECL|CCM_MISC59|macro|CCM_MISC59
DECL|CCM_MISC5|macro|CCM_MISC5
DECL|CCM_MISC60|macro|CCM_MISC60
DECL|CCM_MISC61|macro|CCM_MISC61
DECL|CCM_MISC62|macro|CCM_MISC62
DECL|CCM_MISC63|macro|CCM_MISC63
DECL|CCM_MISC64|macro|CCM_MISC64
DECL|CCM_MISC65|macro|CCM_MISC65
DECL|CCM_MISC66|macro|CCM_MISC66
DECL|CCM_MISC67|macro|CCM_MISC67
DECL|CCM_MISC68|macro|CCM_MISC68
DECL|CCM_MISC69|macro|CCM_MISC69
DECL|CCM_MISC6|macro|CCM_MISC6
DECL|CCM_MISC70|macro|CCM_MISC70
DECL|CCM_MISC71|macro|CCM_MISC71
DECL|CCM_MISC72|macro|CCM_MISC72
DECL|CCM_MISC73|macro|CCM_MISC73
DECL|CCM_MISC74|macro|CCM_MISC74
DECL|CCM_MISC75|macro|CCM_MISC75
DECL|CCM_MISC76|macro|CCM_MISC76
DECL|CCM_MISC77|macro|CCM_MISC77
DECL|CCM_MISC78|macro|CCM_MISC78
DECL|CCM_MISC79|macro|CCM_MISC79
DECL|CCM_MISC7|macro|CCM_MISC7
DECL|CCM_MISC80|macro|CCM_MISC80
DECL|CCM_MISC81|macro|CCM_MISC81
DECL|CCM_MISC82|macro|CCM_MISC82
DECL|CCM_MISC83|macro|CCM_MISC83
DECL|CCM_MISC84|macro|CCM_MISC84
DECL|CCM_MISC85|macro|CCM_MISC85
DECL|CCM_MISC86|macro|CCM_MISC86
DECL|CCM_MISC87|macro|CCM_MISC87
DECL|CCM_MISC88|macro|CCM_MISC88
DECL|CCM_MISC89|macro|CCM_MISC89
DECL|CCM_MISC8|macro|CCM_MISC8
DECL|CCM_MISC90|macro|CCM_MISC90
DECL|CCM_MISC91|macro|CCM_MISC91
DECL|CCM_MISC92|macro|CCM_MISC92
DECL|CCM_MISC93|macro|CCM_MISC93
DECL|CCM_MISC94|macro|CCM_MISC94
DECL|CCM_MISC95|macro|CCM_MISC95
DECL|CCM_MISC96|macro|CCM_MISC96
DECL|CCM_MISC97|macro|CCM_MISC97
DECL|CCM_MISC98|macro|CCM_MISC98
DECL|CCM_MISC99|macro|CCM_MISC99
DECL|CCM_MISC9|macro|CCM_MISC9
DECL|CCM_MISC_AUTHEN_FAIL_MASK|macro|CCM_MISC_AUTHEN_FAIL_MASK
DECL|CCM_MISC_AUTHEN_FAIL_SHIFT|macro|CCM_MISC_AUTHEN_FAIL_SHIFT
DECL|CCM_MISC_REG|macro|CCM_MISC_REG
DECL|CCM_MISC_ROOT0_CLR|macro|CCM_MISC_ROOT0_CLR
DECL|CCM_MISC_ROOT0_SET|macro|CCM_MISC_ROOT0_SET
DECL|CCM_MISC_ROOT0_TOG|macro|CCM_MISC_ROOT0_TOG
DECL|CCM_MISC_ROOT100_CLR|macro|CCM_MISC_ROOT100_CLR
DECL|CCM_MISC_ROOT100_SET|macro|CCM_MISC_ROOT100_SET
DECL|CCM_MISC_ROOT100_TOG|macro|CCM_MISC_ROOT100_TOG
DECL|CCM_MISC_ROOT101_CLR|macro|CCM_MISC_ROOT101_CLR
DECL|CCM_MISC_ROOT101_SET|macro|CCM_MISC_ROOT101_SET
DECL|CCM_MISC_ROOT101_TOG|macro|CCM_MISC_ROOT101_TOG
DECL|CCM_MISC_ROOT102_CLR|macro|CCM_MISC_ROOT102_CLR
DECL|CCM_MISC_ROOT102_SET|macro|CCM_MISC_ROOT102_SET
DECL|CCM_MISC_ROOT102_TOG|macro|CCM_MISC_ROOT102_TOG
DECL|CCM_MISC_ROOT103_CLR|macro|CCM_MISC_ROOT103_CLR
DECL|CCM_MISC_ROOT103_SET|macro|CCM_MISC_ROOT103_SET
DECL|CCM_MISC_ROOT103_TOG|macro|CCM_MISC_ROOT103_TOG
DECL|CCM_MISC_ROOT104_CLR|macro|CCM_MISC_ROOT104_CLR
DECL|CCM_MISC_ROOT104_SET|macro|CCM_MISC_ROOT104_SET
DECL|CCM_MISC_ROOT104_TOG|macro|CCM_MISC_ROOT104_TOG
DECL|CCM_MISC_ROOT105_CLR|macro|CCM_MISC_ROOT105_CLR
DECL|CCM_MISC_ROOT105_SET|macro|CCM_MISC_ROOT105_SET
DECL|CCM_MISC_ROOT105_TOG|macro|CCM_MISC_ROOT105_TOG
DECL|CCM_MISC_ROOT106_CLR|macro|CCM_MISC_ROOT106_CLR
DECL|CCM_MISC_ROOT106_SET|macro|CCM_MISC_ROOT106_SET
DECL|CCM_MISC_ROOT106_TOG|macro|CCM_MISC_ROOT106_TOG
DECL|CCM_MISC_ROOT107_CLR|macro|CCM_MISC_ROOT107_CLR
DECL|CCM_MISC_ROOT107_SET|macro|CCM_MISC_ROOT107_SET
DECL|CCM_MISC_ROOT107_TOG|macro|CCM_MISC_ROOT107_TOG
DECL|CCM_MISC_ROOT108_CLR|macro|CCM_MISC_ROOT108_CLR
DECL|CCM_MISC_ROOT108_SET|macro|CCM_MISC_ROOT108_SET
DECL|CCM_MISC_ROOT108_TOG|macro|CCM_MISC_ROOT108_TOG
DECL|CCM_MISC_ROOT109_CLR|macro|CCM_MISC_ROOT109_CLR
DECL|CCM_MISC_ROOT109_SET|macro|CCM_MISC_ROOT109_SET
DECL|CCM_MISC_ROOT109_TOG|macro|CCM_MISC_ROOT109_TOG
DECL|CCM_MISC_ROOT10_CLR|macro|CCM_MISC_ROOT10_CLR
DECL|CCM_MISC_ROOT10_SET|macro|CCM_MISC_ROOT10_SET
DECL|CCM_MISC_ROOT10_TOG|macro|CCM_MISC_ROOT10_TOG
DECL|CCM_MISC_ROOT110_CLR|macro|CCM_MISC_ROOT110_CLR
DECL|CCM_MISC_ROOT110_SET|macro|CCM_MISC_ROOT110_SET
DECL|CCM_MISC_ROOT110_TOG|macro|CCM_MISC_ROOT110_TOG
DECL|CCM_MISC_ROOT111_CLR|macro|CCM_MISC_ROOT111_CLR
DECL|CCM_MISC_ROOT111_SET|macro|CCM_MISC_ROOT111_SET
DECL|CCM_MISC_ROOT111_TOG|macro|CCM_MISC_ROOT111_TOG
DECL|CCM_MISC_ROOT112_CLR|macro|CCM_MISC_ROOT112_CLR
DECL|CCM_MISC_ROOT112_SET|macro|CCM_MISC_ROOT112_SET
DECL|CCM_MISC_ROOT112_TOG|macro|CCM_MISC_ROOT112_TOG
DECL|CCM_MISC_ROOT113_CLR|macro|CCM_MISC_ROOT113_CLR
DECL|CCM_MISC_ROOT113_SET|macro|CCM_MISC_ROOT113_SET
DECL|CCM_MISC_ROOT113_TOG|macro|CCM_MISC_ROOT113_TOG
DECL|CCM_MISC_ROOT114_CLR|macro|CCM_MISC_ROOT114_CLR
DECL|CCM_MISC_ROOT114_SET|macro|CCM_MISC_ROOT114_SET
DECL|CCM_MISC_ROOT114_TOG|macro|CCM_MISC_ROOT114_TOG
DECL|CCM_MISC_ROOT115_CLR|macro|CCM_MISC_ROOT115_CLR
DECL|CCM_MISC_ROOT115_SET|macro|CCM_MISC_ROOT115_SET
DECL|CCM_MISC_ROOT115_TOG|macro|CCM_MISC_ROOT115_TOG
DECL|CCM_MISC_ROOT116_CLR|macro|CCM_MISC_ROOT116_CLR
DECL|CCM_MISC_ROOT116_SET|macro|CCM_MISC_ROOT116_SET
DECL|CCM_MISC_ROOT116_TOG|macro|CCM_MISC_ROOT116_TOG
DECL|CCM_MISC_ROOT117_CLR|macro|CCM_MISC_ROOT117_CLR
DECL|CCM_MISC_ROOT117_SET|macro|CCM_MISC_ROOT117_SET
DECL|CCM_MISC_ROOT117_TOG|macro|CCM_MISC_ROOT117_TOG
DECL|CCM_MISC_ROOT118_CLR|macro|CCM_MISC_ROOT118_CLR
DECL|CCM_MISC_ROOT118_SET|macro|CCM_MISC_ROOT118_SET
DECL|CCM_MISC_ROOT118_TOG|macro|CCM_MISC_ROOT118_TOG
DECL|CCM_MISC_ROOT119_CLR|macro|CCM_MISC_ROOT119_CLR
DECL|CCM_MISC_ROOT119_SET|macro|CCM_MISC_ROOT119_SET
DECL|CCM_MISC_ROOT119_TOG|macro|CCM_MISC_ROOT119_TOG
DECL|CCM_MISC_ROOT11_CLR|macro|CCM_MISC_ROOT11_CLR
DECL|CCM_MISC_ROOT11_SET|macro|CCM_MISC_ROOT11_SET
DECL|CCM_MISC_ROOT11_TOG|macro|CCM_MISC_ROOT11_TOG
DECL|CCM_MISC_ROOT120_CLR|macro|CCM_MISC_ROOT120_CLR
DECL|CCM_MISC_ROOT120_SET|macro|CCM_MISC_ROOT120_SET
DECL|CCM_MISC_ROOT120_TOG|macro|CCM_MISC_ROOT120_TOG
DECL|CCM_MISC_ROOT121_CLR|macro|CCM_MISC_ROOT121_CLR
DECL|CCM_MISC_ROOT121_SET|macro|CCM_MISC_ROOT121_SET
DECL|CCM_MISC_ROOT121_TOG|macro|CCM_MISC_ROOT121_TOG
DECL|CCM_MISC_ROOT122_CLR|macro|CCM_MISC_ROOT122_CLR
DECL|CCM_MISC_ROOT122_SET|macro|CCM_MISC_ROOT122_SET
DECL|CCM_MISC_ROOT122_TOG|macro|CCM_MISC_ROOT122_TOG
DECL|CCM_MISC_ROOT123_CLR|macro|CCM_MISC_ROOT123_CLR
DECL|CCM_MISC_ROOT123_SET|macro|CCM_MISC_ROOT123_SET
DECL|CCM_MISC_ROOT123_TOG|macro|CCM_MISC_ROOT123_TOG
DECL|CCM_MISC_ROOT124_CLR|macro|CCM_MISC_ROOT124_CLR
DECL|CCM_MISC_ROOT124_SET|macro|CCM_MISC_ROOT124_SET
DECL|CCM_MISC_ROOT124_TOG|macro|CCM_MISC_ROOT124_TOG
DECL|CCM_MISC_ROOT12_CLR|macro|CCM_MISC_ROOT12_CLR
DECL|CCM_MISC_ROOT12_SET|macro|CCM_MISC_ROOT12_SET
DECL|CCM_MISC_ROOT12_TOG|macro|CCM_MISC_ROOT12_TOG
DECL|CCM_MISC_ROOT13_CLR|macro|CCM_MISC_ROOT13_CLR
DECL|CCM_MISC_ROOT13_SET|macro|CCM_MISC_ROOT13_SET
DECL|CCM_MISC_ROOT13_TOG|macro|CCM_MISC_ROOT13_TOG
DECL|CCM_MISC_ROOT14_CLR|macro|CCM_MISC_ROOT14_CLR
DECL|CCM_MISC_ROOT14_SET|macro|CCM_MISC_ROOT14_SET
DECL|CCM_MISC_ROOT14_TOG|macro|CCM_MISC_ROOT14_TOG
DECL|CCM_MISC_ROOT15_CLR|macro|CCM_MISC_ROOT15_CLR
DECL|CCM_MISC_ROOT15_SET|macro|CCM_MISC_ROOT15_SET
DECL|CCM_MISC_ROOT15_TOG|macro|CCM_MISC_ROOT15_TOG
DECL|CCM_MISC_ROOT16_CLR|macro|CCM_MISC_ROOT16_CLR
DECL|CCM_MISC_ROOT16_SET|macro|CCM_MISC_ROOT16_SET
DECL|CCM_MISC_ROOT16_TOG|macro|CCM_MISC_ROOT16_TOG
DECL|CCM_MISC_ROOT17_CLR|macro|CCM_MISC_ROOT17_CLR
DECL|CCM_MISC_ROOT17_SET|macro|CCM_MISC_ROOT17_SET
DECL|CCM_MISC_ROOT17_TOG|macro|CCM_MISC_ROOT17_TOG
DECL|CCM_MISC_ROOT18_CLR|macro|CCM_MISC_ROOT18_CLR
DECL|CCM_MISC_ROOT18_SET|macro|CCM_MISC_ROOT18_SET
DECL|CCM_MISC_ROOT18_TOG|macro|CCM_MISC_ROOT18_TOG
DECL|CCM_MISC_ROOT19_CLR|macro|CCM_MISC_ROOT19_CLR
DECL|CCM_MISC_ROOT19_SET|macro|CCM_MISC_ROOT19_SET
DECL|CCM_MISC_ROOT19_TOG|macro|CCM_MISC_ROOT19_TOG
DECL|CCM_MISC_ROOT1_CLR|macro|CCM_MISC_ROOT1_CLR
DECL|CCM_MISC_ROOT1_SET|macro|CCM_MISC_ROOT1_SET
DECL|CCM_MISC_ROOT1_TOG|macro|CCM_MISC_ROOT1_TOG
DECL|CCM_MISC_ROOT20_CLR|macro|CCM_MISC_ROOT20_CLR
DECL|CCM_MISC_ROOT20_SET|macro|CCM_MISC_ROOT20_SET
DECL|CCM_MISC_ROOT20_TOG|macro|CCM_MISC_ROOT20_TOG
DECL|CCM_MISC_ROOT21_CLR|macro|CCM_MISC_ROOT21_CLR
DECL|CCM_MISC_ROOT21_SET|macro|CCM_MISC_ROOT21_SET
DECL|CCM_MISC_ROOT21_TOG|macro|CCM_MISC_ROOT21_TOG
DECL|CCM_MISC_ROOT22_CLR|macro|CCM_MISC_ROOT22_CLR
DECL|CCM_MISC_ROOT22_SET|macro|CCM_MISC_ROOT22_SET
DECL|CCM_MISC_ROOT22_TOG|macro|CCM_MISC_ROOT22_TOG
DECL|CCM_MISC_ROOT23_CLR|macro|CCM_MISC_ROOT23_CLR
DECL|CCM_MISC_ROOT23_SET|macro|CCM_MISC_ROOT23_SET
DECL|CCM_MISC_ROOT23_TOG|macro|CCM_MISC_ROOT23_TOG
DECL|CCM_MISC_ROOT24_CLR|macro|CCM_MISC_ROOT24_CLR
DECL|CCM_MISC_ROOT24_SET|macro|CCM_MISC_ROOT24_SET
DECL|CCM_MISC_ROOT24_TOG|macro|CCM_MISC_ROOT24_TOG
DECL|CCM_MISC_ROOT25_CLR|macro|CCM_MISC_ROOT25_CLR
DECL|CCM_MISC_ROOT25_SET|macro|CCM_MISC_ROOT25_SET
DECL|CCM_MISC_ROOT25_TOG|macro|CCM_MISC_ROOT25_TOG
DECL|CCM_MISC_ROOT26_CLR|macro|CCM_MISC_ROOT26_CLR
DECL|CCM_MISC_ROOT26_SET|macro|CCM_MISC_ROOT26_SET
DECL|CCM_MISC_ROOT26_TOG|macro|CCM_MISC_ROOT26_TOG
DECL|CCM_MISC_ROOT27_CLR|macro|CCM_MISC_ROOT27_CLR
DECL|CCM_MISC_ROOT27_SET|macro|CCM_MISC_ROOT27_SET
DECL|CCM_MISC_ROOT27_TOG|macro|CCM_MISC_ROOT27_TOG
DECL|CCM_MISC_ROOT28_CLR|macro|CCM_MISC_ROOT28_CLR
DECL|CCM_MISC_ROOT28_SET|macro|CCM_MISC_ROOT28_SET
DECL|CCM_MISC_ROOT28_TOG|macro|CCM_MISC_ROOT28_TOG
DECL|CCM_MISC_ROOT29_CLR|macro|CCM_MISC_ROOT29_CLR
DECL|CCM_MISC_ROOT29_SET|macro|CCM_MISC_ROOT29_SET
DECL|CCM_MISC_ROOT29_TOG|macro|CCM_MISC_ROOT29_TOG
DECL|CCM_MISC_ROOT2_CLR|macro|CCM_MISC_ROOT2_CLR
DECL|CCM_MISC_ROOT2_SET|macro|CCM_MISC_ROOT2_SET
DECL|CCM_MISC_ROOT2_TOG|macro|CCM_MISC_ROOT2_TOG
DECL|CCM_MISC_ROOT30_CLR|macro|CCM_MISC_ROOT30_CLR
DECL|CCM_MISC_ROOT30_SET|macro|CCM_MISC_ROOT30_SET
DECL|CCM_MISC_ROOT30_TOG|macro|CCM_MISC_ROOT30_TOG
DECL|CCM_MISC_ROOT31_CLR|macro|CCM_MISC_ROOT31_CLR
DECL|CCM_MISC_ROOT31_SET|macro|CCM_MISC_ROOT31_SET
DECL|CCM_MISC_ROOT31_TOG|macro|CCM_MISC_ROOT31_TOG
DECL|CCM_MISC_ROOT32_CLR|macro|CCM_MISC_ROOT32_CLR
DECL|CCM_MISC_ROOT32_SET|macro|CCM_MISC_ROOT32_SET
DECL|CCM_MISC_ROOT32_TOG|macro|CCM_MISC_ROOT32_TOG
DECL|CCM_MISC_ROOT33_CLR|macro|CCM_MISC_ROOT33_CLR
DECL|CCM_MISC_ROOT33_SET|macro|CCM_MISC_ROOT33_SET
DECL|CCM_MISC_ROOT33_TOG|macro|CCM_MISC_ROOT33_TOG
DECL|CCM_MISC_ROOT34_CLR|macro|CCM_MISC_ROOT34_CLR
DECL|CCM_MISC_ROOT34_SET|macro|CCM_MISC_ROOT34_SET
DECL|CCM_MISC_ROOT34_TOG|macro|CCM_MISC_ROOT34_TOG
DECL|CCM_MISC_ROOT35_CLR|macro|CCM_MISC_ROOT35_CLR
DECL|CCM_MISC_ROOT35_SET|macro|CCM_MISC_ROOT35_SET
DECL|CCM_MISC_ROOT35_TOG|macro|CCM_MISC_ROOT35_TOG
DECL|CCM_MISC_ROOT36_CLR|macro|CCM_MISC_ROOT36_CLR
DECL|CCM_MISC_ROOT36_SET|macro|CCM_MISC_ROOT36_SET
DECL|CCM_MISC_ROOT36_TOG|macro|CCM_MISC_ROOT36_TOG
DECL|CCM_MISC_ROOT37_CLR|macro|CCM_MISC_ROOT37_CLR
DECL|CCM_MISC_ROOT37_SET|macro|CCM_MISC_ROOT37_SET
DECL|CCM_MISC_ROOT37_TOG|macro|CCM_MISC_ROOT37_TOG
DECL|CCM_MISC_ROOT38_CLR|macro|CCM_MISC_ROOT38_CLR
DECL|CCM_MISC_ROOT38_SET|macro|CCM_MISC_ROOT38_SET
DECL|CCM_MISC_ROOT38_TOG|macro|CCM_MISC_ROOT38_TOG
DECL|CCM_MISC_ROOT39_CLR|macro|CCM_MISC_ROOT39_CLR
DECL|CCM_MISC_ROOT39_SET|macro|CCM_MISC_ROOT39_SET
DECL|CCM_MISC_ROOT39_TOG|macro|CCM_MISC_ROOT39_TOG
DECL|CCM_MISC_ROOT3_CLR|macro|CCM_MISC_ROOT3_CLR
DECL|CCM_MISC_ROOT3_SET|macro|CCM_MISC_ROOT3_SET
DECL|CCM_MISC_ROOT3_TOG|macro|CCM_MISC_ROOT3_TOG
DECL|CCM_MISC_ROOT40_CLR|macro|CCM_MISC_ROOT40_CLR
DECL|CCM_MISC_ROOT40_SET|macro|CCM_MISC_ROOT40_SET
DECL|CCM_MISC_ROOT40_TOG|macro|CCM_MISC_ROOT40_TOG
DECL|CCM_MISC_ROOT41_CLR|macro|CCM_MISC_ROOT41_CLR
DECL|CCM_MISC_ROOT41_SET|macro|CCM_MISC_ROOT41_SET
DECL|CCM_MISC_ROOT41_TOG|macro|CCM_MISC_ROOT41_TOG
DECL|CCM_MISC_ROOT42_CLR|macro|CCM_MISC_ROOT42_CLR
DECL|CCM_MISC_ROOT42_SET|macro|CCM_MISC_ROOT42_SET
DECL|CCM_MISC_ROOT42_TOG|macro|CCM_MISC_ROOT42_TOG
DECL|CCM_MISC_ROOT43_CLR|macro|CCM_MISC_ROOT43_CLR
DECL|CCM_MISC_ROOT43_SET|macro|CCM_MISC_ROOT43_SET
DECL|CCM_MISC_ROOT43_TOG|macro|CCM_MISC_ROOT43_TOG
DECL|CCM_MISC_ROOT44_CLR|macro|CCM_MISC_ROOT44_CLR
DECL|CCM_MISC_ROOT44_SET|macro|CCM_MISC_ROOT44_SET
DECL|CCM_MISC_ROOT44_TOG|macro|CCM_MISC_ROOT44_TOG
DECL|CCM_MISC_ROOT45_CLR|macro|CCM_MISC_ROOT45_CLR
DECL|CCM_MISC_ROOT45_SET|macro|CCM_MISC_ROOT45_SET
DECL|CCM_MISC_ROOT45_TOG|macro|CCM_MISC_ROOT45_TOG
DECL|CCM_MISC_ROOT46_CLR|macro|CCM_MISC_ROOT46_CLR
DECL|CCM_MISC_ROOT46_SET|macro|CCM_MISC_ROOT46_SET
DECL|CCM_MISC_ROOT46_TOG|macro|CCM_MISC_ROOT46_TOG
DECL|CCM_MISC_ROOT47_CLR|macro|CCM_MISC_ROOT47_CLR
DECL|CCM_MISC_ROOT47_SET|macro|CCM_MISC_ROOT47_SET
DECL|CCM_MISC_ROOT47_TOG|macro|CCM_MISC_ROOT47_TOG
DECL|CCM_MISC_ROOT48_CLR|macro|CCM_MISC_ROOT48_CLR
DECL|CCM_MISC_ROOT48_SET|macro|CCM_MISC_ROOT48_SET
DECL|CCM_MISC_ROOT48_TOG|macro|CCM_MISC_ROOT48_TOG
DECL|CCM_MISC_ROOT49_CLR|macro|CCM_MISC_ROOT49_CLR
DECL|CCM_MISC_ROOT49_SET|macro|CCM_MISC_ROOT49_SET
DECL|CCM_MISC_ROOT49_TOG|macro|CCM_MISC_ROOT49_TOG
DECL|CCM_MISC_ROOT4_CLR|macro|CCM_MISC_ROOT4_CLR
DECL|CCM_MISC_ROOT4_SET|macro|CCM_MISC_ROOT4_SET
DECL|CCM_MISC_ROOT4_TOG|macro|CCM_MISC_ROOT4_TOG
DECL|CCM_MISC_ROOT50_CLR|macro|CCM_MISC_ROOT50_CLR
DECL|CCM_MISC_ROOT50_SET|macro|CCM_MISC_ROOT50_SET
DECL|CCM_MISC_ROOT50_TOG|macro|CCM_MISC_ROOT50_TOG
DECL|CCM_MISC_ROOT51_CLR|macro|CCM_MISC_ROOT51_CLR
DECL|CCM_MISC_ROOT51_SET|macro|CCM_MISC_ROOT51_SET
DECL|CCM_MISC_ROOT51_TOG|macro|CCM_MISC_ROOT51_TOG
DECL|CCM_MISC_ROOT52_CLR|macro|CCM_MISC_ROOT52_CLR
DECL|CCM_MISC_ROOT52_SET|macro|CCM_MISC_ROOT52_SET
DECL|CCM_MISC_ROOT52_TOG|macro|CCM_MISC_ROOT52_TOG
DECL|CCM_MISC_ROOT53_CLR|macro|CCM_MISC_ROOT53_CLR
DECL|CCM_MISC_ROOT53_SET|macro|CCM_MISC_ROOT53_SET
DECL|CCM_MISC_ROOT53_TOG|macro|CCM_MISC_ROOT53_TOG
DECL|CCM_MISC_ROOT54_CLR|macro|CCM_MISC_ROOT54_CLR
DECL|CCM_MISC_ROOT54_SET|macro|CCM_MISC_ROOT54_SET
DECL|CCM_MISC_ROOT54_TOG|macro|CCM_MISC_ROOT54_TOG
DECL|CCM_MISC_ROOT55_CLR|macro|CCM_MISC_ROOT55_CLR
DECL|CCM_MISC_ROOT55_SET|macro|CCM_MISC_ROOT55_SET
DECL|CCM_MISC_ROOT55_TOG|macro|CCM_MISC_ROOT55_TOG
DECL|CCM_MISC_ROOT56_CLR|macro|CCM_MISC_ROOT56_CLR
DECL|CCM_MISC_ROOT56_SET|macro|CCM_MISC_ROOT56_SET
DECL|CCM_MISC_ROOT56_TOG|macro|CCM_MISC_ROOT56_TOG
DECL|CCM_MISC_ROOT57_CLR|macro|CCM_MISC_ROOT57_CLR
DECL|CCM_MISC_ROOT57_SET|macro|CCM_MISC_ROOT57_SET
DECL|CCM_MISC_ROOT57_TOG|macro|CCM_MISC_ROOT57_TOG
DECL|CCM_MISC_ROOT58_CLR|macro|CCM_MISC_ROOT58_CLR
DECL|CCM_MISC_ROOT58_SET|macro|CCM_MISC_ROOT58_SET
DECL|CCM_MISC_ROOT58_TOG|macro|CCM_MISC_ROOT58_TOG
DECL|CCM_MISC_ROOT59_CLR|macro|CCM_MISC_ROOT59_CLR
DECL|CCM_MISC_ROOT59_SET|macro|CCM_MISC_ROOT59_SET
DECL|CCM_MISC_ROOT59_TOG|macro|CCM_MISC_ROOT59_TOG
DECL|CCM_MISC_ROOT5_CLR|macro|CCM_MISC_ROOT5_CLR
DECL|CCM_MISC_ROOT5_SET|macro|CCM_MISC_ROOT5_SET
DECL|CCM_MISC_ROOT5_TOG|macro|CCM_MISC_ROOT5_TOG
DECL|CCM_MISC_ROOT60_CLR|macro|CCM_MISC_ROOT60_CLR
DECL|CCM_MISC_ROOT60_SET|macro|CCM_MISC_ROOT60_SET
DECL|CCM_MISC_ROOT60_TOG|macro|CCM_MISC_ROOT60_TOG
DECL|CCM_MISC_ROOT61_CLR|macro|CCM_MISC_ROOT61_CLR
DECL|CCM_MISC_ROOT61_SET|macro|CCM_MISC_ROOT61_SET
DECL|CCM_MISC_ROOT61_TOG|macro|CCM_MISC_ROOT61_TOG
DECL|CCM_MISC_ROOT62_CLR|macro|CCM_MISC_ROOT62_CLR
DECL|CCM_MISC_ROOT62_SET|macro|CCM_MISC_ROOT62_SET
DECL|CCM_MISC_ROOT62_TOG|macro|CCM_MISC_ROOT62_TOG
DECL|CCM_MISC_ROOT63_CLR|macro|CCM_MISC_ROOT63_CLR
DECL|CCM_MISC_ROOT63_SET|macro|CCM_MISC_ROOT63_SET
DECL|CCM_MISC_ROOT63_TOG|macro|CCM_MISC_ROOT63_TOG
DECL|CCM_MISC_ROOT64_CLR|macro|CCM_MISC_ROOT64_CLR
DECL|CCM_MISC_ROOT64_SET|macro|CCM_MISC_ROOT64_SET
DECL|CCM_MISC_ROOT64_TOG|macro|CCM_MISC_ROOT64_TOG
DECL|CCM_MISC_ROOT65_CLR|macro|CCM_MISC_ROOT65_CLR
DECL|CCM_MISC_ROOT65_SET|macro|CCM_MISC_ROOT65_SET
DECL|CCM_MISC_ROOT65_TOG|macro|CCM_MISC_ROOT65_TOG
DECL|CCM_MISC_ROOT66_CLR|macro|CCM_MISC_ROOT66_CLR
DECL|CCM_MISC_ROOT66_SET|macro|CCM_MISC_ROOT66_SET
DECL|CCM_MISC_ROOT66_TOG|macro|CCM_MISC_ROOT66_TOG
DECL|CCM_MISC_ROOT67_CLR|macro|CCM_MISC_ROOT67_CLR
DECL|CCM_MISC_ROOT67_SET|macro|CCM_MISC_ROOT67_SET
DECL|CCM_MISC_ROOT67_TOG|macro|CCM_MISC_ROOT67_TOG
DECL|CCM_MISC_ROOT68_CLR|macro|CCM_MISC_ROOT68_CLR
DECL|CCM_MISC_ROOT68_SET|macro|CCM_MISC_ROOT68_SET
DECL|CCM_MISC_ROOT68_TOG|macro|CCM_MISC_ROOT68_TOG
DECL|CCM_MISC_ROOT69_CLR|macro|CCM_MISC_ROOT69_CLR
DECL|CCM_MISC_ROOT69_SET|macro|CCM_MISC_ROOT69_SET
DECL|CCM_MISC_ROOT69_TOG|macro|CCM_MISC_ROOT69_TOG
DECL|CCM_MISC_ROOT6_CLR|macro|CCM_MISC_ROOT6_CLR
DECL|CCM_MISC_ROOT6_SET|macro|CCM_MISC_ROOT6_SET
DECL|CCM_MISC_ROOT6_TOG|macro|CCM_MISC_ROOT6_TOG
DECL|CCM_MISC_ROOT70_CLR|macro|CCM_MISC_ROOT70_CLR
DECL|CCM_MISC_ROOT70_SET|macro|CCM_MISC_ROOT70_SET
DECL|CCM_MISC_ROOT70_TOG|macro|CCM_MISC_ROOT70_TOG
DECL|CCM_MISC_ROOT71_CLR|macro|CCM_MISC_ROOT71_CLR
DECL|CCM_MISC_ROOT71_SET|macro|CCM_MISC_ROOT71_SET
DECL|CCM_MISC_ROOT71_TOG|macro|CCM_MISC_ROOT71_TOG
DECL|CCM_MISC_ROOT72_CLR|macro|CCM_MISC_ROOT72_CLR
DECL|CCM_MISC_ROOT72_SET|macro|CCM_MISC_ROOT72_SET
DECL|CCM_MISC_ROOT72_TOG|macro|CCM_MISC_ROOT72_TOG
DECL|CCM_MISC_ROOT73_CLR|macro|CCM_MISC_ROOT73_CLR
DECL|CCM_MISC_ROOT73_SET|macro|CCM_MISC_ROOT73_SET
DECL|CCM_MISC_ROOT73_TOG|macro|CCM_MISC_ROOT73_TOG
DECL|CCM_MISC_ROOT74_CLR|macro|CCM_MISC_ROOT74_CLR
DECL|CCM_MISC_ROOT74_SET|macro|CCM_MISC_ROOT74_SET
DECL|CCM_MISC_ROOT74_TOG|macro|CCM_MISC_ROOT74_TOG
DECL|CCM_MISC_ROOT75_CLR|macro|CCM_MISC_ROOT75_CLR
DECL|CCM_MISC_ROOT75_SET|macro|CCM_MISC_ROOT75_SET
DECL|CCM_MISC_ROOT75_TOG|macro|CCM_MISC_ROOT75_TOG
DECL|CCM_MISC_ROOT76_CLR|macro|CCM_MISC_ROOT76_CLR
DECL|CCM_MISC_ROOT76_SET|macro|CCM_MISC_ROOT76_SET
DECL|CCM_MISC_ROOT76_TOG|macro|CCM_MISC_ROOT76_TOG
DECL|CCM_MISC_ROOT77_CLR|macro|CCM_MISC_ROOT77_CLR
DECL|CCM_MISC_ROOT77_SET|macro|CCM_MISC_ROOT77_SET
DECL|CCM_MISC_ROOT77_TOG|macro|CCM_MISC_ROOT77_TOG
DECL|CCM_MISC_ROOT78_CLR|macro|CCM_MISC_ROOT78_CLR
DECL|CCM_MISC_ROOT78_SET|macro|CCM_MISC_ROOT78_SET
DECL|CCM_MISC_ROOT78_TOG|macro|CCM_MISC_ROOT78_TOG
DECL|CCM_MISC_ROOT79_CLR|macro|CCM_MISC_ROOT79_CLR
DECL|CCM_MISC_ROOT79_SET|macro|CCM_MISC_ROOT79_SET
DECL|CCM_MISC_ROOT79_TOG|macro|CCM_MISC_ROOT79_TOG
DECL|CCM_MISC_ROOT7_CLR|macro|CCM_MISC_ROOT7_CLR
DECL|CCM_MISC_ROOT7_SET|macro|CCM_MISC_ROOT7_SET
DECL|CCM_MISC_ROOT7_TOG|macro|CCM_MISC_ROOT7_TOG
DECL|CCM_MISC_ROOT80_CLR|macro|CCM_MISC_ROOT80_CLR
DECL|CCM_MISC_ROOT80_SET|macro|CCM_MISC_ROOT80_SET
DECL|CCM_MISC_ROOT80_TOG|macro|CCM_MISC_ROOT80_TOG
DECL|CCM_MISC_ROOT81_CLR|macro|CCM_MISC_ROOT81_CLR
DECL|CCM_MISC_ROOT81_SET|macro|CCM_MISC_ROOT81_SET
DECL|CCM_MISC_ROOT81_TOG|macro|CCM_MISC_ROOT81_TOG
DECL|CCM_MISC_ROOT82_CLR|macro|CCM_MISC_ROOT82_CLR
DECL|CCM_MISC_ROOT82_SET|macro|CCM_MISC_ROOT82_SET
DECL|CCM_MISC_ROOT82_TOG|macro|CCM_MISC_ROOT82_TOG
DECL|CCM_MISC_ROOT83_CLR|macro|CCM_MISC_ROOT83_CLR
DECL|CCM_MISC_ROOT83_SET|macro|CCM_MISC_ROOT83_SET
DECL|CCM_MISC_ROOT83_TOG|macro|CCM_MISC_ROOT83_TOG
DECL|CCM_MISC_ROOT84_CLR|macro|CCM_MISC_ROOT84_CLR
DECL|CCM_MISC_ROOT84_SET|macro|CCM_MISC_ROOT84_SET
DECL|CCM_MISC_ROOT84_TOG|macro|CCM_MISC_ROOT84_TOG
DECL|CCM_MISC_ROOT85_CLR|macro|CCM_MISC_ROOT85_CLR
DECL|CCM_MISC_ROOT85_SET|macro|CCM_MISC_ROOT85_SET
DECL|CCM_MISC_ROOT85_TOG|macro|CCM_MISC_ROOT85_TOG
DECL|CCM_MISC_ROOT86_CLR|macro|CCM_MISC_ROOT86_CLR
DECL|CCM_MISC_ROOT86_SET|macro|CCM_MISC_ROOT86_SET
DECL|CCM_MISC_ROOT86_TOG|macro|CCM_MISC_ROOT86_TOG
DECL|CCM_MISC_ROOT87_CLR|macro|CCM_MISC_ROOT87_CLR
DECL|CCM_MISC_ROOT87_SET|macro|CCM_MISC_ROOT87_SET
DECL|CCM_MISC_ROOT87_TOG|macro|CCM_MISC_ROOT87_TOG
DECL|CCM_MISC_ROOT88_CLR|macro|CCM_MISC_ROOT88_CLR
DECL|CCM_MISC_ROOT88_SET|macro|CCM_MISC_ROOT88_SET
DECL|CCM_MISC_ROOT88_TOG|macro|CCM_MISC_ROOT88_TOG
DECL|CCM_MISC_ROOT89_CLR|macro|CCM_MISC_ROOT89_CLR
DECL|CCM_MISC_ROOT89_SET|macro|CCM_MISC_ROOT89_SET
DECL|CCM_MISC_ROOT89_TOG|macro|CCM_MISC_ROOT89_TOG
DECL|CCM_MISC_ROOT8_CLR|macro|CCM_MISC_ROOT8_CLR
DECL|CCM_MISC_ROOT8_SET|macro|CCM_MISC_ROOT8_SET
DECL|CCM_MISC_ROOT8_TOG|macro|CCM_MISC_ROOT8_TOG
DECL|CCM_MISC_ROOT90_CLR|macro|CCM_MISC_ROOT90_CLR
DECL|CCM_MISC_ROOT90_SET|macro|CCM_MISC_ROOT90_SET
DECL|CCM_MISC_ROOT90_TOG|macro|CCM_MISC_ROOT90_TOG
DECL|CCM_MISC_ROOT91_CLR|macro|CCM_MISC_ROOT91_CLR
DECL|CCM_MISC_ROOT91_SET|macro|CCM_MISC_ROOT91_SET
DECL|CCM_MISC_ROOT91_TOG|macro|CCM_MISC_ROOT91_TOG
DECL|CCM_MISC_ROOT92_CLR|macro|CCM_MISC_ROOT92_CLR
DECL|CCM_MISC_ROOT92_SET|macro|CCM_MISC_ROOT92_SET
DECL|CCM_MISC_ROOT92_TOG|macro|CCM_MISC_ROOT92_TOG
DECL|CCM_MISC_ROOT93_CLR|macro|CCM_MISC_ROOT93_CLR
DECL|CCM_MISC_ROOT93_SET|macro|CCM_MISC_ROOT93_SET
DECL|CCM_MISC_ROOT93_TOG|macro|CCM_MISC_ROOT93_TOG
DECL|CCM_MISC_ROOT94_CLR|macro|CCM_MISC_ROOT94_CLR
DECL|CCM_MISC_ROOT94_SET|macro|CCM_MISC_ROOT94_SET
DECL|CCM_MISC_ROOT94_TOG|macro|CCM_MISC_ROOT94_TOG
DECL|CCM_MISC_ROOT95_CLR|macro|CCM_MISC_ROOT95_CLR
DECL|CCM_MISC_ROOT95_SET|macro|CCM_MISC_ROOT95_SET
DECL|CCM_MISC_ROOT95_TOG|macro|CCM_MISC_ROOT95_TOG
DECL|CCM_MISC_ROOT96_CLR|macro|CCM_MISC_ROOT96_CLR
DECL|CCM_MISC_ROOT96_SET|macro|CCM_MISC_ROOT96_SET
DECL|CCM_MISC_ROOT96_TOG|macro|CCM_MISC_ROOT96_TOG
DECL|CCM_MISC_ROOT97_CLR|macro|CCM_MISC_ROOT97_CLR
DECL|CCM_MISC_ROOT97_SET|macro|CCM_MISC_ROOT97_SET
DECL|CCM_MISC_ROOT97_TOG|macro|CCM_MISC_ROOT97_TOG
DECL|CCM_MISC_ROOT98_CLR|macro|CCM_MISC_ROOT98_CLR
DECL|CCM_MISC_ROOT98_SET|macro|CCM_MISC_ROOT98_SET
DECL|CCM_MISC_ROOT98_TOG|macro|CCM_MISC_ROOT98_TOG
DECL|CCM_MISC_ROOT99_CLR|macro|CCM_MISC_ROOT99_CLR
DECL|CCM_MISC_ROOT99_SET|macro|CCM_MISC_ROOT99_SET
DECL|CCM_MISC_ROOT99_TOG|macro|CCM_MISC_ROOT99_TOG
DECL|CCM_MISC_ROOT9_CLR|macro|CCM_MISC_ROOT9_CLR
DECL|CCM_MISC_ROOT9_SET|macro|CCM_MISC_ROOT9_SET
DECL|CCM_MISC_ROOT9_TOG|macro|CCM_MISC_ROOT9_TOG
DECL|CCM_MISC_ROOT_CLR_AUTHEN_FAIL_MASK|macro|CCM_MISC_ROOT_CLR_AUTHEN_FAIL_MASK
DECL|CCM_MISC_ROOT_CLR_AUTHEN_FAIL_SHIFT|macro|CCM_MISC_ROOT_CLR_AUTHEN_FAIL_SHIFT
DECL|CCM_MISC_ROOT_CLR_REG|macro|CCM_MISC_ROOT_CLR_REG
DECL|CCM_MISC_ROOT_CLR_TIMEOUT_MASK|macro|CCM_MISC_ROOT_CLR_TIMEOUT_MASK
DECL|CCM_MISC_ROOT_CLR_TIMEOUT_SHIFT|macro|CCM_MISC_ROOT_CLR_TIMEOUT_SHIFT
DECL|CCM_MISC_ROOT_CLR_VIOLATE_MASK|macro|CCM_MISC_ROOT_CLR_VIOLATE_MASK
DECL|CCM_MISC_ROOT_CLR_VIOLATE_SHIFT|macro|CCM_MISC_ROOT_CLR_VIOLATE_SHIFT
DECL|CCM_MISC_ROOT_CLR|macro|CCM_MISC_ROOT_CLR
DECL|CCM_MISC_ROOT_SET_AUTHEN_FAIL_MASK|macro|CCM_MISC_ROOT_SET_AUTHEN_FAIL_MASK
DECL|CCM_MISC_ROOT_SET_AUTHEN_FAIL_SHIFT|macro|CCM_MISC_ROOT_SET_AUTHEN_FAIL_SHIFT
DECL|CCM_MISC_ROOT_SET_REG|macro|CCM_MISC_ROOT_SET_REG
DECL|CCM_MISC_ROOT_SET_TIMEOUT_MASK|macro|CCM_MISC_ROOT_SET_TIMEOUT_MASK
DECL|CCM_MISC_ROOT_SET_TIMEOUT_SHIFT|macro|CCM_MISC_ROOT_SET_TIMEOUT_SHIFT
DECL|CCM_MISC_ROOT_SET_VIOLATE_MASK|macro|CCM_MISC_ROOT_SET_VIOLATE_MASK
DECL|CCM_MISC_ROOT_SET_VIOLATE_SHIFT|macro|CCM_MISC_ROOT_SET_VIOLATE_SHIFT
DECL|CCM_MISC_ROOT_SET|macro|CCM_MISC_ROOT_SET
DECL|CCM_MISC_ROOT_TOG_AUTHEN_FAIL_MASK|macro|CCM_MISC_ROOT_TOG_AUTHEN_FAIL_MASK
DECL|CCM_MISC_ROOT_TOG_AUTHEN_FAIL_SHIFT|macro|CCM_MISC_ROOT_TOG_AUTHEN_FAIL_SHIFT
DECL|CCM_MISC_ROOT_TOG_REG|macro|CCM_MISC_ROOT_TOG_REG
DECL|CCM_MISC_ROOT_TOG_TIMEOUT_MASK|macro|CCM_MISC_ROOT_TOG_TIMEOUT_MASK
DECL|CCM_MISC_ROOT_TOG_TIMEOUT_SHIFT|macro|CCM_MISC_ROOT_TOG_TIMEOUT_SHIFT
DECL|CCM_MISC_ROOT_TOG_VIOLATE_MASK|macro|CCM_MISC_ROOT_TOG_VIOLATE_MASK
DECL|CCM_MISC_ROOT_TOG_VIOLATE_SHIFT|macro|CCM_MISC_ROOT_TOG_VIOLATE_SHIFT
DECL|CCM_MISC_ROOT_TOG|macro|CCM_MISC_ROOT_TOG
DECL|CCM_MISC_TIMEOUT_MASK|macro|CCM_MISC_TIMEOUT_MASK
DECL|CCM_MISC_TIMEOUT_SHIFT|macro|CCM_MISC_TIMEOUT_SHIFT
DECL|CCM_MISC_VIOLATE_MASK|macro|CCM_MISC_VIOLATE_MASK
DECL|CCM_MISC_VIOLATE_SHIFT|macro|CCM_MISC_VIOLATE_SHIFT
DECL|CCM_MISC|macro|CCM_MISC
DECL|CCM_MemMapPtr|typedef|} CCM_Type, *CCM_MemMapPtr;
DECL|CCM_PLL_CTRL0_CLR|macro|CCM_PLL_CTRL0_CLR
DECL|CCM_PLL_CTRL0_SET|macro|CCM_PLL_CTRL0_SET
DECL|CCM_PLL_CTRL0_TOG|macro|CCM_PLL_CTRL0_TOG
DECL|CCM_PLL_CTRL0|macro|CCM_PLL_CTRL0
DECL|CCM_PLL_CTRL10_CLR|macro|CCM_PLL_CTRL10_CLR
DECL|CCM_PLL_CTRL10_SET|macro|CCM_PLL_CTRL10_SET
DECL|CCM_PLL_CTRL10_TOG|macro|CCM_PLL_CTRL10_TOG
DECL|CCM_PLL_CTRL10|macro|CCM_PLL_CTRL10
DECL|CCM_PLL_CTRL11_CLR|macro|CCM_PLL_CTRL11_CLR
DECL|CCM_PLL_CTRL11_SET|macro|CCM_PLL_CTRL11_SET
DECL|CCM_PLL_CTRL11_TOG|macro|CCM_PLL_CTRL11_TOG
DECL|CCM_PLL_CTRL11|macro|CCM_PLL_CTRL11
DECL|CCM_PLL_CTRL12_CLR|macro|CCM_PLL_CTRL12_CLR
DECL|CCM_PLL_CTRL12_SET|macro|CCM_PLL_CTRL12_SET
DECL|CCM_PLL_CTRL12_TOG|macro|CCM_PLL_CTRL12_TOG
DECL|CCM_PLL_CTRL12|macro|CCM_PLL_CTRL12
DECL|CCM_PLL_CTRL13_CLR|macro|CCM_PLL_CTRL13_CLR
DECL|CCM_PLL_CTRL13_SET|macro|CCM_PLL_CTRL13_SET
DECL|CCM_PLL_CTRL13_TOG|macro|CCM_PLL_CTRL13_TOG
DECL|CCM_PLL_CTRL13|macro|CCM_PLL_CTRL13
DECL|CCM_PLL_CTRL14_CLR|macro|CCM_PLL_CTRL14_CLR
DECL|CCM_PLL_CTRL14_SET|macro|CCM_PLL_CTRL14_SET
DECL|CCM_PLL_CTRL14_TOG|macro|CCM_PLL_CTRL14_TOG
DECL|CCM_PLL_CTRL14|macro|CCM_PLL_CTRL14
DECL|CCM_PLL_CTRL15_CLR|macro|CCM_PLL_CTRL15_CLR
DECL|CCM_PLL_CTRL15_SET|macro|CCM_PLL_CTRL15_SET
DECL|CCM_PLL_CTRL15_TOG|macro|CCM_PLL_CTRL15_TOG
DECL|CCM_PLL_CTRL15|macro|CCM_PLL_CTRL15
DECL|CCM_PLL_CTRL16_CLR|macro|CCM_PLL_CTRL16_CLR
DECL|CCM_PLL_CTRL16_SET|macro|CCM_PLL_CTRL16_SET
DECL|CCM_PLL_CTRL16_TOG|macro|CCM_PLL_CTRL16_TOG
DECL|CCM_PLL_CTRL16|macro|CCM_PLL_CTRL16
DECL|CCM_PLL_CTRL17_CLR|macro|CCM_PLL_CTRL17_CLR
DECL|CCM_PLL_CTRL17_SET|macro|CCM_PLL_CTRL17_SET
DECL|CCM_PLL_CTRL17_TOG|macro|CCM_PLL_CTRL17_TOG
DECL|CCM_PLL_CTRL17|macro|CCM_PLL_CTRL17
DECL|CCM_PLL_CTRL18_CLR|macro|CCM_PLL_CTRL18_CLR
DECL|CCM_PLL_CTRL18_SET|macro|CCM_PLL_CTRL18_SET
DECL|CCM_PLL_CTRL18_TOG|macro|CCM_PLL_CTRL18_TOG
DECL|CCM_PLL_CTRL18|macro|CCM_PLL_CTRL18
DECL|CCM_PLL_CTRL19_CLR|macro|CCM_PLL_CTRL19_CLR
DECL|CCM_PLL_CTRL19_SET|macro|CCM_PLL_CTRL19_SET
DECL|CCM_PLL_CTRL19_TOG|macro|CCM_PLL_CTRL19_TOG
DECL|CCM_PLL_CTRL19|macro|CCM_PLL_CTRL19
DECL|CCM_PLL_CTRL1_CLR|macro|CCM_PLL_CTRL1_CLR
DECL|CCM_PLL_CTRL1_SET|macro|CCM_PLL_CTRL1_SET
DECL|CCM_PLL_CTRL1_TOG|macro|CCM_PLL_CTRL1_TOG
DECL|CCM_PLL_CTRL1|macro|CCM_PLL_CTRL1
DECL|CCM_PLL_CTRL20_CLR|macro|CCM_PLL_CTRL20_CLR
DECL|CCM_PLL_CTRL20_SET|macro|CCM_PLL_CTRL20_SET
DECL|CCM_PLL_CTRL20_TOG|macro|CCM_PLL_CTRL20_TOG
DECL|CCM_PLL_CTRL20|macro|CCM_PLL_CTRL20
DECL|CCM_PLL_CTRL21_CLR|macro|CCM_PLL_CTRL21_CLR
DECL|CCM_PLL_CTRL21_SET|macro|CCM_PLL_CTRL21_SET
DECL|CCM_PLL_CTRL21_TOG|macro|CCM_PLL_CTRL21_TOG
DECL|CCM_PLL_CTRL21|macro|CCM_PLL_CTRL21
DECL|CCM_PLL_CTRL22_CLR|macro|CCM_PLL_CTRL22_CLR
DECL|CCM_PLL_CTRL22_SET|macro|CCM_PLL_CTRL22_SET
DECL|CCM_PLL_CTRL22_TOG|macro|CCM_PLL_CTRL22_TOG
DECL|CCM_PLL_CTRL22|macro|CCM_PLL_CTRL22
DECL|CCM_PLL_CTRL23_CLR|macro|CCM_PLL_CTRL23_CLR
DECL|CCM_PLL_CTRL23_SET|macro|CCM_PLL_CTRL23_SET
DECL|CCM_PLL_CTRL23_TOG|macro|CCM_PLL_CTRL23_TOG
DECL|CCM_PLL_CTRL23|macro|CCM_PLL_CTRL23
DECL|CCM_PLL_CTRL24_CLR|macro|CCM_PLL_CTRL24_CLR
DECL|CCM_PLL_CTRL24_SET|macro|CCM_PLL_CTRL24_SET
DECL|CCM_PLL_CTRL24_TOG|macro|CCM_PLL_CTRL24_TOG
DECL|CCM_PLL_CTRL24|macro|CCM_PLL_CTRL24
DECL|CCM_PLL_CTRL25_CLR|macro|CCM_PLL_CTRL25_CLR
DECL|CCM_PLL_CTRL25_SET|macro|CCM_PLL_CTRL25_SET
DECL|CCM_PLL_CTRL25_TOG|macro|CCM_PLL_CTRL25_TOG
DECL|CCM_PLL_CTRL25|macro|CCM_PLL_CTRL25
DECL|CCM_PLL_CTRL26_CLR|macro|CCM_PLL_CTRL26_CLR
DECL|CCM_PLL_CTRL26_SET|macro|CCM_PLL_CTRL26_SET
DECL|CCM_PLL_CTRL26_TOG|macro|CCM_PLL_CTRL26_TOG
DECL|CCM_PLL_CTRL26|macro|CCM_PLL_CTRL26
DECL|CCM_PLL_CTRL27_CLR|macro|CCM_PLL_CTRL27_CLR
DECL|CCM_PLL_CTRL27_SET|macro|CCM_PLL_CTRL27_SET
DECL|CCM_PLL_CTRL27_TOG|macro|CCM_PLL_CTRL27_TOG
DECL|CCM_PLL_CTRL27|macro|CCM_PLL_CTRL27
DECL|CCM_PLL_CTRL28_CLR|macro|CCM_PLL_CTRL28_CLR
DECL|CCM_PLL_CTRL28_SET|macro|CCM_PLL_CTRL28_SET
DECL|CCM_PLL_CTRL28_TOG|macro|CCM_PLL_CTRL28_TOG
DECL|CCM_PLL_CTRL28|macro|CCM_PLL_CTRL28
DECL|CCM_PLL_CTRL29_CLR|macro|CCM_PLL_CTRL29_CLR
DECL|CCM_PLL_CTRL29_SET|macro|CCM_PLL_CTRL29_SET
DECL|CCM_PLL_CTRL29_TOG|macro|CCM_PLL_CTRL29_TOG
DECL|CCM_PLL_CTRL29|macro|CCM_PLL_CTRL29
DECL|CCM_PLL_CTRL2_CLR|macro|CCM_PLL_CTRL2_CLR
DECL|CCM_PLL_CTRL2_SET|macro|CCM_PLL_CTRL2_SET
DECL|CCM_PLL_CTRL2_TOG|macro|CCM_PLL_CTRL2_TOG
DECL|CCM_PLL_CTRL2|macro|CCM_PLL_CTRL2
DECL|CCM_PLL_CTRL30_CLR|macro|CCM_PLL_CTRL30_CLR
DECL|CCM_PLL_CTRL30_SET|macro|CCM_PLL_CTRL30_SET
DECL|CCM_PLL_CTRL30_TOG|macro|CCM_PLL_CTRL30_TOG
DECL|CCM_PLL_CTRL30|macro|CCM_PLL_CTRL30
DECL|CCM_PLL_CTRL31_CLR|macro|CCM_PLL_CTRL31_CLR
DECL|CCM_PLL_CTRL31_SET|macro|CCM_PLL_CTRL31_SET
DECL|CCM_PLL_CTRL31_TOG|macro|CCM_PLL_CTRL31_TOG
DECL|CCM_PLL_CTRL31|macro|CCM_PLL_CTRL31
DECL|CCM_PLL_CTRL32_CLR|macro|CCM_PLL_CTRL32_CLR
DECL|CCM_PLL_CTRL32_SET|macro|CCM_PLL_CTRL32_SET
DECL|CCM_PLL_CTRL32_TOG|macro|CCM_PLL_CTRL32_TOG
DECL|CCM_PLL_CTRL32|macro|CCM_PLL_CTRL32
DECL|CCM_PLL_CTRL3_CLR|macro|CCM_PLL_CTRL3_CLR
DECL|CCM_PLL_CTRL3_SET|macro|CCM_PLL_CTRL3_SET
DECL|CCM_PLL_CTRL3_TOG|macro|CCM_PLL_CTRL3_TOG
DECL|CCM_PLL_CTRL3|macro|CCM_PLL_CTRL3
DECL|CCM_PLL_CTRL4_CLR|macro|CCM_PLL_CTRL4_CLR
DECL|CCM_PLL_CTRL4_SET|macro|CCM_PLL_CTRL4_SET
DECL|CCM_PLL_CTRL4_TOG|macro|CCM_PLL_CTRL4_TOG
DECL|CCM_PLL_CTRL4|macro|CCM_PLL_CTRL4
DECL|CCM_PLL_CTRL5_CLR|macro|CCM_PLL_CTRL5_CLR
DECL|CCM_PLL_CTRL5_SET|macro|CCM_PLL_CTRL5_SET
DECL|CCM_PLL_CTRL5_TOG|macro|CCM_PLL_CTRL5_TOG
DECL|CCM_PLL_CTRL5|macro|CCM_PLL_CTRL5
DECL|CCM_PLL_CTRL6_CLR|macro|CCM_PLL_CTRL6_CLR
DECL|CCM_PLL_CTRL6_SET|macro|CCM_PLL_CTRL6_SET
DECL|CCM_PLL_CTRL6_TOG|macro|CCM_PLL_CTRL6_TOG
DECL|CCM_PLL_CTRL6|macro|CCM_PLL_CTRL6
DECL|CCM_PLL_CTRL7_CLR|macro|CCM_PLL_CTRL7_CLR
DECL|CCM_PLL_CTRL7_SET|macro|CCM_PLL_CTRL7_SET
DECL|CCM_PLL_CTRL7_TOG|macro|CCM_PLL_CTRL7_TOG
DECL|CCM_PLL_CTRL7|macro|CCM_PLL_CTRL7
DECL|CCM_PLL_CTRL8_CLR|macro|CCM_PLL_CTRL8_CLR
DECL|CCM_PLL_CTRL8_SET|macro|CCM_PLL_CTRL8_SET
DECL|CCM_PLL_CTRL8_TOG|macro|CCM_PLL_CTRL8_TOG
DECL|CCM_PLL_CTRL8|macro|CCM_PLL_CTRL8
DECL|CCM_PLL_CTRL9_CLR|macro|CCM_PLL_CTRL9_CLR
DECL|CCM_PLL_CTRL9_SET|macro|CCM_PLL_CTRL9_SET
DECL|CCM_PLL_CTRL9_TOG|macro|CCM_PLL_CTRL9_TOG
DECL|CCM_PLL_CTRL9|macro|CCM_PLL_CTRL9
DECL|CCM_PLL_CTRL_CLR_REG|macro|CCM_PLL_CTRL_CLR_REG
DECL|CCM_PLL_CTRL_CLR_SETTING0_MASK|macro|CCM_PLL_CTRL_CLR_SETTING0_MASK
DECL|CCM_PLL_CTRL_CLR_SETTING0_SHIFT|macro|CCM_PLL_CTRL_CLR_SETTING0_SHIFT
DECL|CCM_PLL_CTRL_CLR_SETTING0|macro|CCM_PLL_CTRL_CLR_SETTING0
DECL|CCM_PLL_CTRL_CLR_SETTING1_MASK|macro|CCM_PLL_CTRL_CLR_SETTING1_MASK
DECL|CCM_PLL_CTRL_CLR_SETTING1_SHIFT|macro|CCM_PLL_CTRL_CLR_SETTING1_SHIFT
DECL|CCM_PLL_CTRL_CLR_SETTING1|macro|CCM_PLL_CTRL_CLR_SETTING1
DECL|CCM_PLL_CTRL_CLR_SETTING2_MASK|macro|CCM_PLL_CTRL_CLR_SETTING2_MASK
DECL|CCM_PLL_CTRL_CLR_SETTING2_SHIFT|macro|CCM_PLL_CTRL_CLR_SETTING2_SHIFT
DECL|CCM_PLL_CTRL_CLR_SETTING2|macro|CCM_PLL_CTRL_CLR_SETTING2
DECL|CCM_PLL_CTRL_CLR_SETTING3_MASK|macro|CCM_PLL_CTRL_CLR_SETTING3_MASK
DECL|CCM_PLL_CTRL_CLR_SETTING3_SHIFT|macro|CCM_PLL_CTRL_CLR_SETTING3_SHIFT
DECL|CCM_PLL_CTRL_CLR_SETTING3|macro|CCM_PLL_CTRL_CLR_SETTING3
DECL|CCM_PLL_CTRL_CLR|macro|CCM_PLL_CTRL_CLR
DECL|CCM_PLL_CTRL_REG|macro|CCM_PLL_CTRL_REG
DECL|CCM_PLL_CTRL_SETTING0_MASK|macro|CCM_PLL_CTRL_SETTING0_MASK
DECL|CCM_PLL_CTRL_SETTING0_SHIFT|macro|CCM_PLL_CTRL_SETTING0_SHIFT
DECL|CCM_PLL_CTRL_SETTING0|macro|CCM_PLL_CTRL_SETTING0
DECL|CCM_PLL_CTRL_SETTING1_MASK|macro|CCM_PLL_CTRL_SETTING1_MASK
DECL|CCM_PLL_CTRL_SETTING1_SHIFT|macro|CCM_PLL_CTRL_SETTING1_SHIFT
DECL|CCM_PLL_CTRL_SETTING1|macro|CCM_PLL_CTRL_SETTING1
DECL|CCM_PLL_CTRL_SETTING2_MASK|macro|CCM_PLL_CTRL_SETTING2_MASK
DECL|CCM_PLL_CTRL_SETTING2_SHIFT|macro|CCM_PLL_CTRL_SETTING2_SHIFT
DECL|CCM_PLL_CTRL_SETTING2|macro|CCM_PLL_CTRL_SETTING2
DECL|CCM_PLL_CTRL_SETTING3_MASK|macro|CCM_PLL_CTRL_SETTING3_MASK
DECL|CCM_PLL_CTRL_SETTING3_SHIFT|macro|CCM_PLL_CTRL_SETTING3_SHIFT
DECL|CCM_PLL_CTRL_SETTING3|macro|CCM_PLL_CTRL_SETTING3
DECL|CCM_PLL_CTRL_SET_REG|macro|CCM_PLL_CTRL_SET_REG
DECL|CCM_PLL_CTRL_SET_SETTING0_MASK|macro|CCM_PLL_CTRL_SET_SETTING0_MASK
DECL|CCM_PLL_CTRL_SET_SETTING0_SHIFT|macro|CCM_PLL_CTRL_SET_SETTING0_SHIFT
DECL|CCM_PLL_CTRL_SET_SETTING0|macro|CCM_PLL_CTRL_SET_SETTING0
DECL|CCM_PLL_CTRL_SET_SETTING1_MASK|macro|CCM_PLL_CTRL_SET_SETTING1_MASK
DECL|CCM_PLL_CTRL_SET_SETTING1_SHIFT|macro|CCM_PLL_CTRL_SET_SETTING1_SHIFT
DECL|CCM_PLL_CTRL_SET_SETTING1|macro|CCM_PLL_CTRL_SET_SETTING1
DECL|CCM_PLL_CTRL_SET_SETTING2_MASK|macro|CCM_PLL_CTRL_SET_SETTING2_MASK
DECL|CCM_PLL_CTRL_SET_SETTING2_SHIFT|macro|CCM_PLL_CTRL_SET_SETTING2_SHIFT
DECL|CCM_PLL_CTRL_SET_SETTING2|macro|CCM_PLL_CTRL_SET_SETTING2
DECL|CCM_PLL_CTRL_SET_SETTING3_MASK|macro|CCM_PLL_CTRL_SET_SETTING3_MASK
DECL|CCM_PLL_CTRL_SET_SETTING3_SHIFT|macro|CCM_PLL_CTRL_SET_SETTING3_SHIFT
DECL|CCM_PLL_CTRL_SET_SETTING3|macro|CCM_PLL_CTRL_SET_SETTING3
DECL|CCM_PLL_CTRL_SET|macro|CCM_PLL_CTRL_SET
DECL|CCM_PLL_CTRL_TOG_REG|macro|CCM_PLL_CTRL_TOG_REG
DECL|CCM_PLL_CTRL_TOG_SETTING0_MASK|macro|CCM_PLL_CTRL_TOG_SETTING0_MASK
DECL|CCM_PLL_CTRL_TOG_SETTING0_SHIFT|macro|CCM_PLL_CTRL_TOG_SETTING0_SHIFT
DECL|CCM_PLL_CTRL_TOG_SETTING0|macro|CCM_PLL_CTRL_TOG_SETTING0
DECL|CCM_PLL_CTRL_TOG_SETTING1_MASK|macro|CCM_PLL_CTRL_TOG_SETTING1_MASK
DECL|CCM_PLL_CTRL_TOG_SETTING1_SHIFT|macro|CCM_PLL_CTRL_TOG_SETTING1_SHIFT
DECL|CCM_PLL_CTRL_TOG_SETTING1|macro|CCM_PLL_CTRL_TOG_SETTING1
DECL|CCM_PLL_CTRL_TOG_SETTING2_MASK|macro|CCM_PLL_CTRL_TOG_SETTING2_MASK
DECL|CCM_PLL_CTRL_TOG_SETTING2_SHIFT|macro|CCM_PLL_CTRL_TOG_SETTING2_SHIFT
DECL|CCM_PLL_CTRL_TOG_SETTING2|macro|CCM_PLL_CTRL_TOG_SETTING2
DECL|CCM_PLL_CTRL_TOG_SETTING3_MASK|macro|CCM_PLL_CTRL_TOG_SETTING3_MASK
DECL|CCM_PLL_CTRL_TOG_SETTING3_SHIFT|macro|CCM_PLL_CTRL_TOG_SETTING3_SHIFT
DECL|CCM_PLL_CTRL_TOG_SETTING3|macro|CCM_PLL_CTRL_TOG_SETTING3
DECL|CCM_PLL_CTRL_TOG|macro|CCM_PLL_CTRL_TOG
DECL|CCM_PLL_CTRL|macro|CCM_PLL_CTRL
DECL|CCM_PMIC_READY_SELECT_INPUT|member|__IO uint32_t CCM_PMIC_READY_SELECT_INPUT; /**< CCM_PMIC_READY_SELECT_INPUT DAISY Register, offset: 0x4F4 */
DECL|CCM_POST0|macro|CCM_POST0
DECL|CCM_POST100|macro|CCM_POST100
DECL|CCM_POST101|macro|CCM_POST101
DECL|CCM_POST102|macro|CCM_POST102
DECL|CCM_POST103|macro|CCM_POST103
DECL|CCM_POST104|macro|CCM_POST104
DECL|CCM_POST105|macro|CCM_POST105
DECL|CCM_POST106|macro|CCM_POST106
DECL|CCM_POST107|macro|CCM_POST107
DECL|CCM_POST108|macro|CCM_POST108
DECL|CCM_POST109|macro|CCM_POST109
DECL|CCM_POST10|macro|CCM_POST10
DECL|CCM_POST110|macro|CCM_POST110
DECL|CCM_POST111|macro|CCM_POST111
DECL|CCM_POST112|macro|CCM_POST112
DECL|CCM_POST113|macro|CCM_POST113
DECL|CCM_POST114|macro|CCM_POST114
DECL|CCM_POST115|macro|CCM_POST115
DECL|CCM_POST116|macro|CCM_POST116
DECL|CCM_POST117|macro|CCM_POST117
DECL|CCM_POST118|macro|CCM_POST118
DECL|CCM_POST119|macro|CCM_POST119
DECL|CCM_POST11|macro|CCM_POST11
DECL|CCM_POST120|macro|CCM_POST120
DECL|CCM_POST121|macro|CCM_POST121
DECL|CCM_POST122|macro|CCM_POST122
DECL|CCM_POST123|macro|CCM_POST123
DECL|CCM_POST124|macro|CCM_POST124
DECL|CCM_POST12|macro|CCM_POST12
DECL|CCM_POST13|macro|CCM_POST13
DECL|CCM_POST14|macro|CCM_POST14
DECL|CCM_POST15|macro|CCM_POST15
DECL|CCM_POST16|macro|CCM_POST16
DECL|CCM_POST17|macro|CCM_POST17
DECL|CCM_POST18|macro|CCM_POST18
DECL|CCM_POST19|macro|CCM_POST19
DECL|CCM_POST1|macro|CCM_POST1
DECL|CCM_POST20|macro|CCM_POST20
DECL|CCM_POST21|macro|CCM_POST21
DECL|CCM_POST22|macro|CCM_POST22
DECL|CCM_POST23|macro|CCM_POST23
DECL|CCM_POST24|macro|CCM_POST24
DECL|CCM_POST25|macro|CCM_POST25
DECL|CCM_POST26|macro|CCM_POST26
DECL|CCM_POST27|macro|CCM_POST27
DECL|CCM_POST28|macro|CCM_POST28
DECL|CCM_POST29|macro|CCM_POST29
DECL|CCM_POST2|macro|CCM_POST2
DECL|CCM_POST30|macro|CCM_POST30
DECL|CCM_POST31|macro|CCM_POST31
DECL|CCM_POST32|macro|CCM_POST32
DECL|CCM_POST33|macro|CCM_POST33
DECL|CCM_POST34|macro|CCM_POST34
DECL|CCM_POST35|macro|CCM_POST35
DECL|CCM_POST36|macro|CCM_POST36
DECL|CCM_POST37|macro|CCM_POST37
DECL|CCM_POST38|macro|CCM_POST38
DECL|CCM_POST39|macro|CCM_POST39
DECL|CCM_POST3|macro|CCM_POST3
DECL|CCM_POST40|macro|CCM_POST40
DECL|CCM_POST41|macro|CCM_POST41
DECL|CCM_POST42|macro|CCM_POST42
DECL|CCM_POST43|macro|CCM_POST43
DECL|CCM_POST44|macro|CCM_POST44
DECL|CCM_POST45|macro|CCM_POST45
DECL|CCM_POST46|macro|CCM_POST46
DECL|CCM_POST47|macro|CCM_POST47
DECL|CCM_POST48|macro|CCM_POST48
DECL|CCM_POST49|macro|CCM_POST49
DECL|CCM_POST4|macro|CCM_POST4
DECL|CCM_POST50|macro|CCM_POST50
DECL|CCM_POST51|macro|CCM_POST51
DECL|CCM_POST52|macro|CCM_POST52
DECL|CCM_POST53|macro|CCM_POST53
DECL|CCM_POST54|macro|CCM_POST54
DECL|CCM_POST55|macro|CCM_POST55
DECL|CCM_POST56|macro|CCM_POST56
DECL|CCM_POST57|macro|CCM_POST57
DECL|CCM_POST58|macro|CCM_POST58
DECL|CCM_POST59|macro|CCM_POST59
DECL|CCM_POST5|macro|CCM_POST5
DECL|CCM_POST60|macro|CCM_POST60
DECL|CCM_POST61|macro|CCM_POST61
DECL|CCM_POST62|macro|CCM_POST62
DECL|CCM_POST63|macro|CCM_POST63
DECL|CCM_POST64|macro|CCM_POST64
DECL|CCM_POST65|macro|CCM_POST65
DECL|CCM_POST66|macro|CCM_POST66
DECL|CCM_POST67|macro|CCM_POST67
DECL|CCM_POST68|macro|CCM_POST68
DECL|CCM_POST69|macro|CCM_POST69
DECL|CCM_POST6|macro|CCM_POST6
DECL|CCM_POST70|macro|CCM_POST70
DECL|CCM_POST71|macro|CCM_POST71
DECL|CCM_POST72|macro|CCM_POST72
DECL|CCM_POST73|macro|CCM_POST73
DECL|CCM_POST74|macro|CCM_POST74
DECL|CCM_POST75|macro|CCM_POST75
DECL|CCM_POST76|macro|CCM_POST76
DECL|CCM_POST77|macro|CCM_POST77
DECL|CCM_POST78|macro|CCM_POST78
DECL|CCM_POST79|macro|CCM_POST79
DECL|CCM_POST7|macro|CCM_POST7
DECL|CCM_POST80|macro|CCM_POST80
DECL|CCM_POST81|macro|CCM_POST81
DECL|CCM_POST82|macro|CCM_POST82
DECL|CCM_POST83|macro|CCM_POST83
DECL|CCM_POST84|macro|CCM_POST84
DECL|CCM_POST85|macro|CCM_POST85
DECL|CCM_POST86|macro|CCM_POST86
DECL|CCM_POST87|macro|CCM_POST87
DECL|CCM_POST88|macro|CCM_POST88
DECL|CCM_POST89|macro|CCM_POST89
DECL|CCM_POST8|macro|CCM_POST8
DECL|CCM_POST90|macro|CCM_POST90
DECL|CCM_POST91|macro|CCM_POST91
DECL|CCM_POST92|macro|CCM_POST92
DECL|CCM_POST93|macro|CCM_POST93
DECL|CCM_POST94|macro|CCM_POST94
DECL|CCM_POST95|macro|CCM_POST95
DECL|CCM_POST96|macro|CCM_POST96
DECL|CCM_POST97|macro|CCM_POST97
DECL|CCM_POST98|macro|CCM_POST98
DECL|CCM_POST99|macro|CCM_POST99
DECL|CCM_POST9|macro|CCM_POST9
DECL|CCM_POST_BUSY1_MASK|macro|CCM_POST_BUSY1_MASK
DECL|CCM_POST_BUSY1_SHIFT|macro|CCM_POST_BUSY1_SHIFT
DECL|CCM_POST_BUSY2_MASK|macro|CCM_POST_BUSY2_MASK
DECL|CCM_POST_BUSY2_SHIFT|macro|CCM_POST_BUSY2_SHIFT
DECL|CCM_POST_POST_PODF_MASK|macro|CCM_POST_POST_PODF_MASK
DECL|CCM_POST_POST_PODF_SHIFT|macro|CCM_POST_POST_PODF_SHIFT
DECL|CCM_POST_POST_PODF|macro|CCM_POST_POST_PODF
DECL|CCM_POST_REG|macro|CCM_POST_REG
DECL|CCM_POST_ROOT0_CLR|macro|CCM_POST_ROOT0_CLR
DECL|CCM_POST_ROOT0_SET|macro|CCM_POST_ROOT0_SET
DECL|CCM_POST_ROOT0_TOG|macro|CCM_POST_ROOT0_TOG
DECL|CCM_POST_ROOT100_CLR|macro|CCM_POST_ROOT100_CLR
DECL|CCM_POST_ROOT100_SET|macro|CCM_POST_ROOT100_SET
DECL|CCM_POST_ROOT100_TOG|macro|CCM_POST_ROOT100_TOG
DECL|CCM_POST_ROOT101_CLR|macro|CCM_POST_ROOT101_CLR
DECL|CCM_POST_ROOT101_SET|macro|CCM_POST_ROOT101_SET
DECL|CCM_POST_ROOT101_TOG|macro|CCM_POST_ROOT101_TOG
DECL|CCM_POST_ROOT102_CLR|macro|CCM_POST_ROOT102_CLR
DECL|CCM_POST_ROOT102_SET|macro|CCM_POST_ROOT102_SET
DECL|CCM_POST_ROOT102_TOG|macro|CCM_POST_ROOT102_TOG
DECL|CCM_POST_ROOT103_CLR|macro|CCM_POST_ROOT103_CLR
DECL|CCM_POST_ROOT103_SET|macro|CCM_POST_ROOT103_SET
DECL|CCM_POST_ROOT103_TOG|macro|CCM_POST_ROOT103_TOG
DECL|CCM_POST_ROOT104_CLR|macro|CCM_POST_ROOT104_CLR
DECL|CCM_POST_ROOT104_SET|macro|CCM_POST_ROOT104_SET
DECL|CCM_POST_ROOT104_TOG|macro|CCM_POST_ROOT104_TOG
DECL|CCM_POST_ROOT105_CLR|macro|CCM_POST_ROOT105_CLR
DECL|CCM_POST_ROOT105_SET|macro|CCM_POST_ROOT105_SET
DECL|CCM_POST_ROOT105_TOG|macro|CCM_POST_ROOT105_TOG
DECL|CCM_POST_ROOT106_CLR|macro|CCM_POST_ROOT106_CLR
DECL|CCM_POST_ROOT106_SET|macro|CCM_POST_ROOT106_SET
DECL|CCM_POST_ROOT106_TOG|macro|CCM_POST_ROOT106_TOG
DECL|CCM_POST_ROOT107_CLR|macro|CCM_POST_ROOT107_CLR
DECL|CCM_POST_ROOT107_SET|macro|CCM_POST_ROOT107_SET
DECL|CCM_POST_ROOT107_TOG|macro|CCM_POST_ROOT107_TOG
DECL|CCM_POST_ROOT108_CLR|macro|CCM_POST_ROOT108_CLR
DECL|CCM_POST_ROOT108_SET|macro|CCM_POST_ROOT108_SET
DECL|CCM_POST_ROOT108_TOG|macro|CCM_POST_ROOT108_TOG
DECL|CCM_POST_ROOT109_CLR|macro|CCM_POST_ROOT109_CLR
DECL|CCM_POST_ROOT109_SET|macro|CCM_POST_ROOT109_SET
DECL|CCM_POST_ROOT109_TOG|macro|CCM_POST_ROOT109_TOG
DECL|CCM_POST_ROOT10_CLR|macro|CCM_POST_ROOT10_CLR
DECL|CCM_POST_ROOT10_SET|macro|CCM_POST_ROOT10_SET
DECL|CCM_POST_ROOT10_TOG|macro|CCM_POST_ROOT10_TOG
DECL|CCM_POST_ROOT110_CLR|macro|CCM_POST_ROOT110_CLR
DECL|CCM_POST_ROOT110_SET|macro|CCM_POST_ROOT110_SET
DECL|CCM_POST_ROOT110_TOG|macro|CCM_POST_ROOT110_TOG
DECL|CCM_POST_ROOT111_CLR|macro|CCM_POST_ROOT111_CLR
DECL|CCM_POST_ROOT111_SET|macro|CCM_POST_ROOT111_SET
DECL|CCM_POST_ROOT111_TOG|macro|CCM_POST_ROOT111_TOG
DECL|CCM_POST_ROOT112_CLR|macro|CCM_POST_ROOT112_CLR
DECL|CCM_POST_ROOT112_SET|macro|CCM_POST_ROOT112_SET
DECL|CCM_POST_ROOT112_TOG|macro|CCM_POST_ROOT112_TOG
DECL|CCM_POST_ROOT113_CLR|macro|CCM_POST_ROOT113_CLR
DECL|CCM_POST_ROOT113_SET|macro|CCM_POST_ROOT113_SET
DECL|CCM_POST_ROOT113_TOG|macro|CCM_POST_ROOT113_TOG
DECL|CCM_POST_ROOT114_CLR|macro|CCM_POST_ROOT114_CLR
DECL|CCM_POST_ROOT114_SET|macro|CCM_POST_ROOT114_SET
DECL|CCM_POST_ROOT114_TOG|macro|CCM_POST_ROOT114_TOG
DECL|CCM_POST_ROOT115_CLR|macro|CCM_POST_ROOT115_CLR
DECL|CCM_POST_ROOT115_SET|macro|CCM_POST_ROOT115_SET
DECL|CCM_POST_ROOT115_TOG|macro|CCM_POST_ROOT115_TOG
DECL|CCM_POST_ROOT116_CLR|macro|CCM_POST_ROOT116_CLR
DECL|CCM_POST_ROOT116_SET|macro|CCM_POST_ROOT116_SET
DECL|CCM_POST_ROOT116_TOG|macro|CCM_POST_ROOT116_TOG
DECL|CCM_POST_ROOT117_CLR|macro|CCM_POST_ROOT117_CLR
DECL|CCM_POST_ROOT117_SET|macro|CCM_POST_ROOT117_SET
DECL|CCM_POST_ROOT117_TOG|macro|CCM_POST_ROOT117_TOG
DECL|CCM_POST_ROOT118_CLR|macro|CCM_POST_ROOT118_CLR
DECL|CCM_POST_ROOT118_SET|macro|CCM_POST_ROOT118_SET
DECL|CCM_POST_ROOT118_TOG|macro|CCM_POST_ROOT118_TOG
DECL|CCM_POST_ROOT119_CLR|macro|CCM_POST_ROOT119_CLR
DECL|CCM_POST_ROOT119_SET|macro|CCM_POST_ROOT119_SET
DECL|CCM_POST_ROOT119_TOG|macro|CCM_POST_ROOT119_TOG
DECL|CCM_POST_ROOT11_CLR|macro|CCM_POST_ROOT11_CLR
DECL|CCM_POST_ROOT11_SET|macro|CCM_POST_ROOT11_SET
DECL|CCM_POST_ROOT11_TOG|macro|CCM_POST_ROOT11_TOG
DECL|CCM_POST_ROOT120_CLR|macro|CCM_POST_ROOT120_CLR
DECL|CCM_POST_ROOT120_SET|macro|CCM_POST_ROOT120_SET
DECL|CCM_POST_ROOT120_TOG|macro|CCM_POST_ROOT120_TOG
DECL|CCM_POST_ROOT121_CLR|macro|CCM_POST_ROOT121_CLR
DECL|CCM_POST_ROOT121_SET|macro|CCM_POST_ROOT121_SET
DECL|CCM_POST_ROOT121_TOG|macro|CCM_POST_ROOT121_TOG
DECL|CCM_POST_ROOT122_CLR|macro|CCM_POST_ROOT122_CLR
DECL|CCM_POST_ROOT122_SET|macro|CCM_POST_ROOT122_SET
DECL|CCM_POST_ROOT122_TOG|macro|CCM_POST_ROOT122_TOG
DECL|CCM_POST_ROOT123_CLR|macro|CCM_POST_ROOT123_CLR
DECL|CCM_POST_ROOT123_SET|macro|CCM_POST_ROOT123_SET
DECL|CCM_POST_ROOT123_TOG|macro|CCM_POST_ROOT123_TOG
DECL|CCM_POST_ROOT124_CLR|macro|CCM_POST_ROOT124_CLR
DECL|CCM_POST_ROOT124_SET|macro|CCM_POST_ROOT124_SET
DECL|CCM_POST_ROOT124_TOG|macro|CCM_POST_ROOT124_TOG
DECL|CCM_POST_ROOT12_CLR|macro|CCM_POST_ROOT12_CLR
DECL|CCM_POST_ROOT12_SET|macro|CCM_POST_ROOT12_SET
DECL|CCM_POST_ROOT12_TOG|macro|CCM_POST_ROOT12_TOG
DECL|CCM_POST_ROOT13_CLR|macro|CCM_POST_ROOT13_CLR
DECL|CCM_POST_ROOT13_SET|macro|CCM_POST_ROOT13_SET
DECL|CCM_POST_ROOT13_TOG|macro|CCM_POST_ROOT13_TOG
DECL|CCM_POST_ROOT14_CLR|macro|CCM_POST_ROOT14_CLR
DECL|CCM_POST_ROOT14_SET|macro|CCM_POST_ROOT14_SET
DECL|CCM_POST_ROOT14_TOG|macro|CCM_POST_ROOT14_TOG
DECL|CCM_POST_ROOT15_CLR|macro|CCM_POST_ROOT15_CLR
DECL|CCM_POST_ROOT15_SET|macro|CCM_POST_ROOT15_SET
DECL|CCM_POST_ROOT15_TOG|macro|CCM_POST_ROOT15_TOG
DECL|CCM_POST_ROOT16_CLR|macro|CCM_POST_ROOT16_CLR
DECL|CCM_POST_ROOT16_SET|macro|CCM_POST_ROOT16_SET
DECL|CCM_POST_ROOT16_TOG|macro|CCM_POST_ROOT16_TOG
DECL|CCM_POST_ROOT17_CLR|macro|CCM_POST_ROOT17_CLR
DECL|CCM_POST_ROOT17_SET|macro|CCM_POST_ROOT17_SET
DECL|CCM_POST_ROOT17_TOG|macro|CCM_POST_ROOT17_TOG
DECL|CCM_POST_ROOT18_CLR|macro|CCM_POST_ROOT18_CLR
DECL|CCM_POST_ROOT18_SET|macro|CCM_POST_ROOT18_SET
DECL|CCM_POST_ROOT18_TOG|macro|CCM_POST_ROOT18_TOG
DECL|CCM_POST_ROOT19_CLR|macro|CCM_POST_ROOT19_CLR
DECL|CCM_POST_ROOT19_SET|macro|CCM_POST_ROOT19_SET
DECL|CCM_POST_ROOT19_TOG|macro|CCM_POST_ROOT19_TOG
DECL|CCM_POST_ROOT1_CLR|macro|CCM_POST_ROOT1_CLR
DECL|CCM_POST_ROOT1_SET|macro|CCM_POST_ROOT1_SET
DECL|CCM_POST_ROOT1_TOG|macro|CCM_POST_ROOT1_TOG
DECL|CCM_POST_ROOT20_CLR|macro|CCM_POST_ROOT20_CLR
DECL|CCM_POST_ROOT20_SET|macro|CCM_POST_ROOT20_SET
DECL|CCM_POST_ROOT20_TOG|macro|CCM_POST_ROOT20_TOG
DECL|CCM_POST_ROOT21_CLR|macro|CCM_POST_ROOT21_CLR
DECL|CCM_POST_ROOT21_SET|macro|CCM_POST_ROOT21_SET
DECL|CCM_POST_ROOT21_TOG|macro|CCM_POST_ROOT21_TOG
DECL|CCM_POST_ROOT22_CLR|macro|CCM_POST_ROOT22_CLR
DECL|CCM_POST_ROOT22_SET|macro|CCM_POST_ROOT22_SET
DECL|CCM_POST_ROOT22_TOG|macro|CCM_POST_ROOT22_TOG
DECL|CCM_POST_ROOT23_CLR|macro|CCM_POST_ROOT23_CLR
DECL|CCM_POST_ROOT23_SET|macro|CCM_POST_ROOT23_SET
DECL|CCM_POST_ROOT23_TOG|macro|CCM_POST_ROOT23_TOG
DECL|CCM_POST_ROOT24_CLR|macro|CCM_POST_ROOT24_CLR
DECL|CCM_POST_ROOT24_SET|macro|CCM_POST_ROOT24_SET
DECL|CCM_POST_ROOT24_TOG|macro|CCM_POST_ROOT24_TOG
DECL|CCM_POST_ROOT25_CLR|macro|CCM_POST_ROOT25_CLR
DECL|CCM_POST_ROOT25_SET|macro|CCM_POST_ROOT25_SET
DECL|CCM_POST_ROOT25_TOG|macro|CCM_POST_ROOT25_TOG
DECL|CCM_POST_ROOT26_CLR|macro|CCM_POST_ROOT26_CLR
DECL|CCM_POST_ROOT26_SET|macro|CCM_POST_ROOT26_SET
DECL|CCM_POST_ROOT26_TOG|macro|CCM_POST_ROOT26_TOG
DECL|CCM_POST_ROOT27_CLR|macro|CCM_POST_ROOT27_CLR
DECL|CCM_POST_ROOT27_SET|macro|CCM_POST_ROOT27_SET
DECL|CCM_POST_ROOT27_TOG|macro|CCM_POST_ROOT27_TOG
DECL|CCM_POST_ROOT28_CLR|macro|CCM_POST_ROOT28_CLR
DECL|CCM_POST_ROOT28_SET|macro|CCM_POST_ROOT28_SET
DECL|CCM_POST_ROOT28_TOG|macro|CCM_POST_ROOT28_TOG
DECL|CCM_POST_ROOT29_CLR|macro|CCM_POST_ROOT29_CLR
DECL|CCM_POST_ROOT29_SET|macro|CCM_POST_ROOT29_SET
DECL|CCM_POST_ROOT29_TOG|macro|CCM_POST_ROOT29_TOG
DECL|CCM_POST_ROOT2_CLR|macro|CCM_POST_ROOT2_CLR
DECL|CCM_POST_ROOT2_SET|macro|CCM_POST_ROOT2_SET
DECL|CCM_POST_ROOT2_TOG|macro|CCM_POST_ROOT2_TOG
DECL|CCM_POST_ROOT30_CLR|macro|CCM_POST_ROOT30_CLR
DECL|CCM_POST_ROOT30_SET|macro|CCM_POST_ROOT30_SET
DECL|CCM_POST_ROOT30_TOG|macro|CCM_POST_ROOT30_TOG
DECL|CCM_POST_ROOT31_CLR|macro|CCM_POST_ROOT31_CLR
DECL|CCM_POST_ROOT31_SET|macro|CCM_POST_ROOT31_SET
DECL|CCM_POST_ROOT31_TOG|macro|CCM_POST_ROOT31_TOG
DECL|CCM_POST_ROOT32_CLR|macro|CCM_POST_ROOT32_CLR
DECL|CCM_POST_ROOT32_SET|macro|CCM_POST_ROOT32_SET
DECL|CCM_POST_ROOT32_TOG|macro|CCM_POST_ROOT32_TOG
DECL|CCM_POST_ROOT33_CLR|macro|CCM_POST_ROOT33_CLR
DECL|CCM_POST_ROOT33_SET|macro|CCM_POST_ROOT33_SET
DECL|CCM_POST_ROOT33_TOG|macro|CCM_POST_ROOT33_TOG
DECL|CCM_POST_ROOT34_CLR|macro|CCM_POST_ROOT34_CLR
DECL|CCM_POST_ROOT34_SET|macro|CCM_POST_ROOT34_SET
DECL|CCM_POST_ROOT34_TOG|macro|CCM_POST_ROOT34_TOG
DECL|CCM_POST_ROOT35_CLR|macro|CCM_POST_ROOT35_CLR
DECL|CCM_POST_ROOT35_SET|macro|CCM_POST_ROOT35_SET
DECL|CCM_POST_ROOT35_TOG|macro|CCM_POST_ROOT35_TOG
DECL|CCM_POST_ROOT36_CLR|macro|CCM_POST_ROOT36_CLR
DECL|CCM_POST_ROOT36_SET|macro|CCM_POST_ROOT36_SET
DECL|CCM_POST_ROOT36_TOG|macro|CCM_POST_ROOT36_TOG
DECL|CCM_POST_ROOT37_CLR|macro|CCM_POST_ROOT37_CLR
DECL|CCM_POST_ROOT37_SET|macro|CCM_POST_ROOT37_SET
DECL|CCM_POST_ROOT37_TOG|macro|CCM_POST_ROOT37_TOG
DECL|CCM_POST_ROOT38_CLR|macro|CCM_POST_ROOT38_CLR
DECL|CCM_POST_ROOT38_SET|macro|CCM_POST_ROOT38_SET
DECL|CCM_POST_ROOT38_TOG|macro|CCM_POST_ROOT38_TOG
DECL|CCM_POST_ROOT39_CLR|macro|CCM_POST_ROOT39_CLR
DECL|CCM_POST_ROOT39_SET|macro|CCM_POST_ROOT39_SET
DECL|CCM_POST_ROOT39_TOG|macro|CCM_POST_ROOT39_TOG
DECL|CCM_POST_ROOT3_CLR|macro|CCM_POST_ROOT3_CLR
DECL|CCM_POST_ROOT3_SET|macro|CCM_POST_ROOT3_SET
DECL|CCM_POST_ROOT3_TOG|macro|CCM_POST_ROOT3_TOG
DECL|CCM_POST_ROOT40_CLR|macro|CCM_POST_ROOT40_CLR
DECL|CCM_POST_ROOT40_SET|macro|CCM_POST_ROOT40_SET
DECL|CCM_POST_ROOT40_TOG|macro|CCM_POST_ROOT40_TOG
DECL|CCM_POST_ROOT41_CLR|macro|CCM_POST_ROOT41_CLR
DECL|CCM_POST_ROOT41_SET|macro|CCM_POST_ROOT41_SET
DECL|CCM_POST_ROOT41_TOG|macro|CCM_POST_ROOT41_TOG
DECL|CCM_POST_ROOT42_CLR|macro|CCM_POST_ROOT42_CLR
DECL|CCM_POST_ROOT42_SET|macro|CCM_POST_ROOT42_SET
DECL|CCM_POST_ROOT42_TOG|macro|CCM_POST_ROOT42_TOG
DECL|CCM_POST_ROOT43_CLR|macro|CCM_POST_ROOT43_CLR
DECL|CCM_POST_ROOT43_SET|macro|CCM_POST_ROOT43_SET
DECL|CCM_POST_ROOT43_TOG|macro|CCM_POST_ROOT43_TOG
DECL|CCM_POST_ROOT44_CLR|macro|CCM_POST_ROOT44_CLR
DECL|CCM_POST_ROOT44_SET|macro|CCM_POST_ROOT44_SET
DECL|CCM_POST_ROOT44_TOG|macro|CCM_POST_ROOT44_TOG
DECL|CCM_POST_ROOT45_CLR|macro|CCM_POST_ROOT45_CLR
DECL|CCM_POST_ROOT45_SET|macro|CCM_POST_ROOT45_SET
DECL|CCM_POST_ROOT45_TOG|macro|CCM_POST_ROOT45_TOG
DECL|CCM_POST_ROOT46_CLR|macro|CCM_POST_ROOT46_CLR
DECL|CCM_POST_ROOT46_SET|macro|CCM_POST_ROOT46_SET
DECL|CCM_POST_ROOT46_TOG|macro|CCM_POST_ROOT46_TOG
DECL|CCM_POST_ROOT47_CLR|macro|CCM_POST_ROOT47_CLR
DECL|CCM_POST_ROOT47_SET|macro|CCM_POST_ROOT47_SET
DECL|CCM_POST_ROOT47_TOG|macro|CCM_POST_ROOT47_TOG
DECL|CCM_POST_ROOT48_CLR|macro|CCM_POST_ROOT48_CLR
DECL|CCM_POST_ROOT48_SET|macro|CCM_POST_ROOT48_SET
DECL|CCM_POST_ROOT48_TOG|macro|CCM_POST_ROOT48_TOG
DECL|CCM_POST_ROOT49_CLR|macro|CCM_POST_ROOT49_CLR
DECL|CCM_POST_ROOT49_SET|macro|CCM_POST_ROOT49_SET
DECL|CCM_POST_ROOT49_TOG|macro|CCM_POST_ROOT49_TOG
DECL|CCM_POST_ROOT4_CLR|macro|CCM_POST_ROOT4_CLR
DECL|CCM_POST_ROOT4_SET|macro|CCM_POST_ROOT4_SET
DECL|CCM_POST_ROOT4_TOG|macro|CCM_POST_ROOT4_TOG
DECL|CCM_POST_ROOT50_CLR|macro|CCM_POST_ROOT50_CLR
DECL|CCM_POST_ROOT50_SET|macro|CCM_POST_ROOT50_SET
DECL|CCM_POST_ROOT50_TOG|macro|CCM_POST_ROOT50_TOG
DECL|CCM_POST_ROOT51_CLR|macro|CCM_POST_ROOT51_CLR
DECL|CCM_POST_ROOT51_SET|macro|CCM_POST_ROOT51_SET
DECL|CCM_POST_ROOT51_TOG|macro|CCM_POST_ROOT51_TOG
DECL|CCM_POST_ROOT52_CLR|macro|CCM_POST_ROOT52_CLR
DECL|CCM_POST_ROOT52_SET|macro|CCM_POST_ROOT52_SET
DECL|CCM_POST_ROOT52_TOG|macro|CCM_POST_ROOT52_TOG
DECL|CCM_POST_ROOT53_CLR|macro|CCM_POST_ROOT53_CLR
DECL|CCM_POST_ROOT53_SET|macro|CCM_POST_ROOT53_SET
DECL|CCM_POST_ROOT53_TOG|macro|CCM_POST_ROOT53_TOG
DECL|CCM_POST_ROOT54_CLR|macro|CCM_POST_ROOT54_CLR
DECL|CCM_POST_ROOT54_SET|macro|CCM_POST_ROOT54_SET
DECL|CCM_POST_ROOT54_TOG|macro|CCM_POST_ROOT54_TOG
DECL|CCM_POST_ROOT55_CLR|macro|CCM_POST_ROOT55_CLR
DECL|CCM_POST_ROOT55_SET|macro|CCM_POST_ROOT55_SET
DECL|CCM_POST_ROOT55_TOG|macro|CCM_POST_ROOT55_TOG
DECL|CCM_POST_ROOT56_CLR|macro|CCM_POST_ROOT56_CLR
DECL|CCM_POST_ROOT56_SET|macro|CCM_POST_ROOT56_SET
DECL|CCM_POST_ROOT56_TOG|macro|CCM_POST_ROOT56_TOG
DECL|CCM_POST_ROOT57_CLR|macro|CCM_POST_ROOT57_CLR
DECL|CCM_POST_ROOT57_SET|macro|CCM_POST_ROOT57_SET
DECL|CCM_POST_ROOT57_TOG|macro|CCM_POST_ROOT57_TOG
DECL|CCM_POST_ROOT58_CLR|macro|CCM_POST_ROOT58_CLR
DECL|CCM_POST_ROOT58_SET|macro|CCM_POST_ROOT58_SET
DECL|CCM_POST_ROOT58_TOG|macro|CCM_POST_ROOT58_TOG
DECL|CCM_POST_ROOT59_CLR|macro|CCM_POST_ROOT59_CLR
DECL|CCM_POST_ROOT59_SET|macro|CCM_POST_ROOT59_SET
DECL|CCM_POST_ROOT59_TOG|macro|CCM_POST_ROOT59_TOG
DECL|CCM_POST_ROOT5_CLR|macro|CCM_POST_ROOT5_CLR
DECL|CCM_POST_ROOT5_SET|macro|CCM_POST_ROOT5_SET
DECL|CCM_POST_ROOT5_TOG|macro|CCM_POST_ROOT5_TOG
DECL|CCM_POST_ROOT60_CLR|macro|CCM_POST_ROOT60_CLR
DECL|CCM_POST_ROOT60_SET|macro|CCM_POST_ROOT60_SET
DECL|CCM_POST_ROOT60_TOG|macro|CCM_POST_ROOT60_TOG
DECL|CCM_POST_ROOT61_CLR|macro|CCM_POST_ROOT61_CLR
DECL|CCM_POST_ROOT61_SET|macro|CCM_POST_ROOT61_SET
DECL|CCM_POST_ROOT61_TOG|macro|CCM_POST_ROOT61_TOG
DECL|CCM_POST_ROOT62_CLR|macro|CCM_POST_ROOT62_CLR
DECL|CCM_POST_ROOT62_SET|macro|CCM_POST_ROOT62_SET
DECL|CCM_POST_ROOT62_TOG|macro|CCM_POST_ROOT62_TOG
DECL|CCM_POST_ROOT63_CLR|macro|CCM_POST_ROOT63_CLR
DECL|CCM_POST_ROOT63_SET|macro|CCM_POST_ROOT63_SET
DECL|CCM_POST_ROOT63_TOG|macro|CCM_POST_ROOT63_TOG
DECL|CCM_POST_ROOT64_CLR|macro|CCM_POST_ROOT64_CLR
DECL|CCM_POST_ROOT64_SET|macro|CCM_POST_ROOT64_SET
DECL|CCM_POST_ROOT64_TOG|macro|CCM_POST_ROOT64_TOG
DECL|CCM_POST_ROOT65_CLR|macro|CCM_POST_ROOT65_CLR
DECL|CCM_POST_ROOT65_SET|macro|CCM_POST_ROOT65_SET
DECL|CCM_POST_ROOT65_TOG|macro|CCM_POST_ROOT65_TOG
DECL|CCM_POST_ROOT66_CLR|macro|CCM_POST_ROOT66_CLR
DECL|CCM_POST_ROOT66_SET|macro|CCM_POST_ROOT66_SET
DECL|CCM_POST_ROOT66_TOG|macro|CCM_POST_ROOT66_TOG
DECL|CCM_POST_ROOT67_CLR|macro|CCM_POST_ROOT67_CLR
DECL|CCM_POST_ROOT67_SET|macro|CCM_POST_ROOT67_SET
DECL|CCM_POST_ROOT67_TOG|macro|CCM_POST_ROOT67_TOG
DECL|CCM_POST_ROOT68_CLR|macro|CCM_POST_ROOT68_CLR
DECL|CCM_POST_ROOT68_SET|macro|CCM_POST_ROOT68_SET
DECL|CCM_POST_ROOT68_TOG|macro|CCM_POST_ROOT68_TOG
DECL|CCM_POST_ROOT69_CLR|macro|CCM_POST_ROOT69_CLR
DECL|CCM_POST_ROOT69_SET|macro|CCM_POST_ROOT69_SET
DECL|CCM_POST_ROOT69_TOG|macro|CCM_POST_ROOT69_TOG
DECL|CCM_POST_ROOT6_CLR|macro|CCM_POST_ROOT6_CLR
DECL|CCM_POST_ROOT6_SET|macro|CCM_POST_ROOT6_SET
DECL|CCM_POST_ROOT6_TOG|macro|CCM_POST_ROOT6_TOG
DECL|CCM_POST_ROOT70_CLR|macro|CCM_POST_ROOT70_CLR
DECL|CCM_POST_ROOT70_SET|macro|CCM_POST_ROOT70_SET
DECL|CCM_POST_ROOT70_TOG|macro|CCM_POST_ROOT70_TOG
DECL|CCM_POST_ROOT71_CLR|macro|CCM_POST_ROOT71_CLR
DECL|CCM_POST_ROOT71_SET|macro|CCM_POST_ROOT71_SET
DECL|CCM_POST_ROOT71_TOG|macro|CCM_POST_ROOT71_TOG
DECL|CCM_POST_ROOT72_CLR|macro|CCM_POST_ROOT72_CLR
DECL|CCM_POST_ROOT72_SET|macro|CCM_POST_ROOT72_SET
DECL|CCM_POST_ROOT72_TOG|macro|CCM_POST_ROOT72_TOG
DECL|CCM_POST_ROOT73_CLR|macro|CCM_POST_ROOT73_CLR
DECL|CCM_POST_ROOT73_SET|macro|CCM_POST_ROOT73_SET
DECL|CCM_POST_ROOT73_TOG|macro|CCM_POST_ROOT73_TOG
DECL|CCM_POST_ROOT74_CLR|macro|CCM_POST_ROOT74_CLR
DECL|CCM_POST_ROOT74_SET|macro|CCM_POST_ROOT74_SET
DECL|CCM_POST_ROOT74_TOG|macro|CCM_POST_ROOT74_TOG
DECL|CCM_POST_ROOT75_CLR|macro|CCM_POST_ROOT75_CLR
DECL|CCM_POST_ROOT75_SET|macro|CCM_POST_ROOT75_SET
DECL|CCM_POST_ROOT75_TOG|macro|CCM_POST_ROOT75_TOG
DECL|CCM_POST_ROOT76_CLR|macro|CCM_POST_ROOT76_CLR
DECL|CCM_POST_ROOT76_SET|macro|CCM_POST_ROOT76_SET
DECL|CCM_POST_ROOT76_TOG|macro|CCM_POST_ROOT76_TOG
DECL|CCM_POST_ROOT77_CLR|macro|CCM_POST_ROOT77_CLR
DECL|CCM_POST_ROOT77_SET|macro|CCM_POST_ROOT77_SET
DECL|CCM_POST_ROOT77_TOG|macro|CCM_POST_ROOT77_TOG
DECL|CCM_POST_ROOT78_CLR|macro|CCM_POST_ROOT78_CLR
DECL|CCM_POST_ROOT78_SET|macro|CCM_POST_ROOT78_SET
DECL|CCM_POST_ROOT78_TOG|macro|CCM_POST_ROOT78_TOG
DECL|CCM_POST_ROOT79_CLR|macro|CCM_POST_ROOT79_CLR
DECL|CCM_POST_ROOT79_SET|macro|CCM_POST_ROOT79_SET
DECL|CCM_POST_ROOT79_TOG|macro|CCM_POST_ROOT79_TOG
DECL|CCM_POST_ROOT7_CLR|macro|CCM_POST_ROOT7_CLR
DECL|CCM_POST_ROOT7_SET|macro|CCM_POST_ROOT7_SET
DECL|CCM_POST_ROOT7_TOG|macro|CCM_POST_ROOT7_TOG
DECL|CCM_POST_ROOT80_CLR|macro|CCM_POST_ROOT80_CLR
DECL|CCM_POST_ROOT80_SET|macro|CCM_POST_ROOT80_SET
DECL|CCM_POST_ROOT80_TOG|macro|CCM_POST_ROOT80_TOG
DECL|CCM_POST_ROOT81_CLR|macro|CCM_POST_ROOT81_CLR
DECL|CCM_POST_ROOT81_SET|macro|CCM_POST_ROOT81_SET
DECL|CCM_POST_ROOT81_TOG|macro|CCM_POST_ROOT81_TOG
DECL|CCM_POST_ROOT82_CLR|macro|CCM_POST_ROOT82_CLR
DECL|CCM_POST_ROOT82_SET|macro|CCM_POST_ROOT82_SET
DECL|CCM_POST_ROOT82_TOG|macro|CCM_POST_ROOT82_TOG
DECL|CCM_POST_ROOT83_CLR|macro|CCM_POST_ROOT83_CLR
DECL|CCM_POST_ROOT83_SET|macro|CCM_POST_ROOT83_SET
DECL|CCM_POST_ROOT83_TOG|macro|CCM_POST_ROOT83_TOG
DECL|CCM_POST_ROOT84_CLR|macro|CCM_POST_ROOT84_CLR
DECL|CCM_POST_ROOT84_SET|macro|CCM_POST_ROOT84_SET
DECL|CCM_POST_ROOT84_TOG|macro|CCM_POST_ROOT84_TOG
DECL|CCM_POST_ROOT85_CLR|macro|CCM_POST_ROOT85_CLR
DECL|CCM_POST_ROOT85_SET|macro|CCM_POST_ROOT85_SET
DECL|CCM_POST_ROOT85_TOG|macro|CCM_POST_ROOT85_TOG
DECL|CCM_POST_ROOT86_CLR|macro|CCM_POST_ROOT86_CLR
DECL|CCM_POST_ROOT86_SET|macro|CCM_POST_ROOT86_SET
DECL|CCM_POST_ROOT86_TOG|macro|CCM_POST_ROOT86_TOG
DECL|CCM_POST_ROOT87_CLR|macro|CCM_POST_ROOT87_CLR
DECL|CCM_POST_ROOT87_SET|macro|CCM_POST_ROOT87_SET
DECL|CCM_POST_ROOT87_TOG|macro|CCM_POST_ROOT87_TOG
DECL|CCM_POST_ROOT88_CLR|macro|CCM_POST_ROOT88_CLR
DECL|CCM_POST_ROOT88_SET|macro|CCM_POST_ROOT88_SET
DECL|CCM_POST_ROOT88_TOG|macro|CCM_POST_ROOT88_TOG
DECL|CCM_POST_ROOT89_CLR|macro|CCM_POST_ROOT89_CLR
DECL|CCM_POST_ROOT89_SET|macro|CCM_POST_ROOT89_SET
DECL|CCM_POST_ROOT89_TOG|macro|CCM_POST_ROOT89_TOG
DECL|CCM_POST_ROOT8_CLR|macro|CCM_POST_ROOT8_CLR
DECL|CCM_POST_ROOT8_SET|macro|CCM_POST_ROOT8_SET
DECL|CCM_POST_ROOT8_TOG|macro|CCM_POST_ROOT8_TOG
DECL|CCM_POST_ROOT90_CLR|macro|CCM_POST_ROOT90_CLR
DECL|CCM_POST_ROOT90_SET|macro|CCM_POST_ROOT90_SET
DECL|CCM_POST_ROOT90_TOG|macro|CCM_POST_ROOT90_TOG
DECL|CCM_POST_ROOT91_CLR|macro|CCM_POST_ROOT91_CLR
DECL|CCM_POST_ROOT91_SET|macro|CCM_POST_ROOT91_SET
DECL|CCM_POST_ROOT91_TOG|macro|CCM_POST_ROOT91_TOG
DECL|CCM_POST_ROOT92_CLR|macro|CCM_POST_ROOT92_CLR
DECL|CCM_POST_ROOT92_SET|macro|CCM_POST_ROOT92_SET
DECL|CCM_POST_ROOT92_TOG|macro|CCM_POST_ROOT92_TOG
DECL|CCM_POST_ROOT93_CLR|macro|CCM_POST_ROOT93_CLR
DECL|CCM_POST_ROOT93_SET|macro|CCM_POST_ROOT93_SET
DECL|CCM_POST_ROOT93_TOG|macro|CCM_POST_ROOT93_TOG
DECL|CCM_POST_ROOT94_CLR|macro|CCM_POST_ROOT94_CLR
DECL|CCM_POST_ROOT94_SET|macro|CCM_POST_ROOT94_SET
DECL|CCM_POST_ROOT94_TOG|macro|CCM_POST_ROOT94_TOG
DECL|CCM_POST_ROOT95_CLR|macro|CCM_POST_ROOT95_CLR
DECL|CCM_POST_ROOT95_SET|macro|CCM_POST_ROOT95_SET
DECL|CCM_POST_ROOT95_TOG|macro|CCM_POST_ROOT95_TOG
DECL|CCM_POST_ROOT96_CLR|macro|CCM_POST_ROOT96_CLR
DECL|CCM_POST_ROOT96_SET|macro|CCM_POST_ROOT96_SET
DECL|CCM_POST_ROOT96_TOG|macro|CCM_POST_ROOT96_TOG
DECL|CCM_POST_ROOT97_CLR|macro|CCM_POST_ROOT97_CLR
DECL|CCM_POST_ROOT97_SET|macro|CCM_POST_ROOT97_SET
DECL|CCM_POST_ROOT97_TOG|macro|CCM_POST_ROOT97_TOG
DECL|CCM_POST_ROOT98_CLR|macro|CCM_POST_ROOT98_CLR
DECL|CCM_POST_ROOT98_SET|macro|CCM_POST_ROOT98_SET
DECL|CCM_POST_ROOT98_TOG|macro|CCM_POST_ROOT98_TOG
DECL|CCM_POST_ROOT99_CLR|macro|CCM_POST_ROOT99_CLR
DECL|CCM_POST_ROOT99_SET|macro|CCM_POST_ROOT99_SET
DECL|CCM_POST_ROOT99_TOG|macro|CCM_POST_ROOT99_TOG
DECL|CCM_POST_ROOT9_CLR|macro|CCM_POST_ROOT9_CLR
DECL|CCM_POST_ROOT9_SET|macro|CCM_POST_ROOT9_SET
DECL|CCM_POST_ROOT9_TOG|macro|CCM_POST_ROOT9_TOG
DECL|CCM_POST_ROOT_CLR_BUSY1_MASK|macro|CCM_POST_ROOT_CLR_BUSY1_MASK
DECL|CCM_POST_ROOT_CLR_BUSY1_SHIFT|macro|CCM_POST_ROOT_CLR_BUSY1_SHIFT
DECL|CCM_POST_ROOT_CLR_BUSY2_MASK|macro|CCM_POST_ROOT_CLR_BUSY2_MASK
DECL|CCM_POST_ROOT_CLR_BUSY2_SHIFT|macro|CCM_POST_ROOT_CLR_BUSY2_SHIFT
DECL|CCM_POST_ROOT_CLR_POST_PODF_MASK|macro|CCM_POST_ROOT_CLR_POST_PODF_MASK
DECL|CCM_POST_ROOT_CLR_POST_PODF_SHIFT|macro|CCM_POST_ROOT_CLR_POST_PODF_SHIFT
DECL|CCM_POST_ROOT_CLR_POST_PODF|macro|CCM_POST_ROOT_CLR_POST_PODF
DECL|CCM_POST_ROOT_CLR_REG|macro|CCM_POST_ROOT_CLR_REG
DECL|CCM_POST_ROOT_CLR_SELECT_MASK|macro|CCM_POST_ROOT_CLR_SELECT_MASK
DECL|CCM_POST_ROOT_CLR_SELECT_SHIFT|macro|CCM_POST_ROOT_CLR_SELECT_SHIFT
DECL|CCM_POST_ROOT_CLR|macro|CCM_POST_ROOT_CLR
DECL|CCM_POST_ROOT_SET_BUSY1_MASK|macro|CCM_POST_ROOT_SET_BUSY1_MASK
DECL|CCM_POST_ROOT_SET_BUSY1_SHIFT|macro|CCM_POST_ROOT_SET_BUSY1_SHIFT
DECL|CCM_POST_ROOT_SET_BUSY2_MASK|macro|CCM_POST_ROOT_SET_BUSY2_MASK
DECL|CCM_POST_ROOT_SET_BUSY2_SHIFT|macro|CCM_POST_ROOT_SET_BUSY2_SHIFT
DECL|CCM_POST_ROOT_SET_POST_PODF_MASK|macro|CCM_POST_ROOT_SET_POST_PODF_MASK
DECL|CCM_POST_ROOT_SET_POST_PODF_SHIFT|macro|CCM_POST_ROOT_SET_POST_PODF_SHIFT
DECL|CCM_POST_ROOT_SET_POST_PODF|macro|CCM_POST_ROOT_SET_POST_PODF
DECL|CCM_POST_ROOT_SET_REG|macro|CCM_POST_ROOT_SET_REG
DECL|CCM_POST_ROOT_SET_SELECT_MASK|macro|CCM_POST_ROOT_SET_SELECT_MASK
DECL|CCM_POST_ROOT_SET_SELECT_SHIFT|macro|CCM_POST_ROOT_SET_SELECT_SHIFT
DECL|CCM_POST_ROOT_SET|macro|CCM_POST_ROOT_SET
DECL|CCM_POST_ROOT_TOG_BUSY1_MASK|macro|CCM_POST_ROOT_TOG_BUSY1_MASK
DECL|CCM_POST_ROOT_TOG_BUSY1_SHIFT|macro|CCM_POST_ROOT_TOG_BUSY1_SHIFT
DECL|CCM_POST_ROOT_TOG_BUSY2_MASK|macro|CCM_POST_ROOT_TOG_BUSY2_MASK
DECL|CCM_POST_ROOT_TOG_BUSY2_SHIFT|macro|CCM_POST_ROOT_TOG_BUSY2_SHIFT
DECL|CCM_POST_ROOT_TOG_POST_PODF_MASK|macro|CCM_POST_ROOT_TOG_POST_PODF_MASK
DECL|CCM_POST_ROOT_TOG_POST_PODF_SHIFT|macro|CCM_POST_ROOT_TOG_POST_PODF_SHIFT
DECL|CCM_POST_ROOT_TOG_POST_PODF|macro|CCM_POST_ROOT_TOG_POST_PODF
DECL|CCM_POST_ROOT_TOG_REG|macro|CCM_POST_ROOT_TOG_REG
DECL|CCM_POST_ROOT_TOG_SELECT_MASK|macro|CCM_POST_ROOT_TOG_SELECT_MASK
DECL|CCM_POST_ROOT_TOG_SELECT_SHIFT|macro|CCM_POST_ROOT_TOG_SELECT_SHIFT
DECL|CCM_POST_ROOT_TOG|macro|CCM_POST_ROOT_TOG
DECL|CCM_POST_SELECT_MASK|macro|CCM_POST_SELECT_MASK
DECL|CCM_POST_SELECT_SHIFT|macro|CCM_POST_SELECT_SHIFT
DECL|CCM_POST|macro|CCM_POST
DECL|CCM_PRE0|macro|CCM_PRE0
DECL|CCM_PRE100|macro|CCM_PRE100
DECL|CCM_PRE101|macro|CCM_PRE101
DECL|CCM_PRE102|macro|CCM_PRE102
DECL|CCM_PRE103|macro|CCM_PRE103
DECL|CCM_PRE104|macro|CCM_PRE104
DECL|CCM_PRE105|macro|CCM_PRE105
DECL|CCM_PRE106|macro|CCM_PRE106
DECL|CCM_PRE107|macro|CCM_PRE107
DECL|CCM_PRE108|macro|CCM_PRE108
DECL|CCM_PRE109|macro|CCM_PRE109
DECL|CCM_PRE10|macro|CCM_PRE10
DECL|CCM_PRE110|macro|CCM_PRE110
DECL|CCM_PRE111|macro|CCM_PRE111
DECL|CCM_PRE112|macro|CCM_PRE112
DECL|CCM_PRE113|macro|CCM_PRE113
DECL|CCM_PRE114|macro|CCM_PRE114
DECL|CCM_PRE115|macro|CCM_PRE115
DECL|CCM_PRE116|macro|CCM_PRE116
DECL|CCM_PRE117|macro|CCM_PRE117
DECL|CCM_PRE118|macro|CCM_PRE118
DECL|CCM_PRE119|macro|CCM_PRE119
DECL|CCM_PRE11|macro|CCM_PRE11
DECL|CCM_PRE120|macro|CCM_PRE120
DECL|CCM_PRE121|macro|CCM_PRE121
DECL|CCM_PRE122|macro|CCM_PRE122
DECL|CCM_PRE123|macro|CCM_PRE123
DECL|CCM_PRE124|macro|CCM_PRE124
DECL|CCM_PRE12|macro|CCM_PRE12
DECL|CCM_PRE13|macro|CCM_PRE13
DECL|CCM_PRE14|macro|CCM_PRE14
DECL|CCM_PRE15|macro|CCM_PRE15
DECL|CCM_PRE16|macro|CCM_PRE16
DECL|CCM_PRE17|macro|CCM_PRE17
DECL|CCM_PRE18|macro|CCM_PRE18
DECL|CCM_PRE19|macro|CCM_PRE19
DECL|CCM_PRE1|macro|CCM_PRE1
DECL|CCM_PRE20|macro|CCM_PRE20
DECL|CCM_PRE21|macro|CCM_PRE21
DECL|CCM_PRE22|macro|CCM_PRE22
DECL|CCM_PRE23|macro|CCM_PRE23
DECL|CCM_PRE24|macro|CCM_PRE24
DECL|CCM_PRE25|macro|CCM_PRE25
DECL|CCM_PRE26|macro|CCM_PRE26
DECL|CCM_PRE27|macro|CCM_PRE27
DECL|CCM_PRE28|macro|CCM_PRE28
DECL|CCM_PRE29|macro|CCM_PRE29
DECL|CCM_PRE2|macro|CCM_PRE2
DECL|CCM_PRE30|macro|CCM_PRE30
DECL|CCM_PRE31|macro|CCM_PRE31
DECL|CCM_PRE32|macro|CCM_PRE32
DECL|CCM_PRE33|macro|CCM_PRE33
DECL|CCM_PRE34|macro|CCM_PRE34
DECL|CCM_PRE35|macro|CCM_PRE35
DECL|CCM_PRE36|macro|CCM_PRE36
DECL|CCM_PRE37|macro|CCM_PRE37
DECL|CCM_PRE38|macro|CCM_PRE38
DECL|CCM_PRE39|macro|CCM_PRE39
DECL|CCM_PRE3|macro|CCM_PRE3
DECL|CCM_PRE40|macro|CCM_PRE40
DECL|CCM_PRE41|macro|CCM_PRE41
DECL|CCM_PRE42|macro|CCM_PRE42
DECL|CCM_PRE43|macro|CCM_PRE43
DECL|CCM_PRE44|macro|CCM_PRE44
DECL|CCM_PRE45|macro|CCM_PRE45
DECL|CCM_PRE46|macro|CCM_PRE46
DECL|CCM_PRE47|macro|CCM_PRE47
DECL|CCM_PRE48|macro|CCM_PRE48
DECL|CCM_PRE49|macro|CCM_PRE49
DECL|CCM_PRE4|macro|CCM_PRE4
DECL|CCM_PRE50|macro|CCM_PRE50
DECL|CCM_PRE51|macro|CCM_PRE51
DECL|CCM_PRE52|macro|CCM_PRE52
DECL|CCM_PRE53|macro|CCM_PRE53
DECL|CCM_PRE54|macro|CCM_PRE54
DECL|CCM_PRE55|macro|CCM_PRE55
DECL|CCM_PRE56|macro|CCM_PRE56
DECL|CCM_PRE57|macro|CCM_PRE57
DECL|CCM_PRE58|macro|CCM_PRE58
DECL|CCM_PRE59|macro|CCM_PRE59
DECL|CCM_PRE5|macro|CCM_PRE5
DECL|CCM_PRE60|macro|CCM_PRE60
DECL|CCM_PRE61|macro|CCM_PRE61
DECL|CCM_PRE62|macro|CCM_PRE62
DECL|CCM_PRE63|macro|CCM_PRE63
DECL|CCM_PRE64|macro|CCM_PRE64
DECL|CCM_PRE65|macro|CCM_PRE65
DECL|CCM_PRE66|macro|CCM_PRE66
DECL|CCM_PRE67|macro|CCM_PRE67
DECL|CCM_PRE68|macro|CCM_PRE68
DECL|CCM_PRE69|macro|CCM_PRE69
DECL|CCM_PRE6|macro|CCM_PRE6
DECL|CCM_PRE70|macro|CCM_PRE70
DECL|CCM_PRE71|macro|CCM_PRE71
DECL|CCM_PRE72|macro|CCM_PRE72
DECL|CCM_PRE73|macro|CCM_PRE73
DECL|CCM_PRE74|macro|CCM_PRE74
DECL|CCM_PRE75|macro|CCM_PRE75
DECL|CCM_PRE76|macro|CCM_PRE76
DECL|CCM_PRE77|macro|CCM_PRE77
DECL|CCM_PRE78|macro|CCM_PRE78
DECL|CCM_PRE79|macro|CCM_PRE79
DECL|CCM_PRE7|macro|CCM_PRE7
DECL|CCM_PRE80|macro|CCM_PRE80
DECL|CCM_PRE81|macro|CCM_PRE81
DECL|CCM_PRE82|macro|CCM_PRE82
DECL|CCM_PRE83|macro|CCM_PRE83
DECL|CCM_PRE84|macro|CCM_PRE84
DECL|CCM_PRE85|macro|CCM_PRE85
DECL|CCM_PRE86|macro|CCM_PRE86
DECL|CCM_PRE87|macro|CCM_PRE87
DECL|CCM_PRE88|macro|CCM_PRE88
DECL|CCM_PRE89|macro|CCM_PRE89
DECL|CCM_PRE8|macro|CCM_PRE8
DECL|CCM_PRE90|macro|CCM_PRE90
DECL|CCM_PRE91|macro|CCM_PRE91
DECL|CCM_PRE92|macro|CCM_PRE92
DECL|CCM_PRE93|macro|CCM_PRE93
DECL|CCM_PRE94|macro|CCM_PRE94
DECL|CCM_PRE95|macro|CCM_PRE95
DECL|CCM_PRE96|macro|CCM_PRE96
DECL|CCM_PRE97|macro|CCM_PRE97
DECL|CCM_PRE98|macro|CCM_PRE98
DECL|CCM_PRE99|macro|CCM_PRE99
DECL|CCM_PRE9|macro|CCM_PRE9
DECL|CCM_PRE_BUSY0_MASK|macro|CCM_PRE_BUSY0_MASK
DECL|CCM_PRE_BUSY0_SHIFT|macro|CCM_PRE_BUSY0_SHIFT
DECL|CCM_PRE_BUSY1_MASK|macro|CCM_PRE_BUSY1_MASK
DECL|CCM_PRE_BUSY1_SHIFT|macro|CCM_PRE_BUSY1_SHIFT
DECL|CCM_PRE_BUSY3_MASK|macro|CCM_PRE_BUSY3_MASK
DECL|CCM_PRE_BUSY3_SHIFT|macro|CCM_PRE_BUSY3_SHIFT
DECL|CCM_PRE_BUSY4_MASK|macro|CCM_PRE_BUSY4_MASK
DECL|CCM_PRE_BUSY4_SHIFT|macro|CCM_PRE_BUSY4_SHIFT
DECL|CCM_PRE_EN_A_MASK|macro|CCM_PRE_EN_A_MASK
DECL|CCM_PRE_EN_A_SHIFT|macro|CCM_PRE_EN_A_SHIFT
DECL|CCM_PRE_EN_B_MASK|macro|CCM_PRE_EN_B_MASK
DECL|CCM_PRE_EN_B_SHIFT|macro|CCM_PRE_EN_B_SHIFT
DECL|CCM_PRE_MUX_A_MASK|macro|CCM_PRE_MUX_A_MASK
DECL|CCM_PRE_MUX_A_SHIFT|macro|CCM_PRE_MUX_A_SHIFT
DECL|CCM_PRE_MUX_A|macro|CCM_PRE_MUX_A
DECL|CCM_PRE_MUX_B_MASK|macro|CCM_PRE_MUX_B_MASK
DECL|CCM_PRE_MUX_B_SHIFT|macro|CCM_PRE_MUX_B_SHIFT
DECL|CCM_PRE_MUX_B|macro|CCM_PRE_MUX_B
DECL|CCM_PRE_PRE_PODF_A_MASK|macro|CCM_PRE_PRE_PODF_A_MASK
DECL|CCM_PRE_PRE_PODF_A_SHIFT|macro|CCM_PRE_PRE_PODF_A_SHIFT
DECL|CCM_PRE_PRE_PODF_A|macro|CCM_PRE_PRE_PODF_A
DECL|CCM_PRE_PRE_PODF_B_MASK|macro|CCM_PRE_PRE_PODF_B_MASK
DECL|CCM_PRE_PRE_PODF_B_SHIFT|macro|CCM_PRE_PRE_PODF_B_SHIFT
DECL|CCM_PRE_PRE_PODF_B|macro|CCM_PRE_PRE_PODF_B
DECL|CCM_PRE_REG|macro|CCM_PRE_REG
DECL|CCM_PRE_ROOT0_CLR|macro|CCM_PRE_ROOT0_CLR
DECL|CCM_PRE_ROOT0_SET|macro|CCM_PRE_ROOT0_SET
DECL|CCM_PRE_ROOT0_TOG|macro|CCM_PRE_ROOT0_TOG
DECL|CCM_PRE_ROOT100_CLR|macro|CCM_PRE_ROOT100_CLR
DECL|CCM_PRE_ROOT100_SET|macro|CCM_PRE_ROOT100_SET
DECL|CCM_PRE_ROOT100_TOG|macro|CCM_PRE_ROOT100_TOG
DECL|CCM_PRE_ROOT101_CLR|macro|CCM_PRE_ROOT101_CLR
DECL|CCM_PRE_ROOT101_SET|macro|CCM_PRE_ROOT101_SET
DECL|CCM_PRE_ROOT101_TOG|macro|CCM_PRE_ROOT101_TOG
DECL|CCM_PRE_ROOT102_CLR|macro|CCM_PRE_ROOT102_CLR
DECL|CCM_PRE_ROOT102_SET|macro|CCM_PRE_ROOT102_SET
DECL|CCM_PRE_ROOT102_TOG|macro|CCM_PRE_ROOT102_TOG
DECL|CCM_PRE_ROOT103_CLR|macro|CCM_PRE_ROOT103_CLR
DECL|CCM_PRE_ROOT103_SET|macro|CCM_PRE_ROOT103_SET
DECL|CCM_PRE_ROOT103_TOG|macro|CCM_PRE_ROOT103_TOG
DECL|CCM_PRE_ROOT104_CLR|macro|CCM_PRE_ROOT104_CLR
DECL|CCM_PRE_ROOT104_SET|macro|CCM_PRE_ROOT104_SET
DECL|CCM_PRE_ROOT104_TOG|macro|CCM_PRE_ROOT104_TOG
DECL|CCM_PRE_ROOT105_CLR|macro|CCM_PRE_ROOT105_CLR
DECL|CCM_PRE_ROOT105_SET|macro|CCM_PRE_ROOT105_SET
DECL|CCM_PRE_ROOT105_TOG|macro|CCM_PRE_ROOT105_TOG
DECL|CCM_PRE_ROOT106_CLR|macro|CCM_PRE_ROOT106_CLR
DECL|CCM_PRE_ROOT106_SET|macro|CCM_PRE_ROOT106_SET
DECL|CCM_PRE_ROOT106_TOG|macro|CCM_PRE_ROOT106_TOG
DECL|CCM_PRE_ROOT107_CLR|macro|CCM_PRE_ROOT107_CLR
DECL|CCM_PRE_ROOT107_SET|macro|CCM_PRE_ROOT107_SET
DECL|CCM_PRE_ROOT107_TOG|macro|CCM_PRE_ROOT107_TOG
DECL|CCM_PRE_ROOT108_CLR|macro|CCM_PRE_ROOT108_CLR
DECL|CCM_PRE_ROOT108_SET|macro|CCM_PRE_ROOT108_SET
DECL|CCM_PRE_ROOT108_TOG|macro|CCM_PRE_ROOT108_TOG
DECL|CCM_PRE_ROOT109_CLR|macro|CCM_PRE_ROOT109_CLR
DECL|CCM_PRE_ROOT109_SET|macro|CCM_PRE_ROOT109_SET
DECL|CCM_PRE_ROOT109_TOG|macro|CCM_PRE_ROOT109_TOG
DECL|CCM_PRE_ROOT10_CLR|macro|CCM_PRE_ROOT10_CLR
DECL|CCM_PRE_ROOT10_SET|macro|CCM_PRE_ROOT10_SET
DECL|CCM_PRE_ROOT10_TOG|macro|CCM_PRE_ROOT10_TOG
DECL|CCM_PRE_ROOT110_CLR|macro|CCM_PRE_ROOT110_CLR
DECL|CCM_PRE_ROOT110_SET|macro|CCM_PRE_ROOT110_SET
DECL|CCM_PRE_ROOT110_TOG|macro|CCM_PRE_ROOT110_TOG
DECL|CCM_PRE_ROOT111_CLR|macro|CCM_PRE_ROOT111_CLR
DECL|CCM_PRE_ROOT111_SET|macro|CCM_PRE_ROOT111_SET
DECL|CCM_PRE_ROOT111_TOG|macro|CCM_PRE_ROOT111_TOG
DECL|CCM_PRE_ROOT112_CLR|macro|CCM_PRE_ROOT112_CLR
DECL|CCM_PRE_ROOT112_SET|macro|CCM_PRE_ROOT112_SET
DECL|CCM_PRE_ROOT112_TOG|macro|CCM_PRE_ROOT112_TOG
DECL|CCM_PRE_ROOT113_CLR|macro|CCM_PRE_ROOT113_CLR
DECL|CCM_PRE_ROOT113_SET|macro|CCM_PRE_ROOT113_SET
DECL|CCM_PRE_ROOT113_TOG|macro|CCM_PRE_ROOT113_TOG
DECL|CCM_PRE_ROOT114_CLR|macro|CCM_PRE_ROOT114_CLR
DECL|CCM_PRE_ROOT114_SET|macro|CCM_PRE_ROOT114_SET
DECL|CCM_PRE_ROOT114_TOG|macro|CCM_PRE_ROOT114_TOG
DECL|CCM_PRE_ROOT115_CLR|macro|CCM_PRE_ROOT115_CLR
DECL|CCM_PRE_ROOT115_SET|macro|CCM_PRE_ROOT115_SET
DECL|CCM_PRE_ROOT115_TOG|macro|CCM_PRE_ROOT115_TOG
DECL|CCM_PRE_ROOT116_CLR|macro|CCM_PRE_ROOT116_CLR
DECL|CCM_PRE_ROOT116_SET|macro|CCM_PRE_ROOT116_SET
DECL|CCM_PRE_ROOT116_TOG|macro|CCM_PRE_ROOT116_TOG
DECL|CCM_PRE_ROOT117_CLR|macro|CCM_PRE_ROOT117_CLR
DECL|CCM_PRE_ROOT117_SET|macro|CCM_PRE_ROOT117_SET
DECL|CCM_PRE_ROOT117_TOG|macro|CCM_PRE_ROOT117_TOG
DECL|CCM_PRE_ROOT118_CLR|macro|CCM_PRE_ROOT118_CLR
DECL|CCM_PRE_ROOT118_SET|macro|CCM_PRE_ROOT118_SET
DECL|CCM_PRE_ROOT118_TOG|macro|CCM_PRE_ROOT118_TOG
DECL|CCM_PRE_ROOT119_CLR|macro|CCM_PRE_ROOT119_CLR
DECL|CCM_PRE_ROOT119_SET|macro|CCM_PRE_ROOT119_SET
DECL|CCM_PRE_ROOT119_TOG|macro|CCM_PRE_ROOT119_TOG
DECL|CCM_PRE_ROOT11_CLR|macro|CCM_PRE_ROOT11_CLR
DECL|CCM_PRE_ROOT11_SET|macro|CCM_PRE_ROOT11_SET
DECL|CCM_PRE_ROOT11_TOG|macro|CCM_PRE_ROOT11_TOG
DECL|CCM_PRE_ROOT120_CLR|macro|CCM_PRE_ROOT120_CLR
DECL|CCM_PRE_ROOT120_SET|macro|CCM_PRE_ROOT120_SET
DECL|CCM_PRE_ROOT120_TOG|macro|CCM_PRE_ROOT120_TOG
DECL|CCM_PRE_ROOT121_CLR|macro|CCM_PRE_ROOT121_CLR
DECL|CCM_PRE_ROOT121_SET|macro|CCM_PRE_ROOT121_SET
DECL|CCM_PRE_ROOT121_TOG|macro|CCM_PRE_ROOT121_TOG
DECL|CCM_PRE_ROOT122_CLR|macro|CCM_PRE_ROOT122_CLR
DECL|CCM_PRE_ROOT122_SET|macro|CCM_PRE_ROOT122_SET
DECL|CCM_PRE_ROOT122_TOG|macro|CCM_PRE_ROOT122_TOG
DECL|CCM_PRE_ROOT123_CLR|macro|CCM_PRE_ROOT123_CLR
DECL|CCM_PRE_ROOT123_SET|macro|CCM_PRE_ROOT123_SET
DECL|CCM_PRE_ROOT123_TOG|macro|CCM_PRE_ROOT123_TOG
DECL|CCM_PRE_ROOT124_CLR|macro|CCM_PRE_ROOT124_CLR
DECL|CCM_PRE_ROOT124_SET|macro|CCM_PRE_ROOT124_SET
DECL|CCM_PRE_ROOT124_TOG|macro|CCM_PRE_ROOT124_TOG
DECL|CCM_PRE_ROOT12_CLR|macro|CCM_PRE_ROOT12_CLR
DECL|CCM_PRE_ROOT12_SET|macro|CCM_PRE_ROOT12_SET
DECL|CCM_PRE_ROOT12_TOG|macro|CCM_PRE_ROOT12_TOG
DECL|CCM_PRE_ROOT13_CLR|macro|CCM_PRE_ROOT13_CLR
DECL|CCM_PRE_ROOT13_SET|macro|CCM_PRE_ROOT13_SET
DECL|CCM_PRE_ROOT13_TOG|macro|CCM_PRE_ROOT13_TOG
DECL|CCM_PRE_ROOT14_CLR|macro|CCM_PRE_ROOT14_CLR
DECL|CCM_PRE_ROOT14_SET|macro|CCM_PRE_ROOT14_SET
DECL|CCM_PRE_ROOT14_TOG|macro|CCM_PRE_ROOT14_TOG
DECL|CCM_PRE_ROOT15_CLR|macro|CCM_PRE_ROOT15_CLR
DECL|CCM_PRE_ROOT15_SET|macro|CCM_PRE_ROOT15_SET
DECL|CCM_PRE_ROOT15_TOG|macro|CCM_PRE_ROOT15_TOG
DECL|CCM_PRE_ROOT16_CLR|macro|CCM_PRE_ROOT16_CLR
DECL|CCM_PRE_ROOT16_SET|macro|CCM_PRE_ROOT16_SET
DECL|CCM_PRE_ROOT16_TOG|macro|CCM_PRE_ROOT16_TOG
DECL|CCM_PRE_ROOT17_CLR|macro|CCM_PRE_ROOT17_CLR
DECL|CCM_PRE_ROOT17_SET|macro|CCM_PRE_ROOT17_SET
DECL|CCM_PRE_ROOT17_TOG|macro|CCM_PRE_ROOT17_TOG
DECL|CCM_PRE_ROOT18_CLR|macro|CCM_PRE_ROOT18_CLR
DECL|CCM_PRE_ROOT18_SET|macro|CCM_PRE_ROOT18_SET
DECL|CCM_PRE_ROOT18_TOG|macro|CCM_PRE_ROOT18_TOG
DECL|CCM_PRE_ROOT19_CLR|macro|CCM_PRE_ROOT19_CLR
DECL|CCM_PRE_ROOT19_SET|macro|CCM_PRE_ROOT19_SET
DECL|CCM_PRE_ROOT19_TOG|macro|CCM_PRE_ROOT19_TOG
DECL|CCM_PRE_ROOT1_CLR|macro|CCM_PRE_ROOT1_CLR
DECL|CCM_PRE_ROOT1_SET|macro|CCM_PRE_ROOT1_SET
DECL|CCM_PRE_ROOT1_TOG|macro|CCM_PRE_ROOT1_TOG
DECL|CCM_PRE_ROOT20_CLR|macro|CCM_PRE_ROOT20_CLR
DECL|CCM_PRE_ROOT20_SET|macro|CCM_PRE_ROOT20_SET
DECL|CCM_PRE_ROOT20_TOG|macro|CCM_PRE_ROOT20_TOG
DECL|CCM_PRE_ROOT21_CLR|macro|CCM_PRE_ROOT21_CLR
DECL|CCM_PRE_ROOT21_SET|macro|CCM_PRE_ROOT21_SET
DECL|CCM_PRE_ROOT21_TOG|macro|CCM_PRE_ROOT21_TOG
DECL|CCM_PRE_ROOT22_CLR|macro|CCM_PRE_ROOT22_CLR
DECL|CCM_PRE_ROOT22_SET|macro|CCM_PRE_ROOT22_SET
DECL|CCM_PRE_ROOT22_TOG|macro|CCM_PRE_ROOT22_TOG
DECL|CCM_PRE_ROOT23_CLR|macro|CCM_PRE_ROOT23_CLR
DECL|CCM_PRE_ROOT23_SET|macro|CCM_PRE_ROOT23_SET
DECL|CCM_PRE_ROOT23_TOG|macro|CCM_PRE_ROOT23_TOG
DECL|CCM_PRE_ROOT24_CLR|macro|CCM_PRE_ROOT24_CLR
DECL|CCM_PRE_ROOT24_SET|macro|CCM_PRE_ROOT24_SET
DECL|CCM_PRE_ROOT24_TOG|macro|CCM_PRE_ROOT24_TOG
DECL|CCM_PRE_ROOT25_CLR|macro|CCM_PRE_ROOT25_CLR
DECL|CCM_PRE_ROOT25_SET|macro|CCM_PRE_ROOT25_SET
DECL|CCM_PRE_ROOT25_TOG|macro|CCM_PRE_ROOT25_TOG
DECL|CCM_PRE_ROOT26_CLR|macro|CCM_PRE_ROOT26_CLR
DECL|CCM_PRE_ROOT26_SET|macro|CCM_PRE_ROOT26_SET
DECL|CCM_PRE_ROOT26_TOG|macro|CCM_PRE_ROOT26_TOG
DECL|CCM_PRE_ROOT27_CLR|macro|CCM_PRE_ROOT27_CLR
DECL|CCM_PRE_ROOT27_SET|macro|CCM_PRE_ROOT27_SET
DECL|CCM_PRE_ROOT27_TOG|macro|CCM_PRE_ROOT27_TOG
DECL|CCM_PRE_ROOT28_CLR|macro|CCM_PRE_ROOT28_CLR
DECL|CCM_PRE_ROOT28_SET|macro|CCM_PRE_ROOT28_SET
DECL|CCM_PRE_ROOT28_TOG|macro|CCM_PRE_ROOT28_TOG
DECL|CCM_PRE_ROOT29_CLR|macro|CCM_PRE_ROOT29_CLR
DECL|CCM_PRE_ROOT29_SET|macro|CCM_PRE_ROOT29_SET
DECL|CCM_PRE_ROOT29_TOG|macro|CCM_PRE_ROOT29_TOG
DECL|CCM_PRE_ROOT2_CLR|macro|CCM_PRE_ROOT2_CLR
DECL|CCM_PRE_ROOT2_SET|macro|CCM_PRE_ROOT2_SET
DECL|CCM_PRE_ROOT2_TOG|macro|CCM_PRE_ROOT2_TOG
DECL|CCM_PRE_ROOT30_CLR|macro|CCM_PRE_ROOT30_CLR
DECL|CCM_PRE_ROOT30_SET|macro|CCM_PRE_ROOT30_SET
DECL|CCM_PRE_ROOT30_TOG|macro|CCM_PRE_ROOT30_TOG
DECL|CCM_PRE_ROOT31_CLR|macro|CCM_PRE_ROOT31_CLR
DECL|CCM_PRE_ROOT31_SET|macro|CCM_PRE_ROOT31_SET
DECL|CCM_PRE_ROOT31_TOG|macro|CCM_PRE_ROOT31_TOG
DECL|CCM_PRE_ROOT32_CLR|macro|CCM_PRE_ROOT32_CLR
DECL|CCM_PRE_ROOT32_SET|macro|CCM_PRE_ROOT32_SET
DECL|CCM_PRE_ROOT32_TOG|macro|CCM_PRE_ROOT32_TOG
DECL|CCM_PRE_ROOT33_CLR|macro|CCM_PRE_ROOT33_CLR
DECL|CCM_PRE_ROOT33_SET|macro|CCM_PRE_ROOT33_SET
DECL|CCM_PRE_ROOT33_TOG|macro|CCM_PRE_ROOT33_TOG
DECL|CCM_PRE_ROOT34_CLR|macro|CCM_PRE_ROOT34_CLR
DECL|CCM_PRE_ROOT34_SET|macro|CCM_PRE_ROOT34_SET
DECL|CCM_PRE_ROOT34_TOG|macro|CCM_PRE_ROOT34_TOG
DECL|CCM_PRE_ROOT35_CLR|macro|CCM_PRE_ROOT35_CLR
DECL|CCM_PRE_ROOT35_SET|macro|CCM_PRE_ROOT35_SET
DECL|CCM_PRE_ROOT35_TOG|macro|CCM_PRE_ROOT35_TOG
DECL|CCM_PRE_ROOT36_CLR|macro|CCM_PRE_ROOT36_CLR
DECL|CCM_PRE_ROOT36_SET|macro|CCM_PRE_ROOT36_SET
DECL|CCM_PRE_ROOT36_TOG|macro|CCM_PRE_ROOT36_TOG
DECL|CCM_PRE_ROOT37_CLR|macro|CCM_PRE_ROOT37_CLR
DECL|CCM_PRE_ROOT37_SET|macro|CCM_PRE_ROOT37_SET
DECL|CCM_PRE_ROOT37_TOG|macro|CCM_PRE_ROOT37_TOG
DECL|CCM_PRE_ROOT38_CLR|macro|CCM_PRE_ROOT38_CLR
DECL|CCM_PRE_ROOT38_SET|macro|CCM_PRE_ROOT38_SET
DECL|CCM_PRE_ROOT38_TOG|macro|CCM_PRE_ROOT38_TOG
DECL|CCM_PRE_ROOT39_CLR|macro|CCM_PRE_ROOT39_CLR
DECL|CCM_PRE_ROOT39_SET|macro|CCM_PRE_ROOT39_SET
DECL|CCM_PRE_ROOT39_TOG|macro|CCM_PRE_ROOT39_TOG
DECL|CCM_PRE_ROOT3_CLR|macro|CCM_PRE_ROOT3_CLR
DECL|CCM_PRE_ROOT3_SET|macro|CCM_PRE_ROOT3_SET
DECL|CCM_PRE_ROOT3_TOG|macro|CCM_PRE_ROOT3_TOG
DECL|CCM_PRE_ROOT40_CLR|macro|CCM_PRE_ROOT40_CLR
DECL|CCM_PRE_ROOT40_SET|macro|CCM_PRE_ROOT40_SET
DECL|CCM_PRE_ROOT40_TOG|macro|CCM_PRE_ROOT40_TOG
DECL|CCM_PRE_ROOT41_CLR|macro|CCM_PRE_ROOT41_CLR
DECL|CCM_PRE_ROOT41_SET|macro|CCM_PRE_ROOT41_SET
DECL|CCM_PRE_ROOT41_TOG|macro|CCM_PRE_ROOT41_TOG
DECL|CCM_PRE_ROOT42_CLR|macro|CCM_PRE_ROOT42_CLR
DECL|CCM_PRE_ROOT42_SET|macro|CCM_PRE_ROOT42_SET
DECL|CCM_PRE_ROOT42_TOG|macro|CCM_PRE_ROOT42_TOG
DECL|CCM_PRE_ROOT43_CLR|macro|CCM_PRE_ROOT43_CLR
DECL|CCM_PRE_ROOT43_SET|macro|CCM_PRE_ROOT43_SET
DECL|CCM_PRE_ROOT43_TOG|macro|CCM_PRE_ROOT43_TOG
DECL|CCM_PRE_ROOT44_CLR|macro|CCM_PRE_ROOT44_CLR
DECL|CCM_PRE_ROOT44_SET|macro|CCM_PRE_ROOT44_SET
DECL|CCM_PRE_ROOT44_TOG|macro|CCM_PRE_ROOT44_TOG
DECL|CCM_PRE_ROOT45_CLR|macro|CCM_PRE_ROOT45_CLR
DECL|CCM_PRE_ROOT45_SET|macro|CCM_PRE_ROOT45_SET
DECL|CCM_PRE_ROOT45_TOG|macro|CCM_PRE_ROOT45_TOG
DECL|CCM_PRE_ROOT46_CLR|macro|CCM_PRE_ROOT46_CLR
DECL|CCM_PRE_ROOT46_SET|macro|CCM_PRE_ROOT46_SET
DECL|CCM_PRE_ROOT46_TOG|macro|CCM_PRE_ROOT46_TOG
DECL|CCM_PRE_ROOT47_CLR|macro|CCM_PRE_ROOT47_CLR
DECL|CCM_PRE_ROOT47_SET|macro|CCM_PRE_ROOT47_SET
DECL|CCM_PRE_ROOT47_TOG|macro|CCM_PRE_ROOT47_TOG
DECL|CCM_PRE_ROOT48_CLR|macro|CCM_PRE_ROOT48_CLR
DECL|CCM_PRE_ROOT48_SET|macro|CCM_PRE_ROOT48_SET
DECL|CCM_PRE_ROOT48_TOG|macro|CCM_PRE_ROOT48_TOG
DECL|CCM_PRE_ROOT49_CLR|macro|CCM_PRE_ROOT49_CLR
DECL|CCM_PRE_ROOT49_SET|macro|CCM_PRE_ROOT49_SET
DECL|CCM_PRE_ROOT49_TOG|macro|CCM_PRE_ROOT49_TOG
DECL|CCM_PRE_ROOT4_CLR|macro|CCM_PRE_ROOT4_CLR
DECL|CCM_PRE_ROOT4_SET|macro|CCM_PRE_ROOT4_SET
DECL|CCM_PRE_ROOT4_TOG|macro|CCM_PRE_ROOT4_TOG
DECL|CCM_PRE_ROOT50_CLR|macro|CCM_PRE_ROOT50_CLR
DECL|CCM_PRE_ROOT50_SET|macro|CCM_PRE_ROOT50_SET
DECL|CCM_PRE_ROOT50_TOG|macro|CCM_PRE_ROOT50_TOG
DECL|CCM_PRE_ROOT51_CLR|macro|CCM_PRE_ROOT51_CLR
DECL|CCM_PRE_ROOT51_SET|macro|CCM_PRE_ROOT51_SET
DECL|CCM_PRE_ROOT51_TOG|macro|CCM_PRE_ROOT51_TOG
DECL|CCM_PRE_ROOT52_CLR|macro|CCM_PRE_ROOT52_CLR
DECL|CCM_PRE_ROOT52_SET|macro|CCM_PRE_ROOT52_SET
DECL|CCM_PRE_ROOT52_TOG|macro|CCM_PRE_ROOT52_TOG
DECL|CCM_PRE_ROOT53_CLR|macro|CCM_PRE_ROOT53_CLR
DECL|CCM_PRE_ROOT53_SET|macro|CCM_PRE_ROOT53_SET
DECL|CCM_PRE_ROOT53_TOG|macro|CCM_PRE_ROOT53_TOG
DECL|CCM_PRE_ROOT54_CLR|macro|CCM_PRE_ROOT54_CLR
DECL|CCM_PRE_ROOT54_SET|macro|CCM_PRE_ROOT54_SET
DECL|CCM_PRE_ROOT54_TOG|macro|CCM_PRE_ROOT54_TOG
DECL|CCM_PRE_ROOT55_CLR|macro|CCM_PRE_ROOT55_CLR
DECL|CCM_PRE_ROOT55_SET|macro|CCM_PRE_ROOT55_SET
DECL|CCM_PRE_ROOT55_TOG|macro|CCM_PRE_ROOT55_TOG
DECL|CCM_PRE_ROOT56_CLR|macro|CCM_PRE_ROOT56_CLR
DECL|CCM_PRE_ROOT56_SET|macro|CCM_PRE_ROOT56_SET
DECL|CCM_PRE_ROOT56_TOG|macro|CCM_PRE_ROOT56_TOG
DECL|CCM_PRE_ROOT57_CLR|macro|CCM_PRE_ROOT57_CLR
DECL|CCM_PRE_ROOT57_SET|macro|CCM_PRE_ROOT57_SET
DECL|CCM_PRE_ROOT57_TOG|macro|CCM_PRE_ROOT57_TOG
DECL|CCM_PRE_ROOT58_CLR|macro|CCM_PRE_ROOT58_CLR
DECL|CCM_PRE_ROOT58_SET|macro|CCM_PRE_ROOT58_SET
DECL|CCM_PRE_ROOT58_TOG|macro|CCM_PRE_ROOT58_TOG
DECL|CCM_PRE_ROOT59_CLR|macro|CCM_PRE_ROOT59_CLR
DECL|CCM_PRE_ROOT59_SET|macro|CCM_PRE_ROOT59_SET
DECL|CCM_PRE_ROOT59_TOG|macro|CCM_PRE_ROOT59_TOG
DECL|CCM_PRE_ROOT5_CLR|macro|CCM_PRE_ROOT5_CLR
DECL|CCM_PRE_ROOT5_SET|macro|CCM_PRE_ROOT5_SET
DECL|CCM_PRE_ROOT5_TOG|macro|CCM_PRE_ROOT5_TOG
DECL|CCM_PRE_ROOT60_CLR|macro|CCM_PRE_ROOT60_CLR
DECL|CCM_PRE_ROOT60_SET|macro|CCM_PRE_ROOT60_SET
DECL|CCM_PRE_ROOT60_TOG|macro|CCM_PRE_ROOT60_TOG
DECL|CCM_PRE_ROOT61_CLR|macro|CCM_PRE_ROOT61_CLR
DECL|CCM_PRE_ROOT61_SET|macro|CCM_PRE_ROOT61_SET
DECL|CCM_PRE_ROOT61_TOG|macro|CCM_PRE_ROOT61_TOG
DECL|CCM_PRE_ROOT62_CLR|macro|CCM_PRE_ROOT62_CLR
DECL|CCM_PRE_ROOT62_SET|macro|CCM_PRE_ROOT62_SET
DECL|CCM_PRE_ROOT62_TOG|macro|CCM_PRE_ROOT62_TOG
DECL|CCM_PRE_ROOT63_CLR|macro|CCM_PRE_ROOT63_CLR
DECL|CCM_PRE_ROOT63_SET|macro|CCM_PRE_ROOT63_SET
DECL|CCM_PRE_ROOT63_TOG|macro|CCM_PRE_ROOT63_TOG
DECL|CCM_PRE_ROOT64_CLR|macro|CCM_PRE_ROOT64_CLR
DECL|CCM_PRE_ROOT64_SET|macro|CCM_PRE_ROOT64_SET
DECL|CCM_PRE_ROOT64_TOG|macro|CCM_PRE_ROOT64_TOG
DECL|CCM_PRE_ROOT65_CLR|macro|CCM_PRE_ROOT65_CLR
DECL|CCM_PRE_ROOT65_SET|macro|CCM_PRE_ROOT65_SET
DECL|CCM_PRE_ROOT65_TOG|macro|CCM_PRE_ROOT65_TOG
DECL|CCM_PRE_ROOT66_CLR|macro|CCM_PRE_ROOT66_CLR
DECL|CCM_PRE_ROOT66_SET|macro|CCM_PRE_ROOT66_SET
DECL|CCM_PRE_ROOT66_TOG|macro|CCM_PRE_ROOT66_TOG
DECL|CCM_PRE_ROOT67_CLR|macro|CCM_PRE_ROOT67_CLR
DECL|CCM_PRE_ROOT67_SET|macro|CCM_PRE_ROOT67_SET
DECL|CCM_PRE_ROOT67_TOG|macro|CCM_PRE_ROOT67_TOG
DECL|CCM_PRE_ROOT68_CLR|macro|CCM_PRE_ROOT68_CLR
DECL|CCM_PRE_ROOT68_SET|macro|CCM_PRE_ROOT68_SET
DECL|CCM_PRE_ROOT68_TOG|macro|CCM_PRE_ROOT68_TOG
DECL|CCM_PRE_ROOT69_CLR|macro|CCM_PRE_ROOT69_CLR
DECL|CCM_PRE_ROOT69_SET|macro|CCM_PRE_ROOT69_SET
DECL|CCM_PRE_ROOT69_TOG|macro|CCM_PRE_ROOT69_TOG
DECL|CCM_PRE_ROOT6_CLR|macro|CCM_PRE_ROOT6_CLR
DECL|CCM_PRE_ROOT6_SET|macro|CCM_PRE_ROOT6_SET
DECL|CCM_PRE_ROOT6_TOG|macro|CCM_PRE_ROOT6_TOG
DECL|CCM_PRE_ROOT70_CLR|macro|CCM_PRE_ROOT70_CLR
DECL|CCM_PRE_ROOT70_SET|macro|CCM_PRE_ROOT70_SET
DECL|CCM_PRE_ROOT70_TOG|macro|CCM_PRE_ROOT70_TOG
DECL|CCM_PRE_ROOT71_CLR|macro|CCM_PRE_ROOT71_CLR
DECL|CCM_PRE_ROOT71_SET|macro|CCM_PRE_ROOT71_SET
DECL|CCM_PRE_ROOT71_TOG|macro|CCM_PRE_ROOT71_TOG
DECL|CCM_PRE_ROOT72_CLR|macro|CCM_PRE_ROOT72_CLR
DECL|CCM_PRE_ROOT72_SET|macro|CCM_PRE_ROOT72_SET
DECL|CCM_PRE_ROOT72_TOG|macro|CCM_PRE_ROOT72_TOG
DECL|CCM_PRE_ROOT73_CLR|macro|CCM_PRE_ROOT73_CLR
DECL|CCM_PRE_ROOT73_SET|macro|CCM_PRE_ROOT73_SET
DECL|CCM_PRE_ROOT73_TOG|macro|CCM_PRE_ROOT73_TOG
DECL|CCM_PRE_ROOT74_CLR|macro|CCM_PRE_ROOT74_CLR
DECL|CCM_PRE_ROOT74_SET|macro|CCM_PRE_ROOT74_SET
DECL|CCM_PRE_ROOT74_TOG|macro|CCM_PRE_ROOT74_TOG
DECL|CCM_PRE_ROOT75_CLR|macro|CCM_PRE_ROOT75_CLR
DECL|CCM_PRE_ROOT75_SET|macro|CCM_PRE_ROOT75_SET
DECL|CCM_PRE_ROOT75_TOG|macro|CCM_PRE_ROOT75_TOG
DECL|CCM_PRE_ROOT76_CLR|macro|CCM_PRE_ROOT76_CLR
DECL|CCM_PRE_ROOT76_SET|macro|CCM_PRE_ROOT76_SET
DECL|CCM_PRE_ROOT76_TOG|macro|CCM_PRE_ROOT76_TOG
DECL|CCM_PRE_ROOT77_CLR|macro|CCM_PRE_ROOT77_CLR
DECL|CCM_PRE_ROOT77_SET|macro|CCM_PRE_ROOT77_SET
DECL|CCM_PRE_ROOT77_TOG|macro|CCM_PRE_ROOT77_TOG
DECL|CCM_PRE_ROOT78_CLR|macro|CCM_PRE_ROOT78_CLR
DECL|CCM_PRE_ROOT78_SET|macro|CCM_PRE_ROOT78_SET
DECL|CCM_PRE_ROOT78_TOG|macro|CCM_PRE_ROOT78_TOG
DECL|CCM_PRE_ROOT79_CLR|macro|CCM_PRE_ROOT79_CLR
DECL|CCM_PRE_ROOT79_SET|macro|CCM_PRE_ROOT79_SET
DECL|CCM_PRE_ROOT79_TOG|macro|CCM_PRE_ROOT79_TOG
DECL|CCM_PRE_ROOT7_CLR|macro|CCM_PRE_ROOT7_CLR
DECL|CCM_PRE_ROOT7_SET|macro|CCM_PRE_ROOT7_SET
DECL|CCM_PRE_ROOT7_TOG|macro|CCM_PRE_ROOT7_TOG
DECL|CCM_PRE_ROOT80_CLR|macro|CCM_PRE_ROOT80_CLR
DECL|CCM_PRE_ROOT80_SET|macro|CCM_PRE_ROOT80_SET
DECL|CCM_PRE_ROOT80_TOG|macro|CCM_PRE_ROOT80_TOG
DECL|CCM_PRE_ROOT81_CLR|macro|CCM_PRE_ROOT81_CLR
DECL|CCM_PRE_ROOT81_SET|macro|CCM_PRE_ROOT81_SET
DECL|CCM_PRE_ROOT81_TOG|macro|CCM_PRE_ROOT81_TOG
DECL|CCM_PRE_ROOT82_CLR|macro|CCM_PRE_ROOT82_CLR
DECL|CCM_PRE_ROOT82_SET|macro|CCM_PRE_ROOT82_SET
DECL|CCM_PRE_ROOT82_TOG|macro|CCM_PRE_ROOT82_TOG
DECL|CCM_PRE_ROOT83_CLR|macro|CCM_PRE_ROOT83_CLR
DECL|CCM_PRE_ROOT83_SET|macro|CCM_PRE_ROOT83_SET
DECL|CCM_PRE_ROOT83_TOG|macro|CCM_PRE_ROOT83_TOG
DECL|CCM_PRE_ROOT84_CLR|macro|CCM_PRE_ROOT84_CLR
DECL|CCM_PRE_ROOT84_SET|macro|CCM_PRE_ROOT84_SET
DECL|CCM_PRE_ROOT84_TOG|macro|CCM_PRE_ROOT84_TOG
DECL|CCM_PRE_ROOT85_CLR|macro|CCM_PRE_ROOT85_CLR
DECL|CCM_PRE_ROOT85_SET|macro|CCM_PRE_ROOT85_SET
DECL|CCM_PRE_ROOT85_TOG|macro|CCM_PRE_ROOT85_TOG
DECL|CCM_PRE_ROOT86_CLR|macro|CCM_PRE_ROOT86_CLR
DECL|CCM_PRE_ROOT86_SET|macro|CCM_PRE_ROOT86_SET
DECL|CCM_PRE_ROOT86_TOG|macro|CCM_PRE_ROOT86_TOG
DECL|CCM_PRE_ROOT87_CLR|macro|CCM_PRE_ROOT87_CLR
DECL|CCM_PRE_ROOT87_SET|macro|CCM_PRE_ROOT87_SET
DECL|CCM_PRE_ROOT87_TOG|macro|CCM_PRE_ROOT87_TOG
DECL|CCM_PRE_ROOT88_CLR|macro|CCM_PRE_ROOT88_CLR
DECL|CCM_PRE_ROOT88_SET|macro|CCM_PRE_ROOT88_SET
DECL|CCM_PRE_ROOT88_TOG|macro|CCM_PRE_ROOT88_TOG
DECL|CCM_PRE_ROOT89_CLR|macro|CCM_PRE_ROOT89_CLR
DECL|CCM_PRE_ROOT89_SET|macro|CCM_PRE_ROOT89_SET
DECL|CCM_PRE_ROOT89_TOG|macro|CCM_PRE_ROOT89_TOG
DECL|CCM_PRE_ROOT8_CLR|macro|CCM_PRE_ROOT8_CLR
DECL|CCM_PRE_ROOT8_SET|macro|CCM_PRE_ROOT8_SET
DECL|CCM_PRE_ROOT8_TOG|macro|CCM_PRE_ROOT8_TOG
DECL|CCM_PRE_ROOT90_CLR|macro|CCM_PRE_ROOT90_CLR
DECL|CCM_PRE_ROOT90_SET|macro|CCM_PRE_ROOT90_SET
DECL|CCM_PRE_ROOT90_TOG|macro|CCM_PRE_ROOT90_TOG
DECL|CCM_PRE_ROOT91_CLR|macro|CCM_PRE_ROOT91_CLR
DECL|CCM_PRE_ROOT91_SET|macro|CCM_PRE_ROOT91_SET
DECL|CCM_PRE_ROOT91_TOG|macro|CCM_PRE_ROOT91_TOG
DECL|CCM_PRE_ROOT92_CLR|macro|CCM_PRE_ROOT92_CLR
DECL|CCM_PRE_ROOT92_SET|macro|CCM_PRE_ROOT92_SET
DECL|CCM_PRE_ROOT92_TOG|macro|CCM_PRE_ROOT92_TOG
DECL|CCM_PRE_ROOT93_CLR|macro|CCM_PRE_ROOT93_CLR
DECL|CCM_PRE_ROOT93_SET|macro|CCM_PRE_ROOT93_SET
DECL|CCM_PRE_ROOT93_TOG|macro|CCM_PRE_ROOT93_TOG
DECL|CCM_PRE_ROOT94_CLR|macro|CCM_PRE_ROOT94_CLR
DECL|CCM_PRE_ROOT94_SET|macro|CCM_PRE_ROOT94_SET
DECL|CCM_PRE_ROOT94_TOG|macro|CCM_PRE_ROOT94_TOG
DECL|CCM_PRE_ROOT95_CLR|macro|CCM_PRE_ROOT95_CLR
DECL|CCM_PRE_ROOT95_SET|macro|CCM_PRE_ROOT95_SET
DECL|CCM_PRE_ROOT95_TOG|macro|CCM_PRE_ROOT95_TOG
DECL|CCM_PRE_ROOT96_CLR|macro|CCM_PRE_ROOT96_CLR
DECL|CCM_PRE_ROOT96_SET|macro|CCM_PRE_ROOT96_SET
DECL|CCM_PRE_ROOT96_TOG|macro|CCM_PRE_ROOT96_TOG
DECL|CCM_PRE_ROOT97_CLR|macro|CCM_PRE_ROOT97_CLR
DECL|CCM_PRE_ROOT97_SET|macro|CCM_PRE_ROOT97_SET
DECL|CCM_PRE_ROOT97_TOG|macro|CCM_PRE_ROOT97_TOG
DECL|CCM_PRE_ROOT98_CLR|macro|CCM_PRE_ROOT98_CLR
DECL|CCM_PRE_ROOT98_SET|macro|CCM_PRE_ROOT98_SET
DECL|CCM_PRE_ROOT98_TOG|macro|CCM_PRE_ROOT98_TOG
DECL|CCM_PRE_ROOT99_CLR|macro|CCM_PRE_ROOT99_CLR
DECL|CCM_PRE_ROOT99_SET|macro|CCM_PRE_ROOT99_SET
DECL|CCM_PRE_ROOT99_TOG|macro|CCM_PRE_ROOT99_TOG
DECL|CCM_PRE_ROOT9_CLR|macro|CCM_PRE_ROOT9_CLR
DECL|CCM_PRE_ROOT9_SET|macro|CCM_PRE_ROOT9_SET
DECL|CCM_PRE_ROOT9_TOG|macro|CCM_PRE_ROOT9_TOG
DECL|CCM_PRE_ROOT_CLR_BUSY0_MASK|macro|CCM_PRE_ROOT_CLR_BUSY0_MASK
DECL|CCM_PRE_ROOT_CLR_BUSY0_SHIFT|macro|CCM_PRE_ROOT_CLR_BUSY0_SHIFT
DECL|CCM_PRE_ROOT_CLR_BUSY1_MASK|macro|CCM_PRE_ROOT_CLR_BUSY1_MASK
DECL|CCM_PRE_ROOT_CLR_BUSY1_SHIFT|macro|CCM_PRE_ROOT_CLR_BUSY1_SHIFT
DECL|CCM_PRE_ROOT_CLR_BUSY3_MASK|macro|CCM_PRE_ROOT_CLR_BUSY3_MASK
DECL|CCM_PRE_ROOT_CLR_BUSY3_SHIFT|macro|CCM_PRE_ROOT_CLR_BUSY3_SHIFT
DECL|CCM_PRE_ROOT_CLR_BUSY4_MASK|macro|CCM_PRE_ROOT_CLR_BUSY4_MASK
DECL|CCM_PRE_ROOT_CLR_BUSY4_SHIFT|macro|CCM_PRE_ROOT_CLR_BUSY4_SHIFT
DECL|CCM_PRE_ROOT_CLR_EN_A_MASK|macro|CCM_PRE_ROOT_CLR_EN_A_MASK
DECL|CCM_PRE_ROOT_CLR_EN_A_SHIFT|macro|CCM_PRE_ROOT_CLR_EN_A_SHIFT
DECL|CCM_PRE_ROOT_CLR_EN_B_MASK|macro|CCM_PRE_ROOT_CLR_EN_B_MASK
DECL|CCM_PRE_ROOT_CLR_EN_B_SHIFT|macro|CCM_PRE_ROOT_CLR_EN_B_SHIFT
DECL|CCM_PRE_ROOT_CLR_MUX_A_MASK|macro|CCM_PRE_ROOT_CLR_MUX_A_MASK
DECL|CCM_PRE_ROOT_CLR_MUX_A_SHIFT|macro|CCM_PRE_ROOT_CLR_MUX_A_SHIFT
DECL|CCM_PRE_ROOT_CLR_MUX_A|macro|CCM_PRE_ROOT_CLR_MUX_A
DECL|CCM_PRE_ROOT_CLR_MUX_B_MASK|macro|CCM_PRE_ROOT_CLR_MUX_B_MASK
DECL|CCM_PRE_ROOT_CLR_MUX_B_SHIFT|macro|CCM_PRE_ROOT_CLR_MUX_B_SHIFT
DECL|CCM_PRE_ROOT_CLR_MUX_B|macro|CCM_PRE_ROOT_CLR_MUX_B
DECL|CCM_PRE_ROOT_CLR_PRE_PODF_A_MASK|macro|CCM_PRE_ROOT_CLR_PRE_PODF_A_MASK
DECL|CCM_PRE_ROOT_CLR_PRE_PODF_A_SHIFT|macro|CCM_PRE_ROOT_CLR_PRE_PODF_A_SHIFT
DECL|CCM_PRE_ROOT_CLR_PRE_PODF_A|macro|CCM_PRE_ROOT_CLR_PRE_PODF_A
DECL|CCM_PRE_ROOT_CLR_PRE_PODF_B_MASK|macro|CCM_PRE_ROOT_CLR_PRE_PODF_B_MASK
DECL|CCM_PRE_ROOT_CLR_PRE_PODF_B_SHIFT|macro|CCM_PRE_ROOT_CLR_PRE_PODF_B_SHIFT
DECL|CCM_PRE_ROOT_CLR_PRE_PODF_B|macro|CCM_PRE_ROOT_CLR_PRE_PODF_B
DECL|CCM_PRE_ROOT_CLR_REG|macro|CCM_PRE_ROOT_CLR_REG
DECL|CCM_PRE_ROOT_CLR|macro|CCM_PRE_ROOT_CLR
DECL|CCM_PRE_ROOT_SET_BUSY0_MASK|macro|CCM_PRE_ROOT_SET_BUSY0_MASK
DECL|CCM_PRE_ROOT_SET_BUSY0_SHIFT|macro|CCM_PRE_ROOT_SET_BUSY0_SHIFT
DECL|CCM_PRE_ROOT_SET_BUSY1_MASK|macro|CCM_PRE_ROOT_SET_BUSY1_MASK
DECL|CCM_PRE_ROOT_SET_BUSY1_SHIFT|macro|CCM_PRE_ROOT_SET_BUSY1_SHIFT
DECL|CCM_PRE_ROOT_SET_BUSY3_MASK|macro|CCM_PRE_ROOT_SET_BUSY3_MASK
DECL|CCM_PRE_ROOT_SET_BUSY3_SHIFT|macro|CCM_PRE_ROOT_SET_BUSY3_SHIFT
DECL|CCM_PRE_ROOT_SET_BUSY4_MASK|macro|CCM_PRE_ROOT_SET_BUSY4_MASK
DECL|CCM_PRE_ROOT_SET_BUSY4_SHIFT|macro|CCM_PRE_ROOT_SET_BUSY4_SHIFT
DECL|CCM_PRE_ROOT_SET_EN_A_MASK|macro|CCM_PRE_ROOT_SET_EN_A_MASK
DECL|CCM_PRE_ROOT_SET_EN_A_SHIFT|macro|CCM_PRE_ROOT_SET_EN_A_SHIFT
DECL|CCM_PRE_ROOT_SET_EN_B_MASK|macro|CCM_PRE_ROOT_SET_EN_B_MASK
DECL|CCM_PRE_ROOT_SET_EN_B_SHIFT|macro|CCM_PRE_ROOT_SET_EN_B_SHIFT
DECL|CCM_PRE_ROOT_SET_MUX_A_MASK|macro|CCM_PRE_ROOT_SET_MUX_A_MASK
DECL|CCM_PRE_ROOT_SET_MUX_A_SHIFT|macro|CCM_PRE_ROOT_SET_MUX_A_SHIFT
DECL|CCM_PRE_ROOT_SET_MUX_A|macro|CCM_PRE_ROOT_SET_MUX_A
DECL|CCM_PRE_ROOT_SET_MUX_B_MASK|macro|CCM_PRE_ROOT_SET_MUX_B_MASK
DECL|CCM_PRE_ROOT_SET_MUX_B_SHIFT|macro|CCM_PRE_ROOT_SET_MUX_B_SHIFT
DECL|CCM_PRE_ROOT_SET_MUX_B|macro|CCM_PRE_ROOT_SET_MUX_B
DECL|CCM_PRE_ROOT_SET_PRE_PODF_A_MASK|macro|CCM_PRE_ROOT_SET_PRE_PODF_A_MASK
DECL|CCM_PRE_ROOT_SET_PRE_PODF_A_SHIFT|macro|CCM_PRE_ROOT_SET_PRE_PODF_A_SHIFT
DECL|CCM_PRE_ROOT_SET_PRE_PODF_A|macro|CCM_PRE_ROOT_SET_PRE_PODF_A
DECL|CCM_PRE_ROOT_SET_PRE_PODF_B_MASK|macro|CCM_PRE_ROOT_SET_PRE_PODF_B_MASK
DECL|CCM_PRE_ROOT_SET_PRE_PODF_B_SHIFT|macro|CCM_PRE_ROOT_SET_PRE_PODF_B_SHIFT
DECL|CCM_PRE_ROOT_SET_PRE_PODF_B|macro|CCM_PRE_ROOT_SET_PRE_PODF_B
DECL|CCM_PRE_ROOT_SET_REG|macro|CCM_PRE_ROOT_SET_REG
DECL|CCM_PRE_ROOT_SET|macro|CCM_PRE_ROOT_SET
DECL|CCM_PRE_ROOT_TOG_BUSY0_MASK|macro|CCM_PRE_ROOT_TOG_BUSY0_MASK
DECL|CCM_PRE_ROOT_TOG_BUSY0_SHIFT|macro|CCM_PRE_ROOT_TOG_BUSY0_SHIFT
DECL|CCM_PRE_ROOT_TOG_BUSY1_MASK|macro|CCM_PRE_ROOT_TOG_BUSY1_MASK
DECL|CCM_PRE_ROOT_TOG_BUSY1_SHIFT|macro|CCM_PRE_ROOT_TOG_BUSY1_SHIFT
DECL|CCM_PRE_ROOT_TOG_BUSY3_MASK|macro|CCM_PRE_ROOT_TOG_BUSY3_MASK
DECL|CCM_PRE_ROOT_TOG_BUSY3_SHIFT|macro|CCM_PRE_ROOT_TOG_BUSY3_SHIFT
DECL|CCM_PRE_ROOT_TOG_BUSY4_MASK|macro|CCM_PRE_ROOT_TOG_BUSY4_MASK
DECL|CCM_PRE_ROOT_TOG_BUSY4_SHIFT|macro|CCM_PRE_ROOT_TOG_BUSY4_SHIFT
DECL|CCM_PRE_ROOT_TOG_EN_A_MASK|macro|CCM_PRE_ROOT_TOG_EN_A_MASK
DECL|CCM_PRE_ROOT_TOG_EN_A_SHIFT|macro|CCM_PRE_ROOT_TOG_EN_A_SHIFT
DECL|CCM_PRE_ROOT_TOG_EN_B_MASK|macro|CCM_PRE_ROOT_TOG_EN_B_MASK
DECL|CCM_PRE_ROOT_TOG_EN_B_SHIFT|macro|CCM_PRE_ROOT_TOG_EN_B_SHIFT
DECL|CCM_PRE_ROOT_TOG_MUX_A_MASK|macro|CCM_PRE_ROOT_TOG_MUX_A_MASK
DECL|CCM_PRE_ROOT_TOG_MUX_A_SHIFT|macro|CCM_PRE_ROOT_TOG_MUX_A_SHIFT
DECL|CCM_PRE_ROOT_TOG_MUX_A|macro|CCM_PRE_ROOT_TOG_MUX_A
DECL|CCM_PRE_ROOT_TOG_MUX_B_MASK|macro|CCM_PRE_ROOT_TOG_MUX_B_MASK
DECL|CCM_PRE_ROOT_TOG_MUX_B_SHIFT|macro|CCM_PRE_ROOT_TOG_MUX_B_SHIFT
DECL|CCM_PRE_ROOT_TOG_MUX_B|macro|CCM_PRE_ROOT_TOG_MUX_B
DECL|CCM_PRE_ROOT_TOG_PRE_PODF_A_MASK|macro|CCM_PRE_ROOT_TOG_PRE_PODF_A_MASK
DECL|CCM_PRE_ROOT_TOG_PRE_PODF_A_SHIFT|macro|CCM_PRE_ROOT_TOG_PRE_PODF_A_SHIFT
DECL|CCM_PRE_ROOT_TOG_PRE_PODF_A|macro|CCM_PRE_ROOT_TOG_PRE_PODF_A
DECL|CCM_PRE_ROOT_TOG_PRE_PODF_B_MASK|macro|CCM_PRE_ROOT_TOG_PRE_PODF_B_MASK
DECL|CCM_PRE_ROOT_TOG_PRE_PODF_B_SHIFT|macro|CCM_PRE_ROOT_TOG_PRE_PODF_B_SHIFT
DECL|CCM_PRE_ROOT_TOG_PRE_PODF_B|macro|CCM_PRE_ROOT_TOG_PRE_PODF_B
DECL|CCM_PRE_ROOT_TOG_REG|macro|CCM_PRE_ROOT_TOG_REG
DECL|CCM_PRE_ROOT_TOG|macro|CCM_PRE_ROOT_TOG
DECL|CCM_PRE|macro|CCM_PRE
DECL|CCM_SRC_GPC_IRQn|enumerator|CCM_SRC_GPC_IRQn = 94, /**< SRC GPC Combined CPU wdog interrupts (4x) out of SRC. */
DECL|CCM_TARGET_ROOT0_CLR|macro|CCM_TARGET_ROOT0_CLR
DECL|CCM_TARGET_ROOT0_SET|macro|CCM_TARGET_ROOT0_SET
DECL|CCM_TARGET_ROOT0_TOG|macro|CCM_TARGET_ROOT0_TOG
DECL|CCM_TARGET_ROOT0|macro|CCM_TARGET_ROOT0
DECL|CCM_TARGET_ROOT100_CLR|macro|CCM_TARGET_ROOT100_CLR
DECL|CCM_TARGET_ROOT100_SET|macro|CCM_TARGET_ROOT100_SET
DECL|CCM_TARGET_ROOT100_TOG|macro|CCM_TARGET_ROOT100_TOG
DECL|CCM_TARGET_ROOT100|macro|CCM_TARGET_ROOT100
DECL|CCM_TARGET_ROOT101_CLR|macro|CCM_TARGET_ROOT101_CLR
DECL|CCM_TARGET_ROOT101_SET|macro|CCM_TARGET_ROOT101_SET
DECL|CCM_TARGET_ROOT101_TOG|macro|CCM_TARGET_ROOT101_TOG
DECL|CCM_TARGET_ROOT101|macro|CCM_TARGET_ROOT101
DECL|CCM_TARGET_ROOT102_CLR|macro|CCM_TARGET_ROOT102_CLR
DECL|CCM_TARGET_ROOT102_SET|macro|CCM_TARGET_ROOT102_SET
DECL|CCM_TARGET_ROOT102_TOG|macro|CCM_TARGET_ROOT102_TOG
DECL|CCM_TARGET_ROOT102|macro|CCM_TARGET_ROOT102
DECL|CCM_TARGET_ROOT103_CLR|macro|CCM_TARGET_ROOT103_CLR
DECL|CCM_TARGET_ROOT103_SET|macro|CCM_TARGET_ROOT103_SET
DECL|CCM_TARGET_ROOT103_TOG|macro|CCM_TARGET_ROOT103_TOG
DECL|CCM_TARGET_ROOT103|macro|CCM_TARGET_ROOT103
DECL|CCM_TARGET_ROOT104_CLR|macro|CCM_TARGET_ROOT104_CLR
DECL|CCM_TARGET_ROOT104_SET|macro|CCM_TARGET_ROOT104_SET
DECL|CCM_TARGET_ROOT104_TOG|macro|CCM_TARGET_ROOT104_TOG
DECL|CCM_TARGET_ROOT104|macro|CCM_TARGET_ROOT104
DECL|CCM_TARGET_ROOT105_CLR|macro|CCM_TARGET_ROOT105_CLR
DECL|CCM_TARGET_ROOT105_SET|macro|CCM_TARGET_ROOT105_SET
DECL|CCM_TARGET_ROOT105_TOG|macro|CCM_TARGET_ROOT105_TOG
DECL|CCM_TARGET_ROOT105|macro|CCM_TARGET_ROOT105
DECL|CCM_TARGET_ROOT106_CLR|macro|CCM_TARGET_ROOT106_CLR
DECL|CCM_TARGET_ROOT106_SET|macro|CCM_TARGET_ROOT106_SET
DECL|CCM_TARGET_ROOT106_TOG|macro|CCM_TARGET_ROOT106_TOG
DECL|CCM_TARGET_ROOT106|macro|CCM_TARGET_ROOT106
DECL|CCM_TARGET_ROOT107_CLR|macro|CCM_TARGET_ROOT107_CLR
DECL|CCM_TARGET_ROOT107_SET|macro|CCM_TARGET_ROOT107_SET
DECL|CCM_TARGET_ROOT107_TOG|macro|CCM_TARGET_ROOT107_TOG
DECL|CCM_TARGET_ROOT107|macro|CCM_TARGET_ROOT107
DECL|CCM_TARGET_ROOT108_CLR|macro|CCM_TARGET_ROOT108_CLR
DECL|CCM_TARGET_ROOT108_SET|macro|CCM_TARGET_ROOT108_SET
DECL|CCM_TARGET_ROOT108_TOG|macro|CCM_TARGET_ROOT108_TOG
DECL|CCM_TARGET_ROOT108|macro|CCM_TARGET_ROOT108
DECL|CCM_TARGET_ROOT109_CLR|macro|CCM_TARGET_ROOT109_CLR
DECL|CCM_TARGET_ROOT109_SET|macro|CCM_TARGET_ROOT109_SET
DECL|CCM_TARGET_ROOT109_TOG|macro|CCM_TARGET_ROOT109_TOG
DECL|CCM_TARGET_ROOT109|macro|CCM_TARGET_ROOT109
DECL|CCM_TARGET_ROOT10_CLR|macro|CCM_TARGET_ROOT10_CLR
DECL|CCM_TARGET_ROOT10_SET|macro|CCM_TARGET_ROOT10_SET
DECL|CCM_TARGET_ROOT10_TOG|macro|CCM_TARGET_ROOT10_TOG
DECL|CCM_TARGET_ROOT10|macro|CCM_TARGET_ROOT10
DECL|CCM_TARGET_ROOT110_CLR|macro|CCM_TARGET_ROOT110_CLR
DECL|CCM_TARGET_ROOT110_SET|macro|CCM_TARGET_ROOT110_SET
DECL|CCM_TARGET_ROOT110_TOG|macro|CCM_TARGET_ROOT110_TOG
DECL|CCM_TARGET_ROOT110|macro|CCM_TARGET_ROOT110
DECL|CCM_TARGET_ROOT111_CLR|macro|CCM_TARGET_ROOT111_CLR
DECL|CCM_TARGET_ROOT111_SET|macro|CCM_TARGET_ROOT111_SET
DECL|CCM_TARGET_ROOT111_TOG|macro|CCM_TARGET_ROOT111_TOG
DECL|CCM_TARGET_ROOT111|macro|CCM_TARGET_ROOT111
DECL|CCM_TARGET_ROOT112_CLR|macro|CCM_TARGET_ROOT112_CLR
DECL|CCM_TARGET_ROOT112_SET|macro|CCM_TARGET_ROOT112_SET
DECL|CCM_TARGET_ROOT112_TOG|macro|CCM_TARGET_ROOT112_TOG
DECL|CCM_TARGET_ROOT112|macro|CCM_TARGET_ROOT112
DECL|CCM_TARGET_ROOT113_CLR|macro|CCM_TARGET_ROOT113_CLR
DECL|CCM_TARGET_ROOT113_SET|macro|CCM_TARGET_ROOT113_SET
DECL|CCM_TARGET_ROOT113_TOG|macro|CCM_TARGET_ROOT113_TOG
DECL|CCM_TARGET_ROOT113|macro|CCM_TARGET_ROOT113
DECL|CCM_TARGET_ROOT114_CLR|macro|CCM_TARGET_ROOT114_CLR
DECL|CCM_TARGET_ROOT114_SET|macro|CCM_TARGET_ROOT114_SET
DECL|CCM_TARGET_ROOT114_TOG|macro|CCM_TARGET_ROOT114_TOG
DECL|CCM_TARGET_ROOT114|macro|CCM_TARGET_ROOT114
DECL|CCM_TARGET_ROOT115_CLR|macro|CCM_TARGET_ROOT115_CLR
DECL|CCM_TARGET_ROOT115_SET|macro|CCM_TARGET_ROOT115_SET
DECL|CCM_TARGET_ROOT115_TOG|macro|CCM_TARGET_ROOT115_TOG
DECL|CCM_TARGET_ROOT115|macro|CCM_TARGET_ROOT115
DECL|CCM_TARGET_ROOT116_CLR|macro|CCM_TARGET_ROOT116_CLR
DECL|CCM_TARGET_ROOT116_SET|macro|CCM_TARGET_ROOT116_SET
DECL|CCM_TARGET_ROOT116_TOG|macro|CCM_TARGET_ROOT116_TOG
DECL|CCM_TARGET_ROOT116|macro|CCM_TARGET_ROOT116
DECL|CCM_TARGET_ROOT117_CLR|macro|CCM_TARGET_ROOT117_CLR
DECL|CCM_TARGET_ROOT117_SET|macro|CCM_TARGET_ROOT117_SET
DECL|CCM_TARGET_ROOT117_TOG|macro|CCM_TARGET_ROOT117_TOG
DECL|CCM_TARGET_ROOT117|macro|CCM_TARGET_ROOT117
DECL|CCM_TARGET_ROOT118_CLR|macro|CCM_TARGET_ROOT118_CLR
DECL|CCM_TARGET_ROOT118_SET|macro|CCM_TARGET_ROOT118_SET
DECL|CCM_TARGET_ROOT118_TOG|macro|CCM_TARGET_ROOT118_TOG
DECL|CCM_TARGET_ROOT118|macro|CCM_TARGET_ROOT118
DECL|CCM_TARGET_ROOT119_CLR|macro|CCM_TARGET_ROOT119_CLR
DECL|CCM_TARGET_ROOT119_SET|macro|CCM_TARGET_ROOT119_SET
DECL|CCM_TARGET_ROOT119_TOG|macro|CCM_TARGET_ROOT119_TOG
DECL|CCM_TARGET_ROOT119|macro|CCM_TARGET_ROOT119
DECL|CCM_TARGET_ROOT11_CLR|macro|CCM_TARGET_ROOT11_CLR
DECL|CCM_TARGET_ROOT11_SET|macro|CCM_TARGET_ROOT11_SET
DECL|CCM_TARGET_ROOT11_TOG|macro|CCM_TARGET_ROOT11_TOG
DECL|CCM_TARGET_ROOT11|macro|CCM_TARGET_ROOT11
DECL|CCM_TARGET_ROOT120_CLR|macro|CCM_TARGET_ROOT120_CLR
DECL|CCM_TARGET_ROOT120_SET|macro|CCM_TARGET_ROOT120_SET
DECL|CCM_TARGET_ROOT120_TOG|macro|CCM_TARGET_ROOT120_TOG
DECL|CCM_TARGET_ROOT120|macro|CCM_TARGET_ROOT120
DECL|CCM_TARGET_ROOT121_CLR|macro|CCM_TARGET_ROOT121_CLR
DECL|CCM_TARGET_ROOT121_SET|macro|CCM_TARGET_ROOT121_SET
DECL|CCM_TARGET_ROOT121_TOG|macro|CCM_TARGET_ROOT121_TOG
DECL|CCM_TARGET_ROOT121|macro|CCM_TARGET_ROOT121
DECL|CCM_TARGET_ROOT122_CLR|macro|CCM_TARGET_ROOT122_CLR
DECL|CCM_TARGET_ROOT122_SET|macro|CCM_TARGET_ROOT122_SET
DECL|CCM_TARGET_ROOT122_TOG|macro|CCM_TARGET_ROOT122_TOG
DECL|CCM_TARGET_ROOT122|macro|CCM_TARGET_ROOT122
DECL|CCM_TARGET_ROOT123_CLR|macro|CCM_TARGET_ROOT123_CLR
DECL|CCM_TARGET_ROOT123_SET|macro|CCM_TARGET_ROOT123_SET
DECL|CCM_TARGET_ROOT123_TOG|macro|CCM_TARGET_ROOT123_TOG
DECL|CCM_TARGET_ROOT123|macro|CCM_TARGET_ROOT123
DECL|CCM_TARGET_ROOT124_CLR|macro|CCM_TARGET_ROOT124_CLR
DECL|CCM_TARGET_ROOT124_SET|macro|CCM_TARGET_ROOT124_SET
DECL|CCM_TARGET_ROOT124_TOG|macro|CCM_TARGET_ROOT124_TOG
DECL|CCM_TARGET_ROOT124|macro|CCM_TARGET_ROOT124
DECL|CCM_TARGET_ROOT12_CLR|macro|CCM_TARGET_ROOT12_CLR
DECL|CCM_TARGET_ROOT12_SET|macro|CCM_TARGET_ROOT12_SET
DECL|CCM_TARGET_ROOT12_TOG|macro|CCM_TARGET_ROOT12_TOG
DECL|CCM_TARGET_ROOT12|macro|CCM_TARGET_ROOT12
DECL|CCM_TARGET_ROOT13_CLR|macro|CCM_TARGET_ROOT13_CLR
DECL|CCM_TARGET_ROOT13_SET|macro|CCM_TARGET_ROOT13_SET
DECL|CCM_TARGET_ROOT13_TOG|macro|CCM_TARGET_ROOT13_TOG
DECL|CCM_TARGET_ROOT13|macro|CCM_TARGET_ROOT13
DECL|CCM_TARGET_ROOT14_CLR|macro|CCM_TARGET_ROOT14_CLR
DECL|CCM_TARGET_ROOT14_SET|macro|CCM_TARGET_ROOT14_SET
DECL|CCM_TARGET_ROOT14_TOG|macro|CCM_TARGET_ROOT14_TOG
DECL|CCM_TARGET_ROOT14|macro|CCM_TARGET_ROOT14
DECL|CCM_TARGET_ROOT15_CLR|macro|CCM_TARGET_ROOT15_CLR
DECL|CCM_TARGET_ROOT15_SET|macro|CCM_TARGET_ROOT15_SET
DECL|CCM_TARGET_ROOT15_TOG|macro|CCM_TARGET_ROOT15_TOG
DECL|CCM_TARGET_ROOT15|macro|CCM_TARGET_ROOT15
DECL|CCM_TARGET_ROOT16_CLR|macro|CCM_TARGET_ROOT16_CLR
DECL|CCM_TARGET_ROOT16_SET|macro|CCM_TARGET_ROOT16_SET
DECL|CCM_TARGET_ROOT16_TOG|macro|CCM_TARGET_ROOT16_TOG
DECL|CCM_TARGET_ROOT16|macro|CCM_TARGET_ROOT16
DECL|CCM_TARGET_ROOT17_CLR|macro|CCM_TARGET_ROOT17_CLR
DECL|CCM_TARGET_ROOT17_SET|macro|CCM_TARGET_ROOT17_SET
DECL|CCM_TARGET_ROOT17_TOG|macro|CCM_TARGET_ROOT17_TOG
DECL|CCM_TARGET_ROOT17|macro|CCM_TARGET_ROOT17
DECL|CCM_TARGET_ROOT18_CLR|macro|CCM_TARGET_ROOT18_CLR
DECL|CCM_TARGET_ROOT18_SET|macro|CCM_TARGET_ROOT18_SET
DECL|CCM_TARGET_ROOT18_TOG|macro|CCM_TARGET_ROOT18_TOG
DECL|CCM_TARGET_ROOT18|macro|CCM_TARGET_ROOT18
DECL|CCM_TARGET_ROOT19_CLR|macro|CCM_TARGET_ROOT19_CLR
DECL|CCM_TARGET_ROOT19_SET|macro|CCM_TARGET_ROOT19_SET
DECL|CCM_TARGET_ROOT19_TOG|macro|CCM_TARGET_ROOT19_TOG
DECL|CCM_TARGET_ROOT19|macro|CCM_TARGET_ROOT19
DECL|CCM_TARGET_ROOT1_CLR|macro|CCM_TARGET_ROOT1_CLR
DECL|CCM_TARGET_ROOT1_SET|macro|CCM_TARGET_ROOT1_SET
DECL|CCM_TARGET_ROOT1_TOG|macro|CCM_TARGET_ROOT1_TOG
DECL|CCM_TARGET_ROOT1|macro|CCM_TARGET_ROOT1
DECL|CCM_TARGET_ROOT20_CLR|macro|CCM_TARGET_ROOT20_CLR
DECL|CCM_TARGET_ROOT20_SET|macro|CCM_TARGET_ROOT20_SET
DECL|CCM_TARGET_ROOT20_TOG|macro|CCM_TARGET_ROOT20_TOG
DECL|CCM_TARGET_ROOT20|macro|CCM_TARGET_ROOT20
DECL|CCM_TARGET_ROOT21_CLR|macro|CCM_TARGET_ROOT21_CLR
DECL|CCM_TARGET_ROOT21_SET|macro|CCM_TARGET_ROOT21_SET
DECL|CCM_TARGET_ROOT21_TOG|macro|CCM_TARGET_ROOT21_TOG
DECL|CCM_TARGET_ROOT21|macro|CCM_TARGET_ROOT21
DECL|CCM_TARGET_ROOT22_CLR|macro|CCM_TARGET_ROOT22_CLR
DECL|CCM_TARGET_ROOT22_SET|macro|CCM_TARGET_ROOT22_SET
DECL|CCM_TARGET_ROOT22_TOG|macro|CCM_TARGET_ROOT22_TOG
DECL|CCM_TARGET_ROOT22|macro|CCM_TARGET_ROOT22
DECL|CCM_TARGET_ROOT23_CLR|macro|CCM_TARGET_ROOT23_CLR
DECL|CCM_TARGET_ROOT23_SET|macro|CCM_TARGET_ROOT23_SET
DECL|CCM_TARGET_ROOT23_TOG|macro|CCM_TARGET_ROOT23_TOG
DECL|CCM_TARGET_ROOT23|macro|CCM_TARGET_ROOT23
DECL|CCM_TARGET_ROOT24_CLR|macro|CCM_TARGET_ROOT24_CLR
DECL|CCM_TARGET_ROOT24_SET|macro|CCM_TARGET_ROOT24_SET
DECL|CCM_TARGET_ROOT24_TOG|macro|CCM_TARGET_ROOT24_TOG
DECL|CCM_TARGET_ROOT24|macro|CCM_TARGET_ROOT24
DECL|CCM_TARGET_ROOT25_CLR|macro|CCM_TARGET_ROOT25_CLR
DECL|CCM_TARGET_ROOT25_SET|macro|CCM_TARGET_ROOT25_SET
DECL|CCM_TARGET_ROOT25_TOG|macro|CCM_TARGET_ROOT25_TOG
DECL|CCM_TARGET_ROOT25|macro|CCM_TARGET_ROOT25
DECL|CCM_TARGET_ROOT26_CLR|macro|CCM_TARGET_ROOT26_CLR
DECL|CCM_TARGET_ROOT26_SET|macro|CCM_TARGET_ROOT26_SET
DECL|CCM_TARGET_ROOT26_TOG|macro|CCM_TARGET_ROOT26_TOG
DECL|CCM_TARGET_ROOT26|macro|CCM_TARGET_ROOT26
DECL|CCM_TARGET_ROOT27_CLR|macro|CCM_TARGET_ROOT27_CLR
DECL|CCM_TARGET_ROOT27_SET|macro|CCM_TARGET_ROOT27_SET
DECL|CCM_TARGET_ROOT27_TOG|macro|CCM_TARGET_ROOT27_TOG
DECL|CCM_TARGET_ROOT27|macro|CCM_TARGET_ROOT27
DECL|CCM_TARGET_ROOT28_CLR|macro|CCM_TARGET_ROOT28_CLR
DECL|CCM_TARGET_ROOT28_SET|macro|CCM_TARGET_ROOT28_SET
DECL|CCM_TARGET_ROOT28_TOG|macro|CCM_TARGET_ROOT28_TOG
DECL|CCM_TARGET_ROOT28|macro|CCM_TARGET_ROOT28
DECL|CCM_TARGET_ROOT29_CLR|macro|CCM_TARGET_ROOT29_CLR
DECL|CCM_TARGET_ROOT29_SET|macro|CCM_TARGET_ROOT29_SET
DECL|CCM_TARGET_ROOT29_TOG|macro|CCM_TARGET_ROOT29_TOG
DECL|CCM_TARGET_ROOT29|macro|CCM_TARGET_ROOT29
DECL|CCM_TARGET_ROOT2_CLR|macro|CCM_TARGET_ROOT2_CLR
DECL|CCM_TARGET_ROOT2_SET|macro|CCM_TARGET_ROOT2_SET
DECL|CCM_TARGET_ROOT2_TOG|macro|CCM_TARGET_ROOT2_TOG
DECL|CCM_TARGET_ROOT2|macro|CCM_TARGET_ROOT2
DECL|CCM_TARGET_ROOT30_CLR|macro|CCM_TARGET_ROOT30_CLR
DECL|CCM_TARGET_ROOT30_SET|macro|CCM_TARGET_ROOT30_SET
DECL|CCM_TARGET_ROOT30_TOG|macro|CCM_TARGET_ROOT30_TOG
DECL|CCM_TARGET_ROOT30|macro|CCM_TARGET_ROOT30
DECL|CCM_TARGET_ROOT31_CLR|macro|CCM_TARGET_ROOT31_CLR
DECL|CCM_TARGET_ROOT31_SET|macro|CCM_TARGET_ROOT31_SET
DECL|CCM_TARGET_ROOT31_TOG|macro|CCM_TARGET_ROOT31_TOG
DECL|CCM_TARGET_ROOT31|macro|CCM_TARGET_ROOT31
DECL|CCM_TARGET_ROOT32_CLR|macro|CCM_TARGET_ROOT32_CLR
DECL|CCM_TARGET_ROOT32_SET|macro|CCM_TARGET_ROOT32_SET
DECL|CCM_TARGET_ROOT32_TOG|macro|CCM_TARGET_ROOT32_TOG
DECL|CCM_TARGET_ROOT32|macro|CCM_TARGET_ROOT32
DECL|CCM_TARGET_ROOT33_CLR|macro|CCM_TARGET_ROOT33_CLR
DECL|CCM_TARGET_ROOT33_SET|macro|CCM_TARGET_ROOT33_SET
DECL|CCM_TARGET_ROOT33_TOG|macro|CCM_TARGET_ROOT33_TOG
DECL|CCM_TARGET_ROOT33|macro|CCM_TARGET_ROOT33
DECL|CCM_TARGET_ROOT34_CLR|macro|CCM_TARGET_ROOT34_CLR
DECL|CCM_TARGET_ROOT34_SET|macro|CCM_TARGET_ROOT34_SET
DECL|CCM_TARGET_ROOT34_TOG|macro|CCM_TARGET_ROOT34_TOG
DECL|CCM_TARGET_ROOT34|macro|CCM_TARGET_ROOT34
DECL|CCM_TARGET_ROOT35_CLR|macro|CCM_TARGET_ROOT35_CLR
DECL|CCM_TARGET_ROOT35_SET|macro|CCM_TARGET_ROOT35_SET
DECL|CCM_TARGET_ROOT35_TOG|macro|CCM_TARGET_ROOT35_TOG
DECL|CCM_TARGET_ROOT35|macro|CCM_TARGET_ROOT35
DECL|CCM_TARGET_ROOT36_CLR|macro|CCM_TARGET_ROOT36_CLR
DECL|CCM_TARGET_ROOT36_SET|macro|CCM_TARGET_ROOT36_SET
DECL|CCM_TARGET_ROOT36_TOG|macro|CCM_TARGET_ROOT36_TOG
DECL|CCM_TARGET_ROOT36|macro|CCM_TARGET_ROOT36
DECL|CCM_TARGET_ROOT37_CLR|macro|CCM_TARGET_ROOT37_CLR
DECL|CCM_TARGET_ROOT37_SET|macro|CCM_TARGET_ROOT37_SET
DECL|CCM_TARGET_ROOT37_TOG|macro|CCM_TARGET_ROOT37_TOG
DECL|CCM_TARGET_ROOT37|macro|CCM_TARGET_ROOT37
DECL|CCM_TARGET_ROOT38_CLR|macro|CCM_TARGET_ROOT38_CLR
DECL|CCM_TARGET_ROOT38_SET|macro|CCM_TARGET_ROOT38_SET
DECL|CCM_TARGET_ROOT38_TOG|macro|CCM_TARGET_ROOT38_TOG
DECL|CCM_TARGET_ROOT38|macro|CCM_TARGET_ROOT38
DECL|CCM_TARGET_ROOT39_CLR|macro|CCM_TARGET_ROOT39_CLR
DECL|CCM_TARGET_ROOT39_SET|macro|CCM_TARGET_ROOT39_SET
DECL|CCM_TARGET_ROOT39_TOG|macro|CCM_TARGET_ROOT39_TOG
DECL|CCM_TARGET_ROOT39|macro|CCM_TARGET_ROOT39
DECL|CCM_TARGET_ROOT3_CLR|macro|CCM_TARGET_ROOT3_CLR
DECL|CCM_TARGET_ROOT3_SET|macro|CCM_TARGET_ROOT3_SET
DECL|CCM_TARGET_ROOT3_TOG|macro|CCM_TARGET_ROOT3_TOG
DECL|CCM_TARGET_ROOT3|macro|CCM_TARGET_ROOT3
DECL|CCM_TARGET_ROOT40_CLR|macro|CCM_TARGET_ROOT40_CLR
DECL|CCM_TARGET_ROOT40_SET|macro|CCM_TARGET_ROOT40_SET
DECL|CCM_TARGET_ROOT40_TOG|macro|CCM_TARGET_ROOT40_TOG
DECL|CCM_TARGET_ROOT40|macro|CCM_TARGET_ROOT40
DECL|CCM_TARGET_ROOT41_CLR|macro|CCM_TARGET_ROOT41_CLR
DECL|CCM_TARGET_ROOT41_SET|macro|CCM_TARGET_ROOT41_SET
DECL|CCM_TARGET_ROOT41_TOG|macro|CCM_TARGET_ROOT41_TOG
DECL|CCM_TARGET_ROOT41|macro|CCM_TARGET_ROOT41
DECL|CCM_TARGET_ROOT42_CLR|macro|CCM_TARGET_ROOT42_CLR
DECL|CCM_TARGET_ROOT42_SET|macro|CCM_TARGET_ROOT42_SET
DECL|CCM_TARGET_ROOT42_TOG|macro|CCM_TARGET_ROOT42_TOG
DECL|CCM_TARGET_ROOT42|macro|CCM_TARGET_ROOT42
DECL|CCM_TARGET_ROOT43_CLR|macro|CCM_TARGET_ROOT43_CLR
DECL|CCM_TARGET_ROOT43_SET|macro|CCM_TARGET_ROOT43_SET
DECL|CCM_TARGET_ROOT43_TOG|macro|CCM_TARGET_ROOT43_TOG
DECL|CCM_TARGET_ROOT43|macro|CCM_TARGET_ROOT43
DECL|CCM_TARGET_ROOT44_CLR|macro|CCM_TARGET_ROOT44_CLR
DECL|CCM_TARGET_ROOT44_SET|macro|CCM_TARGET_ROOT44_SET
DECL|CCM_TARGET_ROOT44_TOG|macro|CCM_TARGET_ROOT44_TOG
DECL|CCM_TARGET_ROOT44|macro|CCM_TARGET_ROOT44
DECL|CCM_TARGET_ROOT45_CLR|macro|CCM_TARGET_ROOT45_CLR
DECL|CCM_TARGET_ROOT45_SET|macro|CCM_TARGET_ROOT45_SET
DECL|CCM_TARGET_ROOT45_TOG|macro|CCM_TARGET_ROOT45_TOG
DECL|CCM_TARGET_ROOT45|macro|CCM_TARGET_ROOT45
DECL|CCM_TARGET_ROOT46_CLR|macro|CCM_TARGET_ROOT46_CLR
DECL|CCM_TARGET_ROOT46_SET|macro|CCM_TARGET_ROOT46_SET
DECL|CCM_TARGET_ROOT46_TOG|macro|CCM_TARGET_ROOT46_TOG
DECL|CCM_TARGET_ROOT46|macro|CCM_TARGET_ROOT46
DECL|CCM_TARGET_ROOT47_CLR|macro|CCM_TARGET_ROOT47_CLR
DECL|CCM_TARGET_ROOT47_SET|macro|CCM_TARGET_ROOT47_SET
DECL|CCM_TARGET_ROOT47_TOG|macro|CCM_TARGET_ROOT47_TOG
DECL|CCM_TARGET_ROOT47|macro|CCM_TARGET_ROOT47
DECL|CCM_TARGET_ROOT48_CLR|macro|CCM_TARGET_ROOT48_CLR
DECL|CCM_TARGET_ROOT48_SET|macro|CCM_TARGET_ROOT48_SET
DECL|CCM_TARGET_ROOT48_TOG|macro|CCM_TARGET_ROOT48_TOG
DECL|CCM_TARGET_ROOT48|macro|CCM_TARGET_ROOT48
DECL|CCM_TARGET_ROOT49_CLR|macro|CCM_TARGET_ROOT49_CLR
DECL|CCM_TARGET_ROOT49_SET|macro|CCM_TARGET_ROOT49_SET
DECL|CCM_TARGET_ROOT49_TOG|macro|CCM_TARGET_ROOT49_TOG
DECL|CCM_TARGET_ROOT49|macro|CCM_TARGET_ROOT49
DECL|CCM_TARGET_ROOT4_CLR|macro|CCM_TARGET_ROOT4_CLR
DECL|CCM_TARGET_ROOT4_SET|macro|CCM_TARGET_ROOT4_SET
DECL|CCM_TARGET_ROOT4_TOG|macro|CCM_TARGET_ROOT4_TOG
DECL|CCM_TARGET_ROOT4|macro|CCM_TARGET_ROOT4
DECL|CCM_TARGET_ROOT50_CLR|macro|CCM_TARGET_ROOT50_CLR
DECL|CCM_TARGET_ROOT50_SET|macro|CCM_TARGET_ROOT50_SET
DECL|CCM_TARGET_ROOT50_TOG|macro|CCM_TARGET_ROOT50_TOG
DECL|CCM_TARGET_ROOT50|macro|CCM_TARGET_ROOT50
DECL|CCM_TARGET_ROOT51_CLR|macro|CCM_TARGET_ROOT51_CLR
DECL|CCM_TARGET_ROOT51_SET|macro|CCM_TARGET_ROOT51_SET
DECL|CCM_TARGET_ROOT51_TOG|macro|CCM_TARGET_ROOT51_TOG
DECL|CCM_TARGET_ROOT51|macro|CCM_TARGET_ROOT51
DECL|CCM_TARGET_ROOT52_CLR|macro|CCM_TARGET_ROOT52_CLR
DECL|CCM_TARGET_ROOT52_SET|macro|CCM_TARGET_ROOT52_SET
DECL|CCM_TARGET_ROOT52_TOG|macro|CCM_TARGET_ROOT52_TOG
DECL|CCM_TARGET_ROOT52|macro|CCM_TARGET_ROOT52
DECL|CCM_TARGET_ROOT53_CLR|macro|CCM_TARGET_ROOT53_CLR
DECL|CCM_TARGET_ROOT53_SET|macro|CCM_TARGET_ROOT53_SET
DECL|CCM_TARGET_ROOT53_TOG|macro|CCM_TARGET_ROOT53_TOG
DECL|CCM_TARGET_ROOT53|macro|CCM_TARGET_ROOT53
DECL|CCM_TARGET_ROOT54_CLR|macro|CCM_TARGET_ROOT54_CLR
DECL|CCM_TARGET_ROOT54_SET|macro|CCM_TARGET_ROOT54_SET
DECL|CCM_TARGET_ROOT54_TOG|macro|CCM_TARGET_ROOT54_TOG
DECL|CCM_TARGET_ROOT54|macro|CCM_TARGET_ROOT54
DECL|CCM_TARGET_ROOT55_CLR|macro|CCM_TARGET_ROOT55_CLR
DECL|CCM_TARGET_ROOT55_SET|macro|CCM_TARGET_ROOT55_SET
DECL|CCM_TARGET_ROOT55_TOG|macro|CCM_TARGET_ROOT55_TOG
DECL|CCM_TARGET_ROOT55|macro|CCM_TARGET_ROOT55
DECL|CCM_TARGET_ROOT56_CLR|macro|CCM_TARGET_ROOT56_CLR
DECL|CCM_TARGET_ROOT56_SET|macro|CCM_TARGET_ROOT56_SET
DECL|CCM_TARGET_ROOT56_TOG|macro|CCM_TARGET_ROOT56_TOG
DECL|CCM_TARGET_ROOT56|macro|CCM_TARGET_ROOT56
DECL|CCM_TARGET_ROOT57_CLR|macro|CCM_TARGET_ROOT57_CLR
DECL|CCM_TARGET_ROOT57_SET|macro|CCM_TARGET_ROOT57_SET
DECL|CCM_TARGET_ROOT57_TOG|macro|CCM_TARGET_ROOT57_TOG
DECL|CCM_TARGET_ROOT57|macro|CCM_TARGET_ROOT57
DECL|CCM_TARGET_ROOT58_CLR|macro|CCM_TARGET_ROOT58_CLR
DECL|CCM_TARGET_ROOT58_SET|macro|CCM_TARGET_ROOT58_SET
DECL|CCM_TARGET_ROOT58_TOG|macro|CCM_TARGET_ROOT58_TOG
DECL|CCM_TARGET_ROOT58|macro|CCM_TARGET_ROOT58
DECL|CCM_TARGET_ROOT59_CLR|macro|CCM_TARGET_ROOT59_CLR
DECL|CCM_TARGET_ROOT59_SET|macro|CCM_TARGET_ROOT59_SET
DECL|CCM_TARGET_ROOT59_TOG|macro|CCM_TARGET_ROOT59_TOG
DECL|CCM_TARGET_ROOT59|macro|CCM_TARGET_ROOT59
DECL|CCM_TARGET_ROOT5_CLR|macro|CCM_TARGET_ROOT5_CLR
DECL|CCM_TARGET_ROOT5_SET|macro|CCM_TARGET_ROOT5_SET
DECL|CCM_TARGET_ROOT5_TOG|macro|CCM_TARGET_ROOT5_TOG
DECL|CCM_TARGET_ROOT5|macro|CCM_TARGET_ROOT5
DECL|CCM_TARGET_ROOT60_CLR|macro|CCM_TARGET_ROOT60_CLR
DECL|CCM_TARGET_ROOT60_SET|macro|CCM_TARGET_ROOT60_SET
DECL|CCM_TARGET_ROOT60_TOG|macro|CCM_TARGET_ROOT60_TOG
DECL|CCM_TARGET_ROOT60|macro|CCM_TARGET_ROOT60
DECL|CCM_TARGET_ROOT61_CLR|macro|CCM_TARGET_ROOT61_CLR
DECL|CCM_TARGET_ROOT61_SET|macro|CCM_TARGET_ROOT61_SET
DECL|CCM_TARGET_ROOT61_TOG|macro|CCM_TARGET_ROOT61_TOG
DECL|CCM_TARGET_ROOT61|macro|CCM_TARGET_ROOT61
DECL|CCM_TARGET_ROOT62_CLR|macro|CCM_TARGET_ROOT62_CLR
DECL|CCM_TARGET_ROOT62_SET|macro|CCM_TARGET_ROOT62_SET
DECL|CCM_TARGET_ROOT62_TOG|macro|CCM_TARGET_ROOT62_TOG
DECL|CCM_TARGET_ROOT62|macro|CCM_TARGET_ROOT62
DECL|CCM_TARGET_ROOT63_CLR|macro|CCM_TARGET_ROOT63_CLR
DECL|CCM_TARGET_ROOT63_SET|macro|CCM_TARGET_ROOT63_SET
DECL|CCM_TARGET_ROOT63_TOG|macro|CCM_TARGET_ROOT63_TOG
DECL|CCM_TARGET_ROOT63|macro|CCM_TARGET_ROOT63
DECL|CCM_TARGET_ROOT64_CLR|macro|CCM_TARGET_ROOT64_CLR
DECL|CCM_TARGET_ROOT64_SET|macro|CCM_TARGET_ROOT64_SET
DECL|CCM_TARGET_ROOT64_TOG|macro|CCM_TARGET_ROOT64_TOG
DECL|CCM_TARGET_ROOT64|macro|CCM_TARGET_ROOT64
DECL|CCM_TARGET_ROOT65_CLR|macro|CCM_TARGET_ROOT65_CLR
DECL|CCM_TARGET_ROOT65_SET|macro|CCM_TARGET_ROOT65_SET
DECL|CCM_TARGET_ROOT65_TOG|macro|CCM_TARGET_ROOT65_TOG
DECL|CCM_TARGET_ROOT65|macro|CCM_TARGET_ROOT65
DECL|CCM_TARGET_ROOT66_CLR|macro|CCM_TARGET_ROOT66_CLR
DECL|CCM_TARGET_ROOT66_SET|macro|CCM_TARGET_ROOT66_SET
DECL|CCM_TARGET_ROOT66_TOG|macro|CCM_TARGET_ROOT66_TOG
DECL|CCM_TARGET_ROOT66|macro|CCM_TARGET_ROOT66
DECL|CCM_TARGET_ROOT67_CLR|macro|CCM_TARGET_ROOT67_CLR
DECL|CCM_TARGET_ROOT67_SET|macro|CCM_TARGET_ROOT67_SET
DECL|CCM_TARGET_ROOT67_TOG|macro|CCM_TARGET_ROOT67_TOG
DECL|CCM_TARGET_ROOT67|macro|CCM_TARGET_ROOT67
DECL|CCM_TARGET_ROOT68_CLR|macro|CCM_TARGET_ROOT68_CLR
DECL|CCM_TARGET_ROOT68_SET|macro|CCM_TARGET_ROOT68_SET
DECL|CCM_TARGET_ROOT68_TOG|macro|CCM_TARGET_ROOT68_TOG
DECL|CCM_TARGET_ROOT68|macro|CCM_TARGET_ROOT68
DECL|CCM_TARGET_ROOT69_CLR|macro|CCM_TARGET_ROOT69_CLR
DECL|CCM_TARGET_ROOT69_SET|macro|CCM_TARGET_ROOT69_SET
DECL|CCM_TARGET_ROOT69_TOG|macro|CCM_TARGET_ROOT69_TOG
DECL|CCM_TARGET_ROOT69|macro|CCM_TARGET_ROOT69
DECL|CCM_TARGET_ROOT6_CLR|macro|CCM_TARGET_ROOT6_CLR
DECL|CCM_TARGET_ROOT6_SET|macro|CCM_TARGET_ROOT6_SET
DECL|CCM_TARGET_ROOT6_TOG|macro|CCM_TARGET_ROOT6_TOG
DECL|CCM_TARGET_ROOT6|macro|CCM_TARGET_ROOT6
DECL|CCM_TARGET_ROOT70_CLR|macro|CCM_TARGET_ROOT70_CLR
DECL|CCM_TARGET_ROOT70_SET|macro|CCM_TARGET_ROOT70_SET
DECL|CCM_TARGET_ROOT70_TOG|macro|CCM_TARGET_ROOT70_TOG
DECL|CCM_TARGET_ROOT70|macro|CCM_TARGET_ROOT70
DECL|CCM_TARGET_ROOT71_CLR|macro|CCM_TARGET_ROOT71_CLR
DECL|CCM_TARGET_ROOT71_SET|macro|CCM_TARGET_ROOT71_SET
DECL|CCM_TARGET_ROOT71_TOG|macro|CCM_TARGET_ROOT71_TOG
DECL|CCM_TARGET_ROOT71|macro|CCM_TARGET_ROOT71
DECL|CCM_TARGET_ROOT72_CLR|macro|CCM_TARGET_ROOT72_CLR
DECL|CCM_TARGET_ROOT72_SET|macro|CCM_TARGET_ROOT72_SET
DECL|CCM_TARGET_ROOT72_TOG|macro|CCM_TARGET_ROOT72_TOG
DECL|CCM_TARGET_ROOT72|macro|CCM_TARGET_ROOT72
DECL|CCM_TARGET_ROOT73_CLR|macro|CCM_TARGET_ROOT73_CLR
DECL|CCM_TARGET_ROOT73_SET|macro|CCM_TARGET_ROOT73_SET
DECL|CCM_TARGET_ROOT73_TOG|macro|CCM_TARGET_ROOT73_TOG
DECL|CCM_TARGET_ROOT73|macro|CCM_TARGET_ROOT73
DECL|CCM_TARGET_ROOT74_CLR|macro|CCM_TARGET_ROOT74_CLR
DECL|CCM_TARGET_ROOT74_SET|macro|CCM_TARGET_ROOT74_SET
DECL|CCM_TARGET_ROOT74_TOG|macro|CCM_TARGET_ROOT74_TOG
DECL|CCM_TARGET_ROOT74|macro|CCM_TARGET_ROOT74
DECL|CCM_TARGET_ROOT75_CLR|macro|CCM_TARGET_ROOT75_CLR
DECL|CCM_TARGET_ROOT75_SET|macro|CCM_TARGET_ROOT75_SET
DECL|CCM_TARGET_ROOT75_TOG|macro|CCM_TARGET_ROOT75_TOG
DECL|CCM_TARGET_ROOT75|macro|CCM_TARGET_ROOT75
DECL|CCM_TARGET_ROOT76_CLR|macro|CCM_TARGET_ROOT76_CLR
DECL|CCM_TARGET_ROOT76_SET|macro|CCM_TARGET_ROOT76_SET
DECL|CCM_TARGET_ROOT76_TOG|macro|CCM_TARGET_ROOT76_TOG
DECL|CCM_TARGET_ROOT76|macro|CCM_TARGET_ROOT76
DECL|CCM_TARGET_ROOT77_CLR|macro|CCM_TARGET_ROOT77_CLR
DECL|CCM_TARGET_ROOT77_SET|macro|CCM_TARGET_ROOT77_SET
DECL|CCM_TARGET_ROOT77_TOG|macro|CCM_TARGET_ROOT77_TOG
DECL|CCM_TARGET_ROOT77|macro|CCM_TARGET_ROOT77
DECL|CCM_TARGET_ROOT78_CLR|macro|CCM_TARGET_ROOT78_CLR
DECL|CCM_TARGET_ROOT78_SET|macro|CCM_TARGET_ROOT78_SET
DECL|CCM_TARGET_ROOT78_TOG|macro|CCM_TARGET_ROOT78_TOG
DECL|CCM_TARGET_ROOT78|macro|CCM_TARGET_ROOT78
DECL|CCM_TARGET_ROOT79_CLR|macro|CCM_TARGET_ROOT79_CLR
DECL|CCM_TARGET_ROOT79_SET|macro|CCM_TARGET_ROOT79_SET
DECL|CCM_TARGET_ROOT79_TOG|macro|CCM_TARGET_ROOT79_TOG
DECL|CCM_TARGET_ROOT79|macro|CCM_TARGET_ROOT79
DECL|CCM_TARGET_ROOT7_CLR|macro|CCM_TARGET_ROOT7_CLR
DECL|CCM_TARGET_ROOT7_SET|macro|CCM_TARGET_ROOT7_SET
DECL|CCM_TARGET_ROOT7_TOG|macro|CCM_TARGET_ROOT7_TOG
DECL|CCM_TARGET_ROOT7|macro|CCM_TARGET_ROOT7
DECL|CCM_TARGET_ROOT80_CLR|macro|CCM_TARGET_ROOT80_CLR
DECL|CCM_TARGET_ROOT80_SET|macro|CCM_TARGET_ROOT80_SET
DECL|CCM_TARGET_ROOT80_TOG|macro|CCM_TARGET_ROOT80_TOG
DECL|CCM_TARGET_ROOT80|macro|CCM_TARGET_ROOT80
DECL|CCM_TARGET_ROOT81_CLR|macro|CCM_TARGET_ROOT81_CLR
DECL|CCM_TARGET_ROOT81_SET|macro|CCM_TARGET_ROOT81_SET
DECL|CCM_TARGET_ROOT81_TOG|macro|CCM_TARGET_ROOT81_TOG
DECL|CCM_TARGET_ROOT81|macro|CCM_TARGET_ROOT81
DECL|CCM_TARGET_ROOT82_CLR|macro|CCM_TARGET_ROOT82_CLR
DECL|CCM_TARGET_ROOT82_SET|macro|CCM_TARGET_ROOT82_SET
DECL|CCM_TARGET_ROOT82_TOG|macro|CCM_TARGET_ROOT82_TOG
DECL|CCM_TARGET_ROOT82|macro|CCM_TARGET_ROOT82
DECL|CCM_TARGET_ROOT83_CLR|macro|CCM_TARGET_ROOT83_CLR
DECL|CCM_TARGET_ROOT83_SET|macro|CCM_TARGET_ROOT83_SET
DECL|CCM_TARGET_ROOT83_TOG|macro|CCM_TARGET_ROOT83_TOG
DECL|CCM_TARGET_ROOT83|macro|CCM_TARGET_ROOT83
DECL|CCM_TARGET_ROOT84_CLR|macro|CCM_TARGET_ROOT84_CLR
DECL|CCM_TARGET_ROOT84_SET|macro|CCM_TARGET_ROOT84_SET
DECL|CCM_TARGET_ROOT84_TOG|macro|CCM_TARGET_ROOT84_TOG
DECL|CCM_TARGET_ROOT84|macro|CCM_TARGET_ROOT84
DECL|CCM_TARGET_ROOT85_CLR|macro|CCM_TARGET_ROOT85_CLR
DECL|CCM_TARGET_ROOT85_SET|macro|CCM_TARGET_ROOT85_SET
DECL|CCM_TARGET_ROOT85_TOG|macro|CCM_TARGET_ROOT85_TOG
DECL|CCM_TARGET_ROOT85|macro|CCM_TARGET_ROOT85
DECL|CCM_TARGET_ROOT86_CLR|macro|CCM_TARGET_ROOT86_CLR
DECL|CCM_TARGET_ROOT86_SET|macro|CCM_TARGET_ROOT86_SET
DECL|CCM_TARGET_ROOT86_TOG|macro|CCM_TARGET_ROOT86_TOG
DECL|CCM_TARGET_ROOT86|macro|CCM_TARGET_ROOT86
DECL|CCM_TARGET_ROOT87_CLR|macro|CCM_TARGET_ROOT87_CLR
DECL|CCM_TARGET_ROOT87_SET|macro|CCM_TARGET_ROOT87_SET
DECL|CCM_TARGET_ROOT87_TOG|macro|CCM_TARGET_ROOT87_TOG
DECL|CCM_TARGET_ROOT87|macro|CCM_TARGET_ROOT87
DECL|CCM_TARGET_ROOT88_CLR|macro|CCM_TARGET_ROOT88_CLR
DECL|CCM_TARGET_ROOT88_SET|macro|CCM_TARGET_ROOT88_SET
DECL|CCM_TARGET_ROOT88_TOG|macro|CCM_TARGET_ROOT88_TOG
DECL|CCM_TARGET_ROOT88|macro|CCM_TARGET_ROOT88
DECL|CCM_TARGET_ROOT89_CLR|macro|CCM_TARGET_ROOT89_CLR
DECL|CCM_TARGET_ROOT89_SET|macro|CCM_TARGET_ROOT89_SET
DECL|CCM_TARGET_ROOT89_TOG|macro|CCM_TARGET_ROOT89_TOG
DECL|CCM_TARGET_ROOT89|macro|CCM_TARGET_ROOT89
DECL|CCM_TARGET_ROOT8_CLR|macro|CCM_TARGET_ROOT8_CLR
DECL|CCM_TARGET_ROOT8_SET|macro|CCM_TARGET_ROOT8_SET
DECL|CCM_TARGET_ROOT8_TOG|macro|CCM_TARGET_ROOT8_TOG
DECL|CCM_TARGET_ROOT8|macro|CCM_TARGET_ROOT8
DECL|CCM_TARGET_ROOT90_CLR|macro|CCM_TARGET_ROOT90_CLR
DECL|CCM_TARGET_ROOT90_SET|macro|CCM_TARGET_ROOT90_SET
DECL|CCM_TARGET_ROOT90_TOG|macro|CCM_TARGET_ROOT90_TOG
DECL|CCM_TARGET_ROOT90|macro|CCM_TARGET_ROOT90
DECL|CCM_TARGET_ROOT91_CLR|macro|CCM_TARGET_ROOT91_CLR
DECL|CCM_TARGET_ROOT91_SET|macro|CCM_TARGET_ROOT91_SET
DECL|CCM_TARGET_ROOT91_TOG|macro|CCM_TARGET_ROOT91_TOG
DECL|CCM_TARGET_ROOT91|macro|CCM_TARGET_ROOT91
DECL|CCM_TARGET_ROOT92_CLR|macro|CCM_TARGET_ROOT92_CLR
DECL|CCM_TARGET_ROOT92_SET|macro|CCM_TARGET_ROOT92_SET
DECL|CCM_TARGET_ROOT92_TOG|macro|CCM_TARGET_ROOT92_TOG
DECL|CCM_TARGET_ROOT92|macro|CCM_TARGET_ROOT92
DECL|CCM_TARGET_ROOT93_CLR|macro|CCM_TARGET_ROOT93_CLR
DECL|CCM_TARGET_ROOT93_SET|macro|CCM_TARGET_ROOT93_SET
DECL|CCM_TARGET_ROOT93_TOG|macro|CCM_TARGET_ROOT93_TOG
DECL|CCM_TARGET_ROOT93|macro|CCM_TARGET_ROOT93
DECL|CCM_TARGET_ROOT94_CLR|macro|CCM_TARGET_ROOT94_CLR
DECL|CCM_TARGET_ROOT94_SET|macro|CCM_TARGET_ROOT94_SET
DECL|CCM_TARGET_ROOT94_TOG|macro|CCM_TARGET_ROOT94_TOG
DECL|CCM_TARGET_ROOT94|macro|CCM_TARGET_ROOT94
DECL|CCM_TARGET_ROOT95_CLR|macro|CCM_TARGET_ROOT95_CLR
DECL|CCM_TARGET_ROOT95_SET|macro|CCM_TARGET_ROOT95_SET
DECL|CCM_TARGET_ROOT95_TOG|macro|CCM_TARGET_ROOT95_TOG
DECL|CCM_TARGET_ROOT95|macro|CCM_TARGET_ROOT95
DECL|CCM_TARGET_ROOT96_CLR|macro|CCM_TARGET_ROOT96_CLR
DECL|CCM_TARGET_ROOT96_SET|macro|CCM_TARGET_ROOT96_SET
DECL|CCM_TARGET_ROOT96_TOG|macro|CCM_TARGET_ROOT96_TOG
DECL|CCM_TARGET_ROOT96|macro|CCM_TARGET_ROOT96
DECL|CCM_TARGET_ROOT97_CLR|macro|CCM_TARGET_ROOT97_CLR
DECL|CCM_TARGET_ROOT97_SET|macro|CCM_TARGET_ROOT97_SET
DECL|CCM_TARGET_ROOT97_TOG|macro|CCM_TARGET_ROOT97_TOG
DECL|CCM_TARGET_ROOT97|macro|CCM_TARGET_ROOT97
DECL|CCM_TARGET_ROOT98_CLR|macro|CCM_TARGET_ROOT98_CLR
DECL|CCM_TARGET_ROOT98_SET|macro|CCM_TARGET_ROOT98_SET
DECL|CCM_TARGET_ROOT98_TOG|macro|CCM_TARGET_ROOT98_TOG
DECL|CCM_TARGET_ROOT98|macro|CCM_TARGET_ROOT98
DECL|CCM_TARGET_ROOT99_CLR|macro|CCM_TARGET_ROOT99_CLR
DECL|CCM_TARGET_ROOT99_SET|macro|CCM_TARGET_ROOT99_SET
DECL|CCM_TARGET_ROOT99_TOG|macro|CCM_TARGET_ROOT99_TOG
DECL|CCM_TARGET_ROOT99|macro|CCM_TARGET_ROOT99
DECL|CCM_TARGET_ROOT9_CLR|macro|CCM_TARGET_ROOT9_CLR
DECL|CCM_TARGET_ROOT9_SET|macro|CCM_TARGET_ROOT9_SET
DECL|CCM_TARGET_ROOT9_TOG|macro|CCM_TARGET_ROOT9_TOG
DECL|CCM_TARGET_ROOT9|macro|CCM_TARGET_ROOT9
DECL|CCM_TARGET_ROOT_CLR_ENABLE_MASK|macro|CCM_TARGET_ROOT_CLR_ENABLE_MASK
DECL|CCM_TARGET_ROOT_CLR_ENABLE_SHIFT|macro|CCM_TARGET_ROOT_CLR_ENABLE_SHIFT
DECL|CCM_TARGET_ROOT_CLR_MUX_MASK|macro|CCM_TARGET_ROOT_CLR_MUX_MASK
DECL|CCM_TARGET_ROOT_CLR_MUX_SHIFT|macro|CCM_TARGET_ROOT_CLR_MUX_SHIFT
DECL|CCM_TARGET_ROOT_CLR_MUX|macro|CCM_TARGET_ROOT_CLR_MUX
DECL|CCM_TARGET_ROOT_CLR_POST_PODF_MASK|macro|CCM_TARGET_ROOT_CLR_POST_PODF_MASK
DECL|CCM_TARGET_ROOT_CLR_POST_PODF_SHIFT|macro|CCM_TARGET_ROOT_CLR_POST_PODF_SHIFT
DECL|CCM_TARGET_ROOT_CLR_POST_PODF|macro|CCM_TARGET_ROOT_CLR_POST_PODF
DECL|CCM_TARGET_ROOT_CLR_PRE_PODF_MASK|macro|CCM_TARGET_ROOT_CLR_PRE_PODF_MASK
DECL|CCM_TARGET_ROOT_CLR_PRE_PODF_SHIFT|macro|CCM_TARGET_ROOT_CLR_PRE_PODF_SHIFT
DECL|CCM_TARGET_ROOT_CLR_PRE_PODF|macro|CCM_TARGET_ROOT_CLR_PRE_PODF
DECL|CCM_TARGET_ROOT_CLR_REG|macro|CCM_TARGET_ROOT_CLR_REG
DECL|CCM_TARGET_ROOT_CLR|macro|CCM_TARGET_ROOT_CLR
DECL|CCM_TARGET_ROOT_ENABLE_MASK|macro|CCM_TARGET_ROOT_ENABLE_MASK
DECL|CCM_TARGET_ROOT_ENABLE_SHIFT|macro|CCM_TARGET_ROOT_ENABLE_SHIFT
DECL|CCM_TARGET_ROOT_MUX_MASK|macro|CCM_TARGET_ROOT_MUX_MASK
DECL|CCM_TARGET_ROOT_MUX_SHIFT|macro|CCM_TARGET_ROOT_MUX_SHIFT
DECL|CCM_TARGET_ROOT_MUX|macro|CCM_TARGET_ROOT_MUX
DECL|CCM_TARGET_ROOT_POST_PODF_MASK|macro|CCM_TARGET_ROOT_POST_PODF_MASK
DECL|CCM_TARGET_ROOT_POST_PODF_SHIFT|macro|CCM_TARGET_ROOT_POST_PODF_SHIFT
DECL|CCM_TARGET_ROOT_POST_PODF|macro|CCM_TARGET_ROOT_POST_PODF
DECL|CCM_TARGET_ROOT_PRE_PODF_MASK|macro|CCM_TARGET_ROOT_PRE_PODF_MASK
DECL|CCM_TARGET_ROOT_PRE_PODF_SHIFT|macro|CCM_TARGET_ROOT_PRE_PODF_SHIFT
DECL|CCM_TARGET_ROOT_PRE_PODF|macro|CCM_TARGET_ROOT_PRE_PODF
DECL|CCM_TARGET_ROOT_REG|macro|CCM_TARGET_ROOT_REG
DECL|CCM_TARGET_ROOT_SET_ENABLE_MASK|macro|CCM_TARGET_ROOT_SET_ENABLE_MASK
DECL|CCM_TARGET_ROOT_SET_ENABLE_SHIFT|macro|CCM_TARGET_ROOT_SET_ENABLE_SHIFT
DECL|CCM_TARGET_ROOT_SET_MUX_MASK|macro|CCM_TARGET_ROOT_SET_MUX_MASK
DECL|CCM_TARGET_ROOT_SET_MUX_SHIFT|macro|CCM_TARGET_ROOT_SET_MUX_SHIFT
DECL|CCM_TARGET_ROOT_SET_MUX|macro|CCM_TARGET_ROOT_SET_MUX
DECL|CCM_TARGET_ROOT_SET_POST_PODF_MASK|macro|CCM_TARGET_ROOT_SET_POST_PODF_MASK
DECL|CCM_TARGET_ROOT_SET_POST_PODF_SHIFT|macro|CCM_TARGET_ROOT_SET_POST_PODF_SHIFT
DECL|CCM_TARGET_ROOT_SET_POST_PODF|macro|CCM_TARGET_ROOT_SET_POST_PODF
DECL|CCM_TARGET_ROOT_SET_PRE_PODF_MASK|macro|CCM_TARGET_ROOT_SET_PRE_PODF_MASK
DECL|CCM_TARGET_ROOT_SET_PRE_PODF_SHIFT|macro|CCM_TARGET_ROOT_SET_PRE_PODF_SHIFT
DECL|CCM_TARGET_ROOT_SET_PRE_PODF|macro|CCM_TARGET_ROOT_SET_PRE_PODF
DECL|CCM_TARGET_ROOT_SET_REG|macro|CCM_TARGET_ROOT_SET_REG
DECL|CCM_TARGET_ROOT_SET|macro|CCM_TARGET_ROOT_SET
DECL|CCM_TARGET_ROOT_TOG_ENABLE_MASK|macro|CCM_TARGET_ROOT_TOG_ENABLE_MASK
DECL|CCM_TARGET_ROOT_TOG_ENABLE_SHIFT|macro|CCM_TARGET_ROOT_TOG_ENABLE_SHIFT
DECL|CCM_TARGET_ROOT_TOG_MUX_MASK|macro|CCM_TARGET_ROOT_TOG_MUX_MASK
DECL|CCM_TARGET_ROOT_TOG_MUX_SHIFT|macro|CCM_TARGET_ROOT_TOG_MUX_SHIFT
DECL|CCM_TARGET_ROOT_TOG_MUX|macro|CCM_TARGET_ROOT_TOG_MUX
DECL|CCM_TARGET_ROOT_TOG_POST_PODF_MASK|macro|CCM_TARGET_ROOT_TOG_POST_PODF_MASK
DECL|CCM_TARGET_ROOT_TOG_POST_PODF_SHIFT|macro|CCM_TARGET_ROOT_TOG_POST_PODF_SHIFT
DECL|CCM_TARGET_ROOT_TOG_POST_PODF|macro|CCM_TARGET_ROOT_TOG_POST_PODF
DECL|CCM_TARGET_ROOT_TOG_PRE_PODF_MASK|macro|CCM_TARGET_ROOT_TOG_PRE_PODF_MASK
DECL|CCM_TARGET_ROOT_TOG_PRE_PODF_SHIFT|macro|CCM_TARGET_ROOT_TOG_PRE_PODF_SHIFT
DECL|CCM_TARGET_ROOT_TOG_PRE_PODF|macro|CCM_TARGET_ROOT_TOG_PRE_PODF
DECL|CCM_TARGET_ROOT_TOG_REG|macro|CCM_TARGET_ROOT_TOG_REG
DECL|CCM_TARGET_ROOT_TOG|macro|CCM_TARGET_ROOT_TOG
DECL|CCM_TARGET_ROOT|macro|CCM_TARGET_ROOT
DECL|CCM_Type|typedef|} CCM_Type, *CCM_MemMapPtr;
DECL|CCM|macro|CCM
DECL|CHANNEL_CTRL_CLR|member|__IO uint32_t CHANNEL_CTRL_CLR; /**< AHB to APBH Bridge Channel Register, offset: 0x38 */
DECL|CHANNEL_CTRL_SET|member|__IO uint32_t CHANNEL_CTRL_SET; /**< AHB to APBH Bridge Channel Register, offset: 0x34 */
DECL|CHANNEL_CTRL_TOG|member|__IO uint32_t CHANNEL_CTRL_TOG; /**< AHB to APBH Bridge Channel Register, offset: 0x3C */
DECL|CHANNEL_CTRL|member|__IO uint32_t CHANNEL_CTRL; /**< AHB to APBH Bridge Channel Register, offset: 0x30 */
DECL|CHAR_WAIT|member|__IO uint32_t CHAR_WAIT; /**< SIM Character Wait Time Register, offset: 0x54 */
DECL|CHA_B_CNV_RSLT|member|__IO uint32_t CHA_B_CNV_RSLT; /**< Channel A and B Conversion Result, offset: 0xF0 */
DECL|CHC_D_CNV_RSLT|member|__IO uint32_t CHC_D_CNV_RSLT; /**< Channel C and D Conversion Result, offset: 0x100 */
DECL|CHN0ADDR|member|__IO uint32_t CHN0ADDR; /**< Channel 0 Boot Address, offset: 0x5C */
DECL|CHNENBL|member|__IO uint32_t CHNENBL[48]; /**< Channel Enable RAM, array offset: 0x200, array step: 0x4 */
DECL|CH_A_CFG1|member|__IO uint32_t CH_A_CFG1; /**< Channel A configuration 1, offset: 0x0 */
DECL|CH_A_CFG2|member|__IO uint32_t CH_A_CFG2; /**< Channel A configuration 2, offset: 0x10 */
DECL|CH_BAR|member|__IO uint32_t CH_BAR; /**< APBH DMA Channel n Buffer Address Register, array offset: 0x130, array step: 0x70 */
DECL|CH_B_CFG1|member|__IO uint32_t CH_B_CFG1; /**< , offset: 0x20 */
DECL|CH_B_CFG2|member|__IO uint32_t CH_B_CFG2; /**< Channel B Configuration 2, offset: 0x30 */
DECL|CH_CMD|member|__IO uint32_t CH_CMD; /**< APBH DMA Channel n Command Register, array offset: 0x120, array step: 0x70 */
DECL|CH_CURCMDAR|member|__IO uint32_t CH_CURCMDAR; /**< APBH DMA Channel n Current Command Address Register, array offset: 0x100, array step: 0x70 */
DECL|CH_C_CFG1|member|__IO uint32_t CH_C_CFG1; /**< Channel C Configuration 1, offset: 0x40 */
DECL|CH_C_CFG2|member|__IO uint32_t CH_C_CFG2; /**< Channel C Configuration 2, offset: 0x50 */
DECL|CH_DEBUG1|member|__IO uint32_t CH_DEBUG1; /**< AHB to APBH DMA Channel n Debug Information, array offset: 0x150, array step: 0x70 */
DECL|CH_DEBUG2|member|__IO uint32_t CH_DEBUG2; /**< AHB to APBH DMA Channel n Debug Information, array offset: 0x160, array step: 0x70 */
DECL|CH_D_CFG1|member|__IO uint32_t CH_D_CFG1; /**< Channel D Configuration 1, offset: 0x60 */
DECL|CH_D_CFG2|member|__IO uint32_t CH_D_CFG2; /**< Channel D Configuration 2, offset: 0x70 */
DECL|CH_NXTCMDAR|member|__IO uint32_t CH_NXTCMDAR; /**< APBH DMA Channel n Next Command Address Register, array offset: 0x110, array step: 0x70 */
DECL|CH_SEMA|member|__IO uint32_t CH_SEMA; /**< APBH DMA Channel n Semaphore Register, array offset: 0x140, array step: 0x70 */
DECL|CH_SW_CFG|member|__IO uint32_t CH_SW_CFG; /**< Channel Software Configuration, offset: 0x80 */
DECL|CH_SW_CNV_RSLT|member|__IO uint32_t CH_SW_CNV_RSLT; /**< Channel Software Conversion Result, offset: 0x110 */
DECL|CH|member|} CH[16];
DECL|CLKCTRL|member|__IO uint32_t CLKCTRL; /**< Clock Control Register, offset: 0x10 */
DECL|CLK_MISC0_CLR|member|__IO uint32_t CLK_MISC0_CLR; /**< Miscellaneous0 Analog Clock Control and Status Register, offset: 0x178 */
DECL|CLK_MISC0_SET|member|__IO uint32_t CLK_MISC0_SET; /**< Miscellaneous0 Analog Clock Control and Status Register, offset: 0x174 */
DECL|CLK_MISC0_TOG|member|__IO uint32_t CLK_MISC0_TOG; /**< Miscellaneous0 Analog Clock Control and Status Register, offset: 0x17C */
DECL|CLK_MISC0|member|__IO uint32_t CLK_MISC0; /**< Miscellaneous0 Analog Clock Control and Status Register, offset: 0x170 */
DECL|CLK_PRESCALER|member|__IO uint32_t CLK_PRESCALER; /**< SIM Clock Prescaler Register, offset: 0x1C */
DECL|CLK_TUNE_CTRL_STATUS|member|__IO uint32_t CLK_TUNE_CTRL_STATUS; /**< CLK Tuning Control and Status, offset: 0x68 */
DECL|CMD_ARG|member|__IO uint32_t CMD_ARG; /**< Command Argument, offset: 0x8 */
DECL|CMD_DESKEW_CON0|member|__IO uint32_t CMD_DESKEW_CON0; /**< , offset: 0x7C */
DECL|CMD_DESKEW_CON1|member|__IO uint32_t CMD_DESKEW_CON1; /**< , offset: 0x80 */
DECL|CMD_DESKEW_CON2|member|__IO uint32_t CMD_DESKEW_CON2; /**< , offset: 0x84 */
DECL|CMD_DESKEW_CON3|member|__IO uint32_t CMD_DESKEW_CON3; /**< , offset: 0x88 */
DECL|CMD_DESKEW_CON4|member|__IO uint32_t CMD_DESKEW_CON4; /**< , offset: 0x94 */
DECL|CMD_RSP0|member|__I uint32_t CMD_RSP0; /**< Command Response0, offset: 0x10 */
DECL|CMD_RSP1|member|__I uint32_t CMD_RSP1; /**< Command Response1, offset: 0x14 */
DECL|CMD_RSP2|member|__I uint32_t CMD_RSP2; /**< Command Response2, offset: 0x18 */
DECL|CMD_RSP3|member|__I uint32_t CMD_RSP3; /**< Command Response3, offset: 0x1C */
DECL|CMD_SDLL_CON0|member|__IO uint32_t CMD_SDLL_CON0; /**< , offset: 0x50 */
DECL|CMD_XFR_TYP|member|__IO uint32_t CMD_XFR_TYP; /**< Command Transfer Type, offset: 0xC */
DECL|CNTIN|member|__IO uint32_t CNTIN; /**< Counter Initial Value, offset: 0x4C */
DECL|CNTL|member|__IO uint32_t CNTL; /**< SIM Control Register, offset: 0x18 */
DECL|CNT|member|__I uint32_t CNT; /**< GPT Counter Register, offset: 0x24 */
DECL|CNT|member|__IO uint32_t CNT; /**< Counter, offset: 0x4 */
DECL|COMBINE|member|__IO uint32_t COMBINE; /**< Function For Linked Channels, offset: 0x64 */
DECL|COMPARE|member|__IO uint32_t COMPARE; /**< GPMI Compare Register Description, offset: 0x10 */
DECL|CONFIGFLAG|member|__IO uint32_t CONFIGFLAG; /**< Configure Flag Register, offset: 0x180 */
DECL|CONFIGREG|member|__IO uint32_t CONFIGREG; /**< Config Register, offset: 0xC */
DECL|CONFIG|member|__IO uint32_t CONFIG; /**< , offset: 0x18 */
DECL|CONFIG|member|__IO uint32_t CONFIG; /**< Configuration Register, offset: 0x38 */
DECL|CONF|member|__IO uint32_t CONF; /**< Configuration, offset: 0x84 */
DECL|CONREG|member|__IO uint32_t CONREG; /**< Control Register, offset: 0x8 */
DECL|CPU_CTI_IRQn|enumerator|CPU_CTI_IRQn = 93, /**< CTI trigger outputs (internal: nCTIIRQ[0])
DECL|CPU_IRQn|enumerator|CPU_IRQn = 92, /**< Performance Unit Interrupts from Cheetah (interrnally: PMUIRQ[0])
DECL|CPU_PGC_PDN_STATUS1|member|__I uint32_t CPU_PGC_PDN_STATUS1; /**< CPU PGC software dn trigger status1, offset: 0x170 */
DECL|CPU_PGC_PUP_STATUS1|member|__I uint32_t CPU_PGC_PUP_STATUS1; /**< CPU PGC software up trigger status1, offset: 0x130 */
DECL|CPU_PGC_SW_PDN_REQ|member|__IO uint32_t CPU_PGC_SW_PDN_REQ; /**< CPU PGC software down trigger, offset: 0xFC */
DECL|CPU_PGC_SW_PUP_REQ|member|__IO uint32_t CPU_PGC_SW_PUP_REQ; /**< CPU PGC software up trigger, offset: 0xF0 */
DECL|CPnINE|member|} CPnINE[2];
DECL|CPnNTF|member|} CPnNTF[2];
DECL|CRCR|member|__I uint32_t CRCR; /**< CRC Register, offset: 0x44 */
DECL|CRC_ADDR|member|__IO uint32_t CRC_ADDR; /**< OTP Controller CRC test address, offset: 0xD0 */
DECL|CRC_GP10|member|__IO uint32_t CRC_GP10; /**< Value of OTP Bank15 Word0 (CRC Key), offset: 0x7C0 */
DECL|CRC_GP11|member|__IO uint32_t CRC_GP11; /**< Value of OTP Bank15 Word1 (CRC Key), offset: 0x7D0 */
DECL|CRC_GP20|member|__IO uint32_t CRC_GP20; /**< Value of OTP Bank15 Word2 (CRC Key), offset: 0x7E0 */
DECL|CRC_GP21|member|__IO uint32_t CRC_GP21; /**< Value of OTP Bank15 Word3 (CRC Key), offset: 0x7F0 */
DECL|CRC_STAT|member|__IO uint32_t CRC_STAT; /**< CRC Status Register, offset: 0x1A0 */
DECL|CRC_VALUE|member|__IO uint32_t CRC_VALUE; /**< OTP Controller CRC Value Register, offset: 0xE0 */
DECL|CR|member|__IO uint32_t CR; /**< GPT Control Register, offset: 0x0 */
DECL|CR|member|__IO uint32_t CR; /**< Processor B Control Register, offset: 0x24 */
DECL|CSC_COEFF0|member|__IO uint32_t CSC_COEFF0; /**< RGB to YCbCr 4:2:2 CSC Coefficient0 Register, offset: 0x110 */
DECL|CSC_COEFF1|member|__IO uint32_t CSC_COEFF1; /**< RGB to YCbCr 4:2:2 CSC Coefficient1 Register, offset: 0x120 */
DECL|CSC_COEFF2|member|__IO uint32_t CSC_COEFF2; /**< RGB to YCbCr 4:2:2 CSC Coefficent2 Register, offset: 0x130 */
DECL|CSC_COEFF3|member|__IO uint32_t CSC_COEFF3; /**< RGB to YCbCr 4:2:2 CSC Coefficient3 Register, offset: 0x140 */
DECL|CSC_COEFF4|member|__IO uint32_t CSC_COEFF4; /**< RGB to YCbCr 4:2:2 CSC Coefficient4 Register, offset: 0x150 */
DECL|CSC_LIMIT|member|__IO uint32_t CSC_LIMIT; /**< RGB to YCbCr 4:2:2 CSC Limit Register, offset: 0x170 */
DECL|CSC_OFFSET|member|__IO uint32_t CSC_OFFSET; /**< RGB to YCbCr 4:2:2 CSC Offset Register, offset: 0x160 */
DECL|CSC|member|__IO uint32_t CSC; /**< Channel (n) Status And Control, array offset: 0xC, array step: 0x8 */
DECL|CSGCR1|member|__IO uint32_t CSGCR1; /**< Chip Select n General Configuration Register 1, array offset: 0x0, array step: 0x18 */
DECL|CSGCR2|member|__IO uint32_t CSGCR2; /**< Chip Select n General Configuration Register 2, array offset: 0x4, array step: 0x18 */
DECL|CSI1_BASE_PTR|macro|CSI1_BASE_PTR
DECL|CSI1_BASE|macro|CSI1_BASE
DECL|CSI1_CSICR18|macro|CSI1_CSICR18
DECL|CSI1_CSICR1|macro|CSI1_CSICR1
DECL|CSI1_CSICR2|macro|CSI1_CSICR2
DECL|CSI1_CSICR3|macro|CSI1_CSICR3
DECL|CSI1_CSIDMASA_FB1|macro|CSI1_CSIDMASA_FB1
DECL|CSI1_CSIDMASA_FB2|macro|CSI1_CSIDMASA_FB2
DECL|CSI1_CSIDMASA_STATFIFO|macro|CSI1_CSIDMASA_STATFIFO
DECL|CSI1_CSIDMATS_STATFIFO|macro|CSI1_CSIDMATS_STATFIFO
DECL|CSI1_CSIFBUF_PARA|macro|CSI1_CSIFBUF_PARA
DECL|CSI1_CSIIMAG_PARA|macro|CSI1_CSIIMAG_PARA
DECL|CSI1_CSIRFIFO|macro|CSI1_CSIRFIFO
DECL|CSI1_CSIRXCNT|macro|CSI1_CSIRXCNT
DECL|CSI1_CSISR|macro|CSI1_CSISR
DECL|CSI1_CSISTATFIFO|macro|CSI1_CSISTATFIFO
DECL|CSI1|macro|CSI1
DECL|CSI2_BASE_PTR|macro|CSI2_BASE_PTR
DECL|CSI2_BASE|macro|CSI2_BASE
DECL|CSI2_CSICR18|macro|CSI2_CSICR18
DECL|CSI2_CSICR1|macro|CSI2_CSICR1
DECL|CSI2_CSICR2|macro|CSI2_CSICR2
DECL|CSI2_CSICR3|macro|CSI2_CSICR3
DECL|CSI2_CSIDMASA_FB1|macro|CSI2_CSIDMASA_FB1
DECL|CSI2_CSIDMASA_FB2|macro|CSI2_CSIDMASA_FB2
DECL|CSI2_CSIDMASA_STATFIFO|macro|CSI2_CSIDMASA_STATFIFO
DECL|CSI2_CSIDMATS_STATFIFO|macro|CSI2_CSIDMATS_STATFIFO
DECL|CSI2_CSIFBUF_PARA|macro|CSI2_CSIFBUF_PARA
DECL|CSI2_CSIIMAG_PARA|macro|CSI2_CSIIMAG_PARA
DECL|CSI2_CSIRFIFO|macro|CSI2_CSIRFIFO
DECL|CSI2_CSIRXCNT|macro|CSI2_CSIRXCNT
DECL|CSI2_CSISR|macro|CSI2_CSISR
DECL|CSI2_CSISTATFIFO|macro|CSI2_CSISTATFIFO
DECL|CSI2|macro|CSI2
DECL|CSICR18|member|__IO uint32_t CSICR18; /**< CSI Control Register 18, offset: 0x48 */
DECL|CSICR1|member|__IO uint32_t CSICR1; /**< CSI Control Register 1, offset: 0x0 */
DECL|CSICR2|member|__IO uint32_t CSICR2; /**< CSI Control Register 2, offset: 0x4 */
DECL|CSICR3|member|__IO uint32_t CSICR3; /**< CSI Control Register 3, offset: 0x8 */
DECL|CSIDMASA_FB1|member|__IO uint32_t CSIDMASA_FB1; /**< CSI DMA Start Address Register - for Frame Buffer1, offset: 0x28 */
DECL|CSIDMASA_FB2|member|__IO uint32_t CSIDMASA_FB2; /**< CSI DMA Transfer Size Register - for Frame Buffer2, offset: 0x2C */
DECL|CSIDMASA_STATFIFO|member|__IO uint32_t CSIDMASA_STATFIFO; /**< CSI DMA Start Address Register - for STATFIFO, offset: 0x20 */
DECL|CSIDMATS_STATFIFO|member|__IO uint32_t CSIDMATS_STATFIFO; /**< CSI DMA Transfer Size Register - for STATFIFO, offset: 0x24 */
DECL|CSIFBUF_PARA|member|__IO uint32_t CSIFBUF_PARA; /**< CSI Frame Buffer Parameter Register, offset: 0x30 */
DECL|CSIIMAG_PARA|member|__IO uint32_t CSIIMAG_PARA; /**< CSI Image Parameter Register, offset: 0x34 */
DECL|CSIRFIFO|member|__I uint32_t CSIRFIFO; /**< CSI RX FIFO Register, offset: 0x10 */
DECL|CSIRXCNT|member|__IO uint32_t CSIRXCNT; /**< CSI RX Count Register, offset: 0x14 */
DECL|CSISR|member|__IO uint32_t CSISR; /**< CSI Status Register, offset: 0x18 */
DECL|CSISTATFIFO|member|__I uint32_t CSISTATFIFO; /**< CSI Statistic FIFO Register, offset: 0xC */
DECL|CSIS_CLK_CTRL|member|__IO uint32_t CSIS_CLK_CTRL; /**< CSIS Clock gate Control, offset: 0x8 */
DECL|CSIS_CMN_CTRL|member|__IO uint32_t CSIS_CMN_CTRL; /**< CSIS Common Control, offset: 0x4 */
DECL|CSIS_INT_MSK|member|__IO uint32_t CSIS_INT_MSK; /**< CSIS Interrupt Mask, offset: 0x10 */
DECL|CSIS_INT_SRC|member|__IO uint32_t CSIS_INT_SRC; /**< CSIS Interrupt Source, offset: 0x14 */
DECL|CSI_BASE_ADDRS|macro|CSI_BASE_ADDRS
DECL|CSI_BASE_PTRS|macro|CSI_BASE_PTRS
DECL|CSI_CSICR18_AHB_HPROT_MASK|macro|CSI_CSICR18_AHB_HPROT_MASK
DECL|CSI_CSICR18_AHB_HPROT_SHIFT|macro|CSI_CSICR18_AHB_HPROT_SHIFT
DECL|CSI_CSICR18_AHB_HPROT|macro|CSI_CSICR18_AHB_HPROT
DECL|CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_MASK|macro|CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_MASK
DECL|CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_SHIFT|macro|CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_SHIFT
DECL|CSI_CSICR18_BASEADDR_SWITCH_EN_MASK|macro|CSI_CSICR18_BASEADDR_SWITCH_EN_MASK
DECL|CSI_CSICR18_BASEADDR_SWITCH_EN_SHIFT|macro|CSI_CSICR18_BASEADDR_SWITCH_EN_SHIFT
DECL|CSI_CSICR18_BASEADDR_SWITCH_SEL_MASK|macro|CSI_CSICR18_BASEADDR_SWITCH_SEL_MASK
DECL|CSI_CSICR18_BASEADDR_SWITCH_SEL_SHIFT|macro|CSI_CSICR18_BASEADDR_SWITCH_SEL_SHIFT
DECL|CSI_CSICR18_CSI_ENABLE_MASK|macro|CSI_CSICR18_CSI_ENABLE_MASK
DECL|CSI_CSICR18_CSI_ENABLE_SHIFT|macro|CSI_CSICR18_CSI_ENABLE_SHIFT
DECL|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_MASK|macro|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_MASK
DECL|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_SHIFT|macro|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_SHIFT
DECL|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES|macro|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES
DECL|CSI_CSICR18_DATA_FROM_MIPI_MASK|macro|CSI_CSICR18_DATA_FROM_MIPI_MASK
DECL|CSI_CSICR18_DATA_FROM_MIPI_SHIFT|macro|CSI_CSICR18_DATA_FROM_MIPI_SHIFT
DECL|CSI_CSICR18_DEINTERLACE_EN_MASK|macro|CSI_CSICR18_DEINTERLACE_EN_MASK
DECL|CSI_CSICR18_DEINTERLACE_EN_SHIFT|macro|CSI_CSICR18_DEINTERLACE_EN_SHIFT
DECL|CSI_CSICR18_DMA_FIELD1_DONE_IE_MASK|macro|CSI_CSICR18_DMA_FIELD1_DONE_IE_MASK
DECL|CSI_CSICR18_DMA_FIELD1_DONE_IE_SHIFT|macro|CSI_CSICR18_DMA_FIELD1_DONE_IE_SHIFT
DECL|CSI_CSICR18_FIELD0_DONE_IE_MASK|macro|CSI_CSICR18_FIELD0_DONE_IE_MASK
DECL|CSI_CSICR18_FIELD0_DONE_IE_SHIFT|macro|CSI_CSICR18_FIELD0_DONE_IE_SHIFT
DECL|CSI_CSICR18_LAST_DMA_REQ_SEL_MASK|macro|CSI_CSICR18_LAST_DMA_REQ_SEL_MASK
DECL|CSI_CSICR18_LAST_DMA_REQ_SEL_SHIFT|macro|CSI_CSICR18_LAST_DMA_REQ_SEL_SHIFT
DECL|CSI_CSICR18_LINE_STRIDE_EN_MASK|macro|CSI_CSICR18_LINE_STRIDE_EN_MASK
DECL|CSI_CSICR18_LINE_STRIDE_EN_SHIFT|macro|CSI_CSICR18_LINE_STRIDE_EN_SHIFT
DECL|CSI_CSICR18_MASK_OPTION_MASK|macro|CSI_CSICR18_MASK_OPTION_MASK
DECL|CSI_CSICR18_MASK_OPTION_SHIFT|macro|CSI_CSICR18_MASK_OPTION_SHIFT
DECL|CSI_CSICR18_MASK_OPTION|macro|CSI_CSICR18_MASK_OPTION
DECL|CSI_CSICR18_MIPI_DATA_FORMAT_MASK|macro|CSI_CSICR18_MIPI_DATA_FORMAT_MASK
DECL|CSI_CSICR18_MIPI_DATA_FORMAT_SHIFT|macro|CSI_CSICR18_MIPI_DATA_FORMAT_SHIFT
DECL|CSI_CSICR18_MIPI_DATA_FORMAT|macro|CSI_CSICR18_MIPI_DATA_FORMAT
DECL|CSI_CSICR18_MIPI_DOUBLE_CMPNT_MASK|macro|CSI_CSICR18_MIPI_DOUBLE_CMPNT_MASK
DECL|CSI_CSICR18_MIPI_DOUBLE_CMPNT_SHIFT|macro|CSI_CSICR18_MIPI_DOUBLE_CMPNT_SHIFT
DECL|CSI_CSICR18_MIPI_YU_SWAP_MASK|macro|CSI_CSICR18_MIPI_YU_SWAP_MASK
DECL|CSI_CSICR18_MIPI_YU_SWAP_SHIFT|macro|CSI_CSICR18_MIPI_YU_SWAP_SHIFT
DECL|CSI_CSICR18_PARALLEL24_EN_MASK|macro|CSI_CSICR18_PARALLEL24_EN_MASK
DECL|CSI_CSICR18_PARALLEL24_EN_SHIFT|macro|CSI_CSICR18_PARALLEL24_EN_SHIFT
DECL|CSI_CSICR18_REG|macro|CSI_CSICR18_REG
DECL|CSI_CSICR18_RGB888A_FORMAT_SEL_MASK|macro|CSI_CSICR18_RGB888A_FORMAT_SEL_MASK
DECL|CSI_CSICR18_RGB888A_FORMAT_SEL_SHIFT|macro|CSI_CSICR18_RGB888A_FORMAT_SEL_SHIFT
DECL|CSI_CSICR1_CCIR_EN_MASK|macro|CSI_CSICR1_CCIR_EN_MASK
DECL|CSI_CSICR1_CCIR_EN_SHIFT|macro|CSI_CSICR1_CCIR_EN_SHIFT
DECL|CSI_CSICR1_CLR_RXFIFO_MASK|macro|CSI_CSICR1_CLR_RXFIFO_MASK
DECL|CSI_CSICR1_CLR_RXFIFO_SHIFT|macro|CSI_CSICR1_CLR_RXFIFO_SHIFT
DECL|CSI_CSICR1_CLR_STATFIFO_MASK|macro|CSI_CSICR1_CLR_STATFIFO_MASK
DECL|CSI_CSICR1_CLR_STATFIFO_SHIFT|macro|CSI_CSICR1_CLR_STATFIFO_SHIFT
DECL|CSI_CSICR1_COF_INT_EN_MASK|macro|CSI_CSICR1_COF_INT_EN_MASK
DECL|CSI_CSICR1_COF_INT_EN_SHIFT|macro|CSI_CSICR1_COF_INT_EN_SHIFT
DECL|CSI_CSICR1_EOF_INT_EN_MASK|macro|CSI_CSICR1_EOF_INT_EN_MASK
DECL|CSI_CSICR1_EOF_INT_EN_SHIFT|macro|CSI_CSICR1_EOF_INT_EN_SHIFT
DECL|CSI_CSICR1_EXT_VSYNC_MASK|macro|CSI_CSICR1_EXT_VSYNC_MASK
DECL|CSI_CSICR1_EXT_VSYNC_SHIFT|macro|CSI_CSICR1_EXT_VSYNC_SHIFT
DECL|CSI_CSICR1_FB1_DMA_DONE_INTEN_MASK|macro|CSI_CSICR1_FB1_DMA_DONE_INTEN_MASK
DECL|CSI_CSICR1_FB1_DMA_DONE_INTEN_SHIFT|macro|CSI_CSICR1_FB1_DMA_DONE_INTEN_SHIFT
DECL|CSI_CSICR1_FB2_DMA_DONE_INTEN_MASK|macro|CSI_CSICR1_FB2_DMA_DONE_INTEN_MASK
DECL|CSI_CSICR1_FB2_DMA_DONE_INTEN_SHIFT|macro|CSI_CSICR1_FB2_DMA_DONE_INTEN_SHIFT
DECL|CSI_CSICR1_FCC_MASK|macro|CSI_CSICR1_FCC_MASK
DECL|CSI_CSICR1_FCC_SHIFT|macro|CSI_CSICR1_FCC_SHIFT
DECL|CSI_CSICR1_GCLK_MODE_MASK|macro|CSI_CSICR1_GCLK_MODE_MASK
DECL|CSI_CSICR1_GCLK_MODE_SHIFT|macro|CSI_CSICR1_GCLK_MODE_SHIFT
DECL|CSI_CSICR1_HSYNC_POL_MASK|macro|CSI_CSICR1_HSYNC_POL_MASK
DECL|CSI_CSICR1_HSYNC_POL_SHIFT|macro|CSI_CSICR1_HSYNC_POL_SHIFT
DECL|CSI_CSICR1_INV_DATA_MASK|macro|CSI_CSICR1_INV_DATA_MASK
DECL|CSI_CSICR1_INV_DATA_SHIFT|macro|CSI_CSICR1_INV_DATA_SHIFT
DECL|CSI_CSICR1_INV_PCLK_MASK|macro|CSI_CSICR1_INV_PCLK_MASK
DECL|CSI_CSICR1_INV_PCLK_SHIFT|macro|CSI_CSICR1_INV_PCLK_SHIFT
DECL|CSI_CSICR1_PACK_DIR_MASK|macro|CSI_CSICR1_PACK_DIR_MASK
DECL|CSI_CSICR1_PACK_DIR_SHIFT|macro|CSI_CSICR1_PACK_DIR_SHIFT
DECL|CSI_CSICR1_PIXEL_BIT_MASK|macro|CSI_CSICR1_PIXEL_BIT_MASK
DECL|CSI_CSICR1_PIXEL_BIT_SHIFT|macro|CSI_CSICR1_PIXEL_BIT_SHIFT
DECL|CSI_CSICR1_PrP_IF_EN_MASK|macro|CSI_CSICR1_PrP_IF_EN_MASK
DECL|CSI_CSICR1_PrP_IF_EN_SHIFT|macro|CSI_CSICR1_PrP_IF_EN_SHIFT
DECL|CSI_CSICR1_REDGE_MASK|macro|CSI_CSICR1_REDGE_MASK
DECL|CSI_CSICR1_REDGE_SHIFT|macro|CSI_CSICR1_REDGE_SHIFT
DECL|CSI_CSICR1_REG|macro|CSI_CSICR1_REG
DECL|CSI_CSICR1_RF_OR_INTEN_MASK|macro|CSI_CSICR1_RF_OR_INTEN_MASK
DECL|CSI_CSICR1_RF_OR_INTEN_SHIFT|macro|CSI_CSICR1_RF_OR_INTEN_SHIFT
DECL|CSI_CSICR1_RXFF_INTEN_MASK|macro|CSI_CSICR1_RXFF_INTEN_MASK
DECL|CSI_CSICR1_RXFF_INTEN_SHIFT|macro|CSI_CSICR1_RXFF_INTEN_SHIFT
DECL|CSI_CSICR1_SFF_DMA_DONE_INTEN_MASK|macro|CSI_CSICR1_SFF_DMA_DONE_INTEN_MASK
DECL|CSI_CSICR1_SFF_DMA_DONE_INTEN_SHIFT|macro|CSI_CSICR1_SFF_DMA_DONE_INTEN_SHIFT
DECL|CSI_CSICR1_SF_OR_INTEN_MASK|macro|CSI_CSICR1_SF_OR_INTEN_MASK
DECL|CSI_CSICR1_SF_OR_INTEN_SHIFT|macro|CSI_CSICR1_SF_OR_INTEN_SHIFT
DECL|CSI_CSICR1_SOF_INTEN_MASK|macro|CSI_CSICR1_SOF_INTEN_MASK
DECL|CSI_CSICR1_SOF_INTEN_SHIFT|macro|CSI_CSICR1_SOF_INTEN_SHIFT
DECL|CSI_CSICR1_SOF_POL_MASK|macro|CSI_CSICR1_SOF_POL_MASK
DECL|CSI_CSICR1_SOF_POL_SHIFT|macro|CSI_CSICR1_SOF_POL_SHIFT
DECL|CSI_CSICR1_STATFF_INTEN_MASK|macro|CSI_CSICR1_STATFF_INTEN_MASK
DECL|CSI_CSICR1_STATFF_INTEN_SHIFT|macro|CSI_CSICR1_STATFF_INTEN_SHIFT
DECL|CSI_CSICR1_SWAP16_EN_MASK|macro|CSI_CSICR1_SWAP16_EN_MASK
DECL|CSI_CSICR1_SWAP16_EN_SHIFT|macro|CSI_CSICR1_SWAP16_EN_SHIFT
DECL|CSI_CSICR1_VIDEO_MODE_MASK|macro|CSI_CSICR1_VIDEO_MODE_MASK
DECL|CSI_CSICR1_VIDEO_MODE_SHIFT|macro|CSI_CSICR1_VIDEO_MODE_SHIFT
DECL|CSI_CSICR2_AFS_MASK|macro|CSI_CSICR2_AFS_MASK
DECL|CSI_CSICR2_AFS_SHIFT|macro|CSI_CSICR2_AFS_SHIFT
DECL|CSI_CSICR2_AFS|macro|CSI_CSICR2_AFS
DECL|CSI_CSICR2_BTS_MASK|macro|CSI_CSICR2_BTS_MASK
DECL|CSI_CSICR2_BTS_SHIFT|macro|CSI_CSICR2_BTS_SHIFT
DECL|CSI_CSICR2_BTS|macro|CSI_CSICR2_BTS
DECL|CSI_CSICR2_DMA_BURST_TYPE_RFF_MASK|macro|CSI_CSICR2_DMA_BURST_TYPE_RFF_MASK
DECL|CSI_CSICR2_DMA_BURST_TYPE_RFF_SHIFT|macro|CSI_CSICR2_DMA_BURST_TYPE_RFF_SHIFT
DECL|CSI_CSICR2_DMA_BURST_TYPE_RFF|macro|CSI_CSICR2_DMA_BURST_TYPE_RFF
DECL|CSI_CSICR2_DMA_BURST_TYPE_SFF_MASK|macro|CSI_CSICR2_DMA_BURST_TYPE_SFF_MASK
DECL|CSI_CSICR2_DMA_BURST_TYPE_SFF_SHIFT|macro|CSI_CSICR2_DMA_BURST_TYPE_SFF_SHIFT
DECL|CSI_CSICR2_DMA_BURST_TYPE_SFF|macro|CSI_CSICR2_DMA_BURST_TYPE_SFF
DECL|CSI_CSICR2_DRM_MASK|macro|CSI_CSICR2_DRM_MASK
DECL|CSI_CSICR2_DRM_SHIFT|macro|CSI_CSICR2_DRM_SHIFT
DECL|CSI_CSICR2_HSC_MASK|macro|CSI_CSICR2_HSC_MASK
DECL|CSI_CSICR2_HSC_SHIFT|macro|CSI_CSICR2_HSC_SHIFT
DECL|CSI_CSICR2_HSC|macro|CSI_CSICR2_HSC
DECL|CSI_CSICR2_LVRM_MASK|macro|CSI_CSICR2_LVRM_MASK
DECL|CSI_CSICR2_LVRM_SHIFT|macro|CSI_CSICR2_LVRM_SHIFT
DECL|CSI_CSICR2_LVRM|macro|CSI_CSICR2_LVRM
DECL|CSI_CSICR2_REG|macro|CSI_CSICR2_REG
DECL|CSI_CSICR2_SCE_MASK|macro|CSI_CSICR2_SCE_MASK
DECL|CSI_CSICR2_SCE_SHIFT|macro|CSI_CSICR2_SCE_SHIFT
DECL|CSI_CSICR2_VSC_MASK|macro|CSI_CSICR2_VSC_MASK
DECL|CSI_CSICR2_VSC_SHIFT|macro|CSI_CSICR2_VSC_SHIFT
DECL|CSI_CSICR2_VSC|macro|CSI_CSICR2_VSC
DECL|CSI_CSICR3_DMA_REFLASH_RFF_MASK|macro|CSI_CSICR3_DMA_REFLASH_RFF_MASK
DECL|CSI_CSICR3_DMA_REFLASH_RFF_SHIFT|macro|CSI_CSICR3_DMA_REFLASH_RFF_SHIFT
DECL|CSI_CSICR3_DMA_REFLASH_SFF_MASK|macro|CSI_CSICR3_DMA_REFLASH_SFF_MASK
DECL|CSI_CSICR3_DMA_REFLASH_SFF_SHIFT|macro|CSI_CSICR3_DMA_REFLASH_SFF_SHIFT
DECL|CSI_CSICR3_DMA_REQ_EN_RFF_MASK|macro|CSI_CSICR3_DMA_REQ_EN_RFF_MASK
DECL|CSI_CSICR3_DMA_REQ_EN_RFF_SHIFT|macro|CSI_CSICR3_DMA_REQ_EN_RFF_SHIFT
DECL|CSI_CSICR3_DMA_REQ_EN_SFF_MASK|macro|CSI_CSICR3_DMA_REQ_EN_SFF_MASK
DECL|CSI_CSICR3_DMA_REQ_EN_SFF_SHIFT|macro|CSI_CSICR3_DMA_REQ_EN_SFF_SHIFT
DECL|CSI_CSICR3_ECC_AUTO_EN_MASK|macro|CSI_CSICR3_ECC_AUTO_EN_MASK
DECL|CSI_CSICR3_ECC_AUTO_EN_SHIFT|macro|CSI_CSICR3_ECC_AUTO_EN_SHIFT
DECL|CSI_CSICR3_ECC_INT_EN_MASK|macro|CSI_CSICR3_ECC_INT_EN_MASK
DECL|CSI_CSICR3_ECC_INT_EN_SHIFT|macro|CSI_CSICR3_ECC_INT_EN_SHIFT
DECL|CSI_CSICR3_FRMCNT_MASK|macro|CSI_CSICR3_FRMCNT_MASK
DECL|CSI_CSICR3_FRMCNT_RST_MASK|macro|CSI_CSICR3_FRMCNT_RST_MASK
DECL|CSI_CSICR3_FRMCNT_RST_SHIFT|macro|CSI_CSICR3_FRMCNT_RST_SHIFT
DECL|CSI_CSICR3_FRMCNT_SHIFT|macro|CSI_CSICR3_FRMCNT_SHIFT
DECL|CSI_CSICR3_FRMCNT|macro|CSI_CSICR3_FRMCNT
DECL|CSI_CSICR3_HRESP_ERR_EN_MASK|macro|CSI_CSICR3_HRESP_ERR_EN_MASK
DECL|CSI_CSICR3_HRESP_ERR_EN_SHIFT|macro|CSI_CSICR3_HRESP_ERR_EN_SHIFT
DECL|CSI_CSICR3_REG|macro|CSI_CSICR3_REG
DECL|CSI_CSICR3_RxFF_LEVEL_MASK|macro|CSI_CSICR3_RxFF_LEVEL_MASK
DECL|CSI_CSICR3_RxFF_LEVEL_SHIFT|macro|CSI_CSICR3_RxFF_LEVEL_SHIFT
DECL|CSI_CSICR3_RxFF_LEVEL|macro|CSI_CSICR3_RxFF_LEVEL
DECL|CSI_CSICR3_STATFF_LEVEL_MASK|macro|CSI_CSICR3_STATFF_LEVEL_MASK
DECL|CSI_CSICR3_STATFF_LEVEL_SHIFT|macro|CSI_CSICR3_STATFF_LEVEL_SHIFT
DECL|CSI_CSICR3_STATFF_LEVEL|macro|CSI_CSICR3_STATFF_LEVEL
DECL|CSI_CSICR3_TWO_8BIT_SENSOR_MASK|macro|CSI_CSICR3_TWO_8BIT_SENSOR_MASK
DECL|CSI_CSICR3_TWO_8BIT_SENSOR_SHIFT|macro|CSI_CSICR3_TWO_8BIT_SENSOR_SHIFT
DECL|CSI_CSICR3_ZERO_PACK_EN_MASK|macro|CSI_CSICR3_ZERO_PACK_EN_MASK
DECL|CSI_CSICR3_ZERO_PACK_EN_SHIFT|macro|CSI_CSICR3_ZERO_PACK_EN_SHIFT
DECL|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_MASK|macro|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_MASK
DECL|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_SHIFT|macro|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_SHIFT
DECL|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1|macro|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1
DECL|CSI_CSIDMASA_FB1_REG|macro|CSI_CSIDMASA_FB1_REG
DECL|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_MASK|macro|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_MASK
DECL|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_SHIFT|macro|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_SHIFT
DECL|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2|macro|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2
DECL|CSI_CSIDMASA_FB2_REG|macro|CSI_CSIDMASA_FB2_REG
DECL|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_MASK|macro|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_MASK
DECL|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_SHIFT|macro|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_SHIFT
DECL|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF|macro|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF
DECL|CSI_CSIDMASA_STATFIFO_REG|macro|CSI_CSIDMASA_STATFIFO_REG
DECL|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_MASK|macro|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_MASK
DECL|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_SHIFT|macro|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_SHIFT
DECL|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF|macro|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF
DECL|CSI_CSIDMATS_STATFIFO_REG|macro|CSI_CSIDMATS_STATFIFO_REG
DECL|CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_MASK|macro|CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_MASK
DECL|CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_SHIFT|macro|CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_SHIFT
DECL|CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE|macro|CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE
DECL|CSI_CSIFBUF_PARA_FBUF_STRIDE_MASK|macro|CSI_CSIFBUF_PARA_FBUF_STRIDE_MASK
DECL|CSI_CSIFBUF_PARA_FBUF_STRIDE_SHIFT|macro|CSI_CSIFBUF_PARA_FBUF_STRIDE_SHIFT
DECL|CSI_CSIFBUF_PARA_FBUF_STRIDE|macro|CSI_CSIFBUF_PARA_FBUF_STRIDE
DECL|CSI_CSIFBUF_PARA_REG|macro|CSI_CSIFBUF_PARA_REG
DECL|CSI_CSIIMAG_PARA_IMAGE_HEIGHT_MASK|macro|CSI_CSIIMAG_PARA_IMAGE_HEIGHT_MASK
DECL|CSI_CSIIMAG_PARA_IMAGE_HEIGHT_SHIFT|macro|CSI_CSIIMAG_PARA_IMAGE_HEIGHT_SHIFT
DECL|CSI_CSIIMAG_PARA_IMAGE_HEIGHT|macro|CSI_CSIIMAG_PARA_IMAGE_HEIGHT
DECL|CSI_CSIIMAG_PARA_IMAGE_WIDTH_MASK|macro|CSI_CSIIMAG_PARA_IMAGE_WIDTH_MASK
DECL|CSI_CSIIMAG_PARA_IMAGE_WIDTH_SHIFT|macro|CSI_CSIIMAG_PARA_IMAGE_WIDTH_SHIFT
DECL|CSI_CSIIMAG_PARA_IMAGE_WIDTH|macro|CSI_CSIIMAG_PARA_IMAGE_WIDTH
DECL|CSI_CSIIMAG_PARA_REG|macro|CSI_CSIIMAG_PARA_REG
DECL|CSI_CSIRFIFO_IMAGE_MASK|macro|CSI_CSIRFIFO_IMAGE_MASK
DECL|CSI_CSIRFIFO_IMAGE_SHIFT|macro|CSI_CSIRFIFO_IMAGE_SHIFT
DECL|CSI_CSIRFIFO_IMAGE|macro|CSI_CSIRFIFO_IMAGE
DECL|CSI_CSIRFIFO_REG|macro|CSI_CSIRFIFO_REG
DECL|CSI_CSIRXCNT_REG|macro|CSI_CSIRXCNT_REG
DECL|CSI_CSIRXCNT_RXCNT_MASK|macro|CSI_CSIRXCNT_RXCNT_MASK
DECL|CSI_CSIRXCNT_RXCNT_SHIFT|macro|CSI_CSIRXCNT_RXCNT_SHIFT
DECL|CSI_CSIRXCNT_RXCNT|macro|CSI_CSIRXCNT_RXCNT
DECL|CSI_CSISR_BASEADDR_CHHANGE_ERROR_MASK|macro|CSI_CSISR_BASEADDR_CHHANGE_ERROR_MASK
DECL|CSI_CSISR_BASEADDR_CHHANGE_ERROR_SHIFT|macro|CSI_CSISR_BASEADDR_CHHANGE_ERROR_SHIFT
DECL|CSI_CSISR_COF_INT_MASK|macro|CSI_CSISR_COF_INT_MASK
DECL|CSI_CSISR_COF_INT_SHIFT|macro|CSI_CSISR_COF_INT_SHIFT
DECL|CSI_CSISR_DMA_FIELD0_DONE_MASK|macro|CSI_CSISR_DMA_FIELD0_DONE_MASK
DECL|CSI_CSISR_DMA_FIELD0_DONE_SHIFT|macro|CSI_CSISR_DMA_FIELD0_DONE_SHIFT
DECL|CSI_CSISR_DMA_FIELD1_DONE_MASK|macro|CSI_CSISR_DMA_FIELD1_DONE_MASK
DECL|CSI_CSISR_DMA_FIELD1_DONE_SHIFT|macro|CSI_CSISR_DMA_FIELD1_DONE_SHIFT
DECL|CSI_CSISR_DMA_TSF_DONE_FB1_MASK|macro|CSI_CSISR_DMA_TSF_DONE_FB1_MASK
DECL|CSI_CSISR_DMA_TSF_DONE_FB1_SHIFT|macro|CSI_CSISR_DMA_TSF_DONE_FB1_SHIFT
DECL|CSI_CSISR_DMA_TSF_DONE_FB2_MASK|macro|CSI_CSISR_DMA_TSF_DONE_FB2_MASK
DECL|CSI_CSISR_DMA_TSF_DONE_FB2_SHIFT|macro|CSI_CSISR_DMA_TSF_DONE_FB2_SHIFT
DECL|CSI_CSISR_DMA_TSF_DONE_SFF_MASK|macro|CSI_CSISR_DMA_TSF_DONE_SFF_MASK
DECL|CSI_CSISR_DMA_TSF_DONE_SFF_SHIFT|macro|CSI_CSISR_DMA_TSF_DONE_SFF_SHIFT
DECL|CSI_CSISR_DRDY_MASK|macro|CSI_CSISR_DRDY_MASK
DECL|CSI_CSISR_DRDY_SHIFT|macro|CSI_CSISR_DRDY_SHIFT
DECL|CSI_CSISR_ECC_INT_MASK|macro|CSI_CSISR_ECC_INT_MASK
DECL|CSI_CSISR_ECC_INT_SHIFT|macro|CSI_CSISR_ECC_INT_SHIFT
DECL|CSI_CSISR_EOF_INT_MASK|macro|CSI_CSISR_EOF_INT_MASK
DECL|CSI_CSISR_EOF_INT_SHIFT|macro|CSI_CSISR_EOF_INT_SHIFT
DECL|CSI_CSISR_F1_INT_MASK|macro|CSI_CSISR_F1_INT_MASK
DECL|CSI_CSISR_F1_INT_SHIFT|macro|CSI_CSISR_F1_INT_SHIFT
DECL|CSI_CSISR_F2_INT_MASK|macro|CSI_CSISR_F2_INT_MASK
DECL|CSI_CSISR_F2_INT_SHIFT|macro|CSI_CSISR_F2_INT_SHIFT
DECL|CSI_CSISR_HRESP_ERR_INT_MASK|macro|CSI_CSISR_HRESP_ERR_INT_MASK
DECL|CSI_CSISR_HRESP_ERR_INT_SHIFT|macro|CSI_CSISR_HRESP_ERR_INT_SHIFT
DECL|CSI_CSISR_REG|macro|CSI_CSISR_REG
DECL|CSI_CSISR_RF_OR_INT_MASK|macro|CSI_CSISR_RF_OR_INT_MASK
DECL|CSI_CSISR_RF_OR_INT_SHIFT|macro|CSI_CSISR_RF_OR_INT_SHIFT
DECL|CSI_CSISR_RxFF_INT_MASK|macro|CSI_CSISR_RxFF_INT_MASK
DECL|CSI_CSISR_RxFF_INT_SHIFT|macro|CSI_CSISR_RxFF_INT_SHIFT
DECL|CSI_CSISR_SF_OR_INT_MASK|macro|CSI_CSISR_SF_OR_INT_MASK
DECL|CSI_CSISR_SF_OR_INT_SHIFT|macro|CSI_CSISR_SF_OR_INT_SHIFT
DECL|CSI_CSISR_SOF_INT_MASK|macro|CSI_CSISR_SOF_INT_MASK
DECL|CSI_CSISR_SOF_INT_SHIFT|macro|CSI_CSISR_SOF_INT_SHIFT
DECL|CSI_CSISR_STATFF_INT_MASK|macro|CSI_CSISR_STATFF_INT_MASK
DECL|CSI_CSISR_STATFF_INT_SHIFT|macro|CSI_CSISR_STATFF_INT_SHIFT
DECL|CSI_CSISTATFIFO_REG|macro|CSI_CSISTATFIFO_REG
DECL|CSI_CSISTATFIFO_STAT_MASK|macro|CSI_CSISTATFIFO_STAT_MASK
DECL|CSI_CSISTATFIFO_STAT_SHIFT|macro|CSI_CSISTATFIFO_STAT_SHIFT
DECL|CSI_CSISTATFIFO_STAT|macro|CSI_CSISTATFIFO_STAT
DECL|CSI_DATA2_SELECT_INPUT|member|__IO uint32_t CSI_DATA2_SELECT_INPUT; /**< CSI_DATA2_SELECT_INPUT DAISY Register, offset: 0x4F8 */
DECL|CSI_DATA3_SELECT_INPUT|member|__IO uint32_t CSI_DATA3_SELECT_INPUT; /**< CSI_DATA3_SELECT_INPUT DAISY Register, offset: 0x4FC */
DECL|CSI_DATA4_SELECT_INPUT|member|__IO uint32_t CSI_DATA4_SELECT_INPUT; /**< CSI_DATA4_SELECT_INPUT DAISY Register, offset: 0x500 */
DECL|CSI_DATA5_SELECT_INPUT|member|__IO uint32_t CSI_DATA5_SELECT_INPUT; /**< CSI_DATA5_SELECT_INPUT DAISY Register, offset: 0x504 */
DECL|CSI_DATA6_SELECT_INPUT|member|__IO uint32_t CSI_DATA6_SELECT_INPUT; /**< CSI_DATA6_SELECT_INPUT DAISY Register, offset: 0x508 */
DECL|CSI_DATA7_SELECT_INPUT|member|__IO uint32_t CSI_DATA7_SELECT_INPUT; /**< CSI_DATA7_SELECT_INPUT DAISY Register, offset: 0x50C */
DECL|CSI_DATA8_SELECT_INPUT|member|__IO uint32_t CSI_DATA8_SELECT_INPUT; /**< CSI_DATA8_SELECT_INPUT DAISY Register, offset: 0x510 */
DECL|CSI_DATA9_SELECT_INPUT|member|__IO uint32_t CSI_DATA9_SELECT_INPUT; /**< CSI_DATA9_SELECT_INPUT DAISY Register, offset: 0x514 */
DECL|CSI_HSYNC_SELECT_INPUT|member|__IO uint32_t CSI_HSYNC_SELECT_INPUT; /**< CSI_HSYNC_SELECT_INPUT DAISY Register, offset: 0x518 */
DECL|CSI_IRQn|enumerator|CSI_IRQn = 7, /**< CSI Interrupt */
DECL|CSI_MemMapPtr|typedef|} CSI_Type, *CSI_MemMapPtr;
DECL|CSI_PIXCLK_SELECT_INPUT|member|__IO uint32_t CSI_PIXCLK_SELECT_INPUT; /**< CSI_PIXCLK_SELECT_INPUT DAISY Register, offset: 0x51C */
DECL|CSI_Type|typedef|} CSI_Type, *CSI_MemMapPtr;
DECL|CSI_VSYNC_SELECT_INPUT|member|__IO uint32_t CSI_VSYNC_SELECT_INPUT; /**< CSI_VSYNC_SELECT_INPUT DAISY Register, offset: 0x520 */
DECL|CSRCR1|member|__IO uint32_t CSRCR1; /**< Chip Select n Read Configuration Register 1, array offset: 0x8, array step: 0x18 */
DECL|CSRCR2|member|__IO uint32_t CSRCR2; /**< Chip Select n Read Configuration Register 2, array offset: 0xC, array step: 0x18 */
DECL|CSU_IRQn|enumerator|CSU_IRQn = 21, /**< CSU Interrupt Request. Indicates to the processor that one or more alarm inputs were asserted */
DECL|CSWCR1|member|__IO uint32_t CSWCR1; /**< Chip Select n Write Configuration Register 1, array offset: 0x10, array step: 0x18 */
DECL|CSWCR2|member|__IO uint32_t CSWCR2; /**< Chip Select n Write Configuration Register 2, array offset: 0x14, array step: 0x18 */
DECL|CS|member|__IO uint32_t CS; /**< Message Buffer 0 CS Register..Message Buffer 63 CS Register, array offset: 0x80, array step: 0x10 */
DECL|CS|member|} CS[6];
DECL|CTRL0_CLR|member|__IO uint32_t CTRL0_CLR; /**< AHB to APBH Bridge Control and Status Register 0, offset: 0x8 */
DECL|CTRL0_CLR|member|__IO uint32_t CTRL0_CLR; /**< GPMI Control Register 0 Description, offset: 0x8 */
DECL|CTRL0_SET|member|__IO uint32_t CTRL0_SET; /**< AHB to APBH Bridge Control and Status Register 0, offset: 0x4 */
DECL|CTRL0_SET|member|__IO uint32_t CTRL0_SET; /**< GPMI Control Register 0 Description, offset: 0x4 */
DECL|CTRL0_TOG|member|__IO uint32_t CTRL0_TOG; /**< AHB to APBH Bridge Control and Status Register 0, offset: 0xC */
DECL|CTRL0_TOG|member|__IO uint32_t CTRL0_TOG; /**< GPMI Control Register 0 Description, offset: 0xC */
DECL|CTRL0|member|__IO uint32_t CTRL0; /**< AHB to APBH Bridge Control and Status Register 0, offset: 0x0 */
DECL|CTRL0|member|__IO uint32_t CTRL0; /**< GPMI Control Register 0 Description, offset: 0x0 */
DECL|CTRL1_CLR|member|__IO uint32_t CTRL1_CLR; /**< AHB to APBH Bridge Control and Status Register 1, offset: 0x18 */
DECL|CTRL1_CLR|member|__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset: 0x68 */
DECL|CTRL1_CLR|member|__IO uint32_t CTRL1_CLR; /**< eLCDIF General Control1 Register, offset: 0x18 */
DECL|CTRL1_SET|member|__IO uint32_t CTRL1_SET; /**< AHB to APBH Bridge Control and Status Register 1, offset: 0x14 */
DECL|CTRL1_SET|member|__IO uint32_t CTRL1_SET; /**< GPMI Control Register 1 Description, offset: 0x64 */
DECL|CTRL1_SET|member|__IO uint32_t CTRL1_SET; /**< eLCDIF General Control1 Register, offset: 0x14 */
DECL|CTRL1_TOG|member|__IO uint32_t CTRL1_TOG; /**< AHB to APBH Bridge Control and Status Register 1, offset: 0x1C */
DECL|CTRL1_TOG|member|__IO uint32_t CTRL1_TOG; /**< GPMI Control Register 1 Description, offset: 0x6C */
DECL|CTRL1_TOG|member|__IO uint32_t CTRL1_TOG; /**< eLCDIF General Control1 Register, offset: 0x1C */
DECL|CTRL1|member|__IO uint32_t CTRL1; /**< AHB to APBH Bridge Control and Status Register 1, offset: 0x10 */
DECL|CTRL1|member|__IO uint32_t CTRL1; /**< Control 1 Register, offset: 0x4 */
DECL|CTRL1|member|__IO uint32_t CTRL1; /**< GPMI Control Register 1 Description, offset: 0x60 */
DECL|CTRL1|member|__IO uint32_t CTRL1; /**< eLCDIF General Control1 Register, offset: 0x10 */
DECL|CTRL2_CLR|member|__IO uint32_t CTRL2_CLR; /**< AHB to APBH Bridge Control and Status Register 2, offset: 0x28 */
DECL|CTRL2_CLR|member|__IO uint32_t CTRL2_CLR; /**< eLCDIF General Control2 Register, offset: 0x28 */
DECL|CTRL2_SET|member|__IO uint32_t CTRL2_SET; /**< AHB to APBH Bridge Control and Status Register 2, offset: 0x24 */
DECL|CTRL2_SET|member|__IO uint32_t CTRL2_SET; /**< eLCDIF General Control2 Register, offset: 0x24 */
DECL|CTRL2_TOG|member|__IO uint32_t CTRL2_TOG; /**< AHB to APBH Bridge Control and Status Register 2, offset: 0x2C */
DECL|CTRL2_TOG|member|__IO uint32_t CTRL2_TOG; /**< eLCDIF General Control2 Register, offset: 0x2C */
DECL|CTRL2|member|__IO uint32_t CTRL2; /**< AHB to APBH Bridge Control and Status Register 2, offset: 0x20 */
DECL|CTRL2|member|__IO uint32_t CTRL2; /**< Control 2 Register, offset: 0x34 */
DECL|CTRL2|member|__IO uint32_t CTRL2; /**< eLCDIF General Control2 Register, offset: 0x20 */
DECL|CTRL_24M_CLR|member|__IO uint32_t CTRL_24M_CLR; /**< Anadig 24M Oscillator Control Register, offset: 0x8 */
DECL|CTRL_24M_SET|member|__IO uint32_t CTRL_24M_SET; /**< Anadig 24M Oscillator Control Register, offset: 0x4 */
DECL|CTRL_24M_TOG|member|__IO uint32_t CTRL_24M_TOG; /**< Anadig 24M Oscillator Control Register, offset: 0xC */
DECL|CTRL_24M|member|__IO uint32_t CTRL_24M; /**< Anadig 24M Oscillator Control Register, offset: 0x0 */
DECL|CTRL_CLR|member|__IO uint32_t CTRL_CLR; /**< EPDC Control Register, offset: 0x8 */
DECL|CTRL_CLR|member|__IO uint32_t CTRL_CLR; /**< Hardware BCH ECC Accelerator Control Register, offset: 0x8 */
DECL|CTRL_CLR|member|__IO uint32_t CTRL_CLR; /**< OTP Controller Control Register, offset: 0x8 */
DECL|CTRL_SET|member|__IO uint32_t CTRL_SET; /**< EPDC Control Register, offset: 0x4 */
DECL|CTRL_SET|member|__IO uint32_t CTRL_SET; /**< Hardware BCH ECC Accelerator Control Register, offset: 0x4 */
DECL|CTRL_SET|member|__IO uint32_t CTRL_SET; /**< OTP Controller Control Register, offset: 0x4 */
DECL|CTRL_TOG|member|__IO uint32_t CTRL_TOG; /**< EPDC Control Register, offset: 0xC */
DECL|CTRL_TOG|member|__IO uint32_t CTRL_TOG; /**< Hardware BCH ECC Accelerator Control Register, offset: 0xC */
DECL|CTRL_TOG|member|__IO uint32_t CTRL_TOG; /**< OTP Controller Control Register, offset: 0xC */
DECL|CTRL|member|__IO uint32_t CTRL; /**< EPDC Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< Hardware BCH ECC Accelerator Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< OTP Controller Control Register, offset: 0x0 */
DECL|CUR_BUF|member|__IO uint32_t CUR_BUF; /**< LCD Interface Current Buffer Address Register, offset: 0x40 */
DECL|CV|member|__IO uint32_t CV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
DECL|C|member|} C[8];
DECL|DAP_IRQn|enumerator|DAP_IRQn = 1, /**< DAP Interrupt */
DECL|DATA0|member|__IO uint32_t DATA0; /**< OTP Controller Write Data Register, offset: 0x20 */
DECL|DATA1|member|__IO uint32_t DATA1; /**< OTP Controller Write Data Register, offset: 0x30 */
DECL|DATA2|member|__IO uint32_t DATA2; /**< OTP Controller Write Data Register, offset: 0x40 */
DECL|DATA3|member|__IO uint32_t DATA3; /**< OTP Controller Write Data Register, offset: 0x50 */
DECL|DATAPTR_CLR|member|__IO uint32_t DATAPTR_CLR; /**< Hardware BCH ECC Loopback Data Buffer Register, offset: 0x48 */
DECL|DATAPTR_SET|member|__IO uint32_t DATAPTR_SET; /**< Hardware BCH ECC Loopback Data Buffer Register, offset: 0x44 */
DECL|DATAPTR_TOG|member|__IO uint32_t DATAPTR_TOG; /**< Hardware BCH ECC Loopback Data Buffer Register, offset: 0x4C */
DECL|DATAPTR|member|__IO uint32_t DATAPTR; /**< Hardware BCH ECC Loopback Data Buffer Register, offset: 0x40 */
DECL|DATA_BUFF_ACC_PORT|member|__IO uint32_t DATA_BUFF_ACC_PORT; /**< Data Buffer Access Port, offset: 0x20 */
DECL|DATA_FORMAT|member|__IO uint32_t DATA_FORMAT; /**< SIM Data Format Register, offset: 0x40 */
DECL|DATA|member|__IO uint32_t DATA; /**< GPMI DMA Data Transfer Register Description, offset: 0xA0 */
DECL|DATA|member|__IO uint32_t DATA; /**< LCD Interface Data Register, offset: 0x180 */
DECL|DBG0|member|__IO uint32_t DBG0; /**< Debug Register 0, offset: 0x300 */
DECL|DBG1|member|__IO uint32_t DBG1; /**< Debug Register 1, offset: 0x304 */
DECL|DBGAHBMREAD_CLR|member|__I uint32_t DBGAHBMREAD_CLR; /**< Bus Master and ECC Controller Debug Read Register, offset: 0x148 */
DECL|DBGAHBMREAD_SET|member|__I uint32_t DBGAHBMREAD_SET; /**< Bus Master and ECC Controller Debug Read Register, offset: 0x144 */
DECL|DBGAHBMREAD_TOG|member|__I uint32_t DBGAHBMREAD_TOG; /**< Bus Master and ECC Controller Debug Read Register, offset: 0x14C */
DECL|DBGAHBMREAD|member|__I uint32_t DBGAHBMREAD; /**< Bus Master and ECC Controller Debug Read Register, offset: 0x140 */
DECL|DBGCAM|member|__IO uint32_t DBGCAM; /**< CAM Debug Register, offset: 0x308 */
DECL|DBGCMD|member|__IO uint32_t DBGCMD; /**< Command Debug Register, offset: 0x30C */
DECL|DBGCSFEREAD_CLR|member|__I uint32_t DBGCSFEREAD_CLR; /**< Chien Search Debug Read Register, offset: 0x128 */
DECL|DBGCSFEREAD_SET|member|__I uint32_t DBGCSFEREAD_SET; /**< Chien Search Debug Read Register, offset: 0x124 */
DECL|DBGCSFEREAD_TOG|member|__I uint32_t DBGCSFEREAD_TOG; /**< Chien Search Debug Read Register, offset: 0x12C */
DECL|DBGCSFEREAD|member|__I uint32_t DBGCSFEREAD; /**< Chien Search Debug Read Register, offset: 0x120 */
DECL|DBGKESREAD_CLR|member|__I uint32_t DBGKESREAD_CLR; /**< KES Debug Read Register, offset: 0x118 */
DECL|DBGKESREAD_SET|member|__I uint32_t DBGKESREAD_SET; /**< KES Debug Read Register, offset: 0x114 */
DECL|DBGKESREAD_TOG|member|__I uint32_t DBGKESREAD_TOG; /**< KES Debug Read Register, offset: 0x11C */
DECL|DBGKESREAD|member|__I uint32_t DBGKESREAD; /**< KES Debug Read Register, offset: 0x110 */
DECL|DBGMON_IRQn|enumerator|DBGMON_IRQn = 3, /**< DBGMON Sync Interrupt */
DECL|DBGSTAT|member|__IO uint32_t DBGSTAT; /**< Status Debug Register, offset: 0x310 */
DECL|DBGSYNDGENREAD_CLR|member|__I uint32_t DBGSYNDGENREAD_CLR; /**< Syndrome Generator Debug Read Register, offset: 0x138 */
DECL|DBGSYNDGENREAD_SET|member|__I uint32_t DBGSYNDGENREAD_SET; /**< Syndrome Generator Debug Read Register, offset: 0x134 */
DECL|DBGSYNDGENREAD_TOG|member|__I uint32_t DBGSYNDGENREAD_TOG; /**< Syndrome Generator Debug Read Register, offset: 0x13C */
DECL|DBGSYNDGENREAD|member|__I uint32_t DBGSYNDGENREAD; /**< Syndrome Generator Debug Read Register, offset: 0x130 */
DECL|DBG_CTRL|member|__IO uint32_t DBG_CTRL; /**< Debug Control register, offset: 0xC0 */
DECL|DBG_INTR_MSK|member|__IO uint32_t DBG_INTR_MSK; /**< Debug Interrupt Mask, offset: 0xC4 */
DECL|DBG_INTR_SRC|member|__IO uint32_t DBG_INTR_SRC; /**< Debug Interrupt Mask, offset: 0xC8 */
DECL|DCCPARAMS|member|__I uint32_t DCCPARAMS; /**< Device Controller Capability Parameters, offset: 0x124 */
DECL|DCIVERSION|member|__I uint16_t DCIVERSION; /**< Device Controller Interface Version, offset: 0x120 */
DECL|DCR|member|__IO uint32_t DCR; /**< DLL Control Register, offset: 0x94 */
DECL|DCR|member|__IO uint32_t DCR; /**< Debug Control Register,offset: 0x4 */
DECL|DCR|member|} DCR;
DECL|DDRC_ADDRMAP0_ADDRMAP_CS_BIT0_MASK|macro|DDRC_ADDRMAP0_ADDRMAP_CS_BIT0_MASK
DECL|DDRC_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT|macro|DDRC_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT
DECL|DDRC_ADDRMAP0_ADDRMAP_CS_BIT0|macro|DDRC_ADDRMAP0_ADDRMAP_CS_BIT0
DECL|DDRC_ADDRMAP0_ADDRMAP_CS_BIT1_MASK|macro|DDRC_ADDRMAP0_ADDRMAP_CS_BIT1_MASK
DECL|DDRC_ADDRMAP0_ADDRMAP_CS_BIT1_SHIFT|macro|DDRC_ADDRMAP0_ADDRMAP_CS_BIT1_SHIFT
DECL|DDRC_ADDRMAP0_ADDRMAP_CS_BIT1|macro|DDRC_ADDRMAP0_ADDRMAP_CS_BIT1
DECL|DDRC_ADDRMAP0_REG|macro|DDRC_ADDRMAP0_REG
DECL|DDRC_ADDRMAP0|macro|DDRC_ADDRMAP0
DECL|DDRC_ADDRMAP1_ADDRMAP_BANK_B0_MASK|macro|DDRC_ADDRMAP1_ADDRMAP_BANK_B0_MASK
DECL|DDRC_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT|macro|DDRC_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT
DECL|DDRC_ADDRMAP1_ADDRMAP_BANK_B0|macro|DDRC_ADDRMAP1_ADDRMAP_BANK_B0
DECL|DDRC_ADDRMAP1_ADDRMAP_BANK_B1_MASK|macro|DDRC_ADDRMAP1_ADDRMAP_BANK_B1_MASK
DECL|DDRC_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT|macro|DDRC_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT
DECL|DDRC_ADDRMAP1_ADDRMAP_BANK_B1|macro|DDRC_ADDRMAP1_ADDRMAP_BANK_B1
DECL|DDRC_ADDRMAP1_ADDRMAP_BANK_B2_MASK|macro|DDRC_ADDRMAP1_ADDRMAP_BANK_B2_MASK
DECL|DDRC_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT|macro|DDRC_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT
DECL|DDRC_ADDRMAP1_ADDRMAP_BANK_B2|macro|DDRC_ADDRMAP1_ADDRMAP_BANK_B2
DECL|DDRC_ADDRMAP1_REG|macro|DDRC_ADDRMAP1_REG
DECL|DDRC_ADDRMAP1|macro|DDRC_ADDRMAP1
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B2_MASK|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B2_MASK
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B2_SHIFT|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B2_SHIFT
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B2|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B2
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B3_MASK|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B3_MASK
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B3_SHIFT|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B3_SHIFT
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B3|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B3
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B4_MASK|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B4_MASK
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B4_SHIFT|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B4_SHIFT
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B4|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B4
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B5_MASK|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B5_MASK
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B5_SHIFT|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B5_SHIFT
DECL|DDRC_ADDRMAP2_ADDRMAP_COL_B5|macro|DDRC_ADDRMAP2_ADDRMAP_COL_B5
DECL|DDRC_ADDRMAP2_REG|macro|DDRC_ADDRMAP2_REG
DECL|DDRC_ADDRMAP2|macro|DDRC_ADDRMAP2
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B6_MASK|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B6_MASK
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B6_SHIFT|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B6_SHIFT
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B6|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B6
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B7_MASK|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B7_MASK
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B7_SHIFT|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B7_SHIFT
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B7|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B7
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B8_MASK|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B8_MASK
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B8_SHIFT|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B8_SHIFT
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B8|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B8
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B9_MASK|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B9_MASK
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B9_SHIFT|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B9_SHIFT
DECL|DDRC_ADDRMAP3_ADDRMAP_COL_B9|macro|DDRC_ADDRMAP3_ADDRMAP_COL_B9
DECL|DDRC_ADDRMAP3_REG|macro|DDRC_ADDRMAP3_REG
DECL|DDRC_ADDRMAP3|macro|DDRC_ADDRMAP3
DECL|DDRC_ADDRMAP4_ADDRMAP_COL_B10_MASK|macro|DDRC_ADDRMAP4_ADDRMAP_COL_B10_MASK
DECL|DDRC_ADDRMAP4_ADDRMAP_COL_B10_SHIFT|macro|DDRC_ADDRMAP4_ADDRMAP_COL_B10_SHIFT
DECL|DDRC_ADDRMAP4_ADDRMAP_COL_B10|macro|DDRC_ADDRMAP4_ADDRMAP_COL_B10
DECL|DDRC_ADDRMAP4_ADDRMAP_COL_B11_MASK|macro|DDRC_ADDRMAP4_ADDRMAP_COL_B11_MASK
DECL|DDRC_ADDRMAP4_ADDRMAP_COL_B11_SHIFT|macro|DDRC_ADDRMAP4_ADDRMAP_COL_B11_SHIFT
DECL|DDRC_ADDRMAP4_ADDRMAP_COL_B11|macro|DDRC_ADDRMAP4_ADDRMAP_COL_B11
DECL|DDRC_ADDRMAP4_REG|macro|DDRC_ADDRMAP4_REG
DECL|DDRC_ADDRMAP4|macro|DDRC_ADDRMAP4
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B0_MASK|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B0_MASK
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B0|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B0
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B11_MASK|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B11_MASK
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B11|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B11
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B1_MASK|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B1_MASK
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B1|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B1
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT
DECL|DDRC_ADDRMAP5_ADDRMAP_ROW_B2_10|macro|DDRC_ADDRMAP5_ADDRMAP_ROW_B2_10
DECL|DDRC_ADDRMAP5_REG|macro|DDRC_ADDRMAP5_REG
DECL|DDRC_ADDRMAP5|macro|DDRC_ADDRMAP5
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B12_MASK|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B12_MASK
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B12|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B12
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B13_MASK|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B13_MASK
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B13|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B13
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B14_MASK|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B14_MASK
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B14|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B14
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B15_MASK|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B15_MASK
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT
DECL|DDRC_ADDRMAP6_ADDRMAP_ROW_B15|macro|DDRC_ADDRMAP6_ADDRMAP_ROW_B15
DECL|DDRC_ADDRMAP6_LPDDR3_6GB_12GB_MASK|macro|DDRC_ADDRMAP6_LPDDR3_6GB_12GB_MASK
DECL|DDRC_ADDRMAP6_LPDDR3_6GB_12GB_SHIFT|macro|DDRC_ADDRMAP6_LPDDR3_6GB_12GB_SHIFT
DECL|DDRC_ADDRMAP6_REG|macro|DDRC_ADDRMAP6_REG
DECL|DDRC_ADDRMAP6|macro|DDRC_ADDRMAP6
DECL|DDRC_BASE_ADDRS|macro|DDRC_BASE_ADDRS
DECL|DDRC_BASE_PTRS|macro|DDRC_BASE_PTRS
DECL|DDRC_BASE_PTR|macro|DDRC_BASE_PTR
DECL|DDRC_BASE|macro|DDRC_BASE
DECL|DDRC_DBG0_DIS_COLLISION_PAGE_OPT_MASK|macro|DDRC_DBG0_DIS_COLLISION_PAGE_OPT_MASK
DECL|DDRC_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT|macro|DDRC_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT
DECL|DDRC_DBG0_DIS_WC_MASK|macro|DDRC_DBG0_DIS_WC_MASK
DECL|DDRC_DBG0_DIS_WC_SHIFT|macro|DDRC_DBG0_DIS_WC_SHIFT
DECL|DDRC_DBG0_REG|macro|DDRC_DBG0_REG
DECL|DDRC_DBG0|macro|DDRC_DBG0
DECL|DDRC_DBG1_DIS_DQ_MASK|macro|DDRC_DBG1_DIS_DQ_MASK
DECL|DDRC_DBG1_DIS_DQ_SHIFT|macro|DDRC_DBG1_DIS_DQ_SHIFT
DECL|DDRC_DBG1_DIS_HIF_MASK|macro|DDRC_DBG1_DIS_HIF_MASK
DECL|DDRC_DBG1_DIS_HIF_SHIFT|macro|DDRC_DBG1_DIS_HIF_SHIFT
DECL|DDRC_DBG1_REG|macro|DDRC_DBG1_REG
DECL|DDRC_DBG1|macro|DDRC_DBG1
DECL|DDRC_DBGCAM_DBG_HPR_Q_DEPTH_MASK|macro|DDRC_DBGCAM_DBG_HPR_Q_DEPTH_MASK
DECL|DDRC_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT|macro|DDRC_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT
DECL|DDRC_DBGCAM_DBG_HPR_Q_DEPTH|macro|DDRC_DBGCAM_DBG_HPR_Q_DEPTH
DECL|DDRC_DBGCAM_DBG_LPR_Q_DEPTH_MASK|macro|DDRC_DBGCAM_DBG_LPR_Q_DEPTH_MASK
DECL|DDRC_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT|macro|DDRC_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT
DECL|DDRC_DBGCAM_DBG_LPR_Q_DEPTH|macro|DDRC_DBGCAM_DBG_LPR_Q_DEPTH
DECL|DDRC_DBGCAM_DBG_RD_Q_EMPTY_MASK|macro|DDRC_DBGCAM_DBG_RD_Q_EMPTY_MASK
DECL|DDRC_DBGCAM_DBG_RD_Q_EMPTY_SHIFT|macro|DDRC_DBGCAM_DBG_RD_Q_EMPTY_SHIFT
DECL|DDRC_DBGCAM_DBG_STALL_MASK|macro|DDRC_DBGCAM_DBG_STALL_MASK
DECL|DDRC_DBGCAM_DBG_STALL_RD_MASK|macro|DDRC_DBGCAM_DBG_STALL_RD_MASK
DECL|DDRC_DBGCAM_DBG_STALL_RD_SHIFT|macro|DDRC_DBGCAM_DBG_STALL_RD_SHIFT
DECL|DDRC_DBGCAM_DBG_STALL_SHIFT|macro|DDRC_DBGCAM_DBG_STALL_SHIFT
DECL|DDRC_DBGCAM_DBG_STALL_WR_MASK|macro|DDRC_DBGCAM_DBG_STALL_WR_MASK
DECL|DDRC_DBGCAM_DBG_STALL_WR_SHIFT|macro|DDRC_DBGCAM_DBG_STALL_WR_SHIFT
DECL|DDRC_DBGCAM_DBG_WR_Q_EMPTY_MASK|macro|DDRC_DBGCAM_DBG_WR_Q_EMPTY_MASK
DECL|DDRC_DBGCAM_DBG_WR_Q_EMPTY_SHIFT|macro|DDRC_DBGCAM_DBG_WR_Q_EMPTY_SHIFT
DECL|DDRC_DBGCAM_DBG_W_Q_DEPTH_MASK|macro|DDRC_DBGCAM_DBG_W_Q_DEPTH_MASK
DECL|DDRC_DBGCAM_DBG_W_Q_DEPTH_SHIFT|macro|DDRC_DBGCAM_DBG_W_Q_DEPTH_SHIFT
DECL|DDRC_DBGCAM_DBG_W_Q_DEPTH|macro|DDRC_DBGCAM_DBG_W_Q_DEPTH
DECL|DDRC_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK|macro|DDRC_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK
DECL|DDRC_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT|macro|DDRC_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT
DECL|DDRC_DBGCAM_REG|macro|DDRC_DBGCAM_REG
DECL|DDRC_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK|macro|DDRC_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK
DECL|DDRC_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT|macro|DDRC_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT
DECL|DDRC_DBGCAM|macro|DDRC_DBGCAM
DECL|DDRC_DBGCMD_CTRLUPD_MASK|macro|DDRC_DBGCMD_CTRLUPD_MASK
DECL|DDRC_DBGCMD_CTRLUPD_SHIFT|macro|DDRC_DBGCMD_CTRLUPD_SHIFT
DECL|DDRC_DBGCMD_RANK0_REFRESH_MASK|macro|DDRC_DBGCMD_RANK0_REFRESH_MASK
DECL|DDRC_DBGCMD_RANK0_REFRESH_SHIFT|macro|DDRC_DBGCMD_RANK0_REFRESH_SHIFT
DECL|DDRC_DBGCMD_RANK1_REFRESH_MASK|macro|DDRC_DBGCMD_RANK1_REFRESH_MASK
DECL|DDRC_DBGCMD_RANK1_REFRESH_SHIFT|macro|DDRC_DBGCMD_RANK1_REFRESH_SHIFT
DECL|DDRC_DBGCMD_REG|macro|DDRC_DBGCMD_REG
DECL|DDRC_DBGCMD_ZQ_CALIB_SHORT_MASK|macro|DDRC_DBGCMD_ZQ_CALIB_SHORT_MASK
DECL|DDRC_DBGCMD_ZQ_CALIB_SHORT_SHIFT|macro|DDRC_DBGCMD_ZQ_CALIB_SHORT_SHIFT
DECL|DDRC_DBGCMD|macro|DDRC_DBGCMD
DECL|DDRC_DBGSTAT_CTRLUPD_BUSY_MASK|macro|DDRC_DBGSTAT_CTRLUPD_BUSY_MASK
DECL|DDRC_DBGSTAT_CTRLUPD_BUSY_SHIFT|macro|DDRC_DBGSTAT_CTRLUPD_BUSY_SHIFT
DECL|DDRC_DBGSTAT_RANK0_REFRESH_BUSY_MASK|macro|DDRC_DBGSTAT_RANK0_REFRESH_BUSY_MASK
DECL|DDRC_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT|macro|DDRC_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT
DECL|DDRC_DBGSTAT_RANK1_REFRESH_BUSY_MASK|macro|DDRC_DBGSTAT_RANK1_REFRESH_BUSY_MASK
DECL|DDRC_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT|macro|DDRC_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT
DECL|DDRC_DBGSTAT_REG|macro|DDRC_DBGSTAT_REG
DECL|DDRC_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK|macro|DDRC_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK
DECL|DDRC_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT|macro|DDRC_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT
DECL|DDRC_DBGSTAT|macro|DDRC_DBGSTAT
DECL|DDRC_DERATEEN_DERATE_BYTE_MASK|macro|DDRC_DERATEEN_DERATE_BYTE_MASK
DECL|DDRC_DERATEEN_DERATE_BYTE_SHIFT|macro|DDRC_DERATEEN_DERATE_BYTE_SHIFT
DECL|DDRC_DERATEEN_DERATE_BYTE|macro|DDRC_DERATEEN_DERATE_BYTE
DECL|DDRC_DERATEEN_DERATE_ENABLE_MASK|macro|DDRC_DERATEEN_DERATE_ENABLE_MASK
DECL|DDRC_DERATEEN_DERATE_ENABLE_SHIFT|macro|DDRC_DERATEEN_DERATE_ENABLE_SHIFT
DECL|DDRC_DERATEEN_DERATE_VALUE_MASK|macro|DDRC_DERATEEN_DERATE_VALUE_MASK
DECL|DDRC_DERATEEN_DERATE_VALUE_SHIFT|macro|DDRC_DERATEEN_DERATE_VALUE_SHIFT
DECL|DDRC_DERATEEN_REG|macro|DDRC_DERATEEN_REG
DECL|DDRC_DERATEEN|macro|DDRC_DERATEEN
DECL|DDRC_DERATEINT_MR4_READ_INTERVAL_MASK|macro|DDRC_DERATEINT_MR4_READ_INTERVAL_MASK
DECL|DDRC_DERATEINT_MR4_READ_INTERVAL_SHIFT|macro|DDRC_DERATEINT_MR4_READ_INTERVAL_SHIFT
DECL|DDRC_DERATEINT_MR4_READ_INTERVAL|macro|DDRC_DERATEINT_MR4_READ_INTERVAL
DECL|DDRC_DERATEINT_REG|macro|DDRC_DERATEINT_REG
DECL|DDRC_DERATEINT|macro|DDRC_DERATEINT
DECL|DDRC_DFILPCFG0_DFI_LP_EN_DPD_MASK|macro|DDRC_DFILPCFG0_DFI_LP_EN_DPD_MASK
DECL|DDRC_DFILPCFG0_DFI_LP_EN_DPD_SHIFT|macro|DDRC_DFILPCFG0_DFI_LP_EN_DPD_SHIFT
DECL|DDRC_DFILPCFG0_DFI_LP_EN_PD_MASK|macro|DDRC_DFILPCFG0_DFI_LP_EN_PD_MASK
DECL|DDRC_DFILPCFG0_DFI_LP_EN_PD_SHIFT|macro|DDRC_DFILPCFG0_DFI_LP_EN_PD_SHIFT
DECL|DDRC_DFILPCFG0_DFI_LP_EN_SR_MASK|macro|DDRC_DFILPCFG0_DFI_LP_EN_SR_MASK
DECL|DDRC_DFILPCFG0_DFI_LP_EN_SR_SHIFT|macro|DDRC_DFILPCFG0_DFI_LP_EN_SR_SHIFT
DECL|DDRC_DFILPCFG0_DFI_LP_WAKEUP_DPD_MASK|macro|DDRC_DFILPCFG0_DFI_LP_WAKEUP_DPD_MASK
DECL|DDRC_DFILPCFG0_DFI_LP_WAKEUP_DPD_SHIFT|macro|DDRC_DFILPCFG0_DFI_LP_WAKEUP_DPD_SHIFT
DECL|DDRC_DFILPCFG0_DFI_LP_WAKEUP_DPD|macro|DDRC_DFILPCFG0_DFI_LP_WAKEUP_DPD
DECL|DDRC_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK|macro|DDRC_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK
DECL|DDRC_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT|macro|DDRC_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT
DECL|DDRC_DFILPCFG0_DFI_LP_WAKEUP_PD|macro|DDRC_DFILPCFG0_DFI_LP_WAKEUP_PD
DECL|DDRC_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK|macro|DDRC_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK
DECL|DDRC_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT|macro|DDRC_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT
DECL|DDRC_DFILPCFG0_DFI_LP_WAKEUP_SR|macro|DDRC_DFILPCFG0_DFI_LP_WAKEUP_SR
DECL|DDRC_DFILPCFG0_DFI_TLP_RESP_MASK|macro|DDRC_DFILPCFG0_DFI_TLP_RESP_MASK
DECL|DDRC_DFILPCFG0_DFI_TLP_RESP_SHIFT|macro|DDRC_DFILPCFG0_DFI_TLP_RESP_SHIFT
DECL|DDRC_DFILPCFG0_DFI_TLP_RESP|macro|DDRC_DFILPCFG0_DFI_TLP_RESP
DECL|DDRC_DFILPCFG0_REG|macro|DDRC_DFILPCFG0_REG
DECL|DDRC_DFILPCFG0|macro|DDRC_DFILPCFG0
DECL|DDRC_DFIMISC_DFI_INIT_COMPLETE_EN_MASK|macro|DDRC_DFIMISC_DFI_INIT_COMPLETE_EN_MASK
DECL|DDRC_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT|macro|DDRC_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT
DECL|DDRC_DFIMISC_REG|macro|DDRC_DFIMISC_REG
DECL|DDRC_DFIMISC|macro|DDRC_DFIMISC
DECL|DDRC_DFITMG0_DFI_RDDATA_USE_SDR_MASK|macro|DDRC_DFITMG0_DFI_RDDATA_USE_SDR_MASK
DECL|DDRC_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT|macro|DDRC_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT
DECL|DDRC_DFITMG0_DFI_TPHY_WRDATA_MASK|macro|DDRC_DFITMG0_DFI_TPHY_WRDATA_MASK
DECL|DDRC_DFITMG0_DFI_TPHY_WRDATA_SHIFT|macro|DDRC_DFITMG0_DFI_TPHY_WRDATA_SHIFT
DECL|DDRC_DFITMG0_DFI_TPHY_WRDATA|macro|DDRC_DFITMG0_DFI_TPHY_WRDATA
DECL|DDRC_DFITMG0_DFI_TPHY_WRLAT_MASK|macro|DDRC_DFITMG0_DFI_TPHY_WRLAT_MASK
DECL|DDRC_DFITMG0_DFI_TPHY_WRLAT_SHIFT|macro|DDRC_DFITMG0_DFI_TPHY_WRLAT_SHIFT
DECL|DDRC_DFITMG0_DFI_TPHY_WRLAT|macro|DDRC_DFITMG0_DFI_TPHY_WRLAT
DECL|DDRC_DFITMG0_DFI_T_CTRL_DELAY_MASK|macro|DDRC_DFITMG0_DFI_T_CTRL_DELAY_MASK
DECL|DDRC_DFITMG0_DFI_T_CTRL_DELAY_SHIFT|macro|DDRC_DFITMG0_DFI_T_CTRL_DELAY_SHIFT
DECL|DDRC_DFITMG0_DFI_T_CTRL_DELAY|macro|DDRC_DFITMG0_DFI_T_CTRL_DELAY
DECL|DDRC_DFITMG0_DFI_T_RDDATA_EN_MASK|macro|DDRC_DFITMG0_DFI_T_RDDATA_EN_MASK
DECL|DDRC_DFITMG0_DFI_T_RDDATA_EN_SHIFT|macro|DDRC_DFITMG0_DFI_T_RDDATA_EN_SHIFT
DECL|DDRC_DFITMG0_DFI_T_RDDATA_EN|macro|DDRC_DFITMG0_DFI_T_RDDATA_EN
DECL|DDRC_DFITMG0_DFI_WRDATA_USE_SDR_MASK|macro|DDRC_DFITMG0_DFI_WRDATA_USE_SDR_MASK
DECL|DDRC_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT|macro|DDRC_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT
DECL|DDRC_DFITMG0_REG|macro|DDRC_DFITMG0_REG
DECL|DDRC_DFITMG0|macro|DDRC_DFITMG0
DECL|DDRC_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK|macro|DDRC_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK
DECL|DDRC_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT|macro|DDRC_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT
DECL|DDRC_DFITMG1_DFI_T_DRAM_CLK_DISABLE|macro|DDRC_DFITMG1_DFI_T_DRAM_CLK_DISABLE
DECL|DDRC_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK|macro|DDRC_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK
DECL|DDRC_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT|macro|DDRC_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT
DECL|DDRC_DFITMG1_DFI_T_DRAM_CLK_ENABLE|macro|DDRC_DFITMG1_DFI_T_DRAM_CLK_ENABLE
DECL|DDRC_DFITMG1_DFI_T_WRDATA_DELAY_MASK|macro|DDRC_DFITMG1_DFI_T_WRDATA_DELAY_MASK
DECL|DDRC_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT|macro|DDRC_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT
DECL|DDRC_DFITMG1_DFI_T_WRDATA_DELAY|macro|DDRC_DFITMG1_DFI_T_WRDATA_DELAY
DECL|DDRC_DFITMG1_REG|macro|DDRC_DFITMG1_REG
DECL|DDRC_DFITMG1|macro|DDRC_DFITMG1
DECL|DDRC_DFIUPD0_DFI_T_CTRLUP_MAX_MASK|macro|DDRC_DFIUPD0_DFI_T_CTRLUP_MAX_MASK
DECL|DDRC_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT|macro|DDRC_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT
DECL|DDRC_DFIUPD0_DFI_T_CTRLUP_MAX|macro|DDRC_DFIUPD0_DFI_T_CTRLUP_MAX
DECL|DDRC_DFIUPD0_DFI_T_CTRLUP_MIN_MASK|macro|DDRC_DFIUPD0_DFI_T_CTRLUP_MIN_MASK
DECL|DDRC_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT|macro|DDRC_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT
DECL|DDRC_DFIUPD0_DFI_T_CTRLUP_MIN|macro|DDRC_DFIUPD0_DFI_T_CTRLUP_MIN
DECL|DDRC_DFIUPD0_DIS_AUTO_CTRLUPD_MASK|macro|DDRC_DFIUPD0_DIS_AUTO_CTRLUPD_MASK
DECL|DDRC_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT|macro|DDRC_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT
DECL|DDRC_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_MASK|macro|DDRC_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_MASK
DECL|DDRC_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_SHIFT|macro|DDRC_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_SHIFT
DECL|DDRC_DFIUPD0_REG|macro|DDRC_DFIUPD0_REG
DECL|DDRC_DFIUPD0|macro|DDRC_DFIUPD0
DECL|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK|macro|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK
DECL|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT|macro|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT
DECL|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024|macro|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024
DECL|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK|macro|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK
DECL|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT|macro|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT
DECL|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024|macro|DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024
DECL|DDRC_DFIUPD1_REG|macro|DDRC_DFIUPD1_REG
DECL|DDRC_DFIUPD1|macro|DDRC_DFIUPD1
DECL|DDRC_DFIUPD2_DFI_PHYUPD_EN_MASK|macro|DDRC_DFIUPD2_DFI_PHYUPD_EN_MASK
DECL|DDRC_DFIUPD2_DFI_PHYUPD_EN_SHIFT|macro|DDRC_DFIUPD2_DFI_PHYUPD_EN_SHIFT
DECL|DDRC_DFIUPD2_DFI_PHYUPD_TYPE0_MASK|macro|DDRC_DFIUPD2_DFI_PHYUPD_TYPE0_MASK
DECL|DDRC_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT|macro|DDRC_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT
DECL|DDRC_DFIUPD2_DFI_PHYUPD_TYPE0|macro|DDRC_DFIUPD2_DFI_PHYUPD_TYPE0
DECL|DDRC_DFIUPD2_DFI_PHYUPD_TYPE1_MASK|macro|DDRC_DFIUPD2_DFI_PHYUPD_TYPE1_MASK
DECL|DDRC_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT|macro|DDRC_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT
DECL|DDRC_DFIUPD2_DFI_PHYUPD_TYPE1|macro|DDRC_DFIUPD2_DFI_PHYUPD_TYPE1
DECL|DDRC_DFIUPD2_REG|macro|DDRC_DFIUPD2_REG
DECL|DDRC_DFIUPD2|macro|DDRC_DFIUPD2
DECL|DDRC_DFIUPD3_DFI_PHYUPD_TYPE2_MASK|macro|DDRC_DFIUPD3_DFI_PHYUPD_TYPE2_MASK
DECL|DDRC_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT|macro|DDRC_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT
DECL|DDRC_DFIUPD3_DFI_PHYUPD_TYPE2|macro|DDRC_DFIUPD3_DFI_PHYUPD_TYPE2
DECL|DDRC_DFIUPD3_DFI_PHYUPD_TYPE3_MASK|macro|DDRC_DFIUPD3_DFI_PHYUPD_TYPE3_MASK
DECL|DDRC_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT|macro|DDRC_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT
DECL|DDRC_DFIUPD3_DFI_PHYUPD_TYPE3|macro|DDRC_DFIUPD3_DFI_PHYUPD_TYPE3
DECL|DDRC_DFIUPD3_REG|macro|DDRC_DFIUPD3_REG
DECL|DDRC_DFIUPD3|macro|DDRC_DFIUPD3
DECL|DDRC_DRAMTMG0_REG|macro|DDRC_DRAMTMG0_REG
DECL|DDRC_DRAMTMG0_T_FAW_MASK|macro|DDRC_DRAMTMG0_T_FAW_MASK
DECL|DDRC_DRAMTMG0_T_FAW_SHIFT|macro|DDRC_DRAMTMG0_T_FAW_SHIFT
DECL|DDRC_DRAMTMG0_T_FAW|macro|DDRC_DRAMTMG0_T_FAW
DECL|DDRC_DRAMTMG0_T_RAS_MAX_MASK|macro|DDRC_DRAMTMG0_T_RAS_MAX_MASK
DECL|DDRC_DRAMTMG0_T_RAS_MAX_SHIFT|macro|DDRC_DRAMTMG0_T_RAS_MAX_SHIFT
DECL|DDRC_DRAMTMG0_T_RAS_MAX|macro|DDRC_DRAMTMG0_T_RAS_MAX
DECL|DDRC_DRAMTMG0_T_RAS_MIN_MASK|macro|DDRC_DRAMTMG0_T_RAS_MIN_MASK
DECL|DDRC_DRAMTMG0_T_RAS_MIN_SHIFT|macro|DDRC_DRAMTMG0_T_RAS_MIN_SHIFT
DECL|DDRC_DRAMTMG0_T_RAS_MIN|macro|DDRC_DRAMTMG0_T_RAS_MIN
DECL|DDRC_DRAMTMG0_WR2PRE_MASK|macro|DDRC_DRAMTMG0_WR2PRE_MASK
DECL|DDRC_DRAMTMG0_WR2PRE_SHIFT|macro|DDRC_DRAMTMG0_WR2PRE_SHIFT
DECL|DDRC_DRAMTMG0_WR2PRE|macro|DDRC_DRAMTMG0_WR2PRE
DECL|DDRC_DRAMTMG0|macro|DDRC_DRAMTMG0
DECL|DDRC_DRAMTMG1_RD2PRE_MASK|macro|DDRC_DRAMTMG1_RD2PRE_MASK
DECL|DDRC_DRAMTMG1_RD2PRE_SHIFT|macro|DDRC_DRAMTMG1_RD2PRE_SHIFT
DECL|DDRC_DRAMTMG1_RD2PRE|macro|DDRC_DRAMTMG1_RD2PRE
DECL|DDRC_DRAMTMG1_REG|macro|DDRC_DRAMTMG1_REG
DECL|DDRC_DRAMTMG1_T_RC_MASK|macro|DDRC_DRAMTMG1_T_RC_MASK
DECL|DDRC_DRAMTMG1_T_RC_SHIFT|macro|DDRC_DRAMTMG1_T_RC_SHIFT
DECL|DDRC_DRAMTMG1_T_RC|macro|DDRC_DRAMTMG1_T_RC
DECL|DDRC_DRAMTMG1_T_XP_MASK|macro|DDRC_DRAMTMG1_T_XP_MASK
DECL|DDRC_DRAMTMG1_T_XP_SHIFT|macro|DDRC_DRAMTMG1_T_XP_SHIFT
DECL|DDRC_DRAMTMG1_T_XP|macro|DDRC_DRAMTMG1_T_XP
DECL|DDRC_DRAMTMG1|macro|DDRC_DRAMTMG1
DECL|DDRC_DRAMTMG2_RD2WR_MASK|macro|DDRC_DRAMTMG2_RD2WR_MASK
DECL|DDRC_DRAMTMG2_RD2WR_SHIFT|macro|DDRC_DRAMTMG2_RD2WR_SHIFT
DECL|DDRC_DRAMTMG2_RD2WR|macro|DDRC_DRAMTMG2_RD2WR
DECL|DDRC_DRAMTMG2_READ_LATENCY_MASK|macro|DDRC_DRAMTMG2_READ_LATENCY_MASK
DECL|DDRC_DRAMTMG2_READ_LATENCY_SHIFT|macro|DDRC_DRAMTMG2_READ_LATENCY_SHIFT
DECL|DDRC_DRAMTMG2_READ_LATENCY|macro|DDRC_DRAMTMG2_READ_LATENCY
DECL|DDRC_DRAMTMG2_REG|macro|DDRC_DRAMTMG2_REG
DECL|DDRC_DRAMTMG2_WR2RD_MASK|macro|DDRC_DRAMTMG2_WR2RD_MASK
DECL|DDRC_DRAMTMG2_WR2RD_SHIFT|macro|DDRC_DRAMTMG2_WR2RD_SHIFT
DECL|DDRC_DRAMTMG2_WR2RD|macro|DDRC_DRAMTMG2_WR2RD
DECL|DDRC_DRAMTMG2_WRITE_LATENCY_MASK|macro|DDRC_DRAMTMG2_WRITE_LATENCY_MASK
DECL|DDRC_DRAMTMG2_WRITE_LATENCY_SHIFT|macro|DDRC_DRAMTMG2_WRITE_LATENCY_SHIFT
DECL|DDRC_DRAMTMG2_WRITE_LATENCY|macro|DDRC_DRAMTMG2_WRITE_LATENCY
DECL|DDRC_DRAMTMG2|macro|DDRC_DRAMTMG2
DECL|DDRC_DRAMTMG3_REG|macro|DDRC_DRAMTMG3_REG
DECL|DDRC_DRAMTMG3_T_MOD_MASK|macro|DDRC_DRAMTMG3_T_MOD_MASK
DECL|DDRC_DRAMTMG3_T_MOD_SHIFT|macro|DDRC_DRAMTMG3_T_MOD_SHIFT
DECL|DDRC_DRAMTMG3_T_MOD|macro|DDRC_DRAMTMG3_T_MOD
DECL|DDRC_DRAMTMG3_T_MRD_MASK|macro|DDRC_DRAMTMG3_T_MRD_MASK
DECL|DDRC_DRAMTMG3_T_MRD_SHIFT|macro|DDRC_DRAMTMG3_T_MRD_SHIFT
DECL|DDRC_DRAMTMG3_T_MRD|macro|DDRC_DRAMTMG3_T_MRD
DECL|DDRC_DRAMTMG3_T_MRW_MASK|macro|DDRC_DRAMTMG3_T_MRW_MASK
DECL|DDRC_DRAMTMG3_T_MRW_SHIFT|macro|DDRC_DRAMTMG3_T_MRW_SHIFT
DECL|DDRC_DRAMTMG3_T_MRW|macro|DDRC_DRAMTMG3_T_MRW
DECL|DDRC_DRAMTMG3|macro|DDRC_DRAMTMG3
DECL|DDRC_DRAMTMG4_REG|macro|DDRC_DRAMTMG4_REG
DECL|DDRC_DRAMTMG4_T_CCD_MASK|macro|DDRC_DRAMTMG4_T_CCD_MASK
DECL|DDRC_DRAMTMG4_T_CCD_SHIFT|macro|DDRC_DRAMTMG4_T_CCD_SHIFT
DECL|DDRC_DRAMTMG4_T_CCD|macro|DDRC_DRAMTMG4_T_CCD
DECL|DDRC_DRAMTMG4_T_RCD_MASK|macro|DDRC_DRAMTMG4_T_RCD_MASK
DECL|DDRC_DRAMTMG4_T_RCD_SHIFT|macro|DDRC_DRAMTMG4_T_RCD_SHIFT
DECL|DDRC_DRAMTMG4_T_RCD|macro|DDRC_DRAMTMG4_T_RCD
DECL|DDRC_DRAMTMG4_T_RP_MASK|macro|DDRC_DRAMTMG4_T_RP_MASK
DECL|DDRC_DRAMTMG4_T_RP_SHIFT|macro|DDRC_DRAMTMG4_T_RP_SHIFT
DECL|DDRC_DRAMTMG4_T_RP|macro|DDRC_DRAMTMG4_T_RP
DECL|DDRC_DRAMTMG4_T_RRD_MASK|macro|DDRC_DRAMTMG4_T_RRD_MASK
DECL|DDRC_DRAMTMG4_T_RRD_SHIFT|macro|DDRC_DRAMTMG4_T_RRD_SHIFT
DECL|DDRC_DRAMTMG4_T_RRD|macro|DDRC_DRAMTMG4_T_RRD
DECL|DDRC_DRAMTMG4|macro|DDRC_DRAMTMG4
DECL|DDRC_DRAMTMG5_REG|macro|DDRC_DRAMTMG5_REG
DECL|DDRC_DRAMTMG5_T_CKESR_MASK|macro|DDRC_DRAMTMG5_T_CKESR_MASK
DECL|DDRC_DRAMTMG5_T_CKESR_SHIFT|macro|DDRC_DRAMTMG5_T_CKESR_SHIFT
DECL|DDRC_DRAMTMG5_T_CKESR|macro|DDRC_DRAMTMG5_T_CKESR
DECL|DDRC_DRAMTMG5_T_CKE_MASK|macro|DDRC_DRAMTMG5_T_CKE_MASK
DECL|DDRC_DRAMTMG5_T_CKE_SHIFT|macro|DDRC_DRAMTMG5_T_CKE_SHIFT
DECL|DDRC_DRAMTMG5_T_CKE|macro|DDRC_DRAMTMG5_T_CKE
DECL|DDRC_DRAMTMG5_T_CKSRE_MASK|macro|DDRC_DRAMTMG5_T_CKSRE_MASK
DECL|DDRC_DRAMTMG5_T_CKSRE_SHIFT|macro|DDRC_DRAMTMG5_T_CKSRE_SHIFT
DECL|DDRC_DRAMTMG5_T_CKSRE|macro|DDRC_DRAMTMG5_T_CKSRE
DECL|DDRC_DRAMTMG5_T_CKSRX_MASK|macro|DDRC_DRAMTMG5_T_CKSRX_MASK
DECL|DDRC_DRAMTMG5_T_CKSRX_SHIFT|macro|DDRC_DRAMTMG5_T_CKSRX_SHIFT
DECL|DDRC_DRAMTMG5_T_CKSRX|macro|DDRC_DRAMTMG5_T_CKSRX
DECL|DDRC_DRAMTMG5|macro|DDRC_DRAMTMG5
DECL|DDRC_DRAMTMG6_REG|macro|DDRC_DRAMTMG6_REG
DECL|DDRC_DRAMTMG6_T_CKCSX_MASK|macro|DDRC_DRAMTMG6_T_CKCSX_MASK
DECL|DDRC_DRAMTMG6_T_CKCSX_SHIFT|macro|DDRC_DRAMTMG6_T_CKCSX_SHIFT
DECL|DDRC_DRAMTMG6_T_CKCSX|macro|DDRC_DRAMTMG6_T_CKCSX
DECL|DDRC_DRAMTMG6_T_CKDPDE_MASK|macro|DDRC_DRAMTMG6_T_CKDPDE_MASK
DECL|DDRC_DRAMTMG6_T_CKDPDE_SHIFT|macro|DDRC_DRAMTMG6_T_CKDPDE_SHIFT
DECL|DDRC_DRAMTMG6_T_CKDPDE|macro|DDRC_DRAMTMG6_T_CKDPDE
DECL|DDRC_DRAMTMG6_T_CKDPDX_MASK|macro|DDRC_DRAMTMG6_T_CKDPDX_MASK
DECL|DDRC_DRAMTMG6_T_CKDPDX_SHIFT|macro|DDRC_DRAMTMG6_T_CKDPDX_SHIFT
DECL|DDRC_DRAMTMG6_T_CKDPDX|macro|DDRC_DRAMTMG6_T_CKDPDX
DECL|DDRC_DRAMTMG6|macro|DDRC_DRAMTMG6
DECL|DDRC_DRAMTMG7_REG|macro|DDRC_DRAMTMG7_REG
DECL|DDRC_DRAMTMG7_T_CKPDE_MASK|macro|DDRC_DRAMTMG7_T_CKPDE_MASK
DECL|DDRC_DRAMTMG7_T_CKPDE_SHIFT|macro|DDRC_DRAMTMG7_T_CKPDE_SHIFT
DECL|DDRC_DRAMTMG7_T_CKPDE|macro|DDRC_DRAMTMG7_T_CKPDE
DECL|DDRC_DRAMTMG7_T_CKPDX_MASK|macro|DDRC_DRAMTMG7_T_CKPDX_MASK
DECL|DDRC_DRAMTMG7_T_CKPDX_SHIFT|macro|DDRC_DRAMTMG7_T_CKPDX_SHIFT
DECL|DDRC_DRAMTMG7_T_CKPDX|macro|DDRC_DRAMTMG7_T_CKPDX
DECL|DDRC_DRAMTMG7|macro|DDRC_DRAMTMG7
DECL|DDRC_DRAMTMG8_REG|macro|DDRC_DRAMTMG8_REG
DECL|DDRC_DRAMTMG8_T_XS_DLL_X32_MASK|macro|DDRC_DRAMTMG8_T_XS_DLL_X32_MASK
DECL|DDRC_DRAMTMG8_T_XS_DLL_X32_SHIFT|macro|DDRC_DRAMTMG8_T_XS_DLL_X32_SHIFT
DECL|DDRC_DRAMTMG8_T_XS_DLL_X32|macro|DDRC_DRAMTMG8_T_XS_DLL_X32
DECL|DDRC_DRAMTMG8_T_XS_X32_MASK|macro|DDRC_DRAMTMG8_T_XS_X32_MASK
DECL|DDRC_DRAMTMG8_T_XS_X32_SHIFT|macro|DDRC_DRAMTMG8_T_XS_X32_SHIFT
DECL|DDRC_DRAMTMG8_T_XS_X32|macro|DDRC_DRAMTMG8_T_XS_X32
DECL|DDRC_DRAMTMG8|macro|DDRC_DRAMTMG8
DECL|DDRC_HWLPCTL_HW_LP_EN_MASK|macro|DDRC_HWLPCTL_HW_LP_EN_MASK
DECL|DDRC_HWLPCTL_HW_LP_EN_SHIFT|macro|DDRC_HWLPCTL_HW_LP_EN_SHIFT
DECL|DDRC_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK|macro|DDRC_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK
DECL|DDRC_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT|macro|DDRC_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT
DECL|DDRC_HWLPCTL_HW_LP_IDLE_X32_MASK|macro|DDRC_HWLPCTL_HW_LP_IDLE_X32_MASK
DECL|DDRC_HWLPCTL_HW_LP_IDLE_X32_SHIFT|macro|DDRC_HWLPCTL_HW_LP_IDLE_X32_SHIFT
DECL|DDRC_HWLPCTL_HW_LP_IDLE_X32|macro|DDRC_HWLPCTL_HW_LP_IDLE_X32
DECL|DDRC_HWLPCTL_REG|macro|DDRC_HWLPCTL_REG
DECL|DDRC_HWLPCTL|macro|DDRC_HWLPCTL
DECL|DDRC_INIT0_POST_CKE_X1024_MASK|macro|DDRC_INIT0_POST_CKE_X1024_MASK
DECL|DDRC_INIT0_POST_CKE_X1024_SHIFT|macro|DDRC_INIT0_POST_CKE_X1024_SHIFT
DECL|DDRC_INIT0_POST_CKE_X1024|macro|DDRC_INIT0_POST_CKE_X1024
DECL|DDRC_INIT0_PRE_CKE_X1024_MASK|macro|DDRC_INIT0_PRE_CKE_X1024_MASK
DECL|DDRC_INIT0_PRE_CKE_X1024_SHIFT|macro|DDRC_INIT0_PRE_CKE_X1024_SHIFT
DECL|DDRC_INIT0_PRE_CKE_X1024|macro|DDRC_INIT0_PRE_CKE_X1024
DECL|DDRC_INIT0_REG|macro|DDRC_INIT0_REG
DECL|DDRC_INIT0_SKIP_DRAM_INIT_MASK|macro|DDRC_INIT0_SKIP_DRAM_INIT_MASK
DECL|DDRC_INIT0_SKIP_DRAM_INIT_SHIFT|macro|DDRC_INIT0_SKIP_DRAM_INIT_SHIFT
DECL|DDRC_INIT0_SKIP_DRAM_INIT|macro|DDRC_INIT0_SKIP_DRAM_INIT
DECL|DDRC_INIT0|macro|DDRC_INIT0
DECL|DDRC_INIT1_DRAM_RSTN_X1024_MASK|macro|DDRC_INIT1_DRAM_RSTN_X1024_MASK
DECL|DDRC_INIT1_DRAM_RSTN_X1024_SHIFT|macro|DDRC_INIT1_DRAM_RSTN_X1024_SHIFT
DECL|DDRC_INIT1_DRAM_RSTN_X1024|macro|DDRC_INIT1_DRAM_RSTN_X1024
DECL|DDRC_INIT1_FINAL_WAIT_X32_MASK|macro|DDRC_INIT1_FINAL_WAIT_X32_MASK
DECL|DDRC_INIT1_FINAL_WAIT_X32_SHIFT|macro|DDRC_INIT1_FINAL_WAIT_X32_SHIFT
DECL|DDRC_INIT1_FINAL_WAIT_X32|macro|DDRC_INIT1_FINAL_WAIT_X32
DECL|DDRC_INIT1_PRE_OCD_X32_MASK|macro|DDRC_INIT1_PRE_OCD_X32_MASK
DECL|DDRC_INIT1_PRE_OCD_X32_SHIFT|macro|DDRC_INIT1_PRE_OCD_X32_SHIFT
DECL|DDRC_INIT1_PRE_OCD_X32|macro|DDRC_INIT1_PRE_OCD_X32
DECL|DDRC_INIT1_REG|macro|DDRC_INIT1_REG
DECL|DDRC_INIT1|macro|DDRC_INIT1
DECL|DDRC_INIT2_IDLE_AFTER_RESET_X32_MASK|macro|DDRC_INIT2_IDLE_AFTER_RESET_X32_MASK
DECL|DDRC_INIT2_IDLE_AFTER_RESET_X32_SHIFT|macro|DDRC_INIT2_IDLE_AFTER_RESET_X32_SHIFT
DECL|DDRC_INIT2_IDLE_AFTER_RESET_X32|macro|DDRC_INIT2_IDLE_AFTER_RESET_X32
DECL|DDRC_INIT2_MIN_STABLE_CLOCK_X1_MASK|macro|DDRC_INIT2_MIN_STABLE_CLOCK_X1_MASK
DECL|DDRC_INIT2_MIN_STABLE_CLOCK_X1_SHIFT|macro|DDRC_INIT2_MIN_STABLE_CLOCK_X1_SHIFT
DECL|DDRC_INIT2_MIN_STABLE_CLOCK_X1|macro|DDRC_INIT2_MIN_STABLE_CLOCK_X1
DECL|DDRC_INIT2_REG|macro|DDRC_INIT2_REG
DECL|DDRC_INIT2|macro|DDRC_INIT2
DECL|DDRC_INIT3_EMR_MASK|macro|DDRC_INIT3_EMR_MASK
DECL|DDRC_INIT3_EMR_SHIFT|macro|DDRC_INIT3_EMR_SHIFT
DECL|DDRC_INIT3_EMR|macro|DDRC_INIT3_EMR
DECL|DDRC_INIT3_MR_MASK|macro|DDRC_INIT3_MR_MASK
DECL|DDRC_INIT3_MR_SHIFT|macro|DDRC_INIT3_MR_SHIFT
DECL|DDRC_INIT3_MR|macro|DDRC_INIT3_MR
DECL|DDRC_INIT3_REG|macro|DDRC_INIT3_REG
DECL|DDRC_INIT3|macro|DDRC_INIT3
DECL|DDRC_INIT4_EMR2_MASK|macro|DDRC_INIT4_EMR2_MASK
DECL|DDRC_INIT4_EMR2_SHIFT|macro|DDRC_INIT4_EMR2_SHIFT
DECL|DDRC_INIT4_EMR2|macro|DDRC_INIT4_EMR2
DECL|DDRC_INIT4_EMR3_MASK|macro|DDRC_INIT4_EMR3_MASK
DECL|DDRC_INIT4_EMR3_SHIFT|macro|DDRC_INIT4_EMR3_SHIFT
DECL|DDRC_INIT4_EMR3|macro|DDRC_INIT4_EMR3
DECL|DDRC_INIT4_REG|macro|DDRC_INIT4_REG
DECL|DDRC_INIT4|macro|DDRC_INIT4
DECL|DDRC_INIT5_DEV_ZQINIT_X32_MASK|macro|DDRC_INIT5_DEV_ZQINIT_X32_MASK
DECL|DDRC_INIT5_DEV_ZQINIT_X32_SHIFT|macro|DDRC_INIT5_DEV_ZQINIT_X32_SHIFT
DECL|DDRC_INIT5_DEV_ZQINIT_X32|macro|DDRC_INIT5_DEV_ZQINIT_X32
DECL|DDRC_INIT5_MAX_AUTO_INIT_X1024_MASK|macro|DDRC_INIT5_MAX_AUTO_INIT_X1024_MASK
DECL|DDRC_INIT5_MAX_AUTO_INIT_X1024_SHIFT|macro|DDRC_INIT5_MAX_AUTO_INIT_X1024_SHIFT
DECL|DDRC_INIT5_MAX_AUTO_INIT_X1024|macro|DDRC_INIT5_MAX_AUTO_INIT_X1024
DECL|DDRC_INIT5_REG|macro|DDRC_INIT5_REG
DECL|DDRC_INIT5|macro|DDRC_INIT5
DECL|DDRC_MP_BASE_ADDRS|macro|DDRC_MP_BASE_ADDRS
DECL|DDRC_MP_BASE_PTRS|macro|DDRC_MP_BASE_PTRS
DECL|DDRC_MP_BASE_PTR|macro|DDRC_MP_BASE_PTR
DECL|DDRC_MP_BASE|macro|DDRC_MP_BASE
DECL|DDRC_MP_MemMapPtr|typedef|} DDRC_MP_Type, *DDRC_MP_MemMapPtr;
DECL|DDRC_MP_PCCFG_GO2CRITICAL_EN_MASK|macro|DDRC_MP_PCCFG_GO2CRITICAL_EN_MASK
DECL|DDRC_MP_PCCFG_GO2CRITICAL_EN_SHIFT|macro|DDRC_MP_PCCFG_GO2CRITICAL_EN_SHIFT
DECL|DDRC_MP_PCCFG_PAGEMATCH_LIMIT_MASK|macro|DDRC_MP_PCCFG_PAGEMATCH_LIMIT_MASK
DECL|DDRC_MP_PCCFG_PAGEMATCH_LIMIT_SHIFT|macro|DDRC_MP_PCCFG_PAGEMATCH_LIMIT_SHIFT
DECL|DDRC_MP_PCCFG_REG|macro|DDRC_MP_PCCFG_REG
DECL|DDRC_MP_PCCFG|macro|DDRC_MP_PCCFG
DECL|DDRC_MP_PCFGIDMASKCH_00|macro|DDRC_MP_PCFGIDMASKCH_00
DECL|DDRC_MP_PCFGIDMASKCH_0_ID_MASK_MASK|macro|DDRC_MP_PCFGIDMASKCH_0_ID_MASK_MASK
DECL|DDRC_MP_PCFGIDMASKCH_0_ID_MASK_SHIFT|macro|DDRC_MP_PCFGIDMASKCH_0_ID_MASK_SHIFT
DECL|DDRC_MP_PCFGIDMASKCH_0_ID_MASK|macro|DDRC_MP_PCFGIDMASKCH_0_ID_MASK
DECL|DDRC_MP_PCFGIDMASKCH_0_REG|macro|DDRC_MP_PCFGIDMASKCH_0_REG
DECL|DDRC_MP_PCFGIDMASKCH_0|macro|DDRC_MP_PCFGIDMASKCH_0
DECL|DDRC_MP_PCFGIDMASKCH_100|macro|DDRC_MP_PCFGIDMASKCH_100
DECL|DDRC_MP_PCFGIDMASKCH_10|macro|DDRC_MP_PCFGIDMASKCH_10
DECL|DDRC_MP_PCFGIDMASKCH_110|macro|DDRC_MP_PCFGIDMASKCH_110
DECL|DDRC_MP_PCFGIDMASKCH_120|macro|DDRC_MP_PCFGIDMASKCH_120
DECL|DDRC_MP_PCFGIDMASKCH_130|macro|DDRC_MP_PCFGIDMASKCH_130
DECL|DDRC_MP_PCFGIDMASKCH_140|macro|DDRC_MP_PCFGIDMASKCH_140
DECL|DDRC_MP_PCFGIDMASKCH_150|macro|DDRC_MP_PCFGIDMASKCH_150
DECL|DDRC_MP_PCFGIDMASKCH_20|macro|DDRC_MP_PCFGIDMASKCH_20
DECL|DDRC_MP_PCFGIDMASKCH_30|macro|DDRC_MP_PCFGIDMASKCH_30
DECL|DDRC_MP_PCFGIDMASKCH_40|macro|DDRC_MP_PCFGIDMASKCH_40
DECL|DDRC_MP_PCFGIDMASKCH_50|macro|DDRC_MP_PCFGIDMASKCH_50
DECL|DDRC_MP_PCFGIDMASKCH_60|macro|DDRC_MP_PCFGIDMASKCH_60
DECL|DDRC_MP_PCFGIDMASKCH_70|macro|DDRC_MP_PCFGIDMASKCH_70
DECL|DDRC_MP_PCFGIDMASKCH_80|macro|DDRC_MP_PCFGIDMASKCH_80
DECL|DDRC_MP_PCFGIDMASKCH_90|macro|DDRC_MP_PCFGIDMASKCH_90
DECL|DDRC_MP_PCFGIDVALUECH_00|macro|DDRC_MP_PCFGIDVALUECH_00
DECL|DDRC_MP_PCFGIDVALUECH_0_ID_VALUE_MASK|macro|DDRC_MP_PCFGIDVALUECH_0_ID_VALUE_MASK
DECL|DDRC_MP_PCFGIDVALUECH_0_ID_VALUE_SHIFT|macro|DDRC_MP_PCFGIDVALUECH_0_ID_VALUE_SHIFT
DECL|DDRC_MP_PCFGIDVALUECH_0_ID_VALUE|macro|DDRC_MP_PCFGIDVALUECH_0_ID_VALUE
DECL|DDRC_MP_PCFGIDVALUECH_0_REG|macro|DDRC_MP_PCFGIDVALUECH_0_REG
DECL|DDRC_MP_PCFGIDVALUECH_0|macro|DDRC_MP_PCFGIDVALUECH_0
DECL|DDRC_MP_PCFGIDVALUECH_100|macro|DDRC_MP_PCFGIDVALUECH_100
DECL|DDRC_MP_PCFGIDVALUECH_10|macro|DDRC_MP_PCFGIDVALUECH_10
DECL|DDRC_MP_PCFGIDVALUECH_110|macro|DDRC_MP_PCFGIDVALUECH_110
DECL|DDRC_MP_PCFGIDVALUECH_120|macro|DDRC_MP_PCFGIDVALUECH_120
DECL|DDRC_MP_PCFGIDVALUECH_130|macro|DDRC_MP_PCFGIDVALUECH_130
DECL|DDRC_MP_PCFGIDVALUECH_140|macro|DDRC_MP_PCFGIDVALUECH_140
DECL|DDRC_MP_PCFGIDVALUECH_150|macro|DDRC_MP_PCFGIDVALUECH_150
DECL|DDRC_MP_PCFGIDVALUECH_20|macro|DDRC_MP_PCFGIDVALUECH_20
DECL|DDRC_MP_PCFGIDVALUECH_30|macro|DDRC_MP_PCFGIDVALUECH_30
DECL|DDRC_MP_PCFGIDVALUECH_40|macro|DDRC_MP_PCFGIDVALUECH_40
DECL|DDRC_MP_PCFGIDVALUECH_50|macro|DDRC_MP_PCFGIDVALUECH_50
DECL|DDRC_MP_PCFGIDVALUECH_60|macro|DDRC_MP_PCFGIDVALUECH_60
DECL|DDRC_MP_PCFGIDVALUECH_70|macro|DDRC_MP_PCFGIDVALUECH_70
DECL|DDRC_MP_PCFGIDVALUECH_80|macro|DDRC_MP_PCFGIDVALUECH_80
DECL|DDRC_MP_PCFGIDVALUECH_90|macro|DDRC_MP_PCFGIDVALUECH_90
DECL|DDRC_MP_PCFGQOS0_0_REG|macro|DDRC_MP_PCFGQOS0_0_REG
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_MASK|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_MASK
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_SHIFT|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_SHIFT
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL2_MASK|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL2_MASK
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL2_SHIFT|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL2_SHIFT
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL2|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_LEVEL2
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION0_MASK|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION0_MASK
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION0_SHIFT|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION0_SHIFT
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION0|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION0
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION1_MASK|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION1_MASK
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION1_SHIFT|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION1_SHIFT
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION1|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION1
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION2_MASK|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION2_MASK
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION2_SHIFT|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION2_SHIFT
DECL|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION2|macro|DDRC_MP_PCFGQOS0_0_RQOS_MAP_REGION2
DECL|DDRC_MP_PCFGQOS0_0|macro|DDRC_MP_PCFGQOS0_0
DECL|DDRC_MP_PCFGQOS1_0_REG|macro|DDRC_MP_PCFGQOS1_0_REG
DECL|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_MASK|macro|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_MASK
DECL|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_SHIFT|macro|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_SHIFT
DECL|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB|macro|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB
DECL|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_MASK|macro|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_MASK
DECL|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_SHIFT|macro|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_SHIFT
DECL|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR|macro|DDRC_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR
DECL|DDRC_MP_PCFGQOS1_0|macro|DDRC_MP_PCFGQOS1_0
DECL|DDRC_MP_PCFGR_0_RDWR_ORDERED_EN_MASK|macro|DDRC_MP_PCFGR_0_RDWR_ORDERED_EN_MASK
DECL|DDRC_MP_PCFGR_0_RDWR_ORDERED_EN_SHIFT|macro|DDRC_MP_PCFGR_0_RDWR_ORDERED_EN_SHIFT
DECL|DDRC_MP_PCFGR_0_RD_PORT_AGING_EN_MASK|macro|DDRC_MP_PCFGR_0_RD_PORT_AGING_EN_MASK
DECL|DDRC_MP_PCFGR_0_RD_PORT_AGING_EN_SHIFT|macro|DDRC_MP_PCFGR_0_RD_PORT_AGING_EN_SHIFT
DECL|DDRC_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_MASK|macro|DDRC_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_MASK
DECL|DDRC_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_SHIFT|macro|DDRC_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_SHIFT
DECL|DDRC_MP_PCFGR_0_RD_PORT_PRIORITY_MASK|macro|DDRC_MP_PCFGR_0_RD_PORT_PRIORITY_MASK
DECL|DDRC_MP_PCFGR_0_RD_PORT_PRIORITY_SHIFT|macro|DDRC_MP_PCFGR_0_RD_PORT_PRIORITY_SHIFT
DECL|DDRC_MP_PCFGR_0_RD_PORT_PRIORITY|macro|DDRC_MP_PCFGR_0_RD_PORT_PRIORITY
DECL|DDRC_MP_PCFGR_0_RD_PORT_URGENT_EN_MASK|macro|DDRC_MP_PCFGR_0_RD_PORT_URGENT_EN_MASK
DECL|DDRC_MP_PCFGR_0_RD_PORT_URGENT_EN_SHIFT|macro|DDRC_MP_PCFGR_0_RD_PORT_URGENT_EN_SHIFT
DECL|DDRC_MP_PCFGR_0_READ_REORDER_BYPASS_EN_MASK|macro|DDRC_MP_PCFGR_0_READ_REORDER_BYPASS_EN_MASK
DECL|DDRC_MP_PCFGR_0_READ_REORDER_BYPASS_EN_SHIFT|macro|DDRC_MP_PCFGR_0_READ_REORDER_BYPASS_EN_SHIFT
DECL|DDRC_MP_PCFGR_0_REG|macro|DDRC_MP_PCFGR_0_REG
DECL|DDRC_MP_PCFGR_0|macro|DDRC_MP_PCFGR_0
DECL|DDRC_MP_PCFGWQOS0_0_REG|macro|DDRC_MP_PCFGWQOS0_0_REG
DECL|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL_MASK|macro|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL_MASK
DECL|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL_SHIFT|macro|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL_SHIFT
DECL|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL|macro|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL
DECL|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_MASK|macro|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_MASK
DECL|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_SHIFT|macro|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_SHIFT
DECL|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION0|macro|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION0
DECL|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_MASK|macro|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_MASK
DECL|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_SHIFT|macro|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_SHIFT
DECL|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION1|macro|DDRC_MP_PCFGWQOS0_0_WQOS_MAP_REGION1
DECL|DDRC_MP_PCFGWQOS0_0|macro|DDRC_MP_PCFGWQOS0_0
DECL|DDRC_MP_PCFGWQOS1_0_REG|macro|DDRC_MP_PCFGWQOS1_0_REG
DECL|DDRC_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT_MASK|macro|DDRC_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT_MASK
DECL|DDRC_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT_SHIFT|macro|DDRC_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT_SHIFT
DECL|DDRC_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT|macro|DDRC_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT
DECL|DDRC_MP_PCFGWQOS1_0|macro|DDRC_MP_PCFGWQOS1_0
DECL|DDRC_MP_PCFGW_0_REG|macro|DDRC_MP_PCFGW_0_REG
DECL|DDRC_MP_PCFGW_0_WR_PORT_AGING_EN_MASK|macro|DDRC_MP_PCFGW_0_WR_PORT_AGING_EN_MASK
DECL|DDRC_MP_PCFGW_0_WR_PORT_AGING_EN_SHIFT|macro|DDRC_MP_PCFGW_0_WR_PORT_AGING_EN_SHIFT
DECL|DDRC_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_MASK|macro|DDRC_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_MASK
DECL|DDRC_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_SHIFT|macro|DDRC_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_SHIFT
DECL|DDRC_MP_PCFGW_0_WR_PORT_PRIORITY_MASK|macro|DDRC_MP_PCFGW_0_WR_PORT_PRIORITY_MASK
DECL|DDRC_MP_PCFGW_0_WR_PORT_PRIORITY_SHIFT|macro|DDRC_MP_PCFGW_0_WR_PORT_PRIORITY_SHIFT
DECL|DDRC_MP_PCFGW_0_WR_PORT_PRIORITY|macro|DDRC_MP_PCFGW_0_WR_PORT_PRIORITY
DECL|DDRC_MP_PCFGW_0_WR_PORT_URGENT_EN_MASK|macro|DDRC_MP_PCFGW_0_WR_PORT_URGENT_EN_MASK
DECL|DDRC_MP_PCFGW_0_WR_PORT_URGENT_EN_SHIFT|macro|DDRC_MP_PCFGW_0_WR_PORT_URGENT_EN_SHIFT
DECL|DDRC_MP_PCFGW_0|macro|DDRC_MP_PCFGW_0
DECL|DDRC_MP_PCTRL_0_PORT_EN_MASK|macro|DDRC_MP_PCTRL_0_PORT_EN_MASK
DECL|DDRC_MP_PCTRL_0_PORT_EN_SHIFT|macro|DDRC_MP_PCTRL_0_PORT_EN_SHIFT
DECL|DDRC_MP_PCTRL_0_REG|macro|DDRC_MP_PCTRL_0_REG
DECL|DDRC_MP_PCTRL_0|macro|DDRC_MP_PCTRL_0
DECL|DDRC_MP_PSTAT_RD_PORT_BUSY_0_MASK|macro|DDRC_MP_PSTAT_RD_PORT_BUSY_0_MASK
DECL|DDRC_MP_PSTAT_RD_PORT_BUSY_0_SHIFT|macro|DDRC_MP_PSTAT_RD_PORT_BUSY_0_SHIFT
DECL|DDRC_MP_PSTAT_REG|macro|DDRC_MP_PSTAT_REG
DECL|DDRC_MP_PSTAT|macro|DDRC_MP_PSTAT
DECL|DDRC_MP_SARBASE0|macro|DDRC_MP_SARBASE0
DECL|DDRC_MP_SARBASE1|macro|DDRC_MP_SARBASE1
DECL|DDRC_MP_SARBASE2|macro|DDRC_MP_SARBASE2
DECL|DDRC_MP_SARBASE3|macro|DDRC_MP_SARBASE3
DECL|DDRC_MP_SARBASE_BASE_ADDR_MASK|macro|DDRC_MP_SARBASE_BASE_ADDR_MASK
DECL|DDRC_MP_SARBASE_BASE_ADDR_SHIFT|macro|DDRC_MP_SARBASE_BASE_ADDR_SHIFT
DECL|DDRC_MP_SARBASE_BASE_ADDR|macro|DDRC_MP_SARBASE_BASE_ADDR
DECL|DDRC_MP_SARBASE_REG|macro|DDRC_MP_SARBASE_REG
DECL|DDRC_MP_SARBASE|macro|DDRC_MP_SARBASE
DECL|DDRC_MP_SARSIZE0|macro|DDRC_MP_SARSIZE0
DECL|DDRC_MP_SARSIZE1|macro|DDRC_MP_SARSIZE1
DECL|DDRC_MP_SARSIZE2|macro|DDRC_MP_SARSIZE2
DECL|DDRC_MP_SARSIZE3|macro|DDRC_MP_SARSIZE3
DECL|DDRC_MP_SARSIZE_NBLOCKS_MASK|macro|DDRC_MP_SARSIZE_NBLOCKS_MASK
DECL|DDRC_MP_SARSIZE_NBLOCKS_SHIFT|macro|DDRC_MP_SARSIZE_NBLOCKS_SHIFT
DECL|DDRC_MP_SARSIZE_NBLOCKS|macro|DDRC_MP_SARSIZE_NBLOCKS
DECL|DDRC_MP_SARSIZE_REG|macro|DDRC_MP_SARSIZE_REG
DECL|DDRC_MP_SARSIZE|macro|DDRC_MP_SARSIZE
DECL|DDRC_MP_Type|typedef|} DDRC_MP_Type, *DDRC_MP_MemMapPtr;
DECL|DDRC_MP|macro|DDRC_MP
DECL|DDRC_MRCTRL0_MR_ADDR_MASK|macro|DDRC_MRCTRL0_MR_ADDR_MASK
DECL|DDRC_MRCTRL0_MR_ADDR_SHIFT|macro|DDRC_MRCTRL0_MR_ADDR_SHIFT
DECL|DDRC_MRCTRL0_MR_ADDR|macro|DDRC_MRCTRL0_MR_ADDR
DECL|DDRC_MRCTRL0_MR_RANK_MASK|macro|DDRC_MRCTRL0_MR_RANK_MASK
DECL|DDRC_MRCTRL0_MR_RANK_SHIFT|macro|DDRC_MRCTRL0_MR_RANK_SHIFT
DECL|DDRC_MRCTRL0_MR_RANK|macro|DDRC_MRCTRL0_MR_RANK
DECL|DDRC_MRCTRL0_MR_TYPE_MASK|macro|DDRC_MRCTRL0_MR_TYPE_MASK
DECL|DDRC_MRCTRL0_MR_TYPE_SHIFT|macro|DDRC_MRCTRL0_MR_TYPE_SHIFT
DECL|DDRC_MRCTRL0_MR_WR_MASK|macro|DDRC_MRCTRL0_MR_WR_MASK
DECL|DDRC_MRCTRL0_MR_WR_SHIFT|macro|DDRC_MRCTRL0_MR_WR_SHIFT
DECL|DDRC_MRCTRL0_REG|macro|DDRC_MRCTRL0_REG
DECL|DDRC_MRCTRL0|macro|DDRC_MRCTRL0
DECL|DDRC_MRCTRL1_MR_DATA_MASK|macro|DDRC_MRCTRL1_MR_DATA_MASK
DECL|DDRC_MRCTRL1_MR_DATA_SHIFT|macro|DDRC_MRCTRL1_MR_DATA_SHIFT
DECL|DDRC_MRCTRL1_MR_DATA|macro|DDRC_MRCTRL1_MR_DATA
DECL|DDRC_MRCTRL1_REG|macro|DDRC_MRCTRL1_REG
DECL|DDRC_MRCTRL1|macro|DDRC_MRCTRL1
DECL|DDRC_MRSTAT_MR_WR_BUSY_MASK|macro|DDRC_MRSTAT_MR_WR_BUSY_MASK
DECL|DDRC_MRSTAT_MR_WR_BUSY_SHIFT|macro|DDRC_MRSTAT_MR_WR_BUSY_SHIFT
DECL|DDRC_MRSTAT_REG|macro|DDRC_MRSTAT_REG
DECL|DDRC_MRSTAT|macro|DDRC_MRSTAT
DECL|DDRC_MSTR_ACTIVE_RANKS_MASK|macro|DDRC_MSTR_ACTIVE_RANKS_MASK
DECL|DDRC_MSTR_ACTIVE_RANKS_SHIFT|macro|DDRC_MSTR_ACTIVE_RANKS_SHIFT
DECL|DDRC_MSTR_ACTIVE_RANKS|macro|DDRC_MSTR_ACTIVE_RANKS
DECL|DDRC_MSTR_BURSTCHOP_MASK|macro|DDRC_MSTR_BURSTCHOP_MASK
DECL|DDRC_MSTR_BURSTCHOP_SHIFT|macro|DDRC_MSTR_BURSTCHOP_SHIFT
DECL|DDRC_MSTR_BURST_MODE_MASK|macro|DDRC_MSTR_BURST_MODE_MASK
DECL|DDRC_MSTR_BURST_MODE_SHIFT|macro|DDRC_MSTR_BURST_MODE_SHIFT
DECL|DDRC_MSTR_BURST_RDWR_MASK|macro|DDRC_MSTR_BURST_RDWR_MASK
DECL|DDRC_MSTR_BURST_RDWR_SHIFT|macro|DDRC_MSTR_BURST_RDWR_SHIFT
DECL|DDRC_MSTR_BURST_RDWR|macro|DDRC_MSTR_BURST_RDWR
DECL|DDRC_MSTR_DATA_BUS_WIDTH_MASK|macro|DDRC_MSTR_DATA_BUS_WIDTH_MASK
DECL|DDRC_MSTR_DATA_BUS_WIDTH_SHIFT|macro|DDRC_MSTR_DATA_BUS_WIDTH_SHIFT
DECL|DDRC_MSTR_DATA_BUS_WIDTH|macro|DDRC_MSTR_DATA_BUS_WIDTH
DECL|DDRC_MSTR_DDR3_MASK|macro|DDRC_MSTR_DDR3_MASK
DECL|DDRC_MSTR_DDR3_SHIFT|macro|DDRC_MSTR_DDR3_SHIFT
DECL|DDRC_MSTR_DLL_OFF_MODE_MASK|macro|DDRC_MSTR_DLL_OFF_MODE_MASK
DECL|DDRC_MSTR_DLL_OFF_MODE_SHIFT|macro|DDRC_MSTR_DLL_OFF_MODE_SHIFT
DECL|DDRC_MSTR_LPDDR2_MASK|macro|DDRC_MSTR_LPDDR2_MASK
DECL|DDRC_MSTR_LPDDR2_SHIFT|macro|DDRC_MSTR_LPDDR2_SHIFT
DECL|DDRC_MSTR_LPDDR3_MASK|macro|DDRC_MSTR_LPDDR3_MASK
DECL|DDRC_MSTR_LPDDR3_SHIFT|macro|DDRC_MSTR_LPDDR3_SHIFT
DECL|DDRC_MSTR_REG|macro|DDRC_MSTR_REG
DECL|DDRC_MSTR|macro|DDRC_MSTR
DECL|DDRC_MemMapPtr|typedef|} DDRC_Type, *DDRC_MemMapPtr;
DECL|DDRC_ODTCFG_RD_ODT_DELAY_MASK|macro|DDRC_ODTCFG_RD_ODT_DELAY_MASK
DECL|DDRC_ODTCFG_RD_ODT_DELAY_SHIFT|macro|DDRC_ODTCFG_RD_ODT_DELAY_SHIFT
DECL|DDRC_ODTCFG_RD_ODT_DELAY|macro|DDRC_ODTCFG_RD_ODT_DELAY
DECL|DDRC_ODTCFG_RD_ODT_HOLD_MASK|macro|DDRC_ODTCFG_RD_ODT_HOLD_MASK
DECL|DDRC_ODTCFG_RD_ODT_HOLD_SHIFT|macro|DDRC_ODTCFG_RD_ODT_HOLD_SHIFT
DECL|DDRC_ODTCFG_RD_ODT_HOLD|macro|DDRC_ODTCFG_RD_ODT_HOLD
DECL|DDRC_ODTCFG_REG|macro|DDRC_ODTCFG_REG
DECL|DDRC_ODTCFG_WR_ODT_DELAY_MASK|macro|DDRC_ODTCFG_WR_ODT_DELAY_MASK
DECL|DDRC_ODTCFG_WR_ODT_DELAY_SHIFT|macro|DDRC_ODTCFG_WR_ODT_DELAY_SHIFT
DECL|DDRC_ODTCFG_WR_ODT_DELAY|macro|DDRC_ODTCFG_WR_ODT_DELAY
DECL|DDRC_ODTCFG_WR_ODT_HOLD_MASK|macro|DDRC_ODTCFG_WR_ODT_HOLD_MASK
DECL|DDRC_ODTCFG_WR_ODT_HOLD_SHIFT|macro|DDRC_ODTCFG_WR_ODT_HOLD_SHIFT
DECL|DDRC_ODTCFG_WR_ODT_HOLD|macro|DDRC_ODTCFG_WR_ODT_HOLD
DECL|DDRC_ODTCFG|macro|DDRC_ODTCFG
DECL|DDRC_ODTMAP_RANK0_RD_ODT_MASK|macro|DDRC_ODTMAP_RANK0_RD_ODT_MASK
DECL|DDRC_ODTMAP_RANK0_RD_ODT_SHIFT|macro|DDRC_ODTMAP_RANK0_RD_ODT_SHIFT
DECL|DDRC_ODTMAP_RANK0_RD_ODT|macro|DDRC_ODTMAP_RANK0_RD_ODT
DECL|DDRC_ODTMAP_RANK0_WR_ODT_MASK|macro|DDRC_ODTMAP_RANK0_WR_ODT_MASK
DECL|DDRC_ODTMAP_RANK0_WR_ODT_SHIFT|macro|DDRC_ODTMAP_RANK0_WR_ODT_SHIFT
DECL|DDRC_ODTMAP_RANK0_WR_ODT|macro|DDRC_ODTMAP_RANK0_WR_ODT
DECL|DDRC_ODTMAP_RANK1_RD_ODT_MASK|macro|DDRC_ODTMAP_RANK1_RD_ODT_MASK
DECL|DDRC_ODTMAP_RANK1_RD_ODT_SHIFT|macro|DDRC_ODTMAP_RANK1_RD_ODT_SHIFT
DECL|DDRC_ODTMAP_RANK1_RD_ODT|macro|DDRC_ODTMAP_RANK1_RD_ODT
DECL|DDRC_ODTMAP_RANK1_WR_ODT_MASK|macro|DDRC_ODTMAP_RANK1_WR_ODT_MASK
DECL|DDRC_ODTMAP_RANK1_WR_ODT_SHIFT|macro|DDRC_ODTMAP_RANK1_WR_ODT_SHIFT
DECL|DDRC_ODTMAP_RANK1_WR_ODT|macro|DDRC_ODTMAP_RANK1_WR_ODT
DECL|DDRC_ODTMAP_REG|macro|DDRC_ODTMAP_REG
DECL|DDRC_ODTMAP|macro|DDRC_ODTMAP
DECL|DDRC_PERFHPR1_HPR_MAX_STARVE_MASK|macro|DDRC_PERFHPR1_HPR_MAX_STARVE_MASK
DECL|DDRC_PERFHPR1_HPR_MAX_STARVE_SHIFT|macro|DDRC_PERFHPR1_HPR_MAX_STARVE_SHIFT
DECL|DDRC_PERFHPR1_HPR_MAX_STARVE|macro|DDRC_PERFHPR1_HPR_MAX_STARVE
DECL|DDRC_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK|macro|DDRC_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK
DECL|DDRC_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT|macro|DDRC_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT
DECL|DDRC_PERFHPR1_HPR_XACT_RUN_LENGTH|macro|DDRC_PERFHPR1_HPR_XACT_RUN_LENGTH
DECL|DDRC_PERFHPR1_REG|macro|DDRC_PERFHPR1_REG
DECL|DDRC_PERFHPR1|macro|DDRC_PERFHPR1
DECL|DDRC_PERFLPR1_LPR_MAX_STARVE_MASK|macro|DDRC_PERFLPR1_LPR_MAX_STARVE_MASK
DECL|DDRC_PERFLPR1_LPR_MAX_STARVE_SHIFT|macro|DDRC_PERFLPR1_LPR_MAX_STARVE_SHIFT
DECL|DDRC_PERFLPR1_LPR_MAX_STARVE|macro|DDRC_PERFLPR1_LPR_MAX_STARVE
DECL|DDRC_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK|macro|DDRC_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK
DECL|DDRC_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT|macro|DDRC_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT
DECL|DDRC_PERFLPR1_LPR_XACT_RUN_LENGTH|macro|DDRC_PERFLPR1_LPR_XACT_RUN_LENGTH
DECL|DDRC_PERFLPR1_REG|macro|DDRC_PERFLPR1_REG
DECL|DDRC_PERFLPR1|macro|DDRC_PERFLPR1
DECL|DDRC_PERFVPR1_REG|macro|DDRC_PERFVPR1_REG
DECL|DDRC_PERFVPR1_VPR_TIMEOUT_RANGE_MASK|macro|DDRC_PERFVPR1_VPR_TIMEOUT_RANGE_MASK
DECL|DDRC_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT|macro|DDRC_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT
DECL|DDRC_PERFVPR1_VPR_TIMEOUT_RANGE|macro|DDRC_PERFVPR1_VPR_TIMEOUT_RANGE
DECL|DDRC_PERFVPR1|macro|DDRC_PERFVPR1
DECL|DDRC_PERFVPW1_REG|macro|DDRC_PERFVPW1_REG
DECL|DDRC_PERFVPW1_VPW_TIMEOUT_RANGE_MASK|macro|DDRC_PERFVPW1_VPW_TIMEOUT_RANGE_MASK
DECL|DDRC_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT|macro|DDRC_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT
DECL|DDRC_PERFVPW1_VPW_TIMEOUT_RANGE|macro|DDRC_PERFVPW1_VPW_TIMEOUT_RANGE
DECL|DDRC_PERFVPW1|macro|DDRC_PERFVPW1
DECL|DDRC_PERFWR1_REG|macro|DDRC_PERFWR1_REG
DECL|DDRC_PERFWR1_W_MAX_STARVE_MASK|macro|DDRC_PERFWR1_W_MAX_STARVE_MASK
DECL|DDRC_PERFWR1_W_MAX_STARVE_SHIFT|macro|DDRC_PERFWR1_W_MAX_STARVE_SHIFT
DECL|DDRC_PERFWR1_W_MAX_STARVE|macro|DDRC_PERFWR1_W_MAX_STARVE
DECL|DDRC_PERFWR1_W_XACT_RUN_LENGTH_MASK|macro|DDRC_PERFWR1_W_XACT_RUN_LENGTH_MASK
DECL|DDRC_PERFWR1_W_XACT_RUN_LENGTH_SHIFT|macro|DDRC_PERFWR1_W_XACT_RUN_LENGTH_SHIFT
DECL|DDRC_PERFWR1_W_XACT_RUN_LENGTH|macro|DDRC_PERFWR1_W_XACT_RUN_LENGTH
DECL|DDRC_PERFWR1|macro|DDRC_PERFWR1
DECL|DDRC_PWRCTL_DEEPPOWERDOWN_EN_MASK|macro|DDRC_PWRCTL_DEEPPOWERDOWN_EN_MASK
DECL|DDRC_PWRCTL_DEEPPOWERDOWN_EN_SHIFT|macro|DDRC_PWRCTL_DEEPPOWERDOWN_EN_SHIFT
DECL|DDRC_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK|macro|DDRC_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK
DECL|DDRC_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT|macro|DDRC_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT
DECL|DDRC_PWRCTL_POWERDOWN_EN_MASK|macro|DDRC_PWRCTL_POWERDOWN_EN_MASK
DECL|DDRC_PWRCTL_POWERDOWN_EN_SHIFT|macro|DDRC_PWRCTL_POWERDOWN_EN_SHIFT
DECL|DDRC_PWRCTL_REG|macro|DDRC_PWRCTL_REG
DECL|DDRC_PWRCTL_SELFREF_EN_MASK|macro|DDRC_PWRCTL_SELFREF_EN_MASK
DECL|DDRC_PWRCTL_SELFREF_EN_SHIFT|macro|DDRC_PWRCTL_SELFREF_EN_SHIFT
DECL|DDRC_PWRCTL_SELFREF_SW_MASK|macro|DDRC_PWRCTL_SELFREF_SW_MASK
DECL|DDRC_PWRCTL_SELFREF_SW_SHIFT|macro|DDRC_PWRCTL_SELFREF_SW_SHIFT
DECL|DDRC_PWRCTL|macro|DDRC_PWRCTL
DECL|DDRC_PWRTMG_POWERDOWN_TO_X32_MASK|macro|DDRC_PWRTMG_POWERDOWN_TO_X32_MASK
DECL|DDRC_PWRTMG_POWERDOWN_TO_X32_SHIFT|macro|DDRC_PWRTMG_POWERDOWN_TO_X32_SHIFT
DECL|DDRC_PWRTMG_POWERDOWN_TO_X32|macro|DDRC_PWRTMG_POWERDOWN_TO_X32
DECL|DDRC_PWRTMG_REG|macro|DDRC_PWRTMG_REG
DECL|DDRC_PWRTMG_SELFREF_TO_X32_MASK|macro|DDRC_PWRTMG_SELFREF_TO_X32_MASK
DECL|DDRC_PWRTMG_SELFREF_TO_X32_SHIFT|macro|DDRC_PWRTMG_SELFREF_TO_X32_SHIFT
DECL|DDRC_PWRTMG_SELFREF_TO_X32|macro|DDRC_PWRTMG_SELFREF_TO_X32
DECL|DDRC_PWRTMG_T_DPD_X4096_MASK|macro|DDRC_PWRTMG_T_DPD_X4096_MASK
DECL|DDRC_PWRTMG_T_DPD_X4096_SHIFT|macro|DDRC_PWRTMG_T_DPD_X4096_SHIFT
DECL|DDRC_PWRTMG_T_DPD_X4096|macro|DDRC_PWRTMG_T_DPD_X4096
DECL|DDRC_PWRTMG|macro|DDRC_PWRTMG
DECL|DDRC_RANKCTL_DIFF_RANK_RD_GAP_MASK|macro|DDRC_RANKCTL_DIFF_RANK_RD_GAP_MASK
DECL|DDRC_RANKCTL_DIFF_RANK_RD_GAP_SHIFT|macro|DDRC_RANKCTL_DIFF_RANK_RD_GAP_SHIFT
DECL|DDRC_RANKCTL_DIFF_RANK_RD_GAP|macro|DDRC_RANKCTL_DIFF_RANK_RD_GAP
DECL|DDRC_RANKCTL_DIFF_RANK_WR_GAP_MASK|macro|DDRC_RANKCTL_DIFF_RANK_WR_GAP_MASK
DECL|DDRC_RANKCTL_DIFF_RANK_WR_GAP_SHIFT|macro|DDRC_RANKCTL_DIFF_RANK_WR_GAP_SHIFT
DECL|DDRC_RANKCTL_DIFF_RANK_WR_GAP|macro|DDRC_RANKCTL_DIFF_RANK_WR_GAP
DECL|DDRC_RANKCTL_REG|macro|DDRC_RANKCTL_REG
DECL|DDRC_RANKCTL|macro|DDRC_RANKCTL
DECL|DDRC_RCR|member|__IO uint32_t DDRC_RCR; /**< SRC DDR Controller Reset Control Register, offset: 0x1000 */
DECL|DDRC_RFSHCTL0_PER_BANK_REFRESH_MASK|macro|DDRC_RFSHCTL0_PER_BANK_REFRESH_MASK
DECL|DDRC_RFSHCTL0_PER_BANK_REFRESH_SHIFT|macro|DDRC_RFSHCTL0_PER_BANK_REFRESH_SHIFT
DECL|DDRC_RFSHCTL0_REFRESH_BURST_MASK|macro|DDRC_RFSHCTL0_REFRESH_BURST_MASK
DECL|DDRC_RFSHCTL0_REFRESH_BURST_SHIFT|macro|DDRC_RFSHCTL0_REFRESH_BURST_SHIFT
DECL|DDRC_RFSHCTL0_REFRESH_BURST|macro|DDRC_RFSHCTL0_REFRESH_BURST
DECL|DDRC_RFSHCTL0_REFRESH_MARGIN_MASK|macro|DDRC_RFSHCTL0_REFRESH_MARGIN_MASK
DECL|DDRC_RFSHCTL0_REFRESH_MARGIN_SHIFT|macro|DDRC_RFSHCTL0_REFRESH_MARGIN_SHIFT
DECL|DDRC_RFSHCTL0_REFRESH_MARGIN|macro|DDRC_RFSHCTL0_REFRESH_MARGIN
DECL|DDRC_RFSHCTL0_REFRESH_TO_X32_MASK|macro|DDRC_RFSHCTL0_REFRESH_TO_X32_MASK
DECL|DDRC_RFSHCTL0_REFRESH_TO_X32_SHIFT|macro|DDRC_RFSHCTL0_REFRESH_TO_X32_SHIFT
DECL|DDRC_RFSHCTL0_REFRESH_TO_X32|macro|DDRC_RFSHCTL0_REFRESH_TO_X32
DECL|DDRC_RFSHCTL0_REG|macro|DDRC_RFSHCTL0_REG
DECL|DDRC_RFSHCTL0|macro|DDRC_RFSHCTL0
DECL|DDRC_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK|macro|DDRC_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK
DECL|DDRC_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT|macro|DDRC_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT
DECL|DDRC_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32|macro|DDRC_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32
DECL|DDRC_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK|macro|DDRC_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK
DECL|DDRC_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT|macro|DDRC_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT
DECL|DDRC_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32|macro|DDRC_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32
DECL|DDRC_RFSHCTL1_REG|macro|DDRC_RFSHCTL1_REG
DECL|DDRC_RFSHCTL1|macro|DDRC_RFSHCTL1
DECL|DDRC_RFSHCTL3_DIS_AUTO_REFRESH_MASK|macro|DDRC_RFSHCTL3_DIS_AUTO_REFRESH_MASK
DECL|DDRC_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT|macro|DDRC_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT
DECL|DDRC_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK|macro|DDRC_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK
DECL|DDRC_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT|macro|DDRC_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT
DECL|DDRC_RFSHCTL3_REG|macro|DDRC_RFSHCTL3_REG
DECL|DDRC_RFSHCTL3|macro|DDRC_RFSHCTL3
DECL|DDRC_RFSHTMG_REG|macro|DDRC_RFSHTMG_REG
DECL|DDRC_RFSHTMG_T_RFC_MIN_MASK|macro|DDRC_RFSHTMG_T_RFC_MIN_MASK
DECL|DDRC_RFSHTMG_T_RFC_MIN_SHIFT|macro|DDRC_RFSHTMG_T_RFC_MIN_SHIFT
DECL|DDRC_RFSHTMG_T_RFC_MIN|macro|DDRC_RFSHTMG_T_RFC_MIN
DECL|DDRC_RFSHTMG_T_RFC_NOM_X32_MASK|macro|DDRC_RFSHTMG_T_RFC_NOM_X32_MASK
DECL|DDRC_RFSHTMG_T_RFC_NOM_X32_SHIFT|macro|DDRC_RFSHTMG_T_RFC_NOM_X32_SHIFT
DECL|DDRC_RFSHTMG_T_RFC_NOM_X32|macro|DDRC_RFSHTMG_T_RFC_NOM_X32
DECL|DDRC_RFSHTMG|macro|DDRC_RFSHTMG
DECL|DDRC_SCHED1_PAGECLOSE_TIMER_MASK|macro|DDRC_SCHED1_PAGECLOSE_TIMER_MASK
DECL|DDRC_SCHED1_PAGECLOSE_TIMER_SHIFT|macro|DDRC_SCHED1_PAGECLOSE_TIMER_SHIFT
DECL|DDRC_SCHED1_PAGECLOSE_TIMER|macro|DDRC_SCHED1_PAGECLOSE_TIMER
DECL|DDRC_SCHED1_REG|macro|DDRC_SCHED1_REG
DECL|DDRC_SCHED1|macro|DDRC_SCHED1
DECL|DDRC_SCHED_FORCE_LOW_PRI_N_MASK|macro|DDRC_SCHED_FORCE_LOW_PRI_N_MASK
DECL|DDRC_SCHED_FORCE_LOW_PRI_N_SHIFT|macro|DDRC_SCHED_FORCE_LOW_PRI_N_SHIFT
DECL|DDRC_SCHED_LPR_NUM_ENTRIES_MASK|macro|DDRC_SCHED_LPR_NUM_ENTRIES_MASK
DECL|DDRC_SCHED_LPR_NUM_ENTRIES_SHIFT|macro|DDRC_SCHED_LPR_NUM_ENTRIES_SHIFT
DECL|DDRC_SCHED_LPR_NUM_ENTRIES|macro|DDRC_SCHED_LPR_NUM_ENTRIES
DECL|DDRC_SCHED_PAGECLOSE_MASK|macro|DDRC_SCHED_PAGECLOSE_MASK
DECL|DDRC_SCHED_PAGECLOSE_SHIFT|macro|DDRC_SCHED_PAGECLOSE_SHIFT
DECL|DDRC_SCHED_PREFER_WRITE_MASK|macro|DDRC_SCHED_PREFER_WRITE_MASK
DECL|DDRC_SCHED_PREFER_WRITE_SHIFT|macro|DDRC_SCHED_PREFER_WRITE_SHIFT
DECL|DDRC_SCHED_RDWR_IDLE_GAP_MASK|macro|DDRC_SCHED_RDWR_IDLE_GAP_MASK
DECL|DDRC_SCHED_RDWR_IDLE_GAP_SHIFT|macro|DDRC_SCHED_RDWR_IDLE_GAP_SHIFT
DECL|DDRC_SCHED_RDWR_IDLE_GAP|macro|DDRC_SCHED_RDWR_IDLE_GAP
DECL|DDRC_SCHED_REG|macro|DDRC_SCHED_REG
DECL|DDRC_SCHED|macro|DDRC_SCHED
DECL|DDRC_STAT_OPERATING_MODE_MASK|macro|DDRC_STAT_OPERATING_MODE_MASK
DECL|DDRC_STAT_OPERATING_MODE_SHIFT|macro|DDRC_STAT_OPERATING_MODE_SHIFT
DECL|DDRC_STAT_OPERATING_MODE|macro|DDRC_STAT_OPERATING_MODE
DECL|DDRC_STAT_REG|macro|DDRC_STAT_REG
DECL|DDRC_STAT_SELFREF_STATE_MASK|macro|DDRC_STAT_SELFREF_STATE_MASK
DECL|DDRC_STAT_SELFREF_STATE_SHIFT|macro|DDRC_STAT_SELFREF_STATE_SHIFT
DECL|DDRC_STAT_SELFREF_STATE|macro|DDRC_STAT_SELFREF_STATE
DECL|DDRC_STAT_SELFREF_TYPE_MASK|macro|DDRC_STAT_SELFREF_TYPE_MASK
DECL|DDRC_STAT_SELFREF_TYPE_SHIFT|macro|DDRC_STAT_SELFREF_TYPE_SHIFT
DECL|DDRC_STAT_SELFREF_TYPE|macro|DDRC_STAT_SELFREF_TYPE
DECL|DDRC_STAT|macro|DDRC_STAT
DECL|DDRC_SWCTL_REG|macro|DDRC_SWCTL_REG
DECL|DDRC_SWCTL_SW_DONE_MASK|macro|DDRC_SWCTL_SW_DONE_MASK
DECL|DDRC_SWCTL_SW_DONE_SHIFT|macro|DDRC_SWCTL_SW_DONE_SHIFT
DECL|DDRC_SWCTL|macro|DDRC_SWCTL
DECL|DDRC_SWSTAT_REG|macro|DDRC_SWSTAT_REG
DECL|DDRC_SWSTAT_SW_DONE_ACK_MASK|macro|DDRC_SWSTAT_SW_DONE_ACK_MASK
DECL|DDRC_SWSTAT_SW_DONE_ACK_SHIFT|macro|DDRC_SWSTAT_SW_DONE_ACK_SHIFT
DECL|DDRC_SWSTAT|macro|DDRC_SWSTAT
DECL|DDRC_Type|typedef|} DDRC_Type, *DDRC_MemMapPtr;
DECL|DDRC_ZQCTL0_DIS_AUTO_ZQ_MASK|macro|DDRC_ZQCTL0_DIS_AUTO_ZQ_MASK
DECL|DDRC_ZQCTL0_DIS_AUTO_ZQ_SHIFT|macro|DDRC_ZQCTL0_DIS_AUTO_ZQ_SHIFT
DECL|DDRC_ZQCTL0_DIS_SRX_ZQCL_MASK|macro|DDRC_ZQCTL0_DIS_SRX_ZQCL_MASK
DECL|DDRC_ZQCTL0_DIS_SRX_ZQCL_SHIFT|macro|DDRC_ZQCTL0_DIS_SRX_ZQCL_SHIFT
DECL|DDRC_ZQCTL0_REG|macro|DDRC_ZQCTL0_REG
DECL|DDRC_ZQCTL0_T_ZQ_LONG_NOP_MASK|macro|DDRC_ZQCTL0_T_ZQ_LONG_NOP_MASK
DECL|DDRC_ZQCTL0_T_ZQ_LONG_NOP_SHIFT|macro|DDRC_ZQCTL0_T_ZQ_LONG_NOP_SHIFT
DECL|DDRC_ZQCTL0_T_ZQ_LONG_NOP|macro|DDRC_ZQCTL0_T_ZQ_LONG_NOP
DECL|DDRC_ZQCTL0_T_ZQ_SHORT_NOP_MASK|macro|DDRC_ZQCTL0_T_ZQ_SHORT_NOP_MASK
DECL|DDRC_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT|macro|DDRC_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT
DECL|DDRC_ZQCTL0_T_ZQ_SHORT_NOP|macro|DDRC_ZQCTL0_T_ZQ_SHORT_NOP
DECL|DDRC_ZQCTL0_ZQ_RESISTOR_SHARED_MASK|macro|DDRC_ZQCTL0_ZQ_RESISTOR_SHARED_MASK
DECL|DDRC_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT|macro|DDRC_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT
DECL|DDRC_ZQCTL0|macro|DDRC_ZQCTL0
DECL|DDRC_ZQCTL1_REG|macro|DDRC_ZQCTL1_REG
DECL|DDRC_ZQCTL1_T_ZQ_RESET_NOP_MASK|macro|DDRC_ZQCTL1_T_ZQ_RESET_NOP_MASK
DECL|DDRC_ZQCTL1_T_ZQ_RESET_NOP_SHIFT|macro|DDRC_ZQCTL1_T_ZQ_RESET_NOP_SHIFT
DECL|DDRC_ZQCTL1_T_ZQ_RESET_NOP|macro|DDRC_ZQCTL1_T_ZQ_RESET_NOP
DECL|DDRC_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK|macro|DDRC_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK
DECL|DDRC_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT|macro|DDRC_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT
DECL|DDRC_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024|macro|DDRC_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024
DECL|DDRC_ZQCTL1|macro|DDRC_ZQCTL1
DECL|DDRC_ZQCTL2_REG|macro|DDRC_ZQCTL2_REG
DECL|DDRC_ZQCTL2_ZQ_RESET_MASK|macro|DDRC_ZQCTL2_ZQ_RESET_MASK
DECL|DDRC_ZQCTL2_ZQ_RESET_SHIFT|macro|DDRC_ZQCTL2_ZQ_RESET_SHIFT
DECL|DDRC_ZQCTL2|macro|DDRC_ZQCTL2
DECL|DDRC_ZQSTAT_REG|macro|DDRC_ZQSTAT_REG
DECL|DDRC_ZQSTAT_ZQ_RESET_BUSY_MASK|macro|DDRC_ZQSTAT_ZQ_RESET_BUSY_MASK
DECL|DDRC_ZQSTAT_ZQ_RESET_BUSY_SHIFT|macro|DDRC_ZQSTAT_ZQ_RESET_BUSY_SHIFT
DECL|DDRC_ZQSTAT|macro|DDRC_ZQSTAT
DECL|DDRC|macro|DDRC
DECL|DDR_PHY_BASE_ADDRS|macro|DDR_PHY_BASE_ADDRS
DECL|DDR_PHY_BASE_PTRS|macro|DDR_PHY_BASE_PTRS
DECL|DDR_PHY_BASE_PTR|macro|DDR_PHY_BASE_PTR
DECL|DDR_PHY_BASE|macro|DDR_PHY_BASE
DECL|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_0_MASK|macro|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_0_MASK
DECL|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_0_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_0_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_0|macro|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_0
DECL|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_1_MASK|macro|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_1_MASK
DECL|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_1_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_1_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_1|macro|DDR_PHY_CMD_DESKEW_CON0_CA1DESKEWCODE_1
DECL|DDR_PHY_CMD_DESKEW_CON0_CA2DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON0_CA2DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON0_CA2DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON0_CA2DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON0_CA2DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON0_CA2DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON0_CA3DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON0_CA3DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON0_CA3DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON0_CA3DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON0_CA3DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON0_CA3DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON0_REG|macro|DDR_PHY_CMD_DESKEW_CON0_REG
DECL|DDR_PHY_CMD_DESKEW_CON0|macro|DDR_PHY_CMD_DESKEW_CON0
DECL|DDR_PHY_CMD_DESKEW_CON1_CA4DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON1_CA4DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON1_CA4DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON1_CA4DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON1_CA4DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON1_CA4DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON1_CA5DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON1_CA5DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON1_CA5DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON1_CA5DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON1_CA5DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON1_CA5DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON1_CA6DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON1_CA6DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON1_CA6DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON1_CA6DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON1_CA6DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON1_CA6DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON1_CA7DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON1_CA7DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON1_CA7DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON1_CA7DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON1_CA7DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON1_CA7DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON1_REG|macro|DDR_PHY_CMD_DESKEW_CON1_REG
DECL|DDR_PHY_CMD_DESKEW_CON1|macro|DDR_PHY_CMD_DESKEW_CON1
DECL|DDR_PHY_CMD_DESKEW_CON2_CA8DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON2_CA8DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON2_CA8DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON2_CA8DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON2_CA8DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON2_CA8DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON2_CA9DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON2_CA9DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON2_CA9DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON2_CA9DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON2_CA9DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON2_CA9DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON2_CKDESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON2_CKDESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON2_CKDESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON2_CKDESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON2_CKDESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON2_CKDESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON2_CS0DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON2_CS0DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON2_CS0DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON2_CS0DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON2_CS0DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON2_CS0DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON2_REG|macro|DDR_PHY_CMD_DESKEW_CON2_REG
DECL|DDR_PHY_CMD_DESKEW_CON2|macro|DDR_PHY_CMD_DESKEW_CON2
DECL|DDR_PHY_CMD_DESKEW_CON3_CKE0DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON3_CKE0DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON3_CKE0DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON3_CKE0DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON3_CKE0DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON3_CKE0DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON3_CKE1DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON3_CKE1DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON3_CKE1DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON3_CKE1DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON3_CKE1DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON3_CKE1DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON3_CS1DESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON3_CS1DESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON3_CS1DESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON3_CS1DESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON3_CS1DESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON3_CS1DESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON3_REG|macro|DDR_PHY_CMD_DESKEW_CON3_REG
DECL|DDR_PHY_CMD_DESKEW_CON3|macro|DDR_PHY_CMD_DESKEW_CON3
DECL|DDR_PHY_CMD_DESKEW_CON4_REG|macro|DDR_PHY_CMD_DESKEW_CON4_REG
DECL|DDR_PHY_CMD_DESKEW_CON4_RSTDESKEWCODE_MASK|macro|DDR_PHY_CMD_DESKEW_CON4_RSTDESKEWCODE_MASK
DECL|DDR_PHY_CMD_DESKEW_CON4_RSTDESKEWCODE_SHIFT|macro|DDR_PHY_CMD_DESKEW_CON4_RSTDESKEWCODE_SHIFT
DECL|DDR_PHY_CMD_DESKEW_CON4_RSTDESKEWCODE|macro|DDR_PHY_CMD_DESKEW_CON4_RSTDESKEWCODE
DECL|DDR_PHY_CMD_DESKEW_CON4|macro|DDR_PHY_CMD_DESKEW_CON4
DECL|DDR_PHY_CMD_SDLL_CON0_CTRL_OFFSETD_MASK|macro|DDR_PHY_CMD_SDLL_CON0_CTRL_OFFSETD_MASK
DECL|DDR_PHY_CMD_SDLL_CON0_CTRL_OFFSETD_SHIFT|macro|DDR_PHY_CMD_SDLL_CON0_CTRL_OFFSETD_SHIFT
DECL|DDR_PHY_CMD_SDLL_CON0_CTRL_OFFSETD|macro|DDR_PHY_CMD_SDLL_CON0_CTRL_OFFSETD
DECL|DDR_PHY_CMD_SDLL_CON0_CTRL_RESYNC_MASK|macro|DDR_PHY_CMD_SDLL_CON0_CTRL_RESYNC_MASK
DECL|DDR_PHY_CMD_SDLL_CON0_CTRL_RESYNC_SHIFT|macro|DDR_PHY_CMD_SDLL_CON0_CTRL_RESYNC_SHIFT
DECL|DDR_PHY_CMD_SDLL_CON0_REG|macro|DDR_PHY_CMD_SDLL_CON0_REG
DECL|DDR_PHY_CMD_SDLL_CON0_UPD_MODE_MASK|macro|DDR_PHY_CMD_SDLL_CON0_UPD_MODE_MASK
DECL|DDR_PHY_CMD_SDLL_CON0_UPD_MODE_SHIFT|macro|DDR_PHY_CMD_SDLL_CON0_UPD_MODE_SHIFT
DECL|DDR_PHY_CMD_SDLL_CON0|macro|DDR_PHY_CMD_SDLL_CON0
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW0_MASK|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW0_MASK
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW0_SHIFT|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW0_SHIFT
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW0|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW0
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW1_MASK|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW1_MASK
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW1_SHIFT|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW1_SHIFT
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW1|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW1
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW2_MASK|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW2_MASK
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW2_SHIFT|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW2_SHIFT
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW2|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW2
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW3_MASK|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW3_MASK
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW3_SHIFT|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW3_SHIFT
DECL|DDR_PHY_DM_DESKEW_CON_DMDESKEW3|macro|DDR_PHY_DM_DESKEW_CON_DMDESKEW3
DECL|DDR_PHY_DM_DESKEW_CON_REG|macro|DDR_PHY_DM_DESKEW_CON_REG
DECL|DDR_PHY_DM_DESKEW_CON|macro|DDR_PHY_DM_DESKEW_CON
DECL|DDR_PHY_DRVDS_CON0_CAADRDRVRDS_MASK|macro|DDR_PHY_DRVDS_CON0_CAADRDRVRDS_MASK
DECL|DDR_PHY_DRVDS_CON0_CAADRDRVRDS_SHIFT|macro|DDR_PHY_DRVDS_CON0_CAADRDRVRDS_SHIFT
DECL|DDR_PHY_DRVDS_CON0_CAADRDRVRDS|macro|DDR_PHY_DRVDS_CON0_CAADRDRVRDS
DECL|DDR_PHY_DRVDS_CON0_CACKDRVRDS_MASK|macro|DDR_PHY_DRVDS_CON0_CACKDRVRDS_MASK
DECL|DDR_PHY_DRVDS_CON0_CACKDRVRDS_SHIFT|macro|DDR_PHY_DRVDS_CON0_CACKDRVRDS_SHIFT
DECL|DDR_PHY_DRVDS_CON0_CACKDRVRDS|macro|DDR_PHY_DRVDS_CON0_CACKDRVRDS
DECL|DDR_PHY_DRVDS_CON0_CACKEDRVRDS_MASK|macro|DDR_PHY_DRVDS_CON0_CACKEDRVRDS_MASK
DECL|DDR_PHY_DRVDS_CON0_CACKEDRVRDS_SHIFT|macro|DDR_PHY_DRVDS_CON0_CACKEDRVRDS_SHIFT
DECL|DDR_PHY_DRVDS_CON0_CACKEDRVRDS|macro|DDR_PHY_DRVDS_CON0_CACKEDRVRDS
DECL|DDR_PHY_DRVDS_CON0_CACSDRVRDS_MASK|macro|DDR_PHY_DRVDS_CON0_CACSDRVRDS_MASK
DECL|DDR_PHY_DRVDS_CON0_CACSDRVRDS_SHIFT|macro|DDR_PHY_DRVDS_CON0_CACSDRVRDS_SHIFT
DECL|DDR_PHY_DRVDS_CON0_CACSDRVRDS|macro|DDR_PHY_DRVDS_CON0_CACSDRVRDS
DECL|DDR_PHY_DRVDS_CON0_REG|macro|DDR_PHY_DRVDS_CON0_REG
DECL|DDR_PHY_DRVDS_CON0|macro|DDR_PHY_DRVDS_CON0
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC0_MASK|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC0_MASK
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC0_SHIFT|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC0_SHIFT
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC0|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC0
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC1_MASK|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC1_MASK
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC1_SHIFT|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC1_SHIFT
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC1|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC1
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC2_MASK|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC2_MASK
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC2_SHIFT|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC2_SHIFT
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC2|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC2
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC3_MASK|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC3_MASK
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC3_SHIFT|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC3_SHIFT
DECL|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC3|macro|DDR_PHY_GATE_CODE_CON0_CTRL_OFFSETC3
DECL|DDR_PHY_GATE_CODE_CON0_REG|macro|DDR_PHY_GATE_CODE_CON0_REG
DECL|DDR_PHY_GATE_CODE_CON0|macro|DDR_PHY_GATE_CODE_CON0
DECL|DDR_PHY_LP_CON0_CTRL_PULLD_DQS_MASK|macro|DDR_PHY_LP_CON0_CTRL_PULLD_DQS_MASK
DECL|DDR_PHY_LP_CON0_CTRL_PULLD_DQS_SHIFT|macro|DDR_PHY_LP_CON0_CTRL_PULLD_DQS_SHIFT
DECL|DDR_PHY_LP_CON0_CTRL_PULLD_DQS|macro|DDR_PHY_LP_CON0_CTRL_PULLD_DQS
DECL|DDR_PHY_LP_CON0_CTRL_PULLD_DQ_MASK|macro|DDR_PHY_LP_CON0_CTRL_PULLD_DQ_MASK
DECL|DDR_PHY_LP_CON0_CTRL_PULLD_DQ_SHIFT|macro|DDR_PHY_LP_CON0_CTRL_PULLD_DQ_SHIFT
DECL|DDR_PHY_LP_CON0_CTRL_PULLD_DQ|macro|DDR_PHY_LP_CON0_CTRL_PULLD_DQ
DECL|DDR_PHY_LP_CON0_REG|macro|DDR_PHY_LP_CON0_REG
DECL|DDR_PHY_LP_CON0|macro|DDR_PHY_LP_CON0
DECL|DDR_PHY_LVL_CON0_REG|macro|DDR_PHY_LVL_CON0_REG
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl0_code_MASK|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl0_code_MASK
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl0_code_SHIFT|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl0_code_SHIFT
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl0_code|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl0_code
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl1_code_MASK|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl1_code_MASK
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl1_code_SHIFT|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl1_code_SHIFT
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl1_code|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl1_code
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl2_code_MASK|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl2_code_MASK
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl2_code_SHIFT|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl2_code_SHIFT
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl2_code|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl2_code
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl3_code_MASK|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl3_code_MASK
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl3_code_SHIFT|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl3_code_SHIFT
DECL|DDR_PHY_LVL_CON0_ctrl_wrlvl3_code|macro|DDR_PHY_LVL_CON0_ctrl_wrlvl3_code
DECL|DDR_PHY_LVL_CON0|macro|DDR_PHY_LVL_CON0
DECL|DDR_PHY_LVL_CON3_CTRL_WRLVL_RESYNC_MASK|macro|DDR_PHY_LVL_CON3_CTRL_WRLVL_RESYNC_MASK
DECL|DDR_PHY_LVL_CON3_CTRL_WRLVL_RESYNC_SHIFT|macro|DDR_PHY_LVL_CON3_CTRL_WRLVL_RESYNC_SHIFT
DECL|DDR_PHY_LVL_CON3_REG|macro|DDR_PHY_LVL_CON3_REG
DECL|DDR_PHY_LVL_CON3|macro|DDR_PHY_LVL_CON3
DECL|DDR_PHY_MDLL_CON0_CTRL_DLL_ON_MASK|macro|DDR_PHY_MDLL_CON0_CTRL_DLL_ON_MASK
DECL|DDR_PHY_MDLL_CON0_CTRL_DLL_ON_SHIFT|macro|DDR_PHY_MDLL_CON0_CTRL_DLL_ON_SHIFT
DECL|DDR_PHY_MDLL_CON0_CTRL_FORCE_MASK|macro|DDR_PHY_MDLL_CON0_CTRL_FORCE_MASK
DECL|DDR_PHY_MDLL_CON0_CTRL_FORCE_SHIFT|macro|DDR_PHY_MDLL_CON0_CTRL_FORCE_SHIFT
DECL|DDR_PHY_MDLL_CON0_CTRL_FORCE|macro|DDR_PHY_MDLL_CON0_CTRL_FORCE
DECL|DDR_PHY_MDLL_CON0_CTRL_INC_MASK|macro|DDR_PHY_MDLL_CON0_CTRL_INC_MASK
DECL|DDR_PHY_MDLL_CON0_CTRL_INC_SHIFT|macro|DDR_PHY_MDLL_CON0_CTRL_INC_SHIFT
DECL|DDR_PHY_MDLL_CON0_CTRL_INC|macro|DDR_PHY_MDLL_CON0_CTRL_INC
DECL|DDR_PHY_MDLL_CON0_CTRL_REF_MASK|macro|DDR_PHY_MDLL_CON0_CTRL_REF_MASK
DECL|DDR_PHY_MDLL_CON0_CTRL_REF_SHIFT|macro|DDR_PHY_MDLL_CON0_CTRL_REF_SHIFT
DECL|DDR_PHY_MDLL_CON0_CTRL_REF|macro|DDR_PHY_MDLL_CON0_CTRL_REF
DECL|DDR_PHY_MDLL_CON0_CTRL_START_MASK|macro|DDR_PHY_MDLL_CON0_CTRL_START_MASK
DECL|DDR_PHY_MDLL_CON0_CTRL_START_POINT_MASK|macro|DDR_PHY_MDLL_CON0_CTRL_START_POINT_MASK
DECL|DDR_PHY_MDLL_CON0_CTRL_START_POINT_SHIFT|macro|DDR_PHY_MDLL_CON0_CTRL_START_POINT_SHIFT
DECL|DDR_PHY_MDLL_CON0_CTRL_START_POINT|macro|DDR_PHY_MDLL_CON0_CTRL_START_POINT
DECL|DDR_PHY_MDLL_CON0_CTRL_START_SHIFT|macro|DDR_PHY_MDLL_CON0_CTRL_START_SHIFT
DECL|DDR_PHY_MDLL_CON0_REG|macro|DDR_PHY_MDLL_CON0_REG
DECL|DDR_PHY_MDLL_CON0|macro|DDR_PHY_MDLL_CON0
DECL|DDR_PHY_MDLL_CON1_CTRL_CLOCK_MASK|macro|DDR_PHY_MDLL_CON1_CTRL_CLOCK_MASK
DECL|DDR_PHY_MDLL_CON1_CTRL_CLOCK_SHIFT|macro|DDR_PHY_MDLL_CON1_CTRL_CLOCK_SHIFT
DECL|DDR_PHY_MDLL_CON1_CTRL_FLOCK_MASK|macro|DDR_PHY_MDLL_CON1_CTRL_FLOCK_MASK
DECL|DDR_PHY_MDLL_CON1_CTRL_FLOCK_SHIFT|macro|DDR_PHY_MDLL_CON1_CTRL_FLOCK_SHIFT
DECL|DDR_PHY_MDLL_CON1_CTRL_LOCKED_MASK|macro|DDR_PHY_MDLL_CON1_CTRL_LOCKED_MASK
DECL|DDR_PHY_MDLL_CON1_CTRL_LOCKED_SHIFT|macro|DDR_PHY_MDLL_CON1_CTRL_LOCKED_SHIFT
DECL|DDR_PHY_MDLL_CON1_CTRL_LOCK_VALUE_MASK|macro|DDR_PHY_MDLL_CON1_CTRL_LOCK_VALUE_MASK
DECL|DDR_PHY_MDLL_CON1_CTRL_LOCK_VALUE_SHIFT|macro|DDR_PHY_MDLL_CON1_CTRL_LOCK_VALUE_SHIFT
DECL|DDR_PHY_MDLL_CON1_CTRL_LOCK_VALUE|macro|DDR_PHY_MDLL_CON1_CTRL_LOCK_VALUE
DECL|DDR_PHY_MDLL_CON1_REG|macro|DDR_PHY_MDLL_CON1_REG
DECL|DDR_PHY_MDLL_CON1|macro|DDR_PHY_MDLL_CON1
DECL|DDR_PHY_MemMapPtr|typedef|} DDR_PHY_Type, *DDR_PHY_MemMapPtr;
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR0_MASK|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR0_MASK
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR0_SHIFT|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR0_SHIFT
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR0|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR0
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR1_MASK|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR1_MASK
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR1_SHIFT|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR1_SHIFT
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR1|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR1
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR2_MASK|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR2_MASK
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR2_SHIFT|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR2_SHIFT
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR2|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR2
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR3_MASK|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR3_MASK
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR3_SHIFT|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR3_SHIFT
DECL|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR3|macro|DDR_PHY_OFFSET_RD_CON0_CTRL_OFFSETR3
DECL|DDR_PHY_OFFSET_RD_CON0_REG|macro|DDR_PHY_OFFSET_RD_CON0_REG
DECL|DDR_PHY_OFFSET_RD_CON0|macro|DDR_PHY_OFFSET_RD_CON0
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW0_MASK|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW0_MASK
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW0_SHIFT|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW0_SHIFT
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW0|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW0
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW1_MASK|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW1_MASK
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW1_SHIFT|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW1_SHIFT
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW1|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW1
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW2_MASK|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW2_MASK
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW2_SHIFT|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW2_SHIFT
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW2|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW2
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW3_MASK|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW3_MASK
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW3_SHIFT|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW3_SHIFT
DECL|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW3|macro|DDR_PHY_OFFSET_WR_CON0_CTRL_OFFSETW3
DECL|DDR_PHY_OFFSET_WR_CON0_REG|macro|DDR_PHY_OFFSET_WR_CON0_REG
DECL|DDR_PHY_OFFSET_WR_CON0|macro|DDR_PHY_OFFSET_WR_CON0
DECL|DDR_PHY_PHY_CON0_CTRL_ATGATE_MASK|macro|DDR_PHY_PHY_CON0_CTRL_ATGATE_MASK
DECL|DDR_PHY_PHY_CON0_CTRL_ATGATE_SHIFT|macro|DDR_PHY_PHY_CON0_CTRL_ATGATE_SHIFT
DECL|DDR_PHY_PHY_CON0_CTRL_CMOSRCV_MASK|macro|DDR_PHY_PHY_CON0_CTRL_CMOSRCV_MASK
DECL|DDR_PHY_PHY_CON0_CTRL_CMOSRCV_SHIFT|macro|DDR_PHY_PHY_CON0_CTRL_CMOSRCV_SHIFT
DECL|DDR_PHY_PHY_CON0_CTRL_DDR_MODE_MASK|macro|DDR_PHY_PHY_CON0_CTRL_DDR_MODE_MASK
DECL|DDR_PHY_PHY_CON0_CTRL_DDR_MODE_SHIFT|macro|DDR_PHY_PHY_CON0_CTRL_DDR_MODE_SHIFT
DECL|DDR_PHY_PHY_CON0_CTRL_DDR_MODE|macro|DDR_PHY_PHY_CON0_CTRL_DDR_MODE
DECL|DDR_PHY_PHY_CON0_CTRL_DFDQS_MASK|macro|DDR_PHY_PHY_CON0_CTRL_DFDQS_MASK
DECL|DDR_PHY_PHY_CON0_CTRL_DFDQS_SHIFT|macro|DDR_PHY_PHY_CON0_CTRL_DFDQS_SHIFT
DECL|DDR_PHY_PHY_CON0_CTRL_FNC_FB_MASK|macro|DDR_PHY_PHY_CON0_CTRL_FNC_FB_MASK
DECL|DDR_PHY_PHY_CON0_CTRL_FNC_FB_SHIFT|macro|DDR_PHY_PHY_CON0_CTRL_FNC_FB_SHIFT
DECL|DDR_PHY_PHY_CON0_CTRL_FNC_FB|macro|DDR_PHY_PHY_CON0_CTRL_FNC_FB
DECL|DDR_PHY_PHY_CON0_CTRL_SHGATE_MASK|macro|DDR_PHY_PHY_CON0_CTRL_SHGATE_MASK
DECL|DDR_PHY_PHY_CON0_CTRL_SHGATE_SHIFT|macro|DDR_PHY_PHY_CON0_CTRL_SHGATE_SHIFT
DECL|DDR_PHY_PHY_CON0_CTRL_TWPRE_MASK|macro|DDR_PHY_PHY_CON0_CTRL_TWPRE_MASK
DECL|DDR_PHY_PHY_CON0_CTRL_TWPRE_SHIFT|macro|DDR_PHY_PHY_CON0_CTRL_TWPRE_SHIFT
DECL|DDR_PHY_PHY_CON0_CTRL_UPD_MODE_MASK|macro|DDR_PHY_PHY_CON0_CTRL_UPD_MODE_MASK
DECL|DDR_PHY_PHY_CON0_CTRL_UPD_MODE_SHIFT|macro|DDR_PHY_PHY_CON0_CTRL_UPD_MODE_SHIFT
DECL|DDR_PHY_PHY_CON0_CTRL_UPD_MODE|macro|DDR_PHY_PHY_CON0_CTRL_UPD_MODE
DECL|DDR_PHY_PHY_CON0_CTRL_UPD_RANGE_MASK|macro|DDR_PHY_PHY_CON0_CTRL_UPD_RANGE_MASK
DECL|DDR_PHY_PHY_CON0_CTRL_UPD_RANGE_SHIFT|macro|DDR_PHY_PHY_CON0_CTRL_UPD_RANGE_SHIFT
DECL|DDR_PHY_PHY_CON0_CTRL_UPD_RANGE|macro|DDR_PHY_PHY_CON0_CTRL_UPD_RANGE
DECL|DDR_PHY_PHY_CON0_REG|macro|DDR_PHY_PHY_CON0_REG
DECL|DDR_PHY_PHY_CON0_WRLVL_MODE_MASK|macro|DDR_PHY_PHY_CON0_WRLVL_MODE_MASK
DECL|DDR_PHY_PHY_CON0_WRLVL_MODE_SHIFT|macro|DDR_PHY_PHY_CON0_WRLVL_MODE_SHIFT
DECL|DDR_PHY_PHY_CON0|macro|DDR_PHY_PHY_CON0
DECL|DDR_PHY_PHY_CON1_CTRL_GATEADJ_MASK|macro|DDR_PHY_PHY_CON1_CTRL_GATEADJ_MASK
DECL|DDR_PHY_PHY_CON1_CTRL_GATEADJ_SHIFT|macro|DDR_PHY_PHY_CON1_CTRL_GATEADJ_SHIFT
DECL|DDR_PHY_PHY_CON1_CTRL_GATEADJ|macro|DDR_PHY_PHY_CON1_CTRL_GATEADJ
DECL|DDR_PHY_PHY_CON1_REG|macro|DDR_PHY_PHY_CON1_REG
DECL|DDR_PHY_PHY_CON1_ctrl_gateduradj_MASK|macro|DDR_PHY_PHY_CON1_ctrl_gateduradj_MASK
DECL|DDR_PHY_PHY_CON1_ctrl_gateduradj_SHIFT|macro|DDR_PHY_PHY_CON1_ctrl_gateduradj_SHIFT
DECL|DDR_PHY_PHY_CON1_ctrl_gateduradj|macro|DDR_PHY_PHY_CON1_ctrl_gateduradj
DECL|DDR_PHY_PHY_CON1|macro|DDR_PHY_PHY_CON1
DECL|DDR_PHY_PHY_CON2_CA_CAL_MODE_MASK|macro|DDR_PHY_PHY_CON2_CA_CAL_MODE_MASK
DECL|DDR_PHY_PHY_CON2_CA_CAL_MODE_SHIFT|macro|DDR_PHY_PHY_CON2_CA_CAL_MODE_SHIFT
DECL|DDR_PHY_PHY_CON2_GATE_CAL_MODE_MASK|macro|DDR_PHY_PHY_CON2_GATE_CAL_MODE_MASK
DECL|DDR_PHY_PHY_CON2_GATE_CAL_MODE_SHIFT|macro|DDR_PHY_PHY_CON2_GATE_CAL_MODE_SHIFT
DECL|DDR_PHY_PHY_CON2_RDDESKEW_CLEAR_MASK|macro|DDR_PHY_PHY_CON2_RDDESKEW_CLEAR_MASK
DECL|DDR_PHY_PHY_CON2_RDDESKEW_CLEAR_SHIFT|macro|DDR_PHY_PHY_CON2_RDDESKEW_CLEAR_SHIFT
DECL|DDR_PHY_PHY_CON2_REG|macro|DDR_PHY_PHY_CON2_REG
DECL|DDR_PHY_PHY_CON2_WRDESKEW_CLEAR_MASK|macro|DDR_PHY_PHY_CON2_WRDESKEW_CLEAR_MASK
DECL|DDR_PHY_PHY_CON2_WRDESKEW_CLEAR_SHIFT|macro|DDR_PHY_PHY_CON2_WRDESKEW_CLEAR_SHIFT
DECL|DDR_PHY_PHY_CON2|macro|DDR_PHY_PHY_CON2
DECL|DDR_PHY_PHY_CON3_REG_MODE_MASK|macro|DDR_PHY_PHY_CON3_REG_MODE_MASK
DECL|DDR_PHY_PHY_CON3_REG_MODE_SHIFT|macro|DDR_PHY_PHY_CON3_REG_MODE_SHIFT
DECL|DDR_PHY_PHY_CON3_REG_MODE|macro|DDR_PHY_PHY_CON3_REG_MODE
DECL|DDR_PHY_PHY_CON3_REG|macro|DDR_PHY_PHY_CON3_REG
DECL|DDR_PHY_PHY_CON3_WL_CAL_MODE_MASK|macro|DDR_PHY_PHY_CON3_WL_CAL_MODE_MASK
DECL|DDR_PHY_PHY_CON3_WL_CAL_MODE_SHIFT|macro|DDR_PHY_PHY_CON3_WL_CAL_MODE_SHIFT
DECL|DDR_PHY_PHY_CON3_WL_CAL_RESP_MASK|macro|DDR_PHY_PHY_CON3_WL_CAL_RESP_MASK
DECL|DDR_PHY_PHY_CON3_WL_CAL_RESP_SHIFT|macro|DDR_PHY_PHY_CON3_WL_CAL_RESP_SHIFT
DECL|DDR_PHY_PHY_CON3_WL_CAL_START_MASK|macro|DDR_PHY_PHY_CON3_WL_CAL_START_MASK
DECL|DDR_PHY_PHY_CON3_WL_CAL_START_SHIFT|macro|DDR_PHY_PHY_CON3_WL_CAL_START_SHIFT
DECL|DDR_PHY_PHY_CON3_WRLVL_RESP_MASK|macro|DDR_PHY_PHY_CON3_WRLVL_RESP_MASK
DECL|DDR_PHY_PHY_CON3_WRLVL_RESP_SHIFT|macro|DDR_PHY_PHY_CON3_WRLVL_RESP_SHIFT
DECL|DDR_PHY_PHY_CON3_WRLVL_START_MASK|macro|DDR_PHY_PHY_CON3_WRLVL_START_MASK
DECL|DDR_PHY_PHY_CON3_WRLVL_START_SHIFT|macro|DDR_PHY_PHY_CON3_WRLVL_START_SHIFT
DECL|DDR_PHY_PHY_CON3|macro|DDR_PHY_PHY_CON3
DECL|DDR_PHY_PHY_CON4_CTRL_BSTLEN_MASK|macro|DDR_PHY_PHY_CON4_CTRL_BSTLEN_MASK
DECL|DDR_PHY_PHY_CON4_CTRL_BSTLEN_SHIFT|macro|DDR_PHY_PHY_CON4_CTRL_BSTLEN_SHIFT
DECL|DDR_PHY_PHY_CON4_CTRL_BSTLEN|macro|DDR_PHY_PHY_CON4_CTRL_BSTLEN
DECL|DDR_PHY_PHY_CON4_CTRL_RDLAT_MASK|macro|DDR_PHY_PHY_CON4_CTRL_RDLAT_MASK
DECL|DDR_PHY_PHY_CON4_CTRL_RDLAT_SHIFT|macro|DDR_PHY_PHY_CON4_CTRL_RDLAT_SHIFT
DECL|DDR_PHY_PHY_CON4_CTRL_RDLAT|macro|DDR_PHY_PHY_CON4_CTRL_RDLAT
DECL|DDR_PHY_PHY_CON4_CTRL_WRLAT_MASK|macro|DDR_PHY_PHY_CON4_CTRL_WRLAT_MASK
DECL|DDR_PHY_PHY_CON4_CTRL_WRLAT_SHIFT|macro|DDR_PHY_PHY_CON4_CTRL_WRLAT_SHIFT
DECL|DDR_PHY_PHY_CON4_CTRL_WRLAT|macro|DDR_PHY_PHY_CON4_CTRL_WRLAT
DECL|DDR_PHY_PHY_CON4_REG|macro|DDR_PHY_PHY_CON4_REG
DECL|DDR_PHY_PHY_CON4|macro|DDR_PHY_PHY_CON4
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_0_MASK|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_0_MASK
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_0_SHIFT|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_0_SHIFT
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_0|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_0
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_1_MASK|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_1_MASK
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_1_SHIFT|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_1_SHIFT
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_1|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS1_1
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS2_MASK|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS2_MASK
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS2_SHIFT|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS2_SHIFT
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS2|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS2
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS3_MASK|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS3_MASK
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS3_SHIFT|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS3_SHIFT
DECL|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS3|macro|DDR_PHY_PHY_CON5_CTRL_WRLAT_PLUS3
DECL|DDR_PHY_PHY_CON5_REG|macro|DDR_PHY_PHY_CON5_REG
DECL|DDR_PHY_PHY_CON5|macro|DDR_PHY_PHY_CON5
DECL|DDR_PHY_RDATA0_DQ_IO_RD0_MASK|macro|DDR_PHY_RDATA0_DQ_IO_RD0_MASK
DECL|DDR_PHY_RDATA0_DQ_IO_RD0_SHIFT|macro|DDR_PHY_RDATA0_DQ_IO_RD0_SHIFT
DECL|DDR_PHY_RDATA0_DQ_IO_RD0|macro|DDR_PHY_RDATA0_DQ_IO_RD0
DECL|DDR_PHY_RDATA0_DQ_IO_RD1_MASK|macro|DDR_PHY_RDATA0_DQ_IO_RD1_MASK
DECL|DDR_PHY_RDATA0_DQ_IO_RD1_SHIFT|macro|DDR_PHY_RDATA0_DQ_IO_RD1_SHIFT
DECL|DDR_PHY_RDATA0_DQ_IO_RD1|macro|DDR_PHY_RDATA0_DQ_IO_RD1
DECL|DDR_PHY_RDATA0_DQ_IO_RD2_MASK|macro|DDR_PHY_RDATA0_DQ_IO_RD2_MASK
DECL|DDR_PHY_RDATA0_DQ_IO_RD2_SHIFT|macro|DDR_PHY_RDATA0_DQ_IO_RD2_SHIFT
DECL|DDR_PHY_RDATA0_DQ_IO_RD2|macro|DDR_PHY_RDATA0_DQ_IO_RD2
DECL|DDR_PHY_RDATA0_DQ_IO_RD3_MASK|macro|DDR_PHY_RDATA0_DQ_IO_RD3_MASK
DECL|DDR_PHY_RDATA0_DQ_IO_RD3_SHIFT|macro|DDR_PHY_RDATA0_DQ_IO_RD3_SHIFT
DECL|DDR_PHY_RDATA0_DQ_IO_RD3|macro|DDR_PHY_RDATA0_DQ_IO_RD3
DECL|DDR_PHY_RDATA0_REG|macro|DDR_PHY_RDATA0_REG
DECL|DDR_PHY_RDATA0|macro|DDR_PHY_RDATA0
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW0_MASK|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW0_MASK
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW0_SHIFT|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW0_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW0|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW0
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW1_MASK|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW1_MASK
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW1_SHIFT|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW1_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW1|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW1
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW2_MASK|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW2_MASK
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW2_SHIFT|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW2_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW2|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW2
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW3_MASK|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW3_MASK
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW3_SHIFT|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW3_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW3|macro|DDR_PHY_RD_DESKEW_CON0_RD0DESKEW3
DECL|DDR_PHY_RD_DESKEW_CON0_REG|macro|DDR_PHY_RD_DESKEW_CON0_REG
DECL|DDR_PHY_RD_DESKEW_CON0|macro|DDR_PHY_RD_DESKEW_CON0
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW0_MASK|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW0_MASK
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW0_SHIFT|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW0_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW0|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW0
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW1_MASK|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW1_MASK
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW1_SHIFT|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW1_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW1|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW1
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW2_MASK|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW2_MASK
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW2_SHIFT|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW2_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW2|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW2
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW3_MASK|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW3_MASK
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW3_SHIFT|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW3_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW3|macro|DDR_PHY_RD_DESKEW_CON12_RD4DESKEW3
DECL|DDR_PHY_RD_DESKEW_CON12_REG|macro|DDR_PHY_RD_DESKEW_CON12_REG
DECL|DDR_PHY_RD_DESKEW_CON12|macro|DDR_PHY_RD_DESKEW_CON12
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW0_MASK|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW0_MASK
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW0_SHIFT|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW0_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW0|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW0
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW1_MASK|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW1_MASK
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW1_SHIFT|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW1_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW1|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW1
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW2_MASK|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW2_MASK
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW2_SHIFT|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW2_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW2|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW2
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW3_MASK|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW3_MASK
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW3_SHIFT|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW3_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW3|macro|DDR_PHY_RD_DESKEW_CON15_RD5DESKEW3
DECL|DDR_PHY_RD_DESKEW_CON15_REG|macro|DDR_PHY_RD_DESKEW_CON15_REG
DECL|DDR_PHY_RD_DESKEW_CON15|macro|DDR_PHY_RD_DESKEW_CON15
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW0_MASK|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW0_MASK
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW0_SHIFT|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW0_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW0|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW0
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW1_MASK|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW1_MASK
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW1_SHIFT|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW1_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW1|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW1
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW2_MASK|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW2_MASK
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW2_SHIFT|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW2_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW2|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW2
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW3_MASK|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW3_MASK
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW3_SHIFT|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW3_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW3|macro|DDR_PHY_RD_DESKEW_CON18_RD6DESKEW3
DECL|DDR_PHY_RD_DESKEW_CON18_REG|macro|DDR_PHY_RD_DESKEW_CON18_REG
DECL|DDR_PHY_RD_DESKEW_CON18|macro|DDR_PHY_RD_DESKEW_CON18
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW0_MASK|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW0_MASK
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW0_SHIFT|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW0_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW0|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW0
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW1_MASK|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW1_MASK
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW1_SHIFT|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW1_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW1|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW1
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW2_MASK|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW2_MASK
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW2_SHIFT|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW2_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW2|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW2
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW3_MASK|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW3_MASK
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW3_SHIFT|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW3_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW3|macro|DDR_PHY_RD_DESKEW_CON21_RD7DESKEW3
DECL|DDR_PHY_RD_DESKEW_CON21_REG|macro|DDR_PHY_RD_DESKEW_CON21_REG
DECL|DDR_PHY_RD_DESKEW_CON21|macro|DDR_PHY_RD_DESKEW_CON21
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW0_MASK|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW0_MASK
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW0_SHIFT|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW0_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW0|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW0
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW1_MASK|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW1_MASK
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW1_SHIFT|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW1_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW1|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW1
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW2_MASK|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW2_MASK
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW2_SHIFT|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW2_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW2|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW2
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW3_MASK|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW3_MASK
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW3_SHIFT|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW3_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW3|macro|DDR_PHY_RD_DESKEW_CON3_RD1DESKEW3
DECL|DDR_PHY_RD_DESKEW_CON3_REG|macro|DDR_PHY_RD_DESKEW_CON3_REG
DECL|DDR_PHY_RD_DESKEW_CON3|macro|DDR_PHY_RD_DESKEW_CON3
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW0_MASK|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW0_MASK
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW0_SHIFT|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW0_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW0|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW0
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW1_MASK|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW1_MASK
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW1_SHIFT|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW1_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW1|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW1
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW2_MASK|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW2_MASK
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW2_SHIFT|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW2_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW2|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW2
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW3_MASK|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW3_MASK
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW3_SHIFT|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW3_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW3|macro|DDR_PHY_RD_DESKEW_CON6_RD2DESKEW3
DECL|DDR_PHY_RD_DESKEW_CON6_REG|macro|DDR_PHY_RD_DESKEW_CON6_REG
DECL|DDR_PHY_RD_DESKEW_CON6|macro|DDR_PHY_RD_DESKEW_CON6
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW0_MASK|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW0_MASK
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW0_SHIFT|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW0_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW0|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW0
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW1_MASK|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW1_MASK
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW1_SHIFT|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW1_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW1|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW1
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW2_MASK|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW2_MASK
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW2_SHIFT|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW2_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW2|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW2
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW3_MASK|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW3_MASK
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW3_SHIFT|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW3_SHIFT
DECL|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW3|macro|DDR_PHY_RD_DESKEW_CON9_RD3DESKEW3
DECL|DDR_PHY_RD_DESKEW_CON9_REG|macro|DDR_PHY_RD_DESKEW_CON9_REG
DECL|DDR_PHY_RD_DESKEW_CON9|macro|DDR_PHY_RD_DESKEW_CON9
DECL|DDR_PHY_RODT_CON0_CTRL_READ_DIS_MASK|macro|DDR_PHY_RODT_CON0_CTRL_READ_DIS_MASK
DECL|DDR_PHY_RODT_CON0_CTRL_READ_DIS_SHIFT|macro|DDR_PHY_RODT_CON0_CTRL_READ_DIS_SHIFT
DECL|DDR_PHY_RODT_CON0_REG|macro|DDR_PHY_RODT_CON0_REG
DECL|DDR_PHY_RODT_CON0|macro|DDR_PHY_RODT_CON0
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC0_MASK|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC0_MASK
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC0_SHIFT|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC0_SHIFT
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC0|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC0
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC1_MASK|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC1_MASK
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC1_SHIFT|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC1_SHIFT
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC1|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC1
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC2_MASK|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC2_MASK
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC2_SHIFT|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC2_SHIFT
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC2|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC2
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC3_MASK|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC3_MASK
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC3_SHIFT|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC3_SHIFT
DECL|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC3|macro|DDR_PHY_SHIFTC_CON0_CTRL_SHIFTC3
DECL|DDR_PHY_SHIFTC_CON0_REG|macro|DDR_PHY_SHIFTC_CON0_REG
DECL|DDR_PHY_SHIFTC_CON0|macro|DDR_PHY_SHIFTC_CON0
DECL|DDR_PHY_STAT0_REG|macro|DDR_PHY_STAT0_REG
DECL|DDR_PHY_STAT0_VERSION_INFO_MASK|macro|DDR_PHY_STAT0_VERSION_INFO_MASK
DECL|DDR_PHY_STAT0_VERSION_INFO_SHIFT|macro|DDR_PHY_STAT0_VERSION_INFO_SHIFT
DECL|DDR_PHY_STAT0_VERSION_INFO|macro|DDR_PHY_STAT0_VERSION_INFO
DECL|DDR_PHY_STAT0|macro|DDR_PHY_STAT0
DECL|DDR_PHY_Type|typedef|} DDR_PHY_Type, *DDR_PHY_MemMapPtr;
DECL|DDR_PHY_WR_DESKEW_CON0_REG|macro|DDR_PHY_WR_DESKEW_CON0_REG
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW0_MASK|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW0_MASK
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW0_SHIFT|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW0_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW0|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW0
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW1_MASK|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW1_MASK
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW1_SHIFT|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW1_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW1|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW1
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW2_MASK|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW2_MASK
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW2_SHIFT|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW2_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW2|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW2
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW3_MASK|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW3_MASK
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW3_SHIFT|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW3_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW3|macro|DDR_PHY_WR_DESKEW_CON0_WR0DESKEW3
DECL|DDR_PHY_WR_DESKEW_CON0|macro|DDR_PHY_WR_DESKEW_CON0
DECL|DDR_PHY_WR_DESKEW_CON12_REG|macro|DDR_PHY_WR_DESKEW_CON12_REG
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW0_MASK|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW0_MASK
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW0_SHIFT|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW0_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW0|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW0
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW1_MASK|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW1_MASK
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW1_SHIFT|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW1_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW1|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW1
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW2_MASK|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW2_MASK
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW2_SHIFT|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW2_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW2|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW2
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW3_MASK|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW3_MASK
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW3_SHIFT|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW3_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW3|macro|DDR_PHY_WR_DESKEW_CON12_WR4DESKEW3
DECL|DDR_PHY_WR_DESKEW_CON12|macro|DDR_PHY_WR_DESKEW_CON12
DECL|DDR_PHY_WR_DESKEW_CON15_REG|macro|DDR_PHY_WR_DESKEW_CON15_REG
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW0_MASK|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW0_MASK
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW0_SHIFT|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW0_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW0|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW0
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW1_MASK|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW1_MASK
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW1_SHIFT|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW1_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW1|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW1
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW2_MASK|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW2_MASK
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW2_SHIFT|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW2_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW2|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW2
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW3_MASK|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW3_MASK
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW3_SHIFT|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW3_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW3|macro|DDR_PHY_WR_DESKEW_CON15_WR5DESKEW3
DECL|DDR_PHY_WR_DESKEW_CON15|macro|DDR_PHY_WR_DESKEW_CON15
DECL|DDR_PHY_WR_DESKEW_CON18_RD6DESKEW0_MASK|macro|DDR_PHY_WR_DESKEW_CON18_RD6DESKEW0_MASK
DECL|DDR_PHY_WR_DESKEW_CON18_RD6DESKEW0_SHIFT|macro|DDR_PHY_WR_DESKEW_CON18_RD6DESKEW0_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON18_RD6DESKEW0|macro|DDR_PHY_WR_DESKEW_CON18_RD6DESKEW0
DECL|DDR_PHY_WR_DESKEW_CON18_REG|macro|DDR_PHY_WR_DESKEW_CON18_REG
DECL|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW1_MASK|macro|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW1_MASK
DECL|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW1_SHIFT|macro|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW1_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW1|macro|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW1
DECL|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW2_MASK|macro|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW2_MASK
DECL|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW2_SHIFT|macro|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW2_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW2|macro|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW2
DECL|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW3_MASK|macro|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW3_MASK
DECL|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW3_SHIFT|macro|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW3_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW3|macro|DDR_PHY_WR_DESKEW_CON18_WR6DESKEW3
DECL|DDR_PHY_WR_DESKEW_CON18|macro|DDR_PHY_WR_DESKEW_CON18
DECL|DDR_PHY_WR_DESKEW_CON21_REG|macro|DDR_PHY_WR_DESKEW_CON21_REG
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW0_MASK|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW0_MASK
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW0_SHIFT|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW0_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW0|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW0
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW1_MASK|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW1_MASK
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW1_SHIFT|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW1_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW1|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW1
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW2_MASK|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW2_MASK
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW2_SHIFT|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW2_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW2|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW2
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW3_MASK|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW3_MASK
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW3_SHIFT|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW3_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW3|macro|DDR_PHY_WR_DESKEW_CON21_WR7DESKEW3
DECL|DDR_PHY_WR_DESKEW_CON21|macro|DDR_PHY_WR_DESKEW_CON21
DECL|DDR_PHY_WR_DESKEW_CON3_REG|macro|DDR_PHY_WR_DESKEW_CON3_REG
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW0_MASK|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW0_MASK
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW0_SHIFT|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW0_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW0|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW0
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW1_MASK|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW1_MASK
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW1_SHIFT|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW1_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW1|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW1
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW2_MASK|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW2_MASK
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW2_SHIFT|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW2_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW2|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW2
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW3_MASK|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW3_MASK
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW3_SHIFT|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW3_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW3|macro|DDR_PHY_WR_DESKEW_CON3_WR1DESKEW3
DECL|DDR_PHY_WR_DESKEW_CON3|macro|DDR_PHY_WR_DESKEW_CON3
DECL|DDR_PHY_WR_DESKEW_CON6_REG|macro|DDR_PHY_WR_DESKEW_CON6_REG
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW0_MASK|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW0_MASK
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW0_SHIFT|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW0_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW0|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW0
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW1_MASK|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW1_MASK
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW1_SHIFT|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW1_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW1|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW1
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW2_MASK|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW2_MASK
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW2_SHIFT|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW2_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW2|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW2
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW3_MASK|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW3_MASK
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW3_SHIFT|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW3_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW3|macro|DDR_PHY_WR_DESKEW_CON6_WR2DESKEW3
DECL|DDR_PHY_WR_DESKEW_CON6|macro|DDR_PHY_WR_DESKEW_CON6
DECL|DDR_PHY_WR_DESKEW_CON9_REG|macro|DDR_PHY_WR_DESKEW_CON9_REG
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW0_MASK|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW0_MASK
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW0_SHIFT|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW0_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW0|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW0
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW1_MASK|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW1_MASK
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW1_SHIFT|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW1_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW1|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW1
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW2_MASK|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW2_MASK
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW2_SHIFT|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW2_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW2|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW2
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW3_MASK|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW3_MASK
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW3_SHIFT|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW3_SHIFT
DECL|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW3|macro|DDR_PHY_WR_DESKEW_CON9_WR3DESKEW3
DECL|DDR_PHY_WR_DESKEW_CON9|macro|DDR_PHY_WR_DESKEW_CON9
DECL|DDR_PHY_ZQ_CON0_REG|macro|DDR_PHY_ZQ_CON0_REG
DECL|DDR_PHY_ZQ_CON0_ZQ_AUTO_EN_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_AUTO_EN_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_AUTO_EN_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_AUTO_EN_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_CLK_DIV_EN_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_CLK_DIV_EN_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_CLK_DIV_EN_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_CLK_DIV_EN_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_CLK_EN_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_CLK_EN_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_CLK_EN_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_CLK_EN_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPN_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPN_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPN_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPN_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPN|macro|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPN
DECL|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPP_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPP_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPP_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPP_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPP|macro|DDR_PHY_ZQ_CON0_ZQ_FORCE_IMPP
DECL|DDR_PHY_ZQ_CON0_ZQ_MANUAL_MODE_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_MANUAL_MODE_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_MANUAL_MODE_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_MANUAL_MODE_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_MANUAL_MODE|macro|DDR_PHY_ZQ_CON0_ZQ_MANUAL_MODE
DECL|DDR_PHY_ZQ_CON0_ZQ_MANUAL_STR_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_MANUAL_STR_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_MANUAL_STR_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_MANUAL_STR_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_MODE_DDS_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_MODE_DDS_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_MODE_DDS_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_MODE_DDS_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_MODE_DDS|macro|DDR_PHY_ZQ_CON0_ZQ_MODE_DDS
DECL|DDR_PHY_ZQ_CON0_ZQ_MODE_NOTERM_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_MODE_NOTERM_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_MODE_NOTERM_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_MODE_NOTERM_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_MODE_TERM_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_MODE_TERM_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_MODE_TERM_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_MODE_TERM_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_MODE_TERM|macro|DDR_PHY_ZQ_CON0_ZQ_MODE_TERM
DECL|DDR_PHY_ZQ_CON0_ZQ_RGDDR3_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_RGDDR3_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_RGDDR3_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_RGDDR3_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_UDT_DLY_MASK|macro|DDR_PHY_ZQ_CON0_ZQ_UDT_DLY_MASK
DECL|DDR_PHY_ZQ_CON0_ZQ_UDT_DLY_SHIFT|macro|DDR_PHY_ZQ_CON0_ZQ_UDT_DLY_SHIFT
DECL|DDR_PHY_ZQ_CON0_ZQ_UDT_DLY|macro|DDR_PHY_ZQ_CON0_ZQ_UDT_DLY
DECL|DDR_PHY_ZQ_CON0|macro|DDR_PHY_ZQ_CON0
DECL|DDR_PHY_ZQ_CON1_REG|macro|DDR_PHY_ZQ_CON1_REG
DECL|DDR_PHY_ZQ_CON1_ZQ_DONE_MASK|macro|DDR_PHY_ZQ_CON1_ZQ_DONE_MASK
DECL|DDR_PHY_ZQ_CON1_ZQ_DONE_SHIFT|macro|DDR_PHY_ZQ_CON1_ZQ_DONE_SHIFT
DECL|DDR_PHY_ZQ_CON1_ZQ_ERROR_MASK|macro|DDR_PHY_ZQ_CON1_ZQ_ERROR_MASK
DECL|DDR_PHY_ZQ_CON1_ZQ_ERROR_SHIFT|macro|DDR_PHY_ZQ_CON1_ZQ_ERROR_SHIFT
DECL|DDR_PHY_ZQ_CON1_ZQ_NMON_MASK|macro|DDR_PHY_ZQ_CON1_ZQ_NMON_MASK
DECL|DDR_PHY_ZQ_CON1_ZQ_NMON_SHIFT|macro|DDR_PHY_ZQ_CON1_ZQ_NMON_SHIFT
DECL|DDR_PHY_ZQ_CON1_ZQ_NMON|macro|DDR_PHY_ZQ_CON1_ZQ_NMON
DECL|DDR_PHY_ZQ_CON1_ZQ_PENDING_MASK|macro|DDR_PHY_ZQ_CON1_ZQ_PENDING_MASK
DECL|DDR_PHY_ZQ_CON1_ZQ_PENDING_SHIFT|macro|DDR_PHY_ZQ_CON1_ZQ_PENDING_SHIFT
DECL|DDR_PHY_ZQ_CON1_ZQ_PMON_MASK|macro|DDR_PHY_ZQ_CON1_ZQ_PMON_MASK
DECL|DDR_PHY_ZQ_CON1_ZQ_PMON_SHIFT|macro|DDR_PHY_ZQ_CON1_ZQ_PMON_SHIFT
DECL|DDR_PHY_ZQ_CON1_ZQ_PMON|macro|DDR_PHY_ZQ_CON1_ZQ_PMON
DECL|DDR_PHY_ZQ_CON1|macro|DDR_PHY_ZQ_CON1
DECL|DDR_PHY_ZQ_CON2_CTRL_ZQ_CLK_DIV_MASK|macro|DDR_PHY_ZQ_CON2_CTRL_ZQ_CLK_DIV_MASK
DECL|DDR_PHY_ZQ_CON2_CTRL_ZQ_CLK_DIV_SHIFT|macro|DDR_PHY_ZQ_CON2_CTRL_ZQ_CLK_DIV_SHIFT
DECL|DDR_PHY_ZQ_CON2_CTRL_ZQ_CLK_DIV|macro|DDR_PHY_ZQ_CON2_CTRL_ZQ_CLK_DIV
DECL|DDR_PHY_ZQ_CON2_REG|macro|DDR_PHY_ZQ_CON2_REG
DECL|DDR_PHY_ZQ_CON2|macro|DDR_PHY_ZQ_CON2
DECL|DDR_PHY|macro|DDR_PHY
DECL|DEADTIME|member|__IO uint32_t DEADTIME; /**< Deadtime Insertion Control, offset: 0x68 */
DECL|DEBUG0_CLR|member|__IO uint32_t DEBUG0_CLR; /**< Hardware BCH ECC Debug Register0, offset: 0x108 */
DECL|DEBUG0_SET|member|__IO uint32_t DEBUG0_SET; /**< Hardware BCH ECC Debug Register0, offset: 0x104 */
DECL|DEBUG0_TOG|member|__IO uint32_t DEBUG0_TOG; /**< Hardware BCH ECC Debug Register0, offset: 0x10C */
DECL|DEBUG0|member|__I uint32_t DEBUG0; /**< LCD Interface Debug0 Register, offset: 0x1D0 */
DECL|DEBUG0|member|__IO uint32_t DEBUG0; /**< Hardware BCH ECC Debug Register0, offset: 0x100 */
DECL|DEBUG1_CLR|member|__IO uint32_t DEBUG1_CLR; /**< Hardware BCH ECC Debug Register 1 , offset: 0x178 */
DECL|DEBUG1_SET|member|__IO uint32_t DEBUG1_SET; /**< Hardware BCH ECC Debug Register 1 , offset: 0x174 */
DECL|DEBUG1_TOG|member|__IO uint32_t DEBUG1_TOG; /**< Hardware BCH ECC Debug Register 1 , offset: 0x17C */
DECL|DEBUG1|member|__I uint32_t DEBUG1; /**< LCD Interface Debug1 Register, offset: 0x1E0 */
DECL|DEBUG1|member|__IO uint32_t DEBUG1; /**< Hardware BCH ECC Debug Register 1 , offset: 0x170 */
DECL|DEBUG2|member|__I uint32_t DEBUG2; /**< LCD Interface Debug2 Register, offset: 0x1F0 */
DECL|DEBUG2|member|__IO uint32_t DEBUG2; /**< GPMI Debug2 Information Register Description, offset: 0xE0 */
DECL|DEBUG3|member|__I uint32_t DEBUG3; /**< GPMI Debug3 Information Register Description, offset: 0xF0 */
DECL|DEBUG3|member|__IO uint32_t DEBUG3; /**< eLCDIF Interface Debug3 Register, offset: 0x270 */
DECL|DEBUG4|member|__IO uint32_t DEBUG4; /**< LCD Interface Debug4 , offset: 0x280 */
DECL|DEBUG5|member|__IO uint32_t DEBUG5; /**< LCD Interface Debug5 , offset: 0x290 */
DECL|DEBUG_ADDR1|member|__I uint32_t DEBUG_ADDR1; /**< DEBUG ADDR1, offset: 0x128 */
DECL|DEBUG_ADDR2|member|__I uint32_t DEBUG_ADDR2; /**< DEBUG ADDR2, offset: 0x12C */
DECL|DEBUG|member|__I uint32_t DEBUG; /**< GPMI Debug Information Register Description, offset: 0xC0 */
DECL|DEBUG|member|__IO uint32_t DEBUG; /**< AHB to APBH DMA Debug Register, offset: 0x60 */
DECL|DERATEEN|member|__IO uint32_t DERATEEN; /**< Temperature Derate Enable Register, offset: 0x20 */
DECL|DERATEINT|member|__IO uint32_t DERATEINT; /**< Temperature Derate Interval Register, offset: 0x24 */
DECL|DEVICEADDR|member|__IO uint32_t DEVICEADDR; /**< Device Address,offset: 0x154 */
DECL|DEVSEL|member|__IO uint32_t DEVSEL; /**< AHB to APBH DMA Device Assignment Register, offset: 0x40 */
DECL|DFILPCFG0|member|__IO uint32_t DFILPCFG0; /**< DFI Low Power Configuration Register 0, offset: 0x198 */
DECL|DFIMISC|member|__IO uint32_t DFIMISC; /**< DFI Miscellaneous Control Register, offset: 0x1B0 */
DECL|DFITMG0|member|__IO uint32_t DFITMG0; /**< DFI Timing Register 0, offset: 0x190 */
DECL|DFITMG1|member|__IO uint32_t DFITMG1; /**< DFI Timing Register 1, offset: 0x194 */
DECL|DFIUPD0|member|__IO uint32_t DFIUPD0; /**< DFI Update Register 0, offset: 0x1A0 */
DECL|DFIUPD1|member|__IO uint32_t DFIUPD1; /**< DFI Update Register 1, offset: 0x1A4 */
DECL|DFIUPD2|member|__IO uint32_t DFIUPD2; /**< DFI Update Register 2, offset: 0x1A8 */
DECL|DFIUPD3|member|__IO uint32_t DFIUPD3; /**< DFI Update Register 3, offset: 0x1AC */
DECL|DIVISOR|member|__IO uint32_t DIVISOR; /**< SIM Divisor Register, offset: 0x5C */
DECL|DLL_CTRL|member|__IO uint32_t DLL_CTRL; /**< DLL (Delay Line) Control, offset: 0x60 */
DECL|DLL_STATUS|member|__I uint32_t DLL_STATUS; /**< DLL Status, offset: 0x64 */
DECL|DMACFG|member|__IO uint32_t DMACFG[2]; /**< DMA Class Based Configuration, array offset: 0x1D8, array step: 0x4 */
DECL|DMAREG|member|__IO uint32_t DMAREG; /**< DMA Control Register, offset: 0x14 */
DECL|DMA_BURST_SIZE|member|__IO uint32_t DMA_BURST_SIZE; /**< AHB to APBH DMA burst size, offset: 0x50 */
DECL|DMA_FIFO_DAT|member|__IO uint32_t DMA_FIFO_DAT; /**< DMA FIFO Data, offset: 0x120 */
DECL|DMA_FIFO|member|__IO uint32_t DMA_FIFO; /**< DMA FIFO, offset: 0xA0 */
DECL|DM_DESKEW_CON|member|__IO uint32_t DM_DESKEW_CON; /**< , offset: 0x250 */
DECL|DPHY_BCTRL_H|member|__IO uint32_t DPHY_BCTRL_H; /**< D-PHY Master and Slave Control register high, offset: 0x34 */
DECL|DPHY_BCTRL_L|member|__IO uint32_t DPHY_BCTRL_L; /**< D-PHY Master and Slave Control register low, offset: 0x30 */
DECL|DPHY_CMN_CTRL|member|__IO uint32_t DPHY_CMN_CTRL; /**< D-PHY Common Control, offset: 0x24 */
DECL|DPHY_SCTRL_H|member|__IO uint32_t DPHY_SCTRL_H; /**< D-PHY Slave Control register high, offset: 0x3C */
DECL|DPHY_SCTRL_L|member|__IO uint32_t DPHY_SCTRL_L; /**< D-PHY Slave Control register low, offset: 0x38 */
DECL|DPHY_STATUS|member|__IO uint32_t DPHY_STATUS; /**< D-PHY Status, offset: 0x20 */
DECL|DRAMTMG0|member|__IO uint32_t DRAMTMG0; /**< SDRAM Timing Register 0, offset: 0x100 */
DECL|DRAMTMG1|member|__IO uint32_t DRAMTMG1; /**< SDRAM Timing Register 1, offset: 0x104 */
DECL|DRAMTMG2|member|__IO uint32_t DRAMTMG2; /**< SDRAM Timing Register 2, offset: 0x108 */
DECL|DRAMTMG3|member|__IO uint32_t DRAMTMG3; /**< SDRAM Timing Register 3, offset: 0x10C */
DECL|DRAMTMG4|member|__IO uint32_t DRAMTMG4; /**< SDRAM Timing Register 4, offset: 0x110 */
DECL|DRAMTMG5|member|__IO uint32_t DRAMTMG5; /**< SDRAM Timing Register5, offset: 0x114 */
DECL|DRAMTMG6|member|__IO uint32_t DRAMTMG6; /**< SDRAM Timing Register 6, offset: 0x118 */
DECL|DRAMTMG7|member|__IO uint32_t DRAMTMG7; /**< SDRAM Timing Register 7, offset: 0x11C */
DECL|DRAMTMG8|member|__IO uint32_t DRAMTMG8; /**< SDRAM Timing Register 8, offset: 0x120 */
DECL|DRVDS_CON0|member|__IO uint32_t DRVDS_CON0; /**< , offset: 0x9C */
DECL|DR|member|__IO uint32_t DR; /**< GPIO data register, offset: 0x0 */
DECL|DSPOVR|member|__IO uint32_t DSPOVR; /**< Channel BP Override, offset: 0x14 */
DECL|DSR|member|__I uint32_t DSR; /**< DLL Status Register, offset: 0x98 */
DECL|DS_ADDR|member|__IO uint32_t DS_ADDR; /**< DMA System Address, offset: 0x0 */
DECL|DVICTRL0|member|__IO uint32_t DVICTRL0; /**< Digital Video Interface Control0 Register, offset: 0xC0 */
DECL|DVICTRL1|member|__IO uint32_t DVICTRL1; /**< Digital Video Interface Control1 Register, offset: 0xD0 */
DECL|DVICTRL2|member|__IO uint32_t DVICTRL2; /**< Digital Video Interface Control2 Register, offset: 0xE0 */
DECL|DVICTRL3|member|__IO uint32_t DVICTRL3; /**< Digital Video Interface Control3 Register, offset: 0xF0 */
DECL|DVICTRL4|member|__IO uint32_t DVICTRL4; /**< Digital Video Interface Control4 Register, offset: 0x100 */
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /**< Cortex-M4 Debug Monitor Interrupt */
DECL|EAR|member|__IO uint32_t EAR; /**< Error Address Register, offset: 0xA0 */
DECL|ECCCOUNT|member|__IO uint32_t ECCCOUNT; /**< GPMI Integrated ECC Transfer Count Register Description, offset: 0x30 */
DECL|ECCCTRL_CLR|member|__IO uint32_t ECCCTRL_CLR; /**< GPMI Integrated ECC Control Register Description, offset: 0x28 */
DECL|ECCCTRL_SET|member|__IO uint32_t ECCCTRL_SET; /**< GPMI Integrated ECC Control Register Description, offset: 0x24 */
DECL|ECCCTRL_TOG|member|__IO uint32_t ECCCTRL_TOG; /**< GPMI Integrated ECC Control Register Description, offset: 0x2C */
DECL|ECCCTRL|member|__IO uint32_t ECCCTRL; /**< GPMI Integrated ECC Control Register Description, offset: 0x20 */
DECL|ECR|member|__IO uint32_t ECR; /**< Error Counter Register, offset: 0x1C */
DECL|ECR|member|__IO uint32_t ECR; /**< Ethernet Control Register, offset: 0x24 */
DECL|ECSPI1_BASE_PTR|macro|ECSPI1_BASE_PTR
DECL|ECSPI1_BASE|macro|ECSPI1_BASE
DECL|ECSPI1_CONFIGREG|macro|ECSPI1_CONFIGREG
DECL|ECSPI1_CONREG|macro|ECSPI1_CONREG
DECL|ECSPI1_DMAREG|macro|ECSPI1_DMAREG
DECL|ECSPI1_INTREG|macro|ECSPI1_INTREG
DECL|ECSPI1_MISO_SELECT_INPUT|member|__IO uint32_t ECSPI1_MISO_SELECT_INPUT; /**< ECSPI1_MISO_SELECT_INPUT DAISY Register, offset: 0x528 */
DECL|ECSPI1_MOSI_SELECT_INPUT|member|__IO uint32_t ECSPI1_MOSI_SELECT_INPUT; /**< ECSPI1_MOSI_SELECT_INPUT DAISY Register, offset: 0x52C */
DECL|ECSPI1_MSGDATA|macro|ECSPI1_MSGDATA
DECL|ECSPI1_PERIODREG|macro|ECSPI1_PERIODREG
DECL|ECSPI1_RXDATA|macro|ECSPI1_RXDATA
DECL|ECSPI1_SCLK_SELECT_INPUT|member|__IO uint32_t ECSPI1_SCLK_SELECT_INPUT; /**< ECSPI1_SCLK_SELECT_INPUT DAISY Register, offset: 0x524 */
DECL|ECSPI1_SS0_B_SELECT_INPUT|member|__IO uint32_t ECSPI1_SS0_B_SELECT_INPUT; /**< ECSPI1_SS0_B_SELECT_INPUT DAISY Register, offset: 0x530 */
DECL|ECSPI1_STATREG|macro|ECSPI1_STATREG
DECL|ECSPI1_TESTREG|macro|ECSPI1_TESTREG
DECL|ECSPI1_TXDATA|macro|ECSPI1_TXDATA
DECL|ECSPI1|macro|ECSPI1
DECL|ECSPI2_BASE_PTR|macro|ECSPI2_BASE_PTR
DECL|ECSPI2_BASE|macro|ECSPI2_BASE
DECL|ECSPI2_CONFIGREG|macro|ECSPI2_CONFIGREG
DECL|ECSPI2_CONREG|macro|ECSPI2_CONREG
DECL|ECSPI2_DMAREG|macro|ECSPI2_DMAREG
DECL|ECSPI2_INTREG|macro|ECSPI2_INTREG
DECL|ECSPI2_MISO_SELECT_INPUT|member|__IO uint32_t ECSPI2_MISO_SELECT_INPUT; /**< ECSPI2_MISO_SELECT_INPUT DAISY Register, offset: 0x538 */
DECL|ECSPI2_MOSI_SELECT_INPUT|member|__IO uint32_t ECSPI2_MOSI_SELECT_INPUT; /**< ECSPI2_MOSI_SELECT_INPUT DAISY Register, offset: 0x53C */
DECL|ECSPI2_MSGDATA|macro|ECSPI2_MSGDATA
DECL|ECSPI2_PERIODREG|macro|ECSPI2_PERIODREG
DECL|ECSPI2_RXDATA|macro|ECSPI2_RXDATA
DECL|ECSPI2_SCLK_SELECT_INPUT|member|__IO uint32_t ECSPI2_SCLK_SELECT_INPUT; /**< ECSPI2_SCLK_SELECT_INPUT DAISY Register, offset: 0x534 */
DECL|ECSPI2_SS0_B_SELECT_INPUT|member|__IO uint32_t ECSPI2_SS0_B_SELECT_INPUT; /**< ECSPI2_SS0_B_SELECT_INPUT DAISY Register, offset: 0x540 */
DECL|ECSPI2_STATREG|macro|ECSPI2_STATREG
DECL|ECSPI2_TESTREG|macro|ECSPI2_TESTREG
DECL|ECSPI2_TXDATA|macro|ECSPI2_TXDATA
DECL|ECSPI2|macro|ECSPI2
DECL|ECSPI3_BASE_PTR|macro|ECSPI3_BASE_PTR
DECL|ECSPI3_BASE|macro|ECSPI3_BASE
DECL|ECSPI3_CONFIGREG|macro|ECSPI3_CONFIGREG
DECL|ECSPI3_CONREG|macro|ECSPI3_CONREG
DECL|ECSPI3_DMAREG|macro|ECSPI3_DMAREG
DECL|ECSPI3_INTREG|macro|ECSPI3_INTREG
DECL|ECSPI3_MISO_SELECT_INPUT|member|__IO uint32_t ECSPI3_MISO_SELECT_INPUT; /**< ECSPI3_MISO_SELECT_INPUT DAISY Register, offset: 0x548 */
DECL|ECSPI3_MOSI_SELECT_INPUT|member|__IO uint32_t ECSPI3_MOSI_SELECT_INPUT; /**< ECSPI3_MOSI_SELECT_INPUT DAISY Register, offset: 0x54C */
DECL|ECSPI3_MSGDATA|macro|ECSPI3_MSGDATA
DECL|ECSPI3_PERIODREG|macro|ECSPI3_PERIODREG
DECL|ECSPI3_RXDATA|macro|ECSPI3_RXDATA
DECL|ECSPI3_SCLK_SELECT_INPUT|member|__IO uint32_t ECSPI3_SCLK_SELECT_INPUT; /**< ECSPI3_SCLK_SELECT_INPUT DAISY Register, offset: 0x544 */
DECL|ECSPI3_SS0_B_SELECT_INPUT|member|__IO uint32_t ECSPI3_SS0_B_SELECT_INPUT; /**< ECSPI3_SS0_B_SELECT_INPUT DAISY Register, offset: 0x550 */
DECL|ECSPI3_STATREG|macro|ECSPI3_STATREG
DECL|ECSPI3_TESTREG|macro|ECSPI3_TESTREG
DECL|ECSPI3_TXDATA|macro|ECSPI3_TXDATA
DECL|ECSPI3|macro|ECSPI3
DECL|ECSPI4_BASE_PTR|macro|ECSPI4_BASE_PTR
DECL|ECSPI4_BASE|macro|ECSPI4_BASE
DECL|ECSPI4_CONFIGREG|macro|ECSPI4_CONFIGREG
DECL|ECSPI4_CONREG|macro|ECSPI4_CONREG
DECL|ECSPI4_DMAREG|macro|ECSPI4_DMAREG
DECL|ECSPI4_INTREG|macro|ECSPI4_INTREG
DECL|ECSPI4_MISO_SELECT_INPUT|member|__IO uint32_t ECSPI4_MISO_SELECT_INPUT; /**< ECSPI4_MISO_SELECT_INPUT DAISY Register, offset: 0x558 */
DECL|ECSPI4_MOSI_SELECT_INPUT|member|__IO uint32_t ECSPI4_MOSI_SELECT_INPUT; /**< ECSPI4_MOSI_SELECT_INPUT DAISY Register, offset: 0x55C */
DECL|ECSPI4_MSGDATA|macro|ECSPI4_MSGDATA
DECL|ECSPI4_PERIODREG|macro|ECSPI4_PERIODREG
DECL|ECSPI4_RXDATA|macro|ECSPI4_RXDATA
DECL|ECSPI4_SCLK_SELECT_INPUT|member|__IO uint32_t ECSPI4_SCLK_SELECT_INPUT; /**< ECSPI4_SCLK_SELECT_INPUT DAISY Register, offset: 0x554 */
DECL|ECSPI4_SS0_B_SELECT_INPUT|member|__IO uint32_t ECSPI4_SS0_B_SELECT_INPUT; /**< ECSPI4_SS0_B_SELECT_INPUT DAISY Register, offset: 0x560 */
DECL|ECSPI4_STATREG|macro|ECSPI4_STATREG
DECL|ECSPI4_TESTREG|macro|ECSPI4_TESTREG
DECL|ECSPI4_TXDATA|macro|ECSPI4_TXDATA
DECL|ECSPI4|macro|ECSPI4
DECL|ECSPI_BASE_ADDRS|macro|ECSPI_BASE_ADDRS
DECL|ECSPI_BASE_PTRS|macro|ECSPI_BASE_PTRS
DECL|ECSPI_CONFIGREG_DATA_CTL_MASK|macro|ECSPI_CONFIGREG_DATA_CTL_MASK
DECL|ECSPI_CONFIGREG_DATA_CTL_SHIFT|macro|ECSPI_CONFIGREG_DATA_CTL_SHIFT
DECL|ECSPI_CONFIGREG_DATA_CTL|macro|ECSPI_CONFIGREG_DATA_CTL
DECL|ECSPI_CONFIGREG_HT_LENGTH_MASK|macro|ECSPI_CONFIGREG_HT_LENGTH_MASK
DECL|ECSPI_CONFIGREG_HT_LENGTH_SHIFT|macro|ECSPI_CONFIGREG_HT_LENGTH_SHIFT
DECL|ECSPI_CONFIGREG_HT_LENGTH|macro|ECSPI_CONFIGREG_HT_LENGTH
DECL|ECSPI_CONFIGREG_REG|macro|ECSPI_CONFIGREG_REG
DECL|ECSPI_CONFIGREG_SCLK_CTL_MASK|macro|ECSPI_CONFIGREG_SCLK_CTL_MASK
DECL|ECSPI_CONFIGREG_SCLK_CTL_SHIFT|macro|ECSPI_CONFIGREG_SCLK_CTL_SHIFT
DECL|ECSPI_CONFIGREG_SCLK_CTL|macro|ECSPI_CONFIGREG_SCLK_CTL
DECL|ECSPI_CONFIGREG_SCLK_PHA_MASK|macro|ECSPI_CONFIGREG_SCLK_PHA_MASK
DECL|ECSPI_CONFIGREG_SCLK_PHA_SHIFT|macro|ECSPI_CONFIGREG_SCLK_PHA_SHIFT
DECL|ECSPI_CONFIGREG_SCLK_PHA|macro|ECSPI_CONFIGREG_SCLK_PHA
DECL|ECSPI_CONFIGREG_SCLK_POL_MASK|macro|ECSPI_CONFIGREG_SCLK_POL_MASK
DECL|ECSPI_CONFIGREG_SCLK_POL_SHIFT|macro|ECSPI_CONFIGREG_SCLK_POL_SHIFT
DECL|ECSPI_CONFIGREG_SCLK_POL|macro|ECSPI_CONFIGREG_SCLK_POL
DECL|ECSPI_CONFIGREG_SS_CTL_MASK|macro|ECSPI_CONFIGREG_SS_CTL_MASK
DECL|ECSPI_CONFIGREG_SS_CTL_SHIFT|macro|ECSPI_CONFIGREG_SS_CTL_SHIFT
DECL|ECSPI_CONFIGREG_SS_CTL|macro|ECSPI_CONFIGREG_SS_CTL
DECL|ECSPI_CONFIGREG_SS_POL_MASK|macro|ECSPI_CONFIGREG_SS_POL_MASK
DECL|ECSPI_CONFIGREG_SS_POL_SHIFT|macro|ECSPI_CONFIGREG_SS_POL_SHIFT
DECL|ECSPI_CONFIGREG_SS_POL|macro|ECSPI_CONFIGREG_SS_POL
DECL|ECSPI_CONREG_BURST_LENGTH_MASK|macro|ECSPI_CONREG_BURST_LENGTH_MASK
DECL|ECSPI_CONREG_BURST_LENGTH_SHIFT|macro|ECSPI_CONREG_BURST_LENGTH_SHIFT
DECL|ECSPI_CONREG_BURST_LENGTH|macro|ECSPI_CONREG_BURST_LENGTH
DECL|ECSPI_CONREG_CHANNEL_MODE_MASK|macro|ECSPI_CONREG_CHANNEL_MODE_MASK
DECL|ECSPI_CONREG_CHANNEL_MODE_SHIFT|macro|ECSPI_CONREG_CHANNEL_MODE_SHIFT
DECL|ECSPI_CONREG_CHANNEL_MODE|macro|ECSPI_CONREG_CHANNEL_MODE
DECL|ECSPI_CONREG_CHANNEL_SELECT_MASK|macro|ECSPI_CONREG_CHANNEL_SELECT_MASK
DECL|ECSPI_CONREG_CHANNEL_SELECT_SHIFT|macro|ECSPI_CONREG_CHANNEL_SELECT_SHIFT
DECL|ECSPI_CONREG_CHANNEL_SELECT|macro|ECSPI_CONREG_CHANNEL_SELECT
DECL|ECSPI_CONREG_DRCTL_MASK|macro|ECSPI_CONREG_DRCTL_MASK
DECL|ECSPI_CONREG_DRCTL_SHIFT|macro|ECSPI_CONREG_DRCTL_SHIFT
DECL|ECSPI_CONREG_DRCTL|macro|ECSPI_CONREG_DRCTL
DECL|ECSPI_CONREG_EN_MASK|macro|ECSPI_CONREG_EN_MASK
DECL|ECSPI_CONREG_EN_SHIFT|macro|ECSPI_CONREG_EN_SHIFT
DECL|ECSPI_CONREG_HT_MASK|macro|ECSPI_CONREG_HT_MASK
DECL|ECSPI_CONREG_HT_SHIFT|macro|ECSPI_CONREG_HT_SHIFT
DECL|ECSPI_CONREG_POST_DIVIDER_MASK|macro|ECSPI_CONREG_POST_DIVIDER_MASK
DECL|ECSPI_CONREG_POST_DIVIDER_SHIFT|macro|ECSPI_CONREG_POST_DIVIDER_SHIFT
DECL|ECSPI_CONREG_POST_DIVIDER|macro|ECSPI_CONREG_POST_DIVIDER
DECL|ECSPI_CONREG_PRE_DIVIDER_MASK|macro|ECSPI_CONREG_PRE_DIVIDER_MASK
DECL|ECSPI_CONREG_PRE_DIVIDER_SHIFT|macro|ECSPI_CONREG_PRE_DIVIDER_SHIFT
DECL|ECSPI_CONREG_PRE_DIVIDER|macro|ECSPI_CONREG_PRE_DIVIDER
DECL|ECSPI_CONREG_REG|macro|ECSPI_CONREG_REG
DECL|ECSPI_CONREG_SMC_MASK|macro|ECSPI_CONREG_SMC_MASK
DECL|ECSPI_CONREG_SMC_SHIFT|macro|ECSPI_CONREG_SMC_SHIFT
DECL|ECSPI_CONREG_XCH_MASK|macro|ECSPI_CONREG_XCH_MASK
DECL|ECSPI_CONREG_XCH_SHIFT|macro|ECSPI_CONREG_XCH_SHIFT
DECL|ECSPI_DMAREG_REG|macro|ECSPI_DMAREG_REG
DECL|ECSPI_DMAREG_RXDEN_MASK|macro|ECSPI_DMAREG_RXDEN_MASK
DECL|ECSPI_DMAREG_RXDEN_SHIFT|macro|ECSPI_DMAREG_RXDEN_SHIFT
DECL|ECSPI_DMAREG_RXTDEN_MASK|macro|ECSPI_DMAREG_RXTDEN_MASK
DECL|ECSPI_DMAREG_RXTDEN_SHIFT|macro|ECSPI_DMAREG_RXTDEN_SHIFT
DECL|ECSPI_DMAREG_RX_DMA_LENGTH_MASK|macro|ECSPI_DMAREG_RX_DMA_LENGTH_MASK
DECL|ECSPI_DMAREG_RX_DMA_LENGTH_SHIFT|macro|ECSPI_DMAREG_RX_DMA_LENGTH_SHIFT
DECL|ECSPI_DMAREG_RX_DMA_LENGTH|macro|ECSPI_DMAREG_RX_DMA_LENGTH
DECL|ECSPI_DMAREG_RX_THRESHOLD_MASK|macro|ECSPI_DMAREG_RX_THRESHOLD_MASK
DECL|ECSPI_DMAREG_RX_THRESHOLD_SHIFT|macro|ECSPI_DMAREG_RX_THRESHOLD_SHIFT
DECL|ECSPI_DMAREG_RX_THRESHOLD|macro|ECSPI_DMAREG_RX_THRESHOLD
DECL|ECSPI_DMAREG_TEDEN_MASK|macro|ECSPI_DMAREG_TEDEN_MASK
DECL|ECSPI_DMAREG_TEDEN_SHIFT|macro|ECSPI_DMAREG_TEDEN_SHIFT
DECL|ECSPI_DMAREG_TX_THRESHOLD_MASK|macro|ECSPI_DMAREG_TX_THRESHOLD_MASK
DECL|ECSPI_DMAREG_TX_THRESHOLD_SHIFT|macro|ECSPI_DMAREG_TX_THRESHOLD_SHIFT
DECL|ECSPI_DMAREG_TX_THRESHOLD|macro|ECSPI_DMAREG_TX_THRESHOLD
DECL|ECSPI_INTREG_RDREN_MASK|macro|ECSPI_INTREG_RDREN_MASK
DECL|ECSPI_INTREG_RDREN_SHIFT|macro|ECSPI_INTREG_RDREN_SHIFT
DECL|ECSPI_INTREG_REG|macro|ECSPI_INTREG_REG
DECL|ECSPI_INTREG_RFEN_MASK|macro|ECSPI_INTREG_RFEN_MASK
DECL|ECSPI_INTREG_RFEN_SHIFT|macro|ECSPI_INTREG_RFEN_SHIFT
DECL|ECSPI_INTREG_ROEN_MASK|macro|ECSPI_INTREG_ROEN_MASK
DECL|ECSPI_INTREG_ROEN_SHIFT|macro|ECSPI_INTREG_ROEN_SHIFT
DECL|ECSPI_INTREG_RREN_MASK|macro|ECSPI_INTREG_RREN_MASK
DECL|ECSPI_INTREG_RREN_SHIFT|macro|ECSPI_INTREG_RREN_SHIFT
DECL|ECSPI_INTREG_TCEN_MASK|macro|ECSPI_INTREG_TCEN_MASK
DECL|ECSPI_INTREG_TCEN_SHIFT|macro|ECSPI_INTREG_TCEN_SHIFT
DECL|ECSPI_INTREG_TDREN_MASK|macro|ECSPI_INTREG_TDREN_MASK
DECL|ECSPI_INTREG_TDREN_SHIFT|macro|ECSPI_INTREG_TDREN_SHIFT
DECL|ECSPI_INTREG_TEEN_MASK|macro|ECSPI_INTREG_TEEN_MASK
DECL|ECSPI_INTREG_TEEN_SHIFT|macro|ECSPI_INTREG_TEEN_SHIFT
DECL|ECSPI_INTREG_TFEN_MASK|macro|ECSPI_INTREG_TFEN_MASK
DECL|ECSPI_INTREG_TFEN_SHIFT|macro|ECSPI_INTREG_TFEN_SHIFT
DECL|ECSPI_IRQS|macro|ECSPI_IRQS
DECL|ECSPI_MSGDATA_ECSPI_MSGDATA_MASK|macro|ECSPI_MSGDATA_ECSPI_MSGDATA_MASK
DECL|ECSPI_MSGDATA_ECSPI_MSGDATA_SHIFT|macro|ECSPI_MSGDATA_ECSPI_MSGDATA_SHIFT
DECL|ECSPI_MSGDATA_ECSPI_MSGDATA|macro|ECSPI_MSGDATA_ECSPI_MSGDATA
DECL|ECSPI_MSGDATA_REG|macro|ECSPI_MSGDATA_REG
DECL|ECSPI_MemMapPtr|typedef|} ECSPI_Type, *ECSPI_MemMapPtr;
DECL|ECSPI_PERIODREG_CSD_CTL_MASK|macro|ECSPI_PERIODREG_CSD_CTL_MASK
DECL|ECSPI_PERIODREG_CSD_CTL_SHIFT|macro|ECSPI_PERIODREG_CSD_CTL_SHIFT
DECL|ECSPI_PERIODREG_CSD_CTL|macro|ECSPI_PERIODREG_CSD_CTL
DECL|ECSPI_PERIODREG_CSRC_MASK|macro|ECSPI_PERIODREG_CSRC_MASK
DECL|ECSPI_PERIODREG_CSRC_SHIFT|macro|ECSPI_PERIODREG_CSRC_SHIFT
DECL|ECSPI_PERIODREG_REG|macro|ECSPI_PERIODREG_REG
DECL|ECSPI_PERIODREG_SAMPLE_PERIOD_MASK|macro|ECSPI_PERIODREG_SAMPLE_PERIOD_MASK
DECL|ECSPI_PERIODREG_SAMPLE_PERIOD_SHIFT|macro|ECSPI_PERIODREG_SAMPLE_PERIOD_SHIFT
DECL|ECSPI_PERIODREG_SAMPLE_PERIOD|macro|ECSPI_PERIODREG_SAMPLE_PERIOD
DECL|ECSPI_RXDATA_ECSPI_RXDATA_MASK|macro|ECSPI_RXDATA_ECSPI_RXDATA_MASK
DECL|ECSPI_RXDATA_ECSPI_RXDATA_SHIFT|macro|ECSPI_RXDATA_ECSPI_RXDATA_SHIFT
DECL|ECSPI_RXDATA_ECSPI_RXDATA|macro|ECSPI_RXDATA_ECSPI_RXDATA
DECL|ECSPI_RXDATA_REG|macro|ECSPI_RXDATA_REG
DECL|ECSPI_STATREG_RDR_MASK|macro|ECSPI_STATREG_RDR_MASK
DECL|ECSPI_STATREG_RDR_SHIFT|macro|ECSPI_STATREG_RDR_SHIFT
DECL|ECSPI_STATREG_REG|macro|ECSPI_STATREG_REG
DECL|ECSPI_STATREG_RF_MASK|macro|ECSPI_STATREG_RF_MASK
DECL|ECSPI_STATREG_RF_SHIFT|macro|ECSPI_STATREG_RF_SHIFT
DECL|ECSPI_STATREG_RO_MASK|macro|ECSPI_STATREG_RO_MASK
DECL|ECSPI_STATREG_RO_SHIFT|macro|ECSPI_STATREG_RO_SHIFT
DECL|ECSPI_STATREG_RR_MASK|macro|ECSPI_STATREG_RR_MASK
DECL|ECSPI_STATREG_RR_SHIFT|macro|ECSPI_STATREG_RR_SHIFT
DECL|ECSPI_STATREG_TC_MASK|macro|ECSPI_STATREG_TC_MASK
DECL|ECSPI_STATREG_TC_SHIFT|macro|ECSPI_STATREG_TC_SHIFT
DECL|ECSPI_STATREG_TDR_MASK|macro|ECSPI_STATREG_TDR_MASK
DECL|ECSPI_STATREG_TDR_SHIFT|macro|ECSPI_STATREG_TDR_SHIFT
DECL|ECSPI_STATREG_TE_MASK|macro|ECSPI_STATREG_TE_MASK
DECL|ECSPI_STATREG_TE_SHIFT|macro|ECSPI_STATREG_TE_SHIFT
DECL|ECSPI_STATREG_TF_MASK|macro|ECSPI_STATREG_TF_MASK
DECL|ECSPI_STATREG_TF_SHIFT|macro|ECSPI_STATREG_TF_SHIFT
DECL|ECSPI_TESTREG_LBC_MASK|macro|ECSPI_TESTREG_LBC_MASK
DECL|ECSPI_TESTREG_LBC_SHIFT|macro|ECSPI_TESTREG_LBC_SHIFT
DECL|ECSPI_TESTREG_REG|macro|ECSPI_TESTREG_REG
DECL|ECSPI_TESTREG_RXCNT_MASK|macro|ECSPI_TESTREG_RXCNT_MASK
DECL|ECSPI_TESTREG_RXCNT_SHIFT|macro|ECSPI_TESTREG_RXCNT_SHIFT
DECL|ECSPI_TESTREG_RXCNT|macro|ECSPI_TESTREG_RXCNT
DECL|ECSPI_TESTREG_TXCNT_MASK|macro|ECSPI_TESTREG_TXCNT_MASK
DECL|ECSPI_TESTREG_TXCNT_SHIFT|macro|ECSPI_TESTREG_TXCNT_SHIFT
DECL|ECSPI_TESTREG_TXCNT|macro|ECSPI_TESTREG_TXCNT
DECL|ECSPI_TXDATA_ECSPI_TXDATA_MASK|macro|ECSPI_TXDATA_ECSPI_TXDATA_MASK
DECL|ECSPI_TXDATA_ECSPI_TXDATA_SHIFT|macro|ECSPI_TXDATA_ECSPI_TXDATA_SHIFT
DECL|ECSPI_TXDATA_ECSPI_TXDATA|macro|ECSPI_TXDATA_ECSPI_TXDATA
DECL|ECSPI_TXDATA_REG|macro|ECSPI_TXDATA_REG
DECL|ECSPI_Type|typedef|} ECSPI_Type, *ECSPI_MemMapPtr;
DECL|EDGE_SEL|member|__IO uint32_t EDGE_SEL; /**< GPIO edge select register, offset: 0x1C */
DECL|EIMR|member|__IO uint32_t EIMR; /**< Interrupt Mask Register, offset: 0x8 */
DECL|EIM_BASE_ADDRS|macro|EIM_BASE_ADDRS
DECL|EIM_BASE_PTRS|macro|EIM_BASE_PTRS
DECL|EIM_BASE_PTR|macro|EIM_BASE_PTR
DECL|EIM_BASE|macro|EIM_BASE
DECL|EIM_CS0GCR1|macro|EIM_CS0GCR1
DECL|EIM_CS0GCR2|macro|EIM_CS0GCR2
DECL|EIM_CS0RCR1|macro|EIM_CS0RCR1
DECL|EIM_CS0RCR2|macro|EIM_CS0RCR2
DECL|EIM_CS0WCR1|macro|EIM_CS0WCR1
DECL|EIM_CS0WCR2|macro|EIM_CS0WCR2
DECL|EIM_CS1GCR1|macro|EIM_CS1GCR1
DECL|EIM_CS1GCR2|macro|EIM_CS1GCR2
DECL|EIM_CS1RCR1|macro|EIM_CS1RCR1
DECL|EIM_CS1RCR2|macro|EIM_CS1RCR2
DECL|EIM_CS1WCR1|macro|EIM_CS1WCR1
DECL|EIM_CS1WCR2|macro|EIM_CS1WCR2
DECL|EIM_CS2GCR1|macro|EIM_CS2GCR1
DECL|EIM_CS2GCR2|macro|EIM_CS2GCR2
DECL|EIM_CS2RCR1|macro|EIM_CS2RCR1
DECL|EIM_CS2RCR2|macro|EIM_CS2RCR2
DECL|EIM_CS2WCR1|macro|EIM_CS2WCR1
DECL|EIM_CS2WCR2|macro|EIM_CS2WCR2
DECL|EIM_CS3GCR1|macro|EIM_CS3GCR1
DECL|EIM_CS3GCR2|macro|EIM_CS3GCR2
DECL|EIM_CS3RCR1|macro|EIM_CS3RCR1
DECL|EIM_CS3RCR2|macro|EIM_CS3RCR2
DECL|EIM_CS3WCR1|macro|EIM_CS3WCR1
DECL|EIM_CS3WCR2|macro|EIM_CS3WCR2
DECL|EIM_CS4GCR1|macro|EIM_CS4GCR1
DECL|EIM_CS4GCR2|macro|EIM_CS4GCR2
DECL|EIM_CS4RCR1|macro|EIM_CS4RCR1
DECL|EIM_CS4RCR2|macro|EIM_CS4RCR2
DECL|EIM_CS4WCR1|macro|EIM_CS4WCR1
DECL|EIM_CS4WCR2|macro|EIM_CS4WCR2
DECL|EIM_CS5GCR1|macro|EIM_CS5GCR1
DECL|EIM_CS5GCR2|macro|EIM_CS5GCR2
DECL|EIM_CS5RCR1|macro|EIM_CS5RCR1
DECL|EIM_CS5RCR2|macro|EIM_CS5RCR2
DECL|EIM_CS5WCR1|macro|EIM_CS5WCR1
DECL|EIM_CS5WCR2|macro|EIM_CS5WCR2
DECL|EIM_CSGCR1_AUS_MASK|macro|EIM_CSGCR1_AUS_MASK
DECL|EIM_CSGCR1_AUS_SHIFT|macro|EIM_CSGCR1_AUS_SHIFT
DECL|EIM_CSGCR1_BCD_MASK|macro|EIM_CSGCR1_BCD_MASK
DECL|EIM_CSGCR1_BCD_SHIFT|macro|EIM_CSGCR1_BCD_SHIFT
DECL|EIM_CSGCR1_BCD|macro|EIM_CSGCR1_BCD
DECL|EIM_CSGCR1_BCS_MASK|macro|EIM_CSGCR1_BCS_MASK
DECL|EIM_CSGCR1_BCS_SHIFT|macro|EIM_CSGCR1_BCS_SHIFT
DECL|EIM_CSGCR1_BCS|macro|EIM_CSGCR1_BCS
DECL|EIM_CSGCR1_BL_MASK|macro|EIM_CSGCR1_BL_MASK
DECL|EIM_CSGCR1_BL_SHIFT|macro|EIM_CSGCR1_BL_SHIFT
DECL|EIM_CSGCR1_BL|macro|EIM_CSGCR1_BL
DECL|EIM_CSGCR1_CREP_MASK|macro|EIM_CSGCR1_CREP_MASK
DECL|EIM_CSGCR1_CREP_SHIFT|macro|EIM_CSGCR1_CREP_SHIFT
DECL|EIM_CSGCR1_CRE_MASK|macro|EIM_CSGCR1_CRE_MASK
DECL|EIM_CSGCR1_CRE_SHIFT|macro|EIM_CSGCR1_CRE_SHIFT
DECL|EIM_CSGCR1_CSEN_MASK|macro|EIM_CSGCR1_CSEN_MASK
DECL|EIM_CSGCR1_CSEN_SHIFT|macro|EIM_CSGCR1_CSEN_SHIFT
DECL|EIM_CSGCR1_CSREC_MASK|macro|EIM_CSGCR1_CSREC_MASK
DECL|EIM_CSGCR1_CSREC_SHIFT|macro|EIM_CSGCR1_CSREC_SHIFT
DECL|EIM_CSGCR1_CSREC|macro|EIM_CSGCR1_CSREC
DECL|EIM_CSGCR1_DSZ_MASK|macro|EIM_CSGCR1_DSZ_MASK
DECL|EIM_CSGCR1_DSZ_SHIFT|macro|EIM_CSGCR1_DSZ_SHIFT
DECL|EIM_CSGCR1_DSZ|macro|EIM_CSGCR1_DSZ
DECL|EIM_CSGCR1_GBC_MASK|macro|EIM_CSGCR1_GBC_MASK
DECL|EIM_CSGCR1_GBC_SHIFT|macro|EIM_CSGCR1_GBC_SHIFT
DECL|EIM_CSGCR1_GBC|macro|EIM_CSGCR1_GBC
DECL|EIM_CSGCR1_MUM_MASK|macro|EIM_CSGCR1_MUM_MASK
DECL|EIM_CSGCR1_MUM_SHIFT|macro|EIM_CSGCR1_MUM_SHIFT
DECL|EIM_CSGCR1_PSZ_MASK|macro|EIM_CSGCR1_PSZ_MASK
DECL|EIM_CSGCR1_PSZ_SHIFT|macro|EIM_CSGCR1_PSZ_SHIFT
DECL|EIM_CSGCR1_PSZ|macro|EIM_CSGCR1_PSZ
DECL|EIM_CSGCR1_REG|macro|EIM_CSGCR1_REG
DECL|EIM_CSGCR1_RFL_MASK|macro|EIM_CSGCR1_RFL_MASK
DECL|EIM_CSGCR1_RFL_SHIFT|macro|EIM_CSGCR1_RFL_SHIFT
DECL|EIM_CSGCR1_SP_MASK|macro|EIM_CSGCR1_SP_MASK
DECL|EIM_CSGCR1_SP_SHIFT|macro|EIM_CSGCR1_SP_SHIFT
DECL|EIM_CSGCR1_SRD_MASK|macro|EIM_CSGCR1_SRD_MASK
DECL|EIM_CSGCR1_SRD_SHIFT|macro|EIM_CSGCR1_SRD_SHIFT
DECL|EIM_CSGCR1_SWR_MASK|macro|EIM_CSGCR1_SWR_MASK
DECL|EIM_CSGCR1_SWR_SHIFT|macro|EIM_CSGCR1_SWR_SHIFT
DECL|EIM_CSGCR1_WC_MASK|macro|EIM_CSGCR1_WC_MASK
DECL|EIM_CSGCR1_WC_SHIFT|macro|EIM_CSGCR1_WC_SHIFT
DECL|EIM_CSGCR1_WFL_MASK|macro|EIM_CSGCR1_WFL_MASK
DECL|EIM_CSGCR1_WFL_SHIFT|macro|EIM_CSGCR1_WFL_SHIFT
DECL|EIM_CSGCR1_WP_MASK|macro|EIM_CSGCR1_WP_MASK
DECL|EIM_CSGCR1_WP_SHIFT|macro|EIM_CSGCR1_WP_SHIFT
DECL|EIM_CSGCR1|macro|EIM_CSGCR1
DECL|EIM_CSGCR2_ADH_MASK|macro|EIM_CSGCR2_ADH_MASK
DECL|EIM_CSGCR2_ADH_SHIFT|macro|EIM_CSGCR2_ADH_SHIFT
DECL|EIM_CSGCR2_ADH|macro|EIM_CSGCR2_ADH
DECL|EIM_CSGCR2_DAE_MASK|macro|EIM_CSGCR2_DAE_MASK
DECL|EIM_CSGCR2_DAE_SHIFT|macro|EIM_CSGCR2_DAE_SHIFT
DECL|EIM_CSGCR2_DAPS_MASK|macro|EIM_CSGCR2_DAPS_MASK
DECL|EIM_CSGCR2_DAPS_SHIFT|macro|EIM_CSGCR2_DAPS_SHIFT
DECL|EIM_CSGCR2_DAPS|macro|EIM_CSGCR2_DAPS
DECL|EIM_CSGCR2_DAP_MASK|macro|EIM_CSGCR2_DAP_MASK
DECL|EIM_CSGCR2_DAP_SHIFT|macro|EIM_CSGCR2_DAP_SHIFT
DECL|EIM_CSGCR2_MUX16_BYP_GRANT_MASK|macro|EIM_CSGCR2_MUX16_BYP_GRANT_MASK
DECL|EIM_CSGCR2_MUX16_BYP_GRANT_SHIFT|macro|EIM_CSGCR2_MUX16_BYP_GRANT_SHIFT
DECL|EIM_CSGCR2_REG|macro|EIM_CSGCR2_REG
DECL|EIM_CSGCR2|macro|EIM_CSGCR2
DECL|EIM_CSRCR1_OEA_MASK|macro|EIM_CSRCR1_OEA_MASK
DECL|EIM_CSRCR1_OEA_SHIFT|macro|EIM_CSRCR1_OEA_SHIFT
DECL|EIM_CSRCR1_OEA|macro|EIM_CSRCR1_OEA
DECL|EIM_CSRCR1_OEN_MASK|macro|EIM_CSRCR1_OEN_MASK
DECL|EIM_CSRCR1_OEN_SHIFT|macro|EIM_CSRCR1_OEN_SHIFT
DECL|EIM_CSRCR1_OEN|macro|EIM_CSRCR1_OEN
DECL|EIM_CSRCR1_RADVA_MASK|macro|EIM_CSRCR1_RADVA_MASK
DECL|EIM_CSRCR1_RADVA_SHIFT|macro|EIM_CSRCR1_RADVA_SHIFT
DECL|EIM_CSRCR1_RADVA|macro|EIM_CSRCR1_RADVA
DECL|EIM_CSRCR1_RADVN_MASK|macro|EIM_CSRCR1_RADVN_MASK
DECL|EIM_CSRCR1_RADVN_SHIFT|macro|EIM_CSRCR1_RADVN_SHIFT
DECL|EIM_CSRCR1_RADVN|macro|EIM_CSRCR1_RADVN
DECL|EIM_CSRCR1_RAL_MASK|macro|EIM_CSRCR1_RAL_MASK
DECL|EIM_CSRCR1_RAL_SHIFT|macro|EIM_CSRCR1_RAL_SHIFT
DECL|EIM_CSRCR1_RCSA_MASK|macro|EIM_CSRCR1_RCSA_MASK
DECL|EIM_CSRCR1_RCSA_SHIFT|macro|EIM_CSRCR1_RCSA_SHIFT
DECL|EIM_CSRCR1_RCSA|macro|EIM_CSRCR1_RCSA
DECL|EIM_CSRCR1_RCSN_MASK|macro|EIM_CSRCR1_RCSN_MASK
DECL|EIM_CSRCR1_RCSN_SHIFT|macro|EIM_CSRCR1_RCSN_SHIFT
DECL|EIM_CSRCR1_RCSN|macro|EIM_CSRCR1_RCSN
DECL|EIM_CSRCR1_REG|macro|EIM_CSRCR1_REG
DECL|EIM_CSRCR1_RWSC_MASK|macro|EIM_CSRCR1_RWSC_MASK
DECL|EIM_CSRCR1_RWSC_SHIFT|macro|EIM_CSRCR1_RWSC_SHIFT
DECL|EIM_CSRCR1_RWSC|macro|EIM_CSRCR1_RWSC
DECL|EIM_CSRCR1|macro|EIM_CSRCR1
DECL|EIM_CSRCR2_APR_MASK|macro|EIM_CSRCR2_APR_MASK
DECL|EIM_CSRCR2_APR_SHIFT|macro|EIM_CSRCR2_APR_SHIFT
DECL|EIM_CSRCR2_PAT_MASK|macro|EIM_CSRCR2_PAT_MASK
DECL|EIM_CSRCR2_PAT_SHIFT|macro|EIM_CSRCR2_PAT_SHIFT
DECL|EIM_CSRCR2_PAT|macro|EIM_CSRCR2_PAT
DECL|EIM_CSRCR2_RBEA_MASK|macro|EIM_CSRCR2_RBEA_MASK
DECL|EIM_CSRCR2_RBEA_SHIFT|macro|EIM_CSRCR2_RBEA_SHIFT
DECL|EIM_CSRCR2_RBEA|macro|EIM_CSRCR2_RBEA
DECL|EIM_CSRCR2_RBEN_MASK|macro|EIM_CSRCR2_RBEN_MASK
DECL|EIM_CSRCR2_RBEN_SHIFT|macro|EIM_CSRCR2_RBEN_SHIFT
DECL|EIM_CSRCR2_RBEN|macro|EIM_CSRCR2_RBEN
DECL|EIM_CSRCR2_RBE_MASK|macro|EIM_CSRCR2_RBE_MASK
DECL|EIM_CSRCR2_RBE_SHIFT|macro|EIM_CSRCR2_RBE_SHIFT
DECL|EIM_CSRCR2_REG|macro|EIM_CSRCR2_REG
DECL|EIM_CSRCR2_RL_MASK|macro|EIM_CSRCR2_RL_MASK
DECL|EIM_CSRCR2_RL_SHIFT|macro|EIM_CSRCR2_RL_SHIFT
DECL|EIM_CSRCR2_RL|macro|EIM_CSRCR2_RL
DECL|EIM_CSRCR2|macro|EIM_CSRCR2
DECL|EIM_CSWCR1_REG|macro|EIM_CSWCR1_REG
DECL|EIM_CSWCR1_WADVA_MASK|macro|EIM_CSWCR1_WADVA_MASK
DECL|EIM_CSWCR1_WADVA_SHIFT|macro|EIM_CSWCR1_WADVA_SHIFT
DECL|EIM_CSWCR1_WADVA|macro|EIM_CSWCR1_WADVA
DECL|EIM_CSWCR1_WADVN_MASK|macro|EIM_CSWCR1_WADVN_MASK
DECL|EIM_CSWCR1_WADVN_SHIFT|macro|EIM_CSWCR1_WADVN_SHIFT
DECL|EIM_CSWCR1_WADVN|macro|EIM_CSWCR1_WADVN
DECL|EIM_CSWCR1_WAL_MASK|macro|EIM_CSWCR1_WAL_MASK
DECL|EIM_CSWCR1_WAL_SHIFT|macro|EIM_CSWCR1_WAL_SHIFT
DECL|EIM_CSWCR1_WBEA_MASK|macro|EIM_CSWCR1_WBEA_MASK
DECL|EIM_CSWCR1_WBEA_SHIFT|macro|EIM_CSWCR1_WBEA_SHIFT
DECL|EIM_CSWCR1_WBEA|macro|EIM_CSWCR1_WBEA
DECL|EIM_CSWCR1_WBED_MASK|macro|EIM_CSWCR1_WBED_MASK
DECL|EIM_CSWCR1_WBED_SHIFT|macro|EIM_CSWCR1_WBED_SHIFT
DECL|EIM_CSWCR1_WBEN_MASK|macro|EIM_CSWCR1_WBEN_MASK
DECL|EIM_CSWCR1_WBEN_SHIFT|macro|EIM_CSWCR1_WBEN_SHIFT
DECL|EIM_CSWCR1_WBEN|macro|EIM_CSWCR1_WBEN
DECL|EIM_CSWCR1_WCSA_MASK|macro|EIM_CSWCR1_WCSA_MASK
DECL|EIM_CSWCR1_WCSA_SHIFT|macro|EIM_CSWCR1_WCSA_SHIFT
DECL|EIM_CSWCR1_WCSA|macro|EIM_CSWCR1_WCSA
DECL|EIM_CSWCR1_WCSN_MASK|macro|EIM_CSWCR1_WCSN_MASK
DECL|EIM_CSWCR1_WCSN_SHIFT|macro|EIM_CSWCR1_WCSN_SHIFT
DECL|EIM_CSWCR1_WCSN|macro|EIM_CSWCR1_WCSN
DECL|EIM_CSWCR1_WEA_MASK|macro|EIM_CSWCR1_WEA_MASK
DECL|EIM_CSWCR1_WEA_SHIFT|macro|EIM_CSWCR1_WEA_SHIFT
DECL|EIM_CSWCR1_WEA|macro|EIM_CSWCR1_WEA
DECL|EIM_CSWCR1_WEN_MASK|macro|EIM_CSWCR1_WEN_MASK
DECL|EIM_CSWCR1_WEN_SHIFT|macro|EIM_CSWCR1_WEN_SHIFT
DECL|EIM_CSWCR1_WEN|macro|EIM_CSWCR1_WEN
DECL|EIM_CSWCR1_WWSC_MASK|macro|EIM_CSWCR1_WWSC_MASK
DECL|EIM_CSWCR1_WWSC_SHIFT|macro|EIM_CSWCR1_WWSC_SHIFT
DECL|EIM_CSWCR1_WWSC|macro|EIM_CSWCR1_WWSC
DECL|EIM_CSWCR1|macro|EIM_CSWCR1
DECL|EIM_CSWCR2_REG|macro|EIM_CSWCR2_REG
DECL|EIM_CSWCR2_WBCDD_MASK|macro|EIM_CSWCR2_WBCDD_MASK
DECL|EIM_CSWCR2_WBCDD_SHIFT|macro|EIM_CSWCR2_WBCDD_SHIFT
DECL|EIM_CSWCR2|macro|EIM_CSWCR2
DECL|EIM_DCR_DLL_CTRL_ENABLE_MASK|macro|EIM_DCR_DLL_CTRL_ENABLE_MASK
DECL|EIM_DCR_DLL_CTRL_ENABLE_SHIFT|macro|EIM_DCR_DLL_CTRL_ENABLE_SHIFT
DECL|EIM_DCR_DLL_CTRL_GATE_UPDATE_MASK|macro|EIM_DCR_DLL_CTRL_GATE_UPDATE_MASK
DECL|EIM_DCR_DLL_CTRL_GATE_UPDATE_SHIFT|macro|EIM_DCR_DLL_CTRL_GATE_UPDATE_SHIFT
DECL|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL_MASK|macro|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL_MASK
DECL|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL_SHIFT|macro|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL_SHIFT
DECL|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL|macro|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL
DECL|EIM_DCR_DLL_CTRL_REF_UPDATE_INT_MASK|macro|EIM_DCR_DLL_CTRL_REF_UPDATE_INT_MASK
DECL|EIM_DCR_DLL_CTRL_REF_UPDATE_INT_SHIFT|macro|EIM_DCR_DLL_CTRL_REF_UPDATE_INT_SHIFT
DECL|EIM_DCR_DLL_CTRL_REF_UPDATE_INT|macro|EIM_DCR_DLL_CTRL_REF_UPDATE_INT
DECL|EIM_DCR_DLL_CTRL_RESET_MASK|macro|EIM_DCR_DLL_CTRL_RESET_MASK
DECL|EIM_DCR_DLL_CTRL_RESET_SHIFT|macro|EIM_DCR_DLL_CTRL_RESET_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_FORCE_UPD_MASK|macro|EIM_DCR_DLL_CTRL_SLV_FORCE_UPD_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_FORCE_UPD_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_FORCE_UPD_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC_MASK|macro|EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_OFFSET_MASK|macro|EIM_DCR_DLL_CTRL_SLV_OFFSET_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_OFFSET_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_OFFSET_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_OFFSET|macro|EIM_DCR_DLL_CTRL_SLV_OFFSET
DECL|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_MASK|macro|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK|macro|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL|macro|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL
DECL|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT_MASK|macro|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT|macro|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT
DECL|EIM_DCR_REG|macro|EIM_DCR_REG
DECL|EIM_DCR|macro|EIM_DCR
DECL|EIM_DSR_DLL_STS_REF_LOCK_MASK|macro|EIM_DSR_DLL_STS_REF_LOCK_MASK
DECL|EIM_DSR_DLL_STS_REF_LOCK_SHIFT|macro|EIM_DSR_DLL_STS_REF_LOCK_SHIFT
DECL|EIM_DSR_DLL_STS_REF_SEL_MASK|macro|EIM_DSR_DLL_STS_REF_SEL_MASK
DECL|EIM_DSR_DLL_STS_REF_SEL_SHIFT|macro|EIM_DSR_DLL_STS_REF_SEL_SHIFT
DECL|EIM_DSR_DLL_STS_REF_SEL|macro|EIM_DSR_DLL_STS_REF_SEL
DECL|EIM_DSR_DLL_STS_SLV_LOCK_MASK|macro|EIM_DSR_DLL_STS_SLV_LOCK_MASK
DECL|EIM_DSR_DLL_STS_SLV_LOCK_SHIFT|macro|EIM_DSR_DLL_STS_SLV_LOCK_SHIFT
DECL|EIM_DSR_DLL_STS_SLV_SEL_MASK|macro|EIM_DSR_DLL_STS_SLV_SEL_MASK
DECL|EIM_DSR_DLL_STS_SLV_SEL_SHIFT|macro|EIM_DSR_DLL_STS_SLV_SEL_SHIFT
DECL|EIM_DSR_DLL_STS_SLV_SEL|macro|EIM_DSR_DLL_STS_SLV_SEL
DECL|EIM_DSR_REG|macro|EIM_DSR_REG
DECL|EIM_DSR|macro|EIM_DSR
DECL|EIM_EAR_Error_ADDR_MASK|macro|EIM_EAR_Error_ADDR_MASK
DECL|EIM_EAR_Error_ADDR_SHIFT|macro|EIM_EAR_Error_ADDR_SHIFT
DECL|EIM_EAR_Error_ADDR|macro|EIM_EAR_Error_ADDR
DECL|EIM_EAR_REG|macro|EIM_EAR_REG
DECL|EIM_EAR|macro|EIM_EAR
DECL|EIM_IRQS|macro|EIM_IRQS
DECL|EIM_IRQn|enumerator|EIM_IRQn = 13, /**< EIM Interrupt */
DECL|EIM_MemMapPtr|typedef|} EIM_Type, *EIM_MemMapPtr;
DECL|EIM_Type|typedef|} EIM_Type, *EIM_MemMapPtr;
DECL|EIM_WCR_BCM_MASK|macro|EIM_WCR_BCM_MASK
DECL|EIM_WCR_BCM_SHIFT|macro|EIM_WCR_BCM_SHIFT
DECL|EIM_WCR_CONT_BCLK_SEL_MASK|macro|EIM_WCR_CONT_BCLK_SEL_MASK
DECL|EIM_WCR_CONT_BCLK_SEL_SHIFT|macro|EIM_WCR_CONT_BCLK_SEL_SHIFT
DECL|EIM_WCR_FRUN_ACLK_EN_MASK|macro|EIM_WCR_FRUN_ACLK_EN_MASK
DECL|EIM_WCR_FRUN_ACLK_EN_SHIFT|macro|EIM_WCR_FRUN_ACLK_EN_SHIFT
DECL|EIM_WCR_GBCD_MASK|macro|EIM_WCR_GBCD_MASK
DECL|EIM_WCR_GBCD_SHIFT|macro|EIM_WCR_GBCD_SHIFT
DECL|EIM_WCR_GBCD|macro|EIM_WCR_GBCD
DECL|EIM_WCR_INTEN_MASK|macro|EIM_WCR_INTEN_MASK
DECL|EIM_WCR_INTEN_SHIFT|macro|EIM_WCR_INTEN_SHIFT
DECL|EIM_WCR_INTPOL_MASK|macro|EIM_WCR_INTPOL_MASK
DECL|EIM_WCR_INTPOL_SHIFT|macro|EIM_WCR_INTPOL_SHIFT
DECL|EIM_WCR_REG|macro|EIM_WCR_REG
DECL|EIM_WCR_WDOG_EN_MASK|macro|EIM_WCR_WDOG_EN_MASK
DECL|EIM_WCR_WDOG_EN_SHIFT|macro|EIM_WCR_WDOG_EN_SHIFT
DECL|EIM_WCR_WDOG_LIMIT_MASK|macro|EIM_WCR_WDOG_LIMIT_MASK
DECL|EIM_WCR_WDOG_LIMIT_SHIFT|macro|EIM_WCR_WDOG_LIMIT_SHIFT
DECL|EIM_WCR_WDOG_LIMIT|macro|EIM_WCR_WDOG_LIMIT
DECL|EIM_WCR|macro|EIM_WCR
DECL|EIM_WIAR_ACLK_EN_MASK|macro|EIM_WIAR_ACLK_EN_MASK
DECL|EIM_WIAR_ACLK_EN_SHIFT|macro|EIM_WIAR_ACLK_EN_SHIFT
DECL|EIM_WIAR_ERRST_MASK|macro|EIM_WIAR_ERRST_MASK
DECL|EIM_WIAR_ERRST_SHIFT|macro|EIM_WIAR_ERRST_SHIFT
DECL|EIM_WIAR_INT_MASK|macro|EIM_WIAR_INT_MASK
DECL|EIM_WIAR_INT_SHIFT|macro|EIM_WIAR_INT_SHIFT
DECL|EIM_WIAR_IPS_ACK_MASK|macro|EIM_WIAR_IPS_ACK_MASK
DECL|EIM_WIAR_IPS_ACK_SHIFT|macro|EIM_WIAR_IPS_ACK_SHIFT
DECL|EIM_WIAR_IPS_REQ_MASK|macro|EIM_WIAR_IPS_REQ_MASK
DECL|EIM_WIAR_IPS_REQ_SHIFT|macro|EIM_WIAR_IPS_REQ_SHIFT
DECL|EIM_WIAR_REG|macro|EIM_WIAR_REG
DECL|EIM_WIAR|macro|EIM_WIAR
DECL|EIM|macro|EIM
DECL|EIR|member|__IO uint32_t EIR; /**< Interrupt Event Register, offset: 0x4 */
DECL|ENABLE|member|__IO uint32_t ENABLE; /**< SIM Enable Register, offset: 0x24 */
DECL|ENCODEPTR_CLR|member|__IO uint32_t ENCODEPTR_CLR; /**< Hardware BCH ECC Loopback Encode Buffer Register, offset: 0x38 */
DECL|ENCODEPTR_SET|member|__IO uint32_t ENCODEPTR_SET; /**< Hardware BCH ECC Loopback Encode Buffer Register, offset: 0x34 */
DECL|ENCODEPTR_TOG|member|__IO uint32_t ENCODEPTR_TOG; /**< Hardware BCH ECC Loopback Encode Buffer Register, offset: 0x3C */
DECL|ENCODEPTR|member|__IO uint32_t ENCODEPTR; /**< Hardware BCH ECC Loopback Encode Buffer Register, offset: 0x30 */
DECL|ENDPTCOMPLETE|member|__IO uint32_t ENDPTCOMPLETE; /**< Endpoint Complete, offset: 0x1BC */
DECL|ENDPTCTRL0|member|__IO uint32_t ENDPTCTRL0; /**< Endpoint Control0, offset: 0x1C0 */
DECL|ENDPTCTRL1|member|__IO uint32_t ENDPTCTRL1; /**< Endpoint Control 1, offset: 0x1C4 */
DECL|ENDPTCTRL2|member|__IO uint32_t ENDPTCTRL2; /**< Endpoint Control 2, offset: 0x1C8 */
DECL|ENDPTCTRL3|member|__IO uint32_t ENDPTCTRL3; /**< Endpoint Control 3, offset: 0x1CC */
DECL|ENDPTCTRL4|member|__IO uint32_t ENDPTCTRL4; /**< Endpoint Control 4, offset: 0x1D0 */
DECL|ENDPTCTRL5|member|__IO uint32_t ENDPTCTRL5; /**< Endpoint Control 5, offset: 0x1D4 */
DECL|ENDPTCTRL6|member|__IO uint32_t ENDPTCTRL6; /**< Endpoint Control 6, offset: 0x1D8 */
DECL|ENDPTCTRL7|member|__IO uint32_t ENDPTCTRL7; /**< Endpoint Control 7, offset: 0x1DC */
DECL|ENDPTFLUSH|member|__IO uint32_t ENDPTFLUSH; /**< Endpoint Flush, offset: 0x1B4 */
DECL|ENDPTLISTADDR|member|__IO uint32_t ENDPTLISTADDR; /**< Endpoint List Address,offset: 0x158 */
DECL|ENDPTLISTADDR|member|} ENDPTLISTADDR;
DECL|ENDPTNAKEN|member|__IO uint32_t ENDPTNAKEN; /**< Endpoint NAK Enable, offset: 0x17C */
DECL|ENDPTNAK|member|__IO uint32_t ENDPTNAK; /**< Endpoint NAK, offset: 0x178 */
DECL|ENDPTPRIME|member|__IO uint32_t ENDPTPRIME; /**< Endpoint Prime, offset: 0x1B0 */
DECL|ENDPTSETUPSTAT|member|__IO uint32_t ENDPTSETUPSTAT; /**< Endpoint Setup Status, offset: 0x1AC */
DECL|ENDPTSTAT|member|__I uint32_t ENDPTSTAT; /**< Endpoint Status, offset: 0x1B8 */
DECL|ENET1_1588_TIMER_IRQn|enumerator|ENET1_1588_TIMER_IRQn = 121, /**< MAC 0 1588 Timer Interrupt - synchronous */
DECL|ENET1_ATCOR|macro|ENET1_ATCOR
DECL|ENET1_ATCR|macro|ENET1_ATCR
DECL|ENET1_ATINC|macro|ENET1_ATINC
DECL|ENET1_ATOFF|macro|ENET1_ATOFF
DECL|ENET1_ATPER|macro|ENET1_ATPER
DECL|ENET1_ATSTMP|macro|ENET1_ATSTMP
DECL|ENET1_ATVR|macro|ENET1_ATVR
DECL|ENET1_BASE_PTR|macro|ENET1_BASE_PTR
DECL|ENET1_BASE|macro|ENET1_BASE
DECL|ENET1_DMA1CFG|macro|ENET1_DMA1CFG
DECL|ENET1_DMA2CFG|macro|ENET1_DMA2CFG
DECL|ENET1_DMACFG|macro|ENET1_DMACFG
DECL|ENET1_ECR|macro|ENET1_ECR
DECL|ENET1_EIMR|macro|ENET1_EIMR
DECL|ENET1_EIR|macro|ENET1_EIR
DECL|ENET1_FTRL|macro|ENET1_FTRL
DECL|ENET1_GALR|macro|ENET1_GALR
DECL|ENET1_GAUR|macro|ENET1_GAUR
DECL|ENET1_IALR|macro|ENET1_IALR
DECL|ENET1_IAUR|macro|ENET1_IAUR
DECL|ENET1_IEEE_R_ALIGN|macro|ENET1_IEEE_R_ALIGN
DECL|ENET1_IEEE_R_CRC|macro|ENET1_IEEE_R_CRC
DECL|ENET1_IEEE_R_DROP|macro|ENET1_IEEE_R_DROP
DECL|ENET1_IEEE_R_FDXFC|macro|ENET1_IEEE_R_FDXFC
DECL|ENET1_IEEE_R_FRAME_OK|macro|ENET1_IEEE_R_FRAME_OK
DECL|ENET1_IEEE_R_MACERR|macro|ENET1_IEEE_R_MACERR
DECL|ENET1_IEEE_R_OCTETS_OK|macro|ENET1_IEEE_R_OCTETS_OK
DECL|ENET1_IEEE_T_1COL|macro|ENET1_IEEE_T_1COL
DECL|ENET1_IEEE_T_CSERR|macro|ENET1_IEEE_T_CSERR
DECL|ENET1_IEEE_T_DEF|macro|ENET1_IEEE_T_DEF
DECL|ENET1_IEEE_T_DROP|macro|ENET1_IEEE_T_DROP
DECL|ENET1_IEEE_T_EXCOL|macro|ENET1_IEEE_T_EXCOL
DECL|ENET1_IEEE_T_FDXFC|macro|ENET1_IEEE_T_FDXFC
DECL|ENET1_IEEE_T_FRAME_OK|macro|ENET1_IEEE_T_FRAME_OK
DECL|ENET1_IEEE_T_LCOL|macro|ENET1_IEEE_T_LCOL
DECL|ENET1_IEEE_T_MACERR|macro|ENET1_IEEE_T_MACERR
DECL|ENET1_IEEE_T_MCOL|macro|ENET1_IEEE_T_MCOL
DECL|ENET1_IEEE_T_OCTETS_OK|macro|ENET1_IEEE_T_OCTETS_OK
DECL|ENET1_IEEE_T_SQE|macro|ENET1_IEEE_T_SQE
DECL|ENET1_MAC0_IRQn|enumerator|ENET1_MAC0_IRQn = 120, /**< MAC 0 IRQ */
DECL|ENET1_MAC0_TRANS1_IRQn|enumerator|ENET1_MAC0_TRANS1_IRQn = 118, /**< MAC 0 Receive / Trasmit Frame / Buffer Done */
DECL|ENET1_MAC0_TRANS2_IRQn|enumerator|ENET1_MAC0_TRANS2_IRQn = 119, /**< MAC 0 Receive / Trasmit Frame / Buffer Done */
DECL|ENET1_MDIO_SELECT_INPUT|member|__IO uint32_t ENET1_MDIO_SELECT_INPUT; /**< ENET1_MDIO_SELECT_INPUT DAISY Register, offset: 0x568 */
DECL|ENET1_MIBC|macro|ENET1_MIBC
DECL|ENET1_MMFR|macro|ENET1_MMFR
DECL|ENET1_MRBR1|macro|ENET1_MRBR1
DECL|ENET1_MRBR2|macro|ENET1_MRBR2
DECL|ENET1_MRBR|macro|ENET1_MRBR
DECL|ENET1_MSCR|macro|ENET1_MSCR
DECL|ENET1_OPD|macro|ENET1_OPD
DECL|ENET1_PALR|macro|ENET1_PALR
DECL|ENET1_PAUR|macro|ENET1_PAUR
DECL|ENET1_QOS|macro|ENET1_QOS
DECL|ENET1_RACC|macro|ENET1_RACC
DECL|ENET1_RAEM|macro|ENET1_RAEM
DECL|ENET1_RAFL|macro|ENET1_RAFL
DECL|ENET1_RCMR1|macro|ENET1_RCMR1
DECL|ENET1_RCMR2|macro|ENET1_RCMR2
DECL|ENET1_RCMR|macro|ENET1_RCMR
DECL|ENET1_RCR|macro|ENET1_RCR
DECL|ENET1_RDAR1|macro|ENET1_RDAR1
DECL|ENET1_RDAR2|macro|ENET1_RDAR2
DECL|ENET1_RDAR|macro|ENET1_RDAR
DECL|ENET1_RDSR1|macro|ENET1_RDSR1
DECL|ENET1_RDSR2|macro|ENET1_RDSR2
DECL|ENET1_RDSR|macro|ENET1_RDSR
DECL|ENET1_RMON_R_BC_PKT|macro|ENET1_RMON_R_BC_PKT
DECL|ENET1_RMON_R_CRC_ALIGN|macro|ENET1_RMON_R_CRC_ALIGN
DECL|ENET1_RMON_R_FRAG|macro|ENET1_RMON_R_FRAG
DECL|ENET1_RMON_R_JAB|macro|ENET1_RMON_R_JAB
DECL|ENET1_RMON_R_MC_PKT|macro|ENET1_RMON_R_MC_PKT
DECL|ENET1_RMON_R_OCTETS|macro|ENET1_RMON_R_OCTETS
DECL|ENET1_RMON_R_OVERSIZE|macro|ENET1_RMON_R_OVERSIZE
DECL|ENET1_RMON_R_P1024TO2047|macro|ENET1_RMON_R_P1024TO2047
DECL|ENET1_RMON_R_P128TO255|macro|ENET1_RMON_R_P128TO255
DECL|ENET1_RMON_R_P256TO511|macro|ENET1_RMON_R_P256TO511
DECL|ENET1_RMON_R_P512TO1023|macro|ENET1_RMON_R_P512TO1023
DECL|ENET1_RMON_R_P64|macro|ENET1_RMON_R_P64
DECL|ENET1_RMON_R_P65TO127|macro|ENET1_RMON_R_P65TO127
DECL|ENET1_RMON_R_PACKETS|macro|ENET1_RMON_R_PACKETS
DECL|ENET1_RMON_R_P_GTE2048|macro|ENET1_RMON_R_P_GTE2048
DECL|ENET1_RMON_R_RESVD_0|macro|ENET1_RMON_R_RESVD_0
DECL|ENET1_RMON_R_UNDERSIZE|macro|ENET1_RMON_R_UNDERSIZE
DECL|ENET1_RMON_T_BC_PKT|macro|ENET1_RMON_T_BC_PKT
DECL|ENET1_RMON_T_COL|macro|ENET1_RMON_T_COL
DECL|ENET1_RMON_T_CRC_ALIGN|macro|ENET1_RMON_T_CRC_ALIGN
DECL|ENET1_RMON_T_DROP|macro|ENET1_RMON_T_DROP
DECL|ENET1_RMON_T_FRAG|macro|ENET1_RMON_T_FRAG
DECL|ENET1_RMON_T_JAB|macro|ENET1_RMON_T_JAB
DECL|ENET1_RMON_T_MC_PKT|macro|ENET1_RMON_T_MC_PKT
DECL|ENET1_RMON_T_OCTETS|macro|ENET1_RMON_T_OCTETS
DECL|ENET1_RMON_T_OVERSIZE|macro|ENET1_RMON_T_OVERSIZE
DECL|ENET1_RMON_T_P1024TO2047|macro|ENET1_RMON_T_P1024TO2047
DECL|ENET1_RMON_T_P128TO255|macro|ENET1_RMON_T_P128TO255
DECL|ENET1_RMON_T_P256TO511|macro|ENET1_RMON_T_P256TO511
DECL|ENET1_RMON_T_P512TO1023|macro|ENET1_RMON_T_P512TO1023
DECL|ENET1_RMON_T_P64|macro|ENET1_RMON_T_P64
DECL|ENET1_RMON_T_P65TO127|macro|ENET1_RMON_T_P65TO127
DECL|ENET1_RMON_T_PACKETS|macro|ENET1_RMON_T_PACKETS
DECL|ENET1_RMON_T_P_GTE2048|macro|ENET1_RMON_T_P_GTE2048
DECL|ENET1_RMON_T_UNDERSIZE|macro|ENET1_RMON_T_UNDERSIZE
DECL|ENET1_RSEM|macro|ENET1_RSEM
DECL|ENET1_RSFL|macro|ENET1_RSFL
DECL|ENET1_RXIC0|macro|ENET1_RXIC0
DECL|ENET1_RXIC1|macro|ENET1_RXIC1
DECL|ENET1_RXIC2|macro|ENET1_RXIC2
DECL|ENET1_RXIC|macro|ENET1_RXIC
DECL|ENET1_RX_CLK_SELECT_INPUT|member|__IO uint32_t ENET1_RX_CLK_SELECT_INPUT; /**< ENET1_RX_CLK_SELECT_INPUT DAISY Register, offset: 0x56C */
DECL|ENET1_TACC|macro|ENET1_TACC
DECL|ENET1_TAEM|macro|ENET1_TAEM
DECL|ENET1_TAFL|macro|ENET1_TAFL
DECL|ENET1_TCCR0|macro|ENET1_TCCR0
DECL|ENET1_TCCR1|macro|ENET1_TCCR1
DECL|ENET1_TCCR2|macro|ENET1_TCCR2
DECL|ENET1_TCCR3|macro|ENET1_TCCR3
DECL|ENET1_TCCR|macro|ENET1_TCCR
DECL|ENET1_TCR|macro|ENET1_TCR
DECL|ENET1_TCSR0|macro|ENET1_TCSR0
DECL|ENET1_TCSR1|macro|ENET1_TCSR1
DECL|ENET1_TCSR2|macro|ENET1_TCSR2
DECL|ENET1_TCSR3|macro|ENET1_TCSR3
DECL|ENET1_TCSR|macro|ENET1_TCSR
DECL|ENET1_TDAR1|macro|ENET1_TDAR1
DECL|ENET1_TDAR2|macro|ENET1_TDAR2
DECL|ENET1_TDAR|macro|ENET1_TDAR
DECL|ENET1_TDSR1|macro|ENET1_TDSR1
DECL|ENET1_TDSR2|macro|ENET1_TDSR2
DECL|ENET1_TDSR|macro|ENET1_TDSR
DECL|ENET1_TFWR|macro|ENET1_TFWR
DECL|ENET1_TGSR|macro|ENET1_TGSR
DECL|ENET1_TIPG|macro|ENET1_TIPG
DECL|ENET1_TSEM|macro|ENET1_TSEM
DECL|ENET1_TXIC0|macro|ENET1_TXIC0
DECL|ENET1_TXIC1|macro|ENET1_TXIC1
DECL|ENET1_TXIC2|macro|ENET1_TXIC2
DECL|ENET1_TXIC|macro|ENET1_TXIC
DECL|ENET1|macro|ENET1
DECL|ENET2_1588_TIMER_IRQ_IRQn|enumerator|ENET2_1588_TIMER_IRQ_IRQn = 103, /**< MAC 0 1588 Timer Interrupt - synchronous */
DECL|ENET2_ATCOR|macro|ENET2_ATCOR
DECL|ENET2_ATCR|macro|ENET2_ATCR
DECL|ENET2_ATINC|macro|ENET2_ATINC
DECL|ENET2_ATOFF|macro|ENET2_ATOFF
DECL|ENET2_ATPER|macro|ENET2_ATPER
DECL|ENET2_ATSTMP|macro|ENET2_ATSTMP
DECL|ENET2_ATVR|macro|ENET2_ATVR
DECL|ENET2_BASE_PTR|macro|ENET2_BASE_PTR
DECL|ENET2_BASE|macro|ENET2_BASE
DECL|ENET2_DMA1CFG|macro|ENET2_DMA1CFG
DECL|ENET2_DMA2CFG|macro|ENET2_DMA2CFG
DECL|ENET2_DMACFG|macro|ENET2_DMACFG
DECL|ENET2_ECR|macro|ENET2_ECR
DECL|ENET2_EIMR|macro|ENET2_EIMR
DECL|ENET2_EIR|macro|ENET2_EIR
DECL|ENET2_FTRL|macro|ENET2_FTRL
DECL|ENET2_GALR|macro|ENET2_GALR
DECL|ENET2_GAUR|macro|ENET2_GAUR
DECL|ENET2_IALR|macro|ENET2_IALR
DECL|ENET2_IAUR|macro|ENET2_IAUR
DECL|ENET2_IEEE_R_ALIGN|macro|ENET2_IEEE_R_ALIGN
DECL|ENET2_IEEE_R_CRC|macro|ENET2_IEEE_R_CRC
DECL|ENET2_IEEE_R_DROP|macro|ENET2_IEEE_R_DROP
DECL|ENET2_IEEE_R_FDXFC|macro|ENET2_IEEE_R_FDXFC
DECL|ENET2_IEEE_R_FRAME_OK|macro|ENET2_IEEE_R_FRAME_OK
DECL|ENET2_IEEE_R_MACERR|macro|ENET2_IEEE_R_MACERR
DECL|ENET2_IEEE_R_OCTETS_OK|macro|ENET2_IEEE_R_OCTETS_OK
DECL|ENET2_IEEE_T_1COL|macro|ENET2_IEEE_T_1COL
DECL|ENET2_IEEE_T_CSERR|macro|ENET2_IEEE_T_CSERR
DECL|ENET2_IEEE_T_DEF|macro|ENET2_IEEE_T_DEF
DECL|ENET2_IEEE_T_DROP|macro|ENET2_IEEE_T_DROP
DECL|ENET2_IEEE_T_EXCOL|macro|ENET2_IEEE_T_EXCOL
DECL|ENET2_IEEE_T_FDXFC|macro|ENET2_IEEE_T_FDXFC
DECL|ENET2_IEEE_T_FRAME_OK|macro|ENET2_IEEE_T_FRAME_OK
DECL|ENET2_IEEE_T_LCOL|macro|ENET2_IEEE_T_LCOL
DECL|ENET2_IEEE_T_MACERR|macro|ENET2_IEEE_T_MACERR
DECL|ENET2_IEEE_T_MCOL|macro|ENET2_IEEE_T_MCOL
DECL|ENET2_IEEE_T_OCTETS_OK|macro|ENET2_IEEE_T_OCTETS_OK
DECL|ENET2_IEEE_T_SQE|macro|ENET2_IEEE_T_SQE
DECL|ENET2_MAC0_IRQ_IRQn|enumerator|ENET2_MAC0_IRQ_IRQn = 102, /**< MAC 0 IRQ */
DECL|ENET2_MAC0_TRANS1_IRQn|enumerator|ENET2_MAC0_TRANS1_IRQn = 100, /**< MAC 0 Receive / Transmit Frame / Buffer Done */
DECL|ENET2_MAC0_TRANS2_IRQn|enumerator|ENET2_MAC0_TRANS2_IRQn = 101, /**< MAC 0 Receive / Transmit Frame / Buffer Done */
DECL|ENET2_MDIO_SELECT_INPUT|member|__IO uint32_t ENET2_MDIO_SELECT_INPUT; /**< ENET2_MDIO_SELECT_INPUT DAISY Register, offset: 0x574 */
DECL|ENET2_MIBC|macro|ENET2_MIBC
DECL|ENET2_MMFR|macro|ENET2_MMFR
DECL|ENET2_MRBR1|macro|ENET2_MRBR1
DECL|ENET2_MRBR2|macro|ENET2_MRBR2
DECL|ENET2_MRBR|macro|ENET2_MRBR
DECL|ENET2_MSCR|macro|ENET2_MSCR
DECL|ENET2_OPD|macro|ENET2_OPD
DECL|ENET2_PALR|macro|ENET2_PALR
DECL|ENET2_PAUR|macro|ENET2_PAUR
DECL|ENET2_QOS|macro|ENET2_QOS
DECL|ENET2_RACC|macro|ENET2_RACC
DECL|ENET2_RAEM|macro|ENET2_RAEM
DECL|ENET2_RAFL|macro|ENET2_RAFL
DECL|ENET2_RCMR1|macro|ENET2_RCMR1
DECL|ENET2_RCMR2|macro|ENET2_RCMR2
DECL|ENET2_RCMR|macro|ENET2_RCMR
DECL|ENET2_RCR|macro|ENET2_RCR
DECL|ENET2_RDAR1|macro|ENET2_RDAR1
DECL|ENET2_RDAR2|macro|ENET2_RDAR2
DECL|ENET2_RDAR|macro|ENET2_RDAR
DECL|ENET2_RDSR1|macro|ENET2_RDSR1
DECL|ENET2_RDSR2|macro|ENET2_RDSR2
DECL|ENET2_RDSR|macro|ENET2_RDSR
DECL|ENET2_RMON_R_BC_PKT|macro|ENET2_RMON_R_BC_PKT
DECL|ENET2_RMON_R_CRC_ALIGN|macro|ENET2_RMON_R_CRC_ALIGN
DECL|ENET2_RMON_R_FRAG|macro|ENET2_RMON_R_FRAG
DECL|ENET2_RMON_R_JAB|macro|ENET2_RMON_R_JAB
DECL|ENET2_RMON_R_MC_PKT|macro|ENET2_RMON_R_MC_PKT
DECL|ENET2_RMON_R_OCTETS|macro|ENET2_RMON_R_OCTETS
DECL|ENET2_RMON_R_OVERSIZE|macro|ENET2_RMON_R_OVERSIZE
DECL|ENET2_RMON_R_P1024TO2047|macro|ENET2_RMON_R_P1024TO2047
DECL|ENET2_RMON_R_P128TO255|macro|ENET2_RMON_R_P128TO255
DECL|ENET2_RMON_R_P256TO511|macro|ENET2_RMON_R_P256TO511
DECL|ENET2_RMON_R_P512TO1023|macro|ENET2_RMON_R_P512TO1023
DECL|ENET2_RMON_R_P64|macro|ENET2_RMON_R_P64
DECL|ENET2_RMON_R_P65TO127|macro|ENET2_RMON_R_P65TO127
DECL|ENET2_RMON_R_PACKETS|macro|ENET2_RMON_R_PACKETS
DECL|ENET2_RMON_R_P_GTE2048|macro|ENET2_RMON_R_P_GTE2048
DECL|ENET2_RMON_R_RESVD_0|macro|ENET2_RMON_R_RESVD_0
DECL|ENET2_RMON_R_UNDERSIZE|macro|ENET2_RMON_R_UNDERSIZE
DECL|ENET2_RMON_T_BC_PKT|macro|ENET2_RMON_T_BC_PKT
DECL|ENET2_RMON_T_COL|macro|ENET2_RMON_T_COL
DECL|ENET2_RMON_T_CRC_ALIGN|macro|ENET2_RMON_T_CRC_ALIGN
DECL|ENET2_RMON_T_DROP|macro|ENET2_RMON_T_DROP
DECL|ENET2_RMON_T_FRAG|macro|ENET2_RMON_T_FRAG
DECL|ENET2_RMON_T_JAB|macro|ENET2_RMON_T_JAB
DECL|ENET2_RMON_T_MC_PKT|macro|ENET2_RMON_T_MC_PKT
DECL|ENET2_RMON_T_OCTETS|macro|ENET2_RMON_T_OCTETS
DECL|ENET2_RMON_T_OVERSIZE|macro|ENET2_RMON_T_OVERSIZE
DECL|ENET2_RMON_T_P1024TO2047|macro|ENET2_RMON_T_P1024TO2047
DECL|ENET2_RMON_T_P128TO255|macro|ENET2_RMON_T_P128TO255
DECL|ENET2_RMON_T_P256TO511|macro|ENET2_RMON_T_P256TO511
DECL|ENET2_RMON_T_P512TO1023|macro|ENET2_RMON_T_P512TO1023
DECL|ENET2_RMON_T_P64|macro|ENET2_RMON_T_P64
DECL|ENET2_RMON_T_P65TO127|macro|ENET2_RMON_T_P65TO127
DECL|ENET2_RMON_T_PACKETS|macro|ENET2_RMON_T_PACKETS
DECL|ENET2_RMON_T_P_GTE2048|macro|ENET2_RMON_T_P_GTE2048
DECL|ENET2_RMON_T_UNDERSIZE|macro|ENET2_RMON_T_UNDERSIZE
DECL|ENET2_RSEM|macro|ENET2_RSEM
DECL|ENET2_RSFL|macro|ENET2_RSFL
DECL|ENET2_RXIC0|macro|ENET2_RXIC0
DECL|ENET2_RXIC1|macro|ENET2_RXIC1
DECL|ENET2_RXIC2|macro|ENET2_RXIC2
DECL|ENET2_RXIC|macro|ENET2_RXIC
DECL|ENET2_RX_CLK_SELECT_INPUT|member|__IO uint32_t ENET2_RX_CLK_SELECT_INPUT; /**< ENET2_RX_CLK_SELECT_INPUT DAISY Register, offset: 0x578 */
DECL|ENET2_TACC|macro|ENET2_TACC
DECL|ENET2_TAEM|macro|ENET2_TAEM
DECL|ENET2_TAFL|macro|ENET2_TAFL
DECL|ENET2_TCCR0|macro|ENET2_TCCR0
DECL|ENET2_TCCR1|macro|ENET2_TCCR1
DECL|ENET2_TCCR2|macro|ENET2_TCCR2
DECL|ENET2_TCCR3|macro|ENET2_TCCR3
DECL|ENET2_TCCR|macro|ENET2_TCCR
DECL|ENET2_TCR|macro|ENET2_TCR
DECL|ENET2_TCSR0|macro|ENET2_TCSR0
DECL|ENET2_TCSR1|macro|ENET2_TCSR1
DECL|ENET2_TCSR2|macro|ENET2_TCSR2
DECL|ENET2_TCSR3|macro|ENET2_TCSR3
DECL|ENET2_TCSR|macro|ENET2_TCSR
DECL|ENET2_TDAR1|macro|ENET2_TDAR1
DECL|ENET2_TDAR2|macro|ENET2_TDAR2
DECL|ENET2_TDAR|macro|ENET2_TDAR
DECL|ENET2_TDSR1|macro|ENET2_TDSR1
DECL|ENET2_TDSR2|macro|ENET2_TDSR2
DECL|ENET2_TDSR|macro|ENET2_TDSR
DECL|ENET2_TFWR|macro|ENET2_TFWR
DECL|ENET2_TGSR|macro|ENET2_TGSR
DECL|ENET2_TIPG|macro|ENET2_TIPG
DECL|ENET2_TSEM|macro|ENET2_TSEM
DECL|ENET2_TXIC0|macro|ENET2_TXIC0
DECL|ENET2_TXIC1|macro|ENET2_TXIC1
DECL|ENET2_TXIC2|macro|ENET2_TXIC2
DECL|ENET2_TXIC|macro|ENET2_TXIC
DECL|ENET2|macro|ENET2
DECL|ENET_ATCOR_COR_MASK|macro|ENET_ATCOR_COR_MASK
DECL|ENET_ATCOR_COR_SHIFT|macro|ENET_ATCOR_COR_SHIFT
DECL|ENET_ATCOR_COR|macro|ENET_ATCOR_COR
DECL|ENET_ATCOR_REG|macro|ENET_ATCOR_REG
DECL|ENET_ATCR_CAPTURE_MASK|macro|ENET_ATCR_CAPTURE_MASK
DECL|ENET_ATCR_CAPTURE_SHIFT|macro|ENET_ATCR_CAPTURE_SHIFT
DECL|ENET_ATCR_EN_MASK|macro|ENET_ATCR_EN_MASK
DECL|ENET_ATCR_EN_SHIFT|macro|ENET_ATCR_EN_SHIFT
DECL|ENET_ATCR_OFFEN_MASK|macro|ENET_ATCR_OFFEN_MASK
DECL|ENET_ATCR_OFFEN_SHIFT|macro|ENET_ATCR_OFFEN_SHIFT
DECL|ENET_ATCR_OFFRST_MASK|macro|ENET_ATCR_OFFRST_MASK
DECL|ENET_ATCR_OFFRST_SHIFT|macro|ENET_ATCR_OFFRST_SHIFT
DECL|ENET_ATCR_PEREN_MASK|macro|ENET_ATCR_PEREN_MASK
DECL|ENET_ATCR_PEREN_SHIFT|macro|ENET_ATCR_PEREN_SHIFT
DECL|ENET_ATCR_PINPER_MASK|macro|ENET_ATCR_PINPER_MASK
DECL|ENET_ATCR_PINPER_SHIFT|macro|ENET_ATCR_PINPER_SHIFT
DECL|ENET_ATCR_REG|macro|ENET_ATCR_REG
DECL|ENET_ATCR_RESTART_MASK|macro|ENET_ATCR_RESTART_MASK
DECL|ENET_ATCR_RESTART_SHIFT|macro|ENET_ATCR_RESTART_SHIFT
DECL|ENET_ATCR_SLAVE_MASK|macro|ENET_ATCR_SLAVE_MASK
DECL|ENET_ATCR_SLAVE_SHIFT|macro|ENET_ATCR_SLAVE_SHIFT
DECL|ENET_ATINC_INC_CORR_MASK|macro|ENET_ATINC_INC_CORR_MASK
DECL|ENET_ATINC_INC_CORR_SHIFT|macro|ENET_ATINC_INC_CORR_SHIFT
DECL|ENET_ATINC_INC_CORR|macro|ENET_ATINC_INC_CORR
DECL|ENET_ATINC_INC_MASK|macro|ENET_ATINC_INC_MASK
DECL|ENET_ATINC_INC_SHIFT|macro|ENET_ATINC_INC_SHIFT
DECL|ENET_ATINC_INC|macro|ENET_ATINC_INC
DECL|ENET_ATINC_REG|macro|ENET_ATINC_REG
DECL|ENET_ATOFF_OFFSET_MASK|macro|ENET_ATOFF_OFFSET_MASK
DECL|ENET_ATOFF_OFFSET_SHIFT|macro|ENET_ATOFF_OFFSET_SHIFT
DECL|ENET_ATOFF_OFFSET|macro|ENET_ATOFF_OFFSET
DECL|ENET_ATOFF_REG|macro|ENET_ATOFF_REG
DECL|ENET_ATPER_PERIOD_MASK|macro|ENET_ATPER_PERIOD_MASK
DECL|ENET_ATPER_PERIOD_SHIFT|macro|ENET_ATPER_PERIOD_SHIFT
DECL|ENET_ATPER_PERIOD|macro|ENET_ATPER_PERIOD
DECL|ENET_ATPER_REG|macro|ENET_ATPER_REG
DECL|ENET_ATSTMP_REG|macro|ENET_ATSTMP_REG
DECL|ENET_ATSTMP_TIMESTAMP_MASK|macro|ENET_ATSTMP_TIMESTAMP_MASK
DECL|ENET_ATSTMP_TIMESTAMP_SHIFT|macro|ENET_ATSTMP_TIMESTAMP_SHIFT
DECL|ENET_ATSTMP_TIMESTAMP|macro|ENET_ATSTMP_TIMESTAMP
DECL|ENET_ATVR_ATIME_MASK|macro|ENET_ATVR_ATIME_MASK
DECL|ENET_ATVR_ATIME_SHIFT|macro|ENET_ATVR_ATIME_SHIFT
DECL|ENET_ATVR_ATIME|macro|ENET_ATVR_ATIME
DECL|ENET_ATVR_REG|macro|ENET_ATVR_REG
DECL|ENET_BASE_ADDRS|macro|ENET_BASE_ADDRS
DECL|ENET_BASE_PTRS|macro|ENET_BASE_PTRS
DECL|ENET_DMACFG_CALC_NOIPG_MASK|macro|ENET_DMACFG_CALC_NOIPG_MASK
DECL|ENET_DMACFG_CALC_NOIPG_SHIFT|macro|ENET_DMACFG_CALC_NOIPG_SHIFT
DECL|ENET_DMACFG_DMA_CLASS_EN_MASK|macro|ENET_DMACFG_DMA_CLASS_EN_MASK
DECL|ENET_DMACFG_DMA_CLASS_EN_SHIFT|macro|ENET_DMACFG_DMA_CLASS_EN_SHIFT
DECL|ENET_DMACFG_IDLE_SLOPE_MASK|macro|ENET_DMACFG_IDLE_SLOPE_MASK
DECL|ENET_DMACFG_IDLE_SLOPE_SHIFT|macro|ENET_DMACFG_IDLE_SLOPE_SHIFT
DECL|ENET_DMACFG_IDLE_SLOPE|macro|ENET_DMACFG_IDLE_SLOPE
DECL|ENET_DMACFG_REG|macro|ENET_DMACFG_REG
DECL|ENET_ECR_DBGEN_MASK|macro|ENET_ECR_DBGEN_MASK
DECL|ENET_ECR_DBGEN_SHIFT|macro|ENET_ECR_DBGEN_SHIFT
DECL|ENET_ECR_DBSWP_MASK|macro|ENET_ECR_DBSWP_MASK
DECL|ENET_ECR_DBSWP_SHIFT|macro|ENET_ECR_DBSWP_SHIFT
DECL|ENET_ECR_EN1588_MASK|macro|ENET_ECR_EN1588_MASK
DECL|ENET_ECR_EN1588_SHIFT|macro|ENET_ECR_EN1588_SHIFT
DECL|ENET_ECR_ETHEREN_MASK|macro|ENET_ECR_ETHEREN_MASK
DECL|ENET_ECR_ETHEREN_SHIFT|macro|ENET_ECR_ETHEREN_SHIFT
DECL|ENET_ECR_MAGICEN_MASK|macro|ENET_ECR_MAGICEN_MASK
DECL|ENET_ECR_MAGICEN_SHIFT|macro|ENET_ECR_MAGICEN_SHIFT
DECL|ENET_ECR_REG|macro|ENET_ECR_REG
DECL|ENET_ECR_RESET_MASK|macro|ENET_ECR_RESET_MASK
DECL|ENET_ECR_RESET_SHIFT|macro|ENET_ECR_RESET_SHIFT
DECL|ENET_ECR_SLEEP_MASK|macro|ENET_ECR_SLEEP_MASK
DECL|ENET_ECR_SLEEP_SHIFT|macro|ENET_ECR_SLEEP_SHIFT
DECL|ENET_ECR_SPEED_MASK|macro|ENET_ECR_SPEED_MASK
DECL|ENET_ECR_SPEED_SHIFT|macro|ENET_ECR_SPEED_SHIFT
DECL|ENET_ECR_SVLANDBL_MASK|macro|ENET_ECR_SVLANDBL_MASK
DECL|ENET_ECR_SVLANDBL_SHIFT|macro|ENET_ECR_SVLANDBL_SHIFT
DECL|ENET_ECR_SVLANEN_MASK|macro|ENET_ECR_SVLANEN_MASK
DECL|ENET_ECR_SVLANEN_SHIFT|macro|ENET_ECR_SVLANEN_SHIFT
DECL|ENET_ECR_VLANUSE2ND_MASK|macro|ENET_ECR_VLANUSE2ND_MASK
DECL|ENET_ECR_VLANUSE2ND_SHIFT|macro|ENET_ECR_VLANUSE2ND_SHIFT
DECL|ENET_EIMR_BABR_MASK|macro|ENET_EIMR_BABR_MASK
DECL|ENET_EIMR_BABR_SHIFT|macro|ENET_EIMR_BABR_SHIFT
DECL|ENET_EIMR_BABT_MASK|macro|ENET_EIMR_BABT_MASK
DECL|ENET_EIMR_BABT_SHIFT|macro|ENET_EIMR_BABT_SHIFT
DECL|ENET_EIMR_EBERR_MASK|macro|ENET_EIMR_EBERR_MASK
DECL|ENET_EIMR_EBERR_SHIFT|macro|ENET_EIMR_EBERR_SHIFT
DECL|ENET_EIMR_GRA_MASK|macro|ENET_EIMR_GRA_MASK
DECL|ENET_EIMR_GRA_SHIFT|macro|ENET_EIMR_GRA_SHIFT
DECL|ENET_EIMR_LC_MASK|macro|ENET_EIMR_LC_MASK
DECL|ENET_EIMR_LC_SHIFT|macro|ENET_EIMR_LC_SHIFT
DECL|ENET_EIMR_MII_MASK|macro|ENET_EIMR_MII_MASK
DECL|ENET_EIMR_MII_SHIFT|macro|ENET_EIMR_MII_SHIFT
DECL|ENET_EIMR_PLR_MASK|macro|ENET_EIMR_PLR_MASK
DECL|ENET_EIMR_PLR_SHIFT|macro|ENET_EIMR_PLR_SHIFT
DECL|ENET_EIMR_REG|macro|ENET_EIMR_REG
DECL|ENET_EIMR_RL_MASK|macro|ENET_EIMR_RL_MASK
DECL|ENET_EIMR_RL_SHIFT|macro|ENET_EIMR_RL_SHIFT
DECL|ENET_EIMR_RXB1_MASK|macro|ENET_EIMR_RXB1_MASK
DECL|ENET_EIMR_RXB1_SHIFT|macro|ENET_EIMR_RXB1_SHIFT
DECL|ENET_EIMR_RXB2_MASK|macro|ENET_EIMR_RXB2_MASK
DECL|ENET_EIMR_RXB2_SHIFT|macro|ENET_EIMR_RXB2_SHIFT
DECL|ENET_EIMR_RXB_MASK|macro|ENET_EIMR_RXB_MASK
DECL|ENET_EIMR_RXB_SHIFT|macro|ENET_EIMR_RXB_SHIFT
DECL|ENET_EIMR_RXF1_MASK|macro|ENET_EIMR_RXF1_MASK
DECL|ENET_EIMR_RXF1_SHIFT|macro|ENET_EIMR_RXF1_SHIFT
DECL|ENET_EIMR_RXF2_MASK|macro|ENET_EIMR_RXF2_MASK
DECL|ENET_EIMR_RXF2_SHIFT|macro|ENET_EIMR_RXF2_SHIFT
DECL|ENET_EIMR_RXFLUSH_0_MASK|macro|ENET_EIMR_RXFLUSH_0_MASK
DECL|ENET_EIMR_RXFLUSH_0_SHIFT|macro|ENET_EIMR_RXFLUSH_0_SHIFT
DECL|ENET_EIMR_RXFLUSH_1_MASK|macro|ENET_EIMR_RXFLUSH_1_MASK
DECL|ENET_EIMR_RXFLUSH_1_SHIFT|macro|ENET_EIMR_RXFLUSH_1_SHIFT
DECL|ENET_EIMR_RXFLUSH_2_MASK|macro|ENET_EIMR_RXFLUSH_2_MASK
DECL|ENET_EIMR_RXFLUSH_2_SHIFT|macro|ENET_EIMR_RXFLUSH_2_SHIFT
DECL|ENET_EIMR_RXF_MASK|macro|ENET_EIMR_RXF_MASK
DECL|ENET_EIMR_RXF_SHIFT|macro|ENET_EIMR_RXF_SHIFT
DECL|ENET_EIMR_TS_AVAIL_MASK|macro|ENET_EIMR_TS_AVAIL_MASK
DECL|ENET_EIMR_TS_AVAIL_SHIFT|macro|ENET_EIMR_TS_AVAIL_SHIFT
DECL|ENET_EIMR_TS_TIMER_MASK|macro|ENET_EIMR_TS_TIMER_MASK
DECL|ENET_EIMR_TS_TIMER_SHIFT|macro|ENET_EIMR_TS_TIMER_SHIFT
DECL|ENET_EIMR_TXB1_MASK|macro|ENET_EIMR_TXB1_MASK
DECL|ENET_EIMR_TXB1_SHIFT|macro|ENET_EIMR_TXB1_SHIFT
DECL|ENET_EIMR_TXB2_MASK|macro|ENET_EIMR_TXB2_MASK
DECL|ENET_EIMR_TXB2_SHIFT|macro|ENET_EIMR_TXB2_SHIFT
DECL|ENET_EIMR_TXB_MASK|macro|ENET_EIMR_TXB_MASK
DECL|ENET_EIMR_TXB_SHIFT|macro|ENET_EIMR_TXB_SHIFT
DECL|ENET_EIMR_TXF1_MASK|macro|ENET_EIMR_TXF1_MASK
DECL|ENET_EIMR_TXF1_SHIFT|macro|ENET_EIMR_TXF1_SHIFT
DECL|ENET_EIMR_TXF2_MASK|macro|ENET_EIMR_TXF2_MASK
DECL|ENET_EIMR_TXF2_SHIFT|macro|ENET_EIMR_TXF2_SHIFT
DECL|ENET_EIMR_TXF_MASK|macro|ENET_EIMR_TXF_MASK
DECL|ENET_EIMR_TXF_SHIFT|macro|ENET_EIMR_TXF_SHIFT
DECL|ENET_EIMR_UN_MASK|macro|ENET_EIMR_UN_MASK
DECL|ENET_EIMR_UN_SHIFT|macro|ENET_EIMR_UN_SHIFT
DECL|ENET_EIMR_WAKEUP_MASK|macro|ENET_EIMR_WAKEUP_MASK
DECL|ENET_EIMR_WAKEUP_SHIFT|macro|ENET_EIMR_WAKEUP_SHIFT
DECL|ENET_EIR_BABR_MASK|macro|ENET_EIR_BABR_MASK
DECL|ENET_EIR_BABR_SHIFT|macro|ENET_EIR_BABR_SHIFT
DECL|ENET_EIR_BABT_MASK|macro|ENET_EIR_BABT_MASK
DECL|ENET_EIR_BABT_SHIFT|macro|ENET_EIR_BABT_SHIFT
DECL|ENET_EIR_EBERR_MASK|macro|ENET_EIR_EBERR_MASK
DECL|ENET_EIR_EBERR_SHIFT|macro|ENET_EIR_EBERR_SHIFT
DECL|ENET_EIR_GRA_MASK|macro|ENET_EIR_GRA_MASK
DECL|ENET_EIR_GRA_SHIFT|macro|ENET_EIR_GRA_SHIFT
DECL|ENET_EIR_LC_MASK|macro|ENET_EIR_LC_MASK
DECL|ENET_EIR_LC_SHIFT|macro|ENET_EIR_LC_SHIFT
DECL|ENET_EIR_MII_MASK|macro|ENET_EIR_MII_MASK
DECL|ENET_EIR_MII_SHIFT|macro|ENET_EIR_MII_SHIFT
DECL|ENET_EIR_PLR_MASK|macro|ENET_EIR_PLR_MASK
DECL|ENET_EIR_PLR_SHIFT|macro|ENET_EIR_PLR_SHIFT
DECL|ENET_EIR_REG|macro|ENET_EIR_REG
DECL|ENET_EIR_RL_MASK|macro|ENET_EIR_RL_MASK
DECL|ENET_EIR_RL_SHIFT|macro|ENET_EIR_RL_SHIFT
DECL|ENET_EIR_RXB1_MASK|macro|ENET_EIR_RXB1_MASK
DECL|ENET_EIR_RXB1_SHIFT|macro|ENET_EIR_RXB1_SHIFT
DECL|ENET_EIR_RXB2_MASK|macro|ENET_EIR_RXB2_MASK
DECL|ENET_EIR_RXB2_SHIFT|macro|ENET_EIR_RXB2_SHIFT
DECL|ENET_EIR_RXB_MASK|macro|ENET_EIR_RXB_MASK
DECL|ENET_EIR_RXB_SHIFT|macro|ENET_EIR_RXB_SHIFT
DECL|ENET_EIR_RXF1_MASK|macro|ENET_EIR_RXF1_MASK
DECL|ENET_EIR_RXF1_SHIFT|macro|ENET_EIR_RXF1_SHIFT
DECL|ENET_EIR_RXF2_MASK|macro|ENET_EIR_RXF2_MASK
DECL|ENET_EIR_RXF2_SHIFT|macro|ENET_EIR_RXF2_SHIFT
DECL|ENET_EIR_RXFLUSH_0_MASK|macro|ENET_EIR_RXFLUSH_0_MASK
DECL|ENET_EIR_RXFLUSH_0_SHIFT|macro|ENET_EIR_RXFLUSH_0_SHIFT
DECL|ENET_EIR_RXFLUSH_1_MASK|macro|ENET_EIR_RXFLUSH_1_MASK
DECL|ENET_EIR_RXFLUSH_1_SHIFT|macro|ENET_EIR_RXFLUSH_1_SHIFT
DECL|ENET_EIR_RXFLUSH_2_MASK|macro|ENET_EIR_RXFLUSH_2_MASK
DECL|ENET_EIR_RXFLUSH_2_SHIFT|macro|ENET_EIR_RXFLUSH_2_SHIFT
DECL|ENET_EIR_RXF_MASK|macro|ENET_EIR_RXF_MASK
DECL|ENET_EIR_RXF_SHIFT|macro|ENET_EIR_RXF_SHIFT
DECL|ENET_EIR_TS_AVAIL_MASK|macro|ENET_EIR_TS_AVAIL_MASK
DECL|ENET_EIR_TS_AVAIL_SHIFT|macro|ENET_EIR_TS_AVAIL_SHIFT
DECL|ENET_EIR_TS_TIMER_MASK|macro|ENET_EIR_TS_TIMER_MASK
DECL|ENET_EIR_TS_TIMER_SHIFT|macro|ENET_EIR_TS_TIMER_SHIFT
DECL|ENET_EIR_TXB1_MASK|macro|ENET_EIR_TXB1_MASK
DECL|ENET_EIR_TXB1_SHIFT|macro|ENET_EIR_TXB1_SHIFT
DECL|ENET_EIR_TXB2_MASK|macro|ENET_EIR_TXB2_MASK
DECL|ENET_EIR_TXB2_SHIFT|macro|ENET_EIR_TXB2_SHIFT
DECL|ENET_EIR_TXB_MASK|macro|ENET_EIR_TXB_MASK
DECL|ENET_EIR_TXB_SHIFT|macro|ENET_EIR_TXB_SHIFT
DECL|ENET_EIR_TXF1_MASK|macro|ENET_EIR_TXF1_MASK
DECL|ENET_EIR_TXF1_SHIFT|macro|ENET_EIR_TXF1_SHIFT
DECL|ENET_EIR_TXF2_MASK|macro|ENET_EIR_TXF2_MASK
DECL|ENET_EIR_TXF2_SHIFT|macro|ENET_EIR_TXF2_SHIFT
DECL|ENET_EIR_TXF_MASK|macro|ENET_EIR_TXF_MASK
DECL|ENET_EIR_TXF_SHIFT|macro|ENET_EIR_TXF_SHIFT
DECL|ENET_EIR_UN_MASK|macro|ENET_EIR_UN_MASK
DECL|ENET_EIR_UN_SHIFT|macro|ENET_EIR_UN_SHIFT
DECL|ENET_EIR_WAKEUP_MASK|macro|ENET_EIR_WAKEUP_MASK
DECL|ENET_EIR_WAKEUP_SHIFT|macro|ENET_EIR_WAKEUP_SHIFT
DECL|ENET_FTRL_REG|macro|ENET_FTRL_REG
DECL|ENET_FTRL_TRUNC_FL_MASK|macro|ENET_FTRL_TRUNC_FL_MASK
DECL|ENET_FTRL_TRUNC_FL_SHIFT|macro|ENET_FTRL_TRUNC_FL_SHIFT
DECL|ENET_FTRL_TRUNC_FL|macro|ENET_FTRL_TRUNC_FL
DECL|ENET_GALR_GADDR2_MASK|macro|ENET_GALR_GADDR2_MASK
DECL|ENET_GALR_GADDR2_SHIFT|macro|ENET_GALR_GADDR2_SHIFT
DECL|ENET_GALR_GADDR2|macro|ENET_GALR_GADDR2
DECL|ENET_GALR_REG|macro|ENET_GALR_REG
DECL|ENET_GAUR_GADDR1_MASK|macro|ENET_GAUR_GADDR1_MASK
DECL|ENET_GAUR_GADDR1_SHIFT|macro|ENET_GAUR_GADDR1_SHIFT
DECL|ENET_GAUR_GADDR1|macro|ENET_GAUR_GADDR1
DECL|ENET_GAUR_REG|macro|ENET_GAUR_REG
DECL|ENET_IALR_IADDR2_MASK|macro|ENET_IALR_IADDR2_MASK
DECL|ENET_IALR_IADDR2_SHIFT|macro|ENET_IALR_IADDR2_SHIFT
DECL|ENET_IALR_IADDR2|macro|ENET_IALR_IADDR2
DECL|ENET_IALR_REG|macro|ENET_IALR_REG
DECL|ENET_IAUR_IADDR1_MASK|macro|ENET_IAUR_IADDR1_MASK
DECL|ENET_IAUR_IADDR1_SHIFT|macro|ENET_IAUR_IADDR1_SHIFT
DECL|ENET_IAUR_IADDR1|macro|ENET_IAUR_IADDR1
DECL|ENET_IAUR_REG|macro|ENET_IAUR_REG
DECL|ENET_IEEE_R_ALIGN_COUNT_MASK|macro|ENET_IEEE_R_ALIGN_COUNT_MASK
DECL|ENET_IEEE_R_ALIGN_COUNT_SHIFT|macro|ENET_IEEE_R_ALIGN_COUNT_SHIFT
DECL|ENET_IEEE_R_ALIGN_COUNT|macro|ENET_IEEE_R_ALIGN_COUNT
DECL|ENET_IEEE_R_ALIGN_REG|macro|ENET_IEEE_R_ALIGN_REG
DECL|ENET_IEEE_R_CRC_COUNT_MASK|macro|ENET_IEEE_R_CRC_COUNT_MASK
DECL|ENET_IEEE_R_CRC_COUNT_SHIFT|macro|ENET_IEEE_R_CRC_COUNT_SHIFT
DECL|ENET_IEEE_R_CRC_COUNT|macro|ENET_IEEE_R_CRC_COUNT
DECL|ENET_IEEE_R_CRC_REG|macro|ENET_IEEE_R_CRC_REG
DECL|ENET_IEEE_R_DROP_COUNT_MASK|macro|ENET_IEEE_R_DROP_COUNT_MASK
DECL|ENET_IEEE_R_DROP_COUNT_SHIFT|macro|ENET_IEEE_R_DROP_COUNT_SHIFT
DECL|ENET_IEEE_R_DROP_COUNT|macro|ENET_IEEE_R_DROP_COUNT
DECL|ENET_IEEE_R_DROP_REG|macro|ENET_IEEE_R_DROP_REG
DECL|ENET_IEEE_R_FDXFC_COUNT_MASK|macro|ENET_IEEE_R_FDXFC_COUNT_MASK
DECL|ENET_IEEE_R_FDXFC_COUNT_SHIFT|macro|ENET_IEEE_R_FDXFC_COUNT_SHIFT
DECL|ENET_IEEE_R_FDXFC_COUNT|macro|ENET_IEEE_R_FDXFC_COUNT
DECL|ENET_IEEE_R_FDXFC_REG|macro|ENET_IEEE_R_FDXFC_REG
DECL|ENET_IEEE_R_FRAME_OK_COUNT_MASK|macro|ENET_IEEE_R_FRAME_OK_COUNT_MASK
DECL|ENET_IEEE_R_FRAME_OK_COUNT_SHIFT|macro|ENET_IEEE_R_FRAME_OK_COUNT_SHIFT
DECL|ENET_IEEE_R_FRAME_OK_COUNT|macro|ENET_IEEE_R_FRAME_OK_COUNT
DECL|ENET_IEEE_R_FRAME_OK_REG|macro|ENET_IEEE_R_FRAME_OK_REG
DECL|ENET_IEEE_R_MACERR_COUNT_MASK|macro|ENET_IEEE_R_MACERR_COUNT_MASK
DECL|ENET_IEEE_R_MACERR_COUNT_SHIFT|macro|ENET_IEEE_R_MACERR_COUNT_SHIFT
DECL|ENET_IEEE_R_MACERR_COUNT|macro|ENET_IEEE_R_MACERR_COUNT
DECL|ENET_IEEE_R_MACERR_REG|macro|ENET_IEEE_R_MACERR_REG
DECL|ENET_IEEE_R_OCTETS_OK_COUNT_MASK|macro|ENET_IEEE_R_OCTETS_OK_COUNT_MASK
DECL|ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT|macro|ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT
DECL|ENET_IEEE_R_OCTETS_OK_COUNT|macro|ENET_IEEE_R_OCTETS_OK_COUNT
DECL|ENET_IEEE_R_OCTETS_OK_REG|macro|ENET_IEEE_R_OCTETS_OK_REG
DECL|ENET_IEEE_T_1COL_COUNT_MASK|macro|ENET_IEEE_T_1COL_COUNT_MASK
DECL|ENET_IEEE_T_1COL_COUNT_SHIFT|macro|ENET_IEEE_T_1COL_COUNT_SHIFT
DECL|ENET_IEEE_T_1COL_COUNT|macro|ENET_IEEE_T_1COL_COUNT
DECL|ENET_IEEE_T_1COL_REG|macro|ENET_IEEE_T_1COL_REG
DECL|ENET_IEEE_T_CSERR_COUNT_MASK|macro|ENET_IEEE_T_CSERR_COUNT_MASK
DECL|ENET_IEEE_T_CSERR_COUNT_SHIFT|macro|ENET_IEEE_T_CSERR_COUNT_SHIFT
DECL|ENET_IEEE_T_CSERR_COUNT|macro|ENET_IEEE_T_CSERR_COUNT
DECL|ENET_IEEE_T_CSERR_REG|macro|ENET_IEEE_T_CSERR_REG
DECL|ENET_IEEE_T_DEF_COUNT_MASK|macro|ENET_IEEE_T_DEF_COUNT_MASK
DECL|ENET_IEEE_T_DEF_COUNT_SHIFT|macro|ENET_IEEE_T_DEF_COUNT_SHIFT
DECL|ENET_IEEE_T_DEF_COUNT|macro|ENET_IEEE_T_DEF_COUNT
DECL|ENET_IEEE_T_DEF_REG|macro|ENET_IEEE_T_DEF_REG
DECL|ENET_IEEE_T_DROP_REG|macro|ENET_IEEE_T_DROP_REG
DECL|ENET_IEEE_T_EXCOL_COUNT_MASK|macro|ENET_IEEE_T_EXCOL_COUNT_MASK
DECL|ENET_IEEE_T_EXCOL_COUNT_SHIFT|macro|ENET_IEEE_T_EXCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_EXCOL_COUNT|macro|ENET_IEEE_T_EXCOL_COUNT
DECL|ENET_IEEE_T_EXCOL_REG|macro|ENET_IEEE_T_EXCOL_REG
DECL|ENET_IEEE_T_FDXFC_COUNT_MASK|macro|ENET_IEEE_T_FDXFC_COUNT_MASK
DECL|ENET_IEEE_T_FDXFC_COUNT_SHIFT|macro|ENET_IEEE_T_FDXFC_COUNT_SHIFT
DECL|ENET_IEEE_T_FDXFC_COUNT|macro|ENET_IEEE_T_FDXFC_COUNT
DECL|ENET_IEEE_T_FDXFC_REG|macro|ENET_IEEE_T_FDXFC_REG
DECL|ENET_IEEE_T_FRAME_OK_COUNT_MASK|macro|ENET_IEEE_T_FRAME_OK_COUNT_MASK
DECL|ENET_IEEE_T_FRAME_OK_COUNT_SHIFT|macro|ENET_IEEE_T_FRAME_OK_COUNT_SHIFT
DECL|ENET_IEEE_T_FRAME_OK_COUNT|macro|ENET_IEEE_T_FRAME_OK_COUNT
DECL|ENET_IEEE_T_FRAME_OK_REG|macro|ENET_IEEE_T_FRAME_OK_REG
DECL|ENET_IEEE_T_LCOL_COUNT_MASK|macro|ENET_IEEE_T_LCOL_COUNT_MASK
DECL|ENET_IEEE_T_LCOL_COUNT_SHIFT|macro|ENET_IEEE_T_LCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_LCOL_COUNT|macro|ENET_IEEE_T_LCOL_COUNT
DECL|ENET_IEEE_T_LCOL_REG|macro|ENET_IEEE_T_LCOL_REG
DECL|ENET_IEEE_T_MACERR_COUNT_MASK|macro|ENET_IEEE_T_MACERR_COUNT_MASK
DECL|ENET_IEEE_T_MACERR_COUNT_SHIFT|macro|ENET_IEEE_T_MACERR_COUNT_SHIFT
DECL|ENET_IEEE_T_MACERR_COUNT|macro|ENET_IEEE_T_MACERR_COUNT
DECL|ENET_IEEE_T_MACERR_REG|macro|ENET_IEEE_T_MACERR_REG
DECL|ENET_IEEE_T_MCOL_COUNT_MASK|macro|ENET_IEEE_T_MCOL_COUNT_MASK
DECL|ENET_IEEE_T_MCOL_COUNT_SHIFT|macro|ENET_IEEE_T_MCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_MCOL_COUNT|macro|ENET_IEEE_T_MCOL_COUNT
DECL|ENET_IEEE_T_MCOL_REG|macro|ENET_IEEE_T_MCOL_REG
DECL|ENET_IEEE_T_OCTETS_OK_COUNT_MASK|macro|ENET_IEEE_T_OCTETS_OK_COUNT_MASK
DECL|ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT|macro|ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT
DECL|ENET_IEEE_T_OCTETS_OK_COUNT|macro|ENET_IEEE_T_OCTETS_OK_COUNT
DECL|ENET_IEEE_T_OCTETS_OK_REG|macro|ENET_IEEE_T_OCTETS_OK_REG
DECL|ENET_IEEE_T_SQE_COUNT_MASK|macro|ENET_IEEE_T_SQE_COUNT_MASK
DECL|ENET_IEEE_T_SQE_COUNT_SHIFT|macro|ENET_IEEE_T_SQE_COUNT_SHIFT
DECL|ENET_IEEE_T_SQE_COUNT|macro|ENET_IEEE_T_SQE_COUNT
DECL|ENET_IEEE_T_SQE_REG|macro|ENET_IEEE_T_SQE_REG
DECL|ENET_MIBC_MIB_CLEAR_MASK|macro|ENET_MIBC_MIB_CLEAR_MASK
DECL|ENET_MIBC_MIB_CLEAR_SHIFT|macro|ENET_MIBC_MIB_CLEAR_SHIFT
DECL|ENET_MIBC_MIB_DIS_MASK|macro|ENET_MIBC_MIB_DIS_MASK
DECL|ENET_MIBC_MIB_DIS_SHIFT|macro|ENET_MIBC_MIB_DIS_SHIFT
DECL|ENET_MIBC_MIB_IDLE_MASK|macro|ENET_MIBC_MIB_IDLE_MASK
DECL|ENET_MIBC_MIB_IDLE_SHIFT|macro|ENET_MIBC_MIB_IDLE_SHIFT
DECL|ENET_MIBC_REG|macro|ENET_MIBC_REG
DECL|ENET_MMFR_DATA_MASK|macro|ENET_MMFR_DATA_MASK
DECL|ENET_MMFR_DATA_SHIFT|macro|ENET_MMFR_DATA_SHIFT
DECL|ENET_MMFR_DATA|macro|ENET_MMFR_DATA
DECL|ENET_MMFR_OP_MASK|macro|ENET_MMFR_OP_MASK
DECL|ENET_MMFR_OP_SHIFT|macro|ENET_MMFR_OP_SHIFT
DECL|ENET_MMFR_OP|macro|ENET_MMFR_OP
DECL|ENET_MMFR_PA_MASK|macro|ENET_MMFR_PA_MASK
DECL|ENET_MMFR_PA_SHIFT|macro|ENET_MMFR_PA_SHIFT
DECL|ENET_MMFR_PA|macro|ENET_MMFR_PA
DECL|ENET_MMFR_RA_MASK|macro|ENET_MMFR_RA_MASK
DECL|ENET_MMFR_RA_SHIFT|macro|ENET_MMFR_RA_SHIFT
DECL|ENET_MMFR_RA|macro|ENET_MMFR_RA
DECL|ENET_MMFR_REG|macro|ENET_MMFR_REG
DECL|ENET_MMFR_ST_MASK|macro|ENET_MMFR_ST_MASK
DECL|ENET_MMFR_ST_SHIFT|macro|ENET_MMFR_ST_SHIFT
DECL|ENET_MMFR_ST|macro|ENET_MMFR_ST
DECL|ENET_MMFR_TA_MASK|macro|ENET_MMFR_TA_MASK
DECL|ENET_MMFR_TA_SHIFT|macro|ENET_MMFR_TA_SHIFT
DECL|ENET_MMFR_TA|macro|ENET_MMFR_TA
DECL|ENET_MRBR1_REG|macro|ENET_MRBR1_REG
DECL|ENET_MRBR1_R_BUF_SIZE_MASK|macro|ENET_MRBR1_R_BUF_SIZE_MASK
DECL|ENET_MRBR1_R_BUF_SIZE_SHIFT|macro|ENET_MRBR1_R_BUF_SIZE_SHIFT
DECL|ENET_MRBR1_R_BUF_SIZE|macro|ENET_MRBR1_R_BUF_SIZE
DECL|ENET_MRBR2_REG|macro|ENET_MRBR2_REG
DECL|ENET_MRBR2_R_BUF_SIZE_MASK|macro|ENET_MRBR2_R_BUF_SIZE_MASK
DECL|ENET_MRBR2_R_BUF_SIZE_SHIFT|macro|ENET_MRBR2_R_BUF_SIZE_SHIFT
DECL|ENET_MRBR2_R_BUF_SIZE|macro|ENET_MRBR2_R_BUF_SIZE
DECL|ENET_MRBR_REG|macro|ENET_MRBR_REG
DECL|ENET_MRBR_R_BUF_SIZE_MASK|macro|ENET_MRBR_R_BUF_SIZE_MASK
DECL|ENET_MRBR_R_BUF_SIZE_SHIFT|macro|ENET_MRBR_R_BUF_SIZE_SHIFT
DECL|ENET_MRBR_R_BUF_SIZE|macro|ENET_MRBR_R_BUF_SIZE
DECL|ENET_MSCR_DIS_PRE_MASK|macro|ENET_MSCR_DIS_PRE_MASK
DECL|ENET_MSCR_DIS_PRE_SHIFT|macro|ENET_MSCR_DIS_PRE_SHIFT
DECL|ENET_MSCR_HOLDTIME_MASK|macro|ENET_MSCR_HOLDTIME_MASK
DECL|ENET_MSCR_HOLDTIME_SHIFT|macro|ENET_MSCR_HOLDTIME_SHIFT
DECL|ENET_MSCR_HOLDTIME|macro|ENET_MSCR_HOLDTIME
DECL|ENET_MSCR_MII_SPEED_MASK|macro|ENET_MSCR_MII_SPEED_MASK
DECL|ENET_MSCR_MII_SPEED_SHIFT|macro|ENET_MSCR_MII_SPEED_SHIFT
DECL|ENET_MSCR_MII_SPEED|macro|ENET_MSCR_MII_SPEED
DECL|ENET_MSCR_REG|macro|ENET_MSCR_REG
DECL|ENET_MemMapPtr|typedef|} ENET_Type, *ENET_MemMapPtr;
DECL|ENET_OPD_OPCODE_MASK|macro|ENET_OPD_OPCODE_MASK
DECL|ENET_OPD_OPCODE_SHIFT|macro|ENET_OPD_OPCODE_SHIFT
DECL|ENET_OPD_OPCODE|macro|ENET_OPD_OPCODE
DECL|ENET_OPD_PAUSE_DUR_MASK|macro|ENET_OPD_PAUSE_DUR_MASK
DECL|ENET_OPD_PAUSE_DUR_SHIFT|macro|ENET_OPD_PAUSE_DUR_SHIFT
DECL|ENET_OPD_PAUSE_DUR|macro|ENET_OPD_PAUSE_DUR
DECL|ENET_OPD_REG|macro|ENET_OPD_REG
DECL|ENET_PALR_PADDR1_MASK|macro|ENET_PALR_PADDR1_MASK
DECL|ENET_PALR_PADDR1_SHIFT|macro|ENET_PALR_PADDR1_SHIFT
DECL|ENET_PALR_PADDR1|macro|ENET_PALR_PADDR1
DECL|ENET_PALR_REG|macro|ENET_PALR_REG
DECL|ENET_PAUR_PADDR2_MASK|macro|ENET_PAUR_PADDR2_MASK
DECL|ENET_PAUR_PADDR2_SHIFT|macro|ENET_PAUR_PADDR2_SHIFT
DECL|ENET_PAUR_PADDR2|macro|ENET_PAUR_PADDR2
DECL|ENET_PAUR_REG|macro|ENET_PAUR_REG
DECL|ENET_PAUR_TYPE_MASK|macro|ENET_PAUR_TYPE_MASK
DECL|ENET_PAUR_TYPE_SHIFT|macro|ENET_PAUR_TYPE_SHIFT
DECL|ENET_PAUR_TYPE|macro|ENET_PAUR_TYPE
DECL|ENET_QOS_REG|macro|ENET_QOS_REG
DECL|ENET_QOS_RX_FLUSH0_MASK|macro|ENET_QOS_RX_FLUSH0_MASK
DECL|ENET_QOS_RX_FLUSH0_SHIFT|macro|ENET_QOS_RX_FLUSH0_SHIFT
DECL|ENET_QOS_RX_FLUSH1_MASK|macro|ENET_QOS_RX_FLUSH1_MASK
DECL|ENET_QOS_RX_FLUSH1_SHIFT|macro|ENET_QOS_RX_FLUSH1_SHIFT
DECL|ENET_QOS_RX_FLUSH2_MASK|macro|ENET_QOS_RX_FLUSH2_MASK
DECL|ENET_QOS_RX_FLUSH2_SHIFT|macro|ENET_QOS_RX_FLUSH2_SHIFT
DECL|ENET_QOS_TX_SCHEME_MASK|macro|ENET_QOS_TX_SCHEME_MASK
DECL|ENET_QOS_TX_SCHEME_SHIFT|macro|ENET_QOS_TX_SCHEME_SHIFT
DECL|ENET_QOS_TX_SCHEME|macro|ENET_QOS_TX_SCHEME
DECL|ENET_RACC_IPDIS_MASK|macro|ENET_RACC_IPDIS_MASK
DECL|ENET_RACC_IPDIS_SHIFT|macro|ENET_RACC_IPDIS_SHIFT
DECL|ENET_RACC_LINEDIS_MASK|macro|ENET_RACC_LINEDIS_MASK
DECL|ENET_RACC_LINEDIS_SHIFT|macro|ENET_RACC_LINEDIS_SHIFT
DECL|ENET_RACC_PADREM_MASK|macro|ENET_RACC_PADREM_MASK
DECL|ENET_RACC_PADREM_SHIFT|macro|ENET_RACC_PADREM_SHIFT
DECL|ENET_RACC_PRODIS_MASK|macro|ENET_RACC_PRODIS_MASK
DECL|ENET_RACC_PRODIS_SHIFT|macro|ENET_RACC_PRODIS_SHIFT
DECL|ENET_RACC_REG|macro|ENET_RACC_REG
DECL|ENET_RACC_SHIFT16_MASK|macro|ENET_RACC_SHIFT16_MASK
DECL|ENET_RACC_SHIFT16_SHIFT|macro|ENET_RACC_SHIFT16_SHIFT
DECL|ENET_RAEM_REG|macro|ENET_RAEM_REG
DECL|ENET_RAEM_RX_ALMOST_EMPTY_MASK|macro|ENET_RAEM_RX_ALMOST_EMPTY_MASK
DECL|ENET_RAEM_RX_ALMOST_EMPTY_SHIFT|macro|ENET_RAEM_RX_ALMOST_EMPTY_SHIFT
DECL|ENET_RAEM_RX_ALMOST_EMPTY|macro|ENET_RAEM_RX_ALMOST_EMPTY
DECL|ENET_RAFL_REG|macro|ENET_RAFL_REG
DECL|ENET_RAFL_RX_ALMOST_FULL_MASK|macro|ENET_RAFL_RX_ALMOST_FULL_MASK
DECL|ENET_RAFL_RX_ALMOST_FULL_SHIFT|macro|ENET_RAFL_RX_ALMOST_FULL_SHIFT
DECL|ENET_RAFL_RX_ALMOST_FULL|macro|ENET_RAFL_RX_ALMOST_FULL
DECL|ENET_RCMR_CMP0_MASK|macro|ENET_RCMR_CMP0_MASK
DECL|ENET_RCMR_CMP0_SHIFT|macro|ENET_RCMR_CMP0_SHIFT
DECL|ENET_RCMR_CMP0|macro|ENET_RCMR_CMP0
DECL|ENET_RCMR_CMP1_MASK|macro|ENET_RCMR_CMP1_MASK
DECL|ENET_RCMR_CMP1_SHIFT|macro|ENET_RCMR_CMP1_SHIFT
DECL|ENET_RCMR_CMP1|macro|ENET_RCMR_CMP1
DECL|ENET_RCMR_CMP2_MASK|macro|ENET_RCMR_CMP2_MASK
DECL|ENET_RCMR_CMP2_SHIFT|macro|ENET_RCMR_CMP2_SHIFT
DECL|ENET_RCMR_CMP2|macro|ENET_RCMR_CMP2
DECL|ENET_RCMR_CMP3_MASK|macro|ENET_RCMR_CMP3_MASK
DECL|ENET_RCMR_CMP3_SHIFT|macro|ENET_RCMR_CMP3_SHIFT
DECL|ENET_RCMR_CMP3|macro|ENET_RCMR_CMP3
DECL|ENET_RCMR_MATCHEN_MASK|macro|ENET_RCMR_MATCHEN_MASK
DECL|ENET_RCMR_MATCHEN_SHIFT|macro|ENET_RCMR_MATCHEN_SHIFT
DECL|ENET_RCMR_REG|macro|ENET_RCMR_REG
DECL|ENET_RCR_BC_REJ_MASK|macro|ENET_RCR_BC_REJ_MASK
DECL|ENET_RCR_BC_REJ_SHIFT|macro|ENET_RCR_BC_REJ_SHIFT
DECL|ENET_RCR_CFEN_MASK|macro|ENET_RCR_CFEN_MASK
DECL|ENET_RCR_CFEN_SHIFT|macro|ENET_RCR_CFEN_SHIFT
DECL|ENET_RCR_CRCFWD_MASK|macro|ENET_RCR_CRCFWD_MASK
DECL|ENET_RCR_CRCFWD_SHIFT|macro|ENET_RCR_CRCFWD_SHIFT
DECL|ENET_RCR_DRT_MASK|macro|ENET_RCR_DRT_MASK
DECL|ENET_RCR_DRT_SHIFT|macro|ENET_RCR_DRT_SHIFT
DECL|ENET_RCR_FCE_MASK|macro|ENET_RCR_FCE_MASK
DECL|ENET_RCR_FCE_SHIFT|macro|ENET_RCR_FCE_SHIFT
DECL|ENET_RCR_GRS_MASK|macro|ENET_RCR_GRS_MASK
DECL|ENET_RCR_GRS_SHIFT|macro|ENET_RCR_GRS_SHIFT
DECL|ENET_RCR_LOOP_MASK|macro|ENET_RCR_LOOP_MASK
DECL|ENET_RCR_LOOP_SHIFT|macro|ENET_RCR_LOOP_SHIFT
DECL|ENET_RCR_MAX_FL_MASK|macro|ENET_RCR_MAX_FL_MASK
DECL|ENET_RCR_MAX_FL_SHIFT|macro|ENET_RCR_MAX_FL_SHIFT
DECL|ENET_RCR_MAX_FL|macro|ENET_RCR_MAX_FL
DECL|ENET_RCR_MII_MODE_MASK|macro|ENET_RCR_MII_MODE_MASK
DECL|ENET_RCR_MII_MODE_SHIFT|macro|ENET_RCR_MII_MODE_SHIFT
DECL|ENET_RCR_NLC_MASK|macro|ENET_RCR_NLC_MASK
DECL|ENET_RCR_NLC_SHIFT|macro|ENET_RCR_NLC_SHIFT
DECL|ENET_RCR_PADEN_MASK|macro|ENET_RCR_PADEN_MASK
DECL|ENET_RCR_PADEN_SHIFT|macro|ENET_RCR_PADEN_SHIFT
DECL|ENET_RCR_PAUFWD_MASK|macro|ENET_RCR_PAUFWD_MASK
DECL|ENET_RCR_PAUFWD_SHIFT|macro|ENET_RCR_PAUFWD_SHIFT
DECL|ENET_RCR_PROM_MASK|macro|ENET_RCR_PROM_MASK
DECL|ENET_RCR_PROM_SHIFT|macro|ENET_RCR_PROM_SHIFT
DECL|ENET_RCR_REG|macro|ENET_RCR_REG
DECL|ENET_RCR_RGMII_EN_MASK|macro|ENET_RCR_RGMII_EN_MASK
DECL|ENET_RCR_RGMII_EN_SHIFT|macro|ENET_RCR_RGMII_EN_SHIFT
DECL|ENET_RCR_RMII_10T_MASK|macro|ENET_RCR_RMII_10T_MASK
DECL|ENET_RCR_RMII_10T_SHIFT|macro|ENET_RCR_RMII_10T_SHIFT
DECL|ENET_RCR_RMII_MODE_MASK|macro|ENET_RCR_RMII_MODE_MASK
DECL|ENET_RCR_RMII_MODE_SHIFT|macro|ENET_RCR_RMII_MODE_SHIFT
DECL|ENET_RDAR1_RDAR_MASK|macro|ENET_RDAR1_RDAR_MASK
DECL|ENET_RDAR1_RDAR_SHIFT|macro|ENET_RDAR1_RDAR_SHIFT
DECL|ENET_RDAR1_REG|macro|ENET_RDAR1_REG
DECL|ENET_RDAR2_RDAR_MASK|macro|ENET_RDAR2_RDAR_MASK
DECL|ENET_RDAR2_RDAR_SHIFT|macro|ENET_RDAR2_RDAR_SHIFT
DECL|ENET_RDAR2_REG|macro|ENET_RDAR2_REG
DECL|ENET_RDAR_RDAR_MASK|macro|ENET_RDAR_RDAR_MASK
DECL|ENET_RDAR_RDAR_SHIFT|macro|ENET_RDAR_RDAR_SHIFT
DECL|ENET_RDAR_REG|macro|ENET_RDAR_REG
DECL|ENET_RDSR1_REG|macro|ENET_RDSR1_REG
DECL|ENET_RDSR1_R_DES_START_MASK|macro|ENET_RDSR1_R_DES_START_MASK
DECL|ENET_RDSR1_R_DES_START_SHIFT|macro|ENET_RDSR1_R_DES_START_SHIFT
DECL|ENET_RDSR1_R_DES_START|macro|ENET_RDSR1_R_DES_START
DECL|ENET_RDSR2_REG|macro|ENET_RDSR2_REG
DECL|ENET_RDSR2_R_DES_START_MASK|macro|ENET_RDSR2_R_DES_START_MASK
DECL|ENET_RDSR2_R_DES_START_SHIFT|macro|ENET_RDSR2_R_DES_START_SHIFT
DECL|ENET_RDSR2_R_DES_START|macro|ENET_RDSR2_R_DES_START
DECL|ENET_RDSR_REG|macro|ENET_RDSR_REG
DECL|ENET_RDSR_R_DES_START_MASK|macro|ENET_RDSR_R_DES_START_MASK
DECL|ENET_RDSR_R_DES_START_SHIFT|macro|ENET_RDSR_R_DES_START_SHIFT
DECL|ENET_RDSR_R_DES_START|macro|ENET_RDSR_R_DES_START
DECL|ENET_RMON_R_BC_PKT_COUNT_MASK|macro|ENET_RMON_R_BC_PKT_COUNT_MASK
DECL|ENET_RMON_R_BC_PKT_COUNT_SHIFT|macro|ENET_RMON_R_BC_PKT_COUNT_SHIFT
DECL|ENET_RMON_R_BC_PKT_COUNT|macro|ENET_RMON_R_BC_PKT_COUNT
DECL|ENET_RMON_R_BC_PKT_REG|macro|ENET_RMON_R_BC_PKT_REG
DECL|ENET_RMON_R_CRC_ALIGN_COUNT_MASK|macro|ENET_RMON_R_CRC_ALIGN_COUNT_MASK
DECL|ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT|macro|ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT
DECL|ENET_RMON_R_CRC_ALIGN_COUNT|macro|ENET_RMON_R_CRC_ALIGN_COUNT
DECL|ENET_RMON_R_CRC_ALIGN_REG|macro|ENET_RMON_R_CRC_ALIGN_REG
DECL|ENET_RMON_R_FRAG_COUNT_MASK|macro|ENET_RMON_R_FRAG_COUNT_MASK
DECL|ENET_RMON_R_FRAG_COUNT_SHIFT|macro|ENET_RMON_R_FRAG_COUNT_SHIFT
DECL|ENET_RMON_R_FRAG_COUNT|macro|ENET_RMON_R_FRAG_COUNT
DECL|ENET_RMON_R_FRAG_REG|macro|ENET_RMON_R_FRAG_REG
DECL|ENET_RMON_R_JAB_COUNT_MASK|macro|ENET_RMON_R_JAB_COUNT_MASK
DECL|ENET_RMON_R_JAB_COUNT_SHIFT|macro|ENET_RMON_R_JAB_COUNT_SHIFT
DECL|ENET_RMON_R_JAB_COUNT|macro|ENET_RMON_R_JAB_COUNT
DECL|ENET_RMON_R_JAB_REG|macro|ENET_RMON_R_JAB_REG
DECL|ENET_RMON_R_MC_PKT_COUNT_MASK|macro|ENET_RMON_R_MC_PKT_COUNT_MASK
DECL|ENET_RMON_R_MC_PKT_COUNT_SHIFT|macro|ENET_RMON_R_MC_PKT_COUNT_SHIFT
DECL|ENET_RMON_R_MC_PKT_COUNT|macro|ENET_RMON_R_MC_PKT_COUNT
DECL|ENET_RMON_R_MC_PKT_REG|macro|ENET_RMON_R_MC_PKT_REG
DECL|ENET_RMON_R_OCTETS_COUNT_MASK|macro|ENET_RMON_R_OCTETS_COUNT_MASK
DECL|ENET_RMON_R_OCTETS_COUNT_SHIFT|macro|ENET_RMON_R_OCTETS_COUNT_SHIFT
DECL|ENET_RMON_R_OCTETS_COUNT|macro|ENET_RMON_R_OCTETS_COUNT
DECL|ENET_RMON_R_OCTETS_REG|macro|ENET_RMON_R_OCTETS_REG
DECL|ENET_RMON_R_OVERSIZE_COUNT_MASK|macro|ENET_RMON_R_OVERSIZE_COUNT_MASK
DECL|ENET_RMON_R_OVERSIZE_COUNT_SHIFT|macro|ENET_RMON_R_OVERSIZE_COUNT_SHIFT
DECL|ENET_RMON_R_OVERSIZE_COUNT|macro|ENET_RMON_R_OVERSIZE_COUNT
DECL|ENET_RMON_R_OVERSIZE_REG|macro|ENET_RMON_R_OVERSIZE_REG
DECL|ENET_RMON_R_P1024TO2047_COUNT_MASK|macro|ENET_RMON_R_P1024TO2047_COUNT_MASK
DECL|ENET_RMON_R_P1024TO2047_COUNT_SHIFT|macro|ENET_RMON_R_P1024TO2047_COUNT_SHIFT
DECL|ENET_RMON_R_P1024TO2047_COUNT|macro|ENET_RMON_R_P1024TO2047_COUNT
DECL|ENET_RMON_R_P1024TO2047_REG|macro|ENET_RMON_R_P1024TO2047_REG
DECL|ENET_RMON_R_P128TO255_COUNT_MASK|macro|ENET_RMON_R_P128TO255_COUNT_MASK
DECL|ENET_RMON_R_P128TO255_COUNT_SHIFT|macro|ENET_RMON_R_P128TO255_COUNT_SHIFT
DECL|ENET_RMON_R_P128TO255_COUNT|macro|ENET_RMON_R_P128TO255_COUNT
DECL|ENET_RMON_R_P128TO255_REG|macro|ENET_RMON_R_P128TO255_REG
DECL|ENET_RMON_R_P256TO511_COUNT_MASK|macro|ENET_RMON_R_P256TO511_COUNT_MASK
DECL|ENET_RMON_R_P256TO511_COUNT_SHIFT|macro|ENET_RMON_R_P256TO511_COUNT_SHIFT
DECL|ENET_RMON_R_P256TO511_COUNT|macro|ENET_RMON_R_P256TO511_COUNT
DECL|ENET_RMON_R_P256TO511_REG|macro|ENET_RMON_R_P256TO511_REG
DECL|ENET_RMON_R_P512TO1023_COUNT_MASK|macro|ENET_RMON_R_P512TO1023_COUNT_MASK
DECL|ENET_RMON_R_P512TO1023_COUNT_SHIFT|macro|ENET_RMON_R_P512TO1023_COUNT_SHIFT
DECL|ENET_RMON_R_P512TO1023_COUNT|macro|ENET_RMON_R_P512TO1023_COUNT
DECL|ENET_RMON_R_P512TO1023_REG|macro|ENET_RMON_R_P512TO1023_REG
DECL|ENET_RMON_R_P64_COUNT_MASK|macro|ENET_RMON_R_P64_COUNT_MASK
DECL|ENET_RMON_R_P64_COUNT_SHIFT|macro|ENET_RMON_R_P64_COUNT_SHIFT
DECL|ENET_RMON_R_P64_COUNT|macro|ENET_RMON_R_P64_COUNT
DECL|ENET_RMON_R_P64_REG|macro|ENET_RMON_R_P64_REG
DECL|ENET_RMON_R_P65TO127_COUNT_MASK|macro|ENET_RMON_R_P65TO127_COUNT_MASK
DECL|ENET_RMON_R_P65TO127_COUNT_SHIFT|macro|ENET_RMON_R_P65TO127_COUNT_SHIFT
DECL|ENET_RMON_R_P65TO127_COUNT|macro|ENET_RMON_R_P65TO127_COUNT
DECL|ENET_RMON_R_P65TO127_REG|macro|ENET_RMON_R_P65TO127_REG
DECL|ENET_RMON_R_PACKETS_COUNT_MASK|macro|ENET_RMON_R_PACKETS_COUNT_MASK
DECL|ENET_RMON_R_PACKETS_COUNT_SHIFT|macro|ENET_RMON_R_PACKETS_COUNT_SHIFT
DECL|ENET_RMON_R_PACKETS_COUNT|macro|ENET_RMON_R_PACKETS_COUNT
DECL|ENET_RMON_R_PACKETS_REG|macro|ENET_RMON_R_PACKETS_REG
DECL|ENET_RMON_R_P_GTE2048_COUNT_MASK|macro|ENET_RMON_R_P_GTE2048_COUNT_MASK
DECL|ENET_RMON_R_P_GTE2048_COUNT_SHIFT|macro|ENET_RMON_R_P_GTE2048_COUNT_SHIFT
DECL|ENET_RMON_R_P_GTE2048_COUNT|macro|ENET_RMON_R_P_GTE2048_COUNT
DECL|ENET_RMON_R_P_GTE2048_REG|macro|ENET_RMON_R_P_GTE2048_REG
DECL|ENET_RMON_R_RESVD_0_REG|macro|ENET_RMON_R_RESVD_0_REG
DECL|ENET_RMON_R_UNDERSIZE_COUNT_MASK|macro|ENET_RMON_R_UNDERSIZE_COUNT_MASK
DECL|ENET_RMON_R_UNDERSIZE_COUNT_SHIFT|macro|ENET_RMON_R_UNDERSIZE_COUNT_SHIFT
DECL|ENET_RMON_R_UNDERSIZE_COUNT|macro|ENET_RMON_R_UNDERSIZE_COUNT
DECL|ENET_RMON_R_UNDERSIZE_REG|macro|ENET_RMON_R_UNDERSIZE_REG
DECL|ENET_RMON_T_BC_PKT_REG|macro|ENET_RMON_T_BC_PKT_REG
DECL|ENET_RMON_T_BC_PKT_TXPKTS_MASK|macro|ENET_RMON_T_BC_PKT_TXPKTS_MASK
DECL|ENET_RMON_T_BC_PKT_TXPKTS_SHIFT|macro|ENET_RMON_T_BC_PKT_TXPKTS_SHIFT
DECL|ENET_RMON_T_BC_PKT_TXPKTS|macro|ENET_RMON_T_BC_PKT_TXPKTS
DECL|ENET_RMON_T_COL_REG|macro|ENET_RMON_T_COL_REG
DECL|ENET_RMON_T_COL_TXPKTS_MASK|macro|ENET_RMON_T_COL_TXPKTS_MASK
DECL|ENET_RMON_T_COL_TXPKTS_SHIFT|macro|ENET_RMON_T_COL_TXPKTS_SHIFT
DECL|ENET_RMON_T_COL_TXPKTS|macro|ENET_RMON_T_COL_TXPKTS
DECL|ENET_RMON_T_CRC_ALIGN_REG|macro|ENET_RMON_T_CRC_ALIGN_REG
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS
DECL|ENET_RMON_T_DROP_REG|macro|ENET_RMON_T_DROP_REG
DECL|ENET_RMON_T_FRAG_REG|macro|ENET_RMON_T_FRAG_REG
DECL|ENET_RMON_T_FRAG_TXPKTS_MASK|macro|ENET_RMON_T_FRAG_TXPKTS_MASK
DECL|ENET_RMON_T_FRAG_TXPKTS_SHIFT|macro|ENET_RMON_T_FRAG_TXPKTS_SHIFT
DECL|ENET_RMON_T_FRAG_TXPKTS|macro|ENET_RMON_T_FRAG_TXPKTS
DECL|ENET_RMON_T_JAB_REG|macro|ENET_RMON_T_JAB_REG
DECL|ENET_RMON_T_JAB_TXPKTS_MASK|macro|ENET_RMON_T_JAB_TXPKTS_MASK
DECL|ENET_RMON_T_JAB_TXPKTS_SHIFT|macro|ENET_RMON_T_JAB_TXPKTS_SHIFT
DECL|ENET_RMON_T_JAB_TXPKTS|macro|ENET_RMON_T_JAB_TXPKTS
DECL|ENET_RMON_T_MC_PKT_REG|macro|ENET_RMON_T_MC_PKT_REG
DECL|ENET_RMON_T_MC_PKT_TXPKTS_MASK|macro|ENET_RMON_T_MC_PKT_TXPKTS_MASK
DECL|ENET_RMON_T_MC_PKT_TXPKTS_SHIFT|macro|ENET_RMON_T_MC_PKT_TXPKTS_SHIFT
DECL|ENET_RMON_T_MC_PKT_TXPKTS|macro|ENET_RMON_T_MC_PKT_TXPKTS
DECL|ENET_RMON_T_OCTETS_REG|macro|ENET_RMON_T_OCTETS_REG
DECL|ENET_RMON_T_OCTETS_TXOCTS_MASK|macro|ENET_RMON_T_OCTETS_TXOCTS_MASK
DECL|ENET_RMON_T_OCTETS_TXOCTS_SHIFT|macro|ENET_RMON_T_OCTETS_TXOCTS_SHIFT
DECL|ENET_RMON_T_OCTETS_TXOCTS|macro|ENET_RMON_T_OCTETS_TXOCTS
DECL|ENET_RMON_T_OVERSIZE_REG|macro|ENET_RMON_T_OVERSIZE_REG
DECL|ENET_RMON_T_OVERSIZE_TXPKTS_MASK|macro|ENET_RMON_T_OVERSIZE_TXPKTS_MASK
DECL|ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT|macro|ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT
DECL|ENET_RMON_T_OVERSIZE_TXPKTS|macro|ENET_RMON_T_OVERSIZE_TXPKTS
DECL|ENET_RMON_T_P1024TO2047_REG|macro|ENET_RMON_T_P1024TO2047_REG
DECL|ENET_RMON_T_P1024TO2047_TXPKTS_MASK|macro|ENET_RMON_T_P1024TO2047_TXPKTS_MASK
DECL|ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT|macro|ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT
DECL|ENET_RMON_T_P1024TO2047_TXPKTS|macro|ENET_RMON_T_P1024TO2047_TXPKTS
DECL|ENET_RMON_T_P128TO255_REG|macro|ENET_RMON_T_P128TO255_REG
DECL|ENET_RMON_T_P128TO255_TXPKTS_MASK|macro|ENET_RMON_T_P128TO255_TXPKTS_MASK
DECL|ENET_RMON_T_P128TO255_TXPKTS_SHIFT|macro|ENET_RMON_T_P128TO255_TXPKTS_SHIFT
DECL|ENET_RMON_T_P128TO255_TXPKTS|macro|ENET_RMON_T_P128TO255_TXPKTS
DECL|ENET_RMON_T_P256TO511_REG|macro|ENET_RMON_T_P256TO511_REG
DECL|ENET_RMON_T_P256TO511_TXPKTS_MASK|macro|ENET_RMON_T_P256TO511_TXPKTS_MASK
DECL|ENET_RMON_T_P256TO511_TXPKTS_SHIFT|macro|ENET_RMON_T_P256TO511_TXPKTS_SHIFT
DECL|ENET_RMON_T_P256TO511_TXPKTS|macro|ENET_RMON_T_P256TO511_TXPKTS
DECL|ENET_RMON_T_P512TO1023_REG|macro|ENET_RMON_T_P512TO1023_REG
DECL|ENET_RMON_T_P512TO1023_TXPKTS_MASK|macro|ENET_RMON_T_P512TO1023_TXPKTS_MASK
DECL|ENET_RMON_T_P512TO1023_TXPKTS_SHIFT|macro|ENET_RMON_T_P512TO1023_TXPKTS_SHIFT
DECL|ENET_RMON_T_P512TO1023_TXPKTS|macro|ENET_RMON_T_P512TO1023_TXPKTS
DECL|ENET_RMON_T_P64_REG|macro|ENET_RMON_T_P64_REG
DECL|ENET_RMON_T_P64_TXPKTS_MASK|macro|ENET_RMON_T_P64_TXPKTS_MASK
DECL|ENET_RMON_T_P64_TXPKTS_SHIFT|macro|ENET_RMON_T_P64_TXPKTS_SHIFT
DECL|ENET_RMON_T_P64_TXPKTS|macro|ENET_RMON_T_P64_TXPKTS
DECL|ENET_RMON_T_P65TO127_REG|macro|ENET_RMON_T_P65TO127_REG
DECL|ENET_RMON_T_P65TO127_TXPKTS_MASK|macro|ENET_RMON_T_P65TO127_TXPKTS_MASK
DECL|ENET_RMON_T_P65TO127_TXPKTS_SHIFT|macro|ENET_RMON_T_P65TO127_TXPKTS_SHIFT
DECL|ENET_RMON_T_P65TO127_TXPKTS|macro|ENET_RMON_T_P65TO127_TXPKTS
DECL|ENET_RMON_T_PACKETS_REG|macro|ENET_RMON_T_PACKETS_REG
DECL|ENET_RMON_T_PACKETS_TXPKTS_MASK|macro|ENET_RMON_T_PACKETS_TXPKTS_MASK
DECL|ENET_RMON_T_PACKETS_TXPKTS_SHIFT|macro|ENET_RMON_T_PACKETS_TXPKTS_SHIFT
DECL|ENET_RMON_T_PACKETS_TXPKTS|macro|ENET_RMON_T_PACKETS_TXPKTS
DECL|ENET_RMON_T_P_GTE2048_REG|macro|ENET_RMON_T_P_GTE2048_REG
DECL|ENET_RMON_T_P_GTE2048_TXPKTS_MASK|macro|ENET_RMON_T_P_GTE2048_TXPKTS_MASK
DECL|ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT|macro|ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT
DECL|ENET_RMON_T_P_GTE2048_TXPKTS|macro|ENET_RMON_T_P_GTE2048_TXPKTS
DECL|ENET_RMON_T_UNDERSIZE_REG|macro|ENET_RMON_T_UNDERSIZE_REG
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS_MASK|macro|ENET_RMON_T_UNDERSIZE_TXPKTS_MASK
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT|macro|ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS|macro|ENET_RMON_T_UNDERSIZE_TXPKTS
DECL|ENET_RSEM_REG|macro|ENET_RSEM_REG
DECL|ENET_RSEM_RX_SECTION_EMPTY_MASK|macro|ENET_RSEM_RX_SECTION_EMPTY_MASK
DECL|ENET_RSEM_RX_SECTION_EMPTY_SHIFT|macro|ENET_RSEM_RX_SECTION_EMPTY_SHIFT
DECL|ENET_RSEM_RX_SECTION_EMPTY|macro|ENET_RSEM_RX_SECTION_EMPTY
DECL|ENET_RSEM_STAT_SECTION_EMPTY_MASK|macro|ENET_RSEM_STAT_SECTION_EMPTY_MASK
DECL|ENET_RSEM_STAT_SECTION_EMPTY_SHIFT|macro|ENET_RSEM_STAT_SECTION_EMPTY_SHIFT
DECL|ENET_RSEM_STAT_SECTION_EMPTY|macro|ENET_RSEM_STAT_SECTION_EMPTY
DECL|ENET_RSFL_REG|macro|ENET_RSFL_REG
DECL|ENET_RSFL_RX_SECTION_FULL_MASK|macro|ENET_RSFL_RX_SECTION_FULL_MASK
DECL|ENET_RSFL_RX_SECTION_FULL_SHIFT|macro|ENET_RSFL_RX_SECTION_FULL_SHIFT
DECL|ENET_RSFL_RX_SECTION_FULL|macro|ENET_RSFL_RX_SECTION_FULL
DECL|ENET_RXIC_ICCS_MASK|macro|ENET_RXIC_ICCS_MASK
DECL|ENET_RXIC_ICCS_SHIFT|macro|ENET_RXIC_ICCS_SHIFT
DECL|ENET_RXIC_ICEN_MASK|macro|ENET_RXIC_ICEN_MASK
DECL|ENET_RXIC_ICEN_SHIFT|macro|ENET_RXIC_ICEN_SHIFT
DECL|ENET_RXIC_ICFT_MASK|macro|ENET_RXIC_ICFT_MASK
DECL|ENET_RXIC_ICFT_SHIFT|macro|ENET_RXIC_ICFT_SHIFT
DECL|ENET_RXIC_ICFT|macro|ENET_RXIC_ICFT
DECL|ENET_RXIC_ICTT_MASK|macro|ENET_RXIC_ICTT_MASK
DECL|ENET_RXIC_ICTT_SHIFT|macro|ENET_RXIC_ICTT_SHIFT
DECL|ENET_RXIC_ICTT|macro|ENET_RXIC_ICTT
DECL|ENET_RXIC_REG|macro|ENET_RXIC_REG
DECL|ENET_TACC_IPCHK_MASK|macro|ENET_TACC_IPCHK_MASK
DECL|ENET_TACC_IPCHK_SHIFT|macro|ENET_TACC_IPCHK_SHIFT
DECL|ENET_TACC_PROCHK_MASK|macro|ENET_TACC_PROCHK_MASK
DECL|ENET_TACC_PROCHK_SHIFT|macro|ENET_TACC_PROCHK_SHIFT
DECL|ENET_TACC_REG|macro|ENET_TACC_REG
DECL|ENET_TACC_SHIFT16_MASK|macro|ENET_TACC_SHIFT16_MASK
DECL|ENET_TACC_SHIFT16_SHIFT|macro|ENET_TACC_SHIFT16_SHIFT
DECL|ENET_TAEM_REG|macro|ENET_TAEM_REG
DECL|ENET_TAEM_TX_ALMOST_EMPTY_MASK|macro|ENET_TAEM_TX_ALMOST_EMPTY_MASK
DECL|ENET_TAEM_TX_ALMOST_EMPTY_SHIFT|macro|ENET_TAEM_TX_ALMOST_EMPTY_SHIFT
DECL|ENET_TAEM_TX_ALMOST_EMPTY|macro|ENET_TAEM_TX_ALMOST_EMPTY
DECL|ENET_TAFL_REG|macro|ENET_TAFL_REG
DECL|ENET_TAFL_TX_ALMOST_FULL_MASK|macro|ENET_TAFL_TX_ALMOST_FULL_MASK
DECL|ENET_TAFL_TX_ALMOST_FULL_SHIFT|macro|ENET_TAFL_TX_ALMOST_FULL_SHIFT
DECL|ENET_TAFL_TX_ALMOST_FULL|macro|ENET_TAFL_TX_ALMOST_FULL
DECL|ENET_TCCR_REG|macro|ENET_TCCR_REG
DECL|ENET_TCCR_TCC_MASK|macro|ENET_TCCR_TCC_MASK
DECL|ENET_TCCR_TCC_SHIFT|macro|ENET_TCCR_TCC_SHIFT
DECL|ENET_TCCR_TCC|macro|ENET_TCCR_TCC
DECL|ENET_TCR_ADDINS_MASK|macro|ENET_TCR_ADDINS_MASK
DECL|ENET_TCR_ADDINS_SHIFT|macro|ENET_TCR_ADDINS_SHIFT
DECL|ENET_TCR_ADDSEL_MASK|macro|ENET_TCR_ADDSEL_MASK
DECL|ENET_TCR_ADDSEL_SHIFT|macro|ENET_TCR_ADDSEL_SHIFT
DECL|ENET_TCR_ADDSEL|macro|ENET_TCR_ADDSEL
DECL|ENET_TCR_CRCFWD_MASK|macro|ENET_TCR_CRCFWD_MASK
DECL|ENET_TCR_CRCFWD_SHIFT|macro|ENET_TCR_CRCFWD_SHIFT
DECL|ENET_TCR_FDEN_MASK|macro|ENET_TCR_FDEN_MASK
DECL|ENET_TCR_FDEN_SHIFT|macro|ENET_TCR_FDEN_SHIFT
DECL|ENET_TCR_GTS_MASK|macro|ENET_TCR_GTS_MASK
DECL|ENET_TCR_GTS_SHIFT|macro|ENET_TCR_GTS_SHIFT
DECL|ENET_TCR_REG|macro|ENET_TCR_REG
DECL|ENET_TCR_RFC_PAUSE_MASK|macro|ENET_TCR_RFC_PAUSE_MASK
DECL|ENET_TCR_RFC_PAUSE_SHIFT|macro|ENET_TCR_RFC_PAUSE_SHIFT
DECL|ENET_TCR_TFC_PAUSE_MASK|macro|ENET_TCR_TFC_PAUSE_MASK
DECL|ENET_TCR_TFC_PAUSE_SHIFT|macro|ENET_TCR_TFC_PAUSE_SHIFT
DECL|ENET_TCSR_REG|macro|ENET_TCSR_REG
DECL|ENET_TCSR_TDRE_MASK|macro|ENET_TCSR_TDRE_MASK
DECL|ENET_TCSR_TDRE_SHIFT|macro|ENET_TCSR_TDRE_SHIFT
DECL|ENET_TCSR_TF_MASK|macro|ENET_TCSR_TF_MASK
DECL|ENET_TCSR_TF_SHIFT|macro|ENET_TCSR_TF_SHIFT
DECL|ENET_TCSR_TIE_MASK|macro|ENET_TCSR_TIE_MASK
DECL|ENET_TCSR_TIE_SHIFT|macro|ENET_TCSR_TIE_SHIFT
DECL|ENET_TCSR_TMODE_MASK|macro|ENET_TCSR_TMODE_MASK
DECL|ENET_TCSR_TMODE_SHIFT|macro|ENET_TCSR_TMODE_SHIFT
DECL|ENET_TCSR_TMODE|macro|ENET_TCSR_TMODE
DECL|ENET_TDAR1_REG|macro|ENET_TDAR1_REG
DECL|ENET_TDAR1_TDAR_MASK|macro|ENET_TDAR1_TDAR_MASK
DECL|ENET_TDAR1_TDAR_SHIFT|macro|ENET_TDAR1_TDAR_SHIFT
DECL|ENET_TDAR2_REG|macro|ENET_TDAR2_REG
DECL|ENET_TDAR2_TDAR_MASK|macro|ENET_TDAR2_TDAR_MASK
DECL|ENET_TDAR2_TDAR_SHIFT|macro|ENET_TDAR2_TDAR_SHIFT
DECL|ENET_TDAR_REG|macro|ENET_TDAR_REG
DECL|ENET_TDAR_TDAR_MASK|macro|ENET_TDAR_TDAR_MASK
DECL|ENET_TDAR_TDAR_SHIFT|macro|ENET_TDAR_TDAR_SHIFT
DECL|ENET_TDSR1_REG|macro|ENET_TDSR1_REG
DECL|ENET_TDSR1_X_DES_START_MASK|macro|ENET_TDSR1_X_DES_START_MASK
DECL|ENET_TDSR1_X_DES_START_SHIFT|macro|ENET_TDSR1_X_DES_START_SHIFT
DECL|ENET_TDSR1_X_DES_START|macro|ENET_TDSR1_X_DES_START
DECL|ENET_TDSR2_REG|macro|ENET_TDSR2_REG
DECL|ENET_TDSR2_X_DES_START_MASK|macro|ENET_TDSR2_X_DES_START_MASK
DECL|ENET_TDSR2_X_DES_START_SHIFT|macro|ENET_TDSR2_X_DES_START_SHIFT
DECL|ENET_TDSR2_X_DES_START|macro|ENET_TDSR2_X_DES_START
DECL|ENET_TDSR_REG|macro|ENET_TDSR_REG
DECL|ENET_TDSR_X_DES_START_MASK|macro|ENET_TDSR_X_DES_START_MASK
DECL|ENET_TDSR_X_DES_START_SHIFT|macro|ENET_TDSR_X_DES_START_SHIFT
DECL|ENET_TDSR_X_DES_START|macro|ENET_TDSR_X_DES_START
DECL|ENET_TFWR_REG|macro|ENET_TFWR_REG
DECL|ENET_TFWR_STRFWD_MASK|macro|ENET_TFWR_STRFWD_MASK
DECL|ENET_TFWR_STRFWD_SHIFT|macro|ENET_TFWR_STRFWD_SHIFT
DECL|ENET_TFWR_TFWR_MASK|macro|ENET_TFWR_TFWR_MASK
DECL|ENET_TFWR_TFWR_SHIFT|macro|ENET_TFWR_TFWR_SHIFT
DECL|ENET_TFWR_TFWR|macro|ENET_TFWR_TFWR
DECL|ENET_TGSR_REG|macro|ENET_TGSR_REG
DECL|ENET_TGSR_TF0_MASK|macro|ENET_TGSR_TF0_MASK
DECL|ENET_TGSR_TF0_SHIFT|macro|ENET_TGSR_TF0_SHIFT
DECL|ENET_TGSR_TF1_MASK|macro|ENET_TGSR_TF1_MASK
DECL|ENET_TGSR_TF1_SHIFT|macro|ENET_TGSR_TF1_SHIFT
DECL|ENET_TGSR_TF2_MASK|macro|ENET_TGSR_TF2_MASK
DECL|ENET_TGSR_TF2_SHIFT|macro|ENET_TGSR_TF2_SHIFT
DECL|ENET_TGSR_TF3_MASK|macro|ENET_TGSR_TF3_MASK
DECL|ENET_TGSR_TF3_SHIFT|macro|ENET_TGSR_TF3_SHIFT
DECL|ENET_TIPG_IPG_MASK|macro|ENET_TIPG_IPG_MASK
DECL|ENET_TIPG_IPG_SHIFT|macro|ENET_TIPG_IPG_SHIFT
DECL|ENET_TIPG_IPG|macro|ENET_TIPG_IPG
DECL|ENET_TIPG_REG|macro|ENET_TIPG_REG
DECL|ENET_TSEM_REG|macro|ENET_TSEM_REG
DECL|ENET_TSEM_TX_SECTION_EMPTY_MASK|macro|ENET_TSEM_TX_SECTION_EMPTY_MASK
DECL|ENET_TSEM_TX_SECTION_EMPTY_SHIFT|macro|ENET_TSEM_TX_SECTION_EMPTY_SHIFT
DECL|ENET_TSEM_TX_SECTION_EMPTY|macro|ENET_TSEM_TX_SECTION_EMPTY
DECL|ENET_TXIC_ICCS_MASK|macro|ENET_TXIC_ICCS_MASK
DECL|ENET_TXIC_ICCS_SHIFT|macro|ENET_TXIC_ICCS_SHIFT
DECL|ENET_TXIC_ICEN_MASK|macro|ENET_TXIC_ICEN_MASK
DECL|ENET_TXIC_ICEN_SHIFT|macro|ENET_TXIC_ICEN_SHIFT
DECL|ENET_TXIC_ICFT_MASK|macro|ENET_TXIC_ICFT_MASK
DECL|ENET_TXIC_ICFT_SHIFT|macro|ENET_TXIC_ICFT_SHIFT
DECL|ENET_TXIC_ICFT|macro|ENET_TXIC_ICFT
DECL|ENET_TXIC_ICTT_MASK|macro|ENET_TXIC_ICTT_MASK
DECL|ENET_TXIC_ICTT_SHIFT|macro|ENET_TXIC_ICTT_SHIFT
DECL|ENET_TXIC_ICTT|macro|ENET_TXIC_ICTT
DECL|ENET_TXIC_REG|macro|ENET_TXIC_REG
DECL|ENET_Type|typedef|} ENET_Type, *ENET_MemMapPtr;
DECL|EPDC_AUTOWV_LUT_ADDR_MASK|macro|EPDC_AUTOWV_LUT_ADDR_MASK
DECL|EPDC_AUTOWV_LUT_ADDR_SHIFT|macro|EPDC_AUTOWV_LUT_ADDR_SHIFT
DECL|EPDC_AUTOWV_LUT_ADDR|macro|EPDC_AUTOWV_LUT_ADDR
DECL|EPDC_AUTOWV_LUT_DATA_MASK|macro|EPDC_AUTOWV_LUT_DATA_MASK
DECL|EPDC_AUTOWV_LUT_DATA_SHIFT|macro|EPDC_AUTOWV_LUT_DATA_SHIFT
DECL|EPDC_AUTOWV_LUT_DATA|macro|EPDC_AUTOWV_LUT_DATA
DECL|EPDC_AUTOWV_LUT_REG|macro|EPDC_AUTOWV_LUT_REG
DECL|EPDC_AUTOWV_LUT|macro|EPDC_AUTOWV_LUT
DECL|EPDC_BASE_ADDRS|macro|EPDC_BASE_ADDRS
DECL|EPDC_BASE_PTRS|macro|EPDC_BASE_PTRS
DECL|EPDC_BASE_PTR|macro|EPDC_BASE_PTR
DECL|EPDC_BASE|macro|EPDC_BASE
DECL|EPDC_CTRL_CLKGATE_MASK|macro|EPDC_CTRL_CLKGATE_MASK
DECL|EPDC_CTRL_CLKGATE_SHIFT|macro|EPDC_CTRL_CLKGATE_SHIFT
DECL|EPDC_CTRL_CLR_CLKGATE_MASK|macro|EPDC_CTRL_CLR_CLKGATE_MASK
DECL|EPDC_CTRL_CLR_CLKGATE_SHIFT|macro|EPDC_CTRL_CLR_CLKGATE_SHIFT
DECL|EPDC_CTRL_CLR_LUT_DATA_SWIZZLE_MASK|macro|EPDC_CTRL_CLR_LUT_DATA_SWIZZLE_MASK
DECL|EPDC_CTRL_CLR_LUT_DATA_SWIZZLE_SHIFT|macro|EPDC_CTRL_CLR_LUT_DATA_SWIZZLE_SHIFT
DECL|EPDC_CTRL_CLR_LUT_DATA_SWIZZLE|macro|EPDC_CTRL_CLR_LUT_DATA_SWIZZLE
DECL|EPDC_CTRL_CLR_REG|macro|EPDC_CTRL_CLR_REG
DECL|EPDC_CTRL_CLR_SFTRST_MASK|macro|EPDC_CTRL_CLR_SFTRST_MASK
DECL|EPDC_CTRL_CLR_SFTRST_SHIFT|macro|EPDC_CTRL_CLR_SFTRST_SHIFT
DECL|EPDC_CTRL_CLR_UPD_DATA_SWIZZLE_MASK|macro|EPDC_CTRL_CLR_UPD_DATA_SWIZZLE_MASK
DECL|EPDC_CTRL_CLR_UPD_DATA_SWIZZLE_SHIFT|macro|EPDC_CTRL_CLR_UPD_DATA_SWIZZLE_SHIFT
DECL|EPDC_CTRL_CLR_UPD_DATA_SWIZZLE|macro|EPDC_CTRL_CLR_UPD_DATA_SWIZZLE
DECL|EPDC_CTRL_CLR|macro|EPDC_CTRL_CLR
DECL|EPDC_CTRL_LUT_DATA_SWIZZLE_MASK|macro|EPDC_CTRL_LUT_DATA_SWIZZLE_MASK
DECL|EPDC_CTRL_LUT_DATA_SWIZZLE_SHIFT|macro|EPDC_CTRL_LUT_DATA_SWIZZLE_SHIFT
DECL|EPDC_CTRL_LUT_DATA_SWIZZLE|macro|EPDC_CTRL_LUT_DATA_SWIZZLE
DECL|EPDC_CTRL_REG|macro|EPDC_CTRL_REG
DECL|EPDC_CTRL_SET_CLKGATE_MASK|macro|EPDC_CTRL_SET_CLKGATE_MASK
DECL|EPDC_CTRL_SET_CLKGATE_SHIFT|macro|EPDC_CTRL_SET_CLKGATE_SHIFT
DECL|EPDC_CTRL_SET_LUT_DATA_SWIZZLE_MASK|macro|EPDC_CTRL_SET_LUT_DATA_SWIZZLE_MASK
DECL|EPDC_CTRL_SET_LUT_DATA_SWIZZLE_SHIFT|macro|EPDC_CTRL_SET_LUT_DATA_SWIZZLE_SHIFT
DECL|EPDC_CTRL_SET_LUT_DATA_SWIZZLE|macro|EPDC_CTRL_SET_LUT_DATA_SWIZZLE
DECL|EPDC_CTRL_SET_REG|macro|EPDC_CTRL_SET_REG
DECL|EPDC_CTRL_SET_SFTRST_MASK|macro|EPDC_CTRL_SET_SFTRST_MASK
DECL|EPDC_CTRL_SET_SFTRST_SHIFT|macro|EPDC_CTRL_SET_SFTRST_SHIFT
DECL|EPDC_CTRL_SET_UPD_DATA_SWIZZLE_MASK|macro|EPDC_CTRL_SET_UPD_DATA_SWIZZLE_MASK
DECL|EPDC_CTRL_SET_UPD_DATA_SWIZZLE_SHIFT|macro|EPDC_CTRL_SET_UPD_DATA_SWIZZLE_SHIFT
DECL|EPDC_CTRL_SET_UPD_DATA_SWIZZLE|macro|EPDC_CTRL_SET_UPD_DATA_SWIZZLE
DECL|EPDC_CTRL_SET|macro|EPDC_CTRL_SET
DECL|EPDC_CTRL_SFTRST_MASK|macro|EPDC_CTRL_SFTRST_MASK
DECL|EPDC_CTRL_SFTRST_SHIFT|macro|EPDC_CTRL_SFTRST_SHIFT
DECL|EPDC_CTRL_TOG_CLKGATE_MASK|macro|EPDC_CTRL_TOG_CLKGATE_MASK
DECL|EPDC_CTRL_TOG_CLKGATE_SHIFT|macro|EPDC_CTRL_TOG_CLKGATE_SHIFT
DECL|EPDC_CTRL_TOG_LUT_DATA_SWIZZLE_MASK|macro|EPDC_CTRL_TOG_LUT_DATA_SWIZZLE_MASK
DECL|EPDC_CTRL_TOG_LUT_DATA_SWIZZLE_SHIFT|macro|EPDC_CTRL_TOG_LUT_DATA_SWIZZLE_SHIFT
DECL|EPDC_CTRL_TOG_LUT_DATA_SWIZZLE|macro|EPDC_CTRL_TOG_LUT_DATA_SWIZZLE
DECL|EPDC_CTRL_TOG_REG|macro|EPDC_CTRL_TOG_REG
DECL|EPDC_CTRL_TOG_SFTRST_MASK|macro|EPDC_CTRL_TOG_SFTRST_MASK
DECL|EPDC_CTRL_TOG_SFTRST_SHIFT|macro|EPDC_CTRL_TOG_SFTRST_SHIFT
DECL|EPDC_CTRL_TOG_UPD_DATA_SWIZZLE_MASK|macro|EPDC_CTRL_TOG_UPD_DATA_SWIZZLE_MASK
DECL|EPDC_CTRL_TOG_UPD_DATA_SWIZZLE_SHIFT|macro|EPDC_CTRL_TOG_UPD_DATA_SWIZZLE_SHIFT
DECL|EPDC_CTRL_TOG_UPD_DATA_SWIZZLE|macro|EPDC_CTRL_TOG_UPD_DATA_SWIZZLE
DECL|EPDC_CTRL_TOG|macro|EPDC_CTRL_TOG
DECL|EPDC_CTRL_UPD_DATA_SWIZZLE_MASK|macro|EPDC_CTRL_UPD_DATA_SWIZZLE_MASK
DECL|EPDC_CTRL_UPD_DATA_SWIZZLE_SHIFT|macro|EPDC_CTRL_UPD_DATA_SWIZZLE_SHIFT
DECL|EPDC_CTRL_UPD_DATA_SWIZZLE|macro|EPDC_CTRL_UPD_DATA_SWIZZLE
DECL|EPDC_CTRL|macro|EPDC_CTRL
DECL|EPDC_FIFOCTRL_CLR_ENABLE_PRIORITY_MASK|macro|EPDC_FIFOCTRL_CLR_ENABLE_PRIORITY_MASK
DECL|EPDC_FIFOCTRL_CLR_ENABLE_PRIORITY_SHIFT|macro|EPDC_FIFOCTRL_CLR_ENABLE_PRIORITY_SHIFT
DECL|EPDC_FIFOCTRL_CLR_FIFO_H_LEVEL_MASK|macro|EPDC_FIFOCTRL_CLR_FIFO_H_LEVEL_MASK
DECL|EPDC_FIFOCTRL_CLR_FIFO_H_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_CLR_FIFO_H_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_CLR_FIFO_H_LEVEL|macro|EPDC_FIFOCTRL_CLR_FIFO_H_LEVEL
DECL|EPDC_FIFOCTRL_CLR_FIFO_INIT_LEVEL_MASK|macro|EPDC_FIFOCTRL_CLR_FIFO_INIT_LEVEL_MASK
DECL|EPDC_FIFOCTRL_CLR_FIFO_INIT_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_CLR_FIFO_INIT_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_CLR_FIFO_INIT_LEVEL|macro|EPDC_FIFOCTRL_CLR_FIFO_INIT_LEVEL
DECL|EPDC_FIFOCTRL_CLR_FIFO_L_LEVEL_MASK|macro|EPDC_FIFOCTRL_CLR_FIFO_L_LEVEL_MASK
DECL|EPDC_FIFOCTRL_CLR_FIFO_L_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_CLR_FIFO_L_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_CLR_FIFO_L_LEVEL|macro|EPDC_FIFOCTRL_CLR_FIFO_L_LEVEL
DECL|EPDC_FIFOCTRL_CLR_REG|macro|EPDC_FIFOCTRL_CLR_REG
DECL|EPDC_FIFOCTRL_CLR|macro|EPDC_FIFOCTRL_CLR
DECL|EPDC_FIFOCTRL_ENABLE_PRIORITY_MASK|macro|EPDC_FIFOCTRL_ENABLE_PRIORITY_MASK
DECL|EPDC_FIFOCTRL_ENABLE_PRIORITY_SHIFT|macro|EPDC_FIFOCTRL_ENABLE_PRIORITY_SHIFT
DECL|EPDC_FIFOCTRL_FIFO_H_LEVEL_MASK|macro|EPDC_FIFOCTRL_FIFO_H_LEVEL_MASK
DECL|EPDC_FIFOCTRL_FIFO_H_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_FIFO_H_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_FIFO_H_LEVEL|macro|EPDC_FIFOCTRL_FIFO_H_LEVEL
DECL|EPDC_FIFOCTRL_FIFO_INIT_LEVEL_MASK|macro|EPDC_FIFOCTRL_FIFO_INIT_LEVEL_MASK
DECL|EPDC_FIFOCTRL_FIFO_INIT_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_FIFO_INIT_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_FIFO_INIT_LEVEL|macro|EPDC_FIFOCTRL_FIFO_INIT_LEVEL
DECL|EPDC_FIFOCTRL_FIFO_L_LEVEL_MASK|macro|EPDC_FIFOCTRL_FIFO_L_LEVEL_MASK
DECL|EPDC_FIFOCTRL_FIFO_L_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_FIFO_L_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_FIFO_L_LEVEL|macro|EPDC_FIFOCTRL_FIFO_L_LEVEL
DECL|EPDC_FIFOCTRL_REG|macro|EPDC_FIFOCTRL_REG
DECL|EPDC_FIFOCTRL_SET_ENABLE_PRIORITY_MASK|macro|EPDC_FIFOCTRL_SET_ENABLE_PRIORITY_MASK
DECL|EPDC_FIFOCTRL_SET_ENABLE_PRIORITY_SHIFT|macro|EPDC_FIFOCTRL_SET_ENABLE_PRIORITY_SHIFT
DECL|EPDC_FIFOCTRL_SET_FIFO_H_LEVEL_MASK|macro|EPDC_FIFOCTRL_SET_FIFO_H_LEVEL_MASK
DECL|EPDC_FIFOCTRL_SET_FIFO_H_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_SET_FIFO_H_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_SET_FIFO_H_LEVEL|macro|EPDC_FIFOCTRL_SET_FIFO_H_LEVEL
DECL|EPDC_FIFOCTRL_SET_FIFO_INIT_LEVEL_MASK|macro|EPDC_FIFOCTRL_SET_FIFO_INIT_LEVEL_MASK
DECL|EPDC_FIFOCTRL_SET_FIFO_INIT_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_SET_FIFO_INIT_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_SET_FIFO_INIT_LEVEL|macro|EPDC_FIFOCTRL_SET_FIFO_INIT_LEVEL
DECL|EPDC_FIFOCTRL_SET_FIFO_L_LEVEL_MASK|macro|EPDC_FIFOCTRL_SET_FIFO_L_LEVEL_MASK
DECL|EPDC_FIFOCTRL_SET_FIFO_L_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_SET_FIFO_L_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_SET_FIFO_L_LEVEL|macro|EPDC_FIFOCTRL_SET_FIFO_L_LEVEL
DECL|EPDC_FIFOCTRL_SET_REG|macro|EPDC_FIFOCTRL_SET_REG
DECL|EPDC_FIFOCTRL_SET|macro|EPDC_FIFOCTRL_SET
DECL|EPDC_FIFOCTRL_TOG_ENABLE_PRIORITY_MASK|macro|EPDC_FIFOCTRL_TOG_ENABLE_PRIORITY_MASK
DECL|EPDC_FIFOCTRL_TOG_ENABLE_PRIORITY_SHIFT|macro|EPDC_FIFOCTRL_TOG_ENABLE_PRIORITY_SHIFT
DECL|EPDC_FIFOCTRL_TOG_FIFO_H_LEVEL_MASK|macro|EPDC_FIFOCTRL_TOG_FIFO_H_LEVEL_MASK
DECL|EPDC_FIFOCTRL_TOG_FIFO_H_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_TOG_FIFO_H_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_TOG_FIFO_H_LEVEL|macro|EPDC_FIFOCTRL_TOG_FIFO_H_LEVEL
DECL|EPDC_FIFOCTRL_TOG_FIFO_INIT_LEVEL_MASK|macro|EPDC_FIFOCTRL_TOG_FIFO_INIT_LEVEL_MASK
DECL|EPDC_FIFOCTRL_TOG_FIFO_INIT_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_TOG_FIFO_INIT_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_TOG_FIFO_INIT_LEVEL|macro|EPDC_FIFOCTRL_TOG_FIFO_INIT_LEVEL
DECL|EPDC_FIFOCTRL_TOG_FIFO_L_LEVEL_MASK|macro|EPDC_FIFOCTRL_TOG_FIFO_L_LEVEL_MASK
DECL|EPDC_FIFOCTRL_TOG_FIFO_L_LEVEL_SHIFT|macro|EPDC_FIFOCTRL_TOG_FIFO_L_LEVEL_SHIFT
DECL|EPDC_FIFOCTRL_TOG_FIFO_L_LEVEL|macro|EPDC_FIFOCTRL_TOG_FIFO_L_LEVEL
DECL|EPDC_FIFOCTRL_TOG_REG|macro|EPDC_FIFOCTRL_TOG_REG
DECL|EPDC_FIFOCTRL_TOG|macro|EPDC_FIFOCTRL_TOG
DECL|EPDC_FIFOCTRL|macro|EPDC_FIFOCTRL
DECL|EPDC_FORMAT_BUF_PIXEL_FORMAT_MASK|macro|EPDC_FORMAT_BUF_PIXEL_FORMAT_MASK
DECL|EPDC_FORMAT_BUF_PIXEL_FORMAT_SHIFT|macro|EPDC_FORMAT_BUF_PIXEL_FORMAT_SHIFT
DECL|EPDC_FORMAT_BUF_PIXEL_FORMAT|macro|EPDC_FORMAT_BUF_PIXEL_FORMAT
DECL|EPDC_FORMAT_BUF_PIXEL_SCALE_MASK|macro|EPDC_FORMAT_BUF_PIXEL_SCALE_MASK
DECL|EPDC_FORMAT_BUF_PIXEL_SCALE_SHIFT|macro|EPDC_FORMAT_BUF_PIXEL_SCALE_SHIFT
DECL|EPDC_FORMAT_CLR_BUF_PIXEL_FORMAT_MASK|macro|EPDC_FORMAT_CLR_BUF_PIXEL_FORMAT_MASK
DECL|EPDC_FORMAT_CLR_BUF_PIXEL_FORMAT_SHIFT|macro|EPDC_FORMAT_CLR_BUF_PIXEL_FORMAT_SHIFT
DECL|EPDC_FORMAT_CLR_BUF_PIXEL_FORMAT|macro|EPDC_FORMAT_CLR_BUF_PIXEL_FORMAT
DECL|EPDC_FORMAT_CLR_BUF_PIXEL_SCALE_MASK|macro|EPDC_FORMAT_CLR_BUF_PIXEL_SCALE_MASK
DECL|EPDC_FORMAT_CLR_BUF_PIXEL_SCALE_SHIFT|macro|EPDC_FORMAT_CLR_BUF_PIXEL_SCALE_SHIFT
DECL|EPDC_FORMAT_CLR_DEFAULT_TFT_PIXEL_MASK|macro|EPDC_FORMAT_CLR_DEFAULT_TFT_PIXEL_MASK
DECL|EPDC_FORMAT_CLR_DEFAULT_TFT_PIXEL_SHIFT|macro|EPDC_FORMAT_CLR_DEFAULT_TFT_PIXEL_SHIFT
DECL|EPDC_FORMAT_CLR_DEFAULT_TFT_PIXEL|macro|EPDC_FORMAT_CLR_DEFAULT_TFT_PIXEL
DECL|EPDC_FORMAT_CLR_REG|macro|EPDC_FORMAT_CLR_REG
DECL|EPDC_FORMAT_CLR_TFT_PIXEL_FORMAT_MASK|macro|EPDC_FORMAT_CLR_TFT_PIXEL_FORMAT_MASK
DECL|EPDC_FORMAT_CLR_TFT_PIXEL_FORMAT_SHIFT|macro|EPDC_FORMAT_CLR_TFT_PIXEL_FORMAT_SHIFT
DECL|EPDC_FORMAT_CLR_TFT_PIXEL_FORMAT|macro|EPDC_FORMAT_CLR_TFT_PIXEL_FORMAT
DECL|EPDC_FORMAT_CLR_WB_ADDR_NO_COPY_MASK|macro|EPDC_FORMAT_CLR_WB_ADDR_NO_COPY_MASK
DECL|EPDC_FORMAT_CLR_WB_ADDR_NO_COPY_SHIFT|macro|EPDC_FORMAT_CLR_WB_ADDR_NO_COPY_SHIFT
DECL|EPDC_FORMAT_CLR_WB_COMPRESS_MASK|macro|EPDC_FORMAT_CLR_WB_COMPRESS_MASK
DECL|EPDC_FORMAT_CLR_WB_COMPRESS_SHIFT|macro|EPDC_FORMAT_CLR_WB_COMPRESS_SHIFT
DECL|EPDC_FORMAT_CLR_WB_TYPE_MASK|macro|EPDC_FORMAT_CLR_WB_TYPE_MASK
DECL|EPDC_FORMAT_CLR_WB_TYPE_SHIFT|macro|EPDC_FORMAT_CLR_WB_TYPE_SHIFT
DECL|EPDC_FORMAT_CLR_WB_TYPE|macro|EPDC_FORMAT_CLR_WB_TYPE
DECL|EPDC_FORMAT_CLR|macro|EPDC_FORMAT_CLR
DECL|EPDC_FORMAT_DEFAULT_TFT_PIXEL_MASK|macro|EPDC_FORMAT_DEFAULT_TFT_PIXEL_MASK
DECL|EPDC_FORMAT_DEFAULT_TFT_PIXEL_SHIFT|macro|EPDC_FORMAT_DEFAULT_TFT_PIXEL_SHIFT
DECL|EPDC_FORMAT_DEFAULT_TFT_PIXEL|macro|EPDC_FORMAT_DEFAULT_TFT_PIXEL
DECL|EPDC_FORMAT_REG|macro|EPDC_FORMAT_REG
DECL|EPDC_FORMAT_SET_BUF_PIXEL_FORMAT_MASK|macro|EPDC_FORMAT_SET_BUF_PIXEL_FORMAT_MASK
DECL|EPDC_FORMAT_SET_BUF_PIXEL_FORMAT_SHIFT|macro|EPDC_FORMAT_SET_BUF_PIXEL_FORMAT_SHIFT
DECL|EPDC_FORMAT_SET_BUF_PIXEL_FORMAT|macro|EPDC_FORMAT_SET_BUF_PIXEL_FORMAT
DECL|EPDC_FORMAT_SET_BUF_PIXEL_SCALE_MASK|macro|EPDC_FORMAT_SET_BUF_PIXEL_SCALE_MASK
DECL|EPDC_FORMAT_SET_BUF_PIXEL_SCALE_SHIFT|macro|EPDC_FORMAT_SET_BUF_PIXEL_SCALE_SHIFT
DECL|EPDC_FORMAT_SET_DEFAULT_TFT_PIXEL_MASK|macro|EPDC_FORMAT_SET_DEFAULT_TFT_PIXEL_MASK
DECL|EPDC_FORMAT_SET_DEFAULT_TFT_PIXEL_SHIFT|macro|EPDC_FORMAT_SET_DEFAULT_TFT_PIXEL_SHIFT
DECL|EPDC_FORMAT_SET_DEFAULT_TFT_PIXEL|macro|EPDC_FORMAT_SET_DEFAULT_TFT_PIXEL
DECL|EPDC_FORMAT_SET_REG|macro|EPDC_FORMAT_SET_REG
DECL|EPDC_FORMAT_SET_TFT_PIXEL_FORMAT_MASK|macro|EPDC_FORMAT_SET_TFT_PIXEL_FORMAT_MASK
DECL|EPDC_FORMAT_SET_TFT_PIXEL_FORMAT_SHIFT|macro|EPDC_FORMAT_SET_TFT_PIXEL_FORMAT_SHIFT
DECL|EPDC_FORMAT_SET_TFT_PIXEL_FORMAT|macro|EPDC_FORMAT_SET_TFT_PIXEL_FORMAT
DECL|EPDC_FORMAT_SET_WB_ADDR_NO_COPY_MASK|macro|EPDC_FORMAT_SET_WB_ADDR_NO_COPY_MASK
DECL|EPDC_FORMAT_SET_WB_ADDR_NO_COPY_SHIFT|macro|EPDC_FORMAT_SET_WB_ADDR_NO_COPY_SHIFT
DECL|EPDC_FORMAT_SET_WB_COMPRESS_MASK|macro|EPDC_FORMAT_SET_WB_COMPRESS_MASK
DECL|EPDC_FORMAT_SET_WB_COMPRESS_SHIFT|macro|EPDC_FORMAT_SET_WB_COMPRESS_SHIFT
DECL|EPDC_FORMAT_SET_WB_TYPE_MASK|macro|EPDC_FORMAT_SET_WB_TYPE_MASK
DECL|EPDC_FORMAT_SET_WB_TYPE_SHIFT|macro|EPDC_FORMAT_SET_WB_TYPE_SHIFT
DECL|EPDC_FORMAT_SET_WB_TYPE|macro|EPDC_FORMAT_SET_WB_TYPE
DECL|EPDC_FORMAT_SET|macro|EPDC_FORMAT_SET
DECL|EPDC_FORMAT_TFT_PIXEL_FORMAT_MASK|macro|EPDC_FORMAT_TFT_PIXEL_FORMAT_MASK
DECL|EPDC_FORMAT_TFT_PIXEL_FORMAT_SHIFT|macro|EPDC_FORMAT_TFT_PIXEL_FORMAT_SHIFT
DECL|EPDC_FORMAT_TFT_PIXEL_FORMAT|macro|EPDC_FORMAT_TFT_PIXEL_FORMAT
DECL|EPDC_FORMAT_TOG_BUF_PIXEL_FORMAT_MASK|macro|EPDC_FORMAT_TOG_BUF_PIXEL_FORMAT_MASK
DECL|EPDC_FORMAT_TOG_BUF_PIXEL_FORMAT_SHIFT|macro|EPDC_FORMAT_TOG_BUF_PIXEL_FORMAT_SHIFT
DECL|EPDC_FORMAT_TOG_BUF_PIXEL_FORMAT|macro|EPDC_FORMAT_TOG_BUF_PIXEL_FORMAT
DECL|EPDC_FORMAT_TOG_BUF_PIXEL_SCALE_MASK|macro|EPDC_FORMAT_TOG_BUF_PIXEL_SCALE_MASK
DECL|EPDC_FORMAT_TOG_BUF_PIXEL_SCALE_SHIFT|macro|EPDC_FORMAT_TOG_BUF_PIXEL_SCALE_SHIFT
DECL|EPDC_FORMAT_TOG_DEFAULT_TFT_PIXEL_MASK|macro|EPDC_FORMAT_TOG_DEFAULT_TFT_PIXEL_MASK
DECL|EPDC_FORMAT_TOG_DEFAULT_TFT_PIXEL_SHIFT|macro|EPDC_FORMAT_TOG_DEFAULT_TFT_PIXEL_SHIFT
DECL|EPDC_FORMAT_TOG_DEFAULT_TFT_PIXEL|macro|EPDC_FORMAT_TOG_DEFAULT_TFT_PIXEL
DECL|EPDC_FORMAT_TOG_REG|macro|EPDC_FORMAT_TOG_REG
DECL|EPDC_FORMAT_TOG_TFT_PIXEL_FORMAT_MASK|macro|EPDC_FORMAT_TOG_TFT_PIXEL_FORMAT_MASK
DECL|EPDC_FORMAT_TOG_TFT_PIXEL_FORMAT_SHIFT|macro|EPDC_FORMAT_TOG_TFT_PIXEL_FORMAT_SHIFT
DECL|EPDC_FORMAT_TOG_TFT_PIXEL_FORMAT|macro|EPDC_FORMAT_TOG_TFT_PIXEL_FORMAT
DECL|EPDC_FORMAT_TOG_WB_ADDR_NO_COPY_MASK|macro|EPDC_FORMAT_TOG_WB_ADDR_NO_COPY_MASK
DECL|EPDC_FORMAT_TOG_WB_ADDR_NO_COPY_SHIFT|macro|EPDC_FORMAT_TOG_WB_ADDR_NO_COPY_SHIFT
DECL|EPDC_FORMAT_TOG_WB_COMPRESS_MASK|macro|EPDC_FORMAT_TOG_WB_COMPRESS_MASK
DECL|EPDC_FORMAT_TOG_WB_COMPRESS_SHIFT|macro|EPDC_FORMAT_TOG_WB_COMPRESS_SHIFT
DECL|EPDC_FORMAT_TOG_WB_TYPE_MASK|macro|EPDC_FORMAT_TOG_WB_TYPE_MASK
DECL|EPDC_FORMAT_TOG_WB_TYPE_SHIFT|macro|EPDC_FORMAT_TOG_WB_TYPE_SHIFT
DECL|EPDC_FORMAT_TOG_WB_TYPE|macro|EPDC_FORMAT_TOG_WB_TYPE
DECL|EPDC_FORMAT_TOG|macro|EPDC_FORMAT_TOG
DECL|EPDC_FORMAT_WB_ADDR_NO_COPY_MASK|macro|EPDC_FORMAT_WB_ADDR_NO_COPY_MASK
DECL|EPDC_FORMAT_WB_ADDR_NO_COPY_SHIFT|macro|EPDC_FORMAT_WB_ADDR_NO_COPY_SHIFT
DECL|EPDC_FORMAT_WB_COMPRESS_MASK|macro|EPDC_FORMAT_WB_COMPRESS_MASK
DECL|EPDC_FORMAT_WB_COMPRESS_SHIFT|macro|EPDC_FORMAT_WB_COMPRESS_SHIFT
DECL|EPDC_FORMAT_WB_TYPE_MASK|macro|EPDC_FORMAT_WB_TYPE_MASK
DECL|EPDC_FORMAT_WB_TYPE_SHIFT|macro|EPDC_FORMAT_WB_TYPE_SHIFT
DECL|EPDC_FORMAT_WB_TYPE|macro|EPDC_FORMAT_WB_TYPE
DECL|EPDC_FORMAT|macro|EPDC_FORMAT
DECL|EPDC_GPIO_BDR_MASK|macro|EPDC_GPIO_BDR_MASK
DECL|EPDC_GPIO_BDR_SHIFT|macro|EPDC_GPIO_BDR_SHIFT
DECL|EPDC_GPIO_BDR|macro|EPDC_GPIO_BDR
DECL|EPDC_GPIO_CLR_BDR_MASK|macro|EPDC_GPIO_CLR_BDR_MASK
DECL|EPDC_GPIO_CLR_BDR_SHIFT|macro|EPDC_GPIO_CLR_BDR_SHIFT
DECL|EPDC_GPIO_CLR_BDR|macro|EPDC_GPIO_CLR_BDR
DECL|EPDC_GPIO_CLR_PWRCOM_MASK|macro|EPDC_GPIO_CLR_PWRCOM_MASK
DECL|EPDC_GPIO_CLR_PWRCOM_SHIFT|macro|EPDC_GPIO_CLR_PWRCOM_SHIFT
DECL|EPDC_GPIO_CLR_PWRCTRL_MASK|macro|EPDC_GPIO_CLR_PWRCTRL_MASK
DECL|EPDC_GPIO_CLR_PWRCTRL_SHIFT|macro|EPDC_GPIO_CLR_PWRCTRL_SHIFT
DECL|EPDC_GPIO_CLR_PWRCTRL|macro|EPDC_GPIO_CLR_PWRCTRL
DECL|EPDC_GPIO_CLR_PWRSTAT_MASK|macro|EPDC_GPIO_CLR_PWRSTAT_MASK
DECL|EPDC_GPIO_CLR_PWRSTAT_SHIFT|macro|EPDC_GPIO_CLR_PWRSTAT_SHIFT
DECL|EPDC_GPIO_CLR_PWRWAKE_MASK|macro|EPDC_GPIO_CLR_PWRWAKE_MASK
DECL|EPDC_GPIO_CLR_PWRWAKE_SHIFT|macro|EPDC_GPIO_CLR_PWRWAKE_SHIFT
DECL|EPDC_GPIO_CLR_REG|macro|EPDC_GPIO_CLR_REG
DECL|EPDC_GPIO_CLR|macro|EPDC_GPIO_CLR
DECL|EPDC_GPIO_PWRCOM_MASK|macro|EPDC_GPIO_PWRCOM_MASK
DECL|EPDC_GPIO_PWRCOM_SHIFT|macro|EPDC_GPIO_PWRCOM_SHIFT
DECL|EPDC_GPIO_PWRCTRL_MASK|macro|EPDC_GPIO_PWRCTRL_MASK
DECL|EPDC_GPIO_PWRCTRL_SHIFT|macro|EPDC_GPIO_PWRCTRL_SHIFT
DECL|EPDC_GPIO_PWRCTRL|macro|EPDC_GPIO_PWRCTRL
DECL|EPDC_GPIO_PWRSTAT_MASK|macro|EPDC_GPIO_PWRSTAT_MASK
DECL|EPDC_GPIO_PWRSTAT_SHIFT|macro|EPDC_GPIO_PWRSTAT_SHIFT
DECL|EPDC_GPIO_PWRWAKE_MASK|macro|EPDC_GPIO_PWRWAKE_MASK
DECL|EPDC_GPIO_PWRWAKE_SHIFT|macro|EPDC_GPIO_PWRWAKE_SHIFT
DECL|EPDC_GPIO_REG|macro|EPDC_GPIO_REG
DECL|EPDC_GPIO_SET_BDR_MASK|macro|EPDC_GPIO_SET_BDR_MASK
DECL|EPDC_GPIO_SET_BDR_SHIFT|macro|EPDC_GPIO_SET_BDR_SHIFT
DECL|EPDC_GPIO_SET_BDR|macro|EPDC_GPIO_SET_BDR
DECL|EPDC_GPIO_SET_PWRCOM_MASK|macro|EPDC_GPIO_SET_PWRCOM_MASK
DECL|EPDC_GPIO_SET_PWRCOM_SHIFT|macro|EPDC_GPIO_SET_PWRCOM_SHIFT
DECL|EPDC_GPIO_SET_PWRCTRL_MASK|macro|EPDC_GPIO_SET_PWRCTRL_MASK
DECL|EPDC_GPIO_SET_PWRCTRL_SHIFT|macro|EPDC_GPIO_SET_PWRCTRL_SHIFT
DECL|EPDC_GPIO_SET_PWRCTRL|macro|EPDC_GPIO_SET_PWRCTRL
DECL|EPDC_GPIO_SET_PWRSTAT_MASK|macro|EPDC_GPIO_SET_PWRSTAT_MASK
DECL|EPDC_GPIO_SET_PWRSTAT_SHIFT|macro|EPDC_GPIO_SET_PWRSTAT_SHIFT
DECL|EPDC_GPIO_SET_PWRWAKE_MASK|macro|EPDC_GPIO_SET_PWRWAKE_MASK
DECL|EPDC_GPIO_SET_PWRWAKE_SHIFT|macro|EPDC_GPIO_SET_PWRWAKE_SHIFT
DECL|EPDC_GPIO_SET_REG|macro|EPDC_GPIO_SET_REG
DECL|EPDC_GPIO_SET|macro|EPDC_GPIO_SET
DECL|EPDC_GPIO_TOG_BDR_MASK|macro|EPDC_GPIO_TOG_BDR_MASK
DECL|EPDC_GPIO_TOG_BDR_SHIFT|macro|EPDC_GPIO_TOG_BDR_SHIFT
DECL|EPDC_GPIO_TOG_BDR|macro|EPDC_GPIO_TOG_BDR
DECL|EPDC_GPIO_TOG_PWRCOM_MASK|macro|EPDC_GPIO_TOG_PWRCOM_MASK
DECL|EPDC_GPIO_TOG_PWRCOM_SHIFT|macro|EPDC_GPIO_TOG_PWRCOM_SHIFT
DECL|EPDC_GPIO_TOG_PWRCTRL_MASK|macro|EPDC_GPIO_TOG_PWRCTRL_MASK
DECL|EPDC_GPIO_TOG_PWRCTRL_SHIFT|macro|EPDC_GPIO_TOG_PWRCTRL_SHIFT
DECL|EPDC_GPIO_TOG_PWRCTRL|macro|EPDC_GPIO_TOG_PWRCTRL
DECL|EPDC_GPIO_TOG_PWRSTAT_MASK|macro|EPDC_GPIO_TOG_PWRSTAT_MASK
DECL|EPDC_GPIO_TOG_PWRSTAT_SHIFT|macro|EPDC_GPIO_TOG_PWRSTAT_SHIFT
DECL|EPDC_GPIO_TOG_PWRWAKE_MASK|macro|EPDC_GPIO_TOG_PWRWAKE_MASK
DECL|EPDC_GPIO_TOG_PWRWAKE_SHIFT|macro|EPDC_GPIO_TOG_PWRWAKE_SHIFT
DECL|EPDC_GPIO_TOG_REG|macro|EPDC_GPIO_TOG_REG
DECL|EPDC_GPIO_TOG|macro|EPDC_GPIO_TOG
DECL|EPDC_GPIO|macro|EPDC_GPIO
DECL|EPDC_HIST16_PARAM0_REG|macro|EPDC_HIST16_PARAM0_REG
DECL|EPDC_HIST16_PARAM0_VALUE0_MASK|macro|EPDC_HIST16_PARAM0_VALUE0_MASK
DECL|EPDC_HIST16_PARAM0_VALUE0_SHIFT|macro|EPDC_HIST16_PARAM0_VALUE0_SHIFT
DECL|EPDC_HIST16_PARAM0_VALUE0|macro|EPDC_HIST16_PARAM0_VALUE0
DECL|EPDC_HIST16_PARAM0_VALUE1_MASK|macro|EPDC_HIST16_PARAM0_VALUE1_MASK
DECL|EPDC_HIST16_PARAM0_VALUE1_SHIFT|macro|EPDC_HIST16_PARAM0_VALUE1_SHIFT
DECL|EPDC_HIST16_PARAM0_VALUE1|macro|EPDC_HIST16_PARAM0_VALUE1
DECL|EPDC_HIST16_PARAM0_VALUE2_MASK|macro|EPDC_HIST16_PARAM0_VALUE2_MASK
DECL|EPDC_HIST16_PARAM0_VALUE2_SHIFT|macro|EPDC_HIST16_PARAM0_VALUE2_SHIFT
DECL|EPDC_HIST16_PARAM0_VALUE2|macro|EPDC_HIST16_PARAM0_VALUE2
DECL|EPDC_HIST16_PARAM0_VALUE3_MASK|macro|EPDC_HIST16_PARAM0_VALUE3_MASK
DECL|EPDC_HIST16_PARAM0_VALUE3_SHIFT|macro|EPDC_HIST16_PARAM0_VALUE3_SHIFT
DECL|EPDC_HIST16_PARAM0_VALUE3|macro|EPDC_HIST16_PARAM0_VALUE3
DECL|EPDC_HIST16_PARAM0|macro|EPDC_HIST16_PARAM0
DECL|EPDC_HIST16_PARAM1_REG|macro|EPDC_HIST16_PARAM1_REG
DECL|EPDC_HIST16_PARAM1_VALUE4_MASK|macro|EPDC_HIST16_PARAM1_VALUE4_MASK
DECL|EPDC_HIST16_PARAM1_VALUE4_SHIFT|macro|EPDC_HIST16_PARAM1_VALUE4_SHIFT
DECL|EPDC_HIST16_PARAM1_VALUE4|macro|EPDC_HIST16_PARAM1_VALUE4
DECL|EPDC_HIST16_PARAM1_VALUE5_MASK|macro|EPDC_HIST16_PARAM1_VALUE5_MASK
DECL|EPDC_HIST16_PARAM1_VALUE5_SHIFT|macro|EPDC_HIST16_PARAM1_VALUE5_SHIFT
DECL|EPDC_HIST16_PARAM1_VALUE5|macro|EPDC_HIST16_PARAM1_VALUE5
DECL|EPDC_HIST16_PARAM1_VALUE6_MASK|macro|EPDC_HIST16_PARAM1_VALUE6_MASK
DECL|EPDC_HIST16_PARAM1_VALUE6_SHIFT|macro|EPDC_HIST16_PARAM1_VALUE6_SHIFT
DECL|EPDC_HIST16_PARAM1_VALUE6|macro|EPDC_HIST16_PARAM1_VALUE6
DECL|EPDC_HIST16_PARAM1_VALUE7_MASK|macro|EPDC_HIST16_PARAM1_VALUE7_MASK
DECL|EPDC_HIST16_PARAM1_VALUE7_SHIFT|macro|EPDC_HIST16_PARAM1_VALUE7_SHIFT
DECL|EPDC_HIST16_PARAM1_VALUE7|macro|EPDC_HIST16_PARAM1_VALUE7
DECL|EPDC_HIST16_PARAM1|macro|EPDC_HIST16_PARAM1
DECL|EPDC_HIST16_PARAM2_REG|macro|EPDC_HIST16_PARAM2_REG
DECL|EPDC_HIST16_PARAM2_VALUE10_MASK|macro|EPDC_HIST16_PARAM2_VALUE10_MASK
DECL|EPDC_HIST16_PARAM2_VALUE10_SHIFT|macro|EPDC_HIST16_PARAM2_VALUE10_SHIFT
DECL|EPDC_HIST16_PARAM2_VALUE10|macro|EPDC_HIST16_PARAM2_VALUE10
DECL|EPDC_HIST16_PARAM2_VALUE11_MASK|macro|EPDC_HIST16_PARAM2_VALUE11_MASK
DECL|EPDC_HIST16_PARAM2_VALUE11_SHIFT|macro|EPDC_HIST16_PARAM2_VALUE11_SHIFT
DECL|EPDC_HIST16_PARAM2_VALUE11|macro|EPDC_HIST16_PARAM2_VALUE11
DECL|EPDC_HIST16_PARAM2_VALUE8_MASK|macro|EPDC_HIST16_PARAM2_VALUE8_MASK
DECL|EPDC_HIST16_PARAM2_VALUE8_SHIFT|macro|EPDC_HIST16_PARAM2_VALUE8_SHIFT
DECL|EPDC_HIST16_PARAM2_VALUE8|macro|EPDC_HIST16_PARAM2_VALUE8
DECL|EPDC_HIST16_PARAM2_VALUE9_MASK|macro|EPDC_HIST16_PARAM2_VALUE9_MASK
DECL|EPDC_HIST16_PARAM2_VALUE9_SHIFT|macro|EPDC_HIST16_PARAM2_VALUE9_SHIFT
DECL|EPDC_HIST16_PARAM2_VALUE9|macro|EPDC_HIST16_PARAM2_VALUE9
DECL|EPDC_HIST16_PARAM2|macro|EPDC_HIST16_PARAM2
DECL|EPDC_HIST16_PARAM3_REG|macro|EPDC_HIST16_PARAM3_REG
DECL|EPDC_HIST16_PARAM3_VALUE12_MASK|macro|EPDC_HIST16_PARAM3_VALUE12_MASK
DECL|EPDC_HIST16_PARAM3_VALUE12_SHIFT|macro|EPDC_HIST16_PARAM3_VALUE12_SHIFT
DECL|EPDC_HIST16_PARAM3_VALUE12|macro|EPDC_HIST16_PARAM3_VALUE12
DECL|EPDC_HIST16_PARAM3_VALUE13_MASK|macro|EPDC_HIST16_PARAM3_VALUE13_MASK
DECL|EPDC_HIST16_PARAM3_VALUE13_SHIFT|macro|EPDC_HIST16_PARAM3_VALUE13_SHIFT
DECL|EPDC_HIST16_PARAM3_VALUE13|macro|EPDC_HIST16_PARAM3_VALUE13
DECL|EPDC_HIST16_PARAM3_VALUE14_MASK|macro|EPDC_HIST16_PARAM3_VALUE14_MASK
DECL|EPDC_HIST16_PARAM3_VALUE14_SHIFT|macro|EPDC_HIST16_PARAM3_VALUE14_SHIFT
DECL|EPDC_HIST16_PARAM3_VALUE14|macro|EPDC_HIST16_PARAM3_VALUE14
DECL|EPDC_HIST16_PARAM3_VALUE15_MASK|macro|EPDC_HIST16_PARAM3_VALUE15_MASK
DECL|EPDC_HIST16_PARAM3_VALUE15_SHIFT|macro|EPDC_HIST16_PARAM3_VALUE15_SHIFT
DECL|EPDC_HIST16_PARAM3_VALUE15|macro|EPDC_HIST16_PARAM3_VALUE15
DECL|EPDC_HIST16_PARAM3|macro|EPDC_HIST16_PARAM3
DECL|EPDC_HIST1_PARAM_REG|macro|EPDC_HIST1_PARAM_REG
DECL|EPDC_HIST1_PARAM_RSVD_MASK|macro|EPDC_HIST1_PARAM_RSVD_MASK
DECL|EPDC_HIST1_PARAM_RSVD_SHIFT|macro|EPDC_HIST1_PARAM_RSVD_SHIFT
DECL|EPDC_HIST1_PARAM_RSVD|macro|EPDC_HIST1_PARAM_RSVD
DECL|EPDC_HIST1_PARAM_VALUE0_MASK|macro|EPDC_HIST1_PARAM_VALUE0_MASK
DECL|EPDC_HIST1_PARAM_VALUE0_SHIFT|macro|EPDC_HIST1_PARAM_VALUE0_SHIFT
DECL|EPDC_HIST1_PARAM_VALUE0|macro|EPDC_HIST1_PARAM_VALUE0
DECL|EPDC_HIST1_PARAM|macro|EPDC_HIST1_PARAM
DECL|EPDC_HIST2_PARAM_REG|macro|EPDC_HIST2_PARAM_REG
DECL|EPDC_HIST2_PARAM_RSVD_MASK|macro|EPDC_HIST2_PARAM_RSVD_MASK
DECL|EPDC_HIST2_PARAM_RSVD_SHIFT|macro|EPDC_HIST2_PARAM_RSVD_SHIFT
DECL|EPDC_HIST2_PARAM_RSVD|macro|EPDC_HIST2_PARAM_RSVD
DECL|EPDC_HIST2_PARAM_VALUE0_MASK|macro|EPDC_HIST2_PARAM_VALUE0_MASK
DECL|EPDC_HIST2_PARAM_VALUE0_SHIFT|macro|EPDC_HIST2_PARAM_VALUE0_SHIFT
DECL|EPDC_HIST2_PARAM_VALUE0|macro|EPDC_HIST2_PARAM_VALUE0
DECL|EPDC_HIST2_PARAM_VALUE1_MASK|macro|EPDC_HIST2_PARAM_VALUE1_MASK
DECL|EPDC_HIST2_PARAM_VALUE1_SHIFT|macro|EPDC_HIST2_PARAM_VALUE1_SHIFT
DECL|EPDC_HIST2_PARAM_VALUE1|macro|EPDC_HIST2_PARAM_VALUE1
DECL|EPDC_HIST2_PARAM|macro|EPDC_HIST2_PARAM
DECL|EPDC_HIST4_PARAM_REG|macro|EPDC_HIST4_PARAM_REG
DECL|EPDC_HIST4_PARAM_VALUE0_MASK|macro|EPDC_HIST4_PARAM_VALUE0_MASK
DECL|EPDC_HIST4_PARAM_VALUE0_SHIFT|macro|EPDC_HIST4_PARAM_VALUE0_SHIFT
DECL|EPDC_HIST4_PARAM_VALUE0|macro|EPDC_HIST4_PARAM_VALUE0
DECL|EPDC_HIST4_PARAM_VALUE1_MASK|macro|EPDC_HIST4_PARAM_VALUE1_MASK
DECL|EPDC_HIST4_PARAM_VALUE1_SHIFT|macro|EPDC_HIST4_PARAM_VALUE1_SHIFT
DECL|EPDC_HIST4_PARAM_VALUE1|macro|EPDC_HIST4_PARAM_VALUE1
DECL|EPDC_HIST4_PARAM_VALUE2_MASK|macro|EPDC_HIST4_PARAM_VALUE2_MASK
DECL|EPDC_HIST4_PARAM_VALUE2_SHIFT|macro|EPDC_HIST4_PARAM_VALUE2_SHIFT
DECL|EPDC_HIST4_PARAM_VALUE2|macro|EPDC_HIST4_PARAM_VALUE2
DECL|EPDC_HIST4_PARAM_VALUE3_MASK|macro|EPDC_HIST4_PARAM_VALUE3_MASK
DECL|EPDC_HIST4_PARAM_VALUE3_SHIFT|macro|EPDC_HIST4_PARAM_VALUE3_SHIFT
DECL|EPDC_HIST4_PARAM_VALUE3|macro|EPDC_HIST4_PARAM_VALUE3
DECL|EPDC_HIST4_PARAM|macro|EPDC_HIST4_PARAM
DECL|EPDC_HIST8_PARAM0_REG|macro|EPDC_HIST8_PARAM0_REG
DECL|EPDC_HIST8_PARAM0_VALUE0_MASK|macro|EPDC_HIST8_PARAM0_VALUE0_MASK
DECL|EPDC_HIST8_PARAM0_VALUE0_SHIFT|macro|EPDC_HIST8_PARAM0_VALUE0_SHIFT
DECL|EPDC_HIST8_PARAM0_VALUE0|macro|EPDC_HIST8_PARAM0_VALUE0
DECL|EPDC_HIST8_PARAM0_VALUE1_MASK|macro|EPDC_HIST8_PARAM0_VALUE1_MASK
DECL|EPDC_HIST8_PARAM0_VALUE1_SHIFT|macro|EPDC_HIST8_PARAM0_VALUE1_SHIFT
DECL|EPDC_HIST8_PARAM0_VALUE1|macro|EPDC_HIST8_PARAM0_VALUE1
DECL|EPDC_HIST8_PARAM0_VALUE2_MASK|macro|EPDC_HIST8_PARAM0_VALUE2_MASK
DECL|EPDC_HIST8_PARAM0_VALUE2_SHIFT|macro|EPDC_HIST8_PARAM0_VALUE2_SHIFT
DECL|EPDC_HIST8_PARAM0_VALUE2|macro|EPDC_HIST8_PARAM0_VALUE2
DECL|EPDC_HIST8_PARAM0_VALUE3_MASK|macro|EPDC_HIST8_PARAM0_VALUE3_MASK
DECL|EPDC_HIST8_PARAM0_VALUE3_SHIFT|macro|EPDC_HIST8_PARAM0_VALUE3_SHIFT
DECL|EPDC_HIST8_PARAM0_VALUE3|macro|EPDC_HIST8_PARAM0_VALUE3
DECL|EPDC_HIST8_PARAM0|macro|EPDC_HIST8_PARAM0
DECL|EPDC_HIST8_PARAM1_REG|macro|EPDC_HIST8_PARAM1_REG
DECL|EPDC_HIST8_PARAM1_VALUE4_MASK|macro|EPDC_HIST8_PARAM1_VALUE4_MASK
DECL|EPDC_HIST8_PARAM1_VALUE4_SHIFT|macro|EPDC_HIST8_PARAM1_VALUE4_SHIFT
DECL|EPDC_HIST8_PARAM1_VALUE4|macro|EPDC_HIST8_PARAM1_VALUE4
DECL|EPDC_HIST8_PARAM1_VALUE5_MASK|macro|EPDC_HIST8_PARAM1_VALUE5_MASK
DECL|EPDC_HIST8_PARAM1_VALUE5_SHIFT|macro|EPDC_HIST8_PARAM1_VALUE5_SHIFT
DECL|EPDC_HIST8_PARAM1_VALUE5|macro|EPDC_HIST8_PARAM1_VALUE5
DECL|EPDC_HIST8_PARAM1_VALUE6_MASK|macro|EPDC_HIST8_PARAM1_VALUE6_MASK
DECL|EPDC_HIST8_PARAM1_VALUE6_SHIFT|macro|EPDC_HIST8_PARAM1_VALUE6_SHIFT
DECL|EPDC_HIST8_PARAM1_VALUE6|macro|EPDC_HIST8_PARAM1_VALUE6
DECL|EPDC_HIST8_PARAM1_VALUE7_MASK|macro|EPDC_HIST8_PARAM1_VALUE7_MASK
DECL|EPDC_HIST8_PARAM1_VALUE7_SHIFT|macro|EPDC_HIST8_PARAM1_VALUE7_SHIFT
DECL|EPDC_HIST8_PARAM1_VALUE7|macro|EPDC_HIST8_PARAM1_VALUE7
DECL|EPDC_HIST8_PARAM1|macro|EPDC_HIST8_PARAM1
DECL|EPDC_IRQ1_CLR_LUTN_CMPLT_IRQ_MASK|macro|EPDC_IRQ1_CLR_LUTN_CMPLT_IRQ_MASK
DECL|EPDC_IRQ1_CLR_LUTN_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ1_CLR_LUTN_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQ1_CLR_LUTN_CMPLT_IRQ|macro|EPDC_IRQ1_CLR_LUTN_CMPLT_IRQ
DECL|EPDC_IRQ1_CLR_REG|macro|EPDC_IRQ1_CLR_REG
DECL|EPDC_IRQ1_CLR|macro|EPDC_IRQ1_CLR
DECL|EPDC_IRQ1_LUTN_CMPLT_IRQ_MASK|macro|EPDC_IRQ1_LUTN_CMPLT_IRQ_MASK
DECL|EPDC_IRQ1_LUTN_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ1_LUTN_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQ1_LUTN_CMPLT_IRQ|macro|EPDC_IRQ1_LUTN_CMPLT_IRQ
DECL|EPDC_IRQ1_REG|macro|EPDC_IRQ1_REG
DECL|EPDC_IRQ1_SET_LUTN_CMPLT_IRQ_MASK|macro|EPDC_IRQ1_SET_LUTN_CMPLT_IRQ_MASK
DECL|EPDC_IRQ1_SET_LUTN_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ1_SET_LUTN_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQ1_SET_LUTN_CMPLT_IRQ|macro|EPDC_IRQ1_SET_LUTN_CMPLT_IRQ
DECL|EPDC_IRQ1_SET_REG|macro|EPDC_IRQ1_SET_REG
DECL|EPDC_IRQ1_SET|macro|EPDC_IRQ1_SET
DECL|EPDC_IRQ1_TOG_LUTN_CMPLT_IRQ_MASK|macro|EPDC_IRQ1_TOG_LUTN_CMPLT_IRQ_MASK
DECL|EPDC_IRQ1_TOG_LUTN_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ1_TOG_LUTN_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQ1_TOG_LUTN_CMPLT_IRQ|macro|EPDC_IRQ1_TOG_LUTN_CMPLT_IRQ
DECL|EPDC_IRQ1_TOG_REG|macro|EPDC_IRQ1_TOG_REG
DECL|EPDC_IRQ1_TOG|macro|EPDC_IRQ1_TOG
DECL|EPDC_IRQ1|macro|EPDC_IRQ1
DECL|EPDC_IRQ2_CLR_LUTN_CMPLT_IRQ_MASK|macro|EPDC_IRQ2_CLR_LUTN_CMPLT_IRQ_MASK
DECL|EPDC_IRQ2_CLR_LUTN_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ2_CLR_LUTN_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQ2_CLR_LUTN_CMPLT_IRQ|macro|EPDC_IRQ2_CLR_LUTN_CMPLT_IRQ
DECL|EPDC_IRQ2_CLR_REG|macro|EPDC_IRQ2_CLR_REG
DECL|EPDC_IRQ2_CLR|macro|EPDC_IRQ2_CLR
DECL|EPDC_IRQ2_LUTN_CMPLT_IRQ_MASK|macro|EPDC_IRQ2_LUTN_CMPLT_IRQ_MASK
DECL|EPDC_IRQ2_LUTN_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ2_LUTN_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQ2_LUTN_CMPLT_IRQ|macro|EPDC_IRQ2_LUTN_CMPLT_IRQ
DECL|EPDC_IRQ2_REG|macro|EPDC_IRQ2_REG
DECL|EPDC_IRQ2_SET_LUTN_CMPLT_IRQ_MASK|macro|EPDC_IRQ2_SET_LUTN_CMPLT_IRQ_MASK
DECL|EPDC_IRQ2_SET_LUTN_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ2_SET_LUTN_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQ2_SET_LUTN_CMPLT_IRQ|macro|EPDC_IRQ2_SET_LUTN_CMPLT_IRQ
DECL|EPDC_IRQ2_SET_REG|macro|EPDC_IRQ2_SET_REG
DECL|EPDC_IRQ2_SET|macro|EPDC_IRQ2_SET
DECL|EPDC_IRQ2_TOG_LUTN_CMPLT_IRQ_MASK|macro|EPDC_IRQ2_TOG_LUTN_CMPLT_IRQ_MASK
DECL|EPDC_IRQ2_TOG_LUTN_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ2_TOG_LUTN_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQ2_TOG_LUTN_CMPLT_IRQ|macro|EPDC_IRQ2_TOG_LUTN_CMPLT_IRQ
DECL|EPDC_IRQ2_TOG_REG|macro|EPDC_IRQ2_TOG_REG
DECL|EPDC_IRQ2_TOG|macro|EPDC_IRQ2_TOG
DECL|EPDC_IRQ2|macro|EPDC_IRQ2
DECL|EPDC_IRQS|macro|EPDC_IRQS
DECL|EPDC_IRQ_BUS_ERROR_IRQ_MASK|macro|EPDC_IRQ_BUS_ERROR_IRQ_MASK
DECL|EPDC_IRQ_BUS_ERROR_IRQ_SHIFT|macro|EPDC_IRQ_BUS_ERROR_IRQ_SHIFT
DECL|EPDC_IRQ_CLR_BUS_ERROR_IRQ_MASK|macro|EPDC_IRQ_CLR_BUS_ERROR_IRQ_MASK
DECL|EPDC_IRQ_CLR_BUS_ERROR_IRQ_SHIFT|macro|EPDC_IRQ_CLR_BUS_ERROR_IRQ_SHIFT
DECL|EPDC_IRQ_CLR_FRAME_END_IRQ_MASK|macro|EPDC_IRQ_CLR_FRAME_END_IRQ_MASK
DECL|EPDC_IRQ_CLR_FRAME_END_IRQ_SHIFT|macro|EPDC_IRQ_CLR_FRAME_END_IRQ_SHIFT
DECL|EPDC_IRQ_CLR_LUT_COL_IRQ_MASK|macro|EPDC_IRQ_CLR_LUT_COL_IRQ_MASK
DECL|EPDC_IRQ_CLR_LUT_COL_IRQ_SHIFT|macro|EPDC_IRQ_CLR_LUT_COL_IRQ_SHIFT
DECL|EPDC_IRQ_CLR_PWR_IRQ_MASK|macro|EPDC_IRQ_CLR_PWR_IRQ_MASK
DECL|EPDC_IRQ_CLR_PWR_IRQ_SHIFT|macro|EPDC_IRQ_CLR_PWR_IRQ_SHIFT
DECL|EPDC_IRQ_CLR_REG|macro|EPDC_IRQ_CLR_REG
DECL|EPDC_IRQ_CLR_TCE_IDLE_IRQ_MASK|macro|EPDC_IRQ_CLR_TCE_IDLE_IRQ_MASK
DECL|EPDC_IRQ_CLR_TCE_IDLE_IRQ_SHIFT|macro|EPDC_IRQ_CLR_TCE_IDLE_IRQ_SHIFT
DECL|EPDC_IRQ_CLR_TCE_UNDERRUN_IRQ_MASK|macro|EPDC_IRQ_CLR_TCE_UNDERRUN_IRQ_MASK
DECL|EPDC_IRQ_CLR_TCE_UNDERRUN_IRQ_SHIFT|macro|EPDC_IRQ_CLR_TCE_UNDERRUN_IRQ_SHIFT
DECL|EPDC_IRQ_CLR_UPD_DONE_IRQ_MASK|macro|EPDC_IRQ_CLR_UPD_DONE_IRQ_MASK
DECL|EPDC_IRQ_CLR_UPD_DONE_IRQ_SHIFT|macro|EPDC_IRQ_CLR_UPD_DONE_IRQ_SHIFT
DECL|EPDC_IRQ_CLR_WB_CMPLT_IRQ_MASK|macro|EPDC_IRQ_CLR_WB_CMPLT_IRQ_MASK
DECL|EPDC_IRQ_CLR_WB_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ_CLR_WB_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQ_CLR|macro|EPDC_IRQ_CLR
DECL|EPDC_IRQ_FRAME_END_IRQ_MASK|macro|EPDC_IRQ_FRAME_END_IRQ_MASK
DECL|EPDC_IRQ_FRAME_END_IRQ_SHIFT|macro|EPDC_IRQ_FRAME_END_IRQ_SHIFT
DECL|EPDC_IRQ_LUT_COL_IRQ_MASK|macro|EPDC_IRQ_LUT_COL_IRQ_MASK
DECL|EPDC_IRQ_LUT_COL_IRQ_SHIFT|macro|EPDC_IRQ_LUT_COL_IRQ_SHIFT
DECL|EPDC_IRQ_MASK1_CLR_LUTN_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK1_CLR_LUTN_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK1_CLR_LUTN_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK1_CLR_LUTN_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK1_CLR_LUTN_CMPLT_IRQ_EN|macro|EPDC_IRQ_MASK1_CLR_LUTN_CMPLT_IRQ_EN
DECL|EPDC_IRQ_MASK1_CLR_REG|macro|EPDC_IRQ_MASK1_CLR_REG
DECL|EPDC_IRQ_MASK1_CLR|macro|EPDC_IRQ_MASK1_CLR
DECL|EPDC_IRQ_MASK1_LUTN_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK1_LUTN_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK1_LUTN_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK1_LUTN_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK1_LUTN_CMPLT_IRQ_EN|macro|EPDC_IRQ_MASK1_LUTN_CMPLT_IRQ_EN
DECL|EPDC_IRQ_MASK1_REG|macro|EPDC_IRQ_MASK1_REG
DECL|EPDC_IRQ_MASK1_SET_LUTN_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK1_SET_LUTN_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK1_SET_LUTN_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK1_SET_LUTN_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK1_SET_LUTN_CMPLT_IRQ_EN|macro|EPDC_IRQ_MASK1_SET_LUTN_CMPLT_IRQ_EN
DECL|EPDC_IRQ_MASK1_SET_REG|macro|EPDC_IRQ_MASK1_SET_REG
DECL|EPDC_IRQ_MASK1_SET|macro|EPDC_IRQ_MASK1_SET
DECL|EPDC_IRQ_MASK1_TOG_LUTN_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK1_TOG_LUTN_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK1_TOG_LUTN_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK1_TOG_LUTN_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK1_TOG_LUTN_CMPLT_IRQ_EN|macro|EPDC_IRQ_MASK1_TOG_LUTN_CMPLT_IRQ_EN
DECL|EPDC_IRQ_MASK1_TOG_REG|macro|EPDC_IRQ_MASK1_TOG_REG
DECL|EPDC_IRQ_MASK1_TOG|macro|EPDC_IRQ_MASK1_TOG
DECL|EPDC_IRQ_MASK1|macro|EPDC_IRQ_MASK1
DECL|EPDC_IRQ_MASK2_CLR_LUTN_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK2_CLR_LUTN_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK2_CLR_LUTN_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK2_CLR_LUTN_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK2_CLR_LUTN_CMPLT_IRQ_EN|macro|EPDC_IRQ_MASK2_CLR_LUTN_CMPLT_IRQ_EN
DECL|EPDC_IRQ_MASK2_CLR_REG|macro|EPDC_IRQ_MASK2_CLR_REG
DECL|EPDC_IRQ_MASK2_CLR|macro|EPDC_IRQ_MASK2_CLR
DECL|EPDC_IRQ_MASK2_LUTN_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK2_LUTN_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK2_LUTN_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK2_LUTN_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK2_LUTN_CMPLT_IRQ_EN|macro|EPDC_IRQ_MASK2_LUTN_CMPLT_IRQ_EN
DECL|EPDC_IRQ_MASK2_REG|macro|EPDC_IRQ_MASK2_REG
DECL|EPDC_IRQ_MASK2_SET_LUTN_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK2_SET_LUTN_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK2_SET_LUTN_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK2_SET_LUTN_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK2_SET_LUTN_CMPLT_IRQ_EN|macro|EPDC_IRQ_MASK2_SET_LUTN_CMPLT_IRQ_EN
DECL|EPDC_IRQ_MASK2_SET_REG|macro|EPDC_IRQ_MASK2_SET_REG
DECL|EPDC_IRQ_MASK2_SET|macro|EPDC_IRQ_MASK2_SET
DECL|EPDC_IRQ_MASK2_TOG_LUTN_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK2_TOG_LUTN_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK2_TOG_LUTN_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK2_TOG_LUTN_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK2_TOG_LUTN_CMPLT_IRQ_EN|macro|EPDC_IRQ_MASK2_TOG_LUTN_CMPLT_IRQ_EN
DECL|EPDC_IRQ_MASK2_TOG_REG|macro|EPDC_IRQ_MASK2_TOG_REG
DECL|EPDC_IRQ_MASK2_TOG|macro|EPDC_IRQ_MASK2_TOG
DECL|EPDC_IRQ_MASK2|macro|EPDC_IRQ_MASK2
DECL|EPDC_IRQ_MASK_BUS_ERROR_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_BUS_ERROR_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_BUS_ERROR_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_BUS_ERROR_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_CLR_BUS_ERROR_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_CLR_BUS_ERROR_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_CLR_BUS_ERROR_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_CLR_BUS_ERROR_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_CLR_COL_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_CLR_COL_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_CLR_COL_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_CLR_COL_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_CLR_FRAME_END_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_CLR_FRAME_END_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_CLR_FRAME_END_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_CLR_FRAME_END_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_CLR_PWR_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_CLR_PWR_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_CLR_PWR_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_CLR_PWR_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_CLR_REG|macro|EPDC_IRQ_MASK_CLR_REG
DECL|EPDC_IRQ_MASK_CLR_TCE_IDLE_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_CLR_TCE_IDLE_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_CLR_TCE_IDLE_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_CLR_TCE_IDLE_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_CLR_TCE_UNDERRUN_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_CLR_TCE_UNDERRUN_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_CLR_TCE_UNDERRUN_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_CLR_TCE_UNDERRUN_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_CLR_UPD_DONE_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_CLR_UPD_DONE_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_CLR_UPD_DONE_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_CLR_UPD_DONE_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_CLR_WB_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_CLR_WB_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_CLR_WB_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_CLR_WB_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_CLR|macro|EPDC_IRQ_MASK_CLR
DECL|EPDC_IRQ_MASK_COL_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_COL_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_COL_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_COL_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_FRAME_END_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_FRAME_END_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_FRAME_END_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_FRAME_END_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_PWR_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_PWR_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_PWR_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_PWR_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_REG|macro|EPDC_IRQ_MASK_REG
DECL|EPDC_IRQ_MASK_SET_BUS_ERROR_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_SET_BUS_ERROR_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_SET_BUS_ERROR_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_SET_BUS_ERROR_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_SET_COL_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_SET_COL_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_SET_COL_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_SET_COL_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_SET_FRAME_END_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_SET_FRAME_END_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_SET_FRAME_END_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_SET_FRAME_END_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_SET_PWR_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_SET_PWR_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_SET_PWR_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_SET_PWR_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_SET_REG|macro|EPDC_IRQ_MASK_SET_REG
DECL|EPDC_IRQ_MASK_SET_TCE_IDLE_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_SET_TCE_IDLE_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_SET_TCE_IDLE_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_SET_TCE_IDLE_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_SET_TCE_UNDERRUN_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_SET_TCE_UNDERRUN_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_SET_TCE_UNDERRUN_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_SET_TCE_UNDERRUN_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_SET_UPD_DONE_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_SET_UPD_DONE_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_SET_UPD_DONE_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_SET_UPD_DONE_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_SET_WB_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_SET_WB_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_SET_WB_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_SET_WB_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_SET|macro|EPDC_IRQ_MASK_SET
DECL|EPDC_IRQ_MASK_TCE_IDLE_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_TCE_IDLE_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_TCE_IDLE_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_TCE_IDLE_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_TCE_UNDERRUN_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_TCE_UNDERRUN_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_TCE_UNDERRUN_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_TCE_UNDERRUN_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_TOG_BUS_ERROR_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_TOG_BUS_ERROR_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_TOG_BUS_ERROR_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_TOG_BUS_ERROR_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_TOG_COL_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_TOG_COL_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_TOG_COL_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_TOG_COL_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_TOG_FRAME_END_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_TOG_FRAME_END_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_TOG_FRAME_END_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_TOG_FRAME_END_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_TOG_PWR_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_TOG_PWR_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_TOG_PWR_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_TOG_PWR_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_TOG_REG|macro|EPDC_IRQ_MASK_TOG_REG
DECL|EPDC_IRQ_MASK_TOG_TCE_IDLE_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_TOG_TCE_IDLE_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_TOG_TCE_IDLE_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_TOG_TCE_IDLE_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_TOG_TCE_UNDERRUN_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_TOG_TCE_UNDERRUN_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_TOG_TCE_UNDERRUN_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_TOG_TCE_UNDERRUN_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_TOG_UPD_DONE_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_TOG_UPD_DONE_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_TOG_UPD_DONE_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_TOG_UPD_DONE_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_TOG_WB_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_TOG_WB_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_TOG_WB_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_TOG_WB_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_TOG|macro|EPDC_IRQ_MASK_TOG
DECL|EPDC_IRQ_MASK_UPD_DONE_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_UPD_DONE_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_UPD_DONE_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_UPD_DONE_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK_WB_CMPLT_IRQ_EN_MASK|macro|EPDC_IRQ_MASK_WB_CMPLT_IRQ_EN_MASK
DECL|EPDC_IRQ_MASK_WB_CMPLT_IRQ_EN_SHIFT|macro|EPDC_IRQ_MASK_WB_CMPLT_IRQ_EN_SHIFT
DECL|EPDC_IRQ_MASK|macro|EPDC_IRQ_MASK
DECL|EPDC_IRQ_PWR_IRQ_MASK|macro|EPDC_IRQ_PWR_IRQ_MASK
DECL|EPDC_IRQ_PWR_IRQ_SHIFT|macro|EPDC_IRQ_PWR_IRQ_SHIFT
DECL|EPDC_IRQ_REG|macro|EPDC_IRQ_REG
DECL|EPDC_IRQ_SET_BUS_ERROR_IRQ_MASK|macro|EPDC_IRQ_SET_BUS_ERROR_IRQ_MASK
DECL|EPDC_IRQ_SET_BUS_ERROR_IRQ_SHIFT|macro|EPDC_IRQ_SET_BUS_ERROR_IRQ_SHIFT
DECL|EPDC_IRQ_SET_FRAME_END_IRQ_MASK|macro|EPDC_IRQ_SET_FRAME_END_IRQ_MASK
DECL|EPDC_IRQ_SET_FRAME_END_IRQ_SHIFT|macro|EPDC_IRQ_SET_FRAME_END_IRQ_SHIFT
DECL|EPDC_IRQ_SET_LUT_COL_IRQ_MASK|macro|EPDC_IRQ_SET_LUT_COL_IRQ_MASK
DECL|EPDC_IRQ_SET_LUT_COL_IRQ_SHIFT|macro|EPDC_IRQ_SET_LUT_COL_IRQ_SHIFT
DECL|EPDC_IRQ_SET_PWR_IRQ_MASK|macro|EPDC_IRQ_SET_PWR_IRQ_MASK
DECL|EPDC_IRQ_SET_PWR_IRQ_SHIFT|macro|EPDC_IRQ_SET_PWR_IRQ_SHIFT
DECL|EPDC_IRQ_SET_REG|macro|EPDC_IRQ_SET_REG
DECL|EPDC_IRQ_SET_TCE_IDLE_IRQ_MASK|macro|EPDC_IRQ_SET_TCE_IDLE_IRQ_MASK
DECL|EPDC_IRQ_SET_TCE_IDLE_IRQ_SHIFT|macro|EPDC_IRQ_SET_TCE_IDLE_IRQ_SHIFT
DECL|EPDC_IRQ_SET_TCE_UNDERRUN_IRQ_MASK|macro|EPDC_IRQ_SET_TCE_UNDERRUN_IRQ_MASK
DECL|EPDC_IRQ_SET_TCE_UNDERRUN_IRQ_SHIFT|macro|EPDC_IRQ_SET_TCE_UNDERRUN_IRQ_SHIFT
DECL|EPDC_IRQ_SET_UPD_DONE_IRQ_MASK|macro|EPDC_IRQ_SET_UPD_DONE_IRQ_MASK
DECL|EPDC_IRQ_SET_UPD_DONE_IRQ_SHIFT|macro|EPDC_IRQ_SET_UPD_DONE_IRQ_SHIFT
DECL|EPDC_IRQ_SET_WB_CMPLT_IRQ_MASK|macro|EPDC_IRQ_SET_WB_CMPLT_IRQ_MASK
DECL|EPDC_IRQ_SET_WB_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ_SET_WB_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQ_SET|macro|EPDC_IRQ_SET
DECL|EPDC_IRQ_TCE_IDLE_IRQ_MASK|macro|EPDC_IRQ_TCE_IDLE_IRQ_MASK
DECL|EPDC_IRQ_TCE_IDLE_IRQ_SHIFT|macro|EPDC_IRQ_TCE_IDLE_IRQ_SHIFT
DECL|EPDC_IRQ_TCE_UNDERRUN_IRQ_MASK|macro|EPDC_IRQ_TCE_UNDERRUN_IRQ_MASK
DECL|EPDC_IRQ_TCE_UNDERRUN_IRQ_SHIFT|macro|EPDC_IRQ_TCE_UNDERRUN_IRQ_SHIFT
DECL|EPDC_IRQ_TOG_BUS_ERROR_IRQ_MASK|macro|EPDC_IRQ_TOG_BUS_ERROR_IRQ_MASK
DECL|EPDC_IRQ_TOG_BUS_ERROR_IRQ_SHIFT|macro|EPDC_IRQ_TOG_BUS_ERROR_IRQ_SHIFT
DECL|EPDC_IRQ_TOG_FRAME_END_IRQ_MASK|macro|EPDC_IRQ_TOG_FRAME_END_IRQ_MASK
DECL|EPDC_IRQ_TOG_FRAME_END_IRQ_SHIFT|macro|EPDC_IRQ_TOG_FRAME_END_IRQ_SHIFT
DECL|EPDC_IRQ_TOG_LUT_COL_IRQ_MASK|macro|EPDC_IRQ_TOG_LUT_COL_IRQ_MASK
DECL|EPDC_IRQ_TOG_LUT_COL_IRQ_SHIFT|macro|EPDC_IRQ_TOG_LUT_COL_IRQ_SHIFT
DECL|EPDC_IRQ_TOG_PWR_IRQ_MASK|macro|EPDC_IRQ_TOG_PWR_IRQ_MASK
DECL|EPDC_IRQ_TOG_PWR_IRQ_SHIFT|macro|EPDC_IRQ_TOG_PWR_IRQ_SHIFT
DECL|EPDC_IRQ_TOG_REG|macro|EPDC_IRQ_TOG_REG
DECL|EPDC_IRQ_TOG_TCE_IDLE_IRQ_MASK|macro|EPDC_IRQ_TOG_TCE_IDLE_IRQ_MASK
DECL|EPDC_IRQ_TOG_TCE_IDLE_IRQ_SHIFT|macro|EPDC_IRQ_TOG_TCE_IDLE_IRQ_SHIFT
DECL|EPDC_IRQ_TOG_TCE_UNDERRUN_IRQ_MASK|macro|EPDC_IRQ_TOG_TCE_UNDERRUN_IRQ_MASK
DECL|EPDC_IRQ_TOG_TCE_UNDERRUN_IRQ_SHIFT|macro|EPDC_IRQ_TOG_TCE_UNDERRUN_IRQ_SHIFT
DECL|EPDC_IRQ_TOG_UPD_DONE_IRQ_MASK|macro|EPDC_IRQ_TOG_UPD_DONE_IRQ_MASK
DECL|EPDC_IRQ_TOG_UPD_DONE_IRQ_SHIFT|macro|EPDC_IRQ_TOG_UPD_DONE_IRQ_SHIFT
DECL|EPDC_IRQ_TOG_WB_CMPLT_IRQ_MASK|macro|EPDC_IRQ_TOG_WB_CMPLT_IRQ_MASK
DECL|EPDC_IRQ_TOG_WB_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ_TOG_WB_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQ_TOG|macro|EPDC_IRQ_TOG
DECL|EPDC_IRQ_UPD_DONE_IRQ_MASK|macro|EPDC_IRQ_UPD_DONE_IRQ_MASK
DECL|EPDC_IRQ_UPD_DONE_IRQ_SHIFT|macro|EPDC_IRQ_UPD_DONE_IRQ_SHIFT
DECL|EPDC_IRQ_WB_CMPLT_IRQ_MASK|macro|EPDC_IRQ_WB_CMPLT_IRQ_MASK
DECL|EPDC_IRQ_WB_CMPLT_IRQ_SHIFT|macro|EPDC_IRQ_WB_CMPLT_IRQ_SHIFT
DECL|EPDC_IRQn|enumerator|EPDC_IRQn = 117, /**< EPDC Interrupt */
DECL|EPDC_IRQ|macro|EPDC_IRQ
DECL|EPDC_LUT_STANDBY1_CLR_LUTN_MASK|macro|EPDC_LUT_STANDBY1_CLR_LUTN_MASK
DECL|EPDC_LUT_STANDBY1_CLR_LUTN_SHIFT|macro|EPDC_LUT_STANDBY1_CLR_LUTN_SHIFT
DECL|EPDC_LUT_STANDBY1_CLR_LUTN|macro|EPDC_LUT_STANDBY1_CLR_LUTN
DECL|EPDC_LUT_STANDBY1_CLR_REG|macro|EPDC_LUT_STANDBY1_CLR_REG
DECL|EPDC_LUT_STANDBY1_CLR|macro|EPDC_LUT_STANDBY1_CLR
DECL|EPDC_LUT_STANDBY1_LUTN_MASK|macro|EPDC_LUT_STANDBY1_LUTN_MASK
DECL|EPDC_LUT_STANDBY1_LUTN_SHIFT|macro|EPDC_LUT_STANDBY1_LUTN_SHIFT
DECL|EPDC_LUT_STANDBY1_LUTN|macro|EPDC_LUT_STANDBY1_LUTN
DECL|EPDC_LUT_STANDBY1_REG|macro|EPDC_LUT_STANDBY1_REG
DECL|EPDC_LUT_STANDBY1_SET_LUTN_MASK|macro|EPDC_LUT_STANDBY1_SET_LUTN_MASK
DECL|EPDC_LUT_STANDBY1_SET_LUTN_SHIFT|macro|EPDC_LUT_STANDBY1_SET_LUTN_SHIFT
DECL|EPDC_LUT_STANDBY1_SET_LUTN|macro|EPDC_LUT_STANDBY1_SET_LUTN
DECL|EPDC_LUT_STANDBY1_SET_REG|macro|EPDC_LUT_STANDBY1_SET_REG
DECL|EPDC_LUT_STANDBY1_SET|macro|EPDC_LUT_STANDBY1_SET
DECL|EPDC_LUT_STANDBY1_TOG_LUTN_MASK|macro|EPDC_LUT_STANDBY1_TOG_LUTN_MASK
DECL|EPDC_LUT_STANDBY1_TOG_LUTN_SHIFT|macro|EPDC_LUT_STANDBY1_TOG_LUTN_SHIFT
DECL|EPDC_LUT_STANDBY1_TOG_LUTN|macro|EPDC_LUT_STANDBY1_TOG_LUTN
DECL|EPDC_LUT_STANDBY1_TOG_REG|macro|EPDC_LUT_STANDBY1_TOG_REG
DECL|EPDC_LUT_STANDBY1_TOG|macro|EPDC_LUT_STANDBY1_TOG
DECL|EPDC_LUT_STANDBY1|macro|EPDC_LUT_STANDBY1
DECL|EPDC_LUT_STANDBY2_CLR_LUTN_MASK|macro|EPDC_LUT_STANDBY2_CLR_LUTN_MASK
DECL|EPDC_LUT_STANDBY2_CLR_LUTN_SHIFT|macro|EPDC_LUT_STANDBY2_CLR_LUTN_SHIFT
DECL|EPDC_LUT_STANDBY2_CLR_LUTN|macro|EPDC_LUT_STANDBY2_CLR_LUTN
DECL|EPDC_LUT_STANDBY2_CLR_REG|macro|EPDC_LUT_STANDBY2_CLR_REG
DECL|EPDC_LUT_STANDBY2_CLR|macro|EPDC_LUT_STANDBY2_CLR
DECL|EPDC_LUT_STANDBY2_LUTN_MASK|macro|EPDC_LUT_STANDBY2_LUTN_MASK
DECL|EPDC_LUT_STANDBY2_LUTN_SHIFT|macro|EPDC_LUT_STANDBY2_LUTN_SHIFT
DECL|EPDC_LUT_STANDBY2_LUTN|macro|EPDC_LUT_STANDBY2_LUTN
DECL|EPDC_LUT_STANDBY2_REG|macro|EPDC_LUT_STANDBY2_REG
DECL|EPDC_LUT_STANDBY2_SET_LUTN_MASK|macro|EPDC_LUT_STANDBY2_SET_LUTN_MASK
DECL|EPDC_LUT_STANDBY2_SET_LUTN_SHIFT|macro|EPDC_LUT_STANDBY2_SET_LUTN_SHIFT
DECL|EPDC_LUT_STANDBY2_SET_LUTN|macro|EPDC_LUT_STANDBY2_SET_LUTN
DECL|EPDC_LUT_STANDBY2_SET_REG|macro|EPDC_LUT_STANDBY2_SET_REG
DECL|EPDC_LUT_STANDBY2_SET|macro|EPDC_LUT_STANDBY2_SET
DECL|EPDC_LUT_STANDBY2_TOG_LUTN_MASK|macro|EPDC_LUT_STANDBY2_TOG_LUTN_MASK
DECL|EPDC_LUT_STANDBY2_TOG_LUTN_SHIFT|macro|EPDC_LUT_STANDBY2_TOG_LUTN_SHIFT
DECL|EPDC_LUT_STANDBY2_TOG_LUTN|macro|EPDC_LUT_STANDBY2_TOG_LUTN
DECL|EPDC_LUT_STANDBY2_TOG_REG|macro|EPDC_LUT_STANDBY2_TOG_REG
DECL|EPDC_LUT_STANDBY2_TOG|macro|EPDC_LUT_STANDBY2_TOG
DECL|EPDC_LUT_STANDBY2|macro|EPDC_LUT_STANDBY2
DECL|EPDC_MemMapPtr|typedef|} EPDC_Type, *EPDC_MemMapPtr;
DECL|EPDC_PIGEON_0_0_EN_MASK|macro|EPDC_PIGEON_0_0_EN_MASK
DECL|EPDC_PIGEON_0_0_EN_SHIFT|macro|EPDC_PIGEON_0_0_EN_SHIFT
DECL|EPDC_PIGEON_0_0_INC_SEL_MASK|macro|EPDC_PIGEON_0_0_INC_SEL_MASK
DECL|EPDC_PIGEON_0_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_0_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_0_0_INC_SEL|macro|EPDC_PIGEON_0_0_INC_SEL
DECL|EPDC_PIGEON_0_0_MASK_CNT_MASK|macro|EPDC_PIGEON_0_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_0_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_0_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_0_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_0_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_0_0_MASK_CNT_SEL|macro|EPDC_PIGEON_0_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_0_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_0_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_0_0_MASK_CNT|macro|EPDC_PIGEON_0_0_MASK_CNT
DECL|EPDC_PIGEON_0_0_OFFSET_MASK|macro|EPDC_PIGEON_0_0_OFFSET_MASK
DECL|EPDC_PIGEON_0_0_OFFSET_SHIFT|macro|EPDC_PIGEON_0_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_0_0_OFFSET|macro|EPDC_PIGEON_0_0_OFFSET
DECL|EPDC_PIGEON_0_0_POL_MASK|macro|EPDC_PIGEON_0_0_POL_MASK
DECL|EPDC_PIGEON_0_0_POL_SHIFT|macro|EPDC_PIGEON_0_0_POL_SHIFT
DECL|EPDC_PIGEON_0_0_REG|macro|EPDC_PIGEON_0_0_REG
DECL|EPDC_PIGEON_0_0_STATE_MASK_MASK|macro|EPDC_PIGEON_0_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_0_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_0_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_0_0_STATE_MASK|macro|EPDC_PIGEON_0_0_STATE_MASK
DECL|EPDC_PIGEON_0_0|macro|EPDC_PIGEON_0_0
DECL|EPDC_PIGEON_0_1_CLR_CNT_MASK|macro|EPDC_PIGEON_0_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_0_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_0_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_0_1_CLR_CNT|macro|EPDC_PIGEON_0_1_CLR_CNT
DECL|EPDC_PIGEON_0_1_REG|macro|EPDC_PIGEON_0_1_REG
DECL|EPDC_PIGEON_0_1_SET_CNT_MASK|macro|EPDC_PIGEON_0_1_SET_CNT_MASK
DECL|EPDC_PIGEON_0_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_0_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_0_1_SET_CNT|macro|EPDC_PIGEON_0_1_SET_CNT
DECL|EPDC_PIGEON_0_1|macro|EPDC_PIGEON_0_1
DECL|EPDC_PIGEON_0_2_REG|macro|EPDC_PIGEON_0_2_REG
DECL|EPDC_PIGEON_0_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_0_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_0_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_0_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_0_2_SIG_ANOTHER|macro|EPDC_PIGEON_0_2_SIG_ANOTHER
DECL|EPDC_PIGEON_0_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_0_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_0_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_0_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_0_2_SIG_LOGIC|macro|EPDC_PIGEON_0_2_SIG_LOGIC
DECL|EPDC_PIGEON_0_2|macro|EPDC_PIGEON_0_2
DECL|EPDC_PIGEON_10_0_EN_MASK|macro|EPDC_PIGEON_10_0_EN_MASK
DECL|EPDC_PIGEON_10_0_EN_SHIFT|macro|EPDC_PIGEON_10_0_EN_SHIFT
DECL|EPDC_PIGEON_10_0_INC_SEL_MASK|macro|EPDC_PIGEON_10_0_INC_SEL_MASK
DECL|EPDC_PIGEON_10_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_10_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_10_0_INC_SEL|macro|EPDC_PIGEON_10_0_INC_SEL
DECL|EPDC_PIGEON_10_0_MASK_CNT_MASK|macro|EPDC_PIGEON_10_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_10_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_10_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_10_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_10_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_10_0_MASK_CNT_SEL|macro|EPDC_PIGEON_10_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_10_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_10_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_10_0_MASK_CNT|macro|EPDC_PIGEON_10_0_MASK_CNT
DECL|EPDC_PIGEON_10_0_OFFSET_MASK|macro|EPDC_PIGEON_10_0_OFFSET_MASK
DECL|EPDC_PIGEON_10_0_OFFSET_SHIFT|macro|EPDC_PIGEON_10_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_10_0_OFFSET|macro|EPDC_PIGEON_10_0_OFFSET
DECL|EPDC_PIGEON_10_0_POL_MASK|macro|EPDC_PIGEON_10_0_POL_MASK
DECL|EPDC_PIGEON_10_0_POL_SHIFT|macro|EPDC_PIGEON_10_0_POL_SHIFT
DECL|EPDC_PIGEON_10_0_REG|macro|EPDC_PIGEON_10_0_REG
DECL|EPDC_PIGEON_10_0_STATE_MASK_MASK|macro|EPDC_PIGEON_10_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_10_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_10_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_10_0_STATE_MASK|macro|EPDC_PIGEON_10_0_STATE_MASK
DECL|EPDC_PIGEON_10_0|macro|EPDC_PIGEON_10_0
DECL|EPDC_PIGEON_10_1_CLR_CNT_MASK|macro|EPDC_PIGEON_10_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_10_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_10_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_10_1_CLR_CNT|macro|EPDC_PIGEON_10_1_CLR_CNT
DECL|EPDC_PIGEON_10_1_REG|macro|EPDC_PIGEON_10_1_REG
DECL|EPDC_PIGEON_10_1_SET_CNT_MASK|macro|EPDC_PIGEON_10_1_SET_CNT_MASK
DECL|EPDC_PIGEON_10_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_10_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_10_1_SET_CNT|macro|EPDC_PIGEON_10_1_SET_CNT
DECL|EPDC_PIGEON_10_1|macro|EPDC_PIGEON_10_1
DECL|EPDC_PIGEON_10_2_REG|macro|EPDC_PIGEON_10_2_REG
DECL|EPDC_PIGEON_10_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_10_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_10_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_10_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_10_2_SIG_ANOTHER|macro|EPDC_PIGEON_10_2_SIG_ANOTHER
DECL|EPDC_PIGEON_10_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_10_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_10_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_10_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_10_2_SIG_LOGIC|macro|EPDC_PIGEON_10_2_SIG_LOGIC
DECL|EPDC_PIGEON_10_2|macro|EPDC_PIGEON_10_2
DECL|EPDC_PIGEON_11_0_EN_MASK|macro|EPDC_PIGEON_11_0_EN_MASK
DECL|EPDC_PIGEON_11_0_EN_SHIFT|macro|EPDC_PIGEON_11_0_EN_SHIFT
DECL|EPDC_PIGEON_11_0_INC_SEL_MASK|macro|EPDC_PIGEON_11_0_INC_SEL_MASK
DECL|EPDC_PIGEON_11_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_11_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_11_0_INC_SEL|macro|EPDC_PIGEON_11_0_INC_SEL
DECL|EPDC_PIGEON_11_0_MASK_CNT_MASK|macro|EPDC_PIGEON_11_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_11_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_11_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_11_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_11_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_11_0_MASK_CNT_SEL|macro|EPDC_PIGEON_11_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_11_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_11_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_11_0_MASK_CNT|macro|EPDC_PIGEON_11_0_MASK_CNT
DECL|EPDC_PIGEON_11_0_OFFSET_MASK|macro|EPDC_PIGEON_11_0_OFFSET_MASK
DECL|EPDC_PIGEON_11_0_OFFSET_SHIFT|macro|EPDC_PIGEON_11_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_11_0_OFFSET|macro|EPDC_PIGEON_11_0_OFFSET
DECL|EPDC_PIGEON_11_0_POL_MASK|macro|EPDC_PIGEON_11_0_POL_MASK
DECL|EPDC_PIGEON_11_0_POL_SHIFT|macro|EPDC_PIGEON_11_0_POL_SHIFT
DECL|EPDC_PIGEON_11_0_REG|macro|EPDC_PIGEON_11_0_REG
DECL|EPDC_PIGEON_11_0_STATE_MASK_MASK|macro|EPDC_PIGEON_11_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_11_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_11_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_11_0_STATE_MASK|macro|EPDC_PIGEON_11_0_STATE_MASK
DECL|EPDC_PIGEON_11_0|macro|EPDC_PIGEON_11_0
DECL|EPDC_PIGEON_11_1_CLR_CNT_MASK|macro|EPDC_PIGEON_11_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_11_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_11_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_11_1_CLR_CNT|macro|EPDC_PIGEON_11_1_CLR_CNT
DECL|EPDC_PIGEON_11_1_REG|macro|EPDC_PIGEON_11_1_REG
DECL|EPDC_PIGEON_11_1_SET_CNT_MASK|macro|EPDC_PIGEON_11_1_SET_CNT_MASK
DECL|EPDC_PIGEON_11_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_11_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_11_1_SET_CNT|macro|EPDC_PIGEON_11_1_SET_CNT
DECL|EPDC_PIGEON_11_1|macro|EPDC_PIGEON_11_1
DECL|EPDC_PIGEON_11_2_REG|macro|EPDC_PIGEON_11_2_REG
DECL|EPDC_PIGEON_11_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_11_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_11_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_11_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_11_2_SIG_ANOTHER|macro|EPDC_PIGEON_11_2_SIG_ANOTHER
DECL|EPDC_PIGEON_11_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_11_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_11_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_11_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_11_2_SIG_LOGIC|macro|EPDC_PIGEON_11_2_SIG_LOGIC
DECL|EPDC_PIGEON_11_2|macro|EPDC_PIGEON_11_2
DECL|EPDC_PIGEON_12_0_EN_MASK|macro|EPDC_PIGEON_12_0_EN_MASK
DECL|EPDC_PIGEON_12_0_EN_SHIFT|macro|EPDC_PIGEON_12_0_EN_SHIFT
DECL|EPDC_PIGEON_12_0_INC_SEL_MASK|macro|EPDC_PIGEON_12_0_INC_SEL_MASK
DECL|EPDC_PIGEON_12_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_12_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_12_0_INC_SEL|macro|EPDC_PIGEON_12_0_INC_SEL
DECL|EPDC_PIGEON_12_0_MASK_CNT_MASK|macro|EPDC_PIGEON_12_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_12_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_12_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_12_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_12_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_12_0_MASK_CNT_SEL|macro|EPDC_PIGEON_12_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_12_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_12_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_12_0_MASK_CNT|macro|EPDC_PIGEON_12_0_MASK_CNT
DECL|EPDC_PIGEON_12_0_OFFSET_MASK|macro|EPDC_PIGEON_12_0_OFFSET_MASK
DECL|EPDC_PIGEON_12_0_OFFSET_SHIFT|macro|EPDC_PIGEON_12_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_12_0_OFFSET|macro|EPDC_PIGEON_12_0_OFFSET
DECL|EPDC_PIGEON_12_0_POL_MASK|macro|EPDC_PIGEON_12_0_POL_MASK
DECL|EPDC_PIGEON_12_0_POL_SHIFT|macro|EPDC_PIGEON_12_0_POL_SHIFT
DECL|EPDC_PIGEON_12_0_REG|macro|EPDC_PIGEON_12_0_REG
DECL|EPDC_PIGEON_12_0_STATE_MASK_MASK|macro|EPDC_PIGEON_12_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_12_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_12_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_12_0_STATE_MASK|macro|EPDC_PIGEON_12_0_STATE_MASK
DECL|EPDC_PIGEON_12_0|macro|EPDC_PIGEON_12_0
DECL|EPDC_PIGEON_12_1_CLR_CNT_MASK|macro|EPDC_PIGEON_12_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_12_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_12_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_12_1_CLR_CNT|macro|EPDC_PIGEON_12_1_CLR_CNT
DECL|EPDC_PIGEON_12_1_REG|macro|EPDC_PIGEON_12_1_REG
DECL|EPDC_PIGEON_12_1_SET_CNT_MASK|macro|EPDC_PIGEON_12_1_SET_CNT_MASK
DECL|EPDC_PIGEON_12_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_12_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_12_1_SET_CNT|macro|EPDC_PIGEON_12_1_SET_CNT
DECL|EPDC_PIGEON_12_1|macro|EPDC_PIGEON_12_1
DECL|EPDC_PIGEON_12_2_REG|macro|EPDC_PIGEON_12_2_REG
DECL|EPDC_PIGEON_12_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_12_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_12_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_12_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_12_2_SIG_ANOTHER|macro|EPDC_PIGEON_12_2_SIG_ANOTHER
DECL|EPDC_PIGEON_12_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_12_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_12_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_12_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_12_2_SIG_LOGIC|macro|EPDC_PIGEON_12_2_SIG_LOGIC
DECL|EPDC_PIGEON_12_2|macro|EPDC_PIGEON_12_2
DECL|EPDC_PIGEON_13_0_EN_MASK|macro|EPDC_PIGEON_13_0_EN_MASK
DECL|EPDC_PIGEON_13_0_EN_SHIFT|macro|EPDC_PIGEON_13_0_EN_SHIFT
DECL|EPDC_PIGEON_13_0_INC_SEL_MASK|macro|EPDC_PIGEON_13_0_INC_SEL_MASK
DECL|EPDC_PIGEON_13_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_13_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_13_0_INC_SEL|macro|EPDC_PIGEON_13_0_INC_SEL
DECL|EPDC_PIGEON_13_0_MASK_CNT_MASK|macro|EPDC_PIGEON_13_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_13_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_13_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_13_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_13_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_13_0_MASK_CNT_SEL|macro|EPDC_PIGEON_13_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_13_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_13_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_13_0_MASK_CNT|macro|EPDC_PIGEON_13_0_MASK_CNT
DECL|EPDC_PIGEON_13_0_OFFSET_MASK|macro|EPDC_PIGEON_13_0_OFFSET_MASK
DECL|EPDC_PIGEON_13_0_OFFSET_SHIFT|macro|EPDC_PIGEON_13_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_13_0_OFFSET|macro|EPDC_PIGEON_13_0_OFFSET
DECL|EPDC_PIGEON_13_0_POL_MASK|macro|EPDC_PIGEON_13_0_POL_MASK
DECL|EPDC_PIGEON_13_0_POL_SHIFT|macro|EPDC_PIGEON_13_0_POL_SHIFT
DECL|EPDC_PIGEON_13_0_REG|macro|EPDC_PIGEON_13_0_REG
DECL|EPDC_PIGEON_13_0_STATE_MASK_MASK|macro|EPDC_PIGEON_13_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_13_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_13_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_13_0_STATE_MASK|macro|EPDC_PIGEON_13_0_STATE_MASK
DECL|EPDC_PIGEON_13_0|macro|EPDC_PIGEON_13_0
DECL|EPDC_PIGEON_13_1_CLR_CNT_MASK|macro|EPDC_PIGEON_13_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_13_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_13_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_13_1_CLR_CNT|macro|EPDC_PIGEON_13_1_CLR_CNT
DECL|EPDC_PIGEON_13_1_REG|macro|EPDC_PIGEON_13_1_REG
DECL|EPDC_PIGEON_13_1_SET_CNT_MASK|macro|EPDC_PIGEON_13_1_SET_CNT_MASK
DECL|EPDC_PIGEON_13_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_13_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_13_1_SET_CNT|macro|EPDC_PIGEON_13_1_SET_CNT
DECL|EPDC_PIGEON_13_1|macro|EPDC_PIGEON_13_1
DECL|EPDC_PIGEON_13_2_REG|macro|EPDC_PIGEON_13_2_REG
DECL|EPDC_PIGEON_13_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_13_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_13_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_13_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_13_2_SIG_ANOTHER|macro|EPDC_PIGEON_13_2_SIG_ANOTHER
DECL|EPDC_PIGEON_13_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_13_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_13_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_13_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_13_2_SIG_LOGIC|macro|EPDC_PIGEON_13_2_SIG_LOGIC
DECL|EPDC_PIGEON_13_2|macro|EPDC_PIGEON_13_2
DECL|EPDC_PIGEON_14_0_EN_MASK|macro|EPDC_PIGEON_14_0_EN_MASK
DECL|EPDC_PIGEON_14_0_EN_SHIFT|macro|EPDC_PIGEON_14_0_EN_SHIFT
DECL|EPDC_PIGEON_14_0_INC_SEL_MASK|macro|EPDC_PIGEON_14_0_INC_SEL_MASK
DECL|EPDC_PIGEON_14_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_14_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_14_0_INC_SEL|macro|EPDC_PIGEON_14_0_INC_SEL
DECL|EPDC_PIGEON_14_0_MASK_CNT_MASK|macro|EPDC_PIGEON_14_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_14_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_14_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_14_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_14_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_14_0_MASK_CNT_SEL|macro|EPDC_PIGEON_14_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_14_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_14_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_14_0_MASK_CNT|macro|EPDC_PIGEON_14_0_MASK_CNT
DECL|EPDC_PIGEON_14_0_OFFSET_MASK|macro|EPDC_PIGEON_14_0_OFFSET_MASK
DECL|EPDC_PIGEON_14_0_OFFSET_SHIFT|macro|EPDC_PIGEON_14_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_14_0_OFFSET|macro|EPDC_PIGEON_14_0_OFFSET
DECL|EPDC_PIGEON_14_0_POL_MASK|macro|EPDC_PIGEON_14_0_POL_MASK
DECL|EPDC_PIGEON_14_0_POL_SHIFT|macro|EPDC_PIGEON_14_0_POL_SHIFT
DECL|EPDC_PIGEON_14_0_REG|macro|EPDC_PIGEON_14_0_REG
DECL|EPDC_PIGEON_14_0_STATE_MASK_MASK|macro|EPDC_PIGEON_14_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_14_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_14_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_14_0_STATE_MASK|macro|EPDC_PIGEON_14_0_STATE_MASK
DECL|EPDC_PIGEON_14_0|macro|EPDC_PIGEON_14_0
DECL|EPDC_PIGEON_14_1_CLR_CNT_MASK|macro|EPDC_PIGEON_14_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_14_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_14_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_14_1_CLR_CNT|macro|EPDC_PIGEON_14_1_CLR_CNT
DECL|EPDC_PIGEON_14_1_REG|macro|EPDC_PIGEON_14_1_REG
DECL|EPDC_PIGEON_14_1_SET_CNT_MASK|macro|EPDC_PIGEON_14_1_SET_CNT_MASK
DECL|EPDC_PIGEON_14_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_14_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_14_1_SET_CNT|macro|EPDC_PIGEON_14_1_SET_CNT
DECL|EPDC_PIGEON_14_1|macro|EPDC_PIGEON_14_1
DECL|EPDC_PIGEON_14_2_REG|macro|EPDC_PIGEON_14_2_REG
DECL|EPDC_PIGEON_14_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_14_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_14_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_14_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_14_2_SIG_ANOTHER|macro|EPDC_PIGEON_14_2_SIG_ANOTHER
DECL|EPDC_PIGEON_14_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_14_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_14_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_14_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_14_2_SIG_LOGIC|macro|EPDC_PIGEON_14_2_SIG_LOGIC
DECL|EPDC_PIGEON_14_2|macro|EPDC_PIGEON_14_2
DECL|EPDC_PIGEON_15_0_EN_MASK|macro|EPDC_PIGEON_15_0_EN_MASK
DECL|EPDC_PIGEON_15_0_EN_SHIFT|macro|EPDC_PIGEON_15_0_EN_SHIFT
DECL|EPDC_PIGEON_15_0_INC_SEL_MASK|macro|EPDC_PIGEON_15_0_INC_SEL_MASK
DECL|EPDC_PIGEON_15_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_15_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_15_0_INC_SEL|macro|EPDC_PIGEON_15_0_INC_SEL
DECL|EPDC_PIGEON_15_0_MASK_CNT_MASK|macro|EPDC_PIGEON_15_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_15_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_15_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_15_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_15_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_15_0_MASK_CNT_SEL|macro|EPDC_PIGEON_15_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_15_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_15_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_15_0_MASK_CNT|macro|EPDC_PIGEON_15_0_MASK_CNT
DECL|EPDC_PIGEON_15_0_OFFSET_MASK|macro|EPDC_PIGEON_15_0_OFFSET_MASK
DECL|EPDC_PIGEON_15_0_OFFSET_SHIFT|macro|EPDC_PIGEON_15_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_15_0_OFFSET|macro|EPDC_PIGEON_15_0_OFFSET
DECL|EPDC_PIGEON_15_0_POL_MASK|macro|EPDC_PIGEON_15_0_POL_MASK
DECL|EPDC_PIGEON_15_0_POL_SHIFT|macro|EPDC_PIGEON_15_0_POL_SHIFT
DECL|EPDC_PIGEON_15_0_REG|macro|EPDC_PIGEON_15_0_REG
DECL|EPDC_PIGEON_15_0_STATE_MASK_MASK|macro|EPDC_PIGEON_15_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_15_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_15_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_15_0_STATE_MASK|macro|EPDC_PIGEON_15_0_STATE_MASK
DECL|EPDC_PIGEON_15_0|macro|EPDC_PIGEON_15_0
DECL|EPDC_PIGEON_15_1_CLR_CNT_MASK|macro|EPDC_PIGEON_15_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_15_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_15_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_15_1_CLR_CNT|macro|EPDC_PIGEON_15_1_CLR_CNT
DECL|EPDC_PIGEON_15_1_REG|macro|EPDC_PIGEON_15_1_REG
DECL|EPDC_PIGEON_15_1_SET_CNT_MASK|macro|EPDC_PIGEON_15_1_SET_CNT_MASK
DECL|EPDC_PIGEON_15_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_15_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_15_1_SET_CNT|macro|EPDC_PIGEON_15_1_SET_CNT
DECL|EPDC_PIGEON_15_1|macro|EPDC_PIGEON_15_1
DECL|EPDC_PIGEON_15_2_REG|macro|EPDC_PIGEON_15_2_REG
DECL|EPDC_PIGEON_15_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_15_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_15_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_15_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_15_2_SIG_ANOTHER|macro|EPDC_PIGEON_15_2_SIG_ANOTHER
DECL|EPDC_PIGEON_15_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_15_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_15_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_15_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_15_2_SIG_LOGIC|macro|EPDC_PIGEON_15_2_SIG_LOGIC
DECL|EPDC_PIGEON_15_2|macro|EPDC_PIGEON_15_2
DECL|EPDC_PIGEON_16_0_EN_MASK|macro|EPDC_PIGEON_16_0_EN_MASK
DECL|EPDC_PIGEON_16_0_EN_SHIFT|macro|EPDC_PIGEON_16_0_EN_SHIFT
DECL|EPDC_PIGEON_16_0_INC_SEL_MASK|macro|EPDC_PIGEON_16_0_INC_SEL_MASK
DECL|EPDC_PIGEON_16_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_16_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_16_0_INC_SEL|macro|EPDC_PIGEON_16_0_INC_SEL
DECL|EPDC_PIGEON_16_0_MASK_CNT_MASK|macro|EPDC_PIGEON_16_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_16_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_16_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_16_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_16_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_16_0_MASK_CNT_SEL|macro|EPDC_PIGEON_16_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_16_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_16_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_16_0_MASK_CNT|macro|EPDC_PIGEON_16_0_MASK_CNT
DECL|EPDC_PIGEON_16_0_OFFSET_MASK|macro|EPDC_PIGEON_16_0_OFFSET_MASK
DECL|EPDC_PIGEON_16_0_OFFSET_SHIFT|macro|EPDC_PIGEON_16_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_16_0_OFFSET|macro|EPDC_PIGEON_16_0_OFFSET
DECL|EPDC_PIGEON_16_0_POL_MASK|macro|EPDC_PIGEON_16_0_POL_MASK
DECL|EPDC_PIGEON_16_0_POL_SHIFT|macro|EPDC_PIGEON_16_0_POL_SHIFT
DECL|EPDC_PIGEON_16_0_REG|macro|EPDC_PIGEON_16_0_REG
DECL|EPDC_PIGEON_16_0_STATE_MASK_MASK|macro|EPDC_PIGEON_16_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_16_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_16_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_16_0_STATE_MASK|macro|EPDC_PIGEON_16_0_STATE_MASK
DECL|EPDC_PIGEON_16_0|macro|EPDC_PIGEON_16_0
DECL|EPDC_PIGEON_16_1_CLR_CNT_MASK|macro|EPDC_PIGEON_16_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_16_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_16_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_16_1_CLR_CNT|macro|EPDC_PIGEON_16_1_CLR_CNT
DECL|EPDC_PIGEON_16_1_REG|macro|EPDC_PIGEON_16_1_REG
DECL|EPDC_PIGEON_16_1_SET_CNT_MASK|macro|EPDC_PIGEON_16_1_SET_CNT_MASK
DECL|EPDC_PIGEON_16_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_16_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_16_1_SET_CNT|macro|EPDC_PIGEON_16_1_SET_CNT
DECL|EPDC_PIGEON_16_1|macro|EPDC_PIGEON_16_1
DECL|EPDC_PIGEON_16_2_REG|macro|EPDC_PIGEON_16_2_REG
DECL|EPDC_PIGEON_16_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_16_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_16_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_16_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_16_2_SIG_ANOTHER|macro|EPDC_PIGEON_16_2_SIG_ANOTHER
DECL|EPDC_PIGEON_16_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_16_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_16_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_16_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_16_2_SIG_LOGIC|macro|EPDC_PIGEON_16_2_SIG_LOGIC
DECL|EPDC_PIGEON_16_2|macro|EPDC_PIGEON_16_2
DECL|EPDC_PIGEON_1_0_EN_MASK|macro|EPDC_PIGEON_1_0_EN_MASK
DECL|EPDC_PIGEON_1_0_EN_SHIFT|macro|EPDC_PIGEON_1_0_EN_SHIFT
DECL|EPDC_PIGEON_1_0_INC_SEL_MASK|macro|EPDC_PIGEON_1_0_INC_SEL_MASK
DECL|EPDC_PIGEON_1_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_1_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_1_0_INC_SEL|macro|EPDC_PIGEON_1_0_INC_SEL
DECL|EPDC_PIGEON_1_0_MASK_CNT_MASK|macro|EPDC_PIGEON_1_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_1_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_1_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_1_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_1_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_1_0_MASK_CNT_SEL|macro|EPDC_PIGEON_1_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_1_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_1_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_1_0_MASK_CNT|macro|EPDC_PIGEON_1_0_MASK_CNT
DECL|EPDC_PIGEON_1_0_OFFSET_MASK|macro|EPDC_PIGEON_1_0_OFFSET_MASK
DECL|EPDC_PIGEON_1_0_OFFSET_SHIFT|macro|EPDC_PIGEON_1_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_1_0_OFFSET|macro|EPDC_PIGEON_1_0_OFFSET
DECL|EPDC_PIGEON_1_0_POL_MASK|macro|EPDC_PIGEON_1_0_POL_MASK
DECL|EPDC_PIGEON_1_0_POL_SHIFT|macro|EPDC_PIGEON_1_0_POL_SHIFT
DECL|EPDC_PIGEON_1_0_REG|macro|EPDC_PIGEON_1_0_REG
DECL|EPDC_PIGEON_1_0_STATE_MASK_MASK|macro|EPDC_PIGEON_1_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_1_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_1_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_1_0_STATE_MASK|macro|EPDC_PIGEON_1_0_STATE_MASK
DECL|EPDC_PIGEON_1_0|macro|EPDC_PIGEON_1_0
DECL|EPDC_PIGEON_1_1_CLR_CNT_MASK|macro|EPDC_PIGEON_1_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_1_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_1_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_1_1_CLR_CNT|macro|EPDC_PIGEON_1_1_CLR_CNT
DECL|EPDC_PIGEON_1_1_REG|macro|EPDC_PIGEON_1_1_REG
DECL|EPDC_PIGEON_1_1_SET_CNT_MASK|macro|EPDC_PIGEON_1_1_SET_CNT_MASK
DECL|EPDC_PIGEON_1_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_1_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_1_1_SET_CNT|macro|EPDC_PIGEON_1_1_SET_CNT
DECL|EPDC_PIGEON_1_1|macro|EPDC_PIGEON_1_1
DECL|EPDC_PIGEON_1_2_REG|macro|EPDC_PIGEON_1_2_REG
DECL|EPDC_PIGEON_1_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_1_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_1_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_1_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_1_2_SIG_ANOTHER|macro|EPDC_PIGEON_1_2_SIG_ANOTHER
DECL|EPDC_PIGEON_1_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_1_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_1_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_1_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_1_2_SIG_LOGIC|macro|EPDC_PIGEON_1_2_SIG_LOGIC
DECL|EPDC_PIGEON_1_2|macro|EPDC_PIGEON_1_2
DECL|EPDC_PIGEON_2_0_EN_MASK|macro|EPDC_PIGEON_2_0_EN_MASK
DECL|EPDC_PIGEON_2_0_EN_SHIFT|macro|EPDC_PIGEON_2_0_EN_SHIFT
DECL|EPDC_PIGEON_2_0_INC_SEL_MASK|macro|EPDC_PIGEON_2_0_INC_SEL_MASK
DECL|EPDC_PIGEON_2_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_2_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_2_0_INC_SEL|macro|EPDC_PIGEON_2_0_INC_SEL
DECL|EPDC_PIGEON_2_0_MASK_CNT_MASK|macro|EPDC_PIGEON_2_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_2_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_2_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_2_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_2_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_2_0_MASK_CNT_SEL|macro|EPDC_PIGEON_2_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_2_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_2_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_2_0_MASK_CNT|macro|EPDC_PIGEON_2_0_MASK_CNT
DECL|EPDC_PIGEON_2_0_OFFSET_MASK|macro|EPDC_PIGEON_2_0_OFFSET_MASK
DECL|EPDC_PIGEON_2_0_OFFSET_SHIFT|macro|EPDC_PIGEON_2_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_2_0_OFFSET|macro|EPDC_PIGEON_2_0_OFFSET
DECL|EPDC_PIGEON_2_0_POL_MASK|macro|EPDC_PIGEON_2_0_POL_MASK
DECL|EPDC_PIGEON_2_0_POL_SHIFT|macro|EPDC_PIGEON_2_0_POL_SHIFT
DECL|EPDC_PIGEON_2_0_REG|macro|EPDC_PIGEON_2_0_REG
DECL|EPDC_PIGEON_2_0_STATE_MASK_MASK|macro|EPDC_PIGEON_2_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_2_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_2_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_2_0_STATE_MASK|macro|EPDC_PIGEON_2_0_STATE_MASK
DECL|EPDC_PIGEON_2_0|macro|EPDC_PIGEON_2_0
DECL|EPDC_PIGEON_2_1_CLR_CNT_MASK|macro|EPDC_PIGEON_2_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_2_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_2_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_2_1_CLR_CNT|macro|EPDC_PIGEON_2_1_CLR_CNT
DECL|EPDC_PIGEON_2_1_REG|macro|EPDC_PIGEON_2_1_REG
DECL|EPDC_PIGEON_2_1_SET_CNT_MASK|macro|EPDC_PIGEON_2_1_SET_CNT_MASK
DECL|EPDC_PIGEON_2_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_2_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_2_1_SET_CNT|macro|EPDC_PIGEON_2_1_SET_CNT
DECL|EPDC_PIGEON_2_1|macro|EPDC_PIGEON_2_1
DECL|EPDC_PIGEON_2_2_REG|macro|EPDC_PIGEON_2_2_REG
DECL|EPDC_PIGEON_2_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_2_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_2_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_2_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_2_2_SIG_ANOTHER|macro|EPDC_PIGEON_2_2_SIG_ANOTHER
DECL|EPDC_PIGEON_2_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_2_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_2_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_2_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_2_2_SIG_LOGIC|macro|EPDC_PIGEON_2_2_SIG_LOGIC
DECL|EPDC_PIGEON_2_2|macro|EPDC_PIGEON_2_2
DECL|EPDC_PIGEON_3_0_EN_MASK|macro|EPDC_PIGEON_3_0_EN_MASK
DECL|EPDC_PIGEON_3_0_EN_SHIFT|macro|EPDC_PIGEON_3_0_EN_SHIFT
DECL|EPDC_PIGEON_3_0_INC_SEL_MASK|macro|EPDC_PIGEON_3_0_INC_SEL_MASK
DECL|EPDC_PIGEON_3_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_3_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_3_0_INC_SEL|macro|EPDC_PIGEON_3_0_INC_SEL
DECL|EPDC_PIGEON_3_0_MASK_CNT_MASK|macro|EPDC_PIGEON_3_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_3_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_3_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_3_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_3_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_3_0_MASK_CNT_SEL|macro|EPDC_PIGEON_3_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_3_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_3_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_3_0_MASK_CNT|macro|EPDC_PIGEON_3_0_MASK_CNT
DECL|EPDC_PIGEON_3_0_OFFSET_MASK|macro|EPDC_PIGEON_3_0_OFFSET_MASK
DECL|EPDC_PIGEON_3_0_OFFSET_SHIFT|macro|EPDC_PIGEON_3_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_3_0_OFFSET|macro|EPDC_PIGEON_3_0_OFFSET
DECL|EPDC_PIGEON_3_0_POL_MASK|macro|EPDC_PIGEON_3_0_POL_MASK
DECL|EPDC_PIGEON_3_0_POL_SHIFT|macro|EPDC_PIGEON_3_0_POL_SHIFT
DECL|EPDC_PIGEON_3_0_REG|macro|EPDC_PIGEON_3_0_REG
DECL|EPDC_PIGEON_3_0_STATE_MASK_MASK|macro|EPDC_PIGEON_3_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_3_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_3_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_3_0_STATE_MASK|macro|EPDC_PIGEON_3_0_STATE_MASK
DECL|EPDC_PIGEON_3_0|macro|EPDC_PIGEON_3_0
DECL|EPDC_PIGEON_3_1_CLR_CNT_MASK|macro|EPDC_PIGEON_3_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_3_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_3_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_3_1_CLR_CNT|macro|EPDC_PIGEON_3_1_CLR_CNT
DECL|EPDC_PIGEON_3_1_REG|macro|EPDC_PIGEON_3_1_REG
DECL|EPDC_PIGEON_3_1_SET_CNT_MASK|macro|EPDC_PIGEON_3_1_SET_CNT_MASK
DECL|EPDC_PIGEON_3_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_3_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_3_1_SET_CNT|macro|EPDC_PIGEON_3_1_SET_CNT
DECL|EPDC_PIGEON_3_1|macro|EPDC_PIGEON_3_1
DECL|EPDC_PIGEON_3_2_REG|macro|EPDC_PIGEON_3_2_REG
DECL|EPDC_PIGEON_3_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_3_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_3_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_3_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_3_2_SIG_ANOTHER|macro|EPDC_PIGEON_3_2_SIG_ANOTHER
DECL|EPDC_PIGEON_3_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_3_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_3_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_3_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_3_2_SIG_LOGIC|macro|EPDC_PIGEON_3_2_SIG_LOGIC
DECL|EPDC_PIGEON_3_2|macro|EPDC_PIGEON_3_2
DECL|EPDC_PIGEON_4_0_EN_MASK|macro|EPDC_PIGEON_4_0_EN_MASK
DECL|EPDC_PIGEON_4_0_EN_SHIFT|macro|EPDC_PIGEON_4_0_EN_SHIFT
DECL|EPDC_PIGEON_4_0_INC_SEL_MASK|macro|EPDC_PIGEON_4_0_INC_SEL_MASK
DECL|EPDC_PIGEON_4_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_4_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_4_0_INC_SEL|macro|EPDC_PIGEON_4_0_INC_SEL
DECL|EPDC_PIGEON_4_0_MASK_CNT_MASK|macro|EPDC_PIGEON_4_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_4_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_4_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_4_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_4_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_4_0_MASK_CNT_SEL|macro|EPDC_PIGEON_4_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_4_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_4_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_4_0_MASK_CNT|macro|EPDC_PIGEON_4_0_MASK_CNT
DECL|EPDC_PIGEON_4_0_OFFSET_MASK|macro|EPDC_PIGEON_4_0_OFFSET_MASK
DECL|EPDC_PIGEON_4_0_OFFSET_SHIFT|macro|EPDC_PIGEON_4_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_4_0_OFFSET|macro|EPDC_PIGEON_4_0_OFFSET
DECL|EPDC_PIGEON_4_0_POL_MASK|macro|EPDC_PIGEON_4_0_POL_MASK
DECL|EPDC_PIGEON_4_0_POL_SHIFT|macro|EPDC_PIGEON_4_0_POL_SHIFT
DECL|EPDC_PIGEON_4_0_REG|macro|EPDC_PIGEON_4_0_REG
DECL|EPDC_PIGEON_4_0_STATE_MASK_MASK|macro|EPDC_PIGEON_4_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_4_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_4_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_4_0_STATE_MASK|macro|EPDC_PIGEON_4_0_STATE_MASK
DECL|EPDC_PIGEON_4_0|macro|EPDC_PIGEON_4_0
DECL|EPDC_PIGEON_4_1_CLR_CNT_MASK|macro|EPDC_PIGEON_4_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_4_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_4_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_4_1_CLR_CNT|macro|EPDC_PIGEON_4_1_CLR_CNT
DECL|EPDC_PIGEON_4_1_REG|macro|EPDC_PIGEON_4_1_REG
DECL|EPDC_PIGEON_4_1_SET_CNT_MASK|macro|EPDC_PIGEON_4_1_SET_CNT_MASK
DECL|EPDC_PIGEON_4_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_4_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_4_1_SET_CNT|macro|EPDC_PIGEON_4_1_SET_CNT
DECL|EPDC_PIGEON_4_1|macro|EPDC_PIGEON_4_1
DECL|EPDC_PIGEON_4_2_REG|macro|EPDC_PIGEON_4_2_REG
DECL|EPDC_PIGEON_4_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_4_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_4_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_4_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_4_2_SIG_ANOTHER|macro|EPDC_PIGEON_4_2_SIG_ANOTHER
DECL|EPDC_PIGEON_4_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_4_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_4_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_4_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_4_2_SIG_LOGIC|macro|EPDC_PIGEON_4_2_SIG_LOGIC
DECL|EPDC_PIGEON_4_2|macro|EPDC_PIGEON_4_2
DECL|EPDC_PIGEON_5_0_EN_MASK|macro|EPDC_PIGEON_5_0_EN_MASK
DECL|EPDC_PIGEON_5_0_EN_SHIFT|macro|EPDC_PIGEON_5_0_EN_SHIFT
DECL|EPDC_PIGEON_5_0_INC_SEL_MASK|macro|EPDC_PIGEON_5_0_INC_SEL_MASK
DECL|EPDC_PIGEON_5_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_5_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_5_0_INC_SEL|macro|EPDC_PIGEON_5_0_INC_SEL
DECL|EPDC_PIGEON_5_0_MASK_CNT_MASK|macro|EPDC_PIGEON_5_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_5_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_5_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_5_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_5_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_5_0_MASK_CNT_SEL|macro|EPDC_PIGEON_5_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_5_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_5_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_5_0_MASK_CNT|macro|EPDC_PIGEON_5_0_MASK_CNT
DECL|EPDC_PIGEON_5_0_OFFSET_MASK|macro|EPDC_PIGEON_5_0_OFFSET_MASK
DECL|EPDC_PIGEON_5_0_OFFSET_SHIFT|macro|EPDC_PIGEON_5_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_5_0_OFFSET|macro|EPDC_PIGEON_5_0_OFFSET
DECL|EPDC_PIGEON_5_0_POL_MASK|macro|EPDC_PIGEON_5_0_POL_MASK
DECL|EPDC_PIGEON_5_0_POL_SHIFT|macro|EPDC_PIGEON_5_0_POL_SHIFT
DECL|EPDC_PIGEON_5_0_REG|macro|EPDC_PIGEON_5_0_REG
DECL|EPDC_PIGEON_5_0_STATE_MASK_MASK|macro|EPDC_PIGEON_5_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_5_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_5_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_5_0_STATE_MASK|macro|EPDC_PIGEON_5_0_STATE_MASK
DECL|EPDC_PIGEON_5_0|macro|EPDC_PIGEON_5_0
DECL|EPDC_PIGEON_5_1_CLR_CNT_MASK|macro|EPDC_PIGEON_5_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_5_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_5_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_5_1_CLR_CNT|macro|EPDC_PIGEON_5_1_CLR_CNT
DECL|EPDC_PIGEON_5_1_REG|macro|EPDC_PIGEON_5_1_REG
DECL|EPDC_PIGEON_5_1_SET_CNT_MASK|macro|EPDC_PIGEON_5_1_SET_CNT_MASK
DECL|EPDC_PIGEON_5_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_5_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_5_1_SET_CNT|macro|EPDC_PIGEON_5_1_SET_CNT
DECL|EPDC_PIGEON_5_1|macro|EPDC_PIGEON_5_1
DECL|EPDC_PIGEON_5_2_REG|macro|EPDC_PIGEON_5_2_REG
DECL|EPDC_PIGEON_5_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_5_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_5_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_5_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_5_2_SIG_ANOTHER|macro|EPDC_PIGEON_5_2_SIG_ANOTHER
DECL|EPDC_PIGEON_5_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_5_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_5_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_5_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_5_2_SIG_LOGIC|macro|EPDC_PIGEON_5_2_SIG_LOGIC
DECL|EPDC_PIGEON_5_2|macro|EPDC_PIGEON_5_2
DECL|EPDC_PIGEON_6_0_EN_MASK|macro|EPDC_PIGEON_6_0_EN_MASK
DECL|EPDC_PIGEON_6_0_EN_SHIFT|macro|EPDC_PIGEON_6_0_EN_SHIFT
DECL|EPDC_PIGEON_6_0_INC_SEL_MASK|macro|EPDC_PIGEON_6_0_INC_SEL_MASK
DECL|EPDC_PIGEON_6_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_6_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_6_0_INC_SEL|macro|EPDC_PIGEON_6_0_INC_SEL
DECL|EPDC_PIGEON_6_0_MASK_CNT_MASK|macro|EPDC_PIGEON_6_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_6_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_6_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_6_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_6_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_6_0_MASK_CNT_SEL|macro|EPDC_PIGEON_6_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_6_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_6_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_6_0_MASK_CNT|macro|EPDC_PIGEON_6_0_MASK_CNT
DECL|EPDC_PIGEON_6_0_OFFSET_MASK|macro|EPDC_PIGEON_6_0_OFFSET_MASK
DECL|EPDC_PIGEON_6_0_OFFSET_SHIFT|macro|EPDC_PIGEON_6_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_6_0_OFFSET|macro|EPDC_PIGEON_6_0_OFFSET
DECL|EPDC_PIGEON_6_0_POL_MASK|macro|EPDC_PIGEON_6_0_POL_MASK
DECL|EPDC_PIGEON_6_0_POL_SHIFT|macro|EPDC_PIGEON_6_0_POL_SHIFT
DECL|EPDC_PIGEON_6_0_REG|macro|EPDC_PIGEON_6_0_REG
DECL|EPDC_PIGEON_6_0_STATE_MASK_MASK|macro|EPDC_PIGEON_6_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_6_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_6_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_6_0_STATE_MASK|macro|EPDC_PIGEON_6_0_STATE_MASK
DECL|EPDC_PIGEON_6_0|macro|EPDC_PIGEON_6_0
DECL|EPDC_PIGEON_6_1_CLR_CNT_MASK|macro|EPDC_PIGEON_6_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_6_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_6_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_6_1_CLR_CNT|macro|EPDC_PIGEON_6_1_CLR_CNT
DECL|EPDC_PIGEON_6_1_REG|macro|EPDC_PIGEON_6_1_REG
DECL|EPDC_PIGEON_6_1_SET_CNT_MASK|macro|EPDC_PIGEON_6_1_SET_CNT_MASK
DECL|EPDC_PIGEON_6_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_6_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_6_1_SET_CNT|macro|EPDC_PIGEON_6_1_SET_CNT
DECL|EPDC_PIGEON_6_1|macro|EPDC_PIGEON_6_1
DECL|EPDC_PIGEON_6_2_REG|macro|EPDC_PIGEON_6_2_REG
DECL|EPDC_PIGEON_6_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_6_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_6_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_6_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_6_2_SIG_ANOTHER|macro|EPDC_PIGEON_6_2_SIG_ANOTHER
DECL|EPDC_PIGEON_6_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_6_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_6_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_6_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_6_2_SIG_LOGIC|macro|EPDC_PIGEON_6_2_SIG_LOGIC
DECL|EPDC_PIGEON_6_2|macro|EPDC_PIGEON_6_2
DECL|EPDC_PIGEON_7_0_EN_MASK|macro|EPDC_PIGEON_7_0_EN_MASK
DECL|EPDC_PIGEON_7_0_EN_SHIFT|macro|EPDC_PIGEON_7_0_EN_SHIFT
DECL|EPDC_PIGEON_7_0_INC_SEL_MASK|macro|EPDC_PIGEON_7_0_INC_SEL_MASK
DECL|EPDC_PIGEON_7_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_7_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_7_0_INC_SEL|macro|EPDC_PIGEON_7_0_INC_SEL
DECL|EPDC_PIGEON_7_0_MASK_CNT_MASK|macro|EPDC_PIGEON_7_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_7_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_7_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_7_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_7_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_7_0_MASK_CNT_SEL|macro|EPDC_PIGEON_7_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_7_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_7_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_7_0_MASK_CNT|macro|EPDC_PIGEON_7_0_MASK_CNT
DECL|EPDC_PIGEON_7_0_OFFSET_MASK|macro|EPDC_PIGEON_7_0_OFFSET_MASK
DECL|EPDC_PIGEON_7_0_OFFSET_SHIFT|macro|EPDC_PIGEON_7_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_7_0_OFFSET|macro|EPDC_PIGEON_7_0_OFFSET
DECL|EPDC_PIGEON_7_0_POL_MASK|macro|EPDC_PIGEON_7_0_POL_MASK
DECL|EPDC_PIGEON_7_0_POL_SHIFT|macro|EPDC_PIGEON_7_0_POL_SHIFT
DECL|EPDC_PIGEON_7_0_REG|macro|EPDC_PIGEON_7_0_REG
DECL|EPDC_PIGEON_7_0_STATE_MASK_MASK|macro|EPDC_PIGEON_7_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_7_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_7_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_7_0_STATE_MASK|macro|EPDC_PIGEON_7_0_STATE_MASK
DECL|EPDC_PIGEON_7_0|macro|EPDC_PIGEON_7_0
DECL|EPDC_PIGEON_7_1_CLR_CNT_MASK|macro|EPDC_PIGEON_7_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_7_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_7_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_7_1_CLR_CNT|macro|EPDC_PIGEON_7_1_CLR_CNT
DECL|EPDC_PIGEON_7_1_REG|macro|EPDC_PIGEON_7_1_REG
DECL|EPDC_PIGEON_7_1_SET_CNT_MASK|macro|EPDC_PIGEON_7_1_SET_CNT_MASK
DECL|EPDC_PIGEON_7_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_7_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_7_1_SET_CNT|macro|EPDC_PIGEON_7_1_SET_CNT
DECL|EPDC_PIGEON_7_1|macro|EPDC_PIGEON_7_1
DECL|EPDC_PIGEON_7_2_REG|macro|EPDC_PIGEON_7_2_REG
DECL|EPDC_PIGEON_7_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_7_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_7_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_7_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_7_2_SIG_ANOTHER|macro|EPDC_PIGEON_7_2_SIG_ANOTHER
DECL|EPDC_PIGEON_7_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_7_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_7_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_7_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_7_2_SIG_LOGIC|macro|EPDC_PIGEON_7_2_SIG_LOGIC
DECL|EPDC_PIGEON_7_2|macro|EPDC_PIGEON_7_2
DECL|EPDC_PIGEON_8_0_EN_MASK|macro|EPDC_PIGEON_8_0_EN_MASK
DECL|EPDC_PIGEON_8_0_EN_SHIFT|macro|EPDC_PIGEON_8_0_EN_SHIFT
DECL|EPDC_PIGEON_8_0_INC_SEL_MASK|macro|EPDC_PIGEON_8_0_INC_SEL_MASK
DECL|EPDC_PIGEON_8_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_8_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_8_0_INC_SEL|macro|EPDC_PIGEON_8_0_INC_SEL
DECL|EPDC_PIGEON_8_0_MASK_CNT_MASK|macro|EPDC_PIGEON_8_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_8_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_8_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_8_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_8_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_8_0_MASK_CNT_SEL|macro|EPDC_PIGEON_8_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_8_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_8_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_8_0_MASK_CNT|macro|EPDC_PIGEON_8_0_MASK_CNT
DECL|EPDC_PIGEON_8_0_OFFSET_MASK|macro|EPDC_PIGEON_8_0_OFFSET_MASK
DECL|EPDC_PIGEON_8_0_OFFSET_SHIFT|macro|EPDC_PIGEON_8_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_8_0_OFFSET|macro|EPDC_PIGEON_8_0_OFFSET
DECL|EPDC_PIGEON_8_0_POL_MASK|macro|EPDC_PIGEON_8_0_POL_MASK
DECL|EPDC_PIGEON_8_0_POL_SHIFT|macro|EPDC_PIGEON_8_0_POL_SHIFT
DECL|EPDC_PIGEON_8_0_REG|macro|EPDC_PIGEON_8_0_REG
DECL|EPDC_PIGEON_8_0_STATE_MASK_MASK|macro|EPDC_PIGEON_8_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_8_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_8_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_8_0_STATE_MASK|macro|EPDC_PIGEON_8_0_STATE_MASK
DECL|EPDC_PIGEON_8_0|macro|EPDC_PIGEON_8_0
DECL|EPDC_PIGEON_8_1_CLR_CNT_MASK|macro|EPDC_PIGEON_8_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_8_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_8_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_8_1_CLR_CNT|macro|EPDC_PIGEON_8_1_CLR_CNT
DECL|EPDC_PIGEON_8_1_REG|macro|EPDC_PIGEON_8_1_REG
DECL|EPDC_PIGEON_8_1_SET_CNT_MASK|macro|EPDC_PIGEON_8_1_SET_CNT_MASK
DECL|EPDC_PIGEON_8_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_8_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_8_1_SET_CNT|macro|EPDC_PIGEON_8_1_SET_CNT
DECL|EPDC_PIGEON_8_1|macro|EPDC_PIGEON_8_1
DECL|EPDC_PIGEON_8_2_REG|macro|EPDC_PIGEON_8_2_REG
DECL|EPDC_PIGEON_8_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_8_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_8_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_8_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_8_2_SIG_ANOTHER|macro|EPDC_PIGEON_8_2_SIG_ANOTHER
DECL|EPDC_PIGEON_8_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_8_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_8_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_8_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_8_2_SIG_LOGIC|macro|EPDC_PIGEON_8_2_SIG_LOGIC
DECL|EPDC_PIGEON_8_2|macro|EPDC_PIGEON_8_2
DECL|EPDC_PIGEON_9_0_EN_MASK|macro|EPDC_PIGEON_9_0_EN_MASK
DECL|EPDC_PIGEON_9_0_EN_SHIFT|macro|EPDC_PIGEON_9_0_EN_SHIFT
DECL|EPDC_PIGEON_9_0_INC_SEL_MASK|macro|EPDC_PIGEON_9_0_INC_SEL_MASK
DECL|EPDC_PIGEON_9_0_INC_SEL_SHIFT|macro|EPDC_PIGEON_9_0_INC_SEL_SHIFT
DECL|EPDC_PIGEON_9_0_INC_SEL|macro|EPDC_PIGEON_9_0_INC_SEL
DECL|EPDC_PIGEON_9_0_MASK_CNT_MASK|macro|EPDC_PIGEON_9_0_MASK_CNT_MASK
DECL|EPDC_PIGEON_9_0_MASK_CNT_SEL_MASK|macro|EPDC_PIGEON_9_0_MASK_CNT_SEL_MASK
DECL|EPDC_PIGEON_9_0_MASK_CNT_SEL_SHIFT|macro|EPDC_PIGEON_9_0_MASK_CNT_SEL_SHIFT
DECL|EPDC_PIGEON_9_0_MASK_CNT_SEL|macro|EPDC_PIGEON_9_0_MASK_CNT_SEL
DECL|EPDC_PIGEON_9_0_MASK_CNT_SHIFT|macro|EPDC_PIGEON_9_0_MASK_CNT_SHIFT
DECL|EPDC_PIGEON_9_0_MASK_CNT|macro|EPDC_PIGEON_9_0_MASK_CNT
DECL|EPDC_PIGEON_9_0_OFFSET_MASK|macro|EPDC_PIGEON_9_0_OFFSET_MASK
DECL|EPDC_PIGEON_9_0_OFFSET_SHIFT|macro|EPDC_PIGEON_9_0_OFFSET_SHIFT
DECL|EPDC_PIGEON_9_0_OFFSET|macro|EPDC_PIGEON_9_0_OFFSET
DECL|EPDC_PIGEON_9_0_POL_MASK|macro|EPDC_PIGEON_9_0_POL_MASK
DECL|EPDC_PIGEON_9_0_POL_SHIFT|macro|EPDC_PIGEON_9_0_POL_SHIFT
DECL|EPDC_PIGEON_9_0_REG|macro|EPDC_PIGEON_9_0_REG
DECL|EPDC_PIGEON_9_0_STATE_MASK_MASK|macro|EPDC_PIGEON_9_0_STATE_MASK_MASK
DECL|EPDC_PIGEON_9_0_STATE_MASK_SHIFT|macro|EPDC_PIGEON_9_0_STATE_MASK_SHIFT
DECL|EPDC_PIGEON_9_0_STATE_MASK|macro|EPDC_PIGEON_9_0_STATE_MASK
DECL|EPDC_PIGEON_9_0|macro|EPDC_PIGEON_9_0
DECL|EPDC_PIGEON_9_1_CLR_CNT_MASK|macro|EPDC_PIGEON_9_1_CLR_CNT_MASK
DECL|EPDC_PIGEON_9_1_CLR_CNT_SHIFT|macro|EPDC_PIGEON_9_1_CLR_CNT_SHIFT
DECL|EPDC_PIGEON_9_1_CLR_CNT|macro|EPDC_PIGEON_9_1_CLR_CNT
DECL|EPDC_PIGEON_9_1_REG|macro|EPDC_PIGEON_9_1_REG
DECL|EPDC_PIGEON_9_1_SET_CNT_MASK|macro|EPDC_PIGEON_9_1_SET_CNT_MASK
DECL|EPDC_PIGEON_9_1_SET_CNT_SHIFT|macro|EPDC_PIGEON_9_1_SET_CNT_SHIFT
DECL|EPDC_PIGEON_9_1_SET_CNT|macro|EPDC_PIGEON_9_1_SET_CNT
DECL|EPDC_PIGEON_9_1|macro|EPDC_PIGEON_9_1
DECL|EPDC_PIGEON_9_2_REG|macro|EPDC_PIGEON_9_2_REG
DECL|EPDC_PIGEON_9_2_SIG_ANOTHER_MASK|macro|EPDC_PIGEON_9_2_SIG_ANOTHER_MASK
DECL|EPDC_PIGEON_9_2_SIG_ANOTHER_SHIFT|macro|EPDC_PIGEON_9_2_SIG_ANOTHER_SHIFT
DECL|EPDC_PIGEON_9_2_SIG_ANOTHER|macro|EPDC_PIGEON_9_2_SIG_ANOTHER
DECL|EPDC_PIGEON_9_2_SIG_LOGIC_MASK|macro|EPDC_PIGEON_9_2_SIG_LOGIC_MASK
DECL|EPDC_PIGEON_9_2_SIG_LOGIC_SHIFT|macro|EPDC_PIGEON_9_2_SIG_LOGIC_SHIFT
DECL|EPDC_PIGEON_9_2_SIG_LOGIC|macro|EPDC_PIGEON_9_2_SIG_LOGIC
DECL|EPDC_PIGEON_9_2|macro|EPDC_PIGEON_9_2
DECL|EPDC_PIGEON_CTRL0_CLR_FD_PERIOD_MASK|macro|EPDC_PIGEON_CTRL0_CLR_FD_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL0_CLR_FD_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL0_CLR_FD_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL0_CLR_FD_PERIOD|macro|EPDC_PIGEON_CTRL0_CLR_FD_PERIOD
DECL|EPDC_PIGEON_CTRL0_CLR_LD_PERIOD_MASK|macro|EPDC_PIGEON_CTRL0_CLR_LD_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL0_CLR_LD_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL0_CLR_LD_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL0_CLR_LD_PERIOD|macro|EPDC_PIGEON_CTRL0_CLR_LD_PERIOD
DECL|EPDC_PIGEON_CTRL0_CLR_REG|macro|EPDC_PIGEON_CTRL0_CLR_REG
DECL|EPDC_PIGEON_CTRL0_CLR|macro|EPDC_PIGEON_CTRL0_CLR
DECL|EPDC_PIGEON_CTRL0_FD_PERIOD_MASK|macro|EPDC_PIGEON_CTRL0_FD_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL0_FD_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL0_FD_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL0_FD_PERIOD|macro|EPDC_PIGEON_CTRL0_FD_PERIOD
DECL|EPDC_PIGEON_CTRL0_LD_PERIOD_MASK|macro|EPDC_PIGEON_CTRL0_LD_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL0_LD_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL0_LD_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL0_LD_PERIOD|macro|EPDC_PIGEON_CTRL0_LD_PERIOD
DECL|EPDC_PIGEON_CTRL0_REG|macro|EPDC_PIGEON_CTRL0_REG
DECL|EPDC_PIGEON_CTRL0_SET_FD_PERIOD_MASK|macro|EPDC_PIGEON_CTRL0_SET_FD_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL0_SET_FD_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL0_SET_FD_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL0_SET_FD_PERIOD|macro|EPDC_PIGEON_CTRL0_SET_FD_PERIOD
DECL|EPDC_PIGEON_CTRL0_SET_LD_PERIOD_MASK|macro|EPDC_PIGEON_CTRL0_SET_LD_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL0_SET_LD_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL0_SET_LD_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL0_SET_LD_PERIOD|macro|EPDC_PIGEON_CTRL0_SET_LD_PERIOD
DECL|EPDC_PIGEON_CTRL0_SET_REG|macro|EPDC_PIGEON_CTRL0_SET_REG
DECL|EPDC_PIGEON_CTRL0_SET|macro|EPDC_PIGEON_CTRL0_SET
DECL|EPDC_PIGEON_CTRL0_TOG_FD_PERIOD_MASK|macro|EPDC_PIGEON_CTRL0_TOG_FD_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL0_TOG_FD_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL0_TOG_FD_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL0_TOG_FD_PERIOD|macro|EPDC_PIGEON_CTRL0_TOG_FD_PERIOD
DECL|EPDC_PIGEON_CTRL0_TOG_LD_PERIOD_MASK|macro|EPDC_PIGEON_CTRL0_TOG_LD_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL0_TOG_LD_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL0_TOG_LD_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL0_TOG_LD_PERIOD|macro|EPDC_PIGEON_CTRL0_TOG_LD_PERIOD
DECL|EPDC_PIGEON_CTRL0_TOG_REG|macro|EPDC_PIGEON_CTRL0_TOG_REG
DECL|EPDC_PIGEON_CTRL0_TOG|macro|EPDC_PIGEON_CTRL0_TOG
DECL|EPDC_PIGEON_CTRL0|macro|EPDC_PIGEON_CTRL0
DECL|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_CYCLES_MASK|macro|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_CYCLES_MASK
DECL|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_CYCLES_SHIFT|macro|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_CYCLES_SHIFT
DECL|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_CYCLES|macro|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_CYCLES
DECL|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_PERIOD_MASK|macro|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_PERIOD|macro|EPDC_PIGEON_CTRL1_CLR_FRAME_CNT_PERIOD
DECL|EPDC_PIGEON_CTRL1_CLR_REG|macro|EPDC_PIGEON_CTRL1_CLR_REG
DECL|EPDC_PIGEON_CTRL1_CLR|macro|EPDC_PIGEON_CTRL1_CLR
DECL|EPDC_PIGEON_CTRL1_FRAME_CNT_CYCLES_MASK|macro|EPDC_PIGEON_CTRL1_FRAME_CNT_CYCLES_MASK
DECL|EPDC_PIGEON_CTRL1_FRAME_CNT_CYCLES_SHIFT|macro|EPDC_PIGEON_CTRL1_FRAME_CNT_CYCLES_SHIFT
DECL|EPDC_PIGEON_CTRL1_FRAME_CNT_CYCLES|macro|EPDC_PIGEON_CTRL1_FRAME_CNT_CYCLES
DECL|EPDC_PIGEON_CTRL1_FRAME_CNT_PERIOD_MASK|macro|EPDC_PIGEON_CTRL1_FRAME_CNT_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL1_FRAME_CNT_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL1_FRAME_CNT_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL1_FRAME_CNT_PERIOD|macro|EPDC_PIGEON_CTRL1_FRAME_CNT_PERIOD
DECL|EPDC_PIGEON_CTRL1_REG|macro|EPDC_PIGEON_CTRL1_REG
DECL|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_CYCLES_MASK|macro|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_CYCLES_MASK
DECL|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_CYCLES_SHIFT|macro|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_CYCLES_SHIFT
DECL|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_CYCLES|macro|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_CYCLES
DECL|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_PERIOD_MASK|macro|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_PERIOD|macro|EPDC_PIGEON_CTRL1_SET_FRAME_CNT_PERIOD
DECL|EPDC_PIGEON_CTRL1_SET_REG|macro|EPDC_PIGEON_CTRL1_SET_REG
DECL|EPDC_PIGEON_CTRL1_SET|macro|EPDC_PIGEON_CTRL1_SET
DECL|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_CYCLES_MASK|macro|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_CYCLES_MASK
DECL|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_CYCLES_SHIFT|macro|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_CYCLES_SHIFT
DECL|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_CYCLES|macro|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_CYCLES
DECL|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_PERIOD_MASK|macro|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_PERIOD_MASK
DECL|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_PERIOD_SHIFT|macro|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_PERIOD_SHIFT
DECL|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_PERIOD|macro|EPDC_PIGEON_CTRL1_TOG_FRAME_CNT_PERIOD
DECL|EPDC_PIGEON_CTRL1_TOG_REG|macro|EPDC_PIGEON_CTRL1_TOG_REG
DECL|EPDC_PIGEON_CTRL1_TOG|macro|EPDC_PIGEON_CTRL1_TOG
DECL|EPDC_PIGEON_CTRL1|macro|EPDC_PIGEON_CTRL1
DECL|EPDC_PWR_IRQ_SELECT_INPUT|member|__IO uint32_t EPDC_PWR_IRQ_SELECT_INPUT; /**< EPDC_PWR_IRQ_SELECT_INPUT DAISY Register, offset: 0x57C */
DECL|EPDC_PWR_STAT_SELECT_INPUT|member|__IO uint32_t EPDC_PWR_STAT_SELECT_INPUT; /**< EPDC_PWR_STAT_SELECT_INPUT DAISY Register, offset: 0x580 */
DECL|EPDC_RES_HORIZONTAL_MASK|macro|EPDC_RES_HORIZONTAL_MASK
DECL|EPDC_RES_HORIZONTAL_SHIFT|macro|EPDC_RES_HORIZONTAL_SHIFT
DECL|EPDC_RES_HORIZONTAL|macro|EPDC_RES_HORIZONTAL
DECL|EPDC_RES_REG|macro|EPDC_RES_REG
DECL|EPDC_RES_VERTICAL_MASK|macro|EPDC_RES_VERTICAL_MASK
DECL|EPDC_RES_VERTICAL_SHIFT|macro|EPDC_RES_VERTICAL_SHIFT
DECL|EPDC_RES_VERTICAL|macro|EPDC_RES_VERTICAL
DECL|EPDC_RES|macro|EPDC_RES
DECL|EPDC_STATUS_CLR_HISTOGRAM_CP_MASK|macro|EPDC_STATUS_CLR_HISTOGRAM_CP_MASK
DECL|EPDC_STATUS_CLR_HISTOGRAM_CP_SHIFT|macro|EPDC_STATUS_CLR_HISTOGRAM_CP_SHIFT
DECL|EPDC_STATUS_CLR_HISTOGRAM_CP|macro|EPDC_STATUS_CLR_HISTOGRAM_CP
DECL|EPDC_STATUS_CLR_HISTOGRAM_NP_MASK|macro|EPDC_STATUS_CLR_HISTOGRAM_NP_MASK
DECL|EPDC_STATUS_CLR_HISTOGRAM_NP_SHIFT|macro|EPDC_STATUS_CLR_HISTOGRAM_NP_SHIFT
DECL|EPDC_STATUS_CLR_HISTOGRAM_NP|macro|EPDC_STATUS_CLR_HISTOGRAM_NP
DECL|EPDC_STATUS_CLR_LUTS_BUSY_MASK|macro|EPDC_STATUS_CLR_LUTS_BUSY_MASK
DECL|EPDC_STATUS_CLR_LUTS_BUSY_SHIFT|macro|EPDC_STATUS_CLR_LUTS_BUSY_SHIFT
DECL|EPDC_STATUS_CLR_LUTS_UNDERRUN_MASK|macro|EPDC_STATUS_CLR_LUTS_UNDERRUN_MASK
DECL|EPDC_STATUS_CLR_LUTS_UNDERRUN_SHIFT|macro|EPDC_STATUS_CLR_LUTS_UNDERRUN_SHIFT
DECL|EPDC_STATUS_CLR_REG|macro|EPDC_STATUS_CLR_REG
DECL|EPDC_STATUS_CLR_UPD_VOID_MASK|macro|EPDC_STATUS_CLR_UPD_VOID_MASK
DECL|EPDC_STATUS_CLR_UPD_VOID_SHIFT|macro|EPDC_STATUS_CLR_UPD_VOID_SHIFT
DECL|EPDC_STATUS_CLR_WB_BUSY_MASK|macro|EPDC_STATUS_CLR_WB_BUSY_MASK
DECL|EPDC_STATUS_CLR_WB_BUSY_SHIFT|macro|EPDC_STATUS_CLR_WB_BUSY_SHIFT
DECL|EPDC_STATUS_CLR|macro|EPDC_STATUS_CLR
DECL|EPDC_STATUS_COL1_CLR_LUTN_COL_STS_MASK|macro|EPDC_STATUS_COL1_CLR_LUTN_COL_STS_MASK
DECL|EPDC_STATUS_COL1_CLR_LUTN_COL_STS_SHIFT|macro|EPDC_STATUS_COL1_CLR_LUTN_COL_STS_SHIFT
DECL|EPDC_STATUS_COL1_CLR_LUTN_COL_STS|macro|EPDC_STATUS_COL1_CLR_LUTN_COL_STS
DECL|EPDC_STATUS_COL1_CLR_REG|macro|EPDC_STATUS_COL1_CLR_REG
DECL|EPDC_STATUS_COL1_CLR|macro|EPDC_STATUS_COL1_CLR
DECL|EPDC_STATUS_COL1_LUTN_COL_STS_MASK|macro|EPDC_STATUS_COL1_LUTN_COL_STS_MASK
DECL|EPDC_STATUS_COL1_LUTN_COL_STS_SHIFT|macro|EPDC_STATUS_COL1_LUTN_COL_STS_SHIFT
DECL|EPDC_STATUS_COL1_LUTN_COL_STS|macro|EPDC_STATUS_COL1_LUTN_COL_STS
DECL|EPDC_STATUS_COL1_REG|macro|EPDC_STATUS_COL1_REG
DECL|EPDC_STATUS_COL1_SET_LUTN_COL_STS_MASK|macro|EPDC_STATUS_COL1_SET_LUTN_COL_STS_MASK
DECL|EPDC_STATUS_COL1_SET_LUTN_COL_STS_SHIFT|macro|EPDC_STATUS_COL1_SET_LUTN_COL_STS_SHIFT
DECL|EPDC_STATUS_COL1_SET_LUTN_COL_STS|macro|EPDC_STATUS_COL1_SET_LUTN_COL_STS
DECL|EPDC_STATUS_COL1_SET_REG|macro|EPDC_STATUS_COL1_SET_REG
DECL|EPDC_STATUS_COL1_SET|macro|EPDC_STATUS_COL1_SET
DECL|EPDC_STATUS_COL1_TOG_LUTN_COL_STS_MASK|macro|EPDC_STATUS_COL1_TOG_LUTN_COL_STS_MASK
DECL|EPDC_STATUS_COL1_TOG_LUTN_COL_STS_SHIFT|macro|EPDC_STATUS_COL1_TOG_LUTN_COL_STS_SHIFT
DECL|EPDC_STATUS_COL1_TOG_LUTN_COL_STS|macro|EPDC_STATUS_COL1_TOG_LUTN_COL_STS
DECL|EPDC_STATUS_COL1_TOG_REG|macro|EPDC_STATUS_COL1_TOG_REG
DECL|EPDC_STATUS_COL1_TOG|macro|EPDC_STATUS_COL1_TOG
DECL|EPDC_STATUS_COL1|macro|EPDC_STATUS_COL1
DECL|EPDC_STATUS_COL2_CLR_LUTN_COL_STS_MASK|macro|EPDC_STATUS_COL2_CLR_LUTN_COL_STS_MASK
DECL|EPDC_STATUS_COL2_CLR_LUTN_COL_STS_SHIFT|macro|EPDC_STATUS_COL2_CLR_LUTN_COL_STS_SHIFT
DECL|EPDC_STATUS_COL2_CLR_LUTN_COL_STS|macro|EPDC_STATUS_COL2_CLR_LUTN_COL_STS
DECL|EPDC_STATUS_COL2_CLR_REG|macro|EPDC_STATUS_COL2_CLR_REG
DECL|EPDC_STATUS_COL2_CLR|macro|EPDC_STATUS_COL2_CLR
DECL|EPDC_STATUS_COL2_LUTN_COL_STS_MASK|macro|EPDC_STATUS_COL2_LUTN_COL_STS_MASK
DECL|EPDC_STATUS_COL2_LUTN_COL_STS_SHIFT|macro|EPDC_STATUS_COL2_LUTN_COL_STS_SHIFT
DECL|EPDC_STATUS_COL2_LUTN_COL_STS|macro|EPDC_STATUS_COL2_LUTN_COL_STS
DECL|EPDC_STATUS_COL2_REG|macro|EPDC_STATUS_COL2_REG
DECL|EPDC_STATUS_COL2_SET_LUTN_COL_STS_MASK|macro|EPDC_STATUS_COL2_SET_LUTN_COL_STS_MASK
DECL|EPDC_STATUS_COL2_SET_LUTN_COL_STS_SHIFT|macro|EPDC_STATUS_COL2_SET_LUTN_COL_STS_SHIFT
DECL|EPDC_STATUS_COL2_SET_LUTN_COL_STS|macro|EPDC_STATUS_COL2_SET_LUTN_COL_STS
DECL|EPDC_STATUS_COL2_SET_REG|macro|EPDC_STATUS_COL2_SET_REG
DECL|EPDC_STATUS_COL2_SET|macro|EPDC_STATUS_COL2_SET
DECL|EPDC_STATUS_COL2_TOG_LUTN_COL_STS_MASK|macro|EPDC_STATUS_COL2_TOG_LUTN_COL_STS_MASK
DECL|EPDC_STATUS_COL2_TOG_LUTN_COL_STS_SHIFT|macro|EPDC_STATUS_COL2_TOG_LUTN_COL_STS_SHIFT
DECL|EPDC_STATUS_COL2_TOG_LUTN_COL_STS|macro|EPDC_STATUS_COL2_TOG_LUTN_COL_STS
DECL|EPDC_STATUS_COL2_TOG_REG|macro|EPDC_STATUS_COL2_TOG_REG
DECL|EPDC_STATUS_COL2_TOG|macro|EPDC_STATUS_COL2_TOG
DECL|EPDC_STATUS_COL2|macro|EPDC_STATUS_COL2
DECL|EPDC_STATUS_HISTOGRAM_CP_MASK|macro|EPDC_STATUS_HISTOGRAM_CP_MASK
DECL|EPDC_STATUS_HISTOGRAM_CP_SHIFT|macro|EPDC_STATUS_HISTOGRAM_CP_SHIFT
DECL|EPDC_STATUS_HISTOGRAM_CP|macro|EPDC_STATUS_HISTOGRAM_CP
DECL|EPDC_STATUS_HISTOGRAM_NP_MASK|macro|EPDC_STATUS_HISTOGRAM_NP_MASK
DECL|EPDC_STATUS_HISTOGRAM_NP_SHIFT|macro|EPDC_STATUS_HISTOGRAM_NP_SHIFT
DECL|EPDC_STATUS_HISTOGRAM_NP|macro|EPDC_STATUS_HISTOGRAM_NP
DECL|EPDC_STATUS_LUTS1_CLR_LUTN_STS_MASK|macro|EPDC_STATUS_LUTS1_CLR_LUTN_STS_MASK
DECL|EPDC_STATUS_LUTS1_CLR_LUTN_STS_SHIFT|macro|EPDC_STATUS_LUTS1_CLR_LUTN_STS_SHIFT
DECL|EPDC_STATUS_LUTS1_CLR_LUTN_STS|macro|EPDC_STATUS_LUTS1_CLR_LUTN_STS
DECL|EPDC_STATUS_LUTS1_CLR_REG|macro|EPDC_STATUS_LUTS1_CLR_REG
DECL|EPDC_STATUS_LUTS1_CLR|macro|EPDC_STATUS_LUTS1_CLR
DECL|EPDC_STATUS_LUTS1_LUTN_STS_MASK|macro|EPDC_STATUS_LUTS1_LUTN_STS_MASK
DECL|EPDC_STATUS_LUTS1_LUTN_STS_SHIFT|macro|EPDC_STATUS_LUTS1_LUTN_STS_SHIFT
DECL|EPDC_STATUS_LUTS1_LUTN_STS|macro|EPDC_STATUS_LUTS1_LUTN_STS
DECL|EPDC_STATUS_LUTS1_REG|macro|EPDC_STATUS_LUTS1_REG
DECL|EPDC_STATUS_LUTS1_SET_LUTN_STS_MASK|macro|EPDC_STATUS_LUTS1_SET_LUTN_STS_MASK
DECL|EPDC_STATUS_LUTS1_SET_LUTN_STS_SHIFT|macro|EPDC_STATUS_LUTS1_SET_LUTN_STS_SHIFT
DECL|EPDC_STATUS_LUTS1_SET_LUTN_STS|macro|EPDC_STATUS_LUTS1_SET_LUTN_STS
DECL|EPDC_STATUS_LUTS1_SET_REG|macro|EPDC_STATUS_LUTS1_SET_REG
DECL|EPDC_STATUS_LUTS1_SET|macro|EPDC_STATUS_LUTS1_SET
DECL|EPDC_STATUS_LUTS1_TOG_LUTN_STS_MASK|macro|EPDC_STATUS_LUTS1_TOG_LUTN_STS_MASK
DECL|EPDC_STATUS_LUTS1_TOG_LUTN_STS_SHIFT|macro|EPDC_STATUS_LUTS1_TOG_LUTN_STS_SHIFT
DECL|EPDC_STATUS_LUTS1_TOG_LUTN_STS|macro|EPDC_STATUS_LUTS1_TOG_LUTN_STS
DECL|EPDC_STATUS_LUTS1_TOG_REG|macro|EPDC_STATUS_LUTS1_TOG_REG
DECL|EPDC_STATUS_LUTS1_TOG|macro|EPDC_STATUS_LUTS1_TOG
DECL|EPDC_STATUS_LUTS1|macro|EPDC_STATUS_LUTS1
DECL|EPDC_STATUS_LUTS2_CLR_LUTN_STS_MASK|macro|EPDC_STATUS_LUTS2_CLR_LUTN_STS_MASK
DECL|EPDC_STATUS_LUTS2_CLR_LUTN_STS_SHIFT|macro|EPDC_STATUS_LUTS2_CLR_LUTN_STS_SHIFT
DECL|EPDC_STATUS_LUTS2_CLR_LUTN_STS|macro|EPDC_STATUS_LUTS2_CLR_LUTN_STS
DECL|EPDC_STATUS_LUTS2_CLR_REG|macro|EPDC_STATUS_LUTS2_CLR_REG
DECL|EPDC_STATUS_LUTS2_CLR|macro|EPDC_STATUS_LUTS2_CLR
DECL|EPDC_STATUS_LUTS2_LUTN_STS_MASK|macro|EPDC_STATUS_LUTS2_LUTN_STS_MASK
DECL|EPDC_STATUS_LUTS2_LUTN_STS_SHIFT|macro|EPDC_STATUS_LUTS2_LUTN_STS_SHIFT
DECL|EPDC_STATUS_LUTS2_LUTN_STS|macro|EPDC_STATUS_LUTS2_LUTN_STS
DECL|EPDC_STATUS_LUTS2_REG|macro|EPDC_STATUS_LUTS2_REG
DECL|EPDC_STATUS_LUTS2_SET_LUTN_STS_MASK|macro|EPDC_STATUS_LUTS2_SET_LUTN_STS_MASK
DECL|EPDC_STATUS_LUTS2_SET_LUTN_STS_SHIFT|macro|EPDC_STATUS_LUTS2_SET_LUTN_STS_SHIFT
DECL|EPDC_STATUS_LUTS2_SET_LUTN_STS|macro|EPDC_STATUS_LUTS2_SET_LUTN_STS
DECL|EPDC_STATUS_LUTS2_SET_REG|macro|EPDC_STATUS_LUTS2_SET_REG
DECL|EPDC_STATUS_LUTS2_SET|macro|EPDC_STATUS_LUTS2_SET
DECL|EPDC_STATUS_LUTS2_TOG_LUTN_STS_MASK|macro|EPDC_STATUS_LUTS2_TOG_LUTN_STS_MASK
DECL|EPDC_STATUS_LUTS2_TOG_LUTN_STS_SHIFT|macro|EPDC_STATUS_LUTS2_TOG_LUTN_STS_SHIFT
DECL|EPDC_STATUS_LUTS2_TOG_LUTN_STS|macro|EPDC_STATUS_LUTS2_TOG_LUTN_STS
DECL|EPDC_STATUS_LUTS2_TOG_REG|macro|EPDC_STATUS_LUTS2_TOG_REG
DECL|EPDC_STATUS_LUTS2_TOG|macro|EPDC_STATUS_LUTS2_TOG
DECL|EPDC_STATUS_LUTS2|macro|EPDC_STATUS_LUTS2
DECL|EPDC_STATUS_LUTS_BUSY_MASK|macro|EPDC_STATUS_LUTS_BUSY_MASK
DECL|EPDC_STATUS_LUTS_BUSY_SHIFT|macro|EPDC_STATUS_LUTS_BUSY_SHIFT
DECL|EPDC_STATUS_LUTS_UNDERRUN_MASK|macro|EPDC_STATUS_LUTS_UNDERRUN_MASK
DECL|EPDC_STATUS_LUTS_UNDERRUN_SHIFT|macro|EPDC_STATUS_LUTS_UNDERRUN_SHIFT
DECL|EPDC_STATUS_NEXTLUT_NEXT_LUT_MASK|macro|EPDC_STATUS_NEXTLUT_NEXT_LUT_MASK
DECL|EPDC_STATUS_NEXTLUT_NEXT_LUT_SHIFT|macro|EPDC_STATUS_NEXTLUT_NEXT_LUT_SHIFT
DECL|EPDC_STATUS_NEXTLUT_NEXT_LUT_VALID_MASK|macro|EPDC_STATUS_NEXTLUT_NEXT_LUT_VALID_MASK
DECL|EPDC_STATUS_NEXTLUT_NEXT_LUT_VALID_SHIFT|macro|EPDC_STATUS_NEXTLUT_NEXT_LUT_VALID_SHIFT
DECL|EPDC_STATUS_NEXTLUT_NEXT_LUT|macro|EPDC_STATUS_NEXTLUT_NEXT_LUT
DECL|EPDC_STATUS_NEXTLUT_REG|macro|EPDC_STATUS_NEXTLUT_REG
DECL|EPDC_STATUS_NEXTLUT|macro|EPDC_STATUS_NEXTLUT
DECL|EPDC_STATUS_REG|macro|EPDC_STATUS_REG
DECL|EPDC_STATUS_SET_HISTOGRAM_CP_MASK|macro|EPDC_STATUS_SET_HISTOGRAM_CP_MASK
DECL|EPDC_STATUS_SET_HISTOGRAM_CP_SHIFT|macro|EPDC_STATUS_SET_HISTOGRAM_CP_SHIFT
DECL|EPDC_STATUS_SET_HISTOGRAM_CP|macro|EPDC_STATUS_SET_HISTOGRAM_CP
DECL|EPDC_STATUS_SET_HISTOGRAM_NP_MASK|macro|EPDC_STATUS_SET_HISTOGRAM_NP_MASK
DECL|EPDC_STATUS_SET_HISTOGRAM_NP_SHIFT|macro|EPDC_STATUS_SET_HISTOGRAM_NP_SHIFT
DECL|EPDC_STATUS_SET_HISTOGRAM_NP|macro|EPDC_STATUS_SET_HISTOGRAM_NP
DECL|EPDC_STATUS_SET_LUTS_BUSY_MASK|macro|EPDC_STATUS_SET_LUTS_BUSY_MASK
DECL|EPDC_STATUS_SET_LUTS_BUSY_SHIFT|macro|EPDC_STATUS_SET_LUTS_BUSY_SHIFT
DECL|EPDC_STATUS_SET_LUTS_UNDERRUN_MASK|macro|EPDC_STATUS_SET_LUTS_UNDERRUN_MASK
DECL|EPDC_STATUS_SET_LUTS_UNDERRUN_SHIFT|macro|EPDC_STATUS_SET_LUTS_UNDERRUN_SHIFT
DECL|EPDC_STATUS_SET_REG|macro|EPDC_STATUS_SET_REG
DECL|EPDC_STATUS_SET_UPD_VOID_MASK|macro|EPDC_STATUS_SET_UPD_VOID_MASK
DECL|EPDC_STATUS_SET_UPD_VOID_SHIFT|macro|EPDC_STATUS_SET_UPD_VOID_SHIFT
DECL|EPDC_STATUS_SET_WB_BUSY_MASK|macro|EPDC_STATUS_SET_WB_BUSY_MASK
DECL|EPDC_STATUS_SET_WB_BUSY_SHIFT|macro|EPDC_STATUS_SET_WB_BUSY_SHIFT
DECL|EPDC_STATUS_SET|macro|EPDC_STATUS_SET
DECL|EPDC_STATUS_TOG_HISTOGRAM_CP_MASK|macro|EPDC_STATUS_TOG_HISTOGRAM_CP_MASK
DECL|EPDC_STATUS_TOG_HISTOGRAM_CP_SHIFT|macro|EPDC_STATUS_TOG_HISTOGRAM_CP_SHIFT
DECL|EPDC_STATUS_TOG_HISTOGRAM_CP|macro|EPDC_STATUS_TOG_HISTOGRAM_CP
DECL|EPDC_STATUS_TOG_HISTOGRAM_NP_MASK|macro|EPDC_STATUS_TOG_HISTOGRAM_NP_MASK
DECL|EPDC_STATUS_TOG_HISTOGRAM_NP_SHIFT|macro|EPDC_STATUS_TOG_HISTOGRAM_NP_SHIFT
DECL|EPDC_STATUS_TOG_HISTOGRAM_NP|macro|EPDC_STATUS_TOG_HISTOGRAM_NP
DECL|EPDC_STATUS_TOG_LUTS_BUSY_MASK|macro|EPDC_STATUS_TOG_LUTS_BUSY_MASK
DECL|EPDC_STATUS_TOG_LUTS_BUSY_SHIFT|macro|EPDC_STATUS_TOG_LUTS_BUSY_SHIFT
DECL|EPDC_STATUS_TOG_LUTS_UNDERRUN_MASK|macro|EPDC_STATUS_TOG_LUTS_UNDERRUN_MASK
DECL|EPDC_STATUS_TOG_LUTS_UNDERRUN_SHIFT|macro|EPDC_STATUS_TOG_LUTS_UNDERRUN_SHIFT
DECL|EPDC_STATUS_TOG_REG|macro|EPDC_STATUS_TOG_REG
DECL|EPDC_STATUS_TOG_UPD_VOID_MASK|macro|EPDC_STATUS_TOG_UPD_VOID_MASK
DECL|EPDC_STATUS_TOG_UPD_VOID_SHIFT|macro|EPDC_STATUS_TOG_UPD_VOID_SHIFT
DECL|EPDC_STATUS_TOG_WB_BUSY_MASK|macro|EPDC_STATUS_TOG_WB_BUSY_MASK
DECL|EPDC_STATUS_TOG_WB_BUSY_SHIFT|macro|EPDC_STATUS_TOG_WB_BUSY_SHIFT
DECL|EPDC_STATUS_TOG|macro|EPDC_STATUS_TOG
DECL|EPDC_STATUS_UPD_VOID_MASK|macro|EPDC_STATUS_UPD_VOID_MASK
DECL|EPDC_STATUS_UPD_VOID_SHIFT|macro|EPDC_STATUS_UPD_VOID_SHIFT
DECL|EPDC_STATUS_WB_BUSY_MASK|macro|EPDC_STATUS_WB_BUSY_MASK
DECL|EPDC_STATUS_WB_BUSY_SHIFT|macro|EPDC_STATUS_WB_BUSY_SHIFT
DECL|EPDC_STATUS|macro|EPDC_STATUS
DECL|EPDC_TCE_CTRL_CLR_DDR_MODE_MASK|macro|EPDC_TCE_CTRL_CLR_DDR_MODE_MASK
DECL|EPDC_TCE_CTRL_CLR_DDR_MODE_SHIFT|macro|EPDC_TCE_CTRL_CLR_DDR_MODE_SHIFT
DECL|EPDC_TCE_CTRL_CLR_DUAL_SCAN_MASK|macro|EPDC_TCE_CTRL_CLR_DUAL_SCAN_MASK
DECL|EPDC_TCE_CTRL_CLR_DUAL_SCAN_SHIFT|macro|EPDC_TCE_CTRL_CLR_DUAL_SCAN_SHIFT
DECL|EPDC_TCE_CTRL_CLR_LVDS_MODE_CE_MASK|macro|EPDC_TCE_CTRL_CLR_LVDS_MODE_CE_MASK
DECL|EPDC_TCE_CTRL_CLR_LVDS_MODE_CE_SHIFT|macro|EPDC_TCE_CTRL_CLR_LVDS_MODE_CE_SHIFT
DECL|EPDC_TCE_CTRL_CLR_LVDS_MODE_MASK|macro|EPDC_TCE_CTRL_CLR_LVDS_MODE_MASK
DECL|EPDC_TCE_CTRL_CLR_LVDS_MODE_SHIFT|macro|EPDC_TCE_CTRL_CLR_LVDS_MODE_SHIFT
DECL|EPDC_TCE_CTRL_CLR_PIXELS_PER_SDCLK_MASK|macro|EPDC_TCE_CTRL_CLR_PIXELS_PER_SDCLK_MASK
DECL|EPDC_TCE_CTRL_CLR_PIXELS_PER_SDCLK_SHIFT|macro|EPDC_TCE_CTRL_CLR_PIXELS_PER_SDCLK_SHIFT
DECL|EPDC_TCE_CTRL_CLR_PIXELS_PER_SDCLK|macro|EPDC_TCE_CTRL_CLR_PIXELS_PER_SDCLK
DECL|EPDC_TCE_CTRL_CLR_REG|macro|EPDC_TCE_CTRL_CLR_REG
DECL|EPDC_TCE_CTRL_CLR_SCAN_DIR_0_MASK|macro|EPDC_TCE_CTRL_CLR_SCAN_DIR_0_MASK
DECL|EPDC_TCE_CTRL_CLR_SCAN_DIR_0_SHIFT|macro|EPDC_TCE_CTRL_CLR_SCAN_DIR_0_SHIFT
DECL|EPDC_TCE_CTRL_CLR_SCAN_DIR_1_MASK|macro|EPDC_TCE_CTRL_CLR_SCAN_DIR_1_MASK
DECL|EPDC_TCE_CTRL_CLR_SCAN_DIR_1_SHIFT|macro|EPDC_TCE_CTRL_CLR_SCAN_DIR_1_SHIFT
DECL|EPDC_TCE_CTRL_CLR_SDDO_WIDTH_MASK|macro|EPDC_TCE_CTRL_CLR_SDDO_WIDTH_MASK
DECL|EPDC_TCE_CTRL_CLR_SDDO_WIDTH_SHIFT|macro|EPDC_TCE_CTRL_CLR_SDDO_WIDTH_SHIFT
DECL|EPDC_TCE_CTRL_CLR_VCOM_MODE_MASK|macro|EPDC_TCE_CTRL_CLR_VCOM_MODE_MASK
DECL|EPDC_TCE_CTRL_CLR_VCOM_MODE_SHIFT|macro|EPDC_TCE_CTRL_CLR_VCOM_MODE_SHIFT
DECL|EPDC_TCE_CTRL_CLR_VCOM_VAL_MASK|macro|EPDC_TCE_CTRL_CLR_VCOM_VAL_MASK
DECL|EPDC_TCE_CTRL_CLR_VCOM_VAL_SHIFT|macro|EPDC_TCE_CTRL_CLR_VCOM_VAL_SHIFT
DECL|EPDC_TCE_CTRL_CLR_VCOM_VAL|macro|EPDC_TCE_CTRL_CLR_VCOM_VAL
DECL|EPDC_TCE_CTRL_CLR_VSCAN_HOLDOFF_MASK|macro|EPDC_TCE_CTRL_CLR_VSCAN_HOLDOFF_MASK
DECL|EPDC_TCE_CTRL_CLR_VSCAN_HOLDOFF_SHIFT|macro|EPDC_TCE_CTRL_CLR_VSCAN_HOLDOFF_SHIFT
DECL|EPDC_TCE_CTRL_CLR_VSCAN_HOLDOFF|macro|EPDC_TCE_CTRL_CLR_VSCAN_HOLDOFF
DECL|EPDC_TCE_CTRL_CLR|macro|EPDC_TCE_CTRL_CLR
DECL|EPDC_TCE_CTRL_DDR_MODE_MASK|macro|EPDC_TCE_CTRL_DDR_MODE_MASK
DECL|EPDC_TCE_CTRL_DDR_MODE_SHIFT|macro|EPDC_TCE_CTRL_DDR_MODE_SHIFT
DECL|EPDC_TCE_CTRL_DUAL_SCAN_MASK|macro|EPDC_TCE_CTRL_DUAL_SCAN_MASK
DECL|EPDC_TCE_CTRL_DUAL_SCAN_SHIFT|macro|EPDC_TCE_CTRL_DUAL_SCAN_SHIFT
DECL|EPDC_TCE_CTRL_LVDS_MODE_CE_MASK|macro|EPDC_TCE_CTRL_LVDS_MODE_CE_MASK
DECL|EPDC_TCE_CTRL_LVDS_MODE_CE_SHIFT|macro|EPDC_TCE_CTRL_LVDS_MODE_CE_SHIFT
DECL|EPDC_TCE_CTRL_LVDS_MODE_MASK|macro|EPDC_TCE_CTRL_LVDS_MODE_MASK
DECL|EPDC_TCE_CTRL_LVDS_MODE_SHIFT|macro|EPDC_TCE_CTRL_LVDS_MODE_SHIFT
DECL|EPDC_TCE_CTRL_PIXELS_PER_SDCLK_MASK|macro|EPDC_TCE_CTRL_PIXELS_PER_SDCLK_MASK
DECL|EPDC_TCE_CTRL_PIXELS_PER_SDCLK_SHIFT|macro|EPDC_TCE_CTRL_PIXELS_PER_SDCLK_SHIFT
DECL|EPDC_TCE_CTRL_PIXELS_PER_SDCLK|macro|EPDC_TCE_CTRL_PIXELS_PER_SDCLK
DECL|EPDC_TCE_CTRL_REG|macro|EPDC_TCE_CTRL_REG
DECL|EPDC_TCE_CTRL_SCAN_DIR_0_MASK|macro|EPDC_TCE_CTRL_SCAN_DIR_0_MASK
DECL|EPDC_TCE_CTRL_SCAN_DIR_0_SHIFT|macro|EPDC_TCE_CTRL_SCAN_DIR_0_SHIFT
DECL|EPDC_TCE_CTRL_SCAN_DIR_1_MASK|macro|EPDC_TCE_CTRL_SCAN_DIR_1_MASK
DECL|EPDC_TCE_CTRL_SCAN_DIR_1_SHIFT|macro|EPDC_TCE_CTRL_SCAN_DIR_1_SHIFT
DECL|EPDC_TCE_CTRL_SDDO_WIDTH_MASK|macro|EPDC_TCE_CTRL_SDDO_WIDTH_MASK
DECL|EPDC_TCE_CTRL_SDDO_WIDTH_SHIFT|macro|EPDC_TCE_CTRL_SDDO_WIDTH_SHIFT
DECL|EPDC_TCE_CTRL_SET_DDR_MODE_MASK|macro|EPDC_TCE_CTRL_SET_DDR_MODE_MASK
DECL|EPDC_TCE_CTRL_SET_DDR_MODE_SHIFT|macro|EPDC_TCE_CTRL_SET_DDR_MODE_SHIFT
DECL|EPDC_TCE_CTRL_SET_DUAL_SCAN_MASK|macro|EPDC_TCE_CTRL_SET_DUAL_SCAN_MASK
DECL|EPDC_TCE_CTRL_SET_DUAL_SCAN_SHIFT|macro|EPDC_TCE_CTRL_SET_DUAL_SCAN_SHIFT
DECL|EPDC_TCE_CTRL_SET_LVDS_MODE_CE_MASK|macro|EPDC_TCE_CTRL_SET_LVDS_MODE_CE_MASK
DECL|EPDC_TCE_CTRL_SET_LVDS_MODE_CE_SHIFT|macro|EPDC_TCE_CTRL_SET_LVDS_MODE_CE_SHIFT
DECL|EPDC_TCE_CTRL_SET_LVDS_MODE_MASK|macro|EPDC_TCE_CTRL_SET_LVDS_MODE_MASK
DECL|EPDC_TCE_CTRL_SET_LVDS_MODE_SHIFT|macro|EPDC_TCE_CTRL_SET_LVDS_MODE_SHIFT
DECL|EPDC_TCE_CTRL_SET_PIXELS_PER_SDCLK_MASK|macro|EPDC_TCE_CTRL_SET_PIXELS_PER_SDCLK_MASK
DECL|EPDC_TCE_CTRL_SET_PIXELS_PER_SDCLK_SHIFT|macro|EPDC_TCE_CTRL_SET_PIXELS_PER_SDCLK_SHIFT
DECL|EPDC_TCE_CTRL_SET_PIXELS_PER_SDCLK|macro|EPDC_TCE_CTRL_SET_PIXELS_PER_SDCLK
DECL|EPDC_TCE_CTRL_SET_REG|macro|EPDC_TCE_CTRL_SET_REG
DECL|EPDC_TCE_CTRL_SET_SCAN_DIR_0_MASK|macro|EPDC_TCE_CTRL_SET_SCAN_DIR_0_MASK
DECL|EPDC_TCE_CTRL_SET_SCAN_DIR_0_SHIFT|macro|EPDC_TCE_CTRL_SET_SCAN_DIR_0_SHIFT
DECL|EPDC_TCE_CTRL_SET_SCAN_DIR_1_MASK|macro|EPDC_TCE_CTRL_SET_SCAN_DIR_1_MASK
DECL|EPDC_TCE_CTRL_SET_SCAN_DIR_1_SHIFT|macro|EPDC_TCE_CTRL_SET_SCAN_DIR_1_SHIFT
DECL|EPDC_TCE_CTRL_SET_SDDO_WIDTH_MASK|macro|EPDC_TCE_CTRL_SET_SDDO_WIDTH_MASK
DECL|EPDC_TCE_CTRL_SET_SDDO_WIDTH_SHIFT|macro|EPDC_TCE_CTRL_SET_SDDO_WIDTH_SHIFT
DECL|EPDC_TCE_CTRL_SET_VCOM_MODE_MASK|macro|EPDC_TCE_CTRL_SET_VCOM_MODE_MASK
DECL|EPDC_TCE_CTRL_SET_VCOM_MODE_SHIFT|macro|EPDC_TCE_CTRL_SET_VCOM_MODE_SHIFT
DECL|EPDC_TCE_CTRL_SET_VCOM_VAL_MASK|macro|EPDC_TCE_CTRL_SET_VCOM_VAL_MASK
DECL|EPDC_TCE_CTRL_SET_VCOM_VAL_SHIFT|macro|EPDC_TCE_CTRL_SET_VCOM_VAL_SHIFT
DECL|EPDC_TCE_CTRL_SET_VCOM_VAL|macro|EPDC_TCE_CTRL_SET_VCOM_VAL
DECL|EPDC_TCE_CTRL_SET_VSCAN_HOLDOFF_MASK|macro|EPDC_TCE_CTRL_SET_VSCAN_HOLDOFF_MASK
DECL|EPDC_TCE_CTRL_SET_VSCAN_HOLDOFF_SHIFT|macro|EPDC_TCE_CTRL_SET_VSCAN_HOLDOFF_SHIFT
DECL|EPDC_TCE_CTRL_SET_VSCAN_HOLDOFF|macro|EPDC_TCE_CTRL_SET_VSCAN_HOLDOFF
DECL|EPDC_TCE_CTRL_SET|macro|EPDC_TCE_CTRL_SET
DECL|EPDC_TCE_CTRL_TOG_DDR_MODE_MASK|macro|EPDC_TCE_CTRL_TOG_DDR_MODE_MASK
DECL|EPDC_TCE_CTRL_TOG_DDR_MODE_SHIFT|macro|EPDC_TCE_CTRL_TOG_DDR_MODE_SHIFT
DECL|EPDC_TCE_CTRL_TOG_DUAL_SCAN_MASK|macro|EPDC_TCE_CTRL_TOG_DUAL_SCAN_MASK
DECL|EPDC_TCE_CTRL_TOG_DUAL_SCAN_SHIFT|macro|EPDC_TCE_CTRL_TOG_DUAL_SCAN_SHIFT
DECL|EPDC_TCE_CTRL_TOG_LVDS_MODE_CE_MASK|macro|EPDC_TCE_CTRL_TOG_LVDS_MODE_CE_MASK
DECL|EPDC_TCE_CTRL_TOG_LVDS_MODE_CE_SHIFT|macro|EPDC_TCE_CTRL_TOG_LVDS_MODE_CE_SHIFT
DECL|EPDC_TCE_CTRL_TOG_LVDS_MODE_MASK|macro|EPDC_TCE_CTRL_TOG_LVDS_MODE_MASK
DECL|EPDC_TCE_CTRL_TOG_LVDS_MODE_SHIFT|macro|EPDC_TCE_CTRL_TOG_LVDS_MODE_SHIFT
DECL|EPDC_TCE_CTRL_TOG_PIXELS_PER_SDCLK_MASK|macro|EPDC_TCE_CTRL_TOG_PIXELS_PER_SDCLK_MASK
DECL|EPDC_TCE_CTRL_TOG_PIXELS_PER_SDCLK_SHIFT|macro|EPDC_TCE_CTRL_TOG_PIXELS_PER_SDCLK_SHIFT
DECL|EPDC_TCE_CTRL_TOG_PIXELS_PER_SDCLK|macro|EPDC_TCE_CTRL_TOG_PIXELS_PER_SDCLK
DECL|EPDC_TCE_CTRL_TOG_REG|macro|EPDC_TCE_CTRL_TOG_REG
DECL|EPDC_TCE_CTRL_TOG_SCAN_DIR_0_MASK|macro|EPDC_TCE_CTRL_TOG_SCAN_DIR_0_MASK
DECL|EPDC_TCE_CTRL_TOG_SCAN_DIR_0_SHIFT|macro|EPDC_TCE_CTRL_TOG_SCAN_DIR_0_SHIFT
DECL|EPDC_TCE_CTRL_TOG_SCAN_DIR_1_MASK|macro|EPDC_TCE_CTRL_TOG_SCAN_DIR_1_MASK
DECL|EPDC_TCE_CTRL_TOG_SCAN_DIR_1_SHIFT|macro|EPDC_TCE_CTRL_TOG_SCAN_DIR_1_SHIFT
DECL|EPDC_TCE_CTRL_TOG_SDDO_WIDTH_MASK|macro|EPDC_TCE_CTRL_TOG_SDDO_WIDTH_MASK
DECL|EPDC_TCE_CTRL_TOG_SDDO_WIDTH_SHIFT|macro|EPDC_TCE_CTRL_TOG_SDDO_WIDTH_SHIFT
DECL|EPDC_TCE_CTRL_TOG_VCOM_MODE_MASK|macro|EPDC_TCE_CTRL_TOG_VCOM_MODE_MASK
DECL|EPDC_TCE_CTRL_TOG_VCOM_MODE_SHIFT|macro|EPDC_TCE_CTRL_TOG_VCOM_MODE_SHIFT
DECL|EPDC_TCE_CTRL_TOG_VCOM_VAL_MASK|macro|EPDC_TCE_CTRL_TOG_VCOM_VAL_MASK
DECL|EPDC_TCE_CTRL_TOG_VCOM_VAL_SHIFT|macro|EPDC_TCE_CTRL_TOG_VCOM_VAL_SHIFT
DECL|EPDC_TCE_CTRL_TOG_VCOM_VAL|macro|EPDC_TCE_CTRL_TOG_VCOM_VAL
DECL|EPDC_TCE_CTRL_TOG_VSCAN_HOLDOFF_MASK|macro|EPDC_TCE_CTRL_TOG_VSCAN_HOLDOFF_MASK
DECL|EPDC_TCE_CTRL_TOG_VSCAN_HOLDOFF_SHIFT|macro|EPDC_TCE_CTRL_TOG_VSCAN_HOLDOFF_SHIFT
DECL|EPDC_TCE_CTRL_TOG_VSCAN_HOLDOFF|macro|EPDC_TCE_CTRL_TOG_VSCAN_HOLDOFF
DECL|EPDC_TCE_CTRL_TOG|macro|EPDC_TCE_CTRL_TOG
DECL|EPDC_TCE_CTRL_VCOM_MODE_MASK|macro|EPDC_TCE_CTRL_VCOM_MODE_MASK
DECL|EPDC_TCE_CTRL_VCOM_MODE_SHIFT|macro|EPDC_TCE_CTRL_VCOM_MODE_SHIFT
DECL|EPDC_TCE_CTRL_VCOM_VAL_MASK|macro|EPDC_TCE_CTRL_VCOM_VAL_MASK
DECL|EPDC_TCE_CTRL_VCOM_VAL_SHIFT|macro|EPDC_TCE_CTRL_VCOM_VAL_SHIFT
DECL|EPDC_TCE_CTRL_VCOM_VAL|macro|EPDC_TCE_CTRL_VCOM_VAL
DECL|EPDC_TCE_CTRL_VSCAN_HOLDOFF_MASK|macro|EPDC_TCE_CTRL_VSCAN_HOLDOFF_MASK
DECL|EPDC_TCE_CTRL_VSCAN_HOLDOFF_SHIFT|macro|EPDC_TCE_CTRL_VSCAN_HOLDOFF_SHIFT
DECL|EPDC_TCE_CTRL_VSCAN_HOLDOFF|macro|EPDC_TCE_CTRL_VSCAN_HOLDOFF
DECL|EPDC_TCE_CTRL|macro|EPDC_TCE_CTRL
DECL|EPDC_TCE_GDCFG_CLR_GDOE_MODE_MASK|macro|EPDC_TCE_GDCFG_CLR_GDOE_MODE_MASK
DECL|EPDC_TCE_GDCFG_CLR_GDOE_MODE_SHIFT|macro|EPDC_TCE_GDCFG_CLR_GDOE_MODE_SHIFT
DECL|EPDC_TCE_GDCFG_CLR_GDRL_MASK|macro|EPDC_TCE_GDCFG_CLR_GDRL_MASK
DECL|EPDC_TCE_GDCFG_CLR_GDRL_SHIFT|macro|EPDC_TCE_GDCFG_CLR_GDRL_SHIFT
DECL|EPDC_TCE_GDCFG_CLR_GDSP_MODE_MASK|macro|EPDC_TCE_GDCFG_CLR_GDSP_MODE_MASK
DECL|EPDC_TCE_GDCFG_CLR_GDSP_MODE_SHIFT|macro|EPDC_TCE_GDCFG_CLR_GDSP_MODE_SHIFT
DECL|EPDC_TCE_GDCFG_CLR_PERIOD_VSCAN_MASK|macro|EPDC_TCE_GDCFG_CLR_PERIOD_VSCAN_MASK
DECL|EPDC_TCE_GDCFG_CLR_PERIOD_VSCAN_SHIFT|macro|EPDC_TCE_GDCFG_CLR_PERIOD_VSCAN_SHIFT
DECL|EPDC_TCE_GDCFG_CLR_PERIOD_VSCAN|macro|EPDC_TCE_GDCFG_CLR_PERIOD_VSCAN
DECL|EPDC_TCE_GDCFG_CLR_REG|macro|EPDC_TCE_GDCFG_CLR_REG
DECL|EPDC_TCE_GDCFG_CLR|macro|EPDC_TCE_GDCFG_CLR
DECL|EPDC_TCE_GDCFG_GDOE_MODE_MASK|macro|EPDC_TCE_GDCFG_GDOE_MODE_MASK
DECL|EPDC_TCE_GDCFG_GDOE_MODE_SHIFT|macro|EPDC_TCE_GDCFG_GDOE_MODE_SHIFT
DECL|EPDC_TCE_GDCFG_GDRL_MASK|macro|EPDC_TCE_GDCFG_GDRL_MASK
DECL|EPDC_TCE_GDCFG_GDRL_SHIFT|macro|EPDC_TCE_GDCFG_GDRL_SHIFT
DECL|EPDC_TCE_GDCFG_GDSP_MODE_MASK|macro|EPDC_TCE_GDCFG_GDSP_MODE_MASK
DECL|EPDC_TCE_GDCFG_GDSP_MODE_SHIFT|macro|EPDC_TCE_GDCFG_GDSP_MODE_SHIFT
DECL|EPDC_TCE_GDCFG_PERIOD_VSCAN_MASK|macro|EPDC_TCE_GDCFG_PERIOD_VSCAN_MASK
DECL|EPDC_TCE_GDCFG_PERIOD_VSCAN_SHIFT|macro|EPDC_TCE_GDCFG_PERIOD_VSCAN_SHIFT
DECL|EPDC_TCE_GDCFG_PERIOD_VSCAN|macro|EPDC_TCE_GDCFG_PERIOD_VSCAN
DECL|EPDC_TCE_GDCFG_REG|macro|EPDC_TCE_GDCFG_REG
DECL|EPDC_TCE_GDCFG_SET_GDOE_MODE_MASK|macro|EPDC_TCE_GDCFG_SET_GDOE_MODE_MASK
DECL|EPDC_TCE_GDCFG_SET_GDOE_MODE_SHIFT|macro|EPDC_TCE_GDCFG_SET_GDOE_MODE_SHIFT
DECL|EPDC_TCE_GDCFG_SET_GDRL_MASK|macro|EPDC_TCE_GDCFG_SET_GDRL_MASK
DECL|EPDC_TCE_GDCFG_SET_GDRL_SHIFT|macro|EPDC_TCE_GDCFG_SET_GDRL_SHIFT
DECL|EPDC_TCE_GDCFG_SET_GDSP_MODE_MASK|macro|EPDC_TCE_GDCFG_SET_GDSP_MODE_MASK
DECL|EPDC_TCE_GDCFG_SET_GDSP_MODE_SHIFT|macro|EPDC_TCE_GDCFG_SET_GDSP_MODE_SHIFT
DECL|EPDC_TCE_GDCFG_SET_PERIOD_VSCAN_MASK|macro|EPDC_TCE_GDCFG_SET_PERIOD_VSCAN_MASK
DECL|EPDC_TCE_GDCFG_SET_PERIOD_VSCAN_SHIFT|macro|EPDC_TCE_GDCFG_SET_PERIOD_VSCAN_SHIFT
DECL|EPDC_TCE_GDCFG_SET_PERIOD_VSCAN|macro|EPDC_TCE_GDCFG_SET_PERIOD_VSCAN
DECL|EPDC_TCE_GDCFG_SET_REG|macro|EPDC_TCE_GDCFG_SET_REG
DECL|EPDC_TCE_GDCFG_SET|macro|EPDC_TCE_GDCFG_SET
DECL|EPDC_TCE_GDCFG_TOG_GDOE_MODE_MASK|macro|EPDC_TCE_GDCFG_TOG_GDOE_MODE_MASK
DECL|EPDC_TCE_GDCFG_TOG_GDOE_MODE_SHIFT|macro|EPDC_TCE_GDCFG_TOG_GDOE_MODE_SHIFT
DECL|EPDC_TCE_GDCFG_TOG_GDRL_MASK|macro|EPDC_TCE_GDCFG_TOG_GDRL_MASK
DECL|EPDC_TCE_GDCFG_TOG_GDRL_SHIFT|macro|EPDC_TCE_GDCFG_TOG_GDRL_SHIFT
DECL|EPDC_TCE_GDCFG_TOG_GDSP_MODE_MASK|macro|EPDC_TCE_GDCFG_TOG_GDSP_MODE_MASK
DECL|EPDC_TCE_GDCFG_TOG_GDSP_MODE_SHIFT|macro|EPDC_TCE_GDCFG_TOG_GDSP_MODE_SHIFT
DECL|EPDC_TCE_GDCFG_TOG_PERIOD_VSCAN_MASK|macro|EPDC_TCE_GDCFG_TOG_PERIOD_VSCAN_MASK
DECL|EPDC_TCE_GDCFG_TOG_PERIOD_VSCAN_SHIFT|macro|EPDC_TCE_GDCFG_TOG_PERIOD_VSCAN_SHIFT
DECL|EPDC_TCE_GDCFG_TOG_PERIOD_VSCAN|macro|EPDC_TCE_GDCFG_TOG_PERIOD_VSCAN
DECL|EPDC_TCE_GDCFG_TOG_REG|macro|EPDC_TCE_GDCFG_TOG_REG
DECL|EPDC_TCE_GDCFG_TOG|macro|EPDC_TCE_GDCFG_TOG
DECL|EPDC_TCE_GDCFG|macro|EPDC_TCE_GDCFG
DECL|EPDC_TCE_HSCAN1_CLR_LINE_SYNC_MASK|macro|EPDC_TCE_HSCAN1_CLR_LINE_SYNC_MASK
DECL|EPDC_TCE_HSCAN1_CLR_LINE_SYNC_SHIFT|macro|EPDC_TCE_HSCAN1_CLR_LINE_SYNC_SHIFT
DECL|EPDC_TCE_HSCAN1_CLR_LINE_SYNC_WIDTH_MASK|macro|EPDC_TCE_HSCAN1_CLR_LINE_SYNC_WIDTH_MASK
DECL|EPDC_TCE_HSCAN1_CLR_LINE_SYNC_WIDTH_SHIFT|macro|EPDC_TCE_HSCAN1_CLR_LINE_SYNC_WIDTH_SHIFT
DECL|EPDC_TCE_HSCAN1_CLR_LINE_SYNC_WIDTH|macro|EPDC_TCE_HSCAN1_CLR_LINE_SYNC_WIDTH
DECL|EPDC_TCE_HSCAN1_CLR_LINE_SYNC|macro|EPDC_TCE_HSCAN1_CLR_LINE_SYNC
DECL|EPDC_TCE_HSCAN1_CLR_REG|macro|EPDC_TCE_HSCAN1_CLR_REG
DECL|EPDC_TCE_HSCAN1_CLR|macro|EPDC_TCE_HSCAN1_CLR
DECL|EPDC_TCE_HSCAN1_LINE_SYNC_MASK|macro|EPDC_TCE_HSCAN1_LINE_SYNC_MASK
DECL|EPDC_TCE_HSCAN1_LINE_SYNC_SHIFT|macro|EPDC_TCE_HSCAN1_LINE_SYNC_SHIFT
DECL|EPDC_TCE_HSCAN1_LINE_SYNC_WIDTH_MASK|macro|EPDC_TCE_HSCAN1_LINE_SYNC_WIDTH_MASK
DECL|EPDC_TCE_HSCAN1_LINE_SYNC_WIDTH_SHIFT|macro|EPDC_TCE_HSCAN1_LINE_SYNC_WIDTH_SHIFT
DECL|EPDC_TCE_HSCAN1_LINE_SYNC_WIDTH|macro|EPDC_TCE_HSCAN1_LINE_SYNC_WIDTH
DECL|EPDC_TCE_HSCAN1_LINE_SYNC|macro|EPDC_TCE_HSCAN1_LINE_SYNC
DECL|EPDC_TCE_HSCAN1_REG|macro|EPDC_TCE_HSCAN1_REG
DECL|EPDC_TCE_HSCAN1_SET_LINE_SYNC_MASK|macro|EPDC_TCE_HSCAN1_SET_LINE_SYNC_MASK
DECL|EPDC_TCE_HSCAN1_SET_LINE_SYNC_SHIFT|macro|EPDC_TCE_HSCAN1_SET_LINE_SYNC_SHIFT
DECL|EPDC_TCE_HSCAN1_SET_LINE_SYNC_WIDTH_MASK|macro|EPDC_TCE_HSCAN1_SET_LINE_SYNC_WIDTH_MASK
DECL|EPDC_TCE_HSCAN1_SET_LINE_SYNC_WIDTH_SHIFT|macro|EPDC_TCE_HSCAN1_SET_LINE_SYNC_WIDTH_SHIFT
DECL|EPDC_TCE_HSCAN1_SET_LINE_SYNC_WIDTH|macro|EPDC_TCE_HSCAN1_SET_LINE_SYNC_WIDTH
DECL|EPDC_TCE_HSCAN1_SET_LINE_SYNC|macro|EPDC_TCE_HSCAN1_SET_LINE_SYNC
DECL|EPDC_TCE_HSCAN1_SET_REG|macro|EPDC_TCE_HSCAN1_SET_REG
DECL|EPDC_TCE_HSCAN1_SET|macro|EPDC_TCE_HSCAN1_SET
DECL|EPDC_TCE_HSCAN1_TOG_LINE_SYNC_MASK|macro|EPDC_TCE_HSCAN1_TOG_LINE_SYNC_MASK
DECL|EPDC_TCE_HSCAN1_TOG_LINE_SYNC_SHIFT|macro|EPDC_TCE_HSCAN1_TOG_LINE_SYNC_SHIFT
DECL|EPDC_TCE_HSCAN1_TOG_LINE_SYNC_WIDTH_MASK|macro|EPDC_TCE_HSCAN1_TOG_LINE_SYNC_WIDTH_MASK
DECL|EPDC_TCE_HSCAN1_TOG_LINE_SYNC_WIDTH_SHIFT|macro|EPDC_TCE_HSCAN1_TOG_LINE_SYNC_WIDTH_SHIFT
DECL|EPDC_TCE_HSCAN1_TOG_LINE_SYNC_WIDTH|macro|EPDC_TCE_HSCAN1_TOG_LINE_SYNC_WIDTH
DECL|EPDC_TCE_HSCAN1_TOG_LINE_SYNC|macro|EPDC_TCE_HSCAN1_TOG_LINE_SYNC
DECL|EPDC_TCE_HSCAN1_TOG_REG|macro|EPDC_TCE_HSCAN1_TOG_REG
DECL|EPDC_TCE_HSCAN1_TOG|macro|EPDC_TCE_HSCAN1_TOG
DECL|EPDC_TCE_HSCAN1|macro|EPDC_TCE_HSCAN1
DECL|EPDC_TCE_HSCAN2_CLR_LINE_BEGIN_MASK|macro|EPDC_TCE_HSCAN2_CLR_LINE_BEGIN_MASK
DECL|EPDC_TCE_HSCAN2_CLR_LINE_BEGIN_SHIFT|macro|EPDC_TCE_HSCAN2_CLR_LINE_BEGIN_SHIFT
DECL|EPDC_TCE_HSCAN2_CLR_LINE_BEGIN|macro|EPDC_TCE_HSCAN2_CLR_LINE_BEGIN
DECL|EPDC_TCE_HSCAN2_CLR_LINE_END_MASK|macro|EPDC_TCE_HSCAN2_CLR_LINE_END_MASK
DECL|EPDC_TCE_HSCAN2_CLR_LINE_END_SHIFT|macro|EPDC_TCE_HSCAN2_CLR_LINE_END_SHIFT
DECL|EPDC_TCE_HSCAN2_CLR_LINE_END|macro|EPDC_TCE_HSCAN2_CLR_LINE_END
DECL|EPDC_TCE_HSCAN2_CLR_REG|macro|EPDC_TCE_HSCAN2_CLR_REG
DECL|EPDC_TCE_HSCAN2_CLR|macro|EPDC_TCE_HSCAN2_CLR
DECL|EPDC_TCE_HSCAN2_LINE_BEGIN_MASK|macro|EPDC_TCE_HSCAN2_LINE_BEGIN_MASK
DECL|EPDC_TCE_HSCAN2_LINE_BEGIN_SHIFT|macro|EPDC_TCE_HSCAN2_LINE_BEGIN_SHIFT
DECL|EPDC_TCE_HSCAN2_LINE_BEGIN|macro|EPDC_TCE_HSCAN2_LINE_BEGIN
DECL|EPDC_TCE_HSCAN2_LINE_END_MASK|macro|EPDC_TCE_HSCAN2_LINE_END_MASK
DECL|EPDC_TCE_HSCAN2_LINE_END_SHIFT|macro|EPDC_TCE_HSCAN2_LINE_END_SHIFT
DECL|EPDC_TCE_HSCAN2_LINE_END|macro|EPDC_TCE_HSCAN2_LINE_END
DECL|EPDC_TCE_HSCAN2_REG|macro|EPDC_TCE_HSCAN2_REG
DECL|EPDC_TCE_HSCAN2_SET_LINE_BEGIN_MASK|macro|EPDC_TCE_HSCAN2_SET_LINE_BEGIN_MASK
DECL|EPDC_TCE_HSCAN2_SET_LINE_BEGIN_SHIFT|macro|EPDC_TCE_HSCAN2_SET_LINE_BEGIN_SHIFT
DECL|EPDC_TCE_HSCAN2_SET_LINE_BEGIN|macro|EPDC_TCE_HSCAN2_SET_LINE_BEGIN
DECL|EPDC_TCE_HSCAN2_SET_LINE_END_MASK|macro|EPDC_TCE_HSCAN2_SET_LINE_END_MASK
DECL|EPDC_TCE_HSCAN2_SET_LINE_END_SHIFT|macro|EPDC_TCE_HSCAN2_SET_LINE_END_SHIFT
DECL|EPDC_TCE_HSCAN2_SET_LINE_END|macro|EPDC_TCE_HSCAN2_SET_LINE_END
DECL|EPDC_TCE_HSCAN2_SET_REG|macro|EPDC_TCE_HSCAN2_SET_REG
DECL|EPDC_TCE_HSCAN2_SET|macro|EPDC_TCE_HSCAN2_SET
DECL|EPDC_TCE_HSCAN2_TOG_LINE_BEGIN_MASK|macro|EPDC_TCE_HSCAN2_TOG_LINE_BEGIN_MASK
DECL|EPDC_TCE_HSCAN2_TOG_LINE_BEGIN_SHIFT|macro|EPDC_TCE_HSCAN2_TOG_LINE_BEGIN_SHIFT
DECL|EPDC_TCE_HSCAN2_TOG_LINE_BEGIN|macro|EPDC_TCE_HSCAN2_TOG_LINE_BEGIN
DECL|EPDC_TCE_HSCAN2_TOG_LINE_END_MASK|macro|EPDC_TCE_HSCAN2_TOG_LINE_END_MASK
DECL|EPDC_TCE_HSCAN2_TOG_LINE_END_SHIFT|macro|EPDC_TCE_HSCAN2_TOG_LINE_END_SHIFT
DECL|EPDC_TCE_HSCAN2_TOG_LINE_END|macro|EPDC_TCE_HSCAN2_TOG_LINE_END
DECL|EPDC_TCE_HSCAN2_TOG_REG|macro|EPDC_TCE_HSCAN2_TOG_REG
DECL|EPDC_TCE_HSCAN2_TOG|macro|EPDC_TCE_HSCAN2_TOG
DECL|EPDC_TCE_HSCAN2|macro|EPDC_TCE_HSCAN2
DECL|EPDC_TCE_OE_CLR_REG|macro|EPDC_TCE_OE_CLR_REG
DECL|EPDC_TCE_OE_CLR_SDOED_DLY_MASK|macro|EPDC_TCE_OE_CLR_SDOED_DLY_MASK
DECL|EPDC_TCE_OE_CLR_SDOED_DLY_SHIFT|macro|EPDC_TCE_OE_CLR_SDOED_DLY_SHIFT
DECL|EPDC_TCE_OE_CLR_SDOED_DLY|macro|EPDC_TCE_OE_CLR_SDOED_DLY
DECL|EPDC_TCE_OE_CLR_SDOED_WIDTH_MASK|macro|EPDC_TCE_OE_CLR_SDOED_WIDTH_MASK
DECL|EPDC_TCE_OE_CLR_SDOED_WIDTH_SHIFT|macro|EPDC_TCE_OE_CLR_SDOED_WIDTH_SHIFT
DECL|EPDC_TCE_OE_CLR_SDOED_WIDTH|macro|EPDC_TCE_OE_CLR_SDOED_WIDTH
DECL|EPDC_TCE_OE_CLR_SDOEZ_DLY_MASK|macro|EPDC_TCE_OE_CLR_SDOEZ_DLY_MASK
DECL|EPDC_TCE_OE_CLR_SDOEZ_DLY_SHIFT|macro|EPDC_TCE_OE_CLR_SDOEZ_DLY_SHIFT
DECL|EPDC_TCE_OE_CLR_SDOEZ_DLY|macro|EPDC_TCE_OE_CLR_SDOEZ_DLY
DECL|EPDC_TCE_OE_CLR_SDOEZ_WIDTH_MASK|macro|EPDC_TCE_OE_CLR_SDOEZ_WIDTH_MASK
DECL|EPDC_TCE_OE_CLR_SDOEZ_WIDTH_SHIFT|macro|EPDC_TCE_OE_CLR_SDOEZ_WIDTH_SHIFT
DECL|EPDC_TCE_OE_CLR_SDOEZ_WIDTH|macro|EPDC_TCE_OE_CLR_SDOEZ_WIDTH
DECL|EPDC_TCE_OE_CLR|macro|EPDC_TCE_OE_CLR
DECL|EPDC_TCE_OE_REG|macro|EPDC_TCE_OE_REG
DECL|EPDC_TCE_OE_SDOED_DLY_MASK|macro|EPDC_TCE_OE_SDOED_DLY_MASK
DECL|EPDC_TCE_OE_SDOED_DLY_SHIFT|macro|EPDC_TCE_OE_SDOED_DLY_SHIFT
DECL|EPDC_TCE_OE_SDOED_DLY|macro|EPDC_TCE_OE_SDOED_DLY
DECL|EPDC_TCE_OE_SDOED_WIDTH_MASK|macro|EPDC_TCE_OE_SDOED_WIDTH_MASK
DECL|EPDC_TCE_OE_SDOED_WIDTH_SHIFT|macro|EPDC_TCE_OE_SDOED_WIDTH_SHIFT
DECL|EPDC_TCE_OE_SDOED_WIDTH|macro|EPDC_TCE_OE_SDOED_WIDTH
DECL|EPDC_TCE_OE_SDOEZ_DLY_MASK|macro|EPDC_TCE_OE_SDOEZ_DLY_MASK
DECL|EPDC_TCE_OE_SDOEZ_DLY_SHIFT|macro|EPDC_TCE_OE_SDOEZ_DLY_SHIFT
DECL|EPDC_TCE_OE_SDOEZ_DLY|macro|EPDC_TCE_OE_SDOEZ_DLY
DECL|EPDC_TCE_OE_SDOEZ_WIDTH_MASK|macro|EPDC_TCE_OE_SDOEZ_WIDTH_MASK
DECL|EPDC_TCE_OE_SDOEZ_WIDTH_SHIFT|macro|EPDC_TCE_OE_SDOEZ_WIDTH_SHIFT
DECL|EPDC_TCE_OE_SDOEZ_WIDTH|macro|EPDC_TCE_OE_SDOEZ_WIDTH
DECL|EPDC_TCE_OE_SET_REG|macro|EPDC_TCE_OE_SET_REG
DECL|EPDC_TCE_OE_SET_SDOED_DLY_MASK|macro|EPDC_TCE_OE_SET_SDOED_DLY_MASK
DECL|EPDC_TCE_OE_SET_SDOED_DLY_SHIFT|macro|EPDC_TCE_OE_SET_SDOED_DLY_SHIFT
DECL|EPDC_TCE_OE_SET_SDOED_DLY|macro|EPDC_TCE_OE_SET_SDOED_DLY
DECL|EPDC_TCE_OE_SET_SDOED_WIDTH_MASK|macro|EPDC_TCE_OE_SET_SDOED_WIDTH_MASK
DECL|EPDC_TCE_OE_SET_SDOED_WIDTH_SHIFT|macro|EPDC_TCE_OE_SET_SDOED_WIDTH_SHIFT
DECL|EPDC_TCE_OE_SET_SDOED_WIDTH|macro|EPDC_TCE_OE_SET_SDOED_WIDTH
DECL|EPDC_TCE_OE_SET_SDOEZ_DLY_MASK|macro|EPDC_TCE_OE_SET_SDOEZ_DLY_MASK
DECL|EPDC_TCE_OE_SET_SDOEZ_DLY_SHIFT|macro|EPDC_TCE_OE_SET_SDOEZ_DLY_SHIFT
DECL|EPDC_TCE_OE_SET_SDOEZ_DLY|macro|EPDC_TCE_OE_SET_SDOEZ_DLY
DECL|EPDC_TCE_OE_SET_SDOEZ_WIDTH_MASK|macro|EPDC_TCE_OE_SET_SDOEZ_WIDTH_MASK
DECL|EPDC_TCE_OE_SET_SDOEZ_WIDTH_SHIFT|macro|EPDC_TCE_OE_SET_SDOEZ_WIDTH_SHIFT
DECL|EPDC_TCE_OE_SET_SDOEZ_WIDTH|macro|EPDC_TCE_OE_SET_SDOEZ_WIDTH
DECL|EPDC_TCE_OE_SET|macro|EPDC_TCE_OE_SET
DECL|EPDC_TCE_OE_TOG_REG|macro|EPDC_TCE_OE_TOG_REG
DECL|EPDC_TCE_OE_TOG_SDOED_DLY_MASK|macro|EPDC_TCE_OE_TOG_SDOED_DLY_MASK
DECL|EPDC_TCE_OE_TOG_SDOED_DLY_SHIFT|macro|EPDC_TCE_OE_TOG_SDOED_DLY_SHIFT
DECL|EPDC_TCE_OE_TOG_SDOED_DLY|macro|EPDC_TCE_OE_TOG_SDOED_DLY
DECL|EPDC_TCE_OE_TOG_SDOED_WIDTH_MASK|macro|EPDC_TCE_OE_TOG_SDOED_WIDTH_MASK
DECL|EPDC_TCE_OE_TOG_SDOED_WIDTH_SHIFT|macro|EPDC_TCE_OE_TOG_SDOED_WIDTH_SHIFT
DECL|EPDC_TCE_OE_TOG_SDOED_WIDTH|macro|EPDC_TCE_OE_TOG_SDOED_WIDTH
DECL|EPDC_TCE_OE_TOG_SDOEZ_DLY_MASK|macro|EPDC_TCE_OE_TOG_SDOEZ_DLY_MASK
DECL|EPDC_TCE_OE_TOG_SDOEZ_DLY_SHIFT|macro|EPDC_TCE_OE_TOG_SDOEZ_DLY_SHIFT
DECL|EPDC_TCE_OE_TOG_SDOEZ_DLY|macro|EPDC_TCE_OE_TOG_SDOEZ_DLY
DECL|EPDC_TCE_OE_TOG_SDOEZ_WIDTH_MASK|macro|EPDC_TCE_OE_TOG_SDOEZ_WIDTH_MASK
DECL|EPDC_TCE_OE_TOG_SDOEZ_WIDTH_SHIFT|macro|EPDC_TCE_OE_TOG_SDOEZ_WIDTH_SHIFT
DECL|EPDC_TCE_OE_TOG_SDOEZ_WIDTH|macro|EPDC_TCE_OE_TOG_SDOEZ_WIDTH
DECL|EPDC_TCE_OE_TOG|macro|EPDC_TCE_OE_TOG
DECL|EPDC_TCE_OE|macro|EPDC_TCE_OE
DECL|EPDC_TCE_POLARITY_CLR_GDOE_POL_MASK|macro|EPDC_TCE_POLARITY_CLR_GDOE_POL_MASK
DECL|EPDC_TCE_POLARITY_CLR_GDOE_POL_SHIFT|macro|EPDC_TCE_POLARITY_CLR_GDOE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_CLR_GDSP_POL_MASK|macro|EPDC_TCE_POLARITY_CLR_GDSP_POL_MASK
DECL|EPDC_TCE_POLARITY_CLR_GDSP_POL_SHIFT|macro|EPDC_TCE_POLARITY_CLR_GDSP_POL_SHIFT
DECL|EPDC_TCE_POLARITY_CLR_REG|macro|EPDC_TCE_POLARITY_CLR_REG
DECL|EPDC_TCE_POLARITY_CLR_SDCE_POL_MASK|macro|EPDC_TCE_POLARITY_CLR_SDCE_POL_MASK
DECL|EPDC_TCE_POLARITY_CLR_SDCE_POL_SHIFT|macro|EPDC_TCE_POLARITY_CLR_SDCE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_CLR_SDLE_POL_MASK|macro|EPDC_TCE_POLARITY_CLR_SDLE_POL_MASK
DECL|EPDC_TCE_POLARITY_CLR_SDLE_POL_SHIFT|macro|EPDC_TCE_POLARITY_CLR_SDLE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_CLR_SDOE_POL_MASK|macro|EPDC_TCE_POLARITY_CLR_SDOE_POL_MASK
DECL|EPDC_TCE_POLARITY_CLR_SDOE_POL_SHIFT|macro|EPDC_TCE_POLARITY_CLR_SDOE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_CLR|macro|EPDC_TCE_POLARITY_CLR
DECL|EPDC_TCE_POLARITY_GDOE_POL_MASK|macro|EPDC_TCE_POLARITY_GDOE_POL_MASK
DECL|EPDC_TCE_POLARITY_GDOE_POL_SHIFT|macro|EPDC_TCE_POLARITY_GDOE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_GDSP_POL_MASK|macro|EPDC_TCE_POLARITY_GDSP_POL_MASK
DECL|EPDC_TCE_POLARITY_GDSP_POL_SHIFT|macro|EPDC_TCE_POLARITY_GDSP_POL_SHIFT
DECL|EPDC_TCE_POLARITY_REG|macro|EPDC_TCE_POLARITY_REG
DECL|EPDC_TCE_POLARITY_SDCE_POL_MASK|macro|EPDC_TCE_POLARITY_SDCE_POL_MASK
DECL|EPDC_TCE_POLARITY_SDCE_POL_SHIFT|macro|EPDC_TCE_POLARITY_SDCE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_SDLE_POL_MASK|macro|EPDC_TCE_POLARITY_SDLE_POL_MASK
DECL|EPDC_TCE_POLARITY_SDLE_POL_SHIFT|macro|EPDC_TCE_POLARITY_SDLE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_SDOE_POL_MASK|macro|EPDC_TCE_POLARITY_SDOE_POL_MASK
DECL|EPDC_TCE_POLARITY_SDOE_POL_SHIFT|macro|EPDC_TCE_POLARITY_SDOE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_SET_GDOE_POL_MASK|macro|EPDC_TCE_POLARITY_SET_GDOE_POL_MASK
DECL|EPDC_TCE_POLARITY_SET_GDOE_POL_SHIFT|macro|EPDC_TCE_POLARITY_SET_GDOE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_SET_GDSP_POL_MASK|macro|EPDC_TCE_POLARITY_SET_GDSP_POL_MASK
DECL|EPDC_TCE_POLARITY_SET_GDSP_POL_SHIFT|macro|EPDC_TCE_POLARITY_SET_GDSP_POL_SHIFT
DECL|EPDC_TCE_POLARITY_SET_REG|macro|EPDC_TCE_POLARITY_SET_REG
DECL|EPDC_TCE_POLARITY_SET_SDCE_POL_MASK|macro|EPDC_TCE_POLARITY_SET_SDCE_POL_MASK
DECL|EPDC_TCE_POLARITY_SET_SDCE_POL_SHIFT|macro|EPDC_TCE_POLARITY_SET_SDCE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_SET_SDLE_POL_MASK|macro|EPDC_TCE_POLARITY_SET_SDLE_POL_MASK
DECL|EPDC_TCE_POLARITY_SET_SDLE_POL_SHIFT|macro|EPDC_TCE_POLARITY_SET_SDLE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_SET_SDOE_POL_MASK|macro|EPDC_TCE_POLARITY_SET_SDOE_POL_MASK
DECL|EPDC_TCE_POLARITY_SET_SDOE_POL_SHIFT|macro|EPDC_TCE_POLARITY_SET_SDOE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_SET|macro|EPDC_TCE_POLARITY_SET
DECL|EPDC_TCE_POLARITY_TOG_GDOE_POL_MASK|macro|EPDC_TCE_POLARITY_TOG_GDOE_POL_MASK
DECL|EPDC_TCE_POLARITY_TOG_GDOE_POL_SHIFT|macro|EPDC_TCE_POLARITY_TOG_GDOE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_TOG_GDSP_POL_MASK|macro|EPDC_TCE_POLARITY_TOG_GDSP_POL_MASK
DECL|EPDC_TCE_POLARITY_TOG_GDSP_POL_SHIFT|macro|EPDC_TCE_POLARITY_TOG_GDSP_POL_SHIFT
DECL|EPDC_TCE_POLARITY_TOG_REG|macro|EPDC_TCE_POLARITY_TOG_REG
DECL|EPDC_TCE_POLARITY_TOG_SDCE_POL_MASK|macro|EPDC_TCE_POLARITY_TOG_SDCE_POL_MASK
DECL|EPDC_TCE_POLARITY_TOG_SDCE_POL_SHIFT|macro|EPDC_TCE_POLARITY_TOG_SDCE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_TOG_SDLE_POL_MASK|macro|EPDC_TCE_POLARITY_TOG_SDLE_POL_MASK
DECL|EPDC_TCE_POLARITY_TOG_SDLE_POL_SHIFT|macro|EPDC_TCE_POLARITY_TOG_SDLE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_TOG_SDOE_POL_MASK|macro|EPDC_TCE_POLARITY_TOG_SDOE_POL_MASK
DECL|EPDC_TCE_POLARITY_TOG_SDOE_POL_SHIFT|macro|EPDC_TCE_POLARITY_TOG_SDOE_POL_SHIFT
DECL|EPDC_TCE_POLARITY_TOG|macro|EPDC_TCE_POLARITY_TOG
DECL|EPDC_TCE_POLARITY|macro|EPDC_TCE_POLARITY
DECL|EPDC_TCE_SDCFG_CLR_NUM_CE_MASK|macro|EPDC_TCE_SDCFG_CLR_NUM_CE_MASK
DECL|EPDC_TCE_SDCFG_CLR_NUM_CE_SHIFT|macro|EPDC_TCE_SDCFG_CLR_NUM_CE_SHIFT
DECL|EPDC_TCE_SDCFG_CLR_NUM_CE|macro|EPDC_TCE_SDCFG_CLR_NUM_CE
DECL|EPDC_TCE_SDCFG_CLR_PIXELS_PER_CE_MASK|macro|EPDC_TCE_SDCFG_CLR_PIXELS_PER_CE_MASK
DECL|EPDC_TCE_SDCFG_CLR_PIXELS_PER_CE_SHIFT|macro|EPDC_TCE_SDCFG_CLR_PIXELS_PER_CE_SHIFT
DECL|EPDC_TCE_SDCFG_CLR_PIXELS_PER_CE|macro|EPDC_TCE_SDCFG_CLR_PIXELS_PER_CE
DECL|EPDC_TCE_SDCFG_CLR_REG|macro|EPDC_TCE_SDCFG_CLR_REG
DECL|EPDC_TCE_SDCFG_CLR_SDCLK_HOLD_MASK|macro|EPDC_TCE_SDCFG_CLR_SDCLK_HOLD_MASK
DECL|EPDC_TCE_SDCFG_CLR_SDCLK_HOLD_SHIFT|macro|EPDC_TCE_SDCFG_CLR_SDCLK_HOLD_SHIFT
DECL|EPDC_TCE_SDCFG_CLR_SDDO_INVERT_MASK|macro|EPDC_TCE_SDCFG_CLR_SDDO_INVERT_MASK
DECL|EPDC_TCE_SDCFG_CLR_SDDO_INVERT_SHIFT|macro|EPDC_TCE_SDCFG_CLR_SDDO_INVERT_SHIFT
DECL|EPDC_TCE_SDCFG_CLR_SDDO_REFORMAT_MASK|macro|EPDC_TCE_SDCFG_CLR_SDDO_REFORMAT_MASK
DECL|EPDC_TCE_SDCFG_CLR_SDDO_REFORMAT_SHIFT|macro|EPDC_TCE_SDCFG_CLR_SDDO_REFORMAT_SHIFT
DECL|EPDC_TCE_SDCFG_CLR_SDDO_REFORMAT|macro|EPDC_TCE_SDCFG_CLR_SDDO_REFORMAT
DECL|EPDC_TCE_SDCFG_CLR_SDSHR_MASK|macro|EPDC_TCE_SDCFG_CLR_SDSHR_MASK
DECL|EPDC_TCE_SDCFG_CLR_SDSHR_SHIFT|macro|EPDC_TCE_SDCFG_CLR_SDSHR_SHIFT
DECL|EPDC_TCE_SDCFG_CLR|macro|EPDC_TCE_SDCFG_CLR
DECL|EPDC_TCE_SDCFG_NUM_CE_MASK|macro|EPDC_TCE_SDCFG_NUM_CE_MASK
DECL|EPDC_TCE_SDCFG_NUM_CE_SHIFT|macro|EPDC_TCE_SDCFG_NUM_CE_SHIFT
DECL|EPDC_TCE_SDCFG_NUM_CE|macro|EPDC_TCE_SDCFG_NUM_CE
DECL|EPDC_TCE_SDCFG_PIXELS_PER_CE_MASK|macro|EPDC_TCE_SDCFG_PIXELS_PER_CE_MASK
DECL|EPDC_TCE_SDCFG_PIXELS_PER_CE_SHIFT|macro|EPDC_TCE_SDCFG_PIXELS_PER_CE_SHIFT
DECL|EPDC_TCE_SDCFG_PIXELS_PER_CE|macro|EPDC_TCE_SDCFG_PIXELS_PER_CE
DECL|EPDC_TCE_SDCFG_REG|macro|EPDC_TCE_SDCFG_REG
DECL|EPDC_TCE_SDCFG_SDCLK_HOLD_MASK|macro|EPDC_TCE_SDCFG_SDCLK_HOLD_MASK
DECL|EPDC_TCE_SDCFG_SDCLK_HOLD_SHIFT|macro|EPDC_TCE_SDCFG_SDCLK_HOLD_SHIFT
DECL|EPDC_TCE_SDCFG_SDDO_INVERT_MASK|macro|EPDC_TCE_SDCFG_SDDO_INVERT_MASK
DECL|EPDC_TCE_SDCFG_SDDO_INVERT_SHIFT|macro|EPDC_TCE_SDCFG_SDDO_INVERT_SHIFT
DECL|EPDC_TCE_SDCFG_SDDO_REFORMAT_MASK|macro|EPDC_TCE_SDCFG_SDDO_REFORMAT_MASK
DECL|EPDC_TCE_SDCFG_SDDO_REFORMAT_SHIFT|macro|EPDC_TCE_SDCFG_SDDO_REFORMAT_SHIFT
DECL|EPDC_TCE_SDCFG_SDDO_REFORMAT|macro|EPDC_TCE_SDCFG_SDDO_REFORMAT
DECL|EPDC_TCE_SDCFG_SDSHR_MASK|macro|EPDC_TCE_SDCFG_SDSHR_MASK
DECL|EPDC_TCE_SDCFG_SDSHR_SHIFT|macro|EPDC_TCE_SDCFG_SDSHR_SHIFT
DECL|EPDC_TCE_SDCFG_SET_NUM_CE_MASK|macro|EPDC_TCE_SDCFG_SET_NUM_CE_MASK
DECL|EPDC_TCE_SDCFG_SET_NUM_CE_SHIFT|macro|EPDC_TCE_SDCFG_SET_NUM_CE_SHIFT
DECL|EPDC_TCE_SDCFG_SET_NUM_CE|macro|EPDC_TCE_SDCFG_SET_NUM_CE
DECL|EPDC_TCE_SDCFG_SET_PIXELS_PER_CE_MASK|macro|EPDC_TCE_SDCFG_SET_PIXELS_PER_CE_MASK
DECL|EPDC_TCE_SDCFG_SET_PIXELS_PER_CE_SHIFT|macro|EPDC_TCE_SDCFG_SET_PIXELS_PER_CE_SHIFT
DECL|EPDC_TCE_SDCFG_SET_PIXELS_PER_CE|macro|EPDC_TCE_SDCFG_SET_PIXELS_PER_CE
DECL|EPDC_TCE_SDCFG_SET_REG|macro|EPDC_TCE_SDCFG_SET_REG
DECL|EPDC_TCE_SDCFG_SET_SDCLK_HOLD_MASK|macro|EPDC_TCE_SDCFG_SET_SDCLK_HOLD_MASK
DECL|EPDC_TCE_SDCFG_SET_SDCLK_HOLD_SHIFT|macro|EPDC_TCE_SDCFG_SET_SDCLK_HOLD_SHIFT
DECL|EPDC_TCE_SDCFG_SET_SDDO_INVERT_MASK|macro|EPDC_TCE_SDCFG_SET_SDDO_INVERT_MASK
DECL|EPDC_TCE_SDCFG_SET_SDDO_INVERT_SHIFT|macro|EPDC_TCE_SDCFG_SET_SDDO_INVERT_SHIFT
DECL|EPDC_TCE_SDCFG_SET_SDDO_REFORMAT_MASK|macro|EPDC_TCE_SDCFG_SET_SDDO_REFORMAT_MASK
DECL|EPDC_TCE_SDCFG_SET_SDDO_REFORMAT_SHIFT|macro|EPDC_TCE_SDCFG_SET_SDDO_REFORMAT_SHIFT
DECL|EPDC_TCE_SDCFG_SET_SDDO_REFORMAT|macro|EPDC_TCE_SDCFG_SET_SDDO_REFORMAT
DECL|EPDC_TCE_SDCFG_SET_SDSHR_MASK|macro|EPDC_TCE_SDCFG_SET_SDSHR_MASK
DECL|EPDC_TCE_SDCFG_SET_SDSHR_SHIFT|macro|EPDC_TCE_SDCFG_SET_SDSHR_SHIFT
DECL|EPDC_TCE_SDCFG_SET|macro|EPDC_TCE_SDCFG_SET
DECL|EPDC_TCE_SDCFG_TOG_NUM_CE_MASK|macro|EPDC_TCE_SDCFG_TOG_NUM_CE_MASK
DECL|EPDC_TCE_SDCFG_TOG_NUM_CE_SHIFT|macro|EPDC_TCE_SDCFG_TOG_NUM_CE_SHIFT
DECL|EPDC_TCE_SDCFG_TOG_NUM_CE|macro|EPDC_TCE_SDCFG_TOG_NUM_CE
DECL|EPDC_TCE_SDCFG_TOG_PIXELS_PER_CE_MASK|macro|EPDC_TCE_SDCFG_TOG_PIXELS_PER_CE_MASK
DECL|EPDC_TCE_SDCFG_TOG_PIXELS_PER_CE_SHIFT|macro|EPDC_TCE_SDCFG_TOG_PIXELS_PER_CE_SHIFT
DECL|EPDC_TCE_SDCFG_TOG_PIXELS_PER_CE|macro|EPDC_TCE_SDCFG_TOG_PIXELS_PER_CE
DECL|EPDC_TCE_SDCFG_TOG_REG|macro|EPDC_TCE_SDCFG_TOG_REG
DECL|EPDC_TCE_SDCFG_TOG_SDCLK_HOLD_MASK|macro|EPDC_TCE_SDCFG_TOG_SDCLK_HOLD_MASK
DECL|EPDC_TCE_SDCFG_TOG_SDCLK_HOLD_SHIFT|macro|EPDC_TCE_SDCFG_TOG_SDCLK_HOLD_SHIFT
DECL|EPDC_TCE_SDCFG_TOG_SDDO_INVERT_MASK|macro|EPDC_TCE_SDCFG_TOG_SDDO_INVERT_MASK
DECL|EPDC_TCE_SDCFG_TOG_SDDO_INVERT_SHIFT|macro|EPDC_TCE_SDCFG_TOG_SDDO_INVERT_SHIFT
DECL|EPDC_TCE_SDCFG_TOG_SDDO_REFORMAT_MASK|macro|EPDC_TCE_SDCFG_TOG_SDDO_REFORMAT_MASK
DECL|EPDC_TCE_SDCFG_TOG_SDDO_REFORMAT_SHIFT|macro|EPDC_TCE_SDCFG_TOG_SDDO_REFORMAT_SHIFT
DECL|EPDC_TCE_SDCFG_TOG_SDDO_REFORMAT|macro|EPDC_TCE_SDCFG_TOG_SDDO_REFORMAT
DECL|EPDC_TCE_SDCFG_TOG_SDSHR_MASK|macro|EPDC_TCE_SDCFG_TOG_SDSHR_MASK
DECL|EPDC_TCE_SDCFG_TOG_SDSHR_SHIFT|macro|EPDC_TCE_SDCFG_TOG_SDSHR_SHIFT
DECL|EPDC_TCE_SDCFG_TOG|macro|EPDC_TCE_SDCFG_TOG
DECL|EPDC_TCE_SDCFG|macro|EPDC_TCE_SDCFG
DECL|EPDC_TCE_TIMING1_CLR_REG|macro|EPDC_TCE_TIMING1_CLR_REG
DECL|EPDC_TCE_TIMING1_CLR_SDCLK_INVERT_MASK|macro|EPDC_TCE_TIMING1_CLR_SDCLK_INVERT_MASK
DECL|EPDC_TCE_TIMING1_CLR_SDCLK_INVERT_SHIFT|macro|EPDC_TCE_TIMING1_CLR_SDCLK_INVERT_SHIFT
DECL|EPDC_TCE_TIMING1_CLR_SDCLK_SHIFT_MASK|macro|EPDC_TCE_TIMING1_CLR_SDCLK_SHIFT_MASK
DECL|EPDC_TCE_TIMING1_CLR_SDCLK_SHIFT_SHIFT|macro|EPDC_TCE_TIMING1_CLR_SDCLK_SHIFT_SHIFT
DECL|EPDC_TCE_TIMING1_CLR_SDCLK_SHIFT|macro|EPDC_TCE_TIMING1_CLR_SDCLK_SHIFT
DECL|EPDC_TCE_TIMING1_CLR_SDLE_SHIFT_MASK|macro|EPDC_TCE_TIMING1_CLR_SDLE_SHIFT_MASK
DECL|EPDC_TCE_TIMING1_CLR_SDLE_SHIFT_SHIFT|macro|EPDC_TCE_TIMING1_CLR_SDLE_SHIFT_SHIFT
DECL|EPDC_TCE_TIMING1_CLR_SDLE_SHIFT|macro|EPDC_TCE_TIMING1_CLR_SDLE_SHIFT
DECL|EPDC_TCE_TIMING1_CLR|macro|EPDC_TCE_TIMING1_CLR
DECL|EPDC_TCE_TIMING1_REG|macro|EPDC_TCE_TIMING1_REG
DECL|EPDC_TCE_TIMING1_SDCLK_INVERT_MASK|macro|EPDC_TCE_TIMING1_SDCLK_INVERT_MASK
DECL|EPDC_TCE_TIMING1_SDCLK_INVERT_SHIFT|macro|EPDC_TCE_TIMING1_SDCLK_INVERT_SHIFT
DECL|EPDC_TCE_TIMING1_SDCLK_SHIFT_MASK|macro|EPDC_TCE_TIMING1_SDCLK_SHIFT_MASK
DECL|EPDC_TCE_TIMING1_SDCLK_SHIFT_SHIFT|macro|EPDC_TCE_TIMING1_SDCLK_SHIFT_SHIFT
DECL|EPDC_TCE_TIMING1_SDCLK_SHIFT|macro|EPDC_TCE_TIMING1_SDCLK_SHIFT
DECL|EPDC_TCE_TIMING1_SDLE_SHIFT_MASK|macro|EPDC_TCE_TIMING1_SDLE_SHIFT_MASK
DECL|EPDC_TCE_TIMING1_SDLE_SHIFT_SHIFT|macro|EPDC_TCE_TIMING1_SDLE_SHIFT_SHIFT
DECL|EPDC_TCE_TIMING1_SDLE_SHIFT|macro|EPDC_TCE_TIMING1_SDLE_SHIFT
DECL|EPDC_TCE_TIMING1_SET_REG|macro|EPDC_TCE_TIMING1_SET_REG
DECL|EPDC_TCE_TIMING1_SET_SDCLK_INVERT_MASK|macro|EPDC_TCE_TIMING1_SET_SDCLK_INVERT_MASK
DECL|EPDC_TCE_TIMING1_SET_SDCLK_INVERT_SHIFT|macro|EPDC_TCE_TIMING1_SET_SDCLK_INVERT_SHIFT
DECL|EPDC_TCE_TIMING1_SET_SDCLK_SHIFT_MASK|macro|EPDC_TCE_TIMING1_SET_SDCLK_SHIFT_MASK
DECL|EPDC_TCE_TIMING1_SET_SDCLK_SHIFT_SHIFT|macro|EPDC_TCE_TIMING1_SET_SDCLK_SHIFT_SHIFT
DECL|EPDC_TCE_TIMING1_SET_SDCLK_SHIFT|macro|EPDC_TCE_TIMING1_SET_SDCLK_SHIFT
DECL|EPDC_TCE_TIMING1_SET_SDLE_SHIFT_MASK|macro|EPDC_TCE_TIMING1_SET_SDLE_SHIFT_MASK
DECL|EPDC_TCE_TIMING1_SET_SDLE_SHIFT_SHIFT|macro|EPDC_TCE_TIMING1_SET_SDLE_SHIFT_SHIFT
DECL|EPDC_TCE_TIMING1_SET_SDLE_SHIFT|macro|EPDC_TCE_TIMING1_SET_SDLE_SHIFT
DECL|EPDC_TCE_TIMING1_SET|macro|EPDC_TCE_TIMING1_SET
DECL|EPDC_TCE_TIMING1_TOG_REG|macro|EPDC_TCE_TIMING1_TOG_REG
DECL|EPDC_TCE_TIMING1_TOG_SDCLK_INVERT_MASK|macro|EPDC_TCE_TIMING1_TOG_SDCLK_INVERT_MASK
DECL|EPDC_TCE_TIMING1_TOG_SDCLK_INVERT_SHIFT|macro|EPDC_TCE_TIMING1_TOG_SDCLK_INVERT_SHIFT
DECL|EPDC_TCE_TIMING1_TOG_SDCLK_SHIFT_MASK|macro|EPDC_TCE_TIMING1_TOG_SDCLK_SHIFT_MASK
DECL|EPDC_TCE_TIMING1_TOG_SDCLK_SHIFT_SHIFT|macro|EPDC_TCE_TIMING1_TOG_SDCLK_SHIFT_SHIFT
DECL|EPDC_TCE_TIMING1_TOG_SDCLK_SHIFT|macro|EPDC_TCE_TIMING1_TOG_SDCLK_SHIFT
DECL|EPDC_TCE_TIMING1_TOG_SDLE_SHIFT_MASK|macro|EPDC_TCE_TIMING1_TOG_SDLE_SHIFT_MASK
DECL|EPDC_TCE_TIMING1_TOG_SDLE_SHIFT_SHIFT|macro|EPDC_TCE_TIMING1_TOG_SDLE_SHIFT_SHIFT
DECL|EPDC_TCE_TIMING1_TOG_SDLE_SHIFT|macro|EPDC_TCE_TIMING1_TOG_SDLE_SHIFT
DECL|EPDC_TCE_TIMING1_TOG|macro|EPDC_TCE_TIMING1_TOG
DECL|EPDC_TCE_TIMING1|macro|EPDC_TCE_TIMING1
DECL|EPDC_TCE_TIMING2_CLR_GDCLK_HP_MASK|macro|EPDC_TCE_TIMING2_CLR_GDCLK_HP_MASK
DECL|EPDC_TCE_TIMING2_CLR_GDCLK_HP_SHIFT|macro|EPDC_TCE_TIMING2_CLR_GDCLK_HP_SHIFT
DECL|EPDC_TCE_TIMING2_CLR_GDCLK_HP|macro|EPDC_TCE_TIMING2_CLR_GDCLK_HP
DECL|EPDC_TCE_TIMING2_CLR_GDSP_OFFSET_MASK|macro|EPDC_TCE_TIMING2_CLR_GDSP_OFFSET_MASK
DECL|EPDC_TCE_TIMING2_CLR_GDSP_OFFSET_SHIFT|macro|EPDC_TCE_TIMING2_CLR_GDSP_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING2_CLR_GDSP_OFFSET|macro|EPDC_TCE_TIMING2_CLR_GDSP_OFFSET
DECL|EPDC_TCE_TIMING2_CLR_REG|macro|EPDC_TCE_TIMING2_CLR_REG
DECL|EPDC_TCE_TIMING2_CLR|macro|EPDC_TCE_TIMING2_CLR
DECL|EPDC_TCE_TIMING2_GDCLK_HP_MASK|macro|EPDC_TCE_TIMING2_GDCLK_HP_MASK
DECL|EPDC_TCE_TIMING2_GDCLK_HP_SHIFT|macro|EPDC_TCE_TIMING2_GDCLK_HP_SHIFT
DECL|EPDC_TCE_TIMING2_GDCLK_HP|macro|EPDC_TCE_TIMING2_GDCLK_HP
DECL|EPDC_TCE_TIMING2_GDSP_OFFSET_MASK|macro|EPDC_TCE_TIMING2_GDSP_OFFSET_MASK
DECL|EPDC_TCE_TIMING2_GDSP_OFFSET_SHIFT|macro|EPDC_TCE_TIMING2_GDSP_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING2_GDSP_OFFSET|macro|EPDC_TCE_TIMING2_GDSP_OFFSET
DECL|EPDC_TCE_TIMING2_REG|macro|EPDC_TCE_TIMING2_REG
DECL|EPDC_TCE_TIMING2_SET_GDCLK_HP_MASK|macro|EPDC_TCE_TIMING2_SET_GDCLK_HP_MASK
DECL|EPDC_TCE_TIMING2_SET_GDCLK_HP_SHIFT|macro|EPDC_TCE_TIMING2_SET_GDCLK_HP_SHIFT
DECL|EPDC_TCE_TIMING2_SET_GDCLK_HP|macro|EPDC_TCE_TIMING2_SET_GDCLK_HP
DECL|EPDC_TCE_TIMING2_SET_GDSP_OFFSET_MASK|macro|EPDC_TCE_TIMING2_SET_GDSP_OFFSET_MASK
DECL|EPDC_TCE_TIMING2_SET_GDSP_OFFSET_SHIFT|macro|EPDC_TCE_TIMING2_SET_GDSP_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING2_SET_GDSP_OFFSET|macro|EPDC_TCE_TIMING2_SET_GDSP_OFFSET
DECL|EPDC_TCE_TIMING2_SET_REG|macro|EPDC_TCE_TIMING2_SET_REG
DECL|EPDC_TCE_TIMING2_SET|macro|EPDC_TCE_TIMING2_SET
DECL|EPDC_TCE_TIMING2_TOG_GDCLK_HP_MASK|macro|EPDC_TCE_TIMING2_TOG_GDCLK_HP_MASK
DECL|EPDC_TCE_TIMING2_TOG_GDCLK_HP_SHIFT|macro|EPDC_TCE_TIMING2_TOG_GDCLK_HP_SHIFT
DECL|EPDC_TCE_TIMING2_TOG_GDCLK_HP|macro|EPDC_TCE_TIMING2_TOG_GDCLK_HP
DECL|EPDC_TCE_TIMING2_TOG_GDSP_OFFSET_MASK|macro|EPDC_TCE_TIMING2_TOG_GDSP_OFFSET_MASK
DECL|EPDC_TCE_TIMING2_TOG_GDSP_OFFSET_SHIFT|macro|EPDC_TCE_TIMING2_TOG_GDSP_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING2_TOG_GDSP_OFFSET|macro|EPDC_TCE_TIMING2_TOG_GDSP_OFFSET
DECL|EPDC_TCE_TIMING2_TOG_REG|macro|EPDC_TCE_TIMING2_TOG_REG
DECL|EPDC_TCE_TIMING2_TOG|macro|EPDC_TCE_TIMING2_TOG
DECL|EPDC_TCE_TIMING2|macro|EPDC_TCE_TIMING2
DECL|EPDC_TCE_TIMING3_CLR_GDCLK_OFFSET_MASK|macro|EPDC_TCE_TIMING3_CLR_GDCLK_OFFSET_MASK
DECL|EPDC_TCE_TIMING3_CLR_GDCLK_OFFSET_SHIFT|macro|EPDC_TCE_TIMING3_CLR_GDCLK_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING3_CLR_GDCLK_OFFSET|macro|EPDC_TCE_TIMING3_CLR_GDCLK_OFFSET
DECL|EPDC_TCE_TIMING3_CLR_GDOE_OFFSET_MASK|macro|EPDC_TCE_TIMING3_CLR_GDOE_OFFSET_MASK
DECL|EPDC_TCE_TIMING3_CLR_GDOE_OFFSET_SHIFT|macro|EPDC_TCE_TIMING3_CLR_GDOE_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING3_CLR_GDOE_OFFSET|macro|EPDC_TCE_TIMING3_CLR_GDOE_OFFSET
DECL|EPDC_TCE_TIMING3_CLR_REG|macro|EPDC_TCE_TIMING3_CLR_REG
DECL|EPDC_TCE_TIMING3_CLR|macro|EPDC_TCE_TIMING3_CLR
DECL|EPDC_TCE_TIMING3_GDCLK_OFFSET_MASK|macro|EPDC_TCE_TIMING3_GDCLK_OFFSET_MASK
DECL|EPDC_TCE_TIMING3_GDCLK_OFFSET_SHIFT|macro|EPDC_TCE_TIMING3_GDCLK_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING3_GDCLK_OFFSET|macro|EPDC_TCE_TIMING3_GDCLK_OFFSET
DECL|EPDC_TCE_TIMING3_GDOE_OFFSET_MASK|macro|EPDC_TCE_TIMING3_GDOE_OFFSET_MASK
DECL|EPDC_TCE_TIMING3_GDOE_OFFSET_SHIFT|macro|EPDC_TCE_TIMING3_GDOE_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING3_GDOE_OFFSET|macro|EPDC_TCE_TIMING3_GDOE_OFFSET
DECL|EPDC_TCE_TIMING3_REG|macro|EPDC_TCE_TIMING3_REG
DECL|EPDC_TCE_TIMING3_SET_GDCLK_OFFSET_MASK|macro|EPDC_TCE_TIMING3_SET_GDCLK_OFFSET_MASK
DECL|EPDC_TCE_TIMING3_SET_GDCLK_OFFSET_SHIFT|macro|EPDC_TCE_TIMING3_SET_GDCLK_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING3_SET_GDCLK_OFFSET|macro|EPDC_TCE_TIMING3_SET_GDCLK_OFFSET
DECL|EPDC_TCE_TIMING3_SET_GDOE_OFFSET_MASK|macro|EPDC_TCE_TIMING3_SET_GDOE_OFFSET_MASK
DECL|EPDC_TCE_TIMING3_SET_GDOE_OFFSET_SHIFT|macro|EPDC_TCE_TIMING3_SET_GDOE_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING3_SET_GDOE_OFFSET|macro|EPDC_TCE_TIMING3_SET_GDOE_OFFSET
DECL|EPDC_TCE_TIMING3_SET_REG|macro|EPDC_TCE_TIMING3_SET_REG
DECL|EPDC_TCE_TIMING3_SET|macro|EPDC_TCE_TIMING3_SET
DECL|EPDC_TCE_TIMING3_TOG_GDCLK_OFFSET_MASK|macro|EPDC_TCE_TIMING3_TOG_GDCLK_OFFSET_MASK
DECL|EPDC_TCE_TIMING3_TOG_GDCLK_OFFSET_SHIFT|macro|EPDC_TCE_TIMING3_TOG_GDCLK_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING3_TOG_GDCLK_OFFSET|macro|EPDC_TCE_TIMING3_TOG_GDCLK_OFFSET
DECL|EPDC_TCE_TIMING3_TOG_GDOE_OFFSET_MASK|macro|EPDC_TCE_TIMING3_TOG_GDOE_OFFSET_MASK
DECL|EPDC_TCE_TIMING3_TOG_GDOE_OFFSET_SHIFT|macro|EPDC_TCE_TIMING3_TOG_GDOE_OFFSET_SHIFT
DECL|EPDC_TCE_TIMING3_TOG_GDOE_OFFSET|macro|EPDC_TCE_TIMING3_TOG_GDOE_OFFSET
DECL|EPDC_TCE_TIMING3_TOG_REG|macro|EPDC_TCE_TIMING3_TOG_REG
DECL|EPDC_TCE_TIMING3_TOG|macro|EPDC_TCE_TIMING3_TOG
DECL|EPDC_TCE_TIMING3|macro|EPDC_TCE_TIMING3
DECL|EPDC_TCE_VSCAN_CLR_FRAME_BEGIN_MASK|macro|EPDC_TCE_VSCAN_CLR_FRAME_BEGIN_MASK
DECL|EPDC_TCE_VSCAN_CLR_FRAME_BEGIN_SHIFT|macro|EPDC_TCE_VSCAN_CLR_FRAME_BEGIN_SHIFT
DECL|EPDC_TCE_VSCAN_CLR_FRAME_BEGIN|macro|EPDC_TCE_VSCAN_CLR_FRAME_BEGIN
DECL|EPDC_TCE_VSCAN_CLR_FRAME_END_MASK|macro|EPDC_TCE_VSCAN_CLR_FRAME_END_MASK
DECL|EPDC_TCE_VSCAN_CLR_FRAME_END_SHIFT|macro|EPDC_TCE_VSCAN_CLR_FRAME_END_SHIFT
DECL|EPDC_TCE_VSCAN_CLR_FRAME_END|macro|EPDC_TCE_VSCAN_CLR_FRAME_END
DECL|EPDC_TCE_VSCAN_CLR_FRAME_SYNC_MASK|macro|EPDC_TCE_VSCAN_CLR_FRAME_SYNC_MASK
DECL|EPDC_TCE_VSCAN_CLR_FRAME_SYNC_SHIFT|macro|EPDC_TCE_VSCAN_CLR_FRAME_SYNC_SHIFT
DECL|EPDC_TCE_VSCAN_CLR_FRAME_SYNC|macro|EPDC_TCE_VSCAN_CLR_FRAME_SYNC
DECL|EPDC_TCE_VSCAN_CLR_REG|macro|EPDC_TCE_VSCAN_CLR_REG
DECL|EPDC_TCE_VSCAN_CLR|macro|EPDC_TCE_VSCAN_CLR
DECL|EPDC_TCE_VSCAN_FRAME_BEGIN_MASK|macro|EPDC_TCE_VSCAN_FRAME_BEGIN_MASK
DECL|EPDC_TCE_VSCAN_FRAME_BEGIN_SHIFT|macro|EPDC_TCE_VSCAN_FRAME_BEGIN_SHIFT
DECL|EPDC_TCE_VSCAN_FRAME_BEGIN|macro|EPDC_TCE_VSCAN_FRAME_BEGIN
DECL|EPDC_TCE_VSCAN_FRAME_END_MASK|macro|EPDC_TCE_VSCAN_FRAME_END_MASK
DECL|EPDC_TCE_VSCAN_FRAME_END_SHIFT|macro|EPDC_TCE_VSCAN_FRAME_END_SHIFT
DECL|EPDC_TCE_VSCAN_FRAME_END|macro|EPDC_TCE_VSCAN_FRAME_END
DECL|EPDC_TCE_VSCAN_FRAME_SYNC_MASK|macro|EPDC_TCE_VSCAN_FRAME_SYNC_MASK
DECL|EPDC_TCE_VSCAN_FRAME_SYNC_SHIFT|macro|EPDC_TCE_VSCAN_FRAME_SYNC_SHIFT
DECL|EPDC_TCE_VSCAN_FRAME_SYNC|macro|EPDC_TCE_VSCAN_FRAME_SYNC
DECL|EPDC_TCE_VSCAN_REG|macro|EPDC_TCE_VSCAN_REG
DECL|EPDC_TCE_VSCAN_SET_FRAME_BEGIN_MASK|macro|EPDC_TCE_VSCAN_SET_FRAME_BEGIN_MASK
DECL|EPDC_TCE_VSCAN_SET_FRAME_BEGIN_SHIFT|macro|EPDC_TCE_VSCAN_SET_FRAME_BEGIN_SHIFT
DECL|EPDC_TCE_VSCAN_SET_FRAME_BEGIN|macro|EPDC_TCE_VSCAN_SET_FRAME_BEGIN
DECL|EPDC_TCE_VSCAN_SET_FRAME_END_MASK|macro|EPDC_TCE_VSCAN_SET_FRAME_END_MASK
DECL|EPDC_TCE_VSCAN_SET_FRAME_END_SHIFT|macro|EPDC_TCE_VSCAN_SET_FRAME_END_SHIFT
DECL|EPDC_TCE_VSCAN_SET_FRAME_END|macro|EPDC_TCE_VSCAN_SET_FRAME_END
DECL|EPDC_TCE_VSCAN_SET_FRAME_SYNC_MASK|macro|EPDC_TCE_VSCAN_SET_FRAME_SYNC_MASK
DECL|EPDC_TCE_VSCAN_SET_FRAME_SYNC_SHIFT|macro|EPDC_TCE_VSCAN_SET_FRAME_SYNC_SHIFT
DECL|EPDC_TCE_VSCAN_SET_FRAME_SYNC|macro|EPDC_TCE_VSCAN_SET_FRAME_SYNC
DECL|EPDC_TCE_VSCAN_SET_REG|macro|EPDC_TCE_VSCAN_SET_REG
DECL|EPDC_TCE_VSCAN_SET|macro|EPDC_TCE_VSCAN_SET
DECL|EPDC_TCE_VSCAN_TOG_FRAME_BEGIN_MASK|macro|EPDC_TCE_VSCAN_TOG_FRAME_BEGIN_MASK
DECL|EPDC_TCE_VSCAN_TOG_FRAME_BEGIN_SHIFT|macro|EPDC_TCE_VSCAN_TOG_FRAME_BEGIN_SHIFT
DECL|EPDC_TCE_VSCAN_TOG_FRAME_BEGIN|macro|EPDC_TCE_VSCAN_TOG_FRAME_BEGIN
DECL|EPDC_TCE_VSCAN_TOG_FRAME_END_MASK|macro|EPDC_TCE_VSCAN_TOG_FRAME_END_MASK
DECL|EPDC_TCE_VSCAN_TOG_FRAME_END_SHIFT|macro|EPDC_TCE_VSCAN_TOG_FRAME_END_SHIFT
DECL|EPDC_TCE_VSCAN_TOG_FRAME_END|macro|EPDC_TCE_VSCAN_TOG_FRAME_END
DECL|EPDC_TCE_VSCAN_TOG_FRAME_SYNC_MASK|macro|EPDC_TCE_VSCAN_TOG_FRAME_SYNC_MASK
DECL|EPDC_TCE_VSCAN_TOG_FRAME_SYNC_SHIFT|macro|EPDC_TCE_VSCAN_TOG_FRAME_SYNC_SHIFT
DECL|EPDC_TCE_VSCAN_TOG_FRAME_SYNC|macro|EPDC_TCE_VSCAN_TOG_FRAME_SYNC
DECL|EPDC_TCE_VSCAN_TOG_REG|macro|EPDC_TCE_VSCAN_TOG_REG
DECL|EPDC_TCE_VSCAN_TOG|macro|EPDC_TCE_VSCAN_TOG
DECL|EPDC_TCE_VSCAN|macro|EPDC_TCE_VSCAN
DECL|EPDC_TEMP_REG|macro|EPDC_TEMP_REG
DECL|EPDC_TEMP_TEMPERATURE_MASK|macro|EPDC_TEMP_TEMPERATURE_MASK
DECL|EPDC_TEMP_TEMPERATURE_SHIFT|macro|EPDC_TEMP_TEMPERATURE_SHIFT
DECL|EPDC_TEMP_TEMPERATURE|macro|EPDC_TEMP_TEMPERATURE
DECL|EPDC_TEMP|macro|EPDC_TEMP
DECL|EPDC_Type|typedef|} EPDC_Type, *EPDC_MemMapPtr;
DECL|EPDC_UPD_ADDR_ADDR_MASK|macro|EPDC_UPD_ADDR_ADDR_MASK
DECL|EPDC_UPD_ADDR_ADDR_SHIFT|macro|EPDC_UPD_ADDR_ADDR_SHIFT
DECL|EPDC_UPD_ADDR_ADDR|macro|EPDC_UPD_ADDR_ADDR
DECL|EPDC_UPD_ADDR_REG|macro|EPDC_UPD_ADDR_REG
DECL|EPDC_UPD_ADDR|macro|EPDC_UPD_ADDR
DECL|EPDC_UPD_COL_CORD_REG|macro|EPDC_UPD_COL_CORD_REG
DECL|EPDC_UPD_COL_CORD_XCORD_MASK|macro|EPDC_UPD_COL_CORD_XCORD_MASK
DECL|EPDC_UPD_COL_CORD_XCORD_SHIFT|macro|EPDC_UPD_COL_CORD_XCORD_SHIFT
DECL|EPDC_UPD_COL_CORD_XCORD|macro|EPDC_UPD_COL_CORD_XCORD
DECL|EPDC_UPD_COL_CORD_YCORD_MASK|macro|EPDC_UPD_COL_CORD_YCORD_MASK
DECL|EPDC_UPD_COL_CORD_YCORD_SHIFT|macro|EPDC_UPD_COL_CORD_YCORD_SHIFT
DECL|EPDC_UPD_COL_CORD_YCORD|macro|EPDC_UPD_COL_CORD_YCORD
DECL|EPDC_UPD_COL_CORD|macro|EPDC_UPD_COL_CORD
DECL|EPDC_UPD_COL_SIZE_HEIGHT_MASK|macro|EPDC_UPD_COL_SIZE_HEIGHT_MASK
DECL|EPDC_UPD_COL_SIZE_HEIGHT_SHIFT|macro|EPDC_UPD_COL_SIZE_HEIGHT_SHIFT
DECL|EPDC_UPD_COL_SIZE_HEIGHT|macro|EPDC_UPD_COL_SIZE_HEIGHT
DECL|EPDC_UPD_COL_SIZE_REG|macro|EPDC_UPD_COL_SIZE_REG
DECL|EPDC_UPD_COL_SIZE_WIDTH_MASK|macro|EPDC_UPD_COL_SIZE_WIDTH_MASK
DECL|EPDC_UPD_COL_SIZE_WIDTH_SHIFT|macro|EPDC_UPD_COL_SIZE_WIDTH_SHIFT
DECL|EPDC_UPD_COL_SIZE_WIDTH|macro|EPDC_UPD_COL_SIZE_WIDTH
DECL|EPDC_UPD_COL_SIZE|macro|EPDC_UPD_COL_SIZE
DECL|EPDC_UPD_CORD_REG|macro|EPDC_UPD_CORD_REG
DECL|EPDC_UPD_CORD_XCORD_MASK|macro|EPDC_UPD_CORD_XCORD_MASK
DECL|EPDC_UPD_CORD_XCORD_SHIFT|macro|EPDC_UPD_CORD_XCORD_SHIFT
DECL|EPDC_UPD_CORD_XCORD|macro|EPDC_UPD_CORD_XCORD
DECL|EPDC_UPD_CORD_YCORD_MASK|macro|EPDC_UPD_CORD_YCORD_MASK
DECL|EPDC_UPD_CORD_YCORD_SHIFT|macro|EPDC_UPD_CORD_YCORD_SHIFT
DECL|EPDC_UPD_CORD_YCORD|macro|EPDC_UPD_CORD_YCORD
DECL|EPDC_UPD_CORD|macro|EPDC_UPD_CORD
DECL|EPDC_UPD_CTRL_AUTOWV_MASK|macro|EPDC_UPD_CTRL_AUTOWV_MASK
DECL|EPDC_UPD_CTRL_AUTOWV_SHIFT|macro|EPDC_UPD_CTRL_AUTOWV_SHIFT
DECL|EPDC_UPD_CTRL_CLR_AUTOWV_MASK|macro|EPDC_UPD_CTRL_CLR_AUTOWV_MASK
DECL|EPDC_UPD_CTRL_CLR_AUTOWV_SHIFT|macro|EPDC_UPD_CTRL_CLR_AUTOWV_SHIFT
DECL|EPDC_UPD_CTRL_CLR_DRY_RUN_MASK|macro|EPDC_UPD_CTRL_CLR_DRY_RUN_MASK
DECL|EPDC_UPD_CTRL_CLR_DRY_RUN_SHIFT|macro|EPDC_UPD_CTRL_CLR_DRY_RUN_SHIFT
DECL|EPDC_UPD_CTRL_CLR_LUT_SEL_MASK|macro|EPDC_UPD_CTRL_CLR_LUT_SEL_MASK
DECL|EPDC_UPD_CTRL_CLR_LUT_SEL_SHIFT|macro|EPDC_UPD_CTRL_CLR_LUT_SEL_SHIFT
DECL|EPDC_UPD_CTRL_CLR_LUT_SEL|macro|EPDC_UPD_CTRL_CLR_LUT_SEL
DECL|EPDC_UPD_CTRL_CLR_NO_LUT_CANCEL_MASK|macro|EPDC_UPD_CTRL_CLR_NO_LUT_CANCEL_MASK
DECL|EPDC_UPD_CTRL_CLR_NO_LUT_CANCEL_SHIFT|macro|EPDC_UPD_CTRL_CLR_NO_LUT_CANCEL_SHIFT
DECL|EPDC_UPD_CTRL_CLR_PAUSE_MASK|macro|EPDC_UPD_CTRL_CLR_PAUSE_MASK
DECL|EPDC_UPD_CTRL_CLR_PAUSE_SHIFT|macro|EPDC_UPD_CTRL_CLR_PAUSE_SHIFT
DECL|EPDC_UPD_CTRL_CLR_REG|macro|EPDC_UPD_CTRL_CLR_REG
DECL|EPDC_UPD_CTRL_CLR_STANDBY_MASK|macro|EPDC_UPD_CTRL_CLR_STANDBY_MASK
DECL|EPDC_UPD_CTRL_CLR_STANDBY_SHIFT|macro|EPDC_UPD_CTRL_CLR_STANDBY_SHIFT
DECL|EPDC_UPD_CTRL_CLR_UPDATE_MODE_MASK|macro|EPDC_UPD_CTRL_CLR_UPDATE_MODE_MASK
DECL|EPDC_UPD_CTRL_CLR_UPDATE_MODE_SHIFT|macro|EPDC_UPD_CTRL_CLR_UPDATE_MODE_SHIFT
DECL|EPDC_UPD_CTRL_CLR_USE_FIXED_MASK|macro|EPDC_UPD_CTRL_CLR_USE_FIXED_MASK
DECL|EPDC_UPD_CTRL_CLR_USE_FIXED_SHIFT|macro|EPDC_UPD_CTRL_CLR_USE_FIXED_SHIFT
DECL|EPDC_UPD_CTRL_CLR_WAVEFORM_MODE_MASK|macro|EPDC_UPD_CTRL_CLR_WAVEFORM_MODE_MASK
DECL|EPDC_UPD_CTRL_CLR_WAVEFORM_MODE_SHIFT|macro|EPDC_UPD_CTRL_CLR_WAVEFORM_MODE_SHIFT
DECL|EPDC_UPD_CTRL_CLR_WAVEFORM_MODE|macro|EPDC_UPD_CTRL_CLR_WAVEFORM_MODE
DECL|EPDC_UPD_CTRL_CLR|macro|EPDC_UPD_CTRL_CLR
DECL|EPDC_UPD_CTRL_DRY_RUN_MASK|macro|EPDC_UPD_CTRL_DRY_RUN_MASK
DECL|EPDC_UPD_CTRL_DRY_RUN_SHIFT|macro|EPDC_UPD_CTRL_DRY_RUN_SHIFT
DECL|EPDC_UPD_CTRL_LUT_SEL_MASK|macro|EPDC_UPD_CTRL_LUT_SEL_MASK
DECL|EPDC_UPD_CTRL_LUT_SEL_SHIFT|macro|EPDC_UPD_CTRL_LUT_SEL_SHIFT
DECL|EPDC_UPD_CTRL_LUT_SEL|macro|EPDC_UPD_CTRL_LUT_SEL
DECL|EPDC_UPD_CTRL_NO_LUT_CANCEL_MASK|macro|EPDC_UPD_CTRL_NO_LUT_CANCEL_MASK
DECL|EPDC_UPD_CTRL_NO_LUT_CANCEL_SHIFT|macro|EPDC_UPD_CTRL_NO_LUT_CANCEL_SHIFT
DECL|EPDC_UPD_CTRL_PAUSE_MASK|macro|EPDC_UPD_CTRL_PAUSE_MASK
DECL|EPDC_UPD_CTRL_PAUSE_SHIFT|macro|EPDC_UPD_CTRL_PAUSE_SHIFT
DECL|EPDC_UPD_CTRL_REG|macro|EPDC_UPD_CTRL_REG
DECL|EPDC_UPD_CTRL_SET_AUTOWV_MASK|macro|EPDC_UPD_CTRL_SET_AUTOWV_MASK
DECL|EPDC_UPD_CTRL_SET_AUTOWV_SHIFT|macro|EPDC_UPD_CTRL_SET_AUTOWV_SHIFT
DECL|EPDC_UPD_CTRL_SET_DRY_RUN_MASK|macro|EPDC_UPD_CTRL_SET_DRY_RUN_MASK
DECL|EPDC_UPD_CTRL_SET_DRY_RUN_SHIFT|macro|EPDC_UPD_CTRL_SET_DRY_RUN_SHIFT
DECL|EPDC_UPD_CTRL_SET_LUT_SEL_MASK|macro|EPDC_UPD_CTRL_SET_LUT_SEL_MASK
DECL|EPDC_UPD_CTRL_SET_LUT_SEL_SHIFT|macro|EPDC_UPD_CTRL_SET_LUT_SEL_SHIFT
DECL|EPDC_UPD_CTRL_SET_LUT_SEL|macro|EPDC_UPD_CTRL_SET_LUT_SEL
DECL|EPDC_UPD_CTRL_SET_NO_LUT_CANCEL_MASK|macro|EPDC_UPD_CTRL_SET_NO_LUT_CANCEL_MASK
DECL|EPDC_UPD_CTRL_SET_NO_LUT_CANCEL_SHIFT|macro|EPDC_UPD_CTRL_SET_NO_LUT_CANCEL_SHIFT
DECL|EPDC_UPD_CTRL_SET_PAUSE_MASK|macro|EPDC_UPD_CTRL_SET_PAUSE_MASK
DECL|EPDC_UPD_CTRL_SET_PAUSE_SHIFT|macro|EPDC_UPD_CTRL_SET_PAUSE_SHIFT
DECL|EPDC_UPD_CTRL_SET_REG|macro|EPDC_UPD_CTRL_SET_REG
DECL|EPDC_UPD_CTRL_SET_STANDBY_MASK|macro|EPDC_UPD_CTRL_SET_STANDBY_MASK
DECL|EPDC_UPD_CTRL_SET_STANDBY_SHIFT|macro|EPDC_UPD_CTRL_SET_STANDBY_SHIFT
DECL|EPDC_UPD_CTRL_SET_UPDATE_MODE_MASK|macro|EPDC_UPD_CTRL_SET_UPDATE_MODE_MASK
DECL|EPDC_UPD_CTRL_SET_UPDATE_MODE_SHIFT|macro|EPDC_UPD_CTRL_SET_UPDATE_MODE_SHIFT
DECL|EPDC_UPD_CTRL_SET_USE_FIXED_MASK|macro|EPDC_UPD_CTRL_SET_USE_FIXED_MASK
DECL|EPDC_UPD_CTRL_SET_USE_FIXED_SHIFT|macro|EPDC_UPD_CTRL_SET_USE_FIXED_SHIFT
DECL|EPDC_UPD_CTRL_SET_WAVEFORM_MODE_MASK|macro|EPDC_UPD_CTRL_SET_WAVEFORM_MODE_MASK
DECL|EPDC_UPD_CTRL_SET_WAVEFORM_MODE_SHIFT|macro|EPDC_UPD_CTRL_SET_WAVEFORM_MODE_SHIFT
DECL|EPDC_UPD_CTRL_SET_WAVEFORM_MODE|macro|EPDC_UPD_CTRL_SET_WAVEFORM_MODE
DECL|EPDC_UPD_CTRL_SET|macro|EPDC_UPD_CTRL_SET
DECL|EPDC_UPD_CTRL_STANDBY_MASK|macro|EPDC_UPD_CTRL_STANDBY_MASK
DECL|EPDC_UPD_CTRL_STANDBY_SHIFT|macro|EPDC_UPD_CTRL_STANDBY_SHIFT
DECL|EPDC_UPD_CTRL_TOG_AUTOWV_MASK|macro|EPDC_UPD_CTRL_TOG_AUTOWV_MASK
DECL|EPDC_UPD_CTRL_TOG_AUTOWV_SHIFT|macro|EPDC_UPD_CTRL_TOG_AUTOWV_SHIFT
DECL|EPDC_UPD_CTRL_TOG_DRY_RUN_MASK|macro|EPDC_UPD_CTRL_TOG_DRY_RUN_MASK
DECL|EPDC_UPD_CTRL_TOG_DRY_RUN_SHIFT|macro|EPDC_UPD_CTRL_TOG_DRY_RUN_SHIFT
DECL|EPDC_UPD_CTRL_TOG_LUT_SEL_MASK|macro|EPDC_UPD_CTRL_TOG_LUT_SEL_MASK
DECL|EPDC_UPD_CTRL_TOG_LUT_SEL_SHIFT|macro|EPDC_UPD_CTRL_TOG_LUT_SEL_SHIFT
DECL|EPDC_UPD_CTRL_TOG_LUT_SEL|macro|EPDC_UPD_CTRL_TOG_LUT_SEL
DECL|EPDC_UPD_CTRL_TOG_NO_LUT_CANCEL_MASK|macro|EPDC_UPD_CTRL_TOG_NO_LUT_CANCEL_MASK
DECL|EPDC_UPD_CTRL_TOG_NO_LUT_CANCEL_SHIFT|macro|EPDC_UPD_CTRL_TOG_NO_LUT_CANCEL_SHIFT
DECL|EPDC_UPD_CTRL_TOG_PAUSE_MASK|macro|EPDC_UPD_CTRL_TOG_PAUSE_MASK
DECL|EPDC_UPD_CTRL_TOG_PAUSE_SHIFT|macro|EPDC_UPD_CTRL_TOG_PAUSE_SHIFT
DECL|EPDC_UPD_CTRL_TOG_REG|macro|EPDC_UPD_CTRL_TOG_REG
DECL|EPDC_UPD_CTRL_TOG_STANDBY_MASK|macro|EPDC_UPD_CTRL_TOG_STANDBY_MASK
DECL|EPDC_UPD_CTRL_TOG_STANDBY_SHIFT|macro|EPDC_UPD_CTRL_TOG_STANDBY_SHIFT
DECL|EPDC_UPD_CTRL_TOG_UPDATE_MODE_MASK|macro|EPDC_UPD_CTRL_TOG_UPDATE_MODE_MASK
DECL|EPDC_UPD_CTRL_TOG_UPDATE_MODE_SHIFT|macro|EPDC_UPD_CTRL_TOG_UPDATE_MODE_SHIFT
DECL|EPDC_UPD_CTRL_TOG_USE_FIXED_MASK|macro|EPDC_UPD_CTRL_TOG_USE_FIXED_MASK
DECL|EPDC_UPD_CTRL_TOG_USE_FIXED_SHIFT|macro|EPDC_UPD_CTRL_TOG_USE_FIXED_SHIFT
DECL|EPDC_UPD_CTRL_TOG_WAVEFORM_MODE_MASK|macro|EPDC_UPD_CTRL_TOG_WAVEFORM_MODE_MASK
DECL|EPDC_UPD_CTRL_TOG_WAVEFORM_MODE_SHIFT|macro|EPDC_UPD_CTRL_TOG_WAVEFORM_MODE_SHIFT
DECL|EPDC_UPD_CTRL_TOG_WAVEFORM_MODE|macro|EPDC_UPD_CTRL_TOG_WAVEFORM_MODE
DECL|EPDC_UPD_CTRL_TOG|macro|EPDC_UPD_CTRL_TOG
DECL|EPDC_UPD_CTRL_UPDATE_MODE_MASK|macro|EPDC_UPD_CTRL_UPDATE_MODE_MASK
DECL|EPDC_UPD_CTRL_UPDATE_MODE_SHIFT|macro|EPDC_UPD_CTRL_UPDATE_MODE_SHIFT
DECL|EPDC_UPD_CTRL_USE_FIXED_MASK|macro|EPDC_UPD_CTRL_USE_FIXED_MASK
DECL|EPDC_UPD_CTRL_USE_FIXED_SHIFT|macro|EPDC_UPD_CTRL_USE_FIXED_SHIFT
DECL|EPDC_UPD_CTRL_WAVEFORM_MODE_MASK|macro|EPDC_UPD_CTRL_WAVEFORM_MODE_MASK
DECL|EPDC_UPD_CTRL_WAVEFORM_MODE_SHIFT|macro|EPDC_UPD_CTRL_WAVEFORM_MODE_SHIFT
DECL|EPDC_UPD_CTRL_WAVEFORM_MODE|macro|EPDC_UPD_CTRL_WAVEFORM_MODE
DECL|EPDC_UPD_CTRL|macro|EPDC_UPD_CTRL
DECL|EPDC_UPD_FIXED_CLR_FIXCP_EN_MASK|macro|EPDC_UPD_FIXED_CLR_FIXCP_EN_MASK
DECL|EPDC_UPD_FIXED_CLR_FIXCP_EN_SHIFT|macro|EPDC_UPD_FIXED_CLR_FIXCP_EN_SHIFT
DECL|EPDC_UPD_FIXED_CLR_FIXCP_MASK|macro|EPDC_UPD_FIXED_CLR_FIXCP_MASK
DECL|EPDC_UPD_FIXED_CLR_FIXCP_SHIFT|macro|EPDC_UPD_FIXED_CLR_FIXCP_SHIFT
DECL|EPDC_UPD_FIXED_CLR_FIXCP|macro|EPDC_UPD_FIXED_CLR_FIXCP
DECL|EPDC_UPD_FIXED_CLR_FIXNP_EN_MASK|macro|EPDC_UPD_FIXED_CLR_FIXNP_EN_MASK
DECL|EPDC_UPD_FIXED_CLR_FIXNP_EN_SHIFT|macro|EPDC_UPD_FIXED_CLR_FIXNP_EN_SHIFT
DECL|EPDC_UPD_FIXED_CLR_FIXNP_MASK|macro|EPDC_UPD_FIXED_CLR_FIXNP_MASK
DECL|EPDC_UPD_FIXED_CLR_FIXNP_SHIFT|macro|EPDC_UPD_FIXED_CLR_FIXNP_SHIFT
DECL|EPDC_UPD_FIXED_CLR_FIXNP|macro|EPDC_UPD_FIXED_CLR_FIXNP
DECL|EPDC_UPD_FIXED_CLR_REG|macro|EPDC_UPD_FIXED_CLR_REG
DECL|EPDC_UPD_FIXED_CLR|macro|EPDC_UPD_FIXED_CLR
DECL|EPDC_UPD_FIXED_FIXCP_EN_MASK|macro|EPDC_UPD_FIXED_FIXCP_EN_MASK
DECL|EPDC_UPD_FIXED_FIXCP_EN_SHIFT|macro|EPDC_UPD_FIXED_FIXCP_EN_SHIFT
DECL|EPDC_UPD_FIXED_FIXCP_MASK|macro|EPDC_UPD_FIXED_FIXCP_MASK
DECL|EPDC_UPD_FIXED_FIXCP_SHIFT|macro|EPDC_UPD_FIXED_FIXCP_SHIFT
DECL|EPDC_UPD_FIXED_FIXCP|macro|EPDC_UPD_FIXED_FIXCP
DECL|EPDC_UPD_FIXED_FIXNP_EN_MASK|macro|EPDC_UPD_FIXED_FIXNP_EN_MASK
DECL|EPDC_UPD_FIXED_FIXNP_EN_SHIFT|macro|EPDC_UPD_FIXED_FIXNP_EN_SHIFT
DECL|EPDC_UPD_FIXED_FIXNP_MASK|macro|EPDC_UPD_FIXED_FIXNP_MASK
DECL|EPDC_UPD_FIXED_FIXNP_SHIFT|macro|EPDC_UPD_FIXED_FIXNP_SHIFT
DECL|EPDC_UPD_FIXED_FIXNP|macro|EPDC_UPD_FIXED_FIXNP
DECL|EPDC_UPD_FIXED_REG|macro|EPDC_UPD_FIXED_REG
DECL|EPDC_UPD_FIXED_SET_FIXCP_EN_MASK|macro|EPDC_UPD_FIXED_SET_FIXCP_EN_MASK
DECL|EPDC_UPD_FIXED_SET_FIXCP_EN_SHIFT|macro|EPDC_UPD_FIXED_SET_FIXCP_EN_SHIFT
DECL|EPDC_UPD_FIXED_SET_FIXCP_MASK|macro|EPDC_UPD_FIXED_SET_FIXCP_MASK
DECL|EPDC_UPD_FIXED_SET_FIXCP_SHIFT|macro|EPDC_UPD_FIXED_SET_FIXCP_SHIFT
DECL|EPDC_UPD_FIXED_SET_FIXCP|macro|EPDC_UPD_FIXED_SET_FIXCP
DECL|EPDC_UPD_FIXED_SET_FIXNP_EN_MASK|macro|EPDC_UPD_FIXED_SET_FIXNP_EN_MASK
DECL|EPDC_UPD_FIXED_SET_FIXNP_EN_SHIFT|macro|EPDC_UPD_FIXED_SET_FIXNP_EN_SHIFT
DECL|EPDC_UPD_FIXED_SET_FIXNP_MASK|macro|EPDC_UPD_FIXED_SET_FIXNP_MASK
DECL|EPDC_UPD_FIXED_SET_FIXNP_SHIFT|macro|EPDC_UPD_FIXED_SET_FIXNP_SHIFT
DECL|EPDC_UPD_FIXED_SET_FIXNP|macro|EPDC_UPD_FIXED_SET_FIXNP
DECL|EPDC_UPD_FIXED_SET_REG|macro|EPDC_UPD_FIXED_SET_REG
DECL|EPDC_UPD_FIXED_SET|macro|EPDC_UPD_FIXED_SET
DECL|EPDC_UPD_FIXED_TOG_FIXCP_EN_MASK|macro|EPDC_UPD_FIXED_TOG_FIXCP_EN_MASK
DECL|EPDC_UPD_FIXED_TOG_FIXCP_EN_SHIFT|macro|EPDC_UPD_FIXED_TOG_FIXCP_EN_SHIFT
DECL|EPDC_UPD_FIXED_TOG_FIXCP_MASK|macro|EPDC_UPD_FIXED_TOG_FIXCP_MASK
DECL|EPDC_UPD_FIXED_TOG_FIXCP_SHIFT|macro|EPDC_UPD_FIXED_TOG_FIXCP_SHIFT
DECL|EPDC_UPD_FIXED_TOG_FIXCP|macro|EPDC_UPD_FIXED_TOG_FIXCP
DECL|EPDC_UPD_FIXED_TOG_FIXNP_EN_MASK|macro|EPDC_UPD_FIXED_TOG_FIXNP_EN_MASK
DECL|EPDC_UPD_FIXED_TOG_FIXNP_EN_SHIFT|macro|EPDC_UPD_FIXED_TOG_FIXNP_EN_SHIFT
DECL|EPDC_UPD_FIXED_TOG_FIXNP_MASK|macro|EPDC_UPD_FIXED_TOG_FIXNP_MASK
DECL|EPDC_UPD_FIXED_TOG_FIXNP_SHIFT|macro|EPDC_UPD_FIXED_TOG_FIXNP_SHIFT
DECL|EPDC_UPD_FIXED_TOG_FIXNP|macro|EPDC_UPD_FIXED_TOG_FIXNP
DECL|EPDC_UPD_FIXED_TOG_REG|macro|EPDC_UPD_FIXED_TOG_REG
DECL|EPDC_UPD_FIXED_TOG|macro|EPDC_UPD_FIXED_TOG
DECL|EPDC_UPD_FIXED|macro|EPDC_UPD_FIXED
DECL|EPDC_UPD_SIZE_HEIGHT_MASK|macro|EPDC_UPD_SIZE_HEIGHT_MASK
DECL|EPDC_UPD_SIZE_HEIGHT_SHIFT|macro|EPDC_UPD_SIZE_HEIGHT_SHIFT
DECL|EPDC_UPD_SIZE_HEIGHT|macro|EPDC_UPD_SIZE_HEIGHT
DECL|EPDC_UPD_SIZE_REG|macro|EPDC_UPD_SIZE_REG
DECL|EPDC_UPD_SIZE_WIDTH_MASK|macro|EPDC_UPD_SIZE_WIDTH_MASK
DECL|EPDC_UPD_SIZE_WIDTH_SHIFT|macro|EPDC_UPD_SIZE_WIDTH_SHIFT
DECL|EPDC_UPD_SIZE_WIDTH|macro|EPDC_UPD_SIZE_WIDTH
DECL|EPDC_UPD_SIZE|macro|EPDC_UPD_SIZE
DECL|EPDC_UPD_STRIDE_REG|macro|EPDC_UPD_STRIDE_REG
DECL|EPDC_UPD_STRIDE_STRIDE_MASK|macro|EPDC_UPD_STRIDE_STRIDE_MASK
DECL|EPDC_UPD_STRIDE_STRIDE_SHIFT|macro|EPDC_UPD_STRIDE_STRIDE_SHIFT
DECL|EPDC_UPD_STRIDE_STRIDE|macro|EPDC_UPD_STRIDE_STRIDE
DECL|EPDC_UPD_STRIDE|macro|EPDC_UPD_STRIDE
DECL|EPDC_VERSION_MAJOR_MASK|macro|EPDC_VERSION_MAJOR_MASK
DECL|EPDC_VERSION_MAJOR_SHIFT|macro|EPDC_VERSION_MAJOR_SHIFT
DECL|EPDC_VERSION_MAJOR|macro|EPDC_VERSION_MAJOR
DECL|EPDC_VERSION_MINOR_MASK|macro|EPDC_VERSION_MINOR_MASK
DECL|EPDC_VERSION_MINOR_SHIFT|macro|EPDC_VERSION_MINOR_SHIFT
DECL|EPDC_VERSION_MINOR|macro|EPDC_VERSION_MINOR
DECL|EPDC_VERSION_REG|macro|EPDC_VERSION_REG
DECL|EPDC_VERSION_STEP_MASK|macro|EPDC_VERSION_STEP_MASK
DECL|EPDC_VERSION_STEP_SHIFT|macro|EPDC_VERSION_STEP_SHIFT
DECL|EPDC_VERSION_STEP|macro|EPDC_VERSION_STEP
DECL|EPDC_VERSION|macro|EPDC_VERSION
DECL|EPDC_WB_ADDR_ADDR_MASK|macro|EPDC_WB_ADDR_ADDR_MASK
DECL|EPDC_WB_ADDR_ADDR_SHIFT|macro|EPDC_WB_ADDR_ADDR_SHIFT
DECL|EPDC_WB_ADDR_ADDR|macro|EPDC_WB_ADDR_ADDR
DECL|EPDC_WB_ADDR_REG|macro|EPDC_WB_ADDR_REG
DECL|EPDC_WB_ADDR_TCE_ADDR_MASK|macro|EPDC_WB_ADDR_TCE_ADDR_MASK
DECL|EPDC_WB_ADDR_TCE_ADDR_SHIFT|macro|EPDC_WB_ADDR_TCE_ADDR_SHIFT
DECL|EPDC_WB_ADDR_TCE_ADDR|macro|EPDC_WB_ADDR_TCE_ADDR
DECL|EPDC_WB_ADDR_TCE_REG|macro|EPDC_WB_ADDR_TCE_REG
DECL|EPDC_WB_ADDR_TCE|macro|EPDC_WB_ADDR_TCE
DECL|EPDC_WB_ADDR|macro|EPDC_WB_ADDR
DECL|EPDC_WB_FIELD0_FIXED_MASK|macro|EPDC_WB_FIELD0_FIXED_MASK
DECL|EPDC_WB_FIELD0_FIXED_SHIFT|macro|EPDC_WB_FIELD0_FIXED_SHIFT
DECL|EPDC_WB_FIELD0_FIXED|macro|EPDC_WB_FIELD0_FIXED
DECL|EPDC_WB_FIELD0_FROM_MASK|macro|EPDC_WB_FIELD0_FROM_MASK
DECL|EPDC_WB_FIELD0_FROM_SHIFT|macro|EPDC_WB_FIELD0_FROM_SHIFT
DECL|EPDC_WB_FIELD0_FROM|macro|EPDC_WB_FIELD0_FROM
DECL|EPDC_WB_FIELD0_LEN_MASK|macro|EPDC_WB_FIELD0_LEN_MASK
DECL|EPDC_WB_FIELD0_LEN_SHIFT|macro|EPDC_WB_FIELD0_LEN_SHIFT
DECL|EPDC_WB_FIELD0_LEN|macro|EPDC_WB_FIELD0_LEN
DECL|EPDC_WB_FIELD0_REG|macro|EPDC_WB_FIELD0_REG
DECL|EPDC_WB_FIELD0_TO_MASK|macro|EPDC_WB_FIELD0_TO_MASK
DECL|EPDC_WB_FIELD0_TO_SHIFT|macro|EPDC_WB_FIELD0_TO_SHIFT
DECL|EPDC_WB_FIELD0_TO|macro|EPDC_WB_FIELD0_TO
DECL|EPDC_WB_FIELD0_USAGE_MASK|macro|EPDC_WB_FIELD0_USAGE_MASK
DECL|EPDC_WB_FIELD0_USAGE_SHIFT|macro|EPDC_WB_FIELD0_USAGE_SHIFT
DECL|EPDC_WB_FIELD0_USAGE|macro|EPDC_WB_FIELD0_USAGE
DECL|EPDC_WB_FIELD0_USE_FIXED_MASK|macro|EPDC_WB_FIELD0_USE_FIXED_MASK
DECL|EPDC_WB_FIELD0_USE_FIXED_SHIFT|macro|EPDC_WB_FIELD0_USE_FIXED_SHIFT
DECL|EPDC_WB_FIELD0_USE_FIXED|macro|EPDC_WB_FIELD0_USE_FIXED
DECL|EPDC_WB_FIELD0|macro|EPDC_WB_FIELD0
DECL|EPDC_WB_FIELD1_FIXED_MASK|macro|EPDC_WB_FIELD1_FIXED_MASK
DECL|EPDC_WB_FIELD1_FIXED_SHIFT|macro|EPDC_WB_FIELD1_FIXED_SHIFT
DECL|EPDC_WB_FIELD1_FIXED|macro|EPDC_WB_FIELD1_FIXED
DECL|EPDC_WB_FIELD1_FROM_MASK|macro|EPDC_WB_FIELD1_FROM_MASK
DECL|EPDC_WB_FIELD1_FROM_SHIFT|macro|EPDC_WB_FIELD1_FROM_SHIFT
DECL|EPDC_WB_FIELD1_FROM|macro|EPDC_WB_FIELD1_FROM
DECL|EPDC_WB_FIELD1_LEN_MASK|macro|EPDC_WB_FIELD1_LEN_MASK
DECL|EPDC_WB_FIELD1_LEN_SHIFT|macro|EPDC_WB_FIELD1_LEN_SHIFT
DECL|EPDC_WB_FIELD1_LEN|macro|EPDC_WB_FIELD1_LEN
DECL|EPDC_WB_FIELD1_REG|macro|EPDC_WB_FIELD1_REG
DECL|EPDC_WB_FIELD1_TO_MASK|macro|EPDC_WB_FIELD1_TO_MASK
DECL|EPDC_WB_FIELD1_TO_SHIFT|macro|EPDC_WB_FIELD1_TO_SHIFT
DECL|EPDC_WB_FIELD1_TO|macro|EPDC_WB_FIELD1_TO
DECL|EPDC_WB_FIELD1_USAGE_MASK|macro|EPDC_WB_FIELD1_USAGE_MASK
DECL|EPDC_WB_FIELD1_USAGE_SHIFT|macro|EPDC_WB_FIELD1_USAGE_SHIFT
DECL|EPDC_WB_FIELD1_USAGE|macro|EPDC_WB_FIELD1_USAGE
DECL|EPDC_WB_FIELD1_USE_FIXED_MASK|macro|EPDC_WB_FIELD1_USE_FIXED_MASK
DECL|EPDC_WB_FIELD1_USE_FIXED_SHIFT|macro|EPDC_WB_FIELD1_USE_FIXED_SHIFT
DECL|EPDC_WB_FIELD1_USE_FIXED|macro|EPDC_WB_FIELD1_USE_FIXED
DECL|EPDC_WB_FIELD1|macro|EPDC_WB_FIELD1
DECL|EPDC_WB_FIELD2_FIXED_MASK|macro|EPDC_WB_FIELD2_FIXED_MASK
DECL|EPDC_WB_FIELD2_FIXED_SHIFT|macro|EPDC_WB_FIELD2_FIXED_SHIFT
DECL|EPDC_WB_FIELD2_FIXED|macro|EPDC_WB_FIELD2_FIXED
DECL|EPDC_WB_FIELD2_FROM_MASK|macro|EPDC_WB_FIELD2_FROM_MASK
DECL|EPDC_WB_FIELD2_FROM_SHIFT|macro|EPDC_WB_FIELD2_FROM_SHIFT
DECL|EPDC_WB_FIELD2_FROM|macro|EPDC_WB_FIELD2_FROM
DECL|EPDC_WB_FIELD2_LEN_MASK|macro|EPDC_WB_FIELD2_LEN_MASK
DECL|EPDC_WB_FIELD2_LEN_SHIFT|macro|EPDC_WB_FIELD2_LEN_SHIFT
DECL|EPDC_WB_FIELD2_LEN|macro|EPDC_WB_FIELD2_LEN
DECL|EPDC_WB_FIELD2_REG|macro|EPDC_WB_FIELD2_REG
DECL|EPDC_WB_FIELD2_TO_MASK|macro|EPDC_WB_FIELD2_TO_MASK
DECL|EPDC_WB_FIELD2_TO_SHIFT|macro|EPDC_WB_FIELD2_TO_SHIFT
DECL|EPDC_WB_FIELD2_TO|macro|EPDC_WB_FIELD2_TO
DECL|EPDC_WB_FIELD2_USAGE_MASK|macro|EPDC_WB_FIELD2_USAGE_MASK
DECL|EPDC_WB_FIELD2_USAGE_SHIFT|macro|EPDC_WB_FIELD2_USAGE_SHIFT
DECL|EPDC_WB_FIELD2_USAGE|macro|EPDC_WB_FIELD2_USAGE
DECL|EPDC_WB_FIELD2_USE_FIXED_MASK|macro|EPDC_WB_FIELD2_USE_FIXED_MASK
DECL|EPDC_WB_FIELD2_USE_FIXED_SHIFT|macro|EPDC_WB_FIELD2_USE_FIXED_SHIFT
DECL|EPDC_WB_FIELD2_USE_FIXED|macro|EPDC_WB_FIELD2_USE_FIXED
DECL|EPDC_WB_FIELD2|macro|EPDC_WB_FIELD2
DECL|EPDC_WB_FIELD3_FIXED_MASK|macro|EPDC_WB_FIELD3_FIXED_MASK
DECL|EPDC_WB_FIELD3_FIXED_SHIFT|macro|EPDC_WB_FIELD3_FIXED_SHIFT
DECL|EPDC_WB_FIELD3_FIXED|macro|EPDC_WB_FIELD3_FIXED
DECL|EPDC_WB_FIELD3_FROM_MASK|macro|EPDC_WB_FIELD3_FROM_MASK
DECL|EPDC_WB_FIELD3_FROM_SHIFT|macro|EPDC_WB_FIELD3_FROM_SHIFT
DECL|EPDC_WB_FIELD3_FROM|macro|EPDC_WB_FIELD3_FROM
DECL|EPDC_WB_FIELD3_LEN_MASK|macro|EPDC_WB_FIELD3_LEN_MASK
DECL|EPDC_WB_FIELD3_LEN_SHIFT|macro|EPDC_WB_FIELD3_LEN_SHIFT
DECL|EPDC_WB_FIELD3_LEN|macro|EPDC_WB_FIELD3_LEN
DECL|EPDC_WB_FIELD3_REG|macro|EPDC_WB_FIELD3_REG
DECL|EPDC_WB_FIELD3_TO_MASK|macro|EPDC_WB_FIELD3_TO_MASK
DECL|EPDC_WB_FIELD3_TO_SHIFT|macro|EPDC_WB_FIELD3_TO_SHIFT
DECL|EPDC_WB_FIELD3_TO|macro|EPDC_WB_FIELD3_TO
DECL|EPDC_WB_FIELD3_USAGE_MASK|macro|EPDC_WB_FIELD3_USAGE_MASK
DECL|EPDC_WB_FIELD3_USAGE_SHIFT|macro|EPDC_WB_FIELD3_USAGE_SHIFT
DECL|EPDC_WB_FIELD3_USAGE|macro|EPDC_WB_FIELD3_USAGE
DECL|EPDC_WB_FIELD3_USE_FIXED_MASK|macro|EPDC_WB_FIELD3_USE_FIXED_MASK
DECL|EPDC_WB_FIELD3_USE_FIXED_SHIFT|macro|EPDC_WB_FIELD3_USE_FIXED_SHIFT
DECL|EPDC_WB_FIELD3_USE_FIXED|macro|EPDC_WB_FIELD3_USE_FIXED
DECL|EPDC_WB_FIELD3|macro|EPDC_WB_FIELD3
DECL|EPDC_WVADDR_ADDR_MASK|macro|EPDC_WVADDR_ADDR_MASK
DECL|EPDC_WVADDR_ADDR_SHIFT|macro|EPDC_WVADDR_ADDR_SHIFT
DECL|EPDC_WVADDR_ADDR|macro|EPDC_WVADDR_ADDR
DECL|EPDC_WVADDR_REG|macro|EPDC_WVADDR_REG
DECL|EPDC_WVADDR|macro|EPDC_WVADDR
DECL|EPDC|macro|EPDC
DECL|ERCR|member|__IO uint32_t ERCR; /**< EIM Reset Control Register, offset: 0x14 */
DECL|ESCMODE|member|__IO uint32_t ESCMODE; /**< Escape Mode Register, offset: 0x1C */
DECL|ESR1|member|__IO uint32_t ESR1; /**< Error and Status 1 Register, offset: 0x20 */
DECL|ESR2|member|__I uint32_t ESR2; /**< Error and Status 2 Register, offset: 0x38 */
DECL|EVTERRDBG|member|__I uint32_t EVTERRDBG; /**< DMA Request Error Register, offset: 0x34 */
DECL|EVTERR|member|__I uint32_t EVTERR; /**< DMA Request Error Register, offset: 0x28 */
DECL|EVTOVR|member|__IO uint32_t EVTOVR; /**< Channel Event Override, offset: 0x10 */
DECL|EVTPEND|member|__IO uint32_t EVTPEND; /**< Channel Event Pending, offset: 0x1C */
DECL|EVT_MIRROR2|member|__I uint32_t EVT_MIRROR2; /**< DMA Requests 2, offset: 0x64 */
DECL|EVT_MIRROR|member|__I uint32_t EVT_MIRROR; /**< DMA Requests, offset: 0x60 */
DECL|EXTTRIG|member|__IO uint32_t EXTTRIG; /**< FTM External Trigger, offset: 0x6C */
DECL|FADR|member|__I uint32_t FADR; /**< Fault address register, offset: 0x20 */
DECL|FATR|member|__I uint32_t FATR; /**< Fault attributes register, offset: 0x24 */
DECL|FDR|member|__I uint32_t FDR; /**< Fault data register, offset: 0x28 */
DECL|FIELD_RETURN|member|__IO uint32_t FIELD_RETURN; /**< Value of OTP Bank8 Word3 (Field Return), offset: 0x630 */
DECL|FIFOCTRL_CLR|member|__IO uint32_t FIFOCTRL_CLR; /**< EPDC FIFO control register, offset: 0xA8 */
DECL|FIFOCTRL_SET|member|__IO uint32_t FIFOCTRL_SET; /**< EPDC FIFO control register, offset: 0xA4 */
DECL|FIFOCTRL_TOG|member|__IO uint32_t FIFOCTRL_TOG; /**< EPDC FIFO control register, offset: 0xAC */
DECL|FIFOCTRL|member|__IO uint32_t FIFOCTRL; /**< EPDC FIFO control register, offset: 0xA0 */
DECL|FIFOCTRL|member|__IO uint32_t FIFOCTRL; /**< FIFO Status and Control Register, offset: 0x4C */
DECL|FIFOTHLD|member|__IO uint32_t FIFOTHLD; /**< FIFO Threshold Level Register, offset: 0x48 */
DECL|FIFO_STATUS|member|__IO uint32_t FIFO_STATUS; /**< FIFO Status, offset: 0xB0 */
DECL|FILTER|member|__IO uint32_t FILTER; /**< Input Capture Filter Control, offset: 0x78 */
DECL|FLASH0LAYOUT0_CLR|member|__IO uint32_t FLASH0LAYOUT0_CLR; /**< Hardware BCH ECC Flash 0 Layout 0 Register, offset: 0x88 */
DECL|FLASH0LAYOUT0_SET|member|__IO uint32_t FLASH0LAYOUT0_SET; /**< Hardware BCH ECC Flash 0 Layout 0 Register, offset: 0x84 */
DECL|FLASH0LAYOUT0_TOG|member|__IO uint32_t FLASH0LAYOUT0_TOG; /**< Hardware BCH ECC Flash 0 Layout 0 Register, offset: 0x8C */
DECL|FLASH0LAYOUT0|member|__IO uint32_t FLASH0LAYOUT0; /**< Hardware BCH ECC Flash 0 Layout 0 Register, offset: 0x80 */
DECL|FLASH0LAYOUT1_CLR|member|__IO uint32_t FLASH0LAYOUT1_CLR; /**< Hardware BCH ECC Flash 0 Layout 1 Register, offset: 0x98 */
DECL|FLASH0LAYOUT1_SET|member|__IO uint32_t FLASH0LAYOUT1_SET; /**< Hardware BCH ECC Flash 0 Layout 1 Register, offset: 0x94 */
DECL|FLASH0LAYOUT1_TOG|member|__IO uint32_t FLASH0LAYOUT1_TOG; /**< Hardware BCH ECC Flash 0 Layout 1 Register, offset: 0x9C */
DECL|FLASH0LAYOUT1|member|__IO uint32_t FLASH0LAYOUT1; /**< Hardware BCH ECC Flash 0 Layout 1 Register, offset: 0x90 */
DECL|FLASH1LAYOUT0_CLR|member|__IO uint32_t FLASH1LAYOUT0_CLR; /**< Hardware BCH ECC Flash 1 Layout 0 Register, offset: 0xA8 */
DECL|FLASH1LAYOUT0_SET|member|__IO uint32_t FLASH1LAYOUT0_SET; /**< Hardware BCH ECC Flash 1 Layout 0 Register, offset: 0xA4 */
DECL|FLASH1LAYOUT0_TOG|member|__IO uint32_t FLASH1LAYOUT0_TOG; /**< Hardware BCH ECC Flash 1 Layout 0 Register, offset: 0xAC */
DECL|FLASH1LAYOUT0|member|__IO uint32_t FLASH1LAYOUT0; /**< Hardware BCH ECC Flash 1 Layout 0 Register, offset: 0xA0 */
DECL|FLASH1LAYOUT1_CLR|member|__IO uint32_t FLASH1LAYOUT1_CLR; /**< Hardware BCH ECC Flash 1 Layout 1 Register, offset: 0xB8 */
DECL|FLASH1LAYOUT1_SET|member|__IO uint32_t FLASH1LAYOUT1_SET; /**< Hardware BCH ECC Flash 1 Layout 1 Register, offset: 0xB4 */
DECL|FLASH1LAYOUT1_TOG|member|__IO uint32_t FLASH1LAYOUT1_TOG; /**< Hardware BCH ECC Flash 1 Layout 1 Register, offset: 0xBC */
DECL|FLASH1LAYOUT1|member|__IO uint32_t FLASH1LAYOUT1; /**< Hardware BCH ECC Flash 1 Layout 1 Register, offset: 0xB0 */
DECL|FLASH2LAYOUT0_CLR|member|__IO uint32_t FLASH2LAYOUT0_CLR; /**< Hardware BCH ECC Flash 2 Layout 0 Register, offset: 0xC8 */
DECL|FLASH2LAYOUT0_SET|member|__IO uint32_t FLASH2LAYOUT0_SET; /**< Hardware BCH ECC Flash 2 Layout 0 Register, offset: 0xC4 */
DECL|FLASH2LAYOUT0_TOG|member|__IO uint32_t FLASH2LAYOUT0_TOG; /**< Hardware BCH ECC Flash 2 Layout 0 Register, offset: 0xCC */
DECL|FLASH2LAYOUT0|member|__IO uint32_t FLASH2LAYOUT0; /**< Hardware BCH ECC Flash 2 Layout 0 Register, offset: 0xC0 */
DECL|FLASH2LAYOUT1_CLR|member|__IO uint32_t FLASH2LAYOUT1_CLR; /**< Hardware BCH ECC Flash 2 Layout 1 Register, offset: 0xD8 */
DECL|FLASH2LAYOUT1_SET|member|__IO uint32_t FLASH2LAYOUT1_SET; /**< Hardware BCH ECC Flash 2 Layout 1 Register, offset: 0xD4 */
DECL|FLASH2LAYOUT1_TOG|member|__IO uint32_t FLASH2LAYOUT1_TOG; /**< Hardware BCH ECC Flash 2 Layout 1 Register, offset: 0xDC */
DECL|FLASH2LAYOUT1|member|__IO uint32_t FLASH2LAYOUT1; /**< Hardware BCH ECC Flash 2 Layout 1 Register, offset: 0xD0 */
DECL|FLASH3LAYOUT0_CLR|member|__IO uint32_t FLASH3LAYOUT0_CLR; /**< Hardware BCH ECC Flash 3 Layout 0 Register, offset: 0xE8 */
DECL|FLASH3LAYOUT0_SET|member|__IO uint32_t FLASH3LAYOUT0_SET; /**< Hardware BCH ECC Flash 3 Layout 0 Register, offset: 0xE4 */
DECL|FLASH3LAYOUT0_TOG|member|__IO uint32_t FLASH3LAYOUT0_TOG; /**< Hardware BCH ECC Flash 3 Layout 0 Register, offset: 0xEC */
DECL|FLASH3LAYOUT0|member|__IO uint32_t FLASH3LAYOUT0; /**< Hardware BCH ECC Flash 3 Layout 0 Register, offset: 0xE0 */
DECL|FLASH3LAYOUT1_CLR|member|__IO uint32_t FLASH3LAYOUT1_CLR; /**< Hardware BCH ECC Flash 3 Layout 1 Register, offset: 0xF8 */
DECL|FLASH3LAYOUT1_SET|member|__IO uint32_t FLASH3LAYOUT1_SET; /**< Hardware BCH ECC Flash 3 Layout 1 Register, offset: 0xF4 */
DECL|FLASH3LAYOUT1_TOG|member|__IO uint32_t FLASH3LAYOUT1_TOG; /**< Hardware BCH ECC Flash 3 Layout 1 Register, offset: 0xFC */
DECL|FLASH3LAYOUT1|member|__IO uint32_t FLASH3LAYOUT1; /**< Hardware BCH ECC Flash 3 Layout 1 Register, offset: 0xF0 */
DECL|FLEXCAN1_IRQn|enumerator|FLEXCAN1_IRQn = 110, /**< FlexCAN1 Interrupt */
DECL|FLEXCAN1_RX_SELECT_INPUT|member|__IO uint32_t FLEXCAN1_RX_SELECT_INPUT; /**< FLEXCAN1_RX_SELECT_INPUT DAISY Register, offset: 0x4DC */
DECL|FLEXCAN2_IRQn|enumerator|FLEXCAN2_IRQn = 111, /**< FlexCAN2 Interrupt */
DECL|FLEXCAN2_RX_SELECT_INPUT|member|__IO uint32_t FLEXCAN2_RX_SELECT_INPUT; /**< FLEXCAN2_RX_SELECT_INPUT DAISY Register, offset: 0x4E0 */
DECL|FLEXTIMER1_CH0_SELECT_INPUT|member|__IO uint32_t FLEXTIMER1_CH0_SELECT_INPUT; /**< FLEXTIMER1_CH0_SELECT_INPUT DAISY Register, offset: 0x584 */
DECL|FLEXTIMER1_CH1_SELECT_INPUT|member|__IO uint32_t FLEXTIMER1_CH1_SELECT_INPUT; /**< FLEXTIMER1_CH1_SELECT_INPUT DAISY Register, offset: 0x588 */
DECL|FLEXTIMER1_CH2_SELECT_INPUT|member|__IO uint32_t FLEXTIMER1_CH2_SELECT_INPUT; /**< FLEXTIMER1_CH2_SELECT_INPUT DAISY Register, offset: 0x58C */
DECL|FLEXTIMER1_CH3_SELECT_INPUT|member|__IO uint32_t FLEXTIMER1_CH3_SELECT_INPUT; /**< FLEXTIMER1_CH3_SELECT_INPUT DAISY Register, offset: 0x590 */
DECL|FLEXTIMER1_CH4_SELECT_INPUT|member|__IO uint32_t FLEXTIMER1_CH4_SELECT_INPUT; /**< FLEXTIMER1_CH4_SELECT_INPUT DAISY Register, offset: 0x594 */
DECL|FLEXTIMER1_CH5_SELECT_INPUT|member|__IO uint32_t FLEXTIMER1_CH5_SELECT_INPUT; /**< FLEXTIMER1_CH5_SELECT_INPUT DAISY Register, offset: 0x598 */
DECL|FLEXTIMER1_CH6_SELECT_INPUT|member|__IO uint32_t FLEXTIMER1_CH6_SELECT_INPUT; /**< FLEXTIMER1_CH6_SELECT_INPUT DAISY Register, offset: 0x59C */
DECL|FLEXTIMER1_CH7_SELECT_INPUT|member|__IO uint32_t FLEXTIMER1_CH7_SELECT_INPUT; /**< FLEXTIMER1_CH7_SELECT_INPUT DAISY Register, offset: 0x5A0 */
DECL|FLEXTIMER1_PHA_SELECT_INPUT|member|__IO uint32_t FLEXTIMER1_PHA_SELECT_INPUT; /**< FLEXTIMER1_PHA_SELECT_INPUT DAISY Register, offset: 0x5A4 */
DECL|FLEXTIMER1_PHB_SELECT_INPUT|member|__IO uint32_t FLEXTIMER1_PHB_SELECT_INPUT; /**< FLEXTIMER1_PHB_SELECT_INPUT DAISY Register, offset: 0x5A8 */
DECL|FLEXTIMER2_CH0_SELECT_INPUT|member|__IO uint32_t FLEXTIMER2_CH0_SELECT_INPUT; /**< FLEXTIMER2_CH0_SELECT_INPUT DAISY Register, offset: 0x5AC */
DECL|FLEXTIMER2_CH1_SELECT_INPUT|member|__IO uint32_t FLEXTIMER2_CH1_SELECT_INPUT; /**< FLEXTIMER2_CH1_SELECT_INPUT DAISY Register, offset: 0x5B0 */
DECL|FLEXTIMER2_CH2_SELECT_INPUT|member|__IO uint32_t FLEXTIMER2_CH2_SELECT_INPUT; /**< FLEXTIMER2_CH2_SELECT_INPUT DAISY Register, offset: 0x5B4 */
DECL|FLEXTIMER2_CH3_SELECT_INPUT|member|__IO uint32_t FLEXTIMER2_CH3_SELECT_INPUT; /**< FLEXTIMER2_CH3_SELECT_INPUT DAISY Register, offset: 0x5B8 */
DECL|FLEXTIMER2_CH4_SELECT_INPUT|member|__IO uint32_t FLEXTIMER2_CH4_SELECT_INPUT; /**< FLEXTIMER2_CH4_SELECT_INPUT DAISY Register, offset: 0x5BC */
DECL|FLEXTIMER2_CH5_SELECT_INPUT|member|__IO uint32_t FLEXTIMER2_CH5_SELECT_INPUT; /**< FLEXTIMER2_CH5_SELECT_INPUT DAISY Register, offset: 0x5C0 */
DECL|FLEXTIMER2_CH6_SELECT_INPUT|member|__IO uint32_t FLEXTIMER2_CH6_SELECT_INPUT; /**< FLEXTIMER2_CH6_SELECT_INPUT DAISY Register, offset: 0x5C4 */
DECL|FLEXTIMER2_CH7_SELECT_INPUT|member|__IO uint32_t FLEXTIMER2_CH7_SELECT_INPUT; /**< FLEXTIMER2_CH7_SELECT_INPUT DAISY Register, offset: 0x5C8 */
DECL|FLEXTIMER2_PHA_SELECT_INPUT|member|__IO uint32_t FLEXTIMER2_PHA_SELECT_INPUT; /**< FLEXTIMER2_PHA_SELECT_INPUT DAISY Register, offset: 0x5CC */
DECL|FLEXTIMER2_PHB_SELECT_INPUT|member|__IO uint32_t FLEXTIMER2_PHB_SELECT_INPUT; /**< FLEXTIMER2_PHB_SELECT_INPUT DAISY Register, offset: 0x5D0 */
DECL|FLSHCR|member|__IO uint32_t FLSHCR; /**< Flash Configuration Register, offset: 0xC */
DECL|FORCE_EVENT|member|__O uint32_t FORCE_EVENT; /**< Force Event, offset: 0x50 */
DECL|FORMAT_CLR|member|__IO uint32_t FORMAT_CLR; /**< EPDC Format Control Register, offset: 0x58 */
DECL|FORMAT_SET|member|__IO uint32_t FORMAT_SET; /**< EPDC Format Control Register, offset: 0x54 */
DECL|FORMAT_TOG|member|__IO uint32_t FORMAT_TOG; /**< EPDC Format Control Register, offset: 0x5C */
DECL|FORMAT|member|__IO uint32_t FORMAT; /**< EPDC Format Control Register, offset: 0x50 */
DECL|FRINDEX|member|__IO uint32_t FRINDEX; /**< USB Frame Index, offset: 0x14C */
DECL|FR|member|__IO uint32_t FR; /**< Flag Register, offset: 0x160 */
DECL|FTM1_BASE_PTR|macro|FTM1_BASE_PTR
DECL|FTM1_BASE|macro|FTM1_BASE
DECL|FTM1_C0SC|macro|FTM1_C0SC
DECL|FTM1_C0V|macro|FTM1_C0V
DECL|FTM1_C1SC|macro|FTM1_C1SC
DECL|FTM1_C1V|macro|FTM1_C1V
DECL|FTM1_C2SC|macro|FTM1_C2SC
DECL|FTM1_C2V|macro|FTM1_C2V
DECL|FTM1_C3SC|macro|FTM1_C3SC
DECL|FTM1_C3V|macro|FTM1_C3V
DECL|FTM1_C4SC|macro|FTM1_C4SC
DECL|FTM1_C4V|macro|FTM1_C4V
DECL|FTM1_C5SC|macro|FTM1_C5SC
DECL|FTM1_C5V|macro|FTM1_C5V
DECL|FTM1_C6SC|macro|FTM1_C6SC
DECL|FTM1_C6V|macro|FTM1_C6V
DECL|FTM1_C7SC|macro|FTM1_C7SC
DECL|FTM1_C7V|macro|FTM1_C7V
DECL|FTM1_CNTIN|macro|FTM1_CNTIN
DECL|FTM1_CNT|macro|FTM1_CNT
DECL|FTM1_COMBINE|macro|FTM1_COMBINE
DECL|FTM1_CONF|macro|FTM1_CONF
DECL|FTM1_CSC|macro|FTM1_CSC
DECL|FTM1_CV|macro|FTM1_CV
DECL|FTM1_DEADTIME|macro|FTM1_DEADTIME
DECL|FTM1_EXTTRIG|macro|FTM1_EXTTRIG
DECL|FTM1_FILTER|macro|FTM1_FILTER
DECL|FTM1_INVCTRL|macro|FTM1_INVCTRL
DECL|FTM1_IRQn|enumerator|FTM1_IRQn = 17, /**< Flex Timer1 Fault / Counter / Channel interrupt */
DECL|FTM1_MODE|macro|FTM1_MODE
DECL|FTM1_MOD|macro|FTM1_MOD
DECL|FTM1_OUTINIT|macro|FTM1_OUTINIT
DECL|FTM1_OUTMASK|macro|FTM1_OUTMASK
DECL|FTM1_POL|macro|FTM1_POL
DECL|FTM1_PWMLOAD|macro|FTM1_PWMLOAD
DECL|FTM1_QDCTRL|macro|FTM1_QDCTRL
DECL|FTM1_SC|macro|FTM1_SC
DECL|FTM1_STATUS|macro|FTM1_STATUS
DECL|FTM1_SWOCTRL|macro|FTM1_SWOCTRL
DECL|FTM1_SYNCONF|macro|FTM1_SYNCONF
DECL|FTM1_SYNC|macro|FTM1_SYNC
DECL|FTM1|macro|FTM1
DECL|FTM2_BASE_PTR|macro|FTM2_BASE_PTR
DECL|FTM2_BASE|macro|FTM2_BASE
DECL|FTM2_C0SC|macro|FTM2_C0SC
DECL|FTM2_C0V|macro|FTM2_C0V
DECL|FTM2_C1SC|macro|FTM2_C1SC
DECL|FTM2_C1V|macro|FTM2_C1V
DECL|FTM2_C2SC|macro|FTM2_C2SC
DECL|FTM2_C2V|macro|FTM2_C2V
DECL|FTM2_C3SC|macro|FTM2_C3SC
DECL|FTM2_C3V|macro|FTM2_C3V
DECL|FTM2_C4SC|macro|FTM2_C4SC
DECL|FTM2_C4V|macro|FTM2_C4V
DECL|FTM2_C5SC|macro|FTM2_C5SC
DECL|FTM2_C5V|macro|FTM2_C5V
DECL|FTM2_C6SC|macro|FTM2_C6SC
DECL|FTM2_C6V|macro|FTM2_C6V
DECL|FTM2_C7SC|macro|FTM2_C7SC
DECL|FTM2_C7V|macro|FTM2_C7V
DECL|FTM2_CNTIN|macro|FTM2_CNTIN
DECL|FTM2_CNT|macro|FTM2_CNT
DECL|FTM2_COMBINE|macro|FTM2_COMBINE
DECL|FTM2_CONF|macro|FTM2_CONF
DECL|FTM2_CSC|macro|FTM2_CSC
DECL|FTM2_CV|macro|FTM2_CV
DECL|FTM2_DEADTIME|macro|FTM2_DEADTIME
DECL|FTM2_EXTTRIG|macro|FTM2_EXTTRIG
DECL|FTM2_FILTER|macro|FTM2_FILTER
DECL|FTM2_INVCTRL|macro|FTM2_INVCTRL
DECL|FTM2_IRQn|enumerator|FTM2_IRQn = 18, /**< Flex Timer2 Fault / Counter / Channel interrupt */
DECL|FTM2_MODE|macro|FTM2_MODE
DECL|FTM2_MOD|macro|FTM2_MOD
DECL|FTM2_OUTINIT|macro|FTM2_OUTINIT
DECL|FTM2_OUTMASK|macro|FTM2_OUTMASK
DECL|FTM2_POL|macro|FTM2_POL
DECL|FTM2_PWMLOAD|macro|FTM2_PWMLOAD
DECL|FTM2_QDCTRL|macro|FTM2_QDCTRL
DECL|FTM2_SC|macro|FTM2_SC
DECL|FTM2_STATUS|macro|FTM2_STATUS
DECL|FTM2_SWOCTRL|macro|FTM2_SWOCTRL
DECL|FTM2_SYNCONF|macro|FTM2_SYNCONF
DECL|FTM2_SYNC|macro|FTM2_SYNC
DECL|FTM2|macro|FTM2
DECL|FTM_BASE_ADDRS|macro|FTM_BASE_ADDRS
DECL|FTM_BASE_PTRS|macro|FTM_BASE_PTRS
DECL|FTM_CNTIN_INIT_MASK|macro|FTM_CNTIN_INIT_MASK
DECL|FTM_CNTIN_INIT_SHIFT|macro|FTM_CNTIN_INIT_SHIFT
DECL|FTM_CNTIN_INIT|macro|FTM_CNTIN_INIT
DECL|FTM_CNTIN_REG|macro|FTM_CNTIN_REG
DECL|FTM_CNT_COUNT_MASK|macro|FTM_CNT_COUNT_MASK
DECL|FTM_CNT_COUNT_SHIFT|macro|FTM_CNT_COUNT_SHIFT
DECL|FTM_CNT_COUNT|macro|FTM_CNT_COUNT
DECL|FTM_CNT_REG|macro|FTM_CNT_REG
DECL|FTM_COMBINE_COMBINE0_MASK|macro|FTM_COMBINE_COMBINE0_MASK
DECL|FTM_COMBINE_COMBINE0_SHIFT|macro|FTM_COMBINE_COMBINE0_SHIFT
DECL|FTM_COMBINE_COMBINE1_MASK|macro|FTM_COMBINE_COMBINE1_MASK
DECL|FTM_COMBINE_COMBINE1_SHIFT|macro|FTM_COMBINE_COMBINE1_SHIFT
DECL|FTM_COMBINE_COMBINE2_MASK|macro|FTM_COMBINE_COMBINE2_MASK
DECL|FTM_COMBINE_COMBINE2_SHIFT|macro|FTM_COMBINE_COMBINE2_SHIFT
DECL|FTM_COMBINE_COMBINE3_MASK|macro|FTM_COMBINE_COMBINE3_MASK
DECL|FTM_COMBINE_COMBINE3_SHIFT|macro|FTM_COMBINE_COMBINE3_SHIFT
DECL|FTM_COMBINE_COMP0_MASK|macro|FTM_COMBINE_COMP0_MASK
DECL|FTM_COMBINE_COMP0_SHIFT|macro|FTM_COMBINE_COMP0_SHIFT
DECL|FTM_COMBINE_COMP1_MASK|macro|FTM_COMBINE_COMP1_MASK
DECL|FTM_COMBINE_COMP1_SHIFT|macro|FTM_COMBINE_COMP1_SHIFT
DECL|FTM_COMBINE_COMP2_MASK|macro|FTM_COMBINE_COMP2_MASK
DECL|FTM_COMBINE_COMP2_SHIFT|macro|FTM_COMBINE_COMP2_SHIFT
DECL|FTM_COMBINE_COMP3_MASK|macro|FTM_COMBINE_COMP3_MASK
DECL|FTM_COMBINE_COMP3_SHIFT|macro|FTM_COMBINE_COMP3_SHIFT
DECL|FTM_COMBINE_DECAP0_MASK|macro|FTM_COMBINE_DECAP0_MASK
DECL|FTM_COMBINE_DECAP0_SHIFT|macro|FTM_COMBINE_DECAP0_SHIFT
DECL|FTM_COMBINE_DECAP1_MASK|macro|FTM_COMBINE_DECAP1_MASK
DECL|FTM_COMBINE_DECAP1_SHIFT|macro|FTM_COMBINE_DECAP1_SHIFT
DECL|FTM_COMBINE_DECAP2_MASK|macro|FTM_COMBINE_DECAP2_MASK
DECL|FTM_COMBINE_DECAP2_SHIFT|macro|FTM_COMBINE_DECAP2_SHIFT
DECL|FTM_COMBINE_DECAP3_MASK|macro|FTM_COMBINE_DECAP3_MASK
DECL|FTM_COMBINE_DECAP3_SHIFT|macro|FTM_COMBINE_DECAP3_SHIFT
DECL|FTM_COMBINE_DECAPEN0_MASK|macro|FTM_COMBINE_DECAPEN0_MASK
DECL|FTM_COMBINE_DECAPEN0_SHIFT|macro|FTM_COMBINE_DECAPEN0_SHIFT
DECL|FTM_COMBINE_DECAPEN1_MASK|macro|FTM_COMBINE_DECAPEN1_MASK
DECL|FTM_COMBINE_DECAPEN1_SHIFT|macro|FTM_COMBINE_DECAPEN1_SHIFT
DECL|FTM_COMBINE_DECAPEN2_MASK|macro|FTM_COMBINE_DECAPEN2_MASK
DECL|FTM_COMBINE_DECAPEN2_SHIFT|macro|FTM_COMBINE_DECAPEN2_SHIFT
DECL|FTM_COMBINE_DECAPEN3_MASK|macro|FTM_COMBINE_DECAPEN3_MASK
DECL|FTM_COMBINE_DECAPEN3_SHIFT|macro|FTM_COMBINE_DECAPEN3_SHIFT
DECL|FTM_COMBINE_DTEN0_MASK|macro|FTM_COMBINE_DTEN0_MASK
DECL|FTM_COMBINE_DTEN0_SHIFT|macro|FTM_COMBINE_DTEN0_SHIFT
DECL|FTM_COMBINE_DTEN1_MASK|macro|FTM_COMBINE_DTEN1_MASK
DECL|FTM_COMBINE_DTEN1_SHIFT|macro|FTM_COMBINE_DTEN1_SHIFT
DECL|FTM_COMBINE_DTEN2_MASK|macro|FTM_COMBINE_DTEN2_MASK
DECL|FTM_COMBINE_DTEN2_SHIFT|macro|FTM_COMBINE_DTEN2_SHIFT
DECL|FTM_COMBINE_DTEN3_MASK|macro|FTM_COMBINE_DTEN3_MASK
DECL|FTM_COMBINE_DTEN3_SHIFT|macro|FTM_COMBINE_DTEN3_SHIFT
DECL|FTM_COMBINE_REG|macro|FTM_COMBINE_REG
DECL|FTM_COMBINE_SYNCEN0_MASK|macro|FTM_COMBINE_SYNCEN0_MASK
DECL|FTM_COMBINE_SYNCEN0_SHIFT|macro|FTM_COMBINE_SYNCEN0_SHIFT
DECL|FTM_COMBINE_SYNCEN1_MASK|macro|FTM_COMBINE_SYNCEN1_MASK
DECL|FTM_COMBINE_SYNCEN1_SHIFT|macro|FTM_COMBINE_SYNCEN1_SHIFT
DECL|FTM_COMBINE_SYNCEN2_MASK|macro|FTM_COMBINE_SYNCEN2_MASK
DECL|FTM_COMBINE_SYNCEN2_SHIFT|macro|FTM_COMBINE_SYNCEN2_SHIFT
DECL|FTM_COMBINE_SYNCEN3_MASK|macro|FTM_COMBINE_SYNCEN3_MASK
DECL|FTM_COMBINE_SYNCEN3_SHIFT|macro|FTM_COMBINE_SYNCEN3_SHIFT
DECL|FTM_CONF_BDMMODE_MASK|macro|FTM_CONF_BDMMODE_MASK
DECL|FTM_CONF_BDMMODE_SHIFT|macro|FTM_CONF_BDMMODE_SHIFT
DECL|FTM_CONF_BDMMODE|macro|FTM_CONF_BDMMODE
DECL|FTM_CONF_GTBEEN_MASK|macro|FTM_CONF_GTBEEN_MASK
DECL|FTM_CONF_GTBEEN_SHIFT|macro|FTM_CONF_GTBEEN_SHIFT
DECL|FTM_CONF_GTBEOUT_MASK|macro|FTM_CONF_GTBEOUT_MASK
DECL|FTM_CONF_GTBEOUT_SHIFT|macro|FTM_CONF_GTBEOUT_SHIFT
DECL|FTM_CONF_NUMTOF_MASK|macro|FTM_CONF_NUMTOF_MASK
DECL|FTM_CONF_NUMTOF_SHIFT|macro|FTM_CONF_NUMTOF_SHIFT
DECL|FTM_CONF_NUMTOF|macro|FTM_CONF_NUMTOF
DECL|FTM_CONF_REG|macro|FTM_CONF_REG
DECL|FTM_CSC_CHF_MASK|macro|FTM_CSC_CHF_MASK
DECL|FTM_CSC_CHF_SHIFT|macro|FTM_CSC_CHF_SHIFT
DECL|FTM_CSC_CHIE_MASK|macro|FTM_CSC_CHIE_MASK
DECL|FTM_CSC_CHIE_SHIFT|macro|FTM_CSC_CHIE_SHIFT
DECL|FTM_CSC_DMA_MASK|macro|FTM_CSC_DMA_MASK
DECL|FTM_CSC_DMA_SHIFT|macro|FTM_CSC_DMA_SHIFT
DECL|FTM_CSC_ELSA_MASK|macro|FTM_CSC_ELSA_MASK
DECL|FTM_CSC_ELSA_SHIFT|macro|FTM_CSC_ELSA_SHIFT
DECL|FTM_CSC_ELSB_MASK|macro|FTM_CSC_ELSB_MASK
DECL|FTM_CSC_ELSB_SHIFT|macro|FTM_CSC_ELSB_SHIFT
DECL|FTM_CSC_ICRST_MASK|macro|FTM_CSC_ICRST_MASK
DECL|FTM_CSC_ICRST_SHIFT|macro|FTM_CSC_ICRST_SHIFT
DECL|FTM_CSC_MSA_MASK|macro|FTM_CSC_MSA_MASK
DECL|FTM_CSC_MSA_SHIFT|macro|FTM_CSC_MSA_SHIFT
DECL|FTM_CSC_MSB_MASK|macro|FTM_CSC_MSB_MASK
DECL|FTM_CSC_MSB_SHIFT|macro|FTM_CSC_MSB_SHIFT
DECL|FTM_CSC_REG|macro|FTM_CSC_REG
DECL|FTM_CV_REG|macro|FTM_CV_REG
DECL|FTM_CV_VAL_MASK|macro|FTM_CV_VAL_MASK
DECL|FTM_CV_VAL_SHIFT|macro|FTM_CV_VAL_SHIFT
DECL|FTM_CV_VAL|macro|FTM_CV_VAL
DECL|FTM_DEADTIME_DTPS_MASK|macro|FTM_DEADTIME_DTPS_MASK
DECL|FTM_DEADTIME_DTPS_SHIFT|macro|FTM_DEADTIME_DTPS_SHIFT
DECL|FTM_DEADTIME_DTPS|macro|FTM_DEADTIME_DTPS
DECL|FTM_DEADTIME_DTVAL_MASK|macro|FTM_DEADTIME_DTVAL_MASK
DECL|FTM_DEADTIME_DTVAL_SHIFT|macro|FTM_DEADTIME_DTVAL_SHIFT
DECL|FTM_DEADTIME_DTVAL|macro|FTM_DEADTIME_DTVAL
DECL|FTM_DEADTIME_REG|macro|FTM_DEADTIME_REG
DECL|FTM_EXTTRIG_CH0TRIG_MASK|macro|FTM_EXTTRIG_CH0TRIG_MASK
DECL|FTM_EXTTRIG_CH0TRIG_SHIFT|macro|FTM_EXTTRIG_CH0TRIG_SHIFT
DECL|FTM_EXTTRIG_CH1TRIG_MASK|macro|FTM_EXTTRIG_CH1TRIG_MASK
DECL|FTM_EXTTRIG_CH1TRIG_SHIFT|macro|FTM_EXTTRIG_CH1TRIG_SHIFT
DECL|FTM_EXTTRIG_CH2TRIG_MASK|macro|FTM_EXTTRIG_CH2TRIG_MASK
DECL|FTM_EXTTRIG_CH2TRIG_SHIFT|macro|FTM_EXTTRIG_CH2TRIG_SHIFT
DECL|FTM_EXTTRIG_CH3TRIG_MASK|macro|FTM_EXTTRIG_CH3TRIG_MASK
DECL|FTM_EXTTRIG_CH3TRIG_SHIFT|macro|FTM_EXTTRIG_CH3TRIG_SHIFT
DECL|FTM_EXTTRIG_CH4TRIG_MASK|macro|FTM_EXTTRIG_CH4TRIG_MASK
DECL|FTM_EXTTRIG_CH4TRIG_SHIFT|macro|FTM_EXTTRIG_CH4TRIG_SHIFT
DECL|FTM_EXTTRIG_CH5TRIG_MASK|macro|FTM_EXTTRIG_CH5TRIG_MASK
DECL|FTM_EXTTRIG_CH5TRIG_SHIFT|macro|FTM_EXTTRIG_CH5TRIG_SHIFT
DECL|FTM_EXTTRIG_INITTRIGEN_MASK|macro|FTM_EXTTRIG_INITTRIGEN_MASK
DECL|FTM_EXTTRIG_INITTRIGEN_SHIFT|macro|FTM_EXTTRIG_INITTRIGEN_SHIFT
DECL|FTM_EXTTRIG_REG|macro|FTM_EXTTRIG_REG
DECL|FTM_EXTTRIG_TRIGF_MASK|macro|FTM_EXTTRIG_TRIGF_MASK
DECL|FTM_EXTTRIG_TRIGF_SHIFT|macro|FTM_EXTTRIG_TRIGF_SHIFT
DECL|FTM_FILTER_CH0FVAL_MASK|macro|FTM_FILTER_CH0FVAL_MASK
DECL|FTM_FILTER_CH0FVAL_SHIFT|macro|FTM_FILTER_CH0FVAL_SHIFT
DECL|FTM_FILTER_CH0FVAL|macro|FTM_FILTER_CH0FVAL
DECL|FTM_FILTER_CH1FVAL_MASK|macro|FTM_FILTER_CH1FVAL_MASK
DECL|FTM_FILTER_CH1FVAL_SHIFT|macro|FTM_FILTER_CH1FVAL_SHIFT
DECL|FTM_FILTER_CH1FVAL|macro|FTM_FILTER_CH1FVAL
DECL|FTM_FILTER_CH2FVAL_MASK|macro|FTM_FILTER_CH2FVAL_MASK
DECL|FTM_FILTER_CH2FVAL_SHIFT|macro|FTM_FILTER_CH2FVAL_SHIFT
DECL|FTM_FILTER_CH2FVAL|macro|FTM_FILTER_CH2FVAL
DECL|FTM_FILTER_CH3FVAL_MASK|macro|FTM_FILTER_CH3FVAL_MASK
DECL|FTM_FILTER_CH3FVAL_SHIFT|macro|FTM_FILTER_CH3FVAL_SHIFT
DECL|FTM_FILTER_CH3FVAL|macro|FTM_FILTER_CH3FVAL
DECL|FTM_FILTER_REG|macro|FTM_FILTER_REG
DECL|FTM_INVCTRL_INV0EN_MASK|macro|FTM_INVCTRL_INV0EN_MASK
DECL|FTM_INVCTRL_INV0EN_SHIFT|macro|FTM_INVCTRL_INV0EN_SHIFT
DECL|FTM_INVCTRL_INV1EN_MASK|macro|FTM_INVCTRL_INV1EN_MASK
DECL|FTM_INVCTRL_INV1EN_SHIFT|macro|FTM_INVCTRL_INV1EN_SHIFT
DECL|FTM_INVCTRL_INV2EN_MASK|macro|FTM_INVCTRL_INV2EN_MASK
DECL|FTM_INVCTRL_INV2EN_SHIFT|macro|FTM_INVCTRL_INV2EN_SHIFT
DECL|FTM_INVCTRL_INV3EN_MASK|macro|FTM_INVCTRL_INV3EN_MASK
DECL|FTM_INVCTRL_INV3EN_SHIFT|macro|FTM_INVCTRL_INV3EN_SHIFT
DECL|FTM_INVCTRL_REG|macro|FTM_INVCTRL_REG
DECL|FTM_IRQS|macro|FTM_IRQS
DECL|FTM_MODE_CAPTEST_MASK|macro|FTM_MODE_CAPTEST_MASK
DECL|FTM_MODE_CAPTEST_SHIFT|macro|FTM_MODE_CAPTEST_SHIFT
DECL|FTM_MODE_FTMEN_MASK|macro|FTM_MODE_FTMEN_MASK
DECL|FTM_MODE_FTMEN_SHIFT|macro|FTM_MODE_FTMEN_SHIFT
DECL|FTM_MODE_INIT_MASK|macro|FTM_MODE_INIT_MASK
DECL|FTM_MODE_INIT_SHIFT|macro|FTM_MODE_INIT_SHIFT
DECL|FTM_MODE_PWMSYNC_MASK|macro|FTM_MODE_PWMSYNC_MASK
DECL|FTM_MODE_PWMSYNC_SHIFT|macro|FTM_MODE_PWMSYNC_SHIFT
DECL|FTM_MODE_REG|macro|FTM_MODE_REG
DECL|FTM_MODE_WPDIS_MASK|macro|FTM_MODE_WPDIS_MASK
DECL|FTM_MODE_WPDIS_SHIFT|macro|FTM_MODE_WPDIS_SHIFT
DECL|FTM_MOD_MOD_MASK|macro|FTM_MOD_MOD_MASK
DECL|FTM_MOD_MOD_SHIFT|macro|FTM_MOD_MOD_SHIFT
DECL|FTM_MOD_MOD|macro|FTM_MOD_MOD
DECL|FTM_MOD_REG|macro|FTM_MOD_REG
DECL|FTM_MemMapPtr|typedef|} FTM_Type, *FTM_MemMapPtr;
DECL|FTM_OUTINIT_CH0OI_MASK|macro|FTM_OUTINIT_CH0OI_MASK
DECL|FTM_OUTINIT_CH0OI_SHIFT|macro|FTM_OUTINIT_CH0OI_SHIFT
DECL|FTM_OUTINIT_CH1OI_MASK|macro|FTM_OUTINIT_CH1OI_MASK
DECL|FTM_OUTINIT_CH1OI_SHIFT|macro|FTM_OUTINIT_CH1OI_SHIFT
DECL|FTM_OUTINIT_CH2OI_MASK|macro|FTM_OUTINIT_CH2OI_MASK
DECL|FTM_OUTINIT_CH2OI_SHIFT|macro|FTM_OUTINIT_CH2OI_SHIFT
DECL|FTM_OUTINIT_CH3OI_MASK|macro|FTM_OUTINIT_CH3OI_MASK
DECL|FTM_OUTINIT_CH3OI_SHIFT|macro|FTM_OUTINIT_CH3OI_SHIFT
DECL|FTM_OUTINIT_CH4OI_MASK|macro|FTM_OUTINIT_CH4OI_MASK
DECL|FTM_OUTINIT_CH4OI_SHIFT|macro|FTM_OUTINIT_CH4OI_SHIFT
DECL|FTM_OUTINIT_CH5OI_MASK|macro|FTM_OUTINIT_CH5OI_MASK
DECL|FTM_OUTINIT_CH5OI_SHIFT|macro|FTM_OUTINIT_CH5OI_SHIFT
DECL|FTM_OUTINIT_CH6OI_MASK|macro|FTM_OUTINIT_CH6OI_MASK
DECL|FTM_OUTINIT_CH6OI_SHIFT|macro|FTM_OUTINIT_CH6OI_SHIFT
DECL|FTM_OUTINIT_CH7OI_MASK|macro|FTM_OUTINIT_CH7OI_MASK
DECL|FTM_OUTINIT_CH7OI_SHIFT|macro|FTM_OUTINIT_CH7OI_SHIFT
DECL|FTM_OUTINIT_REG|macro|FTM_OUTINIT_REG
DECL|FTM_OUTMASK_CH0OM_MASK|macro|FTM_OUTMASK_CH0OM_MASK
DECL|FTM_OUTMASK_CH0OM_SHIFT|macro|FTM_OUTMASK_CH0OM_SHIFT
DECL|FTM_OUTMASK_CH1OM_MASK|macro|FTM_OUTMASK_CH1OM_MASK
DECL|FTM_OUTMASK_CH1OM_SHIFT|macro|FTM_OUTMASK_CH1OM_SHIFT
DECL|FTM_OUTMASK_CH2OM_MASK|macro|FTM_OUTMASK_CH2OM_MASK
DECL|FTM_OUTMASK_CH2OM_SHIFT|macro|FTM_OUTMASK_CH2OM_SHIFT
DECL|FTM_OUTMASK_CH3OM_MASK|macro|FTM_OUTMASK_CH3OM_MASK
DECL|FTM_OUTMASK_CH3OM_SHIFT|macro|FTM_OUTMASK_CH3OM_SHIFT
DECL|FTM_OUTMASK_CH4OM_MASK|macro|FTM_OUTMASK_CH4OM_MASK
DECL|FTM_OUTMASK_CH4OM_SHIFT|macro|FTM_OUTMASK_CH4OM_SHIFT
DECL|FTM_OUTMASK_CH5OM_MASK|macro|FTM_OUTMASK_CH5OM_MASK
DECL|FTM_OUTMASK_CH5OM_SHIFT|macro|FTM_OUTMASK_CH5OM_SHIFT
DECL|FTM_OUTMASK_CH6OM_MASK|macro|FTM_OUTMASK_CH6OM_MASK
DECL|FTM_OUTMASK_CH6OM_SHIFT|macro|FTM_OUTMASK_CH6OM_SHIFT
DECL|FTM_OUTMASK_CH7OM_MASK|macro|FTM_OUTMASK_CH7OM_MASK
DECL|FTM_OUTMASK_CH7OM_SHIFT|macro|FTM_OUTMASK_CH7OM_SHIFT
DECL|FTM_OUTMASK_REG|macro|FTM_OUTMASK_REG
DECL|FTM_POL_POL0_MASK|macro|FTM_POL_POL0_MASK
DECL|FTM_POL_POL0_SHIFT|macro|FTM_POL_POL0_SHIFT
DECL|FTM_POL_POL1_MASK|macro|FTM_POL_POL1_MASK
DECL|FTM_POL_POL1_SHIFT|macro|FTM_POL_POL1_SHIFT
DECL|FTM_POL_POL2_MASK|macro|FTM_POL_POL2_MASK
DECL|FTM_POL_POL2_SHIFT|macro|FTM_POL_POL2_SHIFT
DECL|FTM_POL_POL3_MASK|macro|FTM_POL_POL3_MASK
DECL|FTM_POL_POL3_SHIFT|macro|FTM_POL_POL3_SHIFT
DECL|FTM_POL_POL4_MASK|macro|FTM_POL_POL4_MASK
DECL|FTM_POL_POL4_SHIFT|macro|FTM_POL_POL4_SHIFT
DECL|FTM_POL_POL5_MASK|macro|FTM_POL_POL5_MASK
DECL|FTM_POL_POL5_SHIFT|macro|FTM_POL_POL5_SHIFT
DECL|FTM_POL_POL6_MASK|macro|FTM_POL_POL6_MASK
DECL|FTM_POL_POL6_SHIFT|macro|FTM_POL_POL6_SHIFT
DECL|FTM_POL_POL7_MASK|macro|FTM_POL_POL7_MASK
DECL|FTM_POL_POL7_SHIFT|macro|FTM_POL_POL7_SHIFT
DECL|FTM_POL_REG|macro|FTM_POL_REG
DECL|FTM_PWMLOAD_CH0SEL_MASK|macro|FTM_PWMLOAD_CH0SEL_MASK
DECL|FTM_PWMLOAD_CH0SEL_SHIFT|macro|FTM_PWMLOAD_CH0SEL_SHIFT
DECL|FTM_PWMLOAD_CH1SEL_MASK|macro|FTM_PWMLOAD_CH1SEL_MASK
DECL|FTM_PWMLOAD_CH1SEL_SHIFT|macro|FTM_PWMLOAD_CH1SEL_SHIFT
DECL|FTM_PWMLOAD_CH2SEL_MASK|macro|FTM_PWMLOAD_CH2SEL_MASK
DECL|FTM_PWMLOAD_CH2SEL_SHIFT|macro|FTM_PWMLOAD_CH2SEL_SHIFT
DECL|FTM_PWMLOAD_CH3SEL_MASK|macro|FTM_PWMLOAD_CH3SEL_MASK
DECL|FTM_PWMLOAD_CH3SEL_SHIFT|macro|FTM_PWMLOAD_CH3SEL_SHIFT
DECL|FTM_PWMLOAD_CH4SEL_MASK|macro|FTM_PWMLOAD_CH4SEL_MASK
DECL|FTM_PWMLOAD_CH4SEL_SHIFT|macro|FTM_PWMLOAD_CH4SEL_SHIFT
DECL|FTM_PWMLOAD_CH5SEL_MASK|macro|FTM_PWMLOAD_CH5SEL_MASK
DECL|FTM_PWMLOAD_CH5SEL_SHIFT|macro|FTM_PWMLOAD_CH5SEL_SHIFT
DECL|FTM_PWMLOAD_CH6SEL_MASK|macro|FTM_PWMLOAD_CH6SEL_MASK
DECL|FTM_PWMLOAD_CH6SEL_SHIFT|macro|FTM_PWMLOAD_CH6SEL_SHIFT
DECL|FTM_PWMLOAD_CH7SEL_MASK|macro|FTM_PWMLOAD_CH7SEL_MASK
DECL|FTM_PWMLOAD_CH7SEL_SHIFT|macro|FTM_PWMLOAD_CH7SEL_SHIFT
DECL|FTM_PWMLOAD_LDOK_MASK|macro|FTM_PWMLOAD_LDOK_MASK
DECL|FTM_PWMLOAD_LDOK_SHIFT|macro|FTM_PWMLOAD_LDOK_SHIFT
DECL|FTM_PWMLOAD_REG|macro|FTM_PWMLOAD_REG
DECL|FTM_QDCTRL_PHAFLTREN_MASK|macro|FTM_QDCTRL_PHAFLTREN_MASK
DECL|FTM_QDCTRL_PHAFLTREN_SHIFT|macro|FTM_QDCTRL_PHAFLTREN_SHIFT
DECL|FTM_QDCTRL_PHAPOL_MASK|macro|FTM_QDCTRL_PHAPOL_MASK
DECL|FTM_QDCTRL_PHAPOL_SHIFT|macro|FTM_QDCTRL_PHAPOL_SHIFT
DECL|FTM_QDCTRL_PHBFLTREN_MASK|macro|FTM_QDCTRL_PHBFLTREN_MASK
DECL|FTM_QDCTRL_PHBFLTREN_SHIFT|macro|FTM_QDCTRL_PHBFLTREN_SHIFT
DECL|FTM_QDCTRL_PHBPOL_MASK|macro|FTM_QDCTRL_PHBPOL_MASK
DECL|FTM_QDCTRL_PHBPOL_SHIFT|macro|FTM_QDCTRL_PHBPOL_SHIFT
DECL|FTM_QDCTRL_QUADEN_MASK|macro|FTM_QDCTRL_QUADEN_MASK
DECL|FTM_QDCTRL_QUADEN_SHIFT|macro|FTM_QDCTRL_QUADEN_SHIFT
DECL|FTM_QDCTRL_QUADIR_MASK|macro|FTM_QDCTRL_QUADIR_MASK
DECL|FTM_QDCTRL_QUADIR_SHIFT|macro|FTM_QDCTRL_QUADIR_SHIFT
DECL|FTM_QDCTRL_QUADMODE_MASK|macro|FTM_QDCTRL_QUADMODE_MASK
DECL|FTM_QDCTRL_QUADMODE_SHIFT|macro|FTM_QDCTRL_QUADMODE_SHIFT
DECL|FTM_QDCTRL_REG|macro|FTM_QDCTRL_REG
DECL|FTM_QDCTRL_TOFDIR_MASK|macro|FTM_QDCTRL_TOFDIR_MASK
DECL|FTM_QDCTRL_TOFDIR_SHIFT|macro|FTM_QDCTRL_TOFDIR_SHIFT
DECL|FTM_SC_CLKS_MASK|macro|FTM_SC_CLKS_MASK
DECL|FTM_SC_CLKS_SHIFT|macro|FTM_SC_CLKS_SHIFT
DECL|FTM_SC_CLKS|macro|FTM_SC_CLKS
DECL|FTM_SC_CPWMS_MASK|macro|FTM_SC_CPWMS_MASK
DECL|FTM_SC_CPWMS_SHIFT|macro|FTM_SC_CPWMS_SHIFT
DECL|FTM_SC_PS_MASK|macro|FTM_SC_PS_MASK
DECL|FTM_SC_PS_SHIFT|macro|FTM_SC_PS_SHIFT
DECL|FTM_SC_PS|macro|FTM_SC_PS
DECL|FTM_SC_REG|macro|FTM_SC_REG
DECL|FTM_SC_TOF_MASK|macro|FTM_SC_TOF_MASK
DECL|FTM_SC_TOF_SHIFT|macro|FTM_SC_TOF_SHIFT
DECL|FTM_SC_TOIE_MASK|macro|FTM_SC_TOIE_MASK
DECL|FTM_SC_TOIE_SHIFT|macro|FTM_SC_TOIE_SHIFT
DECL|FTM_STATUS_CH0F_MASK|macro|FTM_STATUS_CH0F_MASK
DECL|FTM_STATUS_CH0F_SHIFT|macro|FTM_STATUS_CH0F_SHIFT
DECL|FTM_STATUS_CH1F_MASK|macro|FTM_STATUS_CH1F_MASK
DECL|FTM_STATUS_CH1F_SHIFT|macro|FTM_STATUS_CH1F_SHIFT
DECL|FTM_STATUS_CH2F_MASK|macro|FTM_STATUS_CH2F_MASK
DECL|FTM_STATUS_CH2F_SHIFT|macro|FTM_STATUS_CH2F_SHIFT
DECL|FTM_STATUS_CH3F_MASK|macro|FTM_STATUS_CH3F_MASK
DECL|FTM_STATUS_CH3F_SHIFT|macro|FTM_STATUS_CH3F_SHIFT
DECL|FTM_STATUS_CH4F_MASK|macro|FTM_STATUS_CH4F_MASK
DECL|FTM_STATUS_CH4F_SHIFT|macro|FTM_STATUS_CH4F_SHIFT
DECL|FTM_STATUS_CH5F_MASK|macro|FTM_STATUS_CH5F_MASK
DECL|FTM_STATUS_CH5F_SHIFT|macro|FTM_STATUS_CH5F_SHIFT
DECL|FTM_STATUS_CH6F_MASK|macro|FTM_STATUS_CH6F_MASK
DECL|FTM_STATUS_CH6F_SHIFT|macro|FTM_STATUS_CH6F_SHIFT
DECL|FTM_STATUS_CH7F_MASK|macro|FTM_STATUS_CH7F_MASK
DECL|FTM_STATUS_CH7F_SHIFT|macro|FTM_STATUS_CH7F_SHIFT
DECL|FTM_STATUS_REG|macro|FTM_STATUS_REG
DECL|FTM_SWOCTRL_CH0OCV_MASK|macro|FTM_SWOCTRL_CH0OCV_MASK
DECL|FTM_SWOCTRL_CH0OCV_SHIFT|macro|FTM_SWOCTRL_CH0OCV_SHIFT
DECL|FTM_SWOCTRL_CH0OC_MASK|macro|FTM_SWOCTRL_CH0OC_MASK
DECL|FTM_SWOCTRL_CH0OC_SHIFT|macro|FTM_SWOCTRL_CH0OC_SHIFT
DECL|FTM_SWOCTRL_CH1OCV_MASK|macro|FTM_SWOCTRL_CH1OCV_MASK
DECL|FTM_SWOCTRL_CH1OCV_SHIFT|macro|FTM_SWOCTRL_CH1OCV_SHIFT
DECL|FTM_SWOCTRL_CH1OC_MASK|macro|FTM_SWOCTRL_CH1OC_MASK
DECL|FTM_SWOCTRL_CH1OC_SHIFT|macro|FTM_SWOCTRL_CH1OC_SHIFT
DECL|FTM_SWOCTRL_CH2OCV_MASK|macro|FTM_SWOCTRL_CH2OCV_MASK
DECL|FTM_SWOCTRL_CH2OCV_SHIFT|macro|FTM_SWOCTRL_CH2OCV_SHIFT
DECL|FTM_SWOCTRL_CH2OC_MASK|macro|FTM_SWOCTRL_CH2OC_MASK
DECL|FTM_SWOCTRL_CH2OC_SHIFT|macro|FTM_SWOCTRL_CH2OC_SHIFT
DECL|FTM_SWOCTRL_CH3OCV_MASK|macro|FTM_SWOCTRL_CH3OCV_MASK
DECL|FTM_SWOCTRL_CH3OCV_SHIFT|macro|FTM_SWOCTRL_CH3OCV_SHIFT
DECL|FTM_SWOCTRL_CH3OC_MASK|macro|FTM_SWOCTRL_CH3OC_MASK
DECL|FTM_SWOCTRL_CH3OC_SHIFT|macro|FTM_SWOCTRL_CH3OC_SHIFT
DECL|FTM_SWOCTRL_CH4OCV_MASK|macro|FTM_SWOCTRL_CH4OCV_MASK
DECL|FTM_SWOCTRL_CH4OCV_SHIFT|macro|FTM_SWOCTRL_CH4OCV_SHIFT
DECL|FTM_SWOCTRL_CH4OC_MASK|macro|FTM_SWOCTRL_CH4OC_MASK
DECL|FTM_SWOCTRL_CH4OC_SHIFT|macro|FTM_SWOCTRL_CH4OC_SHIFT
DECL|FTM_SWOCTRL_CH5OCV_MASK|macro|FTM_SWOCTRL_CH5OCV_MASK
DECL|FTM_SWOCTRL_CH5OCV_SHIFT|macro|FTM_SWOCTRL_CH5OCV_SHIFT
DECL|FTM_SWOCTRL_CH5OC_MASK|macro|FTM_SWOCTRL_CH5OC_MASK
DECL|FTM_SWOCTRL_CH5OC_SHIFT|macro|FTM_SWOCTRL_CH5OC_SHIFT
DECL|FTM_SWOCTRL_CH6OCV_MASK|macro|FTM_SWOCTRL_CH6OCV_MASK
DECL|FTM_SWOCTRL_CH6OCV_SHIFT|macro|FTM_SWOCTRL_CH6OCV_SHIFT
DECL|FTM_SWOCTRL_CH6OC_MASK|macro|FTM_SWOCTRL_CH6OC_MASK
DECL|FTM_SWOCTRL_CH6OC_SHIFT|macro|FTM_SWOCTRL_CH6OC_SHIFT
DECL|FTM_SWOCTRL_CH7OCV_MASK|macro|FTM_SWOCTRL_CH7OCV_MASK
DECL|FTM_SWOCTRL_CH7OCV_SHIFT|macro|FTM_SWOCTRL_CH7OCV_SHIFT
DECL|FTM_SWOCTRL_CH7OC_MASK|macro|FTM_SWOCTRL_CH7OC_MASK
DECL|FTM_SWOCTRL_CH7OC_SHIFT|macro|FTM_SWOCTRL_CH7OC_SHIFT
DECL|FTM_SWOCTRL_REG|macro|FTM_SWOCTRL_REG
DECL|FTM_SYNCONF_CNTINC_MASK|macro|FTM_SYNCONF_CNTINC_MASK
DECL|FTM_SYNCONF_CNTINC_SHIFT|macro|FTM_SYNCONF_CNTINC_SHIFT
DECL|FTM_SYNCONF_HWINVC_MASK|macro|FTM_SYNCONF_HWINVC_MASK
DECL|FTM_SYNCONF_HWINVC_SHIFT|macro|FTM_SYNCONF_HWINVC_SHIFT
DECL|FTM_SYNCONF_HWOM_MASK|macro|FTM_SYNCONF_HWOM_MASK
DECL|FTM_SYNCONF_HWOM_SHIFT|macro|FTM_SYNCONF_HWOM_SHIFT
DECL|FTM_SYNCONF_HWRSTCNT_MASK|macro|FTM_SYNCONF_HWRSTCNT_MASK
DECL|FTM_SYNCONF_HWRSTCNT_SHIFT|macro|FTM_SYNCONF_HWRSTCNT_SHIFT
DECL|FTM_SYNCONF_HWSOC_MASK|macro|FTM_SYNCONF_HWSOC_MASK
DECL|FTM_SYNCONF_HWSOC_SHIFT|macro|FTM_SYNCONF_HWSOC_SHIFT
DECL|FTM_SYNCONF_HWTRIGMODE_MASK|macro|FTM_SYNCONF_HWTRIGMODE_MASK
DECL|FTM_SYNCONF_HWTRIGMODE_SHIFT|macro|FTM_SYNCONF_HWTRIGMODE_SHIFT
DECL|FTM_SYNCONF_HWWRBUF_MASK|macro|FTM_SYNCONF_HWWRBUF_MASK
DECL|FTM_SYNCONF_HWWRBUF_SHIFT|macro|FTM_SYNCONF_HWWRBUF_SHIFT
DECL|FTM_SYNCONF_INVC_MASK|macro|FTM_SYNCONF_INVC_MASK
DECL|FTM_SYNCONF_INVC_SHIFT|macro|FTM_SYNCONF_INVC_SHIFT
DECL|FTM_SYNCONF_REG|macro|FTM_SYNCONF_REG
DECL|FTM_SYNCONF_SWINVC_MASK|macro|FTM_SYNCONF_SWINVC_MASK
DECL|FTM_SYNCONF_SWINVC_SHIFT|macro|FTM_SYNCONF_SWINVC_SHIFT
DECL|FTM_SYNCONF_SWOC_MASK|macro|FTM_SYNCONF_SWOC_MASK
DECL|FTM_SYNCONF_SWOC_SHIFT|macro|FTM_SYNCONF_SWOC_SHIFT
DECL|FTM_SYNCONF_SWOM_MASK|macro|FTM_SYNCONF_SWOM_MASK
DECL|FTM_SYNCONF_SWOM_SHIFT|macro|FTM_SYNCONF_SWOM_SHIFT
DECL|FTM_SYNCONF_SWRSTCNT_MASK|macro|FTM_SYNCONF_SWRSTCNT_MASK
DECL|FTM_SYNCONF_SWRSTCNT_SHIFT|macro|FTM_SYNCONF_SWRSTCNT_SHIFT
DECL|FTM_SYNCONF_SWSOC_MASK|macro|FTM_SYNCONF_SWSOC_MASK
DECL|FTM_SYNCONF_SWSOC_SHIFT|macro|FTM_SYNCONF_SWSOC_SHIFT
DECL|FTM_SYNCONF_SWWRBUF_MASK|macro|FTM_SYNCONF_SWWRBUF_MASK
DECL|FTM_SYNCONF_SWWRBUF_SHIFT|macro|FTM_SYNCONF_SWWRBUF_SHIFT
DECL|FTM_SYNCONF_SYNCMODE_MASK|macro|FTM_SYNCONF_SYNCMODE_MASK
DECL|FTM_SYNCONF_SYNCMODE_SHIFT|macro|FTM_SYNCONF_SYNCMODE_SHIFT
DECL|FTM_SYNC_CNTMAX_MASK|macro|FTM_SYNC_CNTMAX_MASK
DECL|FTM_SYNC_CNTMAX_SHIFT|macro|FTM_SYNC_CNTMAX_SHIFT
DECL|FTM_SYNC_CNTMIN_MASK|macro|FTM_SYNC_CNTMIN_MASK
DECL|FTM_SYNC_CNTMIN_SHIFT|macro|FTM_SYNC_CNTMIN_SHIFT
DECL|FTM_SYNC_REG|macro|FTM_SYNC_REG
DECL|FTM_SYNC_REINIT_MASK|macro|FTM_SYNC_REINIT_MASK
DECL|FTM_SYNC_REINIT_SHIFT|macro|FTM_SYNC_REINIT_SHIFT
DECL|FTM_SYNC_SWSYNC_MASK|macro|FTM_SYNC_SWSYNC_MASK
DECL|FTM_SYNC_SWSYNC_SHIFT|macro|FTM_SYNC_SWSYNC_SHIFT
DECL|FTM_SYNC_SYNCHOM_MASK|macro|FTM_SYNC_SYNCHOM_MASK
DECL|FTM_SYNC_SYNCHOM_SHIFT|macro|FTM_SYNC_SYNCHOM_SHIFT
DECL|FTM_SYNC_TRIG0_MASK|macro|FTM_SYNC_TRIG0_MASK
DECL|FTM_SYNC_TRIG0_SHIFT|macro|FTM_SYNC_TRIG0_SHIFT
DECL|FTM_SYNC_TRIG1_MASK|macro|FTM_SYNC_TRIG1_MASK
DECL|FTM_SYNC_TRIG1_SHIFT|macro|FTM_SYNC_TRIG1_SHIFT
DECL|FTM_SYNC_TRIG2_MASK|macro|FTM_SYNC_TRIG2_MASK
DECL|FTM_SYNC_TRIG2_SHIFT|macro|FTM_SYNC_TRIG2_SHIFT
DECL|FTM_Type|typedef|} FTM_Type, *FTM_MemMapPtr;
DECL|FTRL|member|__IO uint32_t FTRL; /**< Frame Truncation Length, offset: 0x1B0 */
DECL|GALR|member|__IO uint32_t GALR; /**< Descriptor Group Lower Address Register, offset: 0x124 */
DECL|GATE00|member|__IO uint8_t GATE00; /**< Semaphores Gate 3 Register, offset: 0x0 */
DECL|GATE01|member|__IO uint8_t GATE01; /**< Semaphores Gate 2 Register, offset: 0x1 */
DECL|GATE02|member|__IO uint8_t GATE02; /**< Semaphores Gate 1 Register, offset: 0x2 */
DECL|GATE03|member|__IO uint8_t GATE03; /**< Semaphores Gate 0 Register, offset: 0x3 */
DECL|GATE04|member|__IO uint8_t GATE04; /**< Semaphores Gate 7 Register, offset: 0x4 */
DECL|GATE05|member|__IO uint8_t GATE05; /**< Semaphores Gate 6 Register, offset: 0x5 */
DECL|GATE06|member|__IO uint8_t GATE06; /**< Semaphores Gate 5 Register, offset: 0x6 */
DECL|GATE07|member|__IO uint8_t GATE07; /**< Semaphores Gate 4 Register, offset: 0x7 */
DECL|GATE08|member|__IO uint8_t GATE08; /**< Semaphores Gate 11 Register, offset: 0x8 */
DECL|GATE09|member|__IO uint8_t GATE09; /**< Semaphores Gate 10 Register, offset: 0x9 */
DECL|GATE10|member|__IO uint8_t GATE10; /**< Semaphores Gate 9 Register, offset: 0xA */
DECL|GATE11|member|__IO uint8_t GATE11; /**< Semaphores Gate 8 Register, offset: 0xB */
DECL|GATE12|member|__IO uint8_t GATE12; /**< Semaphores Gate 15 Register, offset: 0xC */
DECL|GATE13|member|__IO uint8_t GATE13; /**< Semaphores Gate 14 Register, offset: 0xD */
DECL|GATE14|member|__IO uint8_t GATE14; /**< Semaphores Gate 13 Register, offset: 0xE */
DECL|GATE15|member|__IO uint8_t GATE15; /**< Semaphores Gate 12 Register, offset: 0xF */
DECL|GATE_CODE_CON0|member|__IO uint32_t GATE_CODE_CON0; /**< , offset: 0x40 */
DECL|GATE|member|__IO uint8_t GATE[64]; /**< Gate Register, array offset: 0x0, array step: 0x1 */
DECL|GAUR|member|__IO uint32_t GAUR; /**< Descriptor Group Upper Address Register, offset: 0x120 */
DECL|GDIR|member|__IO uint32_t GDIR; /**< GPIO direction register, offset: 0x4 */
DECL|GFWR|member|__IO uint32_t GFWR; /**< Glitch Filter Width Registers, offset: 0x9E0 */
DECL|GP10|member|__IO uint32_t GP10; /**< Value of OTP Bank14 Word0, offset: 0x780 */
DECL|GP11|member|__IO uint32_t GP11; /**< Value of OTP Bank14 Word1, offset: 0x790 */
DECL|GP20|member|__IO uint32_t GP20; /**< Value of OTP Bank14 Word2, offset: 0x7A0 */
DECL|GP21|member|__IO uint32_t GP21; /**< Value of OTP Bank14 Word3, offset: 0x7B0 */
DECL|GPCCR|member|__IO uint32_t GPCCR; /**< General Purpose Clocks Control Register,offset: 0x7 */
DECL|GPCCR|member|} GPCCR;
DECL|GPCNT|member|__IO uint32_t GPCNT; /**< SIM General Purpose Counter Register, offset: 0x58 */
DECL|GPC_A7_MIX_PDN_FLG_A7_MIX_PDN_FLAG_MASK|macro|GPC_A7_MIX_PDN_FLG_A7_MIX_PDN_FLAG_MASK
DECL|GPC_A7_MIX_PDN_FLG_A7_MIX_PDN_FLAG_SHIFT|macro|GPC_A7_MIX_PDN_FLG_A7_MIX_PDN_FLAG_SHIFT
DECL|GPC_A7_MIX_PDN_FLG_REG|macro|GPC_A7_MIX_PDN_FLG_REG
DECL|GPC_A7_MIX_PDN_FLG|macro|GPC_A7_MIX_PDN_FLG
DECL|GPC_A7_PU_PDN_FLG_A7_MIPI_PHY_PGC_PDN_FLG_MASK|macro|GPC_A7_PU_PDN_FLG_A7_MIPI_PHY_PGC_PDN_FLG_MASK
DECL|GPC_A7_PU_PDN_FLG_A7_MIPI_PHY_PGC_PDN_FLG_SHIFT|macro|GPC_A7_PU_PDN_FLG_A7_MIPI_PHY_PGC_PDN_FLG_SHIFT
DECL|GPC_A7_PU_PDN_FLG_A7_PCIE_PHY_PGC_PDN_FLG_MASK|macro|GPC_A7_PU_PDN_FLG_A7_PCIE_PHY_PGC_PDN_FLG_MASK
DECL|GPC_A7_PU_PDN_FLG_A7_PCIE_PHY_PGC_PDN_FLG_SHIFT|macro|GPC_A7_PU_PDN_FLG_A7_PCIE_PHY_PGC_PDN_FLG_SHIFT
DECL|GPC_A7_PU_PDN_FLG_A7_USB_HSIC_PHY_PGC_PDN_FLG_MASK|macro|GPC_A7_PU_PDN_FLG_A7_USB_HSIC_PHY_PGC_PDN_FLG_MASK
DECL|GPC_A7_PU_PDN_FLG_A7_USB_HSIC_PHY_PGC_PDN_FLG_SHIFT|macro|GPC_A7_PU_PDN_FLG_A7_USB_HSIC_PHY_PGC_PDN_FLG_SHIFT
DECL|GPC_A7_PU_PDN_FLG_A7_USB_OTG1_PHY_PGC_PDN_FLG_MASK|macro|GPC_A7_PU_PDN_FLG_A7_USB_OTG1_PHY_PGC_PDN_FLG_MASK
DECL|GPC_A7_PU_PDN_FLG_A7_USB_OTG1_PHY_PGC_PDN_FLG_SHIFT|macro|GPC_A7_PU_PDN_FLG_A7_USB_OTG1_PHY_PGC_PDN_FLG_SHIFT
DECL|GPC_A7_PU_PDN_FLG_A7_USB_OTG2_PHY_PGC_PDN_FLG_MASK|macro|GPC_A7_PU_PDN_FLG_A7_USB_OTG2_PHY_PGC_PDN_FLG_MASK
DECL|GPC_A7_PU_PDN_FLG_A7_USB_OTG2_PHY_PGC_PDN_FLG_SHIFT|macro|GPC_A7_PU_PDN_FLG_A7_USB_OTG2_PHY_PGC_PDN_FLG_SHIFT
DECL|GPC_A7_PU_PDN_FLG_REG|macro|GPC_A7_PU_PDN_FLG_REG
DECL|GPC_A7_PU_PDN_FLG|macro|GPC_A7_PU_PDN_FLG
DECL|GPC_A7_PU_PGC_PDN_STATUS0|macro|GPC_A7_PU_PGC_PDN_STATUS0
DECL|GPC_A7_PU_PGC_PDN_STATUS1|macro|GPC_A7_PU_PGC_PDN_STATUS1
DECL|GPC_A7_PU_PGC_PDN_STATUS2|macro|GPC_A7_PU_PGC_PDN_STATUS2
DECL|GPC_A7_PU_PGC_PDN_STATUS_CORE0_A7_PDN_STATUS_MASK|macro|GPC_A7_PU_PGC_PDN_STATUS_CORE0_A7_PDN_STATUS_MASK
DECL|GPC_A7_PU_PGC_PDN_STATUS_CORE0_A7_PDN_STATUS_SHIFT|macro|GPC_A7_PU_PGC_PDN_STATUS_CORE0_A7_PDN_STATUS_SHIFT
DECL|GPC_A7_PU_PGC_PDN_STATUS_CORE1_A7_PDN_STATUS_MASK|macro|GPC_A7_PU_PGC_PDN_STATUS_CORE1_A7_PDN_STATUS_MASK
DECL|GPC_A7_PU_PGC_PDN_STATUS_CORE1_A7_PDN_STATUS_SHIFT|macro|GPC_A7_PU_PGC_PDN_STATUS_CORE1_A7_PDN_STATUS_SHIFT
DECL|GPC_A7_PU_PGC_PDN_STATUS_REG|macro|GPC_A7_PU_PGC_PDN_STATUS_REG
DECL|GPC_A7_PU_PGC_PDN_STATUS_SCU_A7_PDN_STATUS_MASK|macro|GPC_A7_PU_PGC_PDN_STATUS_SCU_A7_PDN_STATUS_MASK
DECL|GPC_A7_PU_PGC_PDN_STATUS_SCU_A7_PDN_STATUS_SHIFT|macro|GPC_A7_PU_PGC_PDN_STATUS_SCU_A7_PDN_STATUS_SHIFT
DECL|GPC_A7_PU_PGC_PDN_STATUS|macro|GPC_A7_PU_PGC_PDN_STATUS
DECL|GPC_A7_PU_PGC_PUP_STATUS0|macro|GPC_A7_PU_PGC_PUP_STATUS0
DECL|GPC_A7_PU_PGC_PUP_STATUS1|macro|GPC_A7_PU_PGC_PUP_STATUS1
DECL|GPC_A7_PU_PGC_PUP_STATUS2|macro|GPC_A7_PU_PGC_PUP_STATUS2
DECL|GPC_A7_PU_PGC_PUP_STATUS_A7_MIPI_PHY_PGC_PUP_STATUS_MASK|macro|GPC_A7_PU_PGC_PUP_STATUS_A7_MIPI_PHY_PGC_PUP_STATUS_MASK
DECL|GPC_A7_PU_PGC_PUP_STATUS_A7_MIPI_PHY_PGC_PUP_STATUS_SHIFT|macro|GPC_A7_PU_PGC_PUP_STATUS_A7_MIPI_PHY_PGC_PUP_STATUS_SHIFT
DECL|GPC_A7_PU_PGC_PUP_STATUS_A7_PCIE_PHY_PGC_PUP_STATUS_MASK|macro|GPC_A7_PU_PGC_PUP_STATUS_A7_PCIE_PHY_PGC_PUP_STATUS_MASK
DECL|GPC_A7_PU_PGC_PUP_STATUS_A7_PCIE_PHY_PGC_PUP_STATUS_SHIFT|macro|GPC_A7_PU_PGC_PUP_STATUS_A7_PCIE_PHY_PGC_PUP_STATUS_SHIFT
DECL|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_HSIC_PHY_PGC_PUP_STATUS_MASK|macro|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_HSIC_PHY_PGC_PUP_STATUS_MASK
DECL|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_HSIC_PHY_PGC_PUP_STATUS_SHIFT|macro|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_HSIC_PHY_PGC_PUP_STATUS_SHIFT
DECL|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_OTG1_PHY_PGC_PUP_STATUS_MASK|macro|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_OTG1_PHY_PGC_PUP_STATUS_MASK
DECL|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_OTG1_PHY_PGC_PUP_STATUS_SHIFT|macro|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_OTG1_PHY_PGC_PUP_STATUS_SHIFT
DECL|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_OTG2_PHY_PGC_PUP_STATUS_MASK|macro|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_OTG2_PHY_PGC_PUP_STATUS_MASK
DECL|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_OTG2_PHY_PGC_PUP_STATUS_SHIFT|macro|GPC_A7_PU_PGC_PUP_STATUS_A7_USB_OTG2_PHY_PGC_PUP_STATUS_SHIFT
DECL|GPC_A7_PU_PGC_PUP_STATUS_REG|macro|GPC_A7_PU_PGC_PUP_STATUS_REG
DECL|GPC_A7_PU_PGC_PUP_STATUS|macro|GPC_A7_PU_PGC_PUP_STATUS
DECL|GPC_BASE_ADDRS|macro|GPC_BASE_ADDRS
DECL|GPC_BASE_PTRS|macro|GPC_BASE_PTRS
DECL|GPC_BASE_PTR|macro|GPC_BASE_PTR
DECL|GPC_BASE|macro|GPC_BASE
DECL|GPC_CPU_PGC_PDN_STATUS1_CORE0_A7_PDN_STATUS_MASK|macro|GPC_CPU_PGC_PDN_STATUS1_CORE0_A7_PDN_STATUS_MASK
DECL|GPC_CPU_PGC_PDN_STATUS1_CORE0_A7_PDN_STATUS_SHIFT|macro|GPC_CPU_PGC_PDN_STATUS1_CORE0_A7_PDN_STATUS_SHIFT
DECL|GPC_CPU_PGC_PDN_STATUS1_CORE1_A7_PDN_STATUS_MASK|macro|GPC_CPU_PGC_PDN_STATUS1_CORE1_A7_PDN_STATUS_MASK
DECL|GPC_CPU_PGC_PDN_STATUS1_CORE1_A7_PDN_STATUS_SHIFT|macro|GPC_CPU_PGC_PDN_STATUS1_CORE1_A7_PDN_STATUS_SHIFT
DECL|GPC_CPU_PGC_PDN_STATUS1_REG|macro|GPC_CPU_PGC_PDN_STATUS1_REG
DECL|GPC_CPU_PGC_PDN_STATUS1_SCU_A7_PDN_STATUS_MASK|macro|GPC_CPU_PGC_PDN_STATUS1_SCU_A7_PDN_STATUS_MASK
DECL|GPC_CPU_PGC_PDN_STATUS1_SCU_A7_PDN_STATUS_SHIFT|macro|GPC_CPU_PGC_PDN_STATUS1_SCU_A7_PDN_STATUS_SHIFT
DECL|GPC_CPU_PGC_PDN_STATUS1|macro|GPC_CPU_PGC_PDN_STATUS1
DECL|GPC_CPU_PGC_PUP_STATUS1_CORE0_A7_PUP_STATUS_MASK|macro|GPC_CPU_PGC_PUP_STATUS1_CORE0_A7_PUP_STATUS_MASK
DECL|GPC_CPU_PGC_PUP_STATUS1_CORE0_A7_PUP_STATUS_SHIFT|macro|GPC_CPU_PGC_PUP_STATUS1_CORE0_A7_PUP_STATUS_SHIFT
DECL|GPC_CPU_PGC_PUP_STATUS1_CORE1_A7_PUP_STATUS_MASK|macro|GPC_CPU_PGC_PUP_STATUS1_CORE1_A7_PUP_STATUS_MASK
DECL|GPC_CPU_PGC_PUP_STATUS1_CORE1_A7_PUP_STATUS_SHIFT|macro|GPC_CPU_PGC_PUP_STATUS1_CORE1_A7_PUP_STATUS_SHIFT
DECL|GPC_CPU_PGC_PUP_STATUS1_REG|macro|GPC_CPU_PGC_PUP_STATUS1_REG
DECL|GPC_CPU_PGC_PUP_STATUS1_SCU_A7_PUP_STATUS_MASK|macro|GPC_CPU_PGC_PUP_STATUS1_SCU_A7_PUP_STATUS_MASK
DECL|GPC_CPU_PGC_PUP_STATUS1_SCU_A7_PUP_STATUS_SHIFT|macro|GPC_CPU_PGC_PUP_STATUS1_SCU_A7_PUP_STATUS_SHIFT
DECL|GPC_CPU_PGC_PUP_STATUS1|macro|GPC_CPU_PGC_PUP_STATUS1
DECL|GPC_CPU_PGC_SW_PDN_REQ_CORE0_A7_SW_PDN_REQ_MASK|macro|GPC_CPU_PGC_SW_PDN_REQ_CORE0_A7_SW_PDN_REQ_MASK
DECL|GPC_CPU_PGC_SW_PDN_REQ_CORE0_A7_SW_PDN_REQ_SHIFT|macro|GPC_CPU_PGC_SW_PDN_REQ_CORE0_A7_SW_PDN_REQ_SHIFT
DECL|GPC_CPU_PGC_SW_PDN_REQ_CORE1_A7_SW_PDN_REQ_MASK|macro|GPC_CPU_PGC_SW_PDN_REQ_CORE1_A7_SW_PDN_REQ_MASK
DECL|GPC_CPU_PGC_SW_PDN_REQ_CORE1_A7_SW_PDN_REQ_SHIFT|macro|GPC_CPU_PGC_SW_PDN_REQ_CORE1_A7_SW_PDN_REQ_SHIFT
DECL|GPC_CPU_PGC_SW_PDN_REQ_REG|macro|GPC_CPU_PGC_SW_PDN_REQ_REG
DECL|GPC_CPU_PGC_SW_PDN_REQ_SCU_A7_SW_PDN_REQ_MASK|macro|GPC_CPU_PGC_SW_PDN_REQ_SCU_A7_SW_PDN_REQ_MASK
DECL|GPC_CPU_PGC_SW_PDN_REQ_SCU_A7_SW_PDN_REQ_SHIFT|macro|GPC_CPU_PGC_SW_PDN_REQ_SCU_A7_SW_PDN_REQ_SHIFT
DECL|GPC_CPU_PGC_SW_PDN_REQ|macro|GPC_CPU_PGC_SW_PDN_REQ
DECL|GPC_CPU_PGC_SW_PUP_REQ_CORE0_A7_SW_PUP_REQ_MASK|macro|GPC_CPU_PGC_SW_PUP_REQ_CORE0_A7_SW_PUP_REQ_MASK
DECL|GPC_CPU_PGC_SW_PUP_REQ_CORE0_A7_SW_PUP_REQ_SHIFT|macro|GPC_CPU_PGC_SW_PUP_REQ_CORE0_A7_SW_PUP_REQ_SHIFT
DECL|GPC_CPU_PGC_SW_PUP_REQ_CORE1_A7_SW_PUP_REQ_MASK|macro|GPC_CPU_PGC_SW_PUP_REQ_CORE1_A7_SW_PUP_REQ_MASK
DECL|GPC_CPU_PGC_SW_PUP_REQ_CORE1_A7_SW_PUP_REQ_SHIFT|macro|GPC_CPU_PGC_SW_PUP_REQ_CORE1_A7_SW_PUP_REQ_SHIFT
DECL|GPC_CPU_PGC_SW_PUP_REQ_REG|macro|GPC_CPU_PGC_SW_PUP_REQ_REG
DECL|GPC_CPU_PGC_SW_PUP_REQ_SCU_A7_SW_PUP_REQ_MASK|macro|GPC_CPU_PGC_SW_PUP_REQ_SCU_A7_SW_PUP_REQ_MASK
DECL|GPC_CPU_PGC_SW_PUP_REQ_SCU_A7_SW_PUP_REQ_SHIFT|macro|GPC_CPU_PGC_SW_PUP_REQ_SCU_A7_SW_PUP_REQ_SHIFT
DECL|GPC_CPU_PGC_SW_PUP_REQ|macro|GPC_CPU_PGC_SW_PUP_REQ
DECL|GPC_DEBUG_ADDR1_GPC_INT_MASK|macro|GPC_DEBUG_ADDR1_GPC_INT_MASK
DECL|GPC_DEBUG_ADDR1_GPC_INT_SHIFT|macro|GPC_DEBUG_ADDR1_GPC_INT_SHIFT
DECL|GPC_DEBUG_ADDR1_REG|macro|GPC_DEBUG_ADDR1_REG
DECL|GPC_DEBUG_ADDR1_WFI_A7_CORE0_MASK|macro|GPC_DEBUG_ADDR1_WFI_A7_CORE0_MASK
DECL|GPC_DEBUG_ADDR1_WFI_A7_CORE0_SHIFT|macro|GPC_DEBUG_ADDR1_WFI_A7_CORE0_SHIFT
DECL|GPC_DEBUG_ADDR1_WFI_A7_CORE1_MASK|macro|GPC_DEBUG_ADDR1_WFI_A7_CORE1_MASK
DECL|GPC_DEBUG_ADDR1_WFI_A7_CORE1_SHIFT|macro|GPC_DEBUG_ADDR1_WFI_A7_CORE1_SHIFT
DECL|GPC_DEBUG_ADDR1_WFI_A7_SCU_MASK|macro|GPC_DEBUG_ADDR1_WFI_A7_SCU_MASK
DECL|GPC_DEBUG_ADDR1_WFI_A7_SCU_SHIFT|macro|GPC_DEBUG_ADDR1_WFI_A7_SCU_SHIFT
DECL|GPC_DEBUG_ADDR1_WFI_M4_MASK|macro|GPC_DEBUG_ADDR1_WFI_M4_MASK
DECL|GPC_DEBUG_ADDR1_WFI_M4_SHIFT|macro|GPC_DEBUG_ADDR1_WFI_M4_SHIFT
DECL|GPC_DEBUG_ADDR1_nFIQ0_MASK|macro|GPC_DEBUG_ADDR1_nFIQ0_MASK
DECL|GPC_DEBUG_ADDR1_nFIQ0_SHIFT|macro|GPC_DEBUG_ADDR1_nFIQ0_SHIFT
DECL|GPC_DEBUG_ADDR1_nFIQ1_MASK|macro|GPC_DEBUG_ADDR1_nFIQ1_MASK
DECL|GPC_DEBUG_ADDR1_nFIQ1_SHIFT|macro|GPC_DEBUG_ADDR1_nFIQ1_SHIFT
DECL|GPC_DEBUG_ADDR1_nFIQ2_MASK|macro|GPC_DEBUG_ADDR1_nFIQ2_MASK
DECL|GPC_DEBUG_ADDR1_nFIQ2_SHIFT|macro|GPC_DEBUG_ADDR1_nFIQ2_SHIFT
DECL|GPC_DEBUG_ADDR1_nFIQ3_MASK|macro|GPC_DEBUG_ADDR1_nFIQ3_MASK
DECL|GPC_DEBUG_ADDR1_nFIQ3_SHIFT|macro|GPC_DEBUG_ADDR1_nFIQ3_SHIFT
DECL|GPC_DEBUG_ADDR1_nIRQ0_MASK|macro|GPC_DEBUG_ADDR1_nIRQ0_MASK
DECL|GPC_DEBUG_ADDR1_nIRQ0_SHIFT|macro|GPC_DEBUG_ADDR1_nIRQ0_SHIFT
DECL|GPC_DEBUG_ADDR1_nIRQ1_MASK|macro|GPC_DEBUG_ADDR1_nIRQ1_MASK
DECL|GPC_DEBUG_ADDR1_nIRQ1_SHIFT|macro|GPC_DEBUG_ADDR1_nIRQ1_SHIFT
DECL|GPC_DEBUG_ADDR1_nIRQ2_MASK|macro|GPC_DEBUG_ADDR1_nIRQ2_MASK
DECL|GPC_DEBUG_ADDR1_nIRQ2_SHIFT|macro|GPC_DEBUG_ADDR1_nIRQ2_SHIFT
DECL|GPC_DEBUG_ADDR1_nIRQ3_MASK|macro|GPC_DEBUG_ADDR1_nIRQ3_MASK
DECL|GPC_DEBUG_ADDR1_nIRQ3_SHIFT|macro|GPC_DEBUG_ADDR1_nIRQ3_SHIFT
DECL|GPC_DEBUG_ADDR1|macro|GPC_DEBUG_ADDR1
DECL|GPC_DEBUG_ADDR2_GPC_MIX_ISO_MASK|macro|GPC_DEBUG_ADDR2_GPC_MIX_ISO_MASK
DECL|GPC_DEBUG_ADDR2_GPC_MIX_ISO_SHIFT|macro|GPC_DEBUG_ADDR2_GPC_MIX_ISO_SHIFT
DECL|GPC_DEBUG_ADDR2_GPC_MIX_RDY_MASK|macro|GPC_DEBUG_ADDR2_GPC_MIX_RDY_MASK
DECL|GPC_DEBUG_ADDR2_GPC_MIX_RDY_SHIFT|macro|GPC_DEBUG_ADDR2_GPC_MIX_RDY_SHIFT
DECL|GPC_DEBUG_ADDR2_GPC_MIX_RESET_B_MASK|macro|GPC_DEBUG_ADDR2_GPC_MIX_RESET_B_MASK
DECL|GPC_DEBUG_ADDR2_GPC_MIX_RESET_B_SHIFT|macro|GPC_DEBUG_ADDR2_GPC_MIX_RESET_B_SHIFT
DECL|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_MASK|macro|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_MASK
DECL|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_OUT0_MASK|macro|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_OUT0_MASK
DECL|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_OUT0_SHIFT|macro|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_OUT0_SHIFT
DECL|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_OUT1_MASK|macro|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_OUT1_MASK
DECL|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_OUT1_SHIFT|macro|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_OUT1_SHIFT
DECL|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_SHIFT|macro|GPC_DEBUG_ADDR2_GPC_MIX_SCALL_SHIFT
DECL|GPC_DEBUG_ADDR2_GPC_MIX_SWITCH_B_MASK|macro|GPC_DEBUG_ADDR2_GPC_MIX_SWITCH_B_MASK
DECL|GPC_DEBUG_ADDR2_GPC_MIX_SWITCH_B_SHIFT|macro|GPC_DEBUG_ADDR2_GPC_MIX_SWITCH_B_SHIFT
DECL|GPC_DEBUG_ADDR2_GPC_PU_ISO_MASK|macro|GPC_DEBUG_ADDR2_GPC_PU_ISO_MASK
DECL|GPC_DEBUG_ADDR2_GPC_PU_ISO_SHIFT|macro|GPC_DEBUG_ADDR2_GPC_PU_ISO_SHIFT
DECL|GPC_DEBUG_ADDR2_GPC_PU_ISO|macro|GPC_DEBUG_ADDR2_GPC_PU_ISO
DECL|GPC_DEBUG_ADDR2_GPC_PU_RESET_B_MASK|macro|GPC_DEBUG_ADDR2_GPC_PU_RESET_B_MASK
DECL|GPC_DEBUG_ADDR2_GPC_PU_RESET_B_SHIFT|macro|GPC_DEBUG_ADDR2_GPC_PU_RESET_B_SHIFT
DECL|GPC_DEBUG_ADDR2_GPC_PU_RESET_B|macro|GPC_DEBUG_ADDR2_GPC_PU_RESET_B
DECL|GPC_DEBUG_ADDR2_GPC_PU_SWITCH_B_MASK|macro|GPC_DEBUG_ADDR2_GPC_PU_SWITCH_B_MASK
DECL|GPC_DEBUG_ADDR2_GPC_PU_SWITCH_B_SHIFT|macro|GPC_DEBUG_ADDR2_GPC_PU_SWITCH_B_SHIFT
DECL|GPC_DEBUG_ADDR2_GPC_PU_SWITCH_B|macro|GPC_DEBUG_ADDR2_GPC_PU_SWITCH_B
DECL|GPC_DEBUG_ADDR2_MIX_RESET_PENETRATED_MASK|macro|GPC_DEBUG_ADDR2_MIX_RESET_PENETRATED_MASK
DECL|GPC_DEBUG_ADDR2_MIX_RESET_PENETRATED_SHIFT|macro|GPC_DEBUG_ADDR2_MIX_RESET_PENETRATED_SHIFT
DECL|GPC_DEBUG_ADDR2_PU_RESET_PENETRATED_MASK|macro|GPC_DEBUG_ADDR2_PU_RESET_PENETRATED_MASK
DECL|GPC_DEBUG_ADDR2_PU_RESET_PENETRATED_SHIFT|macro|GPC_DEBUG_ADDR2_PU_RESET_PENETRATED_SHIFT
DECL|GPC_DEBUG_ADDR2_PU_RESET_PENETRATED|macro|GPC_DEBUG_ADDR2_PU_RESET_PENETRATED
DECL|GPC_DEBUG_ADDR2_REG|macro|GPC_DEBUG_ADDR2_REG
DECL|GPC_DEBUG_ADDR2_SRC_EN_MIX_CLK_MASK|macro|GPC_DEBUG_ADDR2_SRC_EN_MIX_CLK_MASK
DECL|GPC_DEBUG_ADDR2_SRC_EN_MIX_CLK_SHIFT|macro|GPC_DEBUG_ADDR2_SRC_EN_MIX_CLK_SHIFT
DECL|GPC_DEBUG_ADDR2|macro|GPC_DEBUG_ADDR2
DECL|GPC_GPC_GPR_A7_CORE_DBG_RST_MSK_PG_MASK|macro|GPC_GPC_GPR_A7_CORE_DBG_RST_MSK_PG_MASK
DECL|GPC_GPC_GPR_A7_CORE_DBG_RST_MSK_PG_SHIFT|macro|GPC_GPC_GPR_A7_CORE_DBG_RST_MSK_PG_SHIFT
DECL|GPC_GPC_GPR_REG|macro|GPC_GPC_GPR_REG
DECL|GPC_GPC_GPR|macro|GPC_GPC_GPR
DECL|GPC_GPR|member|__IO uint32_t GPC_GPR; /**< GPC general purpose register , offset: 0x120 */
DECL|GPC_GTOR_OBS_EN_MASK|macro|GPC_GTOR_OBS_EN_MASK
DECL|GPC_GTOR_OBS_EN_SHIFT|macro|GPC_GTOR_OBS_EN_SHIFT
DECL|GPC_GTOR_OBS_OUTPUT_0_SEL_MASK|macro|GPC_GTOR_OBS_OUTPUT_0_SEL_MASK
DECL|GPC_GTOR_OBS_OUTPUT_0_SEL_SHIFT|macro|GPC_GTOR_OBS_OUTPUT_0_SEL_SHIFT
DECL|GPC_GTOR_OBS_OUTPUT_0_SEL|macro|GPC_GTOR_OBS_OUTPUT_0_SEL
DECL|GPC_GTOR_OBS_OUTPUT_1_SEL_MASK|macro|GPC_GTOR_OBS_OUTPUT_1_SEL_MASK
DECL|GPC_GTOR_OBS_OUTPUT_1_SEL_SHIFT|macro|GPC_GTOR_OBS_OUTPUT_1_SEL_SHIFT
DECL|GPC_GTOR_OBS_OUTPUT_1_SEL|macro|GPC_GTOR_OBS_OUTPUT_1_SEL
DECL|GPC_GTOR_OBS_OUTPUT_2_SEL_MASK|macro|GPC_GTOR_OBS_OUTPUT_2_SEL_MASK
DECL|GPC_GTOR_OBS_OUTPUT_2_SEL_SHIFT|macro|GPC_GTOR_OBS_OUTPUT_2_SEL_SHIFT
DECL|GPC_GTOR_OBS_OUTPUT_2_SEL|macro|GPC_GTOR_OBS_OUTPUT_2_SEL
DECL|GPC_GTOR_REG|macro|GPC_GTOR_REG
DECL|GPC_GTOR|macro|GPC_GTOR
DECL|GPC_IMR1_CORE0_A7_IMR1_CORE0_A7_MASK|macro|GPC_IMR1_CORE0_A7_IMR1_CORE0_A7_MASK
DECL|GPC_IMR1_CORE0_A7_IMR1_CORE0_A7_SHIFT|macro|GPC_IMR1_CORE0_A7_IMR1_CORE0_A7_SHIFT
DECL|GPC_IMR1_CORE0_A7_IMR1_CORE0_A7|macro|GPC_IMR1_CORE0_A7_IMR1_CORE0_A7
DECL|GPC_IMR1_CORE0_A7_REG|macro|GPC_IMR1_CORE0_A7_REG
DECL|GPC_IMR1_CORE0_A7|macro|GPC_IMR1_CORE0_A7
DECL|GPC_IMR1_CORE1_A7_IMR1_CORE1_A7_MASK|macro|GPC_IMR1_CORE1_A7_IMR1_CORE1_A7_MASK
DECL|GPC_IMR1_CORE1_A7_IMR1_CORE1_A7_SHIFT|macro|GPC_IMR1_CORE1_A7_IMR1_CORE1_A7_SHIFT
DECL|GPC_IMR1_CORE1_A7_IMR1_CORE1_A7|macro|GPC_IMR1_CORE1_A7_IMR1_CORE1_A7
DECL|GPC_IMR1_CORE1_A7_REG|macro|GPC_IMR1_CORE1_A7_REG
DECL|GPC_IMR1_CORE1_A7|macro|GPC_IMR1_CORE1_A7
DECL|GPC_IMR1_M4_IMR1_M4_MASK|macro|GPC_IMR1_M4_IMR1_M4_MASK
DECL|GPC_IMR1_M4_IMR1_M4_SHIFT|macro|GPC_IMR1_M4_IMR1_M4_SHIFT
DECL|GPC_IMR1_M4_IMR1_M4|macro|GPC_IMR1_M4_IMR1_M4
DECL|GPC_IMR1_M4_REG|macro|GPC_IMR1_M4_REG
DECL|GPC_IMR1_M4|macro|GPC_IMR1_M4
DECL|GPC_IMR2_CORE0_A7_IMR2_CORE0_A7_MASK|macro|GPC_IMR2_CORE0_A7_IMR2_CORE0_A7_MASK
DECL|GPC_IMR2_CORE0_A7_IMR2_CORE0_A7_SHIFT|macro|GPC_IMR2_CORE0_A7_IMR2_CORE0_A7_SHIFT
DECL|GPC_IMR2_CORE0_A7_IMR2_CORE0_A7|macro|GPC_IMR2_CORE0_A7_IMR2_CORE0_A7
DECL|GPC_IMR2_CORE0_A7_REG|macro|GPC_IMR2_CORE0_A7_REG
DECL|GPC_IMR2_CORE0_A7|macro|GPC_IMR2_CORE0_A7
DECL|GPC_IMR2_CORE1_A7_IMR2_CORE1_A7_MASK|macro|GPC_IMR2_CORE1_A7_IMR2_CORE1_A7_MASK
DECL|GPC_IMR2_CORE1_A7_IMR2_CORE1_A7_SHIFT|macro|GPC_IMR2_CORE1_A7_IMR2_CORE1_A7_SHIFT
DECL|GPC_IMR2_CORE1_A7_IMR2_CORE1_A7|macro|GPC_IMR2_CORE1_A7_IMR2_CORE1_A7
DECL|GPC_IMR2_CORE1_A7_REG|macro|GPC_IMR2_CORE1_A7_REG
DECL|GPC_IMR2_CORE1_A7|macro|GPC_IMR2_CORE1_A7
DECL|GPC_IMR2_M4_IMR2_M4_MASK|macro|GPC_IMR2_M4_IMR2_M4_MASK
DECL|GPC_IMR2_M4_IMR2_M4_SHIFT|macro|GPC_IMR2_M4_IMR2_M4_SHIFT
DECL|GPC_IMR2_M4_IMR2_M4|macro|GPC_IMR2_M4_IMR2_M4
DECL|GPC_IMR2_M4_REG|macro|GPC_IMR2_M4_REG
DECL|GPC_IMR2_M4|macro|GPC_IMR2_M4
DECL|GPC_IMR3_CORE0_A7_IMR3_CORE0_A7_MASK|macro|GPC_IMR3_CORE0_A7_IMR3_CORE0_A7_MASK
DECL|GPC_IMR3_CORE0_A7_IMR3_CORE0_A7_SHIFT|macro|GPC_IMR3_CORE0_A7_IMR3_CORE0_A7_SHIFT
DECL|GPC_IMR3_CORE0_A7_IMR3_CORE0_A7|macro|GPC_IMR3_CORE0_A7_IMR3_CORE0_A7
DECL|GPC_IMR3_CORE0_A7_REG|macro|GPC_IMR3_CORE0_A7_REG
DECL|GPC_IMR3_CORE0_A7|macro|GPC_IMR3_CORE0_A7
DECL|GPC_IMR3_CORE1_A7_IMR3_CORE1_A7_MASK|macro|GPC_IMR3_CORE1_A7_IMR3_CORE1_A7_MASK
DECL|GPC_IMR3_CORE1_A7_IMR3_CORE1_A7_SHIFT|macro|GPC_IMR3_CORE1_A7_IMR3_CORE1_A7_SHIFT
DECL|GPC_IMR3_CORE1_A7_IMR3_CORE1_A7|macro|GPC_IMR3_CORE1_A7_IMR3_CORE1_A7
DECL|GPC_IMR3_CORE1_A7_REG|macro|GPC_IMR3_CORE1_A7_REG
DECL|GPC_IMR3_CORE1_A7|macro|GPC_IMR3_CORE1_A7
DECL|GPC_IMR3_M4_IMR3_M4_MASK|macro|GPC_IMR3_M4_IMR3_M4_MASK
DECL|GPC_IMR3_M4_IMR3_M4_SHIFT|macro|GPC_IMR3_M4_IMR3_M4_SHIFT
DECL|GPC_IMR3_M4_IMR3_M4|macro|GPC_IMR3_M4_IMR3_M4
DECL|GPC_IMR3_M4_REG|macro|GPC_IMR3_M4_REG
DECL|GPC_IMR3_M4|macro|GPC_IMR3_M4
DECL|GPC_IMR4_CORE0_A7_IMR4_CORE0_A7_MASK|macro|GPC_IMR4_CORE0_A7_IMR4_CORE0_A7_MASK
DECL|GPC_IMR4_CORE0_A7_IMR4_CORE0_A7_SHIFT|macro|GPC_IMR4_CORE0_A7_IMR4_CORE0_A7_SHIFT
DECL|GPC_IMR4_CORE0_A7_IMR4_CORE0_A7|macro|GPC_IMR4_CORE0_A7_IMR4_CORE0_A7
DECL|GPC_IMR4_CORE0_A7_REG|macro|GPC_IMR4_CORE0_A7_REG
DECL|GPC_IMR4_CORE0_A7|macro|GPC_IMR4_CORE0_A7
DECL|GPC_IMR4_CORE1_A7_IMR4_CORE1_A7_MASK|macro|GPC_IMR4_CORE1_A7_IMR4_CORE1_A7_MASK
DECL|GPC_IMR4_CORE1_A7_IMR4_CORE1_A7_SHIFT|macro|GPC_IMR4_CORE1_A7_IMR4_CORE1_A7_SHIFT
DECL|GPC_IMR4_CORE1_A7_IMR4_CORE1_A7|macro|GPC_IMR4_CORE1_A7_IMR4_CORE1_A7
DECL|GPC_IMR4_CORE1_A7_REG|macro|GPC_IMR4_CORE1_A7_REG
DECL|GPC_IMR4_CORE1_A7|macro|GPC_IMR4_CORE1_A7
DECL|GPC_IMR4_M4_IMR4_M4_MASK|macro|GPC_IMR4_M4_IMR4_M4_MASK
DECL|GPC_IMR4_M4_IMR4_M4_SHIFT|macro|GPC_IMR4_M4_IMR4_M4_SHIFT
DECL|GPC_IMR4_M4_IMR4_M4|macro|GPC_IMR4_M4_IMR4_M4
DECL|GPC_IMR4_M4_REG|macro|GPC_IMR4_M4_REG
DECL|GPC_IMR4_M4|macro|GPC_IMR4_M4
DECL|GPC_IRQS|macro|GPC_IRQS
DECL|GPC_IRQn|enumerator|GPC_IRQn = 87, /**< GPC Interrupt Request 1 */
DECL|GPC_ISR1_A7_ISR1_A7_MASK|macro|GPC_ISR1_A7_ISR1_A7_MASK
DECL|GPC_ISR1_A7_ISR1_A7_SHIFT|macro|GPC_ISR1_A7_ISR1_A7_SHIFT
DECL|GPC_ISR1_A7_ISR1_A7|macro|GPC_ISR1_A7_ISR1_A7
DECL|GPC_ISR1_A7_REG|macro|GPC_ISR1_A7_REG
DECL|GPC_ISR1_A7|macro|GPC_ISR1_A7
DECL|GPC_ISR1_M4_ISR1_M4_MASK|macro|GPC_ISR1_M4_ISR1_M4_MASK
DECL|GPC_ISR1_M4_ISR1_M4_SHIFT|macro|GPC_ISR1_M4_ISR1_M4_SHIFT
DECL|GPC_ISR1_M4_ISR1_M4|macro|GPC_ISR1_M4_ISR1_M4
DECL|GPC_ISR1_M4_REG|macro|GPC_ISR1_M4_REG
DECL|GPC_ISR1_M4|macro|GPC_ISR1_M4
DECL|GPC_ISR2_A7_ISR2_A7_MASK|macro|GPC_ISR2_A7_ISR2_A7_MASK
DECL|GPC_ISR2_A7_ISR2_A7_SHIFT|macro|GPC_ISR2_A7_ISR2_A7_SHIFT
DECL|GPC_ISR2_A7_ISR2_A7|macro|GPC_ISR2_A7_ISR2_A7
DECL|GPC_ISR2_A7_REG|macro|GPC_ISR2_A7_REG
DECL|GPC_ISR2_A7|macro|GPC_ISR2_A7
DECL|GPC_ISR2_M4_ISR2_M4_MASK|macro|GPC_ISR2_M4_ISR2_M4_MASK
DECL|GPC_ISR2_M4_ISR2_M4_SHIFT|macro|GPC_ISR2_M4_ISR2_M4_SHIFT
DECL|GPC_ISR2_M4_ISR2_M4|macro|GPC_ISR2_M4_ISR2_M4
DECL|GPC_ISR2_M4_REG|macro|GPC_ISR2_M4_REG
DECL|GPC_ISR2_M4|macro|GPC_ISR2_M4
DECL|GPC_ISR3_A7_ISR3_A7_MASK|macro|GPC_ISR3_A7_ISR3_A7_MASK
DECL|GPC_ISR3_A7_ISR3_A7_SHIFT|macro|GPC_ISR3_A7_ISR3_A7_SHIFT
DECL|GPC_ISR3_A7_ISR3_A7|macro|GPC_ISR3_A7_ISR3_A7
DECL|GPC_ISR3_A7_REG|macro|GPC_ISR3_A7_REG
DECL|GPC_ISR3_A7|macro|GPC_ISR3_A7
DECL|GPC_ISR3_M4_ISR3_M4_MASK|macro|GPC_ISR3_M4_ISR3_M4_MASK
DECL|GPC_ISR3_M4_ISR3_M4_SHIFT|macro|GPC_ISR3_M4_ISR3_M4_SHIFT
DECL|GPC_ISR3_M4_ISR3_M4|macro|GPC_ISR3_M4_ISR3_M4
DECL|GPC_ISR3_M4_REG|macro|GPC_ISR3_M4_REG
DECL|GPC_ISR3_M4|macro|GPC_ISR3_M4
DECL|GPC_ISR4_A7_ISR4_A7_MASK|macro|GPC_ISR4_A7_ISR4_A7_MASK
DECL|GPC_ISR4_A7_ISR4_A7_SHIFT|macro|GPC_ISR4_A7_ISR4_A7_SHIFT
DECL|GPC_ISR4_A7_ISR4_A7|macro|GPC_ISR4_A7_ISR4_A7
DECL|GPC_ISR4_A7_REG|macro|GPC_ISR4_A7_REG
DECL|GPC_ISR4_A7|macro|GPC_ISR4_A7
DECL|GPC_ISR4_M4_ISR4_M4_MASK|macro|GPC_ISR4_M4_ISR4_M4_MASK
DECL|GPC_ISR4_M4_ISR4_M4_SHIFT|macro|GPC_ISR4_M4_ISR4_M4_SHIFT
DECL|GPC_ISR4_M4_ISR4_M4|macro|GPC_ISR4_M4_ISR4_M4
DECL|GPC_ISR4_M4_REG|macro|GPC_ISR4_M4_REG
DECL|GPC_ISR4_M4|macro|GPC_ISR4_M4
DECL|GPC_LPCR_A7_AD_EN_C0_IRQ_PUP_MASK|macro|GPC_LPCR_A7_AD_EN_C0_IRQ_PUP_MASK
DECL|GPC_LPCR_A7_AD_EN_C0_IRQ_PUP_SHIFT|macro|GPC_LPCR_A7_AD_EN_C0_IRQ_PUP_SHIFT
DECL|GPC_LPCR_A7_AD_EN_C0_PDN_MASK|macro|GPC_LPCR_A7_AD_EN_C0_PDN_MASK
DECL|GPC_LPCR_A7_AD_EN_C0_PDN_SHIFT|macro|GPC_LPCR_A7_AD_EN_C0_PDN_SHIFT
DECL|GPC_LPCR_A7_AD_EN_C0_PUP_MASK|macro|GPC_LPCR_A7_AD_EN_C0_PUP_MASK
DECL|GPC_LPCR_A7_AD_EN_C0_PUP_SHIFT|macro|GPC_LPCR_A7_AD_EN_C0_PUP_SHIFT
DECL|GPC_LPCR_A7_AD_EN_C0_WFI_PDN_MASK|macro|GPC_LPCR_A7_AD_EN_C0_WFI_PDN_MASK
DECL|GPC_LPCR_A7_AD_EN_C0_WFI_PDN_SHIFT|macro|GPC_LPCR_A7_AD_EN_C0_WFI_PDN_SHIFT
DECL|GPC_LPCR_A7_AD_EN_C1_IRQ_PUP_MASK|macro|GPC_LPCR_A7_AD_EN_C1_IRQ_PUP_MASK
DECL|GPC_LPCR_A7_AD_EN_C1_IRQ_PUP_SHIFT|macro|GPC_LPCR_A7_AD_EN_C1_IRQ_PUP_SHIFT
DECL|GPC_LPCR_A7_AD_EN_C1_PDN_MASK|macro|GPC_LPCR_A7_AD_EN_C1_PDN_MASK
DECL|GPC_LPCR_A7_AD_EN_C1_PDN_SHIFT|macro|GPC_LPCR_A7_AD_EN_C1_PDN_SHIFT
DECL|GPC_LPCR_A7_AD_EN_C1_PUP_MASK|macro|GPC_LPCR_A7_AD_EN_C1_PUP_MASK
DECL|GPC_LPCR_A7_AD_EN_C1_PUP_SHIFT|macro|GPC_LPCR_A7_AD_EN_C1_PUP_SHIFT
DECL|GPC_LPCR_A7_AD_EN_C1_WFI_PDN_MASK|macro|GPC_LPCR_A7_AD_EN_C1_WFI_PDN_MASK
DECL|GPC_LPCR_A7_AD_EN_C1_WFI_PDN_SHIFT|macro|GPC_LPCR_A7_AD_EN_C1_WFI_PDN_SHIFT
DECL|GPC_LPCR_A7_AD_EN_PLAT_PDN_MASK|macro|GPC_LPCR_A7_AD_EN_PLAT_PDN_MASK
DECL|GPC_LPCR_A7_AD_EN_PLAT_PDN_SHIFT|macro|GPC_LPCR_A7_AD_EN_PLAT_PDN_SHIFT
DECL|GPC_LPCR_A7_AD_L2_PGE_MASK|macro|GPC_LPCR_A7_AD_L2_PGE_MASK
DECL|GPC_LPCR_A7_AD_L2_PGE_SHIFT|macro|GPC_LPCR_A7_AD_L2_PGE_SHIFT
DECL|GPC_LPCR_A7_AD_REG|macro|GPC_LPCR_A7_AD_REG
DECL|GPC_LPCR_A7_AD|macro|GPC_LPCR_A7_AD
DECL|GPC_LPCR_A7_BSC_CPU_CLK_ON_LPM_MASK|macro|GPC_LPCR_A7_BSC_CPU_CLK_ON_LPM_MASK
DECL|GPC_LPCR_A7_BSC_CPU_CLK_ON_LPM_SHIFT|macro|GPC_LPCR_A7_BSC_CPU_CLK_ON_LPM_SHIFT
DECL|GPC_LPCR_A7_BSC_IRQ_SRC_A7_WUP_MASK|macro|GPC_LPCR_A7_BSC_IRQ_SRC_A7_WUP_MASK
DECL|GPC_LPCR_A7_BSC_IRQ_SRC_A7_WUP_SHIFT|macro|GPC_LPCR_A7_BSC_IRQ_SRC_A7_WUP_SHIFT
DECL|GPC_LPCR_A7_BSC_IRQ_SRC_C0_MASK|macro|GPC_LPCR_A7_BSC_IRQ_SRC_C0_MASK
DECL|GPC_LPCR_A7_BSC_IRQ_SRC_C0_SHIFT|macro|GPC_LPCR_A7_BSC_IRQ_SRC_C0_SHIFT
DECL|GPC_LPCR_A7_BSC_IRQ_SRC_C1_MASK|macro|GPC_LPCR_A7_BSC_IRQ_SRC_C1_MASK
DECL|GPC_LPCR_A7_BSC_IRQ_SRC_C1_SHIFT|macro|GPC_LPCR_A7_BSC_IRQ_SRC_C1_SHIFT
DECL|GPC_LPCR_A7_BSC_LPM0_MASK|macro|GPC_LPCR_A7_BSC_LPM0_MASK
DECL|GPC_LPCR_A7_BSC_LPM0_SHIFT|macro|GPC_LPCR_A7_BSC_LPM0_SHIFT
DECL|GPC_LPCR_A7_BSC_LPM0|macro|GPC_LPCR_A7_BSC_LPM0
DECL|GPC_LPCR_A7_BSC_LPM1_MASK|macro|GPC_LPCR_A7_BSC_LPM1_MASK
DECL|GPC_LPCR_A7_BSC_LPM1_SHIFT|macro|GPC_LPCR_A7_BSC_LPM1_SHIFT
DECL|GPC_LPCR_A7_BSC_LPM1|macro|GPC_LPCR_A7_BSC_LPM1
DECL|GPC_LPCR_A7_BSC_MASK_CORE0_WFI_MASK|macro|GPC_LPCR_A7_BSC_MASK_CORE0_WFI_MASK
DECL|GPC_LPCR_A7_BSC_MASK_CORE0_WFI_SHIFT|macro|GPC_LPCR_A7_BSC_MASK_CORE0_WFI_SHIFT
DECL|GPC_LPCR_A7_BSC_MASK_CORE1_WFI_MASK|macro|GPC_LPCR_A7_BSC_MASK_CORE1_WFI_MASK
DECL|GPC_LPCR_A7_BSC_MASK_CORE1_WFI_SHIFT|macro|GPC_LPCR_A7_BSC_MASK_CORE1_WFI_SHIFT
DECL|GPC_LPCR_A7_BSC_MASK_DSM_TRIGGER_MASK|macro|GPC_LPCR_A7_BSC_MASK_DSM_TRIGGER_MASK
DECL|GPC_LPCR_A7_BSC_MASK_DSM_TRIGGER_SHIFT|macro|GPC_LPCR_A7_BSC_MASK_DSM_TRIGGER_SHIFT
DECL|GPC_LPCR_A7_BSC_MASK_L2CC_WFI_MASK|macro|GPC_LPCR_A7_BSC_MASK_L2CC_WFI_MASK
DECL|GPC_LPCR_A7_BSC_MASK_L2CC_WFI_SHIFT|macro|GPC_LPCR_A7_BSC_MASK_L2CC_WFI_SHIFT
DECL|GPC_LPCR_A7_BSC_REG|macro|GPC_LPCR_A7_BSC_REG
DECL|GPC_LPCR_A7_BSC|macro|GPC_LPCR_A7_BSC
DECL|GPC_LPCR_M4_CPU_CLK_ON_LPM_MASK|macro|GPC_LPCR_M4_CPU_CLK_ON_LPM_MASK
DECL|GPC_LPCR_M4_CPU_CLK_ON_LPM_SHIFT|macro|GPC_LPCR_M4_CPU_CLK_ON_LPM_SHIFT
DECL|GPC_LPCR_M4_EN_M4_PDN_MASK|macro|GPC_LPCR_M4_EN_M4_PDN_MASK
DECL|GPC_LPCR_M4_EN_M4_PDN_SHIFT|macro|GPC_LPCR_M4_EN_M4_PDN_SHIFT
DECL|GPC_LPCR_M4_EN_M4_PUP_MASK|macro|GPC_LPCR_M4_EN_M4_PUP_MASK
DECL|GPC_LPCR_M4_EN_M4_PUP_SHIFT|macro|GPC_LPCR_M4_EN_M4_PUP_SHIFT
DECL|GPC_LPCR_M4_LPM0_MASK|macro|GPC_LPCR_M4_LPM0_MASK
DECL|GPC_LPCR_M4_LPM0_SHIFT|macro|GPC_LPCR_M4_LPM0_SHIFT
DECL|GPC_LPCR_M4_LPM0|macro|GPC_LPCR_M4_LPM0
DECL|GPC_LPCR_M4_MASK_DSM_TRIGGER_MASK|macro|GPC_LPCR_M4_MASK_DSM_TRIGGER_MASK
DECL|GPC_LPCR_M4_MASK_DSM_TRIGGER_SHIFT|macro|GPC_LPCR_M4_MASK_DSM_TRIGGER_SHIFT
DECL|GPC_LPCR_M4_MASK_M4_WFI_MASK|macro|GPC_LPCR_M4_MASK_M4_WFI_MASK
DECL|GPC_LPCR_M4_MASK_M4_WFI_SHIFT|macro|GPC_LPCR_M4_MASK_M4_WFI_SHIFT
DECL|GPC_LPCR_M4_REG|macro|GPC_LPCR_M4_REG
DECL|GPC_LPCR_M4|macro|GPC_LPCR_M4
DECL|GPC_LPS_A7_A7_START_ARM_RESET0_MASK|macro|GPC_LPS_A7_A7_START_ARM_RESET0_MASK
DECL|GPC_LPS_A7_A7_START_ARM_RESET0_SHIFT|macro|GPC_LPS_A7_A7_START_ARM_RESET0_SHIFT
DECL|GPC_LPS_A7_A7_START_ARM_RESET2_MASK|macro|GPC_LPS_A7_A7_START_ARM_RESET2_MASK
DECL|GPC_LPS_A7_A7_START_ARM_RESET2_SHIFT|macro|GPC_LPS_A7_A7_START_ARM_RESET2_SHIFT
DECL|GPC_LPS_A7_GPC_CA7_ACINACTM_MASK|macro|GPC_LPS_A7_GPC_CA7_ACINACTM_MASK
DECL|GPC_LPS_A7_GPC_CA7_ACINACTM_SHIFT|macro|GPC_LPS_A7_GPC_CA7_ACINACTM_SHIFT
DECL|GPC_LPS_A7_GPC_CA7_C0_ISO_MASK|macro|GPC_LPS_A7_GPC_CA7_C0_ISO_MASK
DECL|GPC_LPS_A7_GPC_CA7_C0_ISO_SHIFT|macro|GPC_LPS_A7_GPC_CA7_C0_ISO_SHIFT
DECL|GPC_LPS_A7_GPC_CA7_C0_SWITCH_B_MASK|macro|GPC_LPS_A7_GPC_CA7_C0_SWITCH_B_MASK
DECL|GPC_LPS_A7_GPC_CA7_C0_SWITCH_B_SHIFT|macro|GPC_LPS_A7_GPC_CA7_C0_SWITCH_B_SHIFT
DECL|GPC_LPS_A7_GPC_CA7_C1_ISO_MASK|macro|GPC_LPS_A7_GPC_CA7_C1_ISO_MASK
DECL|GPC_LPS_A7_GPC_CA7_C1_ISO_SHIFT|macro|GPC_LPS_A7_GPC_CA7_C1_ISO_SHIFT
DECL|GPC_LPS_A7_GPC_CA7_C1_SWITCH_B_MASK|macro|GPC_LPS_A7_GPC_CA7_C1_SWITCH_B_MASK
DECL|GPC_LPS_A7_GPC_CA7_C1_SWITCH_B_SHIFT|macro|GPC_LPS_A7_GPC_CA7_C1_SWITCH_B_SHIFT
DECL|GPC_LPS_A7_GPC_CA7_L2RETENTION_MASK|macro|GPC_LPS_A7_GPC_CA7_L2RETENTION_MASK
DECL|GPC_LPS_A7_GPC_CA7_L2RETENTION_SHIFT|macro|GPC_LPS_A7_GPC_CA7_L2RETENTION_SHIFT
DECL|GPC_LPS_A7_GPC_CA7_L2STDISABLE_MASK|macro|GPC_LPS_A7_GPC_CA7_L2STDISABLE_MASK
DECL|GPC_LPS_A7_GPC_CA7_L2STDISABLE_SHIFT|macro|GPC_LPS_A7_GPC_CA7_L2STDISABLE_SHIFT
DECL|GPC_LPS_A7_GPC_CA7_L2_SWITCH_B_MASK|macro|GPC_LPS_A7_GPC_CA7_L2_SWITCH_B_MASK
DECL|GPC_LPS_A7_GPC_CA7_L2_SWITCH_B_SHIFT|macro|GPC_LPS_A7_GPC_CA7_L2_SWITCH_B_SHIFT
DECL|GPC_LPS_A7_GPC_CA7_SCU_ISO_MASK|macro|GPC_LPS_A7_GPC_CA7_SCU_ISO_MASK
DECL|GPC_LPS_A7_GPC_CA7_SCU_ISO_SHIFT|macro|GPC_LPS_A7_GPC_CA7_SCU_ISO_SHIFT
DECL|GPC_LPS_A7_GPC_CA7_SCU_SWITCH_B_MASK|macro|GPC_LPS_A7_GPC_CA7_SCU_SWITCH_B_MASK
DECL|GPC_LPS_A7_GPC_CA7_SCU_SWITCH_B_SHIFT|macro|GPC_LPS_A7_GPC_CA7_SCU_SWITCH_B_SHIFT
DECL|GPC_LPS_A7_GPC_DAP_PUP_REQ_MASK|macro|GPC_LPS_A7_GPC_DAP_PUP_REQ_MASK
DECL|GPC_LPS_A7_GPC_DAP_PUP_REQ_SHIFT|macro|GPC_LPS_A7_GPC_DAP_PUP_REQ_SHIFT
DECL|GPC_LPS_A7_LPG_STOP_MASK|macro|GPC_LPS_A7_LPG_STOP_MASK
DECL|GPC_LPS_A7_LPG_STOP_SHIFT|macro|GPC_LPS_A7_LPG_STOP_SHIFT
DECL|GPC_LPS_A7_LPG_WAIT_MASK|macro|GPC_LPS_A7_LPG_WAIT_MASK
DECL|GPC_LPS_A7_LPG_WAIT_SHIFT|macro|GPC_LPS_A7_LPG_WAIT_SHIFT
DECL|GPC_LPS_A7_LPM_CURRENT_STATE_A7_MASK|macro|GPC_LPS_A7_LPM_CURRENT_STATE_A7_MASK
DECL|GPC_LPS_A7_LPM_CURRENT_STATE_A7_SHIFT|macro|GPC_LPS_A7_LPM_CURRENT_STATE_A7_SHIFT
DECL|GPC_LPS_A7_LPM_CURRENT_STATE_A7|macro|GPC_LPS_A7_LPM_CURRENT_STATE_A7
DECL|GPC_LPS_A7_REG|macro|GPC_LPS_A7_REG
DECL|GPC_LPS_A7_SHD_CURRENT_STATE_A7_MASK|macro|GPC_LPS_A7_SHD_CURRENT_STATE_A7_MASK
DECL|GPC_LPS_A7_SHD_CURRENT_STATE_A7_SHIFT|macro|GPC_LPS_A7_SHD_CURRENT_STATE_A7_SHIFT
DECL|GPC_LPS_A7_SHD_CURRENT_STATE_A7|macro|GPC_LPS_A7_SHD_CURRENT_STATE_A7
DECL|GPC_LPS_A7_SRC_A7_CORES_SW_RESET_DONE0_MASK|macro|GPC_LPS_A7_SRC_A7_CORES_SW_RESET_DONE0_MASK
DECL|GPC_LPS_A7_SRC_A7_CORES_SW_RESET_DONE0_SHIFT|macro|GPC_LPS_A7_SRC_A7_CORES_SW_RESET_DONE0_SHIFT
DECL|GPC_LPS_A7_SRC_A7_CORES_SW_RESET_DONE1_MASK|macro|GPC_LPS_A7_SRC_A7_CORES_SW_RESET_DONE1_MASK
DECL|GPC_LPS_A7_SRC_A7_CORES_SW_RESET_DONE1_SHIFT|macro|GPC_LPS_A7_SRC_A7_CORES_SW_RESET_DONE1_SHIFT
DECL|GPC_LPS_A7_SRC_A7_PLATFORM_SW_RESET_DONE_MASK|macro|GPC_LPS_A7_SRC_A7_PLATFORM_SW_RESET_DONE_MASK
DECL|GPC_LPS_A7_SRC_A7_PLATFORM_SW_RESET_DONE_SHIFT|macro|GPC_LPS_A7_SRC_A7_PLATFORM_SW_RESET_DONE_SHIFT
DECL|GPC_LPS_A7_SRC_CA7_L2_RESET_N_MASK|macro|GPC_LPS_A7_SRC_CA7_L2_RESET_N_MASK
DECL|GPC_LPS_A7_SRC_CA7_L2_RESET_N_SHIFT|macro|GPC_LPS_A7_SRC_CA7_L2_RESET_N_SHIFT
DECL|GPC_LPS_A7_SRC_GPC_ARM_CPU0_RST_SYS_N_MASK|macro|GPC_LPS_A7_SRC_GPC_ARM_CPU0_RST_SYS_N_MASK
DECL|GPC_LPS_A7_SRC_GPC_ARM_CPU0_RST_SYS_N_SHIFT|macro|GPC_LPS_A7_SRC_GPC_ARM_CPU0_RST_SYS_N_SHIFT
DECL|GPC_LPS_A7_SRC_GPC_ARM_CPU1_RST_SYS_N_MASK|macro|GPC_LPS_A7_SRC_GPC_ARM_CPU1_RST_SYS_N_MASK
DECL|GPC_LPS_A7_SRC_GPC_ARM_CPU1_RST_SYS_N_SHIFT|macro|GPC_LPS_A7_SRC_GPC_ARM_CPU1_RST_SYS_N_SHIFT
DECL|GPC_LPS_A7_START_SCU_RESET_MASK|macro|GPC_LPS_A7_START_SCU_RESET_MASK
DECL|GPC_LPS_A7_START_SCU_RESET_SHIFT|macro|GPC_LPS_A7_START_SCU_RESET_SHIFT
DECL|GPC_LPS_A7|macro|GPC_LPS_A7
DECL|GPC_LPS_M4_CM4_GATE_HCLK_MASK|macro|GPC_LPS_M4_CM4_GATE_HCLK_MASK
DECL|GPC_LPS_M4_CM4_GATE_HCLK_SHIFT|macro|GPC_LPS_M4_CM4_GATE_HCLK_SHIFT
DECL|GPC_LPS_M4_CM4_HALTED_MASK|macro|GPC_LPS_M4_CM4_HALTED_MASK
DECL|GPC_LPS_M4_CM4_HALTED_SHIFT|macro|GPC_LPS_M4_CM4_HALTED_SHIFT
DECL|GPC_LPS_M4_CM4_LOCKUP_MASK|macro|GPC_LPS_M4_CM4_LOCKUP_MASK
DECL|GPC_LPS_M4_CM4_LOCKUP_SHIFT|macro|GPC_LPS_M4_CM4_LOCKUP_SHIFT
DECL|GPC_LPS_M4_CM4_SLEEP_DEEP_MASK|macro|GPC_LPS_M4_CM4_SLEEP_DEEP_MASK
DECL|GPC_LPS_M4_CM4_SLEEP_DEEP_SHIFT|macro|GPC_LPS_M4_CM4_SLEEP_DEEP_SHIFT
DECL|GPC_LPS_M4_CM4_SLEEP_HOLD_ACK_B_MASK|macro|GPC_LPS_M4_CM4_SLEEP_HOLD_ACK_B_MASK
DECL|GPC_LPS_M4_CM4_SLEEP_HOLD_ACK_B_SHIFT|macro|GPC_LPS_M4_CM4_SLEEP_HOLD_ACK_B_SHIFT
DECL|GPC_LPS_M4_CM4_SLEEP_MASK|macro|GPC_LPS_M4_CM4_SLEEP_MASK
DECL|GPC_LPS_M4_CM4_SLEEP_SHIFT|macro|GPC_LPS_M4_CM4_SLEEP_SHIFT
DECL|GPC_LPS_M4_LOW_POWER_CTRL_M4_MASK|macro|GPC_LPS_M4_LOW_POWER_CTRL_M4_MASK
DECL|GPC_LPS_M4_LOW_POWER_CTRL_M4_SHIFT|macro|GPC_LPS_M4_LOW_POWER_CTRL_M4_SHIFT
DECL|GPC_LPS_M4_LPG_STOP_MASK|macro|GPC_LPS_M4_LPG_STOP_MASK
DECL|GPC_LPS_M4_LPG_STOP_SHIFT|macro|GPC_LPS_M4_LPG_STOP_SHIFT
DECL|GPC_LPS_M4_LPG_WAIT_MASK|macro|GPC_LPS_M4_LPG_WAIT_MASK
DECL|GPC_LPS_M4_LPG_WAIT_SHIFT|macro|GPC_LPS_M4_LPG_WAIT_SHIFT
DECL|GPC_LPS_M4_LPM_CURRENT_STATE_M4_MASK|macro|GPC_LPS_M4_LPM_CURRENT_STATE_M4_MASK
DECL|GPC_LPS_M4_LPM_CURRENT_STATE_M4_SHIFT|macro|GPC_LPS_M4_LPM_CURRENT_STATE_M4_SHIFT
DECL|GPC_LPS_M4_LPM_CURRENT_STATE_M4|macro|GPC_LPS_M4_LPM_CURRENT_STATE_M4
DECL|GPC_LPS_M4_M4_CORE_RESET_B_MASK|macro|GPC_LPS_M4_M4_CORE_RESET_B_MASK
DECL|GPC_LPS_M4_M4_CORE_RESET_B_SHIFT|macro|GPC_LPS_M4_M4_CORE_RESET_B_SHIFT
DECL|GPC_LPS_M4_M4_PLATFORM_RESET_B_MASK|macro|GPC_LPS_M4_M4_PLATFORM_RESET_B_MASK
DECL|GPC_LPS_M4_M4_PLATFORM_RESET_B_SHIFT|macro|GPC_LPS_M4_M4_PLATFORM_RESET_B_SHIFT
DECL|GPC_LPS_M4_REG|macro|GPC_LPS_M4_REG
DECL|GPC_LPS_M4_SHD_CURRENT_STATE_M4_MASK|macro|GPC_LPS_M4_SHD_CURRENT_STATE_M4_MASK
DECL|GPC_LPS_M4_SHD_CURRENT_STATE_M4_SHIFT|macro|GPC_LPS_M4_SHD_CURRENT_STATE_M4_SHIFT
DECL|GPC_LPS_M4_SHD_CURRENT_STATE_M4|macro|GPC_LPS_M4_SHD_CURRENT_STATE_M4
DECL|GPC_LPS_M4|macro|GPC_LPS_M4
DECL|GPC_M4_MIX_PDN_FLG_M4_MIX_PDN_FLAG_MASK|macro|GPC_M4_MIX_PDN_FLG_M4_MIX_PDN_FLAG_MASK
DECL|GPC_M4_MIX_PDN_FLG_M4_MIX_PDN_FLAG_SHIFT|macro|GPC_M4_MIX_PDN_FLG_M4_MIX_PDN_FLAG_SHIFT
DECL|GPC_M4_MIX_PDN_FLG_REG|macro|GPC_M4_MIX_PDN_FLG_REG
DECL|GPC_M4_MIX_PDN_FLG|macro|GPC_M4_MIX_PDN_FLG
DECL|GPC_M4_PU_PDN_FLG_M4_MIPI_PHY_PGC_PDN_FLG_MASK|macro|GPC_M4_PU_PDN_FLG_M4_MIPI_PHY_PGC_PDN_FLG_MASK
DECL|GPC_M4_PU_PDN_FLG_M4_MIPI_PHY_PGC_PDN_FLG_SHIFT|macro|GPC_M4_PU_PDN_FLG_M4_MIPI_PHY_PGC_PDN_FLG_SHIFT
DECL|GPC_M4_PU_PDN_FLG_M4_PCIE_PHY_PGC_PDN_FLG_MASK|macro|GPC_M4_PU_PDN_FLG_M4_PCIE_PHY_PGC_PDN_FLG_MASK
DECL|GPC_M4_PU_PDN_FLG_M4_PCIE_PHY_PGC_PDN_FLG_SHIFT|macro|GPC_M4_PU_PDN_FLG_M4_PCIE_PHY_PGC_PDN_FLG_SHIFT
DECL|GPC_M4_PU_PDN_FLG_M4_USB_HSIC_PHY_PGC_PDN_FLG_MASK|macro|GPC_M4_PU_PDN_FLG_M4_USB_HSIC_PHY_PGC_PDN_FLG_MASK
DECL|GPC_M4_PU_PDN_FLG_M4_USB_HSIC_PHY_PGC_PDN_FLG_SHIFT|macro|GPC_M4_PU_PDN_FLG_M4_USB_HSIC_PHY_PGC_PDN_FLG_SHIFT
DECL|GPC_M4_PU_PDN_FLG_M4_USB_OTG1_PHY_PGC_PDN_FLG_MASK|macro|GPC_M4_PU_PDN_FLG_M4_USB_OTG1_PHY_PGC_PDN_FLG_MASK
DECL|GPC_M4_PU_PDN_FLG_M4_USB_OTG1_PHY_PGC_PDN_FLG_SHIFT|macro|GPC_M4_PU_PDN_FLG_M4_USB_OTG1_PHY_PGC_PDN_FLG_SHIFT
DECL|GPC_M4_PU_PDN_FLG_M4_USB_OTG2_PHY_PGC_PDN_FLG_MASK|macro|GPC_M4_PU_PDN_FLG_M4_USB_OTG2_PHY_PGC_PDN_FLG_MASK
DECL|GPC_M4_PU_PDN_FLG_M4_USB_OTG2_PHY_PGC_PDN_FLG_SHIFT|macro|GPC_M4_PU_PDN_FLG_M4_USB_OTG2_PHY_PGC_PDN_FLG_SHIFT
DECL|GPC_M4_PU_PDN_FLG_REG|macro|GPC_M4_PU_PDN_FLG_REG
DECL|GPC_M4_PU_PDN_FLG|macro|GPC_M4_PU_PDN_FLG
DECL|GPC_M4_PU_PGC_PDN_STATUS0|macro|GPC_M4_PU_PGC_PDN_STATUS0
DECL|GPC_M4_PU_PGC_PDN_STATUS1|macro|GPC_M4_PU_PGC_PDN_STATUS1
DECL|GPC_M4_PU_PGC_PDN_STATUS2|macro|GPC_M4_PU_PGC_PDN_STATUS2
DECL|GPC_M4_PU_PGC_PDN_STATUS_A7_MIPI_PHY_PGC_PDN_STATUS_MASK|macro|GPC_M4_PU_PGC_PDN_STATUS_A7_MIPI_PHY_PGC_PDN_STATUS_MASK
DECL|GPC_M4_PU_PGC_PDN_STATUS_A7_MIPI_PHY_PGC_PDN_STATUS_SHIFT|macro|GPC_M4_PU_PGC_PDN_STATUS_A7_MIPI_PHY_PGC_PDN_STATUS_SHIFT
DECL|GPC_M4_PU_PGC_PDN_STATUS_A7_PCIE_PHY_PGC_PDN_STATUS_MASK|macro|GPC_M4_PU_PGC_PDN_STATUS_A7_PCIE_PHY_PGC_PDN_STATUS_MASK
DECL|GPC_M4_PU_PGC_PDN_STATUS_A7_PCIE_PHY_PGC_PDN_STATUS_SHIFT|macro|GPC_M4_PU_PGC_PDN_STATUS_A7_PCIE_PHY_PGC_PDN_STATUS_SHIFT
DECL|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_HSIC_PHY_PGC_PDN_STATUS_MASK|macro|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_HSIC_PHY_PGC_PDN_STATUS_MASK
DECL|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_HSIC_PHY_PGC_PDN_STATUS_SHIFT|macro|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_HSIC_PHY_PGC_PDN_STATUS_SHIFT
DECL|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_OTG1_PHY_PGC_PDN_STATUS_MASK|macro|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_OTG1_PHY_PGC_PDN_STATUS_MASK
DECL|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_OTG1_PHY_PGC_PDN_STATUS_SHIFT|macro|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_OTG1_PHY_PGC_PDN_STATUS_SHIFT
DECL|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_OTG2_PHY_PGC_PDN_STATUS_MASK|macro|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_OTG2_PHY_PGC_PDN_STATUS_MASK
DECL|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_OTG2_PHY_PGC_PDN_STATUS_SHIFT|macro|GPC_M4_PU_PGC_PDN_STATUS_A7_USB_OTG2_PHY_PGC_PDN_STATUS_SHIFT
DECL|GPC_M4_PU_PGC_PDN_STATUS_REG|macro|GPC_M4_PU_PGC_PDN_STATUS_REG
DECL|GPC_M4_PU_PGC_PDN_STATUS|macro|GPC_M4_PU_PGC_PDN_STATUS
DECL|GPC_M4_PU_PGC_PUP_STATUS0|macro|GPC_M4_PU_PGC_PUP_STATUS0
DECL|GPC_M4_PU_PGC_PUP_STATUS1|macro|GPC_M4_PU_PGC_PUP_STATUS1
DECL|GPC_M4_PU_PGC_PUP_STATUS2|macro|GPC_M4_PU_PGC_PUP_STATUS2
DECL|GPC_M4_PU_PGC_PUP_STATUS_M4_MIPI_PHY_PGC_PUP_STATUS_MASK|macro|GPC_M4_PU_PGC_PUP_STATUS_M4_MIPI_PHY_PGC_PUP_STATUS_MASK
DECL|GPC_M4_PU_PGC_PUP_STATUS_M4_MIPI_PHY_PGC_PUP_STATUS_SHIFT|macro|GPC_M4_PU_PGC_PUP_STATUS_M4_MIPI_PHY_PGC_PUP_STATUS_SHIFT
DECL|GPC_M4_PU_PGC_PUP_STATUS_M4_PCIE_PHY_PGC_PUP_STATUS_MASK|macro|GPC_M4_PU_PGC_PUP_STATUS_M4_PCIE_PHY_PGC_PUP_STATUS_MASK
DECL|GPC_M4_PU_PGC_PUP_STATUS_M4_PCIE_PHY_PGC_PUP_STATUS_SHIFT|macro|GPC_M4_PU_PGC_PUP_STATUS_M4_PCIE_PHY_PGC_PUP_STATUS_SHIFT
DECL|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_HSIC_PHY_PGC_PUP_STATUS_MASK|macro|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_HSIC_PHY_PGC_PUP_STATUS_MASK
DECL|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_HSIC_PHY_PGC_PUP_STATUS_SHIFT|macro|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_HSIC_PHY_PGC_PUP_STATUS_SHIFT
DECL|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_OTG1_PHY_PGC_PUP_STATUS_MASK|macro|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_OTG1_PHY_PGC_PUP_STATUS_MASK
DECL|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_OTG1_PHY_PGC_PUP_STATUS_SHIFT|macro|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_OTG1_PHY_PGC_PUP_STATUS_SHIFT
DECL|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_OTG2_PHY_PGC_PUP_STATUS_MASK|macro|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_OTG2_PHY_PGC_PUP_STATUS_MASK
DECL|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_OTG2_PHY_PGC_PUP_STATUS_SHIFT|macro|GPC_M4_PU_PGC_PUP_STATUS_M4_USB_OTG2_PHY_PGC_PUP_STATUS_SHIFT
DECL|GPC_M4_PU_PGC_PUP_STATUS_REG|macro|GPC_M4_PU_PGC_PUP_STATUS_REG
DECL|GPC_M4_PU_PGC_PUP_STATUS|macro|GPC_M4_PU_PGC_PUP_STATUS
DECL|GPC_MISC_GPC_IRQ_MASK_MASK|macro|GPC_MISC_GPC_IRQ_MASK_MASK
DECL|GPC_MISC_GPC_IRQ_MASK_SHIFT|macro|GPC_MISC_GPC_IRQ_MASK_SHIFT
DECL|GPC_MISC_M4_PDN_REQ_MASK_MASK|macro|GPC_MISC_M4_PDN_REQ_MASK_MASK
DECL|GPC_MISC_M4_PDN_REQ_MASK_SHIFT|macro|GPC_MISC_M4_PDN_REQ_MASK_SHIFT
DECL|GPC_MISC_M4_SLEEP_HOLD_REQ_B_MASK|macro|GPC_MISC_M4_SLEEP_HOLD_REQ_B_MASK
DECL|GPC_MISC_M4_SLEEP_HOLD_REQ_B_SHIFT|macro|GPC_MISC_M4_SLEEP_HOLD_REQ_B_SHIFT
DECL|GPC_MISC_REG|macro|GPC_MISC_REG
DECL|GPC_MISC|macro|GPC_MISC
DECL|GPC_MLPCR_MEMLP_CTL_DIS_MASK|macro|GPC_MLPCR_MEMLP_CTL_DIS_MASK
DECL|GPC_MLPCR_MEMLP_CTL_DIS_SHIFT|macro|GPC_MLPCR_MEMLP_CTL_DIS_SHIFT
DECL|GPC_MLPCR_MEMLP_ENT_CNT_MASK|macro|GPC_MLPCR_MEMLP_ENT_CNT_MASK
DECL|GPC_MLPCR_MEMLP_ENT_CNT_SHIFT|macro|GPC_MLPCR_MEMLP_ENT_CNT_SHIFT
DECL|GPC_MLPCR_MEMLP_ENT_CNT|macro|GPC_MLPCR_MEMLP_ENT_CNT
DECL|GPC_MLPCR_MEMLP_RET_PGEN_MASK|macro|GPC_MLPCR_MEMLP_RET_PGEN_MASK
DECL|GPC_MLPCR_MEMLP_RET_PGEN_SHIFT|macro|GPC_MLPCR_MEMLP_RET_PGEN_SHIFT
DECL|GPC_MLPCR_MEMLP_RET_PGEN|macro|GPC_MLPCR_MEMLP_RET_PGEN
DECL|GPC_MLPCR_MEMLP_RET_SEL_MASK|macro|GPC_MLPCR_MEMLP_RET_SEL_MASK
DECL|GPC_MLPCR_MEMLP_RET_SEL_SHIFT|macro|GPC_MLPCR_MEMLP_RET_SEL_SHIFT
DECL|GPC_MLPCR_MEM_EXT_CNT_MASK|macro|GPC_MLPCR_MEM_EXT_CNT_MASK
DECL|GPC_MLPCR_MEM_EXT_CNT_SHIFT|macro|GPC_MLPCR_MEM_EXT_CNT_SHIFT
DECL|GPC_MLPCR_MEM_EXT_CNT|macro|GPC_MLPCR_MEM_EXT_CNT
DECL|GPC_MLPCR_REG|macro|GPC_MLPCR_REG
DECL|GPC_MLPCR_ROMLP_PDN_DIS_MASK|macro|GPC_MLPCR_ROMLP_PDN_DIS_MASK
DECL|GPC_MLPCR_ROMLP_PDN_DIS_SHIFT|macro|GPC_MLPCR_ROMLP_PDN_DIS_SHIFT
DECL|GPC_MLPCR|macro|GPC_MLPCR
DECL|GPC_MemMapPtr|typedef|} GPC_Type, *GPC_MemMapPtr;
DECL|GPC_PGC_A7CORE0_CTRL_DFTRAM_TCD1_MASK|macro|GPC_PGC_A7CORE0_CTRL_DFTRAM_TCD1_MASK
DECL|GPC_PGC_A7CORE0_CTRL_DFTRAM_TCD1_SHIFT|macro|GPC_PGC_A7CORE0_CTRL_DFTRAM_TCD1_SHIFT
DECL|GPC_PGC_A7CORE0_CTRL_DFTRAM_TCD1|macro|GPC_PGC_A7CORE0_CTRL_DFTRAM_TCD1
DECL|GPC_PGC_A7CORE0_CTRL_L2RETN_TCD1_TDR_MASK|macro|GPC_PGC_A7CORE0_CTRL_L2RETN_TCD1_TDR_MASK
DECL|GPC_PGC_A7CORE0_CTRL_L2RETN_TCD1_TDR_SHIFT|macro|GPC_PGC_A7CORE0_CTRL_L2RETN_TCD1_TDR_SHIFT
DECL|GPC_PGC_A7CORE0_CTRL_L2RETN_TCD1_TDR|macro|GPC_PGC_A7CORE0_CTRL_L2RETN_TCD1_TDR
DECL|GPC_PGC_A7CORE0_CTRL_L2RSTDIS_MASK|macro|GPC_PGC_A7CORE0_CTRL_L2RSTDIS_MASK
DECL|GPC_PGC_A7CORE0_CTRL_L2RSTDIS_SHIFT|macro|GPC_PGC_A7CORE0_CTRL_L2RSTDIS_SHIFT
DECL|GPC_PGC_A7CORE0_CTRL_L2RSTDIS|macro|GPC_PGC_A7CORE0_CTRL_L2RSTDIS
DECL|GPC_PGC_A7CORE0_CTRL_MEMPWR_TCD1_TDR_TRM_MASK|macro|GPC_PGC_A7CORE0_CTRL_MEMPWR_TCD1_TDR_TRM_MASK
DECL|GPC_PGC_A7CORE0_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT|macro|GPC_PGC_A7CORE0_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT
DECL|GPC_PGC_A7CORE0_CTRL_MEMPWR_TCD1_TDR_TRM|macro|GPC_PGC_A7CORE0_CTRL_MEMPWR_TCD1_TDR_TRM
DECL|GPC_PGC_A7CORE0_CTRL_PCR_MASK|macro|GPC_PGC_A7CORE0_CTRL_PCR_MASK
DECL|GPC_PGC_A7CORE0_CTRL_PCR_SHIFT|macro|GPC_PGC_A7CORE0_CTRL_PCR_SHIFT
DECL|GPC_PGC_A7CORE0_CTRL_REG|macro|GPC_PGC_A7CORE0_CTRL_REG
DECL|GPC_PGC_A7CORE0_CTRL|macro|GPC_PGC_A7CORE0_CTRL
DECL|GPC_PGC_A7CORE0_PDNSCR_ISO2SW_MASK|macro|GPC_PGC_A7CORE0_PDNSCR_ISO2SW_MASK
DECL|GPC_PGC_A7CORE0_PDNSCR_ISO2SW_SHIFT|macro|GPC_PGC_A7CORE0_PDNSCR_ISO2SW_SHIFT
DECL|GPC_PGC_A7CORE0_PDNSCR_ISO2SW|macro|GPC_PGC_A7CORE0_PDNSCR_ISO2SW
DECL|GPC_PGC_A7CORE0_PDNSCR_ISO_MASK|macro|GPC_PGC_A7CORE0_PDNSCR_ISO_MASK
DECL|GPC_PGC_A7CORE0_PDNSCR_ISO_SHIFT|macro|GPC_PGC_A7CORE0_PDNSCR_ISO_SHIFT
DECL|GPC_PGC_A7CORE0_PDNSCR_ISO|macro|GPC_PGC_A7CORE0_PDNSCR_ISO
DECL|GPC_PGC_A7CORE0_PDNSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_A7CORE0_PDNSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_A7CORE0_PDNSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_A7CORE0_PDNSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_A7CORE0_PDNSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_A7CORE0_PDNSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_A7CORE0_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK|macro|GPC_PGC_A7CORE0_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK
DECL|GPC_PGC_A7CORE0_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT|macro|GPC_PGC_A7CORE0_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT
DECL|GPC_PGC_A7CORE0_PDNSCR_PUP_SCPRE_SCALL_CNT|macro|GPC_PGC_A7CORE0_PDNSCR_PUP_SCPRE_SCALL_CNT
DECL|GPC_PGC_A7CORE0_PDNSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_A7CORE0_PDNSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_A7CORE0_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_A7CORE0_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_A7CORE0_PDNSCR_REG|macro|GPC_PGC_A7CORE0_PDNSCR_REG
DECL|GPC_PGC_A7CORE0_PDNSCR|macro|GPC_PGC_A7CORE0_PDNSCR
DECL|GPC_PGC_A7CORE0_PUPSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_A7CORE0_PUPSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_A7CORE0_PUPSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_A7CORE0_PUPSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_A7CORE0_PUPSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_A7CORE0_PUPSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_A7CORE0_PUPSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_A7CORE0_PUPSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_A7CORE0_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_A7CORE0_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_A7CORE0_PUPSCR_REG|macro|GPC_PGC_A7CORE0_PUPSCR_REG
DECL|GPC_PGC_A7CORE0_PUPSCR_SW2ISO_MASK|macro|GPC_PGC_A7CORE0_PUPSCR_SW2ISO_MASK
DECL|GPC_PGC_A7CORE0_PUPSCR_SW2ISO_SHIFT|macro|GPC_PGC_A7CORE0_PUPSCR_SW2ISO_SHIFT
DECL|GPC_PGC_A7CORE0_PUPSCR_SW2ISO|macro|GPC_PGC_A7CORE0_PUPSCR_SW2ISO
DECL|GPC_PGC_A7CORE0_PUPSCR_SW_MASK|macro|GPC_PGC_A7CORE0_PUPSCR_SW_MASK
DECL|GPC_PGC_A7CORE0_PUPSCR_SW_SHIFT|macro|GPC_PGC_A7CORE0_PUPSCR_SW_SHIFT
DECL|GPC_PGC_A7CORE0_PUPSCR_SW|macro|GPC_PGC_A7CORE0_PUPSCR_SW
DECL|GPC_PGC_A7CORE0_PUPSCR|macro|GPC_PGC_A7CORE0_PUPSCR
DECL|GPC_PGC_A7CORE0_SR_ALLOFF_FLAG_MASK|macro|GPC_PGC_A7CORE0_SR_ALLOFF_FLAG_MASK
DECL|GPC_PGC_A7CORE0_SR_ALLOFF_FLAG_SHIFT|macro|GPC_PGC_A7CORE0_SR_ALLOFF_FLAG_SHIFT
DECL|GPC_PGC_A7CORE0_SR_L2RETN_FLAG_MASK|macro|GPC_PGC_A7CORE0_SR_L2RETN_FLAG_MASK
DECL|GPC_PGC_A7CORE0_SR_L2RETN_FLAG_SHIFT|macro|GPC_PGC_A7CORE0_SR_L2RETN_FLAG_SHIFT
DECL|GPC_PGC_A7CORE0_SR_L2RSTDIS_DEASSERT_CNT_MASK|macro|GPC_PGC_A7CORE0_SR_L2RSTDIS_DEASSERT_CNT_MASK
DECL|GPC_PGC_A7CORE0_SR_L2RSTDIS_DEASSERT_CNT_SHIFT|macro|GPC_PGC_A7CORE0_SR_L2RSTDIS_DEASSERT_CNT_SHIFT
DECL|GPC_PGC_A7CORE0_SR_L2RSTDIS_DEASSERT_CNT|macro|GPC_PGC_A7CORE0_SR_L2RSTDIS_DEASSERT_CNT
DECL|GPC_PGC_A7CORE0_SR_PSR_MASK|macro|GPC_PGC_A7CORE0_SR_PSR_MASK
DECL|GPC_PGC_A7CORE0_SR_PSR_SHIFT|macro|GPC_PGC_A7CORE0_SR_PSR_SHIFT
DECL|GPC_PGC_A7CORE0_SR_PUP_CLK_DIV_SEL_MASK|macro|GPC_PGC_A7CORE0_SR_PUP_CLK_DIV_SEL_MASK
DECL|GPC_PGC_A7CORE0_SR_PUP_CLK_DIV_SEL_SHIFT|macro|GPC_PGC_A7CORE0_SR_PUP_CLK_DIV_SEL_SHIFT
DECL|GPC_PGC_A7CORE0_SR_PUP_CLK_DIV_SEL|macro|GPC_PGC_A7CORE0_SR_PUP_CLK_DIV_SEL
DECL|GPC_PGC_A7CORE0_SR_REG|macro|GPC_PGC_A7CORE0_SR_REG
DECL|GPC_PGC_A7CORE0_SR|macro|GPC_PGC_A7CORE0_SR
DECL|GPC_PGC_A7CORE1_CTRL_DFTRAM_TCD1_MASK|macro|GPC_PGC_A7CORE1_CTRL_DFTRAM_TCD1_MASK
DECL|GPC_PGC_A7CORE1_CTRL_DFTRAM_TCD1_SHIFT|macro|GPC_PGC_A7CORE1_CTRL_DFTRAM_TCD1_SHIFT
DECL|GPC_PGC_A7CORE1_CTRL_DFTRAM_TCD1|macro|GPC_PGC_A7CORE1_CTRL_DFTRAM_TCD1
DECL|GPC_PGC_A7CORE1_CTRL_L2RETN_TCD1_TDR_MASK|macro|GPC_PGC_A7CORE1_CTRL_L2RETN_TCD1_TDR_MASK
DECL|GPC_PGC_A7CORE1_CTRL_L2RETN_TCD1_TDR_SHIFT|macro|GPC_PGC_A7CORE1_CTRL_L2RETN_TCD1_TDR_SHIFT
DECL|GPC_PGC_A7CORE1_CTRL_L2RETN_TCD1_TDR|macro|GPC_PGC_A7CORE1_CTRL_L2RETN_TCD1_TDR
DECL|GPC_PGC_A7CORE1_CTRL_L2RSTDIS_MASK|macro|GPC_PGC_A7CORE1_CTRL_L2RSTDIS_MASK
DECL|GPC_PGC_A7CORE1_CTRL_L2RSTDIS_SHIFT|macro|GPC_PGC_A7CORE1_CTRL_L2RSTDIS_SHIFT
DECL|GPC_PGC_A7CORE1_CTRL_L2RSTDIS|macro|GPC_PGC_A7CORE1_CTRL_L2RSTDIS
DECL|GPC_PGC_A7CORE1_CTRL_MEMPWR_TCD1_TDR_TRM_MASK|macro|GPC_PGC_A7CORE1_CTRL_MEMPWR_TCD1_TDR_TRM_MASK
DECL|GPC_PGC_A7CORE1_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT|macro|GPC_PGC_A7CORE1_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT
DECL|GPC_PGC_A7CORE1_CTRL_MEMPWR_TCD1_TDR_TRM|macro|GPC_PGC_A7CORE1_CTRL_MEMPWR_TCD1_TDR_TRM
DECL|GPC_PGC_A7CORE1_CTRL_PCR_MASK|macro|GPC_PGC_A7CORE1_CTRL_PCR_MASK
DECL|GPC_PGC_A7CORE1_CTRL_PCR_SHIFT|macro|GPC_PGC_A7CORE1_CTRL_PCR_SHIFT
DECL|GPC_PGC_A7CORE1_CTRL_REG|macro|GPC_PGC_A7CORE1_CTRL_REG
DECL|GPC_PGC_A7CORE1_CTRL|macro|GPC_PGC_A7CORE1_CTRL
DECL|GPC_PGC_A7CORE1_PDNSCR_ISO2SW_MASK|macro|GPC_PGC_A7CORE1_PDNSCR_ISO2SW_MASK
DECL|GPC_PGC_A7CORE1_PDNSCR_ISO2SW_SHIFT|macro|GPC_PGC_A7CORE1_PDNSCR_ISO2SW_SHIFT
DECL|GPC_PGC_A7CORE1_PDNSCR_ISO2SW|macro|GPC_PGC_A7CORE1_PDNSCR_ISO2SW
DECL|GPC_PGC_A7CORE1_PDNSCR_ISO_MASK|macro|GPC_PGC_A7CORE1_PDNSCR_ISO_MASK
DECL|GPC_PGC_A7CORE1_PDNSCR_ISO_SHIFT|macro|GPC_PGC_A7CORE1_PDNSCR_ISO_SHIFT
DECL|GPC_PGC_A7CORE1_PDNSCR_ISO|macro|GPC_PGC_A7CORE1_PDNSCR_ISO
DECL|GPC_PGC_A7CORE1_PDNSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_A7CORE1_PDNSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_A7CORE1_PDNSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_A7CORE1_PDNSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_A7CORE1_PDNSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_A7CORE1_PDNSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_A7CORE1_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK|macro|GPC_PGC_A7CORE1_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK
DECL|GPC_PGC_A7CORE1_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT|macro|GPC_PGC_A7CORE1_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT
DECL|GPC_PGC_A7CORE1_PDNSCR_PUP_SCPRE_SCALL_CNT|macro|GPC_PGC_A7CORE1_PDNSCR_PUP_SCPRE_SCALL_CNT
DECL|GPC_PGC_A7CORE1_PDNSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_A7CORE1_PDNSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_A7CORE1_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_A7CORE1_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_A7CORE1_PDNSCR_REG|macro|GPC_PGC_A7CORE1_PDNSCR_REG
DECL|GPC_PGC_A7CORE1_PDNSCR|macro|GPC_PGC_A7CORE1_PDNSCR
DECL|GPC_PGC_A7CORE1_PUPSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_A7CORE1_PUPSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_A7CORE1_PUPSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_A7CORE1_PUPSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_A7CORE1_PUPSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_A7CORE1_PUPSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_A7CORE1_PUPSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_A7CORE1_PUPSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_A7CORE1_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_A7CORE1_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_A7CORE1_PUPSCR_REG|macro|GPC_PGC_A7CORE1_PUPSCR_REG
DECL|GPC_PGC_A7CORE1_PUPSCR_SW2ISO_MASK|macro|GPC_PGC_A7CORE1_PUPSCR_SW2ISO_MASK
DECL|GPC_PGC_A7CORE1_PUPSCR_SW2ISO_SHIFT|macro|GPC_PGC_A7CORE1_PUPSCR_SW2ISO_SHIFT
DECL|GPC_PGC_A7CORE1_PUPSCR_SW2ISO|macro|GPC_PGC_A7CORE1_PUPSCR_SW2ISO
DECL|GPC_PGC_A7CORE1_PUPSCR_SW_MASK|macro|GPC_PGC_A7CORE1_PUPSCR_SW_MASK
DECL|GPC_PGC_A7CORE1_PUPSCR_SW_SHIFT|macro|GPC_PGC_A7CORE1_PUPSCR_SW_SHIFT
DECL|GPC_PGC_A7CORE1_PUPSCR_SW|macro|GPC_PGC_A7CORE1_PUPSCR_SW
DECL|GPC_PGC_A7CORE1_PUPSCR|macro|GPC_PGC_A7CORE1_PUPSCR
DECL|GPC_PGC_A7CORE1_SR_ALLOFF_FLAG_MASK|macro|GPC_PGC_A7CORE1_SR_ALLOFF_FLAG_MASK
DECL|GPC_PGC_A7CORE1_SR_ALLOFF_FLAG_SHIFT|macro|GPC_PGC_A7CORE1_SR_ALLOFF_FLAG_SHIFT
DECL|GPC_PGC_A7CORE1_SR_L2RETN_FLAG_MASK|macro|GPC_PGC_A7CORE1_SR_L2RETN_FLAG_MASK
DECL|GPC_PGC_A7CORE1_SR_L2RETN_FLAG_SHIFT|macro|GPC_PGC_A7CORE1_SR_L2RETN_FLAG_SHIFT
DECL|GPC_PGC_A7CORE1_SR_L2RSTDIS_DEASSERT_CNT_MASK|macro|GPC_PGC_A7CORE1_SR_L2RSTDIS_DEASSERT_CNT_MASK
DECL|GPC_PGC_A7CORE1_SR_L2RSTDIS_DEASSERT_CNT_SHIFT|macro|GPC_PGC_A7CORE1_SR_L2RSTDIS_DEASSERT_CNT_SHIFT
DECL|GPC_PGC_A7CORE1_SR_L2RSTDIS_DEASSERT_CNT|macro|GPC_PGC_A7CORE1_SR_L2RSTDIS_DEASSERT_CNT
DECL|GPC_PGC_A7CORE1_SR_PSR_MASK|macro|GPC_PGC_A7CORE1_SR_PSR_MASK
DECL|GPC_PGC_A7CORE1_SR_PSR_SHIFT|macro|GPC_PGC_A7CORE1_SR_PSR_SHIFT
DECL|GPC_PGC_A7CORE1_SR_PUP_CLK_DIV_SEL_MASK|macro|GPC_PGC_A7CORE1_SR_PUP_CLK_DIV_SEL_MASK
DECL|GPC_PGC_A7CORE1_SR_PUP_CLK_DIV_SEL_SHIFT|macro|GPC_PGC_A7CORE1_SR_PUP_CLK_DIV_SEL_SHIFT
DECL|GPC_PGC_A7CORE1_SR_PUP_CLK_DIV_SEL|macro|GPC_PGC_A7CORE1_SR_PUP_CLK_DIV_SEL
DECL|GPC_PGC_A7CORE1_SR_REG|macro|GPC_PGC_A7CORE1_SR_REG
DECL|GPC_PGC_A7CORE1_SR|macro|GPC_PGC_A7CORE1_SR
DECL|GPC_PGC_A7SCU_CTRL_DFTRAM_TCD1_MASK|macro|GPC_PGC_A7SCU_CTRL_DFTRAM_TCD1_MASK
DECL|GPC_PGC_A7SCU_CTRL_DFTRAM_TCD1_SHIFT|macro|GPC_PGC_A7SCU_CTRL_DFTRAM_TCD1_SHIFT
DECL|GPC_PGC_A7SCU_CTRL_DFTRAM_TCD1|macro|GPC_PGC_A7SCU_CTRL_DFTRAM_TCD1
DECL|GPC_PGC_A7SCU_CTRL_L2RETN_TCD1_TDR_MASK|macro|GPC_PGC_A7SCU_CTRL_L2RETN_TCD1_TDR_MASK
DECL|GPC_PGC_A7SCU_CTRL_L2RETN_TCD1_TDR_SHIFT|macro|GPC_PGC_A7SCU_CTRL_L2RETN_TCD1_TDR_SHIFT
DECL|GPC_PGC_A7SCU_CTRL_L2RETN_TCD1_TDR|macro|GPC_PGC_A7SCU_CTRL_L2RETN_TCD1_TDR
DECL|GPC_PGC_A7SCU_CTRL_L2RSTDIS_MASK|macro|GPC_PGC_A7SCU_CTRL_L2RSTDIS_MASK
DECL|GPC_PGC_A7SCU_CTRL_L2RSTDIS_SHIFT|macro|GPC_PGC_A7SCU_CTRL_L2RSTDIS_SHIFT
DECL|GPC_PGC_A7SCU_CTRL_L2RSTDIS|macro|GPC_PGC_A7SCU_CTRL_L2RSTDIS
DECL|GPC_PGC_A7SCU_CTRL_MEMPWR_TCD1_TDR_TRM_MASK|macro|GPC_PGC_A7SCU_CTRL_MEMPWR_TCD1_TDR_TRM_MASK
DECL|GPC_PGC_A7SCU_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT|macro|GPC_PGC_A7SCU_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT
DECL|GPC_PGC_A7SCU_CTRL_MEMPWR_TCD1_TDR_TRM|macro|GPC_PGC_A7SCU_CTRL_MEMPWR_TCD1_TDR_TRM
DECL|GPC_PGC_A7SCU_CTRL_PCR_MASK|macro|GPC_PGC_A7SCU_CTRL_PCR_MASK
DECL|GPC_PGC_A7SCU_CTRL_PCR_SHIFT|macro|GPC_PGC_A7SCU_CTRL_PCR_SHIFT
DECL|GPC_PGC_A7SCU_CTRL_REG|macro|GPC_PGC_A7SCU_CTRL_REG
DECL|GPC_PGC_A7SCU_CTRL|macro|GPC_PGC_A7SCU_CTRL
DECL|GPC_PGC_A7SCU_PDNSCR_ISO2SW_MASK|macro|GPC_PGC_A7SCU_PDNSCR_ISO2SW_MASK
DECL|GPC_PGC_A7SCU_PDNSCR_ISO2SW_SHIFT|macro|GPC_PGC_A7SCU_PDNSCR_ISO2SW_SHIFT
DECL|GPC_PGC_A7SCU_PDNSCR_ISO2SW|macro|GPC_PGC_A7SCU_PDNSCR_ISO2SW
DECL|GPC_PGC_A7SCU_PDNSCR_ISO_MASK|macro|GPC_PGC_A7SCU_PDNSCR_ISO_MASK
DECL|GPC_PGC_A7SCU_PDNSCR_ISO_SHIFT|macro|GPC_PGC_A7SCU_PDNSCR_ISO_SHIFT
DECL|GPC_PGC_A7SCU_PDNSCR_ISO|macro|GPC_PGC_A7SCU_PDNSCR_ISO
DECL|GPC_PGC_A7SCU_PDNSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_A7SCU_PDNSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_A7SCU_PDNSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_A7SCU_PDNSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_A7SCU_PDNSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_A7SCU_PDNSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_A7SCU_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK|macro|GPC_PGC_A7SCU_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK
DECL|GPC_PGC_A7SCU_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT|macro|GPC_PGC_A7SCU_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT
DECL|GPC_PGC_A7SCU_PDNSCR_PUP_SCPRE_SCALL_CNT|macro|GPC_PGC_A7SCU_PDNSCR_PUP_SCPRE_SCALL_CNT
DECL|GPC_PGC_A7SCU_PDNSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_A7SCU_PDNSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_A7SCU_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_A7SCU_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_A7SCU_PDNSCR_REG|macro|GPC_PGC_A7SCU_PDNSCR_REG
DECL|GPC_PGC_A7SCU_PDNSCR|macro|GPC_PGC_A7SCU_PDNSCR
DECL|GPC_PGC_A7SCU_PUPSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_A7SCU_PUPSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_A7SCU_PUPSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_A7SCU_PUPSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_A7SCU_PUPSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_A7SCU_PUPSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_A7SCU_PUPSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_A7SCU_PUPSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_A7SCU_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_A7SCU_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_A7SCU_PUPSCR_REG|macro|GPC_PGC_A7SCU_PUPSCR_REG
DECL|GPC_PGC_A7SCU_PUPSCR_SW2ISO_MASK|macro|GPC_PGC_A7SCU_PUPSCR_SW2ISO_MASK
DECL|GPC_PGC_A7SCU_PUPSCR_SW2ISO_SHIFT|macro|GPC_PGC_A7SCU_PUPSCR_SW2ISO_SHIFT
DECL|GPC_PGC_A7SCU_PUPSCR_SW2ISO|macro|GPC_PGC_A7SCU_PUPSCR_SW2ISO
DECL|GPC_PGC_A7SCU_PUPSCR_SW_MASK|macro|GPC_PGC_A7SCU_PUPSCR_SW_MASK
DECL|GPC_PGC_A7SCU_PUPSCR_SW_SHIFT|macro|GPC_PGC_A7SCU_PUPSCR_SW_SHIFT
DECL|GPC_PGC_A7SCU_PUPSCR_SW|macro|GPC_PGC_A7SCU_PUPSCR_SW
DECL|GPC_PGC_A7SCU_PUPSCR|macro|GPC_PGC_A7SCU_PUPSCR
DECL|GPC_PGC_A7SCU_SR_ALLOFF_FLAG_MASK|macro|GPC_PGC_A7SCU_SR_ALLOFF_FLAG_MASK
DECL|GPC_PGC_A7SCU_SR_ALLOFF_FLAG_SHIFT|macro|GPC_PGC_A7SCU_SR_ALLOFF_FLAG_SHIFT
DECL|GPC_PGC_A7SCU_SR_L2RETN_FLAG_MASK|macro|GPC_PGC_A7SCU_SR_L2RETN_FLAG_MASK
DECL|GPC_PGC_A7SCU_SR_L2RETN_FLAG_SHIFT|macro|GPC_PGC_A7SCU_SR_L2RETN_FLAG_SHIFT
DECL|GPC_PGC_A7SCU_SR_L2RSTDIS_DEASSERT_CNT_MASK|macro|GPC_PGC_A7SCU_SR_L2RSTDIS_DEASSERT_CNT_MASK
DECL|GPC_PGC_A7SCU_SR_L2RSTDIS_DEASSERT_CNT_SHIFT|macro|GPC_PGC_A7SCU_SR_L2RSTDIS_DEASSERT_CNT_SHIFT
DECL|GPC_PGC_A7SCU_SR_L2RSTDIS_DEASSERT_CNT|macro|GPC_PGC_A7SCU_SR_L2RSTDIS_DEASSERT_CNT
DECL|GPC_PGC_A7SCU_SR_PSR_MASK|macro|GPC_PGC_A7SCU_SR_PSR_MASK
DECL|GPC_PGC_A7SCU_SR_PSR_SHIFT|macro|GPC_PGC_A7SCU_SR_PSR_SHIFT
DECL|GPC_PGC_A7SCU_SR_PUP_CLK_DIV_SEL_MASK|macro|GPC_PGC_A7SCU_SR_PUP_CLK_DIV_SEL_MASK
DECL|GPC_PGC_A7SCU_SR_PUP_CLK_DIV_SEL_SHIFT|macro|GPC_PGC_A7SCU_SR_PUP_CLK_DIV_SEL_SHIFT
DECL|GPC_PGC_A7SCU_SR_PUP_CLK_DIV_SEL|macro|GPC_PGC_A7SCU_SR_PUP_CLK_DIV_SEL
DECL|GPC_PGC_A7SCU_SR_REG|macro|GPC_PGC_A7SCU_SR_REG
DECL|GPC_PGC_A7SCU_SR|macro|GPC_PGC_A7SCU_SR
DECL|GPC_PGC_ACK_SEL_A7_A7_C0_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_A7_C0_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_A7_C0_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_A7_C0_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_A7_C0_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_A7_C0_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_A7_C0_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_A7_C0_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_A7_C1_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_A7_C1_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_A7_C1_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_A7_C1_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_A7_C1_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_A7_C1_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_A7_C1_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_A7_C1_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_A7_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_A7_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_A7_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_A7_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_A7_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_A7_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_A7_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_A7_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_A7_PLAT_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_A7_PLAT_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_A7_PLAT_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_A7_PLAT_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_A7_PLAT_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_A7_PLAT_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_A7_PLAT_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_A7_PLAT_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_MF_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_MF_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_MF_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_MF_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_MF_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_MF_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_MF_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_MF_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_MIPI_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_MIPI_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_MIPI_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_MIPI_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_MIPI_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_MIPI_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_MIPI_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_MIPI_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_PCIE_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_PCIE_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_PCIE_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_PCIE_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_PCIE_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_PCIE_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_PCIE_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_PCIE_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_REG|macro|GPC_PGC_ACK_SEL_A7_REG
DECL|GPC_PGC_ACK_SEL_A7_USB_HSIC_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_USB_HSIC_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_USB_HSIC_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_USB_HSIC_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_USB_HSIC_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_USB_HSIC_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_USB_HSIC_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_USB_HSIC_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_USB_OTG1_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_USB_OTG1_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_USB_OTG1_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_USB_OTG1_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_USB_OTG1_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_USB_OTG1_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_USB_OTG1_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_USB_OTG1_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_USB_OTG2_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_USB_OTG2_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_USB_OTG2_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_USB_OTG2_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7_USB_OTG2_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_A7_USB_OTG2_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_A7_USB_OTG2_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_A7_USB_OTG2_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_A7|macro|GPC_PGC_ACK_SEL_A7
DECL|GPC_PGC_ACK_SEL_M4_M4_DUMMY_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_M4_DUMMY_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_M4_DUMMY_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_M4_DUMMY_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_M4_DUMMY_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_M4_DUMMY_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_M4_DUMMY_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_M4_DUMMY_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_M4_VIRTUAL_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_M4_VIRTUAL_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_M4_VIRTUAL_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_M4_VIRTUAL_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_M4_VIRTUAL_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_M4_VIRTUAL_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_M4_VIRTUAL_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_M4_VIRTUAL_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_MF_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_MF_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_MF_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_MF_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_MF_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_MF_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_MF_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_MF_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_MIPI_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_MIPI_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_MIPI_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_MIPI_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_MIPI_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_MIPI_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_MIPI_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_MIPI_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_PCIE_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_PCIE_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_PCIE_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_PCIE_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_PCIE_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_PCIE_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_PCIE_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_PCIE_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_REG|macro|GPC_PGC_ACK_SEL_M4_REG
DECL|GPC_PGC_ACK_SEL_M4_USB_HSIC_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_USB_HSIC_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_USB_HSIC_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_USB_HSIC_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_USB_HSIC_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_USB_HSIC_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_USB_HSIC_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_USB_HSIC_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_USB_OTG1_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_USB_OTG1_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_USB_OTG1_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_USB_OTG1_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_USB_OTG1_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_USB_OTG1_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_USB_OTG1_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_USB_OTG1_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_USB_OTG2_PGC_PDN_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_USB_OTG2_PGC_PDN_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_USB_OTG2_PGC_PDN_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_USB_OTG2_PGC_PDN_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4_USB_OTG2_PGC_PUP_ACK_MASK|macro|GPC_PGC_ACK_SEL_M4_USB_OTG2_PGC_PUP_ACK_MASK
DECL|GPC_PGC_ACK_SEL_M4_USB_OTG2_PGC_PUP_ACK_SHIFT|macro|GPC_PGC_ACK_SEL_M4_USB_OTG2_PGC_PUP_ACK_SHIFT
DECL|GPC_PGC_ACK_SEL_M4|macro|GPC_PGC_ACK_SEL_M4
DECL|GPC_PGC_BASE_ADDRS|macro|GPC_PGC_BASE_ADDRS
DECL|GPC_PGC_BASE_PTRS|macro|GPC_PGC_BASE_PTRS
DECL|GPC_PGC_BASE_PTR|macro|GPC_PGC_BASE_PTR
DECL|GPC_PGC_BASE|macro|GPC_PGC_BASE
DECL|GPC_PGC_CPU_MAPPING_FASTMEGA_A7_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_FASTMEGA_A7_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_FASTMEGA_A7_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_FASTMEGA_A7_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING_FASTMEGA_M4_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_FASTMEGA_M4_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_FASTMEGA_M4_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_FASTMEGA_M4_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING_MIPI_PHY_A7_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_MIPI_PHY_A7_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_MIPI_PHY_A7_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_MIPI_PHY_A7_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING_MIPI_PHY_M4_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_MIPI_PHY_M4_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_MIPI_PHY_M4_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_MIPI_PHY_M4_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING_PCIE_PHY_A7_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_PCIE_PHY_A7_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_PCIE_PHY_A7_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_PCIE_PHY_A7_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING_PCIE_PHY_M4_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_PCIE_PHY_M4_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_PCIE_PHY_M4_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_PCIE_PHY_M4_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING_REG|macro|GPC_PGC_CPU_MAPPING_REG
DECL|GPC_PGC_CPU_MAPPING_USB_HSIC_PHY_A7_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_USB_HSIC_PHY_A7_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_USB_HSIC_PHY_A7_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_USB_HSIC_PHY_A7_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING_USB_HSIC_PHY_M4_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_USB_HSIC_PHY_M4_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_USB_HSIC_PHY_M4_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_USB_HSIC_PHY_M4_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING_USB_OTG1_PHY_A7_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_USB_OTG1_PHY_A7_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_USB_OTG1_PHY_A7_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_USB_OTG1_PHY_A7_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING_USB_OTG1_PHY_M4_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_USB_OTG1_PHY_M4_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_USB_OTG1_PHY_M4_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_USB_OTG1_PHY_M4_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING_USB_OTG2_PHY_A7_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_USB_OTG2_PHY_A7_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_USB_OTG2_PHY_A7_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_USB_OTG2_PHY_A7_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING_USB_OTG2_PHY_M4_DOMAIN_MASK|macro|GPC_PGC_CPU_MAPPING_USB_OTG2_PHY_M4_DOMAIN_MASK
DECL|GPC_PGC_CPU_MAPPING_USB_OTG2_PHY_M4_DOMAIN_SHIFT|macro|GPC_PGC_CPU_MAPPING_USB_OTG2_PHY_M4_DOMAIN_SHIFT
DECL|GPC_PGC_CPU_MAPPING|macro|GPC_PGC_CPU_MAPPING
DECL|GPC_PGC_HSIC_CTRL_DFTRAM_TCD1_MASK|macro|GPC_PGC_HSIC_CTRL_DFTRAM_TCD1_MASK
DECL|GPC_PGC_HSIC_CTRL_DFTRAM_TCD1_SHIFT|macro|GPC_PGC_HSIC_CTRL_DFTRAM_TCD1_SHIFT
DECL|GPC_PGC_HSIC_CTRL_DFTRAM_TCD1|macro|GPC_PGC_HSIC_CTRL_DFTRAM_TCD1
DECL|GPC_PGC_HSIC_CTRL_L2RETN_TCD1_TDR_MASK|macro|GPC_PGC_HSIC_CTRL_L2RETN_TCD1_TDR_MASK
DECL|GPC_PGC_HSIC_CTRL_L2RETN_TCD1_TDR_SHIFT|macro|GPC_PGC_HSIC_CTRL_L2RETN_TCD1_TDR_SHIFT
DECL|GPC_PGC_HSIC_CTRL_L2RETN_TCD1_TDR|macro|GPC_PGC_HSIC_CTRL_L2RETN_TCD1_TDR
DECL|GPC_PGC_HSIC_CTRL_L2RSTDIS_MASK|macro|GPC_PGC_HSIC_CTRL_L2RSTDIS_MASK
DECL|GPC_PGC_HSIC_CTRL_L2RSTDIS_SHIFT|macro|GPC_PGC_HSIC_CTRL_L2RSTDIS_SHIFT
DECL|GPC_PGC_HSIC_CTRL_L2RSTDIS|macro|GPC_PGC_HSIC_CTRL_L2RSTDIS
DECL|GPC_PGC_HSIC_CTRL_MEMPWR_TCD1_TDR_TRM_MASK|macro|GPC_PGC_HSIC_CTRL_MEMPWR_TCD1_TDR_TRM_MASK
DECL|GPC_PGC_HSIC_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT|macro|GPC_PGC_HSIC_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT
DECL|GPC_PGC_HSIC_CTRL_MEMPWR_TCD1_TDR_TRM|macro|GPC_PGC_HSIC_CTRL_MEMPWR_TCD1_TDR_TRM
DECL|GPC_PGC_HSIC_CTRL_PCR_MASK|macro|GPC_PGC_HSIC_CTRL_PCR_MASK
DECL|GPC_PGC_HSIC_CTRL_PCR_SHIFT|macro|GPC_PGC_HSIC_CTRL_PCR_SHIFT
DECL|GPC_PGC_HSIC_CTRL_REG|macro|GPC_PGC_HSIC_CTRL_REG
DECL|GPC_PGC_HSIC_CTRL|macro|GPC_PGC_HSIC_CTRL
DECL|GPC_PGC_HSIC_PDNSCR_ISO2SW_MASK|macro|GPC_PGC_HSIC_PDNSCR_ISO2SW_MASK
DECL|GPC_PGC_HSIC_PDNSCR_ISO2SW_SHIFT|macro|GPC_PGC_HSIC_PDNSCR_ISO2SW_SHIFT
DECL|GPC_PGC_HSIC_PDNSCR_ISO2SW|macro|GPC_PGC_HSIC_PDNSCR_ISO2SW
DECL|GPC_PGC_HSIC_PDNSCR_ISO_MASK|macro|GPC_PGC_HSIC_PDNSCR_ISO_MASK
DECL|GPC_PGC_HSIC_PDNSCR_ISO_SHIFT|macro|GPC_PGC_HSIC_PDNSCR_ISO_SHIFT
DECL|GPC_PGC_HSIC_PDNSCR_ISO|macro|GPC_PGC_HSIC_PDNSCR_ISO
DECL|GPC_PGC_HSIC_PDNSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_HSIC_PDNSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_HSIC_PDNSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_HSIC_PDNSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_HSIC_PDNSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_HSIC_PDNSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_HSIC_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK|macro|GPC_PGC_HSIC_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK
DECL|GPC_PGC_HSIC_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT|macro|GPC_PGC_HSIC_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT
DECL|GPC_PGC_HSIC_PDNSCR_PUP_SCPRE_SCALL_CNT|macro|GPC_PGC_HSIC_PDNSCR_PUP_SCPRE_SCALL_CNT
DECL|GPC_PGC_HSIC_PDNSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_HSIC_PDNSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_HSIC_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_HSIC_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_HSIC_PDNSCR_REG|macro|GPC_PGC_HSIC_PDNSCR_REG
DECL|GPC_PGC_HSIC_PDNSCR|macro|GPC_PGC_HSIC_PDNSCR
DECL|GPC_PGC_HSIC_PUPSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_HSIC_PUPSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_HSIC_PUPSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_HSIC_PUPSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_HSIC_PUPSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_HSIC_PUPSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_HSIC_PUPSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_HSIC_PUPSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_HSIC_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_HSIC_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_HSIC_PUPSCR_REG|macro|GPC_PGC_HSIC_PUPSCR_REG
DECL|GPC_PGC_HSIC_PUPSCR_SW2ISO_MASK|macro|GPC_PGC_HSIC_PUPSCR_SW2ISO_MASK
DECL|GPC_PGC_HSIC_PUPSCR_SW2ISO_SHIFT|macro|GPC_PGC_HSIC_PUPSCR_SW2ISO_SHIFT
DECL|GPC_PGC_HSIC_PUPSCR_SW2ISO|macro|GPC_PGC_HSIC_PUPSCR_SW2ISO
DECL|GPC_PGC_HSIC_PUPSCR_SW_MASK|macro|GPC_PGC_HSIC_PUPSCR_SW_MASK
DECL|GPC_PGC_HSIC_PUPSCR_SW_SHIFT|macro|GPC_PGC_HSIC_PUPSCR_SW_SHIFT
DECL|GPC_PGC_HSIC_PUPSCR_SW|macro|GPC_PGC_HSIC_PUPSCR_SW
DECL|GPC_PGC_HSIC_PUPSCR|macro|GPC_PGC_HSIC_PUPSCR
DECL|GPC_PGC_HSIC_SR_ALLOFF_FLAG_MASK|macro|GPC_PGC_HSIC_SR_ALLOFF_FLAG_MASK
DECL|GPC_PGC_HSIC_SR_ALLOFF_FLAG_SHIFT|macro|GPC_PGC_HSIC_SR_ALLOFF_FLAG_SHIFT
DECL|GPC_PGC_HSIC_SR_L2RETN_FLAG_MASK|macro|GPC_PGC_HSIC_SR_L2RETN_FLAG_MASK
DECL|GPC_PGC_HSIC_SR_L2RETN_FLAG_SHIFT|macro|GPC_PGC_HSIC_SR_L2RETN_FLAG_SHIFT
DECL|GPC_PGC_HSIC_SR_L2RSTDIS_DEASSERT_CNT_MASK|macro|GPC_PGC_HSIC_SR_L2RSTDIS_DEASSERT_CNT_MASK
DECL|GPC_PGC_HSIC_SR_L2RSTDIS_DEASSERT_CNT_SHIFT|macro|GPC_PGC_HSIC_SR_L2RSTDIS_DEASSERT_CNT_SHIFT
DECL|GPC_PGC_HSIC_SR_L2RSTDIS_DEASSERT_CNT|macro|GPC_PGC_HSIC_SR_L2RSTDIS_DEASSERT_CNT
DECL|GPC_PGC_HSIC_SR_PSR_MASK|macro|GPC_PGC_HSIC_SR_PSR_MASK
DECL|GPC_PGC_HSIC_SR_PSR_SHIFT|macro|GPC_PGC_HSIC_SR_PSR_SHIFT
DECL|GPC_PGC_HSIC_SR_PUP_CLK_DIV_SEL_MASK|macro|GPC_PGC_HSIC_SR_PUP_CLK_DIV_SEL_MASK
DECL|GPC_PGC_HSIC_SR_PUP_CLK_DIV_SEL_SHIFT|macro|GPC_PGC_HSIC_SR_PUP_CLK_DIV_SEL_SHIFT
DECL|GPC_PGC_HSIC_SR_PUP_CLK_DIV_SEL|macro|GPC_PGC_HSIC_SR_PUP_CLK_DIV_SEL
DECL|GPC_PGC_HSIC_SR_REG|macro|GPC_PGC_HSIC_SR_REG
DECL|GPC_PGC_HSIC_SR|macro|GPC_PGC_HSIC_SR
DECL|GPC_PGC_MIPI_AUXSW_ISO2SW2_MASK|macro|GPC_PGC_MIPI_AUXSW_ISO2SW2_MASK
DECL|GPC_PGC_MIPI_AUXSW_ISO2SW2_SHIFT|macro|GPC_PGC_MIPI_AUXSW_ISO2SW2_SHIFT
DECL|GPC_PGC_MIPI_AUXSW_ISO2SW2|macro|GPC_PGC_MIPI_AUXSW_ISO2SW2
DECL|GPC_PGC_MIPI_AUXSW_PDN_CLK_DIV_SEL_MASK|macro|GPC_PGC_MIPI_AUXSW_PDN_CLK_DIV_SEL_MASK
DECL|GPC_PGC_MIPI_AUXSW_PDN_CLK_DIV_SEL_SHIFT|macro|GPC_PGC_MIPI_AUXSW_PDN_CLK_DIV_SEL_SHIFT
DECL|GPC_PGC_MIPI_AUXSW_PDN_CLK_DIV_SEL|macro|GPC_PGC_MIPI_AUXSW_PDN_CLK_DIV_SEL
DECL|GPC_PGC_MIPI_AUXSW_REG|macro|GPC_PGC_MIPI_AUXSW_REG
DECL|GPC_PGC_MIPI_AUXSW_SW2_MASK|macro|GPC_PGC_MIPI_AUXSW_SW2_MASK
DECL|GPC_PGC_MIPI_AUXSW_SW2_SHIFT|macro|GPC_PGC_MIPI_AUXSW_SW2_SHIFT
DECL|GPC_PGC_MIPI_AUXSW_SW2|macro|GPC_PGC_MIPI_AUXSW_SW2
DECL|GPC_PGC_MIPI_AUXSW|macro|GPC_PGC_MIPI_AUXSW
DECL|GPC_PGC_MIPI_CTRL_DFTRAM_TCD1_MASK|macro|GPC_PGC_MIPI_CTRL_DFTRAM_TCD1_MASK
DECL|GPC_PGC_MIPI_CTRL_DFTRAM_TCD1_SHIFT|macro|GPC_PGC_MIPI_CTRL_DFTRAM_TCD1_SHIFT
DECL|GPC_PGC_MIPI_CTRL_DFTRAM_TCD1|macro|GPC_PGC_MIPI_CTRL_DFTRAM_TCD1
DECL|GPC_PGC_MIPI_CTRL_L2RETN_TCD1_TDR_MASK|macro|GPC_PGC_MIPI_CTRL_L2RETN_TCD1_TDR_MASK
DECL|GPC_PGC_MIPI_CTRL_L2RETN_TCD1_TDR_SHIFT|macro|GPC_PGC_MIPI_CTRL_L2RETN_TCD1_TDR_SHIFT
DECL|GPC_PGC_MIPI_CTRL_L2RETN_TCD1_TDR|macro|GPC_PGC_MIPI_CTRL_L2RETN_TCD1_TDR
DECL|GPC_PGC_MIPI_CTRL_L2RSTDIS_MASK|macro|GPC_PGC_MIPI_CTRL_L2RSTDIS_MASK
DECL|GPC_PGC_MIPI_CTRL_L2RSTDIS_SHIFT|macro|GPC_PGC_MIPI_CTRL_L2RSTDIS_SHIFT
DECL|GPC_PGC_MIPI_CTRL_L2RSTDIS|macro|GPC_PGC_MIPI_CTRL_L2RSTDIS
DECL|GPC_PGC_MIPI_CTRL_MEMPWR_TCD1_TDR_TRM_MASK|macro|GPC_PGC_MIPI_CTRL_MEMPWR_TCD1_TDR_TRM_MASK
DECL|GPC_PGC_MIPI_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT|macro|GPC_PGC_MIPI_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT
DECL|GPC_PGC_MIPI_CTRL_MEMPWR_TCD1_TDR_TRM|macro|GPC_PGC_MIPI_CTRL_MEMPWR_TCD1_TDR_TRM
DECL|GPC_PGC_MIPI_CTRL_PCR_MASK|macro|GPC_PGC_MIPI_CTRL_PCR_MASK
DECL|GPC_PGC_MIPI_CTRL_PCR_SHIFT|macro|GPC_PGC_MIPI_CTRL_PCR_SHIFT
DECL|GPC_PGC_MIPI_CTRL_REG|macro|GPC_PGC_MIPI_CTRL_REG
DECL|GPC_PGC_MIPI_CTRL|macro|GPC_PGC_MIPI_CTRL
DECL|GPC_PGC_MIPI_PDNSCR_ISO2SW_MASK|macro|GPC_PGC_MIPI_PDNSCR_ISO2SW_MASK
DECL|GPC_PGC_MIPI_PDNSCR_ISO2SW_SHIFT|macro|GPC_PGC_MIPI_PDNSCR_ISO2SW_SHIFT
DECL|GPC_PGC_MIPI_PDNSCR_ISO2SW|macro|GPC_PGC_MIPI_PDNSCR_ISO2SW
DECL|GPC_PGC_MIPI_PDNSCR_ISO_MASK|macro|GPC_PGC_MIPI_PDNSCR_ISO_MASK
DECL|GPC_PGC_MIPI_PDNSCR_ISO_SHIFT|macro|GPC_PGC_MIPI_PDNSCR_ISO_SHIFT
DECL|GPC_PGC_MIPI_PDNSCR_ISO|macro|GPC_PGC_MIPI_PDNSCR_ISO
DECL|GPC_PGC_MIPI_PDNSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_MIPI_PDNSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_MIPI_PDNSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_MIPI_PDNSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_MIPI_PDNSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_MIPI_PDNSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_MIPI_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK|macro|GPC_PGC_MIPI_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK
DECL|GPC_PGC_MIPI_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT|macro|GPC_PGC_MIPI_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT
DECL|GPC_PGC_MIPI_PDNSCR_PUP_SCPRE_SCALL_CNT|macro|GPC_PGC_MIPI_PDNSCR_PUP_SCPRE_SCALL_CNT
DECL|GPC_PGC_MIPI_PDNSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_MIPI_PDNSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_MIPI_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_MIPI_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_MIPI_PDNSCR_REG|macro|GPC_PGC_MIPI_PDNSCR_REG
DECL|GPC_PGC_MIPI_PDNSCR|macro|GPC_PGC_MIPI_PDNSCR
DECL|GPC_PGC_MIPI_PUPSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_MIPI_PUPSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_MIPI_PUPSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_MIPI_PUPSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_MIPI_PUPSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_MIPI_PUPSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_MIPI_PUPSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_MIPI_PUPSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_MIPI_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_MIPI_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_MIPI_PUPSCR_REG|macro|GPC_PGC_MIPI_PUPSCR_REG
DECL|GPC_PGC_MIPI_PUPSCR_SW2ISO_MASK|macro|GPC_PGC_MIPI_PUPSCR_SW2ISO_MASK
DECL|GPC_PGC_MIPI_PUPSCR_SW2ISO_SHIFT|macro|GPC_PGC_MIPI_PUPSCR_SW2ISO_SHIFT
DECL|GPC_PGC_MIPI_PUPSCR_SW2ISO|macro|GPC_PGC_MIPI_PUPSCR_SW2ISO
DECL|GPC_PGC_MIPI_PUPSCR_SW_MASK|macro|GPC_PGC_MIPI_PUPSCR_SW_MASK
DECL|GPC_PGC_MIPI_PUPSCR_SW_SHIFT|macro|GPC_PGC_MIPI_PUPSCR_SW_SHIFT
DECL|GPC_PGC_MIPI_PUPSCR_SW|macro|GPC_PGC_MIPI_PUPSCR_SW
DECL|GPC_PGC_MIPI_PUPSCR|macro|GPC_PGC_MIPI_PUPSCR
DECL|GPC_PGC_MIPI_SR_ALLOFF_FLAG_MASK|macro|GPC_PGC_MIPI_SR_ALLOFF_FLAG_MASK
DECL|GPC_PGC_MIPI_SR_ALLOFF_FLAG_SHIFT|macro|GPC_PGC_MIPI_SR_ALLOFF_FLAG_SHIFT
DECL|GPC_PGC_MIPI_SR_L2RETN_FLAG_MASK|macro|GPC_PGC_MIPI_SR_L2RETN_FLAG_MASK
DECL|GPC_PGC_MIPI_SR_L2RETN_FLAG_SHIFT|macro|GPC_PGC_MIPI_SR_L2RETN_FLAG_SHIFT
DECL|GPC_PGC_MIPI_SR_L2RSTDIS_DEASSERT_CNT_MASK|macro|GPC_PGC_MIPI_SR_L2RSTDIS_DEASSERT_CNT_MASK
DECL|GPC_PGC_MIPI_SR_L2RSTDIS_DEASSERT_CNT_SHIFT|macro|GPC_PGC_MIPI_SR_L2RSTDIS_DEASSERT_CNT_SHIFT
DECL|GPC_PGC_MIPI_SR_L2RSTDIS_DEASSERT_CNT|macro|GPC_PGC_MIPI_SR_L2RSTDIS_DEASSERT_CNT
DECL|GPC_PGC_MIPI_SR_PSR_MASK|macro|GPC_PGC_MIPI_SR_PSR_MASK
DECL|GPC_PGC_MIPI_SR_PSR_SHIFT|macro|GPC_PGC_MIPI_SR_PSR_SHIFT
DECL|GPC_PGC_MIPI_SR_PUP_CLK_DIV_SEL_MASK|macro|GPC_PGC_MIPI_SR_PUP_CLK_DIV_SEL_MASK
DECL|GPC_PGC_MIPI_SR_PUP_CLK_DIV_SEL_SHIFT|macro|GPC_PGC_MIPI_SR_PUP_CLK_DIV_SEL_SHIFT
DECL|GPC_PGC_MIPI_SR_PUP_CLK_DIV_SEL|macro|GPC_PGC_MIPI_SR_PUP_CLK_DIV_SEL
DECL|GPC_PGC_MIPI_SR_REG|macro|GPC_PGC_MIPI_SR_REG
DECL|GPC_PGC_MIPI_SR|macro|GPC_PGC_MIPI_SR
DECL|GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK|macro|GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK
DECL|GPC_PGC_MIX_CTRL_DFTRAM_TCD1_SHIFT|macro|GPC_PGC_MIX_CTRL_DFTRAM_TCD1_SHIFT
DECL|GPC_PGC_MIX_CTRL_DFTRAM_TCD1|macro|GPC_PGC_MIX_CTRL_DFTRAM_TCD1
DECL|GPC_PGC_MIX_CTRL_L2RETN_TCD1_TDR_MASK|macro|GPC_PGC_MIX_CTRL_L2RETN_TCD1_TDR_MASK
DECL|GPC_PGC_MIX_CTRL_L2RETN_TCD1_TDR_SHIFT|macro|GPC_PGC_MIX_CTRL_L2RETN_TCD1_TDR_SHIFT
DECL|GPC_PGC_MIX_CTRL_L2RETN_TCD1_TDR|macro|GPC_PGC_MIX_CTRL_L2RETN_TCD1_TDR
DECL|GPC_PGC_MIX_CTRL_L2RSTDIS_MASK|macro|GPC_PGC_MIX_CTRL_L2RSTDIS_MASK
DECL|GPC_PGC_MIX_CTRL_L2RSTDIS_SHIFT|macro|GPC_PGC_MIX_CTRL_L2RSTDIS_SHIFT
DECL|GPC_PGC_MIX_CTRL_L2RSTDIS|macro|GPC_PGC_MIX_CTRL_L2RSTDIS
DECL|GPC_PGC_MIX_CTRL_MEMPWR_TCD1_TDR_TRM_MASK|macro|GPC_PGC_MIX_CTRL_MEMPWR_TCD1_TDR_TRM_MASK
DECL|GPC_PGC_MIX_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT|macro|GPC_PGC_MIX_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT
DECL|GPC_PGC_MIX_CTRL_MEMPWR_TCD1_TDR_TRM|macro|GPC_PGC_MIX_CTRL_MEMPWR_TCD1_TDR_TRM
DECL|GPC_PGC_MIX_CTRL_PCR_MASK|macro|GPC_PGC_MIX_CTRL_PCR_MASK
DECL|GPC_PGC_MIX_CTRL_PCR_SHIFT|macro|GPC_PGC_MIX_CTRL_PCR_SHIFT
DECL|GPC_PGC_MIX_CTRL_REG|macro|GPC_PGC_MIX_CTRL_REG
DECL|GPC_PGC_MIX_CTRL|macro|GPC_PGC_MIX_CTRL
DECL|GPC_PGC_MIX_PDNSCR_ISO2SW_MASK|macro|GPC_PGC_MIX_PDNSCR_ISO2SW_MASK
DECL|GPC_PGC_MIX_PDNSCR_ISO2SW_SHIFT|macro|GPC_PGC_MIX_PDNSCR_ISO2SW_SHIFT
DECL|GPC_PGC_MIX_PDNSCR_ISO2SW|macro|GPC_PGC_MIX_PDNSCR_ISO2SW
DECL|GPC_PGC_MIX_PDNSCR_ISO_MASK|macro|GPC_PGC_MIX_PDNSCR_ISO_MASK
DECL|GPC_PGC_MIX_PDNSCR_ISO_SHIFT|macro|GPC_PGC_MIX_PDNSCR_ISO_SHIFT
DECL|GPC_PGC_MIX_PDNSCR_ISO|macro|GPC_PGC_MIX_PDNSCR_ISO
DECL|GPC_PGC_MIX_PDNSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_MIX_PDNSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_MIX_PDNSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_MIX_PDNSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_MIX_PDNSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_MIX_PDNSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_MIX_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK|macro|GPC_PGC_MIX_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK
DECL|GPC_PGC_MIX_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT|macro|GPC_PGC_MIX_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT
DECL|GPC_PGC_MIX_PDNSCR_PUP_SCPRE_SCALL_CNT|macro|GPC_PGC_MIX_PDNSCR_PUP_SCPRE_SCALL_CNT
DECL|GPC_PGC_MIX_PDNSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_MIX_PDNSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_MIX_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_MIX_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_MIX_PDNSCR_REG|macro|GPC_PGC_MIX_PDNSCR_REG
DECL|GPC_PGC_MIX_PDNSCR|macro|GPC_PGC_MIX_PDNSCR
DECL|GPC_PGC_MIX_PUPSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_MIX_PUPSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_MIX_PUPSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_MIX_PUPSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_MIX_PUPSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_MIX_PUPSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_MIX_PUPSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_MIX_PUPSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_MIX_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_MIX_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_MIX_PUPSCR_REG|macro|GPC_PGC_MIX_PUPSCR_REG
DECL|GPC_PGC_MIX_PUPSCR_SW2ISO_MASK|macro|GPC_PGC_MIX_PUPSCR_SW2ISO_MASK
DECL|GPC_PGC_MIX_PUPSCR_SW2ISO_SHIFT|macro|GPC_PGC_MIX_PUPSCR_SW2ISO_SHIFT
DECL|GPC_PGC_MIX_PUPSCR_SW2ISO|macro|GPC_PGC_MIX_PUPSCR_SW2ISO
DECL|GPC_PGC_MIX_PUPSCR_SW_MASK|macro|GPC_PGC_MIX_PUPSCR_SW_MASK
DECL|GPC_PGC_MIX_PUPSCR_SW_SHIFT|macro|GPC_PGC_MIX_PUPSCR_SW_SHIFT
DECL|GPC_PGC_MIX_PUPSCR_SW|macro|GPC_PGC_MIX_PUPSCR_SW
DECL|GPC_PGC_MIX_PUPSCR|macro|GPC_PGC_MIX_PUPSCR
DECL|GPC_PGC_MIX_SR_ALLOFF_FLAG_MASK|macro|GPC_PGC_MIX_SR_ALLOFF_FLAG_MASK
DECL|GPC_PGC_MIX_SR_ALLOFF_FLAG_SHIFT|macro|GPC_PGC_MIX_SR_ALLOFF_FLAG_SHIFT
DECL|GPC_PGC_MIX_SR_L2RETN_FLAG_MASK|macro|GPC_PGC_MIX_SR_L2RETN_FLAG_MASK
DECL|GPC_PGC_MIX_SR_L2RETN_FLAG_SHIFT|macro|GPC_PGC_MIX_SR_L2RETN_FLAG_SHIFT
DECL|GPC_PGC_MIX_SR_L2RSTDIS_DEASSERT_CNT_MASK|macro|GPC_PGC_MIX_SR_L2RSTDIS_DEASSERT_CNT_MASK
DECL|GPC_PGC_MIX_SR_L2RSTDIS_DEASSERT_CNT_SHIFT|macro|GPC_PGC_MIX_SR_L2RSTDIS_DEASSERT_CNT_SHIFT
DECL|GPC_PGC_MIX_SR_L2RSTDIS_DEASSERT_CNT|macro|GPC_PGC_MIX_SR_L2RSTDIS_DEASSERT_CNT
DECL|GPC_PGC_MIX_SR_PSR_MASK|macro|GPC_PGC_MIX_SR_PSR_MASK
DECL|GPC_PGC_MIX_SR_PSR_SHIFT|macro|GPC_PGC_MIX_SR_PSR_SHIFT
DECL|GPC_PGC_MIX_SR_PUP_CLK_DIV_SEL_MASK|macro|GPC_PGC_MIX_SR_PUP_CLK_DIV_SEL_MASK
DECL|GPC_PGC_MIX_SR_PUP_CLK_DIV_SEL_SHIFT|macro|GPC_PGC_MIX_SR_PUP_CLK_DIV_SEL_SHIFT
DECL|GPC_PGC_MIX_SR_PUP_CLK_DIV_SEL|macro|GPC_PGC_MIX_SR_PUP_CLK_DIV_SEL
DECL|GPC_PGC_MIX_SR_REG|macro|GPC_PGC_MIX_SR_REG
DECL|GPC_PGC_MIX_SR|macro|GPC_PGC_MIX_SR
DECL|GPC_PGC_MemMapPtr|typedef|} GPC_PGC_Type, *GPC_PGC_MemMapPtr;
DECL|GPC_PGC_PCIE_AUXSW_ISO2SW2_MASK|macro|GPC_PGC_PCIE_AUXSW_ISO2SW2_MASK
DECL|GPC_PGC_PCIE_AUXSW_ISO2SW2_SHIFT|macro|GPC_PGC_PCIE_AUXSW_ISO2SW2_SHIFT
DECL|GPC_PGC_PCIE_AUXSW_ISO2SW2|macro|GPC_PGC_PCIE_AUXSW_ISO2SW2
DECL|GPC_PGC_PCIE_AUXSW_PDN_CLK_DIV_SEL_MASK|macro|GPC_PGC_PCIE_AUXSW_PDN_CLK_DIV_SEL_MASK
DECL|GPC_PGC_PCIE_AUXSW_PDN_CLK_DIV_SEL_SHIFT|macro|GPC_PGC_PCIE_AUXSW_PDN_CLK_DIV_SEL_SHIFT
DECL|GPC_PGC_PCIE_AUXSW_PDN_CLK_DIV_SEL|macro|GPC_PGC_PCIE_AUXSW_PDN_CLK_DIV_SEL
DECL|GPC_PGC_PCIE_AUXSW_REG|macro|GPC_PGC_PCIE_AUXSW_REG
DECL|GPC_PGC_PCIE_AUXSW_SW2_MASK|macro|GPC_PGC_PCIE_AUXSW_SW2_MASK
DECL|GPC_PGC_PCIE_AUXSW_SW2_SHIFT|macro|GPC_PGC_PCIE_AUXSW_SW2_SHIFT
DECL|GPC_PGC_PCIE_AUXSW_SW2|macro|GPC_PGC_PCIE_AUXSW_SW2
DECL|GPC_PGC_PCIE_AUXSW|macro|GPC_PGC_PCIE_AUXSW
DECL|GPC_PGC_PCIE_CTRL_DFTRAM_TCD1_MASK|macro|GPC_PGC_PCIE_CTRL_DFTRAM_TCD1_MASK
DECL|GPC_PGC_PCIE_CTRL_DFTRAM_TCD1_SHIFT|macro|GPC_PGC_PCIE_CTRL_DFTRAM_TCD1_SHIFT
DECL|GPC_PGC_PCIE_CTRL_DFTRAM_TCD1|macro|GPC_PGC_PCIE_CTRL_DFTRAM_TCD1
DECL|GPC_PGC_PCIE_CTRL_L2RETN_TCD1_TDR_MASK|macro|GPC_PGC_PCIE_CTRL_L2RETN_TCD1_TDR_MASK
DECL|GPC_PGC_PCIE_CTRL_L2RETN_TCD1_TDR_SHIFT|macro|GPC_PGC_PCIE_CTRL_L2RETN_TCD1_TDR_SHIFT
DECL|GPC_PGC_PCIE_CTRL_L2RETN_TCD1_TDR|macro|GPC_PGC_PCIE_CTRL_L2RETN_TCD1_TDR
DECL|GPC_PGC_PCIE_CTRL_L2RSTDIS_MASK|macro|GPC_PGC_PCIE_CTRL_L2RSTDIS_MASK
DECL|GPC_PGC_PCIE_CTRL_L2RSTDIS_SHIFT|macro|GPC_PGC_PCIE_CTRL_L2RSTDIS_SHIFT
DECL|GPC_PGC_PCIE_CTRL_L2RSTDIS|macro|GPC_PGC_PCIE_CTRL_L2RSTDIS
DECL|GPC_PGC_PCIE_CTRL_MEMPWR_TCD1_TDR_TRM_MASK|macro|GPC_PGC_PCIE_CTRL_MEMPWR_TCD1_TDR_TRM_MASK
DECL|GPC_PGC_PCIE_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT|macro|GPC_PGC_PCIE_CTRL_MEMPWR_TCD1_TDR_TRM_SHIFT
DECL|GPC_PGC_PCIE_CTRL_MEMPWR_TCD1_TDR_TRM|macro|GPC_PGC_PCIE_CTRL_MEMPWR_TCD1_TDR_TRM
DECL|GPC_PGC_PCIE_CTRL_PCR_MASK|macro|GPC_PGC_PCIE_CTRL_PCR_MASK
DECL|GPC_PGC_PCIE_CTRL_PCR_SHIFT|macro|GPC_PGC_PCIE_CTRL_PCR_SHIFT
DECL|GPC_PGC_PCIE_CTRL_REG|macro|GPC_PGC_PCIE_CTRL_REG
DECL|GPC_PGC_PCIE_CTRL|macro|GPC_PGC_PCIE_CTRL
DECL|GPC_PGC_PCIE_PDNSCR_ISO2SW_MASK|macro|GPC_PGC_PCIE_PDNSCR_ISO2SW_MASK
DECL|GPC_PGC_PCIE_PDNSCR_ISO2SW_SHIFT|macro|GPC_PGC_PCIE_PDNSCR_ISO2SW_SHIFT
DECL|GPC_PGC_PCIE_PDNSCR_ISO2SW|macro|GPC_PGC_PCIE_PDNSCR_ISO2SW
DECL|GPC_PGC_PCIE_PDNSCR_ISO_MASK|macro|GPC_PGC_PCIE_PDNSCR_ISO_MASK
DECL|GPC_PGC_PCIE_PDNSCR_ISO_SHIFT|macro|GPC_PGC_PCIE_PDNSCR_ISO_SHIFT
DECL|GPC_PGC_PCIE_PDNSCR_ISO|macro|GPC_PGC_PCIE_PDNSCR_ISO
DECL|GPC_PGC_PCIE_PDNSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_PCIE_PDNSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_PCIE_PDNSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_PCIE_PDNSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_PCIE_PDNSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_PCIE_PDNSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_PCIE_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK|macro|GPC_PGC_PCIE_PDNSCR_PUP_SCPRE_SCALL_CNT_MASK
DECL|GPC_PGC_PCIE_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT|macro|GPC_PGC_PCIE_PDNSCR_PUP_SCPRE_SCALL_CNT_SHIFT
DECL|GPC_PGC_PCIE_PDNSCR_PUP_SCPRE_SCALL_CNT|macro|GPC_PGC_PCIE_PDNSCR_PUP_SCPRE_SCALL_CNT
DECL|GPC_PGC_PCIE_PDNSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_PCIE_PDNSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_PCIE_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_PCIE_PDNSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_PCIE_PDNSCR_REG|macro|GPC_PGC_PCIE_PDNSCR_REG
DECL|GPC_PGC_PCIE_PDNSCR|macro|GPC_PGC_PCIE_PDNSCR
DECL|GPC_PGC_PCIE_PUPSCR_PUP_SCALLOUT_CNT_MASK|macro|GPC_PGC_PCIE_PUPSCR_PUP_SCALLOUT_CNT_MASK
DECL|GPC_PGC_PCIE_PUPSCR_PUP_SCALLOUT_CNT_SHIFT|macro|GPC_PGC_PCIE_PUPSCR_PUP_SCALLOUT_CNT_SHIFT
DECL|GPC_PGC_PCIE_PUPSCR_PUP_SCALLOUT_CNT|macro|GPC_PGC_PCIE_PUPSCR_PUP_SCALLOUT_CNT
DECL|GPC_PGC_PCIE_PUPSCR_PUP_WAIT_SCALL_OUT_MASK|macro|GPC_PGC_PCIE_PUPSCR_PUP_WAIT_SCALL_OUT_MASK
DECL|GPC_PGC_PCIE_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT|macro|GPC_PGC_PCIE_PUPSCR_PUP_WAIT_SCALL_OUT_SHIFT
DECL|GPC_PGC_PCIE_PUPSCR_REG|macro|GPC_PGC_PCIE_PUPSCR_REG
DECL|GPC_PGC_PCIE_PUPSCR_SW2ISO_MASK|macro|GPC_PGC_PCIE_PUPSCR_SW2ISO_MASK
DECL|GPC_PGC_PCIE_PUPSCR_SW2ISO_SHIFT|macro|GPC_PGC_PCIE_PUPSCR_SW2ISO_SHIFT
DECL|GPC_PGC_PCIE_PUPSCR_SW2ISO|macro|GPC_PGC_PCIE_PUPSCR_SW2ISO
DECL|GPC_PGC_PCIE_PUPSCR_SW_MASK|macro|GPC_PGC_PCIE_PUPSCR_SW_MASK
DECL|GPC_PGC_PCIE_PUPSCR_SW_SHIFT|macro|GPC_PGC_PCIE_PUPSCR_SW_SHIFT
DECL|GPC_PGC_PCIE_PUPSCR_SW|macro|GPC_PGC_PCIE_PUPSCR_SW
DECL|GPC_PGC_PCIE_PUPSCR|macro|GPC_PGC_PCIE_PUPSCR
DECL|GPC_PGC_PCIE_SR_ALLOFF_FLAG_MASK|macro|GPC_PGC_PCIE_SR_ALLOFF_FLAG_MASK
DECL|GPC_PGC_PCIE_SR_ALLOFF_FLAG_SHIFT|macro|GPC_PGC_PCIE_SR_ALLOFF_FLAG_SHIFT
DECL|GPC_PGC_PCIE_SR_L2RETN_FLAG_MASK|macro|GPC_PGC_PCIE_SR_L2RETN_FLAG_MASK
DECL|GPC_PGC_PCIE_SR_L2RETN_FLAG_SHIFT|macro|GPC_PGC_PCIE_SR_L2RETN_FLAG_SHIFT
DECL|GPC_PGC_PCIE_SR_L2RSTDIS_DEASSERT_CNT_MASK|macro|GPC_PGC_PCIE_SR_L2RSTDIS_DEASSERT_CNT_MASK
DECL|GPC_PGC_PCIE_SR_L2RSTDIS_DEASSERT_CNT_SHIFT|macro|GPC_PGC_PCIE_SR_L2RSTDIS_DEASSERT_CNT_SHIFT
DECL|GPC_PGC_PCIE_SR_L2RSTDIS_DEASSERT_CNT|macro|GPC_PGC_PCIE_SR_L2RSTDIS_DEASSERT_CNT
DECL|GPC_PGC_PCIE_SR_PSR_MASK|macro|GPC_PGC_PCIE_SR_PSR_MASK
DECL|GPC_PGC_PCIE_SR_PSR_SHIFT|macro|GPC_PGC_PCIE_SR_PSR_SHIFT
DECL|GPC_PGC_PCIE_SR_PUP_CLK_DIV_SEL_MASK|macro|GPC_PGC_PCIE_SR_PUP_CLK_DIV_SEL_MASK
DECL|GPC_PGC_PCIE_SR_PUP_CLK_DIV_SEL_SHIFT|macro|GPC_PGC_PCIE_SR_PUP_CLK_DIV_SEL_SHIFT
DECL|GPC_PGC_PCIE_SR_PUP_CLK_DIV_SEL|macro|GPC_PGC_PCIE_SR_PUP_CLK_DIV_SEL
DECL|GPC_PGC_PCIE_SR_REG|macro|GPC_PGC_PCIE_SR_REG
DECL|GPC_PGC_PCIE_SR|macro|GPC_PGC_PCIE_SR
DECL|GPC_PGC_SCU_AUXSW_DFTRAM_TRC1_TMC_TMR_TCD2_MASK|macro|GPC_PGC_SCU_AUXSW_DFTRAM_TRC1_TMC_TMR_TCD2_MASK
DECL|GPC_PGC_SCU_AUXSW_DFTRAM_TRC1_TMC_TMR_TCD2_SHIFT|macro|GPC_PGC_SCU_AUXSW_DFTRAM_TRC1_TMC_TMR_TCD2_SHIFT
DECL|GPC_PGC_SCU_AUXSW_DFTRAM_TRC1_TMC_TMR_TCD2|macro|GPC_PGC_SCU_AUXSW_DFTRAM_TRC1_TMC_TMR_TCD2
DECL|GPC_PGC_SCU_AUXSW_L2RETN_TRC1_TMC_TMR_MASK|macro|GPC_PGC_SCU_AUXSW_L2RETN_TRC1_TMC_TMR_MASK
DECL|GPC_PGC_SCU_AUXSW_L2RETN_TRC1_TMC_TMR_SHIFT|macro|GPC_PGC_SCU_AUXSW_L2RETN_TRC1_TMC_TMR_SHIFT
DECL|GPC_PGC_SCU_AUXSW_L2RETN_TRC1_TMC_TMR|macro|GPC_PGC_SCU_AUXSW_L2RETN_TRC1_TMC_TMR
DECL|GPC_PGC_SCU_AUXSW_MEMPWR_TRC1_TMC_MASK|macro|GPC_PGC_SCU_AUXSW_MEMPWR_TRC1_TMC_MASK
DECL|GPC_PGC_SCU_AUXSW_MEMPWR_TRC1_TMC_SHIFT|macro|GPC_PGC_SCU_AUXSW_MEMPWR_TRC1_TMC_SHIFT
DECL|GPC_PGC_SCU_AUXSW_MEMPWR_TRC1_TMC|macro|GPC_PGC_SCU_AUXSW_MEMPWR_TRC1_TMC
DECL|GPC_PGC_SCU_AUXSW_REG|macro|GPC_PGC_SCU_AUXSW_REG
DECL|GPC_PGC_SCU_AUXSW|macro|GPC_PGC_SCU_AUXSW
DECL|GPC_PGC_Type|typedef|} GPC_PGC_Type, *GPC_PGC_MemMapPtr;
DECL|GPC_PGC|macro|GPC_PGC
DECL|GPC_PU_PGC_SW_PDN_REQ_MIPI_PHY_SW_PDN_REQ_MASK|macro|GPC_PU_PGC_SW_PDN_REQ_MIPI_PHY_SW_PDN_REQ_MASK
DECL|GPC_PU_PGC_SW_PDN_REQ_MIPI_PHY_SW_PDN_REQ_SHIFT|macro|GPC_PU_PGC_SW_PDN_REQ_MIPI_PHY_SW_PDN_REQ_SHIFT
DECL|GPC_PU_PGC_SW_PDN_REQ_PCIE_PHY_SW_PDN_REQ_MASK|macro|GPC_PU_PGC_SW_PDN_REQ_PCIE_PHY_SW_PDN_REQ_MASK
DECL|GPC_PU_PGC_SW_PDN_REQ_PCIE_PHY_SW_PDN_REQ_SHIFT|macro|GPC_PU_PGC_SW_PDN_REQ_PCIE_PHY_SW_PDN_REQ_SHIFT
DECL|GPC_PU_PGC_SW_PDN_REQ_REG|macro|GPC_PU_PGC_SW_PDN_REQ_REG
DECL|GPC_PU_PGC_SW_PDN_REQ_USB_HSIC_PHY_SW_PDN_REQ_MASK|macro|GPC_PU_PGC_SW_PDN_REQ_USB_HSIC_PHY_SW_PDN_REQ_MASK
DECL|GPC_PU_PGC_SW_PDN_REQ_USB_HSIC_PHY_SW_PDN_REQ_SHIFT|macro|GPC_PU_PGC_SW_PDN_REQ_USB_HSIC_PHY_SW_PDN_REQ_SHIFT
DECL|GPC_PU_PGC_SW_PDN_REQ_USB_OTG1_PHY_SW_PDN_REQ_MASK|macro|GPC_PU_PGC_SW_PDN_REQ_USB_OTG1_PHY_SW_PDN_REQ_MASK
DECL|GPC_PU_PGC_SW_PDN_REQ_USB_OTG1_PHY_SW_PDN_REQ_SHIFT|macro|GPC_PU_PGC_SW_PDN_REQ_USB_OTG1_PHY_SW_PDN_REQ_SHIFT
DECL|GPC_PU_PGC_SW_PDN_REQ_USB_OTG2_PHY_SW_PDN_REQ_MASK|macro|GPC_PU_PGC_SW_PDN_REQ_USB_OTG2_PHY_SW_PDN_REQ_MASK
DECL|GPC_PU_PGC_SW_PDN_REQ_USB_OTG2_PHY_SW_PDN_REQ_SHIFT|macro|GPC_PU_PGC_SW_PDN_REQ_USB_OTG2_PHY_SW_PDN_REQ_SHIFT
DECL|GPC_PU_PGC_SW_PDN_REQ|macro|GPC_PU_PGC_SW_PDN_REQ
DECL|GPC_PU_PGC_SW_PUP_REQ_MIPI_PHY_SW_PUP_REQ_MASK|macro|GPC_PU_PGC_SW_PUP_REQ_MIPI_PHY_SW_PUP_REQ_MASK
DECL|GPC_PU_PGC_SW_PUP_REQ_MIPI_PHY_SW_PUP_REQ_SHIFT|macro|GPC_PU_PGC_SW_PUP_REQ_MIPI_PHY_SW_PUP_REQ_SHIFT
DECL|GPC_PU_PGC_SW_PUP_REQ_PCIE_PHY_SW_PUP_REQ_MASK|macro|GPC_PU_PGC_SW_PUP_REQ_PCIE_PHY_SW_PUP_REQ_MASK
DECL|GPC_PU_PGC_SW_PUP_REQ_PCIE_PHY_SW_PUP_REQ_SHIFT|macro|GPC_PU_PGC_SW_PUP_REQ_PCIE_PHY_SW_PUP_REQ_SHIFT
DECL|GPC_PU_PGC_SW_PUP_REQ_REG|macro|GPC_PU_PGC_SW_PUP_REQ_REG
DECL|GPC_PU_PGC_SW_PUP_REQ_USB_HSIC_PHY_SW_PUP_REQ_MASK|macro|GPC_PU_PGC_SW_PUP_REQ_USB_HSIC_PHY_SW_PUP_REQ_MASK
DECL|GPC_PU_PGC_SW_PUP_REQ_USB_HSIC_PHY_SW_PUP_REQ_SHIFT|macro|GPC_PU_PGC_SW_PUP_REQ_USB_HSIC_PHY_SW_PUP_REQ_SHIFT
DECL|GPC_PU_PGC_SW_PUP_REQ_USB_OTG1_PHY_SW_PUP_REQ_MASK|macro|GPC_PU_PGC_SW_PUP_REQ_USB_OTG1_PHY_SW_PUP_REQ_MASK
DECL|GPC_PU_PGC_SW_PUP_REQ_USB_OTG1_PHY_SW_PUP_REQ_SHIFT|macro|GPC_PU_PGC_SW_PUP_REQ_USB_OTG1_PHY_SW_PUP_REQ_SHIFT
DECL|GPC_PU_PGC_SW_PUP_REQ_USB_OTG2_PHY_SW_PUP_REQ_MASK|macro|GPC_PU_PGC_SW_PUP_REQ_USB_OTG2_PHY_SW_PUP_REQ_MASK
DECL|GPC_PU_PGC_SW_PUP_REQ_USB_OTG2_PHY_SW_PUP_REQ_SHIFT|macro|GPC_PU_PGC_SW_PUP_REQ_USB_OTG2_PHY_SW_PUP_REQ_SHIFT
DECL|GPC_PU_PGC_SW_PUP_REQ|macro|GPC_PU_PGC_SW_PUP_REQ
DECL|GPC_SLPCR_BYPASS_PMIC_READY_MASK|macro|GPC_SLPCR_BYPASS_PMIC_READY_MASK
DECL|GPC_SLPCR_BYPASS_PMIC_READY_SHIFT|macro|GPC_SLPCR_BYPASS_PMIC_READY_SHIFT
DECL|GPC_SLPCR_COSC_EN_MASK|macro|GPC_SLPCR_COSC_EN_MASK
DECL|GPC_SLPCR_COSC_EN_SHIFT|macro|GPC_SLPCR_COSC_EN_SHIFT
DECL|GPC_SLPCR_COSC_PWRDOWN_MASK|macro|GPC_SLPCR_COSC_PWRDOWN_MASK
DECL|GPC_SLPCR_COSC_PWRDOWN_SHIFT|macro|GPC_SLPCR_COSC_PWRDOWN_SHIFT
DECL|GPC_SLPCR_DISABLE_A7_IS_DSM_MASK|macro|GPC_SLPCR_DISABLE_A7_IS_DSM_MASK
DECL|GPC_SLPCR_DISABLE_A7_IS_DSM_SHIFT|macro|GPC_SLPCR_DISABLE_A7_IS_DSM_SHIFT
DECL|GPC_SLPCR_EN_A7_FASTWUP_STOP_MODE_MASK|macro|GPC_SLPCR_EN_A7_FASTWUP_STOP_MODE_MASK
DECL|GPC_SLPCR_EN_A7_FASTWUP_STOP_MODE_SHIFT|macro|GPC_SLPCR_EN_A7_FASTWUP_STOP_MODE_SHIFT
DECL|GPC_SLPCR_EN_A7_FASTWUP_WAIT_MODE_MASK|macro|GPC_SLPCR_EN_A7_FASTWUP_WAIT_MODE_MASK
DECL|GPC_SLPCR_EN_A7_FASTWUP_WAIT_MODE_SHIFT|macro|GPC_SLPCR_EN_A7_FASTWUP_WAIT_MODE_SHIFT
DECL|GPC_SLPCR_EN_DSM_MASK|macro|GPC_SLPCR_EN_DSM_MASK
DECL|GPC_SLPCR_EN_DSM_SHIFT|macro|GPC_SLPCR_EN_DSM_SHIFT
DECL|GPC_SLPCR_EN_M4_FASTWUP_STOP_MODE_MASK|macro|GPC_SLPCR_EN_M4_FASTWUP_STOP_MODE_MASK
DECL|GPC_SLPCR_EN_M4_FASTWUP_STOP_MODE_SHIFT|macro|GPC_SLPCR_EN_M4_FASTWUP_STOP_MODE_SHIFT
DECL|GPC_SLPCR_EN_M4_FASTWUP_WAIT_MODE_MASK|macro|GPC_SLPCR_EN_M4_FASTWUP_WAIT_MODE_MASK
DECL|GPC_SLPCR_EN_M4_FASTWUP_WAIT_MODE_SHIFT|macro|GPC_SLPCR_EN_M4_FASTWUP_WAIT_MODE_SHIFT
DECL|GPC_SLPCR_OSCCNT_MASK|macro|GPC_SLPCR_OSCCNT_MASK
DECL|GPC_SLPCR_OSCCNT_SHIFT|macro|GPC_SLPCR_OSCCNT_SHIFT
DECL|GPC_SLPCR_OSCCNT|macro|GPC_SLPCR_OSCCNT
DECL|GPC_SLPCR_RBC_EN_MASK|macro|GPC_SLPCR_RBC_EN_MASK
DECL|GPC_SLPCR_RBC_EN_SHIFT|macro|GPC_SLPCR_RBC_EN_SHIFT
DECL|GPC_SLPCR_REG_BYPASS_COUNT_MASK|macro|GPC_SLPCR_REG_BYPASS_COUNT_MASK
DECL|GPC_SLPCR_REG_BYPASS_COUNT_SHIFT|macro|GPC_SLPCR_REG_BYPASS_COUNT_SHIFT
DECL|GPC_SLPCR_REG_BYPASS_COUNT|macro|GPC_SLPCR_REG_BYPASS_COUNT
DECL|GPC_SLPCR_REG|macro|GPC_SLPCR_REG
DECL|GPC_SLPCR_SBYOS_MASK|macro|GPC_SLPCR_SBYOS_MASK
DECL|GPC_SLPCR_SBYOS_SHIFT|macro|GPC_SLPCR_SBYOS_SHIFT
DECL|GPC_SLPCR_STBY_COUNT_MASK|macro|GPC_SLPCR_STBY_COUNT_MASK
DECL|GPC_SLPCR_STBY_COUNT_SHIFT|macro|GPC_SLPCR_STBY_COUNT_SHIFT
DECL|GPC_SLPCR_STBY_COUNT|macro|GPC_SLPCR_STBY_COUNT
DECL|GPC_SLPCR_VSTBY_MASK|macro|GPC_SLPCR_VSTBY_MASK
DECL|GPC_SLPCR_VSTBY_SHIFT|macro|GPC_SLPCR_VSTBY_SHIFT
DECL|GPC_SLPCR|macro|GPC_SLPCR
DECL|GPC_SLT0_CFG|macro|GPC_SLT0_CFG
DECL|GPC_SLT1_CFG|macro|GPC_SLT1_CFG
DECL|GPC_SLT2_CFG|macro|GPC_SLT2_CFG
DECL|GPC_SLT3_CFG|macro|GPC_SLT3_CFG
DECL|GPC_SLT4_CFG|macro|GPC_SLT4_CFG
DECL|GPC_SLT5_CFG|macro|GPC_SLT5_CFG
DECL|GPC_SLT6_CFG|macro|GPC_SLT6_CFG
DECL|GPC_SLT7_CFG|macro|GPC_SLT7_CFG
DECL|GPC_SLT8_CFG|macro|GPC_SLT8_CFG
DECL|GPC_SLT9_CFG|macro|GPC_SLT9_CFG
DECL|GPC_SLT_CFG_CORE0_A7_PDN_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_CORE0_A7_PDN_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_CORE0_A7_PDN_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_CORE0_A7_PDN_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_CORE0_A7_PUP_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_CORE0_A7_PUP_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_CORE0_A7_PUP_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_CORE0_A7_PUP_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_CORE1_A7_PDN_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_CORE1_A7_PDN_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_CORE1_A7_PDN_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_CORE1_A7_PDN_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_CORE1_A7_PUP_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_CORE1_A7_PUP_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_CORE1_A7_PUP_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_CORE1_A7_PUP_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_FASTMEGA_PDN_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_FASTMEGA_PDN_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_FASTMEGA_PDN_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_FASTMEGA_PDN_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_FASTMEGA_PUP_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_FASTMEGA_PUP_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_FASTMEGA_PUP_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_FASTMEGA_PUP_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_M4_VIRTUAL_PDN_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_M4_VIRTUAL_PDN_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_M4_VIRTUAL_PDN_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_M4_VIRTUAL_PDN_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_M4_VIRTUAL_PUP_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_M4_VIRTUAL_PUP_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_M4_VIRTUAL_PUP_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_M4_VIRTUAL_PUP_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_MIPI_PHY_PDN_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_MIPI_PHY_PDN_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_MIPI_PHY_PDN_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_MIPI_PHY_PDN_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_MIPI_PHY_PUP_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_MIPI_PHY_PUP_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_MIPI_PHY_PUP_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_MIPI_PHY_PUP_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_PCIE_PHY_PDN_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_PCIE_PHY_PDN_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_PCIE_PHY_PDN_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_PCIE_PHY_PDN_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_PCIE_PHY_PUP_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_PCIE_PHY_PUP_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_PCIE_PHY_PUP_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_PCIE_PHY_PUP_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_REG|macro|GPC_SLT_CFG_REG
DECL|GPC_SLT_CFG_SCU_PDN_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_SCU_PDN_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_SCU_PDN_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_SCU_PDN_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_SCU_PUP_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_SCU_PUP_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_SCU_PUP_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_SCU_PUP_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_USB_HSIC_PDN_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_USB_HSIC_PDN_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_USB_HSIC_PDN_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_USB_HSIC_PDN_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_USB_HSIC_PUP_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_USB_HSIC_PUP_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_USB_HSIC_PUP_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_USB_HSIC_PUP_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_USB_OTG1_PDN_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_USB_OTG1_PDN_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_USB_OTG1_PDN_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_USB_OTG1_PDN_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_USB_OTG1_PUP_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_USB_OTG1_PUP_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_USB_OTG1_PUP_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_USB_OTG1_PUP_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_USB_OTG2_PDN_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_USB_OTG2_PDN_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_USB_OTG2_PDN_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_USB_OTG2_PDN_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG_USB_OTG2_PUP_SLOT_CONTROL_MASK|macro|GPC_SLT_CFG_USB_OTG2_PUP_SLOT_CONTROL_MASK
DECL|GPC_SLT_CFG_USB_OTG2_PUP_SLOT_CONTROL_SHIFT|macro|GPC_SLT_CFG_USB_OTG2_PUP_SLOT_CONTROL_SHIFT
DECL|GPC_SLT_CFG|macro|GPC_SLT_CFG
DECL|GPC_Type|typedef|} GPC_Type, *GPC_MemMapPtr;
DECL|GPC|macro|GPC
DECL|GPIO1_BASE_PTR|macro|GPIO1_BASE_PTR
DECL|GPIO1_BASE|macro|GPIO1_BASE
DECL|GPIO1_DR|macro|GPIO1_DR
DECL|GPIO1_EDGE_SEL|macro|GPIO1_EDGE_SEL
DECL|GPIO1_GDIR|macro|GPIO1_GDIR
DECL|GPIO1_ICR1|macro|GPIO1_ICR1
DECL|GPIO1_ICR2|macro|GPIO1_ICR2
DECL|GPIO1_IMR|macro|GPIO1_IMR
DECL|GPIO1_INT0_IRQn|enumerator|GPIO1_INT0_IRQn = 63, /**< Active HIGH Interrupt from INT0 from GPIO */
DECL|GPIO1_INT15_0_IRQn|enumerator|GPIO1_INT15_0_IRQn = 64, /**< Combined interrupt indication for GPIO1 signal 0 throughout 15 */
DECL|GPIO1_INT1_IRQn|enumerator|GPIO1_INT1_IRQn = 62, /**< Active HIGH Interrupt from INT1 from GPIO */
DECL|GPIO1_INT2_IRQn|enumerator|GPIO1_INT2_IRQn = 61, /**< Active HIGH Interrupt from INT2 from GPIO */
DECL|GPIO1_INT31_16_IRQn|enumerator|GPIO1_INT31_16_IRQn = 65, /**< Combined interrupt indication for GPIO1 signal 16 throughout 31 */
DECL|GPIO1_INT3_IRQn|enumerator|GPIO1_INT3_IRQn = 60, /**< Active HIGH Interrupt from INT3 from GPIO */
DECL|GPIO1_INT4_IRQn|enumerator|GPIO1_INT4_IRQn = 59, /**< Active HIGH Interrupt from INT4 from GPIO */
DECL|GPIO1_INT5_IRQn|enumerator|GPIO1_INT5_IRQn = 58, /**< Active HIGH Interrupt from INT5 from GPIO */
DECL|GPIO1_INT6_IRQn|enumerator|GPIO1_INT6_IRQn = 57, /**< Active HIGH Interrupt from INT6 from GPIO */
DECL|GPIO1_INT7_IRQn|enumerator|GPIO1_INT7_IRQn = 56, /**< Active HIGH Interrupt from INT7 from GPIO */
DECL|GPIO1_ISR|macro|GPIO1_ISR
DECL|GPIO1_PSR|macro|GPIO1_PSR
DECL|GPIO1|macro|GPIO1
DECL|GPIO2_BASE_PTR|macro|GPIO2_BASE_PTR
DECL|GPIO2_BASE|macro|GPIO2_BASE
DECL|GPIO2_DR|macro|GPIO2_DR
DECL|GPIO2_EDGE_SEL|macro|GPIO2_EDGE_SEL
DECL|GPIO2_GDIR|macro|GPIO2_GDIR
DECL|GPIO2_ICR1|macro|GPIO2_ICR1
DECL|GPIO2_ICR2|macro|GPIO2_ICR2
DECL|GPIO2_IMR|macro|GPIO2_IMR
DECL|GPIO2_INT15_0_IRQn|enumerator|GPIO2_INT15_0_IRQn = 66, /**< Combined interrupt indication for GPIO2 signal 0 throughout 15 */
DECL|GPIO2_INT31_16_IRQn|enumerator|GPIO2_INT31_16_IRQn = 67, /**< Combined interrupt indication for GPIO2 signals 16 throughout 31 */
DECL|GPIO2_ISR|macro|GPIO2_ISR
DECL|GPIO2_PSR|macro|GPIO2_PSR
DECL|GPIO2|macro|GPIO2
DECL|GPIO3_BASE_PTR|macro|GPIO3_BASE_PTR
DECL|GPIO3_BASE|macro|GPIO3_BASE
DECL|GPIO3_DR|macro|GPIO3_DR
DECL|GPIO3_EDGE_SEL|macro|GPIO3_EDGE_SEL
DECL|GPIO3_GDIR|macro|GPIO3_GDIR
DECL|GPIO3_ICR1|macro|GPIO3_ICR1
DECL|GPIO3_ICR2|macro|GPIO3_ICR2
DECL|GPIO3_IMR|macro|GPIO3_IMR
DECL|GPIO3_INT15_0_IRQn|enumerator|GPIO3_INT15_0_IRQn = 68, /**< Combined interrupt indication for GPIO3 signal 0 throughout 15 */
DECL|GPIO3_INT31_16_IRQn|enumerator|GPIO3_INT31_16_IRQn = 69, /**< Combined interrupt indication for GPIO3 signals 16 throughout 31 */
DECL|GPIO3_ISR|macro|GPIO3_ISR
DECL|GPIO3_PSR|macro|GPIO3_PSR
DECL|GPIO3|macro|GPIO3
DECL|GPIO4_BASE_PTR|macro|GPIO4_BASE_PTR
DECL|GPIO4_BASE|macro|GPIO4_BASE
DECL|GPIO4_DR|macro|GPIO4_DR
DECL|GPIO4_EDGE_SEL|macro|GPIO4_EDGE_SEL
DECL|GPIO4_GDIR|macro|GPIO4_GDIR
DECL|GPIO4_ICR1|macro|GPIO4_ICR1
DECL|GPIO4_ICR2|macro|GPIO4_ICR2
DECL|GPIO4_IMR|macro|GPIO4_IMR
DECL|GPIO4_INT15_0_IRQn|enumerator|GPIO4_INT15_0_IRQn = 70, /**< Combined interrupt indication for GPIO4 signal 0 throughout 15 */
DECL|GPIO4_INT31_16_IRQn|enumerator|GPIO4_INT31_16_IRQn = 71, /**< Combined interrupt indication for GPIO4 signal 16 throughout 31 */
DECL|GPIO4_ISR|macro|GPIO4_ISR
DECL|GPIO4_PSR|macro|GPIO4_PSR
DECL|GPIO4|macro|GPIO4
DECL|GPIO5_BASE_PTR|macro|GPIO5_BASE_PTR
DECL|GPIO5_BASE|macro|GPIO5_BASE
DECL|GPIO5_DR|macro|GPIO5_DR
DECL|GPIO5_EDGE_SEL|macro|GPIO5_EDGE_SEL
DECL|GPIO5_GDIR|macro|GPIO5_GDIR
DECL|GPIO5_ICR1|macro|GPIO5_ICR1
DECL|GPIO5_ICR2|macro|GPIO5_ICR2
DECL|GPIO5_IMR|macro|GPIO5_IMR
DECL|GPIO5_INT15_0_IRQn|enumerator|GPIO5_INT15_0_IRQn = 72, /**< Combined interrupt indication for GPIO5 signals 0 throughout 15 */
DECL|GPIO5_INT31_16_IRQn|enumerator|GPIO5_INT31_16_IRQn = 73, /**< Combined interrupt indication for GPIO5 signals 16 throughout 31 */
DECL|GPIO5_ISR|macro|GPIO5_ISR
DECL|GPIO5_PSR|macro|GPIO5_PSR
DECL|GPIO5|macro|GPIO5
DECL|GPIO6_BASE_PTR|macro|GPIO6_BASE_PTR
DECL|GPIO6_BASE|macro|GPIO6_BASE
DECL|GPIO6_DR|macro|GPIO6_DR
DECL|GPIO6_EDGE_SEL|macro|GPIO6_EDGE_SEL
DECL|GPIO6_GDIR|macro|GPIO6_GDIR
DECL|GPIO6_ICR1|macro|GPIO6_ICR1
DECL|GPIO6_ICR2|macro|GPIO6_ICR2
DECL|GPIO6_IMR|macro|GPIO6_IMR
DECL|GPIO6_INT15_0_IRQn|enumerator|GPIO6_INT15_0_IRQn = 74, /**< Combined interrupt indication for GPIO6 signals 0 throughtout 15 */
DECL|GPIO6_INT31_16_IRQn|enumerator|GPIO6_INT31_16_IRQn = 75, /**< Combined interrupt indication for GPIO6 signals 16 throughtout 31 */
DECL|GPIO6_ISR|macro|GPIO6_ISR
DECL|GPIO6_PSR|macro|GPIO6_PSR
DECL|GPIO6|macro|GPIO6
DECL|GPIO7_BASE_PTR|macro|GPIO7_BASE_PTR
DECL|GPIO7_BASE|macro|GPIO7_BASE
DECL|GPIO7_DR|macro|GPIO7_DR
DECL|GPIO7_EDGE_SEL|macro|GPIO7_EDGE_SEL
DECL|GPIO7_GDIR|macro|GPIO7_GDIR
DECL|GPIO7_ICR1|macro|GPIO7_ICR1
DECL|GPIO7_ICR2|macro|GPIO7_ICR2
DECL|GPIO7_IMR|macro|GPIO7_IMR
DECL|GPIO7_INT15_0_IRQn|enumerator|GPIO7_INT15_0_IRQn = 76, /**< Combined interrupt indication for GPIO7 signals 0 throughout 15 */
DECL|GPIO7_INT31_16_IRQn|enumerator|GPIO7_INT31_16_IRQn = 77, /**< Combined interrupt indication for GPIO7 signals 16 throughout 31 */
DECL|GPIO7_ISR|macro|GPIO7_ISR
DECL|GPIO7_PSR|macro|GPIO7_PSR
DECL|GPIO7|macro|GPIO7
DECL|GPIO_BASE_ADDRS|macro|GPIO_BASE_ADDRS
DECL|GPIO_BASE_PTRS|macro|GPIO_BASE_PTRS
DECL|GPIO_CLR|member|__IO uint32_t GPIO_CLR; /**< EPDC General Purpose I/O Debug register, offset: 0x708 */
DECL|GPIO_DR_DR_MASK|macro|GPIO_DR_DR_MASK
DECL|GPIO_DR_DR_SHIFT|macro|GPIO_DR_DR_SHIFT
DECL|GPIO_DR_DR|macro|GPIO_DR_DR
DECL|GPIO_DR_REG|macro|GPIO_DR_REG
DECL|GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK|macro|GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK
DECL|GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT|macro|GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT
DECL|GPIO_EDGE_SEL_GPIO_EDGE_SEL|macro|GPIO_EDGE_SEL_GPIO_EDGE_SEL
DECL|GPIO_EDGE_SEL_REG|macro|GPIO_EDGE_SEL_REG
DECL|GPIO_GDIR_GDIR_MASK|macro|GPIO_GDIR_GDIR_MASK
DECL|GPIO_GDIR_GDIR_SHIFT|macro|GPIO_GDIR_GDIR_SHIFT
DECL|GPIO_GDIR_GDIR|macro|GPIO_GDIR_GDIR
DECL|GPIO_GDIR_REG|macro|GPIO_GDIR_REG
DECL|GPIO_ICR1_ICR0_MASK|macro|GPIO_ICR1_ICR0_MASK
DECL|GPIO_ICR1_ICR0_SHIFT|macro|GPIO_ICR1_ICR0_SHIFT
DECL|GPIO_ICR1_ICR0|macro|GPIO_ICR1_ICR0
DECL|GPIO_ICR1_ICR10_MASK|macro|GPIO_ICR1_ICR10_MASK
DECL|GPIO_ICR1_ICR10_SHIFT|macro|GPIO_ICR1_ICR10_SHIFT
DECL|GPIO_ICR1_ICR10|macro|GPIO_ICR1_ICR10
DECL|GPIO_ICR1_ICR11_MASK|macro|GPIO_ICR1_ICR11_MASK
DECL|GPIO_ICR1_ICR11_SHIFT|macro|GPIO_ICR1_ICR11_SHIFT
DECL|GPIO_ICR1_ICR11|macro|GPIO_ICR1_ICR11
DECL|GPIO_ICR1_ICR12_MASK|macro|GPIO_ICR1_ICR12_MASK
DECL|GPIO_ICR1_ICR12_SHIFT|macro|GPIO_ICR1_ICR12_SHIFT
DECL|GPIO_ICR1_ICR12|macro|GPIO_ICR1_ICR12
DECL|GPIO_ICR1_ICR13_MASK|macro|GPIO_ICR1_ICR13_MASK
DECL|GPIO_ICR1_ICR13_SHIFT|macro|GPIO_ICR1_ICR13_SHIFT
DECL|GPIO_ICR1_ICR13|macro|GPIO_ICR1_ICR13
DECL|GPIO_ICR1_ICR14_MASK|macro|GPIO_ICR1_ICR14_MASK
DECL|GPIO_ICR1_ICR14_SHIFT|macro|GPIO_ICR1_ICR14_SHIFT
DECL|GPIO_ICR1_ICR14|macro|GPIO_ICR1_ICR14
DECL|GPIO_ICR1_ICR15_MASK|macro|GPIO_ICR1_ICR15_MASK
DECL|GPIO_ICR1_ICR15_SHIFT|macro|GPIO_ICR1_ICR15_SHIFT
DECL|GPIO_ICR1_ICR15|macro|GPIO_ICR1_ICR15
DECL|GPIO_ICR1_ICR1_MASK|macro|GPIO_ICR1_ICR1_MASK
DECL|GPIO_ICR1_ICR1_SHIFT|macro|GPIO_ICR1_ICR1_SHIFT
DECL|GPIO_ICR1_ICR1|macro|GPIO_ICR1_ICR1
DECL|GPIO_ICR1_ICR2_MASK|macro|GPIO_ICR1_ICR2_MASK
DECL|GPIO_ICR1_ICR2_SHIFT|macro|GPIO_ICR1_ICR2_SHIFT
DECL|GPIO_ICR1_ICR2|macro|GPIO_ICR1_ICR2
DECL|GPIO_ICR1_ICR3_MASK|macro|GPIO_ICR1_ICR3_MASK
DECL|GPIO_ICR1_ICR3_SHIFT|macro|GPIO_ICR1_ICR3_SHIFT
DECL|GPIO_ICR1_ICR3|macro|GPIO_ICR1_ICR3
DECL|GPIO_ICR1_ICR4_MASK|macro|GPIO_ICR1_ICR4_MASK
DECL|GPIO_ICR1_ICR4_SHIFT|macro|GPIO_ICR1_ICR4_SHIFT
DECL|GPIO_ICR1_ICR4|macro|GPIO_ICR1_ICR4
DECL|GPIO_ICR1_ICR5_MASK|macro|GPIO_ICR1_ICR5_MASK
DECL|GPIO_ICR1_ICR5_SHIFT|macro|GPIO_ICR1_ICR5_SHIFT
DECL|GPIO_ICR1_ICR5|macro|GPIO_ICR1_ICR5
DECL|GPIO_ICR1_ICR6_MASK|macro|GPIO_ICR1_ICR6_MASK
DECL|GPIO_ICR1_ICR6_SHIFT|macro|GPIO_ICR1_ICR6_SHIFT
DECL|GPIO_ICR1_ICR6|macro|GPIO_ICR1_ICR6
DECL|GPIO_ICR1_ICR7_MASK|macro|GPIO_ICR1_ICR7_MASK
DECL|GPIO_ICR1_ICR7_SHIFT|macro|GPIO_ICR1_ICR7_SHIFT
DECL|GPIO_ICR1_ICR7|macro|GPIO_ICR1_ICR7
DECL|GPIO_ICR1_ICR8_MASK|macro|GPIO_ICR1_ICR8_MASK
DECL|GPIO_ICR1_ICR8_SHIFT|macro|GPIO_ICR1_ICR8_SHIFT
DECL|GPIO_ICR1_ICR8|macro|GPIO_ICR1_ICR8
DECL|GPIO_ICR1_ICR9_MASK|macro|GPIO_ICR1_ICR9_MASK
DECL|GPIO_ICR1_ICR9_SHIFT|macro|GPIO_ICR1_ICR9_SHIFT
DECL|GPIO_ICR1_ICR9|macro|GPIO_ICR1_ICR9
DECL|GPIO_ICR1_REG|macro|GPIO_ICR1_REG
DECL|GPIO_ICR2_ICR16_MASK|macro|GPIO_ICR2_ICR16_MASK
DECL|GPIO_ICR2_ICR16_SHIFT|macro|GPIO_ICR2_ICR16_SHIFT
DECL|GPIO_ICR2_ICR16|macro|GPIO_ICR2_ICR16
DECL|GPIO_ICR2_ICR17_MASK|macro|GPIO_ICR2_ICR17_MASK
DECL|GPIO_ICR2_ICR17_SHIFT|macro|GPIO_ICR2_ICR17_SHIFT
DECL|GPIO_ICR2_ICR17|macro|GPIO_ICR2_ICR17
DECL|GPIO_ICR2_ICR18_MASK|macro|GPIO_ICR2_ICR18_MASK
DECL|GPIO_ICR2_ICR18_SHIFT|macro|GPIO_ICR2_ICR18_SHIFT
DECL|GPIO_ICR2_ICR18|macro|GPIO_ICR2_ICR18
DECL|GPIO_ICR2_ICR19_MASK|macro|GPIO_ICR2_ICR19_MASK
DECL|GPIO_ICR2_ICR19_SHIFT|macro|GPIO_ICR2_ICR19_SHIFT
DECL|GPIO_ICR2_ICR19|macro|GPIO_ICR2_ICR19
DECL|GPIO_ICR2_ICR20_MASK|macro|GPIO_ICR2_ICR20_MASK
DECL|GPIO_ICR2_ICR20_SHIFT|macro|GPIO_ICR2_ICR20_SHIFT
DECL|GPIO_ICR2_ICR20|macro|GPIO_ICR2_ICR20
DECL|GPIO_ICR2_ICR21_MASK|macro|GPIO_ICR2_ICR21_MASK
DECL|GPIO_ICR2_ICR21_SHIFT|macro|GPIO_ICR2_ICR21_SHIFT
DECL|GPIO_ICR2_ICR21|macro|GPIO_ICR2_ICR21
DECL|GPIO_ICR2_ICR22_MASK|macro|GPIO_ICR2_ICR22_MASK
DECL|GPIO_ICR2_ICR22_SHIFT|macro|GPIO_ICR2_ICR22_SHIFT
DECL|GPIO_ICR2_ICR22|macro|GPIO_ICR2_ICR22
DECL|GPIO_ICR2_ICR23_MASK|macro|GPIO_ICR2_ICR23_MASK
DECL|GPIO_ICR2_ICR23_SHIFT|macro|GPIO_ICR2_ICR23_SHIFT
DECL|GPIO_ICR2_ICR23|macro|GPIO_ICR2_ICR23
DECL|GPIO_ICR2_ICR24_MASK|macro|GPIO_ICR2_ICR24_MASK
DECL|GPIO_ICR2_ICR24_SHIFT|macro|GPIO_ICR2_ICR24_SHIFT
DECL|GPIO_ICR2_ICR24|macro|GPIO_ICR2_ICR24
DECL|GPIO_ICR2_ICR25_MASK|macro|GPIO_ICR2_ICR25_MASK
DECL|GPIO_ICR2_ICR25_SHIFT|macro|GPIO_ICR2_ICR25_SHIFT
DECL|GPIO_ICR2_ICR25|macro|GPIO_ICR2_ICR25
DECL|GPIO_ICR2_ICR26_MASK|macro|GPIO_ICR2_ICR26_MASK
DECL|GPIO_ICR2_ICR26_SHIFT|macro|GPIO_ICR2_ICR26_SHIFT
DECL|GPIO_ICR2_ICR26|macro|GPIO_ICR2_ICR26
DECL|GPIO_ICR2_ICR27_MASK|macro|GPIO_ICR2_ICR27_MASK
DECL|GPIO_ICR2_ICR27_SHIFT|macro|GPIO_ICR2_ICR27_SHIFT
DECL|GPIO_ICR2_ICR27|macro|GPIO_ICR2_ICR27
DECL|GPIO_ICR2_ICR28_MASK|macro|GPIO_ICR2_ICR28_MASK
DECL|GPIO_ICR2_ICR28_SHIFT|macro|GPIO_ICR2_ICR28_SHIFT
DECL|GPIO_ICR2_ICR28|macro|GPIO_ICR2_ICR28
DECL|GPIO_ICR2_ICR29_MASK|macro|GPIO_ICR2_ICR29_MASK
DECL|GPIO_ICR2_ICR29_SHIFT|macro|GPIO_ICR2_ICR29_SHIFT
DECL|GPIO_ICR2_ICR29|macro|GPIO_ICR2_ICR29
DECL|GPIO_ICR2_ICR30_MASK|macro|GPIO_ICR2_ICR30_MASK
DECL|GPIO_ICR2_ICR30_SHIFT|macro|GPIO_ICR2_ICR30_SHIFT
DECL|GPIO_ICR2_ICR30|macro|GPIO_ICR2_ICR30
DECL|GPIO_ICR2_ICR31_MASK|macro|GPIO_ICR2_ICR31_MASK
DECL|GPIO_ICR2_ICR31_SHIFT|macro|GPIO_ICR2_ICR31_SHIFT
DECL|GPIO_ICR2_ICR31|macro|GPIO_ICR2_ICR31
DECL|GPIO_ICR2_REG|macro|GPIO_ICR2_REG
DECL|GPIO_IMR_IMR_MASK|macro|GPIO_IMR_IMR_MASK
DECL|GPIO_IMR_IMR_SHIFT|macro|GPIO_IMR_IMR_SHIFT
DECL|GPIO_IMR_IMR|macro|GPIO_IMR_IMR
DECL|GPIO_IMR_REG|macro|GPIO_IMR_REG
DECL|GPIO_ISR_ISR_MASK|macro|GPIO_ISR_ISR_MASK
DECL|GPIO_ISR_ISR_SHIFT|macro|GPIO_ISR_ISR_SHIFT
DECL|GPIO_ISR_ISR|macro|GPIO_ISR_ISR
DECL|GPIO_ISR_REG|macro|GPIO_ISR_REG
DECL|GPIO_MemMapPtr|typedef|} GPIO_Type, *GPIO_MemMapPtr;
DECL|GPIO_PSR_PSR_MASK|macro|GPIO_PSR_PSR_MASK
DECL|GPIO_PSR_PSR_SHIFT|macro|GPIO_PSR_PSR_SHIFT
DECL|GPIO_PSR_PSR|macro|GPIO_PSR_PSR
DECL|GPIO_PSR_REG|macro|GPIO_PSR_REG
DECL|GPIO_SET|member|__IO uint32_t GPIO_SET; /**< EPDC General Purpose I/O Debug register, offset: 0x704 */
DECL|GPIO_TOG|member|__IO uint32_t GPIO_TOG; /**< EPDC General Purpose I/O Debug register, offset: 0x70C */
DECL|GPIO_Type|typedef|} GPIO_Type, *GPIO_MemMapPtr;
DECL|GPIO|member|__IO uint32_t GPIO; /**< EPDC General Purpose I/O Debug register, offset: 0x700 */
DECL|GPMI_AUXILIARY_ADDRESS_MASK|macro|GPMI_AUXILIARY_ADDRESS_MASK
DECL|GPMI_AUXILIARY_ADDRESS_SHIFT|macro|GPMI_AUXILIARY_ADDRESS_SHIFT
DECL|GPMI_AUXILIARY_ADDRESS|macro|GPMI_AUXILIARY_ADDRESS
DECL|GPMI_AUXILIARY_REG|macro|GPMI_AUXILIARY_REG
DECL|GPMI_AUXILIARY_RSVD0_MASK|macro|GPMI_AUXILIARY_RSVD0_MASK
DECL|GPMI_AUXILIARY_RSVD0_SHIFT|macro|GPMI_AUXILIARY_RSVD0_SHIFT
DECL|GPMI_AUXILIARY_RSVD0|macro|GPMI_AUXILIARY_RSVD0
DECL|GPMI_AUXILIARY|macro|GPMI_AUXILIARY
DECL|GPMI_BASE_ADDRS|macro|GPMI_BASE_ADDRS
DECL|GPMI_BASE_PTRS|macro|GPMI_BASE_PTRS
DECL|GPMI_BASE_PTR|macro|GPMI_BASE_PTR
DECL|GPMI_BASE|macro|GPMI_BASE
DECL|GPMI_COMPARE_MASK_MASK|macro|GPMI_COMPARE_MASK_MASK
DECL|GPMI_COMPARE_MASK_SHIFT|macro|GPMI_COMPARE_MASK_SHIFT
DECL|GPMI_COMPARE_MASK|macro|GPMI_COMPARE_MASK
DECL|GPMI_COMPARE_REFERENCE_MASK|macro|GPMI_COMPARE_REFERENCE_MASK
DECL|GPMI_COMPARE_REFERENCE_SHIFT|macro|GPMI_COMPARE_REFERENCE_SHIFT
DECL|GPMI_COMPARE_REFERENCE|macro|GPMI_COMPARE_REFERENCE
DECL|GPMI_COMPARE_REG|macro|GPMI_COMPARE_REG
DECL|GPMI_COMPARE|macro|GPMI_COMPARE
DECL|GPMI_CTRL0_ADDRESS_INCREMENT_MASK|macro|GPMI_CTRL0_ADDRESS_INCREMENT_MASK
DECL|GPMI_CTRL0_ADDRESS_INCREMENT_SHIFT|macro|GPMI_CTRL0_ADDRESS_INCREMENT_SHIFT
DECL|GPMI_CTRL0_ADDRESS_MASK|macro|GPMI_CTRL0_ADDRESS_MASK
DECL|GPMI_CTRL0_ADDRESS_SHIFT|macro|GPMI_CTRL0_ADDRESS_SHIFT
DECL|GPMI_CTRL0_ADDRESS|macro|GPMI_CTRL0_ADDRESS
DECL|GPMI_CTRL0_CLKGATE_MASK|macro|GPMI_CTRL0_CLKGATE_MASK
DECL|GPMI_CTRL0_CLKGATE_SHIFT|macro|GPMI_CTRL0_CLKGATE_SHIFT
DECL|GPMI_CTRL0_CLR_ADDRESS_INCREMENT_MASK|macro|GPMI_CTRL0_CLR_ADDRESS_INCREMENT_MASK
DECL|GPMI_CTRL0_CLR_ADDRESS_INCREMENT_SHIFT|macro|GPMI_CTRL0_CLR_ADDRESS_INCREMENT_SHIFT
DECL|GPMI_CTRL0_CLR_ADDRESS_MASK|macro|GPMI_CTRL0_CLR_ADDRESS_MASK
DECL|GPMI_CTRL0_CLR_ADDRESS_SHIFT|macro|GPMI_CTRL0_CLR_ADDRESS_SHIFT
DECL|GPMI_CTRL0_CLR_ADDRESS|macro|GPMI_CTRL0_CLR_ADDRESS
DECL|GPMI_CTRL0_CLR_CLKGATE_MASK|macro|GPMI_CTRL0_CLR_CLKGATE_MASK
DECL|GPMI_CTRL0_CLR_CLKGATE_SHIFT|macro|GPMI_CTRL0_CLR_CLKGATE_SHIFT
DECL|GPMI_CTRL0_CLR_COMMAND_MODE_MASK|macro|GPMI_CTRL0_CLR_COMMAND_MODE_MASK
DECL|GPMI_CTRL0_CLR_COMMAND_MODE_SHIFT|macro|GPMI_CTRL0_CLR_COMMAND_MODE_SHIFT
DECL|GPMI_CTRL0_CLR_COMMAND_MODE|macro|GPMI_CTRL0_CLR_COMMAND_MODE
DECL|GPMI_CTRL0_CLR_CS_MASK|macro|GPMI_CTRL0_CLR_CS_MASK
DECL|GPMI_CTRL0_CLR_CS_SHIFT|macro|GPMI_CTRL0_CLR_CS_SHIFT
DECL|GPMI_CTRL0_CLR_CS|macro|GPMI_CTRL0_CLR_CS
DECL|GPMI_CTRL0_CLR_DEV_IRQ_EN_MASK|macro|GPMI_CTRL0_CLR_DEV_IRQ_EN_MASK
DECL|GPMI_CTRL0_CLR_DEV_IRQ_EN_SHIFT|macro|GPMI_CTRL0_CLR_DEV_IRQ_EN_SHIFT
DECL|GPMI_CTRL0_CLR_LOCK_CS_MASK|macro|GPMI_CTRL0_CLR_LOCK_CS_MASK
DECL|GPMI_CTRL0_CLR_LOCK_CS_SHIFT|macro|GPMI_CTRL0_CLR_LOCK_CS_SHIFT
DECL|GPMI_CTRL0_CLR_REG|macro|GPMI_CTRL0_CLR_REG
DECL|GPMI_CTRL0_CLR_RUN_MASK|macro|GPMI_CTRL0_CLR_RUN_MASK
DECL|GPMI_CTRL0_CLR_RUN_SHIFT|macro|GPMI_CTRL0_CLR_RUN_SHIFT
DECL|GPMI_CTRL0_CLR_SFTRST_MASK|macro|GPMI_CTRL0_CLR_SFTRST_MASK
DECL|GPMI_CTRL0_CLR_SFTRST_SHIFT|macro|GPMI_CTRL0_CLR_SFTRST_SHIFT
DECL|GPMI_CTRL0_CLR_UDMA_MASK|macro|GPMI_CTRL0_CLR_UDMA_MASK
DECL|GPMI_CTRL0_CLR_UDMA_SHIFT|macro|GPMI_CTRL0_CLR_UDMA_SHIFT
DECL|GPMI_CTRL0_CLR_WORD_LENGTH_MASK|macro|GPMI_CTRL0_CLR_WORD_LENGTH_MASK
DECL|GPMI_CTRL0_CLR_WORD_LENGTH_SHIFT|macro|GPMI_CTRL0_CLR_WORD_LENGTH_SHIFT
DECL|GPMI_CTRL0_CLR_XFER_COUNT_MASK|macro|GPMI_CTRL0_CLR_XFER_COUNT_MASK
DECL|GPMI_CTRL0_CLR_XFER_COUNT_SHIFT|macro|GPMI_CTRL0_CLR_XFER_COUNT_SHIFT
DECL|GPMI_CTRL0_CLR_XFER_COUNT|macro|GPMI_CTRL0_CLR_XFER_COUNT
DECL|GPMI_CTRL0_CLR|macro|GPMI_CTRL0_CLR
DECL|GPMI_CTRL0_COMMAND_MODE_MASK|macro|GPMI_CTRL0_COMMAND_MODE_MASK
DECL|GPMI_CTRL0_COMMAND_MODE_SHIFT|macro|GPMI_CTRL0_COMMAND_MODE_SHIFT
DECL|GPMI_CTRL0_COMMAND_MODE|macro|GPMI_CTRL0_COMMAND_MODE
DECL|GPMI_CTRL0_CS_MASK|macro|GPMI_CTRL0_CS_MASK
DECL|GPMI_CTRL0_CS_SHIFT|macro|GPMI_CTRL0_CS_SHIFT
DECL|GPMI_CTRL0_CS|macro|GPMI_CTRL0_CS
DECL|GPMI_CTRL0_DEV_IRQ_EN_MASK|macro|GPMI_CTRL0_DEV_IRQ_EN_MASK
DECL|GPMI_CTRL0_DEV_IRQ_EN_SHIFT|macro|GPMI_CTRL0_DEV_IRQ_EN_SHIFT
DECL|GPMI_CTRL0_LOCK_CS_MASK|macro|GPMI_CTRL0_LOCK_CS_MASK
DECL|GPMI_CTRL0_LOCK_CS_SHIFT|macro|GPMI_CTRL0_LOCK_CS_SHIFT
DECL|GPMI_CTRL0_REG|macro|GPMI_CTRL0_REG
DECL|GPMI_CTRL0_RUN_MASK|macro|GPMI_CTRL0_RUN_MASK
DECL|GPMI_CTRL0_RUN_SHIFT|macro|GPMI_CTRL0_RUN_SHIFT
DECL|GPMI_CTRL0_SET_ADDRESS_INCREMENT_MASK|macro|GPMI_CTRL0_SET_ADDRESS_INCREMENT_MASK
DECL|GPMI_CTRL0_SET_ADDRESS_INCREMENT_SHIFT|macro|GPMI_CTRL0_SET_ADDRESS_INCREMENT_SHIFT
DECL|GPMI_CTRL0_SET_ADDRESS_MASK|macro|GPMI_CTRL0_SET_ADDRESS_MASK
DECL|GPMI_CTRL0_SET_ADDRESS_SHIFT|macro|GPMI_CTRL0_SET_ADDRESS_SHIFT
DECL|GPMI_CTRL0_SET_ADDRESS|macro|GPMI_CTRL0_SET_ADDRESS
DECL|GPMI_CTRL0_SET_CLKGATE_MASK|macro|GPMI_CTRL0_SET_CLKGATE_MASK
DECL|GPMI_CTRL0_SET_CLKGATE_SHIFT|macro|GPMI_CTRL0_SET_CLKGATE_SHIFT
DECL|GPMI_CTRL0_SET_COMMAND_MODE_MASK|macro|GPMI_CTRL0_SET_COMMAND_MODE_MASK
DECL|GPMI_CTRL0_SET_COMMAND_MODE_SHIFT|macro|GPMI_CTRL0_SET_COMMAND_MODE_SHIFT
DECL|GPMI_CTRL0_SET_COMMAND_MODE|macro|GPMI_CTRL0_SET_COMMAND_MODE
DECL|GPMI_CTRL0_SET_CS_MASK|macro|GPMI_CTRL0_SET_CS_MASK
DECL|GPMI_CTRL0_SET_CS_SHIFT|macro|GPMI_CTRL0_SET_CS_SHIFT
DECL|GPMI_CTRL0_SET_CS|macro|GPMI_CTRL0_SET_CS
DECL|GPMI_CTRL0_SET_DEV_IRQ_EN_MASK|macro|GPMI_CTRL0_SET_DEV_IRQ_EN_MASK
DECL|GPMI_CTRL0_SET_DEV_IRQ_EN_SHIFT|macro|GPMI_CTRL0_SET_DEV_IRQ_EN_SHIFT
DECL|GPMI_CTRL0_SET_LOCK_CS_MASK|macro|GPMI_CTRL0_SET_LOCK_CS_MASK
DECL|GPMI_CTRL0_SET_LOCK_CS_SHIFT|macro|GPMI_CTRL0_SET_LOCK_CS_SHIFT
DECL|GPMI_CTRL0_SET_REG|macro|GPMI_CTRL0_SET_REG
DECL|GPMI_CTRL0_SET_RUN_MASK|macro|GPMI_CTRL0_SET_RUN_MASK
DECL|GPMI_CTRL0_SET_RUN_SHIFT|macro|GPMI_CTRL0_SET_RUN_SHIFT
DECL|GPMI_CTRL0_SET_SFTRST_MASK|macro|GPMI_CTRL0_SET_SFTRST_MASK
DECL|GPMI_CTRL0_SET_SFTRST_SHIFT|macro|GPMI_CTRL0_SET_SFTRST_SHIFT
DECL|GPMI_CTRL0_SET_UDMA_MASK|macro|GPMI_CTRL0_SET_UDMA_MASK
DECL|GPMI_CTRL0_SET_UDMA_SHIFT|macro|GPMI_CTRL0_SET_UDMA_SHIFT
DECL|GPMI_CTRL0_SET_WORD_LENGTH_MASK|macro|GPMI_CTRL0_SET_WORD_LENGTH_MASK
DECL|GPMI_CTRL0_SET_WORD_LENGTH_SHIFT|macro|GPMI_CTRL0_SET_WORD_LENGTH_SHIFT
DECL|GPMI_CTRL0_SET_XFER_COUNT_MASK|macro|GPMI_CTRL0_SET_XFER_COUNT_MASK
DECL|GPMI_CTRL0_SET_XFER_COUNT_SHIFT|macro|GPMI_CTRL0_SET_XFER_COUNT_SHIFT
DECL|GPMI_CTRL0_SET_XFER_COUNT|macro|GPMI_CTRL0_SET_XFER_COUNT
DECL|GPMI_CTRL0_SET|macro|GPMI_CTRL0_SET
DECL|GPMI_CTRL0_SFTRST_MASK|macro|GPMI_CTRL0_SFTRST_MASK
DECL|GPMI_CTRL0_SFTRST_SHIFT|macro|GPMI_CTRL0_SFTRST_SHIFT
DECL|GPMI_CTRL0_TOG_ADDRESS_INCREMENT_MASK|macro|GPMI_CTRL0_TOG_ADDRESS_INCREMENT_MASK
DECL|GPMI_CTRL0_TOG_ADDRESS_INCREMENT_SHIFT|macro|GPMI_CTRL0_TOG_ADDRESS_INCREMENT_SHIFT
DECL|GPMI_CTRL0_TOG_ADDRESS_MASK|macro|GPMI_CTRL0_TOG_ADDRESS_MASK
DECL|GPMI_CTRL0_TOG_ADDRESS_SHIFT|macro|GPMI_CTRL0_TOG_ADDRESS_SHIFT
DECL|GPMI_CTRL0_TOG_ADDRESS|macro|GPMI_CTRL0_TOG_ADDRESS
DECL|GPMI_CTRL0_TOG_CLKGATE_MASK|macro|GPMI_CTRL0_TOG_CLKGATE_MASK
DECL|GPMI_CTRL0_TOG_CLKGATE_SHIFT|macro|GPMI_CTRL0_TOG_CLKGATE_SHIFT
DECL|GPMI_CTRL0_TOG_COMMAND_MODE_MASK|macro|GPMI_CTRL0_TOG_COMMAND_MODE_MASK
DECL|GPMI_CTRL0_TOG_COMMAND_MODE_SHIFT|macro|GPMI_CTRL0_TOG_COMMAND_MODE_SHIFT
DECL|GPMI_CTRL0_TOG_COMMAND_MODE|macro|GPMI_CTRL0_TOG_COMMAND_MODE
DECL|GPMI_CTRL0_TOG_CS_MASK|macro|GPMI_CTRL0_TOG_CS_MASK
DECL|GPMI_CTRL0_TOG_CS_SHIFT|macro|GPMI_CTRL0_TOG_CS_SHIFT
DECL|GPMI_CTRL0_TOG_CS|macro|GPMI_CTRL0_TOG_CS
DECL|GPMI_CTRL0_TOG_DEV_IRQ_EN_MASK|macro|GPMI_CTRL0_TOG_DEV_IRQ_EN_MASK
DECL|GPMI_CTRL0_TOG_DEV_IRQ_EN_SHIFT|macro|GPMI_CTRL0_TOG_DEV_IRQ_EN_SHIFT
DECL|GPMI_CTRL0_TOG_LOCK_CS_MASK|macro|GPMI_CTRL0_TOG_LOCK_CS_MASK
DECL|GPMI_CTRL0_TOG_LOCK_CS_SHIFT|macro|GPMI_CTRL0_TOG_LOCK_CS_SHIFT
DECL|GPMI_CTRL0_TOG_REG|macro|GPMI_CTRL0_TOG_REG
DECL|GPMI_CTRL0_TOG_RUN_MASK|macro|GPMI_CTRL0_TOG_RUN_MASK
DECL|GPMI_CTRL0_TOG_RUN_SHIFT|macro|GPMI_CTRL0_TOG_RUN_SHIFT
DECL|GPMI_CTRL0_TOG_SFTRST_MASK|macro|GPMI_CTRL0_TOG_SFTRST_MASK
DECL|GPMI_CTRL0_TOG_SFTRST_SHIFT|macro|GPMI_CTRL0_TOG_SFTRST_SHIFT
DECL|GPMI_CTRL0_TOG_UDMA_MASK|macro|GPMI_CTRL0_TOG_UDMA_MASK
DECL|GPMI_CTRL0_TOG_UDMA_SHIFT|macro|GPMI_CTRL0_TOG_UDMA_SHIFT
DECL|GPMI_CTRL0_TOG_WORD_LENGTH_MASK|macro|GPMI_CTRL0_TOG_WORD_LENGTH_MASK
DECL|GPMI_CTRL0_TOG_WORD_LENGTH_SHIFT|macro|GPMI_CTRL0_TOG_WORD_LENGTH_SHIFT
DECL|GPMI_CTRL0_TOG_XFER_COUNT_MASK|macro|GPMI_CTRL0_TOG_XFER_COUNT_MASK
DECL|GPMI_CTRL0_TOG_XFER_COUNT_SHIFT|macro|GPMI_CTRL0_TOG_XFER_COUNT_SHIFT
DECL|GPMI_CTRL0_TOG_XFER_COUNT|macro|GPMI_CTRL0_TOG_XFER_COUNT
DECL|GPMI_CTRL0_TOG|macro|GPMI_CTRL0_TOG
DECL|GPMI_CTRL0_UDMA_MASK|macro|GPMI_CTRL0_UDMA_MASK
DECL|GPMI_CTRL0_UDMA_SHIFT|macro|GPMI_CTRL0_UDMA_SHIFT
DECL|GPMI_CTRL0_WORD_LENGTH_MASK|macro|GPMI_CTRL0_WORD_LENGTH_MASK
DECL|GPMI_CTRL0_WORD_LENGTH_SHIFT|macro|GPMI_CTRL0_WORD_LENGTH_SHIFT
DECL|GPMI_CTRL0_XFER_COUNT_MASK|macro|GPMI_CTRL0_XFER_COUNT_MASK
DECL|GPMI_CTRL0_XFER_COUNT_SHIFT|macro|GPMI_CTRL0_XFER_COUNT_SHIFT
DECL|GPMI_CTRL0_XFER_COUNT|macro|GPMI_CTRL0_XFER_COUNT
DECL|GPMI_CTRL0|macro|GPMI_CTRL0
DECL|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_MASK|macro|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_MASK
DECL|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT|macro|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
DECL|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL|macro|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL
DECL|GPMI_CTRL1_ABORT_WAIT_REQUEST_MASK|macro|GPMI_CTRL1_ABORT_WAIT_REQUEST_MASK
DECL|GPMI_CTRL1_ABORT_WAIT_REQUEST_SHIFT|macro|GPMI_CTRL1_ABORT_WAIT_REQUEST_SHIFT
DECL|GPMI_CTRL1_ATA_IRQRDY_POLARITY_MASK|macro|GPMI_CTRL1_ATA_IRQRDY_POLARITY_MASK
DECL|GPMI_CTRL1_ATA_IRQRDY_POLARITY_SHIFT|macro|GPMI_CTRL1_ATA_IRQRDY_POLARITY_SHIFT
DECL|GPMI_CTRL1_BCH_MODE_MASK|macro|GPMI_CTRL1_BCH_MODE_MASK
DECL|GPMI_CTRL1_BCH_MODE_SHIFT|macro|GPMI_CTRL1_BCH_MODE_SHIFT
DECL|GPMI_CTRL1_BURST_EN_MASK|macro|GPMI_CTRL1_BURST_EN_MASK
DECL|GPMI_CTRL1_BURST_EN_SHIFT|macro|GPMI_CTRL1_BURST_EN_SHIFT
DECL|GPMI_CTRL1_CAMERA_MODE_MASK|macro|GPMI_CTRL1_CAMERA_MODE_MASK
DECL|GPMI_CTRL1_CAMERA_MODE_SHIFT|macro|GPMI_CTRL1_CAMERA_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_MASK|macro|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_MASK
DECL|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT|macro|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
DECL|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL|macro|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL
DECL|GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_MASK|macro|GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_MASK
DECL|GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_SHIFT|macro|GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_SHIFT
DECL|GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_MASK|macro|GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_MASK
DECL|GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_SHIFT|macro|GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_SHIFT
DECL|GPMI_CTRL1_CLR_BCH_MODE_MASK|macro|GPMI_CTRL1_CLR_BCH_MODE_MASK
DECL|GPMI_CTRL1_CLR_BCH_MODE_SHIFT|macro|GPMI_CTRL1_CLR_BCH_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_BURST_EN_MASK|macro|GPMI_CTRL1_CLR_BURST_EN_MASK
DECL|GPMI_CTRL1_CLR_BURST_EN_SHIFT|macro|GPMI_CTRL1_CLR_BURST_EN_SHIFT
DECL|GPMI_CTRL1_CLR_CAMERA_MODE_MASK|macro|GPMI_CTRL1_CLR_CAMERA_MODE_MASK
DECL|GPMI_CTRL1_CLR_CAMERA_MODE_SHIFT|macro|GPMI_CTRL1_CLR_CAMERA_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_DECOUPLE_CS_MASK|macro|GPMI_CTRL1_CLR_DECOUPLE_CS_MASK
DECL|GPMI_CTRL1_CLR_DECOUPLE_CS_SHIFT|macro|GPMI_CTRL1_CLR_DECOUPLE_CS_SHIFT
DECL|GPMI_CTRL1_CLR_DEV_CLK_STOP_MASK|macro|GPMI_CTRL1_CLR_DEV_CLK_STOP_MASK
DECL|GPMI_CTRL1_CLR_DEV_CLK_STOP_SHIFT|macro|GPMI_CTRL1_CLR_DEV_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_CLR_DEV_IRQ_MASK|macro|GPMI_CTRL1_CLR_DEV_IRQ_MASK
DECL|GPMI_CTRL1_CLR_DEV_IRQ_SHIFT|macro|GPMI_CTRL1_CLR_DEV_IRQ_SHIFT
DECL|GPMI_CTRL1_CLR_DEV_RESET_MASK|macro|GPMI_CTRL1_CLR_DEV_RESET_MASK
DECL|GPMI_CTRL1_CLR_DEV_RESET_SHIFT|macro|GPMI_CTRL1_CLR_DEV_RESET_SHIFT
DECL|GPMI_CTRL1_CLR_DLL_ENABLE_MASK|macro|GPMI_CTRL1_CLR_DLL_ENABLE_MASK
DECL|GPMI_CTRL1_CLR_DLL_ENABLE_SHIFT|macro|GPMI_CTRL1_CLR_DLL_ENABLE_SHIFT
DECL|GPMI_CTRL1_CLR_DMA2ECC_MODE_MASK|macro|GPMI_CTRL1_CLR_DMA2ECC_MODE_MASK
DECL|GPMI_CTRL1_CLR_DMA2ECC_MODE_SHIFT|macro|GPMI_CTRL1_CLR_DMA2ECC_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_GANGED_RDYBUSY_MASK|macro|GPMI_CTRL1_CLR_GANGED_RDYBUSY_MASK
DECL|GPMI_CTRL1_CLR_GANGED_RDYBUSY_SHIFT|macro|GPMI_CTRL1_CLR_GANGED_RDYBUSY_SHIFT
DECL|GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_MASK|macro|GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_MASK
DECL|GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_SHIFT|macro|GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_SHIFT
DECL|GPMI_CTRL1_CLR_GPMI_MODE_MASK|macro|GPMI_CTRL1_CLR_GPMI_MODE_MASK
DECL|GPMI_CTRL1_CLR_GPMI_MODE_SHIFT|macro|GPMI_CTRL1_CLR_GPMI_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_HALF_PERIOD_MASK|macro|GPMI_CTRL1_CLR_HALF_PERIOD_MASK
DECL|GPMI_CTRL1_CLR_HALF_PERIOD_SHIFT|macro|GPMI_CTRL1_CLR_HALF_PERIOD_SHIFT
DECL|GPMI_CTRL1_CLR_RDN_DELAY_MASK|macro|GPMI_CTRL1_CLR_RDN_DELAY_MASK
DECL|GPMI_CTRL1_CLR_RDN_DELAY_SHIFT|macro|GPMI_CTRL1_CLR_RDN_DELAY_SHIFT
DECL|GPMI_CTRL1_CLR_RDN_DELAY|macro|GPMI_CTRL1_CLR_RDN_DELAY
DECL|GPMI_CTRL1_CLR_REG|macro|GPMI_CTRL1_CLR_REG
DECL|GPMI_CTRL1_CLR_SSYNCMODE_MASK|macro|GPMI_CTRL1_CLR_SSYNCMODE_MASK
DECL|GPMI_CTRL1_CLR_SSYNCMODE_SHIFT|macro|GPMI_CTRL1_CLR_SSYNCMODE_SHIFT
DECL|GPMI_CTRL1_CLR_SSYNC_CLK_STOP_MASK|macro|GPMI_CTRL1_CLR_SSYNC_CLK_STOP_MASK
DECL|GPMI_CTRL1_CLR_SSYNC_CLK_STOP_SHIFT|macro|GPMI_CTRL1_CLR_SSYNC_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_CLR_TEST_TRIGGER_MASK|macro|GPMI_CTRL1_CLR_TEST_TRIGGER_MASK
DECL|GPMI_CTRL1_CLR_TEST_TRIGGER_SHIFT|macro|GPMI_CTRL1_CLR_TEST_TRIGGER_SHIFT
DECL|GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_MASK|macro|GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_MASK
DECL|GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_SHIFT|macro|GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_SHIFT
DECL|GPMI_CTRL1_CLR_TIMEOUT_IRQ_MASK|macro|GPMI_CTRL1_CLR_TIMEOUT_IRQ_MASK
DECL|GPMI_CTRL1_CLR_TIMEOUT_IRQ_SHIFT|macro|GPMI_CTRL1_CLR_TIMEOUT_IRQ_SHIFT
DECL|GPMI_CTRL1_CLR_TOGGLE_MODE_MASK|macro|GPMI_CTRL1_CLR_TOGGLE_MODE_MASK
DECL|GPMI_CTRL1_CLR_TOGGLE_MODE_SHIFT|macro|GPMI_CTRL1_CLR_TOGGLE_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_UPDATE_CS_MASK|macro|GPMI_CTRL1_CLR_UPDATE_CS_MASK
DECL|GPMI_CTRL1_CLR_UPDATE_CS_SHIFT|macro|GPMI_CTRL1_CLR_UPDATE_CS_SHIFT
DECL|GPMI_CTRL1_CLR_WRITE_CLK_STOP_MASK|macro|GPMI_CTRL1_CLR_WRITE_CLK_STOP_MASK
DECL|GPMI_CTRL1_CLR_WRITE_CLK_STOP_SHIFT|macro|GPMI_CTRL1_CLR_WRITE_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_CLR_WRN_DLY_SEL_MASK|macro|GPMI_CTRL1_CLR_WRN_DLY_SEL_MASK
DECL|GPMI_CTRL1_CLR_WRN_DLY_SEL_SHIFT|macro|GPMI_CTRL1_CLR_WRN_DLY_SEL_SHIFT
DECL|GPMI_CTRL1_CLR_WRN_DLY_SEL|macro|GPMI_CTRL1_CLR_WRN_DLY_SEL
DECL|GPMI_CTRL1_CLR|macro|GPMI_CTRL1_CLR
DECL|GPMI_CTRL1_DECOUPLE_CS_MASK|macro|GPMI_CTRL1_DECOUPLE_CS_MASK
DECL|GPMI_CTRL1_DECOUPLE_CS_SHIFT|macro|GPMI_CTRL1_DECOUPLE_CS_SHIFT
DECL|GPMI_CTRL1_DEV_CLK_STOP_MASK|macro|GPMI_CTRL1_DEV_CLK_STOP_MASK
DECL|GPMI_CTRL1_DEV_CLK_STOP_SHIFT|macro|GPMI_CTRL1_DEV_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_DEV_IRQ_MASK|macro|GPMI_CTRL1_DEV_IRQ_MASK
DECL|GPMI_CTRL1_DEV_IRQ_SHIFT|macro|GPMI_CTRL1_DEV_IRQ_SHIFT
DECL|GPMI_CTRL1_DEV_RESET_MASK|macro|GPMI_CTRL1_DEV_RESET_MASK
DECL|GPMI_CTRL1_DEV_RESET_SHIFT|macro|GPMI_CTRL1_DEV_RESET_SHIFT
DECL|GPMI_CTRL1_DLL_ENABLE_MASK|macro|GPMI_CTRL1_DLL_ENABLE_MASK
DECL|GPMI_CTRL1_DLL_ENABLE_SHIFT|macro|GPMI_CTRL1_DLL_ENABLE_SHIFT
DECL|GPMI_CTRL1_DMA2ECC_MODE_MASK|macro|GPMI_CTRL1_DMA2ECC_MODE_MASK
DECL|GPMI_CTRL1_DMA2ECC_MODE_SHIFT|macro|GPMI_CTRL1_DMA2ECC_MODE_SHIFT
DECL|GPMI_CTRL1_GANGED_RDYBUSY_MASK|macro|GPMI_CTRL1_GANGED_RDYBUSY_MASK
DECL|GPMI_CTRL1_GANGED_RDYBUSY_SHIFT|macro|GPMI_CTRL1_GANGED_RDYBUSY_SHIFT
DECL|GPMI_CTRL1_GPMI_CLK_DIV2_EN_MASK|macro|GPMI_CTRL1_GPMI_CLK_DIV2_EN_MASK
DECL|GPMI_CTRL1_GPMI_CLK_DIV2_EN_SHIFT|macro|GPMI_CTRL1_GPMI_CLK_DIV2_EN_SHIFT
DECL|GPMI_CTRL1_GPMI_MODE_MASK|macro|GPMI_CTRL1_GPMI_MODE_MASK
DECL|GPMI_CTRL1_GPMI_MODE_SHIFT|macro|GPMI_CTRL1_GPMI_MODE_SHIFT
DECL|GPMI_CTRL1_HALF_PERIOD_MASK|macro|GPMI_CTRL1_HALF_PERIOD_MASK
DECL|GPMI_CTRL1_HALF_PERIOD_SHIFT|macro|GPMI_CTRL1_HALF_PERIOD_SHIFT
DECL|GPMI_CTRL1_RDN_DELAY_MASK|macro|GPMI_CTRL1_RDN_DELAY_MASK
DECL|GPMI_CTRL1_RDN_DELAY_SHIFT|macro|GPMI_CTRL1_RDN_DELAY_SHIFT
DECL|GPMI_CTRL1_RDN_DELAY|macro|GPMI_CTRL1_RDN_DELAY
DECL|GPMI_CTRL1_REG|macro|GPMI_CTRL1_REG
DECL|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_MASK|macro|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_MASK
DECL|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT|macro|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
DECL|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL|macro|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL
DECL|GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_MASK|macro|GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_MASK
DECL|GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_SHIFT|macro|GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_SHIFT
DECL|GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_MASK|macro|GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_MASK
DECL|GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_SHIFT|macro|GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_SHIFT
DECL|GPMI_CTRL1_SET_BCH_MODE_MASK|macro|GPMI_CTRL1_SET_BCH_MODE_MASK
DECL|GPMI_CTRL1_SET_BCH_MODE_SHIFT|macro|GPMI_CTRL1_SET_BCH_MODE_SHIFT
DECL|GPMI_CTRL1_SET_BURST_EN_MASK|macro|GPMI_CTRL1_SET_BURST_EN_MASK
DECL|GPMI_CTRL1_SET_BURST_EN_SHIFT|macro|GPMI_CTRL1_SET_BURST_EN_SHIFT
DECL|GPMI_CTRL1_SET_CAMERA_MODE_MASK|macro|GPMI_CTRL1_SET_CAMERA_MODE_MASK
DECL|GPMI_CTRL1_SET_CAMERA_MODE_SHIFT|macro|GPMI_CTRL1_SET_CAMERA_MODE_SHIFT
DECL|GPMI_CTRL1_SET_DECOUPLE_CS_MASK|macro|GPMI_CTRL1_SET_DECOUPLE_CS_MASK
DECL|GPMI_CTRL1_SET_DECOUPLE_CS_SHIFT|macro|GPMI_CTRL1_SET_DECOUPLE_CS_SHIFT
DECL|GPMI_CTRL1_SET_DEV_CLK_STOP_MASK|macro|GPMI_CTRL1_SET_DEV_CLK_STOP_MASK
DECL|GPMI_CTRL1_SET_DEV_CLK_STOP_SHIFT|macro|GPMI_CTRL1_SET_DEV_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_SET_DEV_IRQ_MASK|macro|GPMI_CTRL1_SET_DEV_IRQ_MASK
DECL|GPMI_CTRL1_SET_DEV_IRQ_SHIFT|macro|GPMI_CTRL1_SET_DEV_IRQ_SHIFT
DECL|GPMI_CTRL1_SET_DEV_RESET_MASK|macro|GPMI_CTRL1_SET_DEV_RESET_MASK
DECL|GPMI_CTRL1_SET_DEV_RESET_SHIFT|macro|GPMI_CTRL1_SET_DEV_RESET_SHIFT
DECL|GPMI_CTRL1_SET_DLL_ENABLE_MASK|macro|GPMI_CTRL1_SET_DLL_ENABLE_MASK
DECL|GPMI_CTRL1_SET_DLL_ENABLE_SHIFT|macro|GPMI_CTRL1_SET_DLL_ENABLE_SHIFT
DECL|GPMI_CTRL1_SET_DMA2ECC_MODE_MASK|macro|GPMI_CTRL1_SET_DMA2ECC_MODE_MASK
DECL|GPMI_CTRL1_SET_DMA2ECC_MODE_SHIFT|macro|GPMI_CTRL1_SET_DMA2ECC_MODE_SHIFT
DECL|GPMI_CTRL1_SET_GANGED_RDYBUSY_MASK|macro|GPMI_CTRL1_SET_GANGED_RDYBUSY_MASK
DECL|GPMI_CTRL1_SET_GANGED_RDYBUSY_SHIFT|macro|GPMI_CTRL1_SET_GANGED_RDYBUSY_SHIFT
DECL|GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_MASK|macro|GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_MASK
DECL|GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_SHIFT|macro|GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_SHIFT
DECL|GPMI_CTRL1_SET_GPMI_MODE_MASK|macro|GPMI_CTRL1_SET_GPMI_MODE_MASK
DECL|GPMI_CTRL1_SET_GPMI_MODE_SHIFT|macro|GPMI_CTRL1_SET_GPMI_MODE_SHIFT
DECL|GPMI_CTRL1_SET_HALF_PERIOD_MASK|macro|GPMI_CTRL1_SET_HALF_PERIOD_MASK
DECL|GPMI_CTRL1_SET_HALF_PERIOD_SHIFT|macro|GPMI_CTRL1_SET_HALF_PERIOD_SHIFT
DECL|GPMI_CTRL1_SET_RDN_DELAY_MASK|macro|GPMI_CTRL1_SET_RDN_DELAY_MASK
DECL|GPMI_CTRL1_SET_RDN_DELAY_SHIFT|macro|GPMI_CTRL1_SET_RDN_DELAY_SHIFT
DECL|GPMI_CTRL1_SET_RDN_DELAY|macro|GPMI_CTRL1_SET_RDN_DELAY
DECL|GPMI_CTRL1_SET_REG|macro|GPMI_CTRL1_SET_REG
DECL|GPMI_CTRL1_SET_SSYNCMODE_MASK|macro|GPMI_CTRL1_SET_SSYNCMODE_MASK
DECL|GPMI_CTRL1_SET_SSYNCMODE_SHIFT|macro|GPMI_CTRL1_SET_SSYNCMODE_SHIFT
DECL|GPMI_CTRL1_SET_SSYNC_CLK_STOP_MASK|macro|GPMI_CTRL1_SET_SSYNC_CLK_STOP_MASK
DECL|GPMI_CTRL1_SET_SSYNC_CLK_STOP_SHIFT|macro|GPMI_CTRL1_SET_SSYNC_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_SET_TEST_TRIGGER_MASK|macro|GPMI_CTRL1_SET_TEST_TRIGGER_MASK
DECL|GPMI_CTRL1_SET_TEST_TRIGGER_SHIFT|macro|GPMI_CTRL1_SET_TEST_TRIGGER_SHIFT
DECL|GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_MASK|macro|GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_MASK
DECL|GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_SHIFT|macro|GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_SHIFT
DECL|GPMI_CTRL1_SET_TIMEOUT_IRQ_MASK|macro|GPMI_CTRL1_SET_TIMEOUT_IRQ_MASK
DECL|GPMI_CTRL1_SET_TIMEOUT_IRQ_SHIFT|macro|GPMI_CTRL1_SET_TIMEOUT_IRQ_SHIFT
DECL|GPMI_CTRL1_SET_TOGGLE_MODE_MASK|macro|GPMI_CTRL1_SET_TOGGLE_MODE_MASK
DECL|GPMI_CTRL1_SET_TOGGLE_MODE_SHIFT|macro|GPMI_CTRL1_SET_TOGGLE_MODE_SHIFT
DECL|GPMI_CTRL1_SET_UPDATE_CS_MASK|macro|GPMI_CTRL1_SET_UPDATE_CS_MASK
DECL|GPMI_CTRL1_SET_UPDATE_CS_SHIFT|macro|GPMI_CTRL1_SET_UPDATE_CS_SHIFT
DECL|GPMI_CTRL1_SET_WRITE_CLK_STOP_MASK|macro|GPMI_CTRL1_SET_WRITE_CLK_STOP_MASK
DECL|GPMI_CTRL1_SET_WRITE_CLK_STOP_SHIFT|macro|GPMI_CTRL1_SET_WRITE_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_SET_WRN_DLY_SEL_MASK|macro|GPMI_CTRL1_SET_WRN_DLY_SEL_MASK
DECL|GPMI_CTRL1_SET_WRN_DLY_SEL_SHIFT|macro|GPMI_CTRL1_SET_WRN_DLY_SEL_SHIFT
DECL|GPMI_CTRL1_SET_WRN_DLY_SEL|macro|GPMI_CTRL1_SET_WRN_DLY_SEL
DECL|GPMI_CTRL1_SET|macro|GPMI_CTRL1_SET
DECL|GPMI_CTRL1_SSYNCMODE_MASK|macro|GPMI_CTRL1_SSYNCMODE_MASK
DECL|GPMI_CTRL1_SSYNCMODE_SHIFT|macro|GPMI_CTRL1_SSYNCMODE_SHIFT
DECL|GPMI_CTRL1_SSYNC_CLK_STOP_MASK|macro|GPMI_CTRL1_SSYNC_CLK_STOP_MASK
DECL|GPMI_CTRL1_SSYNC_CLK_STOP_SHIFT|macro|GPMI_CTRL1_SSYNC_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_TEST_TRIGGER_MASK|macro|GPMI_CTRL1_TEST_TRIGGER_MASK
DECL|GPMI_CTRL1_TEST_TRIGGER_SHIFT|macro|GPMI_CTRL1_TEST_TRIGGER_SHIFT
DECL|GPMI_CTRL1_TIMEOUT_IRQ_EN_MASK|macro|GPMI_CTRL1_TIMEOUT_IRQ_EN_MASK
DECL|GPMI_CTRL1_TIMEOUT_IRQ_EN_SHIFT|macro|GPMI_CTRL1_TIMEOUT_IRQ_EN_SHIFT
DECL|GPMI_CTRL1_TIMEOUT_IRQ_MASK|macro|GPMI_CTRL1_TIMEOUT_IRQ_MASK
DECL|GPMI_CTRL1_TIMEOUT_IRQ_SHIFT|macro|GPMI_CTRL1_TIMEOUT_IRQ_SHIFT
DECL|GPMI_CTRL1_TOGGLE_MODE_MASK|macro|GPMI_CTRL1_TOGGLE_MODE_MASK
DECL|GPMI_CTRL1_TOGGLE_MODE_SHIFT|macro|GPMI_CTRL1_TOGGLE_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_MASK|macro|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_MASK
DECL|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT|macro|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
DECL|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL|macro|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL
DECL|GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_MASK|macro|GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_MASK
DECL|GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_SHIFT|macro|GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_SHIFT
DECL|GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_MASK|macro|GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_MASK
DECL|GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_SHIFT|macro|GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_SHIFT
DECL|GPMI_CTRL1_TOG_BCH_MODE_MASK|macro|GPMI_CTRL1_TOG_BCH_MODE_MASK
DECL|GPMI_CTRL1_TOG_BCH_MODE_SHIFT|macro|GPMI_CTRL1_TOG_BCH_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_BURST_EN_MASK|macro|GPMI_CTRL1_TOG_BURST_EN_MASK
DECL|GPMI_CTRL1_TOG_BURST_EN_SHIFT|macro|GPMI_CTRL1_TOG_BURST_EN_SHIFT
DECL|GPMI_CTRL1_TOG_CAMERA_MODE_MASK|macro|GPMI_CTRL1_TOG_CAMERA_MODE_MASK
DECL|GPMI_CTRL1_TOG_CAMERA_MODE_SHIFT|macro|GPMI_CTRL1_TOG_CAMERA_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_DECOUPLE_CS_MASK|macro|GPMI_CTRL1_TOG_DECOUPLE_CS_MASK
DECL|GPMI_CTRL1_TOG_DECOUPLE_CS_SHIFT|macro|GPMI_CTRL1_TOG_DECOUPLE_CS_SHIFT
DECL|GPMI_CTRL1_TOG_DEV_CLK_STOP_MASK|macro|GPMI_CTRL1_TOG_DEV_CLK_STOP_MASK
DECL|GPMI_CTRL1_TOG_DEV_CLK_STOP_SHIFT|macro|GPMI_CTRL1_TOG_DEV_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_TOG_DEV_IRQ_MASK|macro|GPMI_CTRL1_TOG_DEV_IRQ_MASK
DECL|GPMI_CTRL1_TOG_DEV_IRQ_SHIFT|macro|GPMI_CTRL1_TOG_DEV_IRQ_SHIFT
DECL|GPMI_CTRL1_TOG_DEV_RESET_MASK|macro|GPMI_CTRL1_TOG_DEV_RESET_MASK
DECL|GPMI_CTRL1_TOG_DEV_RESET_SHIFT|macro|GPMI_CTRL1_TOG_DEV_RESET_SHIFT
DECL|GPMI_CTRL1_TOG_DLL_ENABLE_MASK|macro|GPMI_CTRL1_TOG_DLL_ENABLE_MASK
DECL|GPMI_CTRL1_TOG_DLL_ENABLE_SHIFT|macro|GPMI_CTRL1_TOG_DLL_ENABLE_SHIFT
DECL|GPMI_CTRL1_TOG_DMA2ECC_MODE_MASK|macro|GPMI_CTRL1_TOG_DMA2ECC_MODE_MASK
DECL|GPMI_CTRL1_TOG_DMA2ECC_MODE_SHIFT|macro|GPMI_CTRL1_TOG_DMA2ECC_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_GANGED_RDYBUSY_MASK|macro|GPMI_CTRL1_TOG_GANGED_RDYBUSY_MASK
DECL|GPMI_CTRL1_TOG_GANGED_RDYBUSY_SHIFT|macro|GPMI_CTRL1_TOG_GANGED_RDYBUSY_SHIFT
DECL|GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_MASK|macro|GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_MASK
DECL|GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_SHIFT|macro|GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_SHIFT
DECL|GPMI_CTRL1_TOG_GPMI_MODE_MASK|macro|GPMI_CTRL1_TOG_GPMI_MODE_MASK
DECL|GPMI_CTRL1_TOG_GPMI_MODE_SHIFT|macro|GPMI_CTRL1_TOG_GPMI_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_HALF_PERIOD_MASK|macro|GPMI_CTRL1_TOG_HALF_PERIOD_MASK
DECL|GPMI_CTRL1_TOG_HALF_PERIOD_SHIFT|macro|GPMI_CTRL1_TOG_HALF_PERIOD_SHIFT
DECL|GPMI_CTRL1_TOG_RDN_DELAY_MASK|macro|GPMI_CTRL1_TOG_RDN_DELAY_MASK
DECL|GPMI_CTRL1_TOG_RDN_DELAY_SHIFT|macro|GPMI_CTRL1_TOG_RDN_DELAY_SHIFT
DECL|GPMI_CTRL1_TOG_RDN_DELAY|macro|GPMI_CTRL1_TOG_RDN_DELAY
DECL|GPMI_CTRL1_TOG_REG|macro|GPMI_CTRL1_TOG_REG
DECL|GPMI_CTRL1_TOG_SSYNCMODE_MASK|macro|GPMI_CTRL1_TOG_SSYNCMODE_MASK
DECL|GPMI_CTRL1_TOG_SSYNCMODE_SHIFT|macro|GPMI_CTRL1_TOG_SSYNCMODE_SHIFT
DECL|GPMI_CTRL1_TOG_SSYNC_CLK_STOP_MASK|macro|GPMI_CTRL1_TOG_SSYNC_CLK_STOP_MASK
DECL|GPMI_CTRL1_TOG_SSYNC_CLK_STOP_SHIFT|macro|GPMI_CTRL1_TOG_SSYNC_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_TOG_TEST_TRIGGER_MASK|macro|GPMI_CTRL1_TOG_TEST_TRIGGER_MASK
DECL|GPMI_CTRL1_TOG_TEST_TRIGGER_SHIFT|macro|GPMI_CTRL1_TOG_TEST_TRIGGER_SHIFT
DECL|GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_MASK|macro|GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_MASK
DECL|GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_SHIFT|macro|GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_SHIFT
DECL|GPMI_CTRL1_TOG_TIMEOUT_IRQ_MASK|macro|GPMI_CTRL1_TOG_TIMEOUT_IRQ_MASK
DECL|GPMI_CTRL1_TOG_TIMEOUT_IRQ_SHIFT|macro|GPMI_CTRL1_TOG_TIMEOUT_IRQ_SHIFT
DECL|GPMI_CTRL1_TOG_TOGGLE_MODE_MASK|macro|GPMI_CTRL1_TOG_TOGGLE_MODE_MASK
DECL|GPMI_CTRL1_TOG_TOGGLE_MODE_SHIFT|macro|GPMI_CTRL1_TOG_TOGGLE_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_UPDATE_CS_MASK|macro|GPMI_CTRL1_TOG_UPDATE_CS_MASK
DECL|GPMI_CTRL1_TOG_UPDATE_CS_SHIFT|macro|GPMI_CTRL1_TOG_UPDATE_CS_SHIFT
DECL|GPMI_CTRL1_TOG_WRITE_CLK_STOP_MASK|macro|GPMI_CTRL1_TOG_WRITE_CLK_STOP_MASK
DECL|GPMI_CTRL1_TOG_WRITE_CLK_STOP_SHIFT|macro|GPMI_CTRL1_TOG_WRITE_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_TOG_WRN_DLY_SEL_MASK|macro|GPMI_CTRL1_TOG_WRN_DLY_SEL_MASK
DECL|GPMI_CTRL1_TOG_WRN_DLY_SEL_SHIFT|macro|GPMI_CTRL1_TOG_WRN_DLY_SEL_SHIFT
DECL|GPMI_CTRL1_TOG_WRN_DLY_SEL|macro|GPMI_CTRL1_TOG_WRN_DLY_SEL
DECL|GPMI_CTRL1_TOG|macro|GPMI_CTRL1_TOG
DECL|GPMI_CTRL1_UPDATE_CS_MASK|macro|GPMI_CTRL1_UPDATE_CS_MASK
DECL|GPMI_CTRL1_UPDATE_CS_SHIFT|macro|GPMI_CTRL1_UPDATE_CS_SHIFT
DECL|GPMI_CTRL1_WRITE_CLK_STOP_MASK|macro|GPMI_CTRL1_WRITE_CLK_STOP_MASK
DECL|GPMI_CTRL1_WRITE_CLK_STOP_SHIFT|macro|GPMI_CTRL1_WRITE_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_WRN_DLY_SEL_MASK|macro|GPMI_CTRL1_WRN_DLY_SEL_MASK
DECL|GPMI_CTRL1_WRN_DLY_SEL_SHIFT|macro|GPMI_CTRL1_WRN_DLY_SEL_SHIFT
DECL|GPMI_CTRL1_WRN_DLY_SEL|macro|GPMI_CTRL1_WRN_DLY_SEL
DECL|GPMI_CTRL1|macro|GPMI_CTRL1
DECL|GPMI_DATA_DATA_MASK|macro|GPMI_DATA_DATA_MASK
DECL|GPMI_DATA_DATA_SHIFT|macro|GPMI_DATA_DATA_SHIFT
DECL|GPMI_DATA_DATA|macro|GPMI_DATA_DATA
DECL|GPMI_DATA_REG|macro|GPMI_DATA_REG
DECL|GPMI_DATA|macro|GPMI_DATA
DECL|GPMI_DEBUG2_BUSY_MASK|macro|GPMI_DEBUG2_BUSY_MASK
DECL|GPMI_DEBUG2_BUSY_SHIFT|macro|GPMI_DEBUG2_BUSY_SHIFT
DECL|GPMI_DEBUG2_GPMI2SYND_READY_MASK|macro|GPMI_DEBUG2_GPMI2SYND_READY_MASK
DECL|GPMI_DEBUG2_GPMI2SYND_READY_SHIFT|macro|GPMI_DEBUG2_GPMI2SYND_READY_SHIFT
DECL|GPMI_DEBUG2_GPMI2SYND_VALID_MASK|macro|GPMI_DEBUG2_GPMI2SYND_VALID_MASK
DECL|GPMI_DEBUG2_GPMI2SYND_VALID_SHIFT|macro|GPMI_DEBUG2_GPMI2SYND_VALID_SHIFT
DECL|GPMI_DEBUG2_MAIN_STATE_MASK|macro|GPMI_DEBUG2_MAIN_STATE_MASK
DECL|GPMI_DEBUG2_MAIN_STATE_SHIFT|macro|GPMI_DEBUG2_MAIN_STATE_SHIFT
DECL|GPMI_DEBUG2_MAIN_STATE|macro|GPMI_DEBUG2_MAIN_STATE
DECL|GPMI_DEBUG2_PIN_STATE_MASK|macro|GPMI_DEBUG2_PIN_STATE_MASK
DECL|GPMI_DEBUG2_PIN_STATE_SHIFT|macro|GPMI_DEBUG2_PIN_STATE_SHIFT
DECL|GPMI_DEBUG2_PIN_STATE|macro|GPMI_DEBUG2_PIN_STATE
DECL|GPMI_DEBUG2_RDN_TAP_MASK|macro|GPMI_DEBUG2_RDN_TAP_MASK
DECL|GPMI_DEBUG2_RDN_TAP_SHIFT|macro|GPMI_DEBUG2_RDN_TAP_SHIFT
DECL|GPMI_DEBUG2_RDN_TAP|macro|GPMI_DEBUG2_RDN_TAP
DECL|GPMI_DEBUG2_REG|macro|GPMI_DEBUG2_REG
DECL|GPMI_DEBUG2_RSVD1_MASK|macro|GPMI_DEBUG2_RSVD1_MASK
DECL|GPMI_DEBUG2_RSVD1_SHIFT|macro|GPMI_DEBUG2_RSVD1_SHIFT
DECL|GPMI_DEBUG2_RSVD1|macro|GPMI_DEBUG2_RSVD1
DECL|GPMI_DEBUG2_SYND2GPMI_BE_MASK|macro|GPMI_DEBUG2_SYND2GPMI_BE_MASK
DECL|GPMI_DEBUG2_SYND2GPMI_BE_SHIFT|macro|GPMI_DEBUG2_SYND2GPMI_BE_SHIFT
DECL|GPMI_DEBUG2_SYND2GPMI_BE|macro|GPMI_DEBUG2_SYND2GPMI_BE
DECL|GPMI_DEBUG2_SYND2GPMI_READY_MASK|macro|GPMI_DEBUG2_SYND2GPMI_READY_MASK
DECL|GPMI_DEBUG2_SYND2GPMI_READY_SHIFT|macro|GPMI_DEBUG2_SYND2GPMI_READY_SHIFT
DECL|GPMI_DEBUG2_SYND2GPMI_VALID_MASK|macro|GPMI_DEBUG2_SYND2GPMI_VALID_MASK
DECL|GPMI_DEBUG2_SYND2GPMI_VALID_SHIFT|macro|GPMI_DEBUG2_SYND2GPMI_VALID_SHIFT
DECL|GPMI_DEBUG2_UDMA_STATE_MASK|macro|GPMI_DEBUG2_UDMA_STATE_MASK
DECL|GPMI_DEBUG2_UDMA_STATE_SHIFT|macro|GPMI_DEBUG2_UDMA_STATE_SHIFT
DECL|GPMI_DEBUG2_UDMA_STATE|macro|GPMI_DEBUG2_UDMA_STATE
DECL|GPMI_DEBUG2_UPDATE_WINDOW_MASK|macro|GPMI_DEBUG2_UPDATE_WINDOW_MASK
DECL|GPMI_DEBUG2_UPDATE_WINDOW_SHIFT|macro|GPMI_DEBUG2_UPDATE_WINDOW_SHIFT
DECL|GPMI_DEBUG2_VIEW_DELAYED_RDN_MASK|macro|GPMI_DEBUG2_VIEW_DELAYED_RDN_MASK
DECL|GPMI_DEBUG2_VIEW_DELAYED_RDN_SHIFT|macro|GPMI_DEBUG2_VIEW_DELAYED_RDN_SHIFT
DECL|GPMI_DEBUG2|macro|GPMI_DEBUG2
DECL|GPMI_DEBUG3_APB_WORD_CNTR_MASK|macro|GPMI_DEBUG3_APB_WORD_CNTR_MASK
DECL|GPMI_DEBUG3_APB_WORD_CNTR_SHIFT|macro|GPMI_DEBUG3_APB_WORD_CNTR_SHIFT
DECL|GPMI_DEBUG3_APB_WORD_CNTR|macro|GPMI_DEBUG3_APB_WORD_CNTR
DECL|GPMI_DEBUG3_DEV_WORD_CNTR_MASK|macro|GPMI_DEBUG3_DEV_WORD_CNTR_MASK
DECL|GPMI_DEBUG3_DEV_WORD_CNTR_SHIFT|macro|GPMI_DEBUG3_DEV_WORD_CNTR_SHIFT
DECL|GPMI_DEBUG3_DEV_WORD_CNTR|macro|GPMI_DEBUG3_DEV_WORD_CNTR
DECL|GPMI_DEBUG3_REG|macro|GPMI_DEBUG3_REG
DECL|GPMI_DEBUG3|macro|GPMI_DEBUG3
DECL|GPMI_DEBUG_CMD_END_MASK|macro|GPMI_DEBUG_CMD_END_MASK
DECL|GPMI_DEBUG_CMD_END_SHIFT|macro|GPMI_DEBUG_CMD_END_SHIFT
DECL|GPMI_DEBUG_CMD_END|macro|GPMI_DEBUG_CMD_END
DECL|GPMI_DEBUG_DMAREQ_MASK|macro|GPMI_DEBUG_DMAREQ_MASK
DECL|GPMI_DEBUG_DMAREQ_SHIFT|macro|GPMI_DEBUG_DMAREQ_SHIFT
DECL|GPMI_DEBUG_DMAREQ|macro|GPMI_DEBUG_DMAREQ
DECL|GPMI_DEBUG_DMA_SENSE_MASK|macro|GPMI_DEBUG_DMA_SENSE_MASK
DECL|GPMI_DEBUG_DMA_SENSE_SHIFT|macro|GPMI_DEBUG_DMA_SENSE_SHIFT
DECL|GPMI_DEBUG_DMA_SENSE|macro|GPMI_DEBUG_DMA_SENSE
DECL|GPMI_DEBUG_REG|macro|GPMI_DEBUG_REG
DECL|GPMI_DEBUG_WAIT_FOR_READY_END_MASK|macro|GPMI_DEBUG_WAIT_FOR_READY_END_MASK
DECL|GPMI_DEBUG_WAIT_FOR_READY_END_SHIFT|macro|GPMI_DEBUG_WAIT_FOR_READY_END_SHIFT
DECL|GPMI_DEBUG_WAIT_FOR_READY_END|macro|GPMI_DEBUG_WAIT_FOR_READY_END
DECL|GPMI_DEBUG|macro|GPMI_DEBUG
DECL|GPMI_ECCCOUNT_COUNT_MASK|macro|GPMI_ECCCOUNT_COUNT_MASK
DECL|GPMI_ECCCOUNT_COUNT_SHIFT|macro|GPMI_ECCCOUNT_COUNT_SHIFT
DECL|GPMI_ECCCOUNT_COUNT|macro|GPMI_ECCCOUNT_COUNT
DECL|GPMI_ECCCOUNT_REG|macro|GPMI_ECCCOUNT_REG
DECL|GPMI_ECCCOUNT|macro|GPMI_ECCCOUNT
DECL|GPMI_ECCCTRL_BUFFER_MASK_MASK|macro|GPMI_ECCCTRL_BUFFER_MASK_MASK
DECL|GPMI_ECCCTRL_BUFFER_MASK_SHIFT|macro|GPMI_ECCCTRL_BUFFER_MASK_SHIFT
DECL|GPMI_ECCCTRL_BUFFER_MASK|macro|GPMI_ECCCTRL_BUFFER_MASK
DECL|GPMI_ECCCTRL_CLR_BUFFER_MASK_MASK|macro|GPMI_ECCCTRL_CLR_BUFFER_MASK_MASK
DECL|GPMI_ECCCTRL_CLR_BUFFER_MASK_SHIFT|macro|GPMI_ECCCTRL_CLR_BUFFER_MASK_SHIFT
DECL|GPMI_ECCCTRL_CLR_BUFFER_MASK|macro|GPMI_ECCCTRL_CLR_BUFFER_MASK
DECL|GPMI_ECCCTRL_CLR_ECC_CMD_MASK|macro|GPMI_ECCCTRL_CLR_ECC_CMD_MASK
DECL|GPMI_ECCCTRL_CLR_ECC_CMD_SHIFT|macro|GPMI_ECCCTRL_CLR_ECC_CMD_SHIFT
DECL|GPMI_ECCCTRL_CLR_ECC_CMD|macro|GPMI_ECCCTRL_CLR_ECC_CMD
DECL|GPMI_ECCCTRL_CLR_ENABLE_ECC_MASK|macro|GPMI_ECCCTRL_CLR_ENABLE_ECC_MASK
DECL|GPMI_ECCCTRL_CLR_ENABLE_ECC_SHIFT|macro|GPMI_ECCCTRL_CLR_ENABLE_ECC_SHIFT
DECL|GPMI_ECCCTRL_CLR_HANDLE_MASK|macro|GPMI_ECCCTRL_CLR_HANDLE_MASK
DECL|GPMI_ECCCTRL_CLR_HANDLE_SHIFT|macro|GPMI_ECCCTRL_CLR_HANDLE_SHIFT
DECL|GPMI_ECCCTRL_CLR_HANDLE|macro|GPMI_ECCCTRL_CLR_HANDLE
DECL|GPMI_ECCCTRL_CLR_REG|macro|GPMI_ECCCTRL_CLR_REG
DECL|GPMI_ECCCTRL_CLR_RSVD1_MASK|macro|GPMI_ECCCTRL_CLR_RSVD1_MASK
DECL|GPMI_ECCCTRL_CLR_RSVD1_SHIFT|macro|GPMI_ECCCTRL_CLR_RSVD1_SHIFT
DECL|GPMI_ECCCTRL_CLR_RSVD1|macro|GPMI_ECCCTRL_CLR_RSVD1
DECL|GPMI_ECCCTRL_CLR_RSVD2_MASK|macro|GPMI_ECCCTRL_CLR_RSVD2_MASK
DECL|GPMI_ECCCTRL_CLR_RSVD2_SHIFT|macro|GPMI_ECCCTRL_CLR_RSVD2_SHIFT
DECL|GPMI_ECCCTRL_CLR|macro|GPMI_ECCCTRL_CLR
DECL|GPMI_ECCCTRL_ECC_CMD_MASK|macro|GPMI_ECCCTRL_ECC_CMD_MASK
DECL|GPMI_ECCCTRL_ECC_CMD_SHIFT|macro|GPMI_ECCCTRL_ECC_CMD_SHIFT
DECL|GPMI_ECCCTRL_ECC_CMD|macro|GPMI_ECCCTRL_ECC_CMD
DECL|GPMI_ECCCTRL_ENABLE_ECC_MASK|macro|GPMI_ECCCTRL_ENABLE_ECC_MASK
DECL|GPMI_ECCCTRL_ENABLE_ECC_SHIFT|macro|GPMI_ECCCTRL_ENABLE_ECC_SHIFT
DECL|GPMI_ECCCTRL_HANDLE_MASK|macro|GPMI_ECCCTRL_HANDLE_MASK
DECL|GPMI_ECCCTRL_HANDLE_SHIFT|macro|GPMI_ECCCTRL_HANDLE_SHIFT
DECL|GPMI_ECCCTRL_HANDLE|macro|GPMI_ECCCTRL_HANDLE
DECL|GPMI_ECCCTRL_REG|macro|GPMI_ECCCTRL_REG
DECL|GPMI_ECCCTRL_RSVD1_MASK|macro|GPMI_ECCCTRL_RSVD1_MASK
DECL|GPMI_ECCCTRL_RSVD1_SHIFT|macro|GPMI_ECCCTRL_RSVD1_SHIFT
DECL|GPMI_ECCCTRL_RSVD1|macro|GPMI_ECCCTRL_RSVD1
DECL|GPMI_ECCCTRL_RSVD2_MASK|macro|GPMI_ECCCTRL_RSVD2_MASK
DECL|GPMI_ECCCTRL_RSVD2_SHIFT|macro|GPMI_ECCCTRL_RSVD2_SHIFT
DECL|GPMI_ECCCTRL_SET_BUFFER_MASK_MASK|macro|GPMI_ECCCTRL_SET_BUFFER_MASK_MASK
DECL|GPMI_ECCCTRL_SET_BUFFER_MASK_SHIFT|macro|GPMI_ECCCTRL_SET_BUFFER_MASK_SHIFT
DECL|GPMI_ECCCTRL_SET_BUFFER_MASK|macro|GPMI_ECCCTRL_SET_BUFFER_MASK
DECL|GPMI_ECCCTRL_SET_ECC_CMD_MASK|macro|GPMI_ECCCTRL_SET_ECC_CMD_MASK
DECL|GPMI_ECCCTRL_SET_ECC_CMD_SHIFT|macro|GPMI_ECCCTRL_SET_ECC_CMD_SHIFT
DECL|GPMI_ECCCTRL_SET_ECC_CMD|macro|GPMI_ECCCTRL_SET_ECC_CMD
DECL|GPMI_ECCCTRL_SET_ENABLE_ECC_MASK|macro|GPMI_ECCCTRL_SET_ENABLE_ECC_MASK
DECL|GPMI_ECCCTRL_SET_ENABLE_ECC_SHIFT|macro|GPMI_ECCCTRL_SET_ENABLE_ECC_SHIFT
DECL|GPMI_ECCCTRL_SET_HANDLE_MASK|macro|GPMI_ECCCTRL_SET_HANDLE_MASK
DECL|GPMI_ECCCTRL_SET_HANDLE_SHIFT|macro|GPMI_ECCCTRL_SET_HANDLE_SHIFT
DECL|GPMI_ECCCTRL_SET_HANDLE|macro|GPMI_ECCCTRL_SET_HANDLE
DECL|GPMI_ECCCTRL_SET_REG|macro|GPMI_ECCCTRL_SET_REG
DECL|GPMI_ECCCTRL_SET_RSVD1_MASK|macro|GPMI_ECCCTRL_SET_RSVD1_MASK
DECL|GPMI_ECCCTRL_SET_RSVD1_SHIFT|macro|GPMI_ECCCTRL_SET_RSVD1_SHIFT
DECL|GPMI_ECCCTRL_SET_RSVD1|macro|GPMI_ECCCTRL_SET_RSVD1
DECL|GPMI_ECCCTRL_SET_RSVD2_MASK|macro|GPMI_ECCCTRL_SET_RSVD2_MASK
DECL|GPMI_ECCCTRL_SET_RSVD2_SHIFT|macro|GPMI_ECCCTRL_SET_RSVD2_SHIFT
DECL|GPMI_ECCCTRL_SET|macro|GPMI_ECCCTRL_SET
DECL|GPMI_ECCCTRL_TOG_BUFFER_MASK_MASK|macro|GPMI_ECCCTRL_TOG_BUFFER_MASK_MASK
DECL|GPMI_ECCCTRL_TOG_BUFFER_MASK_SHIFT|macro|GPMI_ECCCTRL_TOG_BUFFER_MASK_SHIFT
DECL|GPMI_ECCCTRL_TOG_BUFFER_MASK|macro|GPMI_ECCCTRL_TOG_BUFFER_MASK
DECL|GPMI_ECCCTRL_TOG_ECC_CMD_MASK|macro|GPMI_ECCCTRL_TOG_ECC_CMD_MASK
DECL|GPMI_ECCCTRL_TOG_ECC_CMD_SHIFT|macro|GPMI_ECCCTRL_TOG_ECC_CMD_SHIFT
DECL|GPMI_ECCCTRL_TOG_ECC_CMD|macro|GPMI_ECCCTRL_TOG_ECC_CMD
DECL|GPMI_ECCCTRL_TOG_ENABLE_ECC_MASK|macro|GPMI_ECCCTRL_TOG_ENABLE_ECC_MASK
DECL|GPMI_ECCCTRL_TOG_ENABLE_ECC_SHIFT|macro|GPMI_ECCCTRL_TOG_ENABLE_ECC_SHIFT
DECL|GPMI_ECCCTRL_TOG_HANDLE_MASK|macro|GPMI_ECCCTRL_TOG_HANDLE_MASK
DECL|GPMI_ECCCTRL_TOG_HANDLE_SHIFT|macro|GPMI_ECCCTRL_TOG_HANDLE_SHIFT
DECL|GPMI_ECCCTRL_TOG_HANDLE|macro|GPMI_ECCCTRL_TOG_HANDLE
DECL|GPMI_ECCCTRL_TOG_REG|macro|GPMI_ECCCTRL_TOG_REG
DECL|GPMI_ECCCTRL_TOG_RSVD1_MASK|macro|GPMI_ECCCTRL_TOG_RSVD1_MASK
DECL|GPMI_ECCCTRL_TOG_RSVD1_SHIFT|macro|GPMI_ECCCTRL_TOG_RSVD1_SHIFT
DECL|GPMI_ECCCTRL_TOG_RSVD1|macro|GPMI_ECCCTRL_TOG_RSVD1
DECL|GPMI_ECCCTRL_TOG_RSVD2_MASK|macro|GPMI_ECCCTRL_TOG_RSVD2_MASK
DECL|GPMI_ECCCTRL_TOG_RSVD2_SHIFT|macro|GPMI_ECCCTRL_TOG_RSVD2_SHIFT
DECL|GPMI_ECCCTRL_TOG|macro|GPMI_ECCCTRL_TOG
DECL|GPMI_ECCCTRL|macro|GPMI_ECCCTRL
DECL|GPMI_IRQS|macro|GPMI_IRQS
DECL|GPMI_IRQn|enumerator|GPMI_IRQn = 15, /**< GPMI operation TIMEOUT ERROR interrupt */
DECL|GPMI_MemMapPtr|typedef|} GPMI_Type, *GPMI_MemMapPtr;
DECL|GPMI_PAYLOAD_ADDRESS_MASK|macro|GPMI_PAYLOAD_ADDRESS_MASK
DECL|GPMI_PAYLOAD_ADDRESS_SHIFT|macro|GPMI_PAYLOAD_ADDRESS_SHIFT
DECL|GPMI_PAYLOAD_ADDRESS|macro|GPMI_PAYLOAD_ADDRESS
DECL|GPMI_PAYLOAD_REG|macro|GPMI_PAYLOAD_REG
DECL|GPMI_PAYLOAD_RSVD0_MASK|macro|GPMI_PAYLOAD_RSVD0_MASK
DECL|GPMI_PAYLOAD_RSVD0_SHIFT|macro|GPMI_PAYLOAD_RSVD0_SHIFT
DECL|GPMI_PAYLOAD_RSVD0|macro|GPMI_PAYLOAD_RSVD0
DECL|GPMI_PAYLOAD|macro|GPMI_PAYLOAD
DECL|GPMI_READ_DDR_DLL_CTRL_ENABLE_MASK|macro|GPMI_READ_DDR_DLL_CTRL_ENABLE_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_ENABLE_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_ENABLE_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_MASK|macro|GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_MASK|macro|GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_MASK|macro|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT|macro|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT
DECL|GPMI_READ_DDR_DLL_CTRL_REG|macro|GPMI_READ_DDR_DLL_CTRL_REG
DECL|GPMI_READ_DDR_DLL_CTRL_RESET_MASK|macro|GPMI_READ_DDR_DLL_CTRL_RESET_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_RESET_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_RESET_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK|macro|GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_RSVD1|macro|GPMI_READ_DDR_DLL_CTRL_RSVD1
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_MASK|macro|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET|macro|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_MASK|macro|GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_MASK|macro|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK|macro|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL|macro|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_MASK|macro|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT
DECL|GPMI_READ_DDR_DLL_CTRL|macro|GPMI_READ_DDR_DLL_CTRL
DECL|GPMI_READ_DDR_DLL_STS_REF_LOCK_MASK|macro|GPMI_READ_DDR_DLL_STS_REF_LOCK_MASK
DECL|GPMI_READ_DDR_DLL_STS_REF_LOCK_SHIFT|macro|GPMI_READ_DDR_DLL_STS_REF_LOCK_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_REF_SEL_MASK|macro|GPMI_READ_DDR_DLL_STS_REF_SEL_MASK
DECL|GPMI_READ_DDR_DLL_STS_REF_SEL_SHIFT|macro|GPMI_READ_DDR_DLL_STS_REF_SEL_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_REF_SEL|macro|GPMI_READ_DDR_DLL_STS_REF_SEL
DECL|GPMI_READ_DDR_DLL_STS_REG|macro|GPMI_READ_DDR_DLL_STS_REG
DECL|GPMI_READ_DDR_DLL_STS_RSVD0_MASK|macro|GPMI_READ_DDR_DLL_STS_RSVD0_MASK
DECL|GPMI_READ_DDR_DLL_STS_RSVD0_SHIFT|macro|GPMI_READ_DDR_DLL_STS_RSVD0_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_RSVD0|macro|GPMI_READ_DDR_DLL_STS_RSVD0
DECL|GPMI_READ_DDR_DLL_STS_RSVD1_MASK|macro|GPMI_READ_DDR_DLL_STS_RSVD1_MASK
DECL|GPMI_READ_DDR_DLL_STS_RSVD1_SHIFT|macro|GPMI_READ_DDR_DLL_STS_RSVD1_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_RSVD1|macro|GPMI_READ_DDR_DLL_STS_RSVD1
DECL|GPMI_READ_DDR_DLL_STS_SLV_LOCK_MASK|macro|GPMI_READ_DDR_DLL_STS_SLV_LOCK_MASK
DECL|GPMI_READ_DDR_DLL_STS_SLV_LOCK_SHIFT|macro|GPMI_READ_DDR_DLL_STS_SLV_LOCK_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_SLV_SEL_MASK|macro|GPMI_READ_DDR_DLL_STS_SLV_SEL_MASK
DECL|GPMI_READ_DDR_DLL_STS_SLV_SEL_SHIFT|macro|GPMI_READ_DDR_DLL_STS_SLV_SEL_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_SLV_SEL|macro|GPMI_READ_DDR_DLL_STS_SLV_SEL
DECL|GPMI_READ_DDR_DLL_STS|macro|GPMI_READ_DDR_DLL_STS
DECL|GPMI_STAT_ATA_IRQ_MASK|macro|GPMI_STAT_ATA_IRQ_MASK
DECL|GPMI_STAT_ATA_IRQ_SHIFT|macro|GPMI_STAT_ATA_IRQ_SHIFT
DECL|GPMI_STAT_DEV0_ERROR_MASK|macro|GPMI_STAT_DEV0_ERROR_MASK
DECL|GPMI_STAT_DEV0_ERROR_SHIFT|macro|GPMI_STAT_DEV0_ERROR_SHIFT
DECL|GPMI_STAT_DEV1_ERROR_MASK|macro|GPMI_STAT_DEV1_ERROR_MASK
DECL|GPMI_STAT_DEV1_ERROR_SHIFT|macro|GPMI_STAT_DEV1_ERROR_SHIFT
DECL|GPMI_STAT_DEV2_ERROR_MASK|macro|GPMI_STAT_DEV2_ERROR_MASK
DECL|GPMI_STAT_DEV2_ERROR_SHIFT|macro|GPMI_STAT_DEV2_ERROR_SHIFT
DECL|GPMI_STAT_DEV3_ERROR_MASK|macro|GPMI_STAT_DEV3_ERROR_MASK
DECL|GPMI_STAT_DEV3_ERROR_SHIFT|macro|GPMI_STAT_DEV3_ERROR_SHIFT
DECL|GPMI_STAT_DEV4_ERROR_MASK|macro|GPMI_STAT_DEV4_ERROR_MASK
DECL|GPMI_STAT_DEV4_ERROR_SHIFT|macro|GPMI_STAT_DEV4_ERROR_SHIFT
DECL|GPMI_STAT_DEV5_ERROR_MASK|macro|GPMI_STAT_DEV5_ERROR_MASK
DECL|GPMI_STAT_DEV5_ERROR_SHIFT|macro|GPMI_STAT_DEV5_ERROR_SHIFT
DECL|GPMI_STAT_DEV6_ERROR_MASK|macro|GPMI_STAT_DEV6_ERROR_MASK
DECL|GPMI_STAT_DEV6_ERROR_SHIFT|macro|GPMI_STAT_DEV6_ERROR_SHIFT
DECL|GPMI_STAT_DEV7_ERROR_MASK|macro|GPMI_STAT_DEV7_ERROR_MASK
DECL|GPMI_STAT_DEV7_ERROR_SHIFT|macro|GPMI_STAT_DEV7_ERROR_SHIFT
DECL|GPMI_STAT_FIFO_EMPTY_MASK|macro|GPMI_STAT_FIFO_EMPTY_MASK
DECL|GPMI_STAT_FIFO_EMPTY_SHIFT|macro|GPMI_STAT_FIFO_EMPTY_SHIFT
DECL|GPMI_STAT_FIFO_FULL_MASK|macro|GPMI_STAT_FIFO_FULL_MASK
DECL|GPMI_STAT_FIFO_FULL_SHIFT|macro|GPMI_STAT_FIFO_FULL_SHIFT
DECL|GPMI_STAT_INVALID_BUFFER_MASK_MASK|macro|GPMI_STAT_INVALID_BUFFER_MASK_MASK
DECL|GPMI_STAT_INVALID_BUFFER_MASK_SHIFT|macro|GPMI_STAT_INVALID_BUFFER_MASK_SHIFT
DECL|GPMI_STAT_PRESENT_MASK|macro|GPMI_STAT_PRESENT_MASK
DECL|GPMI_STAT_PRESENT_SHIFT|macro|GPMI_STAT_PRESENT_SHIFT
DECL|GPMI_STAT_RDY_TIMEOUT_MASK|macro|GPMI_STAT_RDY_TIMEOUT_MASK
DECL|GPMI_STAT_RDY_TIMEOUT_SHIFT|macro|GPMI_STAT_RDY_TIMEOUT_SHIFT
DECL|GPMI_STAT_RDY_TIMEOUT|macro|GPMI_STAT_RDY_TIMEOUT
DECL|GPMI_STAT_READY_BUSY_MASK|macro|GPMI_STAT_READY_BUSY_MASK
DECL|GPMI_STAT_READY_BUSY_SHIFT|macro|GPMI_STAT_READY_BUSY_SHIFT
DECL|GPMI_STAT_READY_BUSY|macro|GPMI_STAT_READY_BUSY
DECL|GPMI_STAT_REG|macro|GPMI_STAT_REG
DECL|GPMI_STAT_RSVD1_MASK|macro|GPMI_STAT_RSVD1_MASK
DECL|GPMI_STAT_RSVD1_SHIFT|macro|GPMI_STAT_RSVD1_SHIFT
DECL|GPMI_STAT_RSVD1|macro|GPMI_STAT_RSVD1
DECL|GPMI_STAT|macro|GPMI_STAT
DECL|GPMI_TIMING0_ADDRESS_SETUP_MASK|macro|GPMI_TIMING0_ADDRESS_SETUP_MASK
DECL|GPMI_TIMING0_ADDRESS_SETUP_SHIFT|macro|GPMI_TIMING0_ADDRESS_SETUP_SHIFT
DECL|GPMI_TIMING0_ADDRESS_SETUP|macro|GPMI_TIMING0_ADDRESS_SETUP
DECL|GPMI_TIMING0_DATA_HOLD_MASK|macro|GPMI_TIMING0_DATA_HOLD_MASK
DECL|GPMI_TIMING0_DATA_HOLD_SHIFT|macro|GPMI_TIMING0_DATA_HOLD_SHIFT
DECL|GPMI_TIMING0_DATA_HOLD|macro|GPMI_TIMING0_DATA_HOLD
DECL|GPMI_TIMING0_DATA_SETUP_MASK|macro|GPMI_TIMING0_DATA_SETUP_MASK
DECL|GPMI_TIMING0_DATA_SETUP_SHIFT|macro|GPMI_TIMING0_DATA_SETUP_SHIFT
DECL|GPMI_TIMING0_DATA_SETUP|macro|GPMI_TIMING0_DATA_SETUP
DECL|GPMI_TIMING0_REG|macro|GPMI_TIMING0_REG
DECL|GPMI_TIMING0_RSVD1_MASK|macro|GPMI_TIMING0_RSVD1_MASK
DECL|GPMI_TIMING0_RSVD1_SHIFT|macro|GPMI_TIMING0_RSVD1_SHIFT
DECL|GPMI_TIMING0_RSVD1|macro|GPMI_TIMING0_RSVD1
DECL|GPMI_TIMING0|macro|GPMI_TIMING0
DECL|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_MASK|macro|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_MASK
DECL|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_SHIFT|macro|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_SHIFT
DECL|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT|macro|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT
DECL|GPMI_TIMING1_REG|macro|GPMI_TIMING1_REG
DECL|GPMI_TIMING1_RSVD1_MASK|macro|GPMI_TIMING1_RSVD1_MASK
DECL|GPMI_TIMING1_RSVD1_SHIFT|macro|GPMI_TIMING1_RSVD1_SHIFT
DECL|GPMI_TIMING1_RSVD1|macro|GPMI_TIMING1_RSVD1
DECL|GPMI_TIMING1|macro|GPMI_TIMING1
DECL|GPMI_TIMING2_CE_DELAY_MASK|macro|GPMI_TIMING2_CE_DELAY_MASK
DECL|GPMI_TIMING2_CE_DELAY_SHIFT|macro|GPMI_TIMING2_CE_DELAY_SHIFT
DECL|GPMI_TIMING2_CE_DELAY|macro|GPMI_TIMING2_CE_DELAY
DECL|GPMI_TIMING2_CMDADD_PAUSE_MASK|macro|GPMI_TIMING2_CMDADD_PAUSE_MASK
DECL|GPMI_TIMING2_CMDADD_PAUSE_SHIFT|macro|GPMI_TIMING2_CMDADD_PAUSE_SHIFT
DECL|GPMI_TIMING2_CMDADD_PAUSE|macro|GPMI_TIMING2_CMDADD_PAUSE
DECL|GPMI_TIMING2_DATA_PAUSE_MASK|macro|GPMI_TIMING2_DATA_PAUSE_MASK
DECL|GPMI_TIMING2_DATA_PAUSE_SHIFT|macro|GPMI_TIMING2_DATA_PAUSE_SHIFT
DECL|GPMI_TIMING2_DATA_PAUSE|macro|GPMI_TIMING2_DATA_PAUSE
DECL|GPMI_TIMING2_POSTAMBLE_DELAY_MASK|macro|GPMI_TIMING2_POSTAMBLE_DELAY_MASK
DECL|GPMI_TIMING2_POSTAMBLE_DELAY_SHIFT|macro|GPMI_TIMING2_POSTAMBLE_DELAY_SHIFT
DECL|GPMI_TIMING2_POSTAMBLE_DELAY|macro|GPMI_TIMING2_POSTAMBLE_DELAY
DECL|GPMI_TIMING2_PREAMBLE_DELAY_MASK|macro|GPMI_TIMING2_PREAMBLE_DELAY_MASK
DECL|GPMI_TIMING2_PREAMBLE_DELAY_SHIFT|macro|GPMI_TIMING2_PREAMBLE_DELAY_SHIFT
DECL|GPMI_TIMING2_PREAMBLE_DELAY|macro|GPMI_TIMING2_PREAMBLE_DELAY
DECL|GPMI_TIMING2_READ_LATENCY_MASK|macro|GPMI_TIMING2_READ_LATENCY_MASK
DECL|GPMI_TIMING2_READ_LATENCY_SHIFT|macro|GPMI_TIMING2_READ_LATENCY_SHIFT
DECL|GPMI_TIMING2_READ_LATENCY|macro|GPMI_TIMING2_READ_LATENCY
DECL|GPMI_TIMING2_REG|macro|GPMI_TIMING2_REG
DECL|GPMI_TIMING2_RSVD0_MASK|macro|GPMI_TIMING2_RSVD0_MASK
DECL|GPMI_TIMING2_RSVD0_SHIFT|macro|GPMI_TIMING2_RSVD0_SHIFT
DECL|GPMI_TIMING2_RSVD0|macro|GPMI_TIMING2_RSVD0
DECL|GPMI_TIMING2_TCR_MASK|macro|GPMI_TIMING2_TCR_MASK
DECL|GPMI_TIMING2_TCR_SHIFT|macro|GPMI_TIMING2_TCR_SHIFT
DECL|GPMI_TIMING2_TCR|macro|GPMI_TIMING2_TCR
DECL|GPMI_TIMING2_TRPSTH_MASK|macro|GPMI_TIMING2_TRPSTH_MASK
DECL|GPMI_TIMING2_TRPSTH_SHIFT|macro|GPMI_TIMING2_TRPSTH_SHIFT
DECL|GPMI_TIMING2_TRPSTH|macro|GPMI_TIMING2_TRPSTH
DECL|GPMI_TIMING2|macro|GPMI_TIMING2
DECL|GPMI_Type|typedef|} GPMI_Type, *GPMI_MemMapPtr;
DECL|GPMI_VERSION_MAJOR_MASK|macro|GPMI_VERSION_MAJOR_MASK
DECL|GPMI_VERSION_MAJOR_SHIFT|macro|GPMI_VERSION_MAJOR_SHIFT
DECL|GPMI_VERSION_MAJOR|macro|GPMI_VERSION_MAJOR
DECL|GPMI_VERSION_MINOR_MASK|macro|GPMI_VERSION_MINOR_MASK
DECL|GPMI_VERSION_MINOR_SHIFT|macro|GPMI_VERSION_MINOR_SHIFT
DECL|GPMI_VERSION_MINOR|macro|GPMI_VERSION_MINOR
DECL|GPMI_VERSION_REG|macro|GPMI_VERSION_REG
DECL|GPMI_VERSION_STEP_MASK|macro|GPMI_VERSION_STEP_MASK
DECL|GPMI_VERSION_STEP_SHIFT|macro|GPMI_VERSION_STEP_SHIFT
DECL|GPMI_VERSION_STEP|macro|GPMI_VERSION_STEP
DECL|GPMI_VERSION|macro|GPMI_VERSION
DECL|GPMI|macro|GPMI
DECL|GPR0_CLR|member|__IO uint32_t GPR0_CLR; /**< General Purpose Register, offset: 0x8 */
DECL|GPR0_SET|member|__IO uint32_t GPR0_SET; /**< General Purpose Register, offset: 0x4 */
DECL|GPR0_TOG|member|__IO uint32_t GPR0_TOG; /**< General Purpose Register, offset: 0xC */
DECL|GPR0|member|__IO uint32_t GPR0; /**< GPR0 General Purpose Register, offset: 0x0 */
DECL|GPR0|member|__IO uint32_t GPR0; /**< General Purpose Register, offset: 0x0 */
DECL|GPR10|member|__IO uint32_t GPR10; /**< GPR10 General Purpose Register, offset: 0x28 */
DECL|GPR10|member|__IO uint32_t GPR10; /**< SRC General Purpose Register 10, offset: 0x98 */
DECL|GPR11|member|__IO uint32_t GPR11; /**< GPR11 General Purpose Register, offset: 0x2C */
DECL|GPR12|member|__IO uint32_t GPR12; /**< GPR12 General Purpose Register, offset: 0x30 */
DECL|GPR13|member|__IO uint32_t GPR13; /**< GPR13 General Purpose Register, offset: 0x34 */
DECL|GPR14|member|__IO uint32_t GPR14; /**< GPR14 General Purpose Register, offset: 0x38 */
DECL|GPR15|member|__IO uint32_t GPR15; /**< GPR15 General Purpose Register, offset: 0x3C */
DECL|GPR16|member|__IO uint32_t GPR16; /**< GPR16 General Purpose Register, offset: 0x40 */
DECL|GPR17|member|__IO uint32_t GPR17; /**< GPR17 General Purpose Register, offset: 0x44 */
DECL|GPR18|member|__IO uint32_t GPR18; /**< GPR18 General Purpose Register, offset: 0x48 */
DECL|GPR19|member|__I uint32_t GPR19; /**< GPR19 General Purpose Register, offset: 0x4C */
DECL|GPR1|member|__IO uint32_t GPR1; /**< GPR1 General Purpose Register, offset: 0x4 */
DECL|GPR1|member|__IO uint32_t GPR1; /**< SRC General Purpose Register 1, offset: 0x74 */
DECL|GPR20|member|__IO uint32_t GPR20; /**< GPR20 General Purpose Register, offset: 0x50 */
DECL|GPR21|member|__IO uint32_t GPR21; /**< GPR21 General Purpose Register, offset: 0x54 */
DECL|GPR22|member|__I uint32_t GPR22; /**< GPR22 General Purpose Register, offset: 0x58 */
DECL|GPR2|member|__IO uint32_t GPR2; /**< GPR2 General Purpose Register, offset: 0x8 */
DECL|GPR2|member|__IO uint32_t GPR2; /**< SRC General Purpose Register 2, offset: 0x78 */
DECL|GPR3|member|__IO uint32_t GPR3; /**< GPR3 General Purpose Register, offset: 0xC */
DECL|GPR3|member|__IO uint32_t GPR3; /**< SRC General Purpose Register 3, offset: 0x7C */
DECL|GPR4|member|__IO uint32_t GPR4; /**< GPR4 General Purpose Register, offset: 0x10 */
DECL|GPR4|member|__IO uint32_t GPR4; /**< SRC General Purpose Register 4, offset: 0x80 */
DECL|GPR5|member|__IO uint32_t GPR5; /**< GPR5 General Purpose Register, offset: 0x14 */
DECL|GPR5|member|__IO uint32_t GPR5; /**< SRC General Purpose Register 5, offset: 0x84 */
DECL|GPR6|member|__IO uint32_t GPR6; /**< GPR6 General Purpose Register, offset: 0x18 */
DECL|GPR6|member|__IO uint32_t GPR6; /**< SRC General Purpose Register 6, offset: 0x88 */
DECL|GPR7|member|__IO uint32_t GPR7; /**< GPR7 General Purpose Register, offset: 0x1C */
DECL|GPR7|member|__IO uint32_t GPR7; /**< SRC General Purpose Register 7, offset: 0x8C */
DECL|GPR8|member|__IO uint32_t GPR8; /**< GPR8 General Purpose Register, offset: 0x20 */
DECL|GPR8|member|__IO uint32_t GPR8; /**< SRC General Purpose Register 8, offset: 0x90 */
DECL|GPR9|member|__IO uint32_t GPR9; /**< GPR9 General Purpose Register, offset: 0x24 */
DECL|GPR9|member|__IO uint32_t GPR9; /**< SRC General Purpose Register 9, offset: 0x94 */
DECL|GPR_IRQn|enumerator|GPR_IRQn = 0, /**< Used to notify cores on exception condition while boot */
DECL|GPSSR|member|__I uint32_t GPSSR; /**< General Purpose Secured Status Register,offset: 0x3 */
DECL|GPSSR|member|} GPSSR;
DECL|GPT1_BASE_PTR|macro|GPT1_BASE_PTR
DECL|GPT1_BASE|macro|GPT1_BASE
DECL|GPT1_CNT|macro|GPT1_CNT
DECL|GPT1_CR|macro|GPT1_CR
DECL|GPT1_ICR1|macro|GPT1_ICR1
DECL|GPT1_ICR2|macro|GPT1_ICR2
DECL|GPT1_IRQn|enumerator|GPT1_IRQn = 55, /**< OR of GPT Rollover interrupt line, Input Capture 1 and 2 lines, Output Compare 1,2, and 3 Interrupt lines */
DECL|GPT1_IR|macro|GPT1_IR
DECL|GPT1_OCR1|macro|GPT1_OCR1
DECL|GPT1_OCR2|macro|GPT1_OCR2
DECL|GPT1_OCR3|macro|GPT1_OCR3
DECL|GPT1_PR|macro|GPT1_PR
DECL|GPT1_SR|macro|GPT1_SR
DECL|GPT1|macro|GPT1
DECL|GPT2_BASE_PTR|macro|GPT2_BASE_PTR
DECL|GPT2_BASE|macro|GPT2_BASE
DECL|GPT2_CNT|macro|GPT2_CNT
DECL|GPT2_CR|macro|GPT2_CR
DECL|GPT2_ICR1|macro|GPT2_ICR1
DECL|GPT2_ICR2|macro|GPT2_ICR2
DECL|GPT2_IRQn|enumerator|GPT2_IRQn = 54, /**< OR of GPT Rollover interrupt line, Input Capture 1 and 2 lines, Output Compare 1,2, and 3 Interrupt lines */
DECL|GPT2_IR|macro|GPT2_IR
DECL|GPT2_OCR1|macro|GPT2_OCR1
DECL|GPT2_OCR2|macro|GPT2_OCR2
DECL|GPT2_OCR3|macro|GPT2_OCR3
DECL|GPT2_PR|macro|GPT2_PR
DECL|GPT2_SR|macro|GPT2_SR
DECL|GPT2|macro|GPT2
DECL|GPT3_BASE_PTR|macro|GPT3_BASE_PTR
DECL|GPT3_BASE|macro|GPT3_BASE
DECL|GPT3_CNT|macro|GPT3_CNT
DECL|GPT3_CR|macro|GPT3_CR
DECL|GPT3_ICR1|macro|GPT3_ICR1
DECL|GPT3_ICR2|macro|GPT3_ICR2
DECL|GPT3_IRQn|enumerator|GPT3_IRQn = 53, /**< OR of GPT Rollover interrupt line, Input Capture 1 and 2 lines, Output Compare 1,2, and 3 Interrupt lines */
DECL|GPT3_IR|macro|GPT3_IR
DECL|GPT3_OCR1|macro|GPT3_OCR1
DECL|GPT3_OCR2|macro|GPT3_OCR2
DECL|GPT3_OCR3|macro|GPT3_OCR3
DECL|GPT3_PR|macro|GPT3_PR
DECL|GPT3_SR|macro|GPT3_SR
DECL|GPT3|macro|GPT3
DECL|GPT4_BASE_PTR|macro|GPT4_BASE_PTR
DECL|GPT4_BASE|macro|GPT4_BASE
DECL|GPT4_CNT|macro|GPT4_CNT
DECL|GPT4_CR|macro|GPT4_CR
DECL|GPT4_ICR1|macro|GPT4_ICR1
DECL|GPT4_ICR2|macro|GPT4_ICR2
DECL|GPT4_IRQn|enumerator|GPT4_IRQn = 52, /**< OR of GPT Rollover interrupt line, Input Capture 1 and 2 lines, Output Compare 1,2, and 3 Interrupt lines */
DECL|GPT4_IR|macro|GPT4_IR
DECL|GPT4_OCR1|macro|GPT4_OCR1
DECL|GPT4_OCR2|macro|GPT4_OCR2
DECL|GPT4_OCR3|macro|GPT4_OCR3
DECL|GPT4_PR|macro|GPT4_PR
DECL|GPT4_SR|macro|GPT4_SR
DECL|GPT4|macro|GPT4
DECL|GPTIMER0CTRL|member|__IO uint32_t GPTIMER0CTRL; /**< General Purpose Timer #0 Controller, offset: 0x84 */
DECL|GPTIMER0LD|member|__IO uint32_t GPTIMER0LD; /**< General Purpose Timer #0 Load, offset: 0x80 */
DECL|GPTIMER1CTRL|member|__IO uint32_t GPTIMER1CTRL; /**< General Purpose Timer #1 Controller, offset: 0x8C */
DECL|GPTIMER1LD|member|__IO uint32_t GPTIMER1LD; /**< General Purpose Timer #1 Load, offset: 0x88 */
DECL|GPT_BASE_ADDRS|macro|GPT_BASE_ADDRS
DECL|GPT_BASE_PTRS|macro|GPT_BASE_PTRS
DECL|GPT_CNT_COUNT_MASK|macro|GPT_CNT_COUNT_MASK
DECL|GPT_CNT_COUNT_SHIFT|macro|GPT_CNT_COUNT_SHIFT
DECL|GPT_CNT_COUNT|macro|GPT_CNT_COUNT
DECL|GPT_CNT_REG|macro|GPT_CNT_REG
DECL|GPT_CR_CLKSRC_MASK|macro|GPT_CR_CLKSRC_MASK
DECL|GPT_CR_CLKSRC_SHIFT|macro|GPT_CR_CLKSRC_SHIFT
DECL|GPT_CR_CLKSRC|macro|GPT_CR_CLKSRC
DECL|GPT_CR_DBGEN_MASK|macro|GPT_CR_DBGEN_MASK
DECL|GPT_CR_DBGEN_SHIFT|macro|GPT_CR_DBGEN_SHIFT
DECL|GPT_CR_DOZEEN_MASK|macro|GPT_CR_DOZEEN_MASK
DECL|GPT_CR_DOZEEN_SHIFT|macro|GPT_CR_DOZEEN_SHIFT
DECL|GPT_CR_ENMOD_MASK|macro|GPT_CR_ENMOD_MASK
DECL|GPT_CR_ENMOD_SHIFT|macro|GPT_CR_ENMOD_SHIFT
DECL|GPT_CR_EN_24M_MASK|macro|GPT_CR_EN_24M_MASK
DECL|GPT_CR_EN_24M_SHIFT|macro|GPT_CR_EN_24M_SHIFT
DECL|GPT_CR_EN_MASK|macro|GPT_CR_EN_MASK
DECL|GPT_CR_EN_SHIFT|macro|GPT_CR_EN_SHIFT
DECL|GPT_CR_FO1_MASK|macro|GPT_CR_FO1_MASK
DECL|GPT_CR_FO1_SHIFT|macro|GPT_CR_FO1_SHIFT
DECL|GPT_CR_FO2_MASK|macro|GPT_CR_FO2_MASK
DECL|GPT_CR_FO2_SHIFT|macro|GPT_CR_FO2_SHIFT
DECL|GPT_CR_FO3_MASK|macro|GPT_CR_FO3_MASK
DECL|GPT_CR_FO3_SHIFT|macro|GPT_CR_FO3_SHIFT
DECL|GPT_CR_FRR_MASK|macro|GPT_CR_FRR_MASK
DECL|GPT_CR_FRR_SHIFT|macro|GPT_CR_FRR_SHIFT
DECL|GPT_CR_IM1_MASK|macro|GPT_CR_IM1_MASK
DECL|GPT_CR_IM1_SHIFT|macro|GPT_CR_IM1_SHIFT
DECL|GPT_CR_IM1|macro|GPT_CR_IM1
DECL|GPT_CR_IM2_MASK|macro|GPT_CR_IM2_MASK
DECL|GPT_CR_IM2_SHIFT|macro|GPT_CR_IM2_SHIFT
DECL|GPT_CR_IM2|macro|GPT_CR_IM2
DECL|GPT_CR_OM1_MASK|macro|GPT_CR_OM1_MASK
DECL|GPT_CR_OM1_SHIFT|macro|GPT_CR_OM1_SHIFT
DECL|GPT_CR_OM1|macro|GPT_CR_OM1
DECL|GPT_CR_OM2_MASK|macro|GPT_CR_OM2_MASK
DECL|GPT_CR_OM2_SHIFT|macro|GPT_CR_OM2_SHIFT
DECL|GPT_CR_OM2|macro|GPT_CR_OM2
DECL|GPT_CR_OM3_MASK|macro|GPT_CR_OM3_MASK
DECL|GPT_CR_OM3_SHIFT|macro|GPT_CR_OM3_SHIFT
DECL|GPT_CR_OM3|macro|GPT_CR_OM3
DECL|GPT_CR_REG|macro|GPT_CR_REG
DECL|GPT_CR_STOPEN_MASK|macro|GPT_CR_STOPEN_MASK
DECL|GPT_CR_STOPEN_SHIFT|macro|GPT_CR_STOPEN_SHIFT
DECL|GPT_CR_SWR_MASK|macro|GPT_CR_SWR_MASK
DECL|GPT_CR_SWR_SHIFT|macro|GPT_CR_SWR_SHIFT
DECL|GPT_CR_WAITEN_MASK|macro|GPT_CR_WAITEN_MASK
DECL|GPT_CR_WAITEN_SHIFT|macro|GPT_CR_WAITEN_SHIFT
DECL|GPT_ICR1_CAPT_MASK|macro|GPT_ICR1_CAPT_MASK
DECL|GPT_ICR1_CAPT_SHIFT|macro|GPT_ICR1_CAPT_SHIFT
DECL|GPT_ICR1_CAPT|macro|GPT_ICR1_CAPT
DECL|GPT_ICR1_REG|macro|GPT_ICR1_REG
DECL|GPT_ICR2_CAPT_MASK|macro|GPT_ICR2_CAPT_MASK
DECL|GPT_ICR2_CAPT_SHIFT|macro|GPT_ICR2_CAPT_SHIFT
DECL|GPT_ICR2_CAPT|macro|GPT_ICR2_CAPT
DECL|GPT_ICR2_REG|macro|GPT_ICR2_REG
DECL|GPT_IRQS|macro|GPT_IRQS
DECL|GPT_IR_IF1IE_MASK|macro|GPT_IR_IF1IE_MASK
DECL|GPT_IR_IF1IE_SHIFT|macro|GPT_IR_IF1IE_SHIFT
DECL|GPT_IR_IF2IE_MASK|macro|GPT_IR_IF2IE_MASK
DECL|GPT_IR_IF2IE_SHIFT|macro|GPT_IR_IF2IE_SHIFT
DECL|GPT_IR_OF1IE_MASK|macro|GPT_IR_OF1IE_MASK
DECL|GPT_IR_OF1IE_SHIFT|macro|GPT_IR_OF1IE_SHIFT
DECL|GPT_IR_OF2IE_MASK|macro|GPT_IR_OF2IE_MASK
DECL|GPT_IR_OF2IE_SHIFT|macro|GPT_IR_OF2IE_SHIFT
DECL|GPT_IR_OF3IE_MASK|macro|GPT_IR_OF3IE_MASK
DECL|GPT_IR_OF3IE_SHIFT|macro|GPT_IR_OF3IE_SHIFT
DECL|GPT_IR_REG|macro|GPT_IR_REG
DECL|GPT_IR_ROVIE_MASK|macro|GPT_IR_ROVIE_MASK
DECL|GPT_IR_ROVIE_SHIFT|macro|GPT_IR_ROVIE_SHIFT
DECL|GPT_MemMapPtr|typedef|} GPT_Type, *GPT_MemMapPtr;
DECL|GPT_OCR1_COMP_MASK|macro|GPT_OCR1_COMP_MASK
DECL|GPT_OCR1_COMP_SHIFT|macro|GPT_OCR1_COMP_SHIFT
DECL|GPT_OCR1_COMP|macro|GPT_OCR1_COMP
DECL|GPT_OCR1_REG|macro|GPT_OCR1_REG
DECL|GPT_OCR2_COMP_MASK|macro|GPT_OCR2_COMP_MASK
DECL|GPT_OCR2_COMP_SHIFT|macro|GPT_OCR2_COMP_SHIFT
DECL|GPT_OCR2_COMP|macro|GPT_OCR2_COMP
DECL|GPT_OCR2_REG|macro|GPT_OCR2_REG
DECL|GPT_OCR3_COMP_MASK|macro|GPT_OCR3_COMP_MASK
DECL|GPT_OCR3_COMP_SHIFT|macro|GPT_OCR3_COMP_SHIFT
DECL|GPT_OCR3_COMP|macro|GPT_OCR3_COMP
DECL|GPT_OCR3_REG|macro|GPT_OCR3_REG
DECL|GPT_PR_PRESCALER24M_MASK|macro|GPT_PR_PRESCALER24M_MASK
DECL|GPT_PR_PRESCALER24M_SHIFT|macro|GPT_PR_PRESCALER24M_SHIFT
DECL|GPT_PR_PRESCALER24M|macro|GPT_PR_PRESCALER24M
DECL|GPT_PR_PRESCALER_MASK|macro|GPT_PR_PRESCALER_MASK
DECL|GPT_PR_PRESCALER_SHIFT|macro|GPT_PR_PRESCALER_SHIFT
DECL|GPT_PR_PRESCALER|macro|GPT_PR_PRESCALER
DECL|GPT_PR_REG|macro|GPT_PR_REG
DECL|GPT_SR_IF1_MASK|macro|GPT_SR_IF1_MASK
DECL|GPT_SR_IF1_SHIFT|macro|GPT_SR_IF1_SHIFT
DECL|GPT_SR_IF2_MASK|macro|GPT_SR_IF2_MASK
DECL|GPT_SR_IF2_SHIFT|macro|GPT_SR_IF2_SHIFT
DECL|GPT_SR_OF1_MASK|macro|GPT_SR_OF1_MASK
DECL|GPT_SR_OF1_SHIFT|macro|GPT_SR_OF1_SHIFT
DECL|GPT_SR_OF2_MASK|macro|GPT_SR_OF2_MASK
DECL|GPT_SR_OF2_SHIFT|macro|GPT_SR_OF2_SHIFT
DECL|GPT_SR_OF3_MASK|macro|GPT_SR_OF3_MASK
DECL|GPT_SR_OF3_SHIFT|macro|GPT_SR_OF3_SHIFT
DECL|GPT_SR_REG|macro|GPT_SR_REG
DECL|GPT_SR_ROV_MASK|macro|GPT_SR_ROV_MASK
DECL|GPT_SR_ROV_SHIFT|macro|GPT_SR_ROV_SHIFT
DECL|GPT_Type|typedef|} GPT_Type, *GPT_MemMapPtr;
DECL|GPUSR1|member|__I uint32_t GPUSR1; /**< General Purpose Unsecured Status Register 1,offset: 0x0 */
DECL|GPUSR2|member|__I uint32_t GPUSR2; /**< General Purpose Unsecured Status Register 2,offset: 0x1 */
DECL|GPUSR2|member|} GPUSR2;
DECL|GPUSR3|member|__I uint32_t GPUSR3; /**< General Purpose Unsecured Status Register 3,offset: 0x2 */
DECL|GPUSR3|member|} GPUSR3;
DECL|GTOR|member|__IO uint32_t GTOR; /**< GPC testing observe register, offset: 0x124 */
DECL|GUARD_CNTL|member|__IO uint32_t GUARD_CNTL; /**< SIM Transmit Guard Control Register, offset: 0x48 */
DECL|HCCPARAMS|member|__I uint32_t HCCPARAMS; /**< Host Controller Capability Parameters, offset: 0x108 */
DECL|HCIVERSION|member|__I uint16_t HCIVERSION; /**< Host Controller Interface Version, offset: 0x102 */
DECL|HCSPARAMS|member|__I uint32_t HCSPARAMS; /**< Host Controller Structural Parameters, offset: 0x104 */
DECL|HIST16_PARAM0|member|__IO uint32_t HIST16_PARAM0; /**< 16-level Histogram Parameter 0 Register., offset: 0x650 */
DECL|HIST16_PARAM1|member|__IO uint32_t HIST16_PARAM1; /**< 16-level Histogram Parameter Register., offset: 0x660 */
DECL|HIST16_PARAM2|member|__IO uint32_t HIST16_PARAM2; /**< 16-level Histogram Parameter Register., offset: 0x670 */
DECL|HIST16_PARAM3|member|__IO uint32_t HIST16_PARAM3; /**< 16-level Histogram Parameter Register., offset: 0x680 */
DECL|HIST1_PARAM|member|__IO uint32_t HIST1_PARAM; /**< 1-level Histogram Parameter Register., offset: 0x600 */
DECL|HIST2_PARAM|member|__IO uint32_t HIST2_PARAM; /**< 2-level Histogram Parameter Register., offset: 0x610 */
DECL|HIST4_PARAM|member|__IO uint32_t HIST4_PARAM; /**< 4-level Histogram Parameter Register., offset: 0x620 */
DECL|HIST8_PARAM0|member|__IO uint32_t HIST8_PARAM0; /**< 8-level Histogram Parameter 0 Register., offset: 0x630 */
DECL|HIST8_PARAM1|member|__IO uint32_t HIST8_PARAM1; /**< 8-level Histogram Parameter 1 Register., offset: 0x640 */
DECL|HOSTOVR|member|__IO uint32_t HOSTOVR; /**< Channel ARM platform Override, offset: 0x18 */
DECL|HOST_CTRL_CAP|member|__I uint32_t HOST_CTRL_CAP; /**< Host Controller Capabilities, offset: 0x40 */
DECL|HPCOMR|member|__IO uint32_t HPCOMR; /**< , offset: 0x4 */
DECL|HPCR|member|__IO uint32_t HPCR; /**< , offset: 0x8 */
DECL|HPLR|member|__IO uint32_t HPLR; /**< , offset: 0x0 */
DECL|HPRTCLR|member|__IO uint32_t HPRTCLR; /**< , offset: 0x28 */
DECL|HPRTCMR|member|__IO uint32_t HPRTCMR; /**< , offset: 0x24 */
DECL|HPSR|member|__IO uint32_t HPSR; /**< , offset: 0x14 */
DECL|HPTALR|member|__IO uint32_t HPTALR; /**< , offset: 0x30 */
DECL|HPTAMR|member|__IO uint32_t HPTAMR; /**< , offset: 0x2C */
DECL|HPVIDR1|member|__I uint32_t HPVIDR1; /**< , offset: 0xBF8 */
DECL|HPVIDR2|member|__I uint32_t HPVIDR2; /**< , offset: 0xBFC */
DECL|HSICPHY_RCR|member|__IO uint32_t HSICPHY_RCR; /**< HSIC PHY Reset Control Register, offset: 0x1C */
DECL|HSIC_CTRL1|member|__IO uint32_t HSIC_CTRL1; /**< , offset: 0x20200 */
DECL|HSIC_CTRL2|member|__IO uint32_t HSIC_CTRL2; /**< , offset: 0x20204 */
DECL|HSIC_CTRL|member|__IO uint32_t HSIC_CTRL; /**< GPC PGC Control Register, offset: 0xD00 */
DECL|HSIC_PDNSCR|member|__IO uint32_t HSIC_PDNSCR; /**< GPC PGC Down Sequence Control Register, offset: 0xD08 */
DECL|HSIC_PUPSCR|member|__IO uint32_t HSIC_PUPSCR; /**< GPC PGC Up Sequence Control Register, offset: 0xD04 */
DECL|HSIC_SR|member|__IO uint32_t HSIC_SR; /**< GPC PGC Status Register, offset: 0xD0C */
DECL|HSTART|member|__IO uint32_t HSTART; /**< Channel Start, offset: 0xC */
DECL|HWDEVICE|member|__I uint32_t HWDEVICE; /**< Device Hardware Parameters, offset: 0xC */
DECL|HWGENERAL|member|__I uint32_t HWGENERAL; /**< Hardware General, offset: 0x4 */
DECL|HWHOST|member|__I uint32_t HWHOST; /**< Host Hardware Parameters, offset: 0x8 */
DECL|HWLPCTL|member|__IO uint32_t HWLPCTL; /**< Hardware Low Power Control Register, offset: 0x38 */
DECL|HWRXBUF|member|__I uint32_t HWRXBUF; /**< RX Buffer Hardware Parameters, offset: 0x14 */
DECL|HWTXBUF|member|__I uint32_t HWTXBUF; /**< TX Buffer Hardware Parameters, offset: 0x10 */
DECL|HW_ANADIG_TEMPSENSE0_CLR|member|__IO uint32_t HW_ANADIG_TEMPSENSE0_CLR; /**< Anadig Tempsensor Control Register 0, offset: 0x308 */
DECL|HW_ANADIG_TEMPSENSE0_SET|member|__IO uint32_t HW_ANADIG_TEMPSENSE0_SET; /**< Anadig Tempsensor Control Register 0, offset: 0x304 */
DECL|HW_ANADIG_TEMPSENSE0_TOG|member|__IO uint32_t HW_ANADIG_TEMPSENSE0_TOG; /**< Anadig Tempsensor Control Register 0, offset: 0x30C */
DECL|HW_ANADIG_TEMPSENSE0|member|__IO uint32_t HW_ANADIG_TEMPSENSE0; /**< Anadig Tempsensor Control Register 0, offset: 0x300 */
DECL|HW_ANADIG_TEMPSENSE1_CLR|member|__IO uint32_t HW_ANADIG_TEMPSENSE1_CLR; /**< Anadig Tempsensor Control Register 1, offset: 0x318 */
DECL|HW_ANADIG_TEMPSENSE1_SET|member|__IO uint32_t HW_ANADIG_TEMPSENSE1_SET; /**< Anadig Tempsensor Control Register 1, offset: 0x314 */
DECL|HW_ANADIG_TEMPSENSE1_TOG|member|__IO uint32_t HW_ANADIG_TEMPSENSE1_TOG; /**< Anadig Tempsensor Control Register 1, offset: 0x31C */
DECL|HW_ANADIG_TEMPSENSE1|member|__IO uint32_t HW_ANADIG_TEMPSENSE1; /**< Anadig Tempsensor Control Register 1, offset: 0x310 */
DECL|HW_ANADIG_TEMPSENSE_TRIM_CLR|member|__IO uint32_t HW_ANADIG_TEMPSENSE_TRIM_CLR; /**< Anadig Tempsensor Trim Control Register, offset: 0x328 */
DECL|HW_ANADIG_TEMPSENSE_TRIM_SET|member|__IO uint32_t HW_ANADIG_TEMPSENSE_TRIM_SET; /**< Anadig Tempsensor Trim Control Register, offset: 0x324 */
DECL|HW_ANADIG_TEMPSENSE_TRIM_TOG|member|__IO uint32_t HW_ANADIG_TEMPSENSE_TRIM_TOG; /**< Anadig Tempsensor Trim Control Register, offset: 0x32C */
DECL|HW_ANADIG_TEMPSENSE_TRIM|member|__IO uint32_t HW_ANADIG_TEMPSENSE_TRIM; /**< Anadig Tempsensor Trim Control Register, offset: 0x320 */
DECL|HW_PXP_ALPHA_A_CTRL|member|__IO uint32_t HW_PXP_ALPHA_A_CTRL; /**< PXP Alpha Engine A Control Register., offset: 0x290 */
DECL|HW_PXP_ALPHA_B_CTRL_1|member|__IO uint32_t HW_PXP_ALPHA_B_CTRL_1; /**< , offset: 0x2B0 */
DECL|HW_PXP_ALPHA_B_CTRL|member|__IO uint32_t HW_PXP_ALPHA_B_CTRL; /**< PXP Alpha Engine B Control Register., offset: 0x2A0 */
DECL|HW_PXP_AS_BUF|member|__IO uint32_t HW_PXP_AS_BUF; /**< Alpha Surface Buffer Pointer, offset: 0x160 */
DECL|HW_PXP_AS_CLRKEYHIGH_0|member|__IO uint32_t HW_PXP_AS_CLRKEYHIGH_0; /**< Overlay Color Key High, offset: 0x190 */
DECL|HW_PXP_AS_CLRKEYHIGH_1|member|__IO uint32_t HW_PXP_AS_CLRKEYHIGH_1; /**< Overlay Color Key High, offset: 0x300 */
DECL|HW_PXP_AS_CLRKEYLOW_0|member|__IO uint32_t HW_PXP_AS_CLRKEYLOW_0; /**< Overlay Color Key Low, offset: 0x180 */
DECL|HW_PXP_AS_CLRKEYLOW_1|member|__IO uint32_t HW_PXP_AS_CLRKEYLOW_1; /**< Overlay Color Key Low, offset: 0x2F0 */
DECL|HW_PXP_AS_CTRL|member|__IO uint32_t HW_PXP_AS_CTRL; /**< Alpha Surface Control, offset: 0x150 */
DECL|HW_PXP_AS_PITCH|member|__IO uint32_t HW_PXP_AS_PITCH; /**< Alpha Surface Pitch, offset: 0x170 */
DECL|HW_PXP_BUS_MUX|member|__IO uint32_t HW_PXP_BUS_MUX; /**< , offset: 0x2CE0 */
DECL|HW_PXP_CFA|member|__IO uint32_t HW_PXP_CFA; /**< Color Filter Array Register., offset: 0x280 */
DECL|HW_PXP_COMP_BUFFER_A|member|__IO uint32_t HW_PXP_COMP_BUFFER_A; /**< , offset: 0x2C90 */
DECL|HW_PXP_COMP_BUFFER_B|member|__IO uint32_t HW_PXP_COMP_BUFFER_B; /**< , offset: 0x2CA0 */
DECL|HW_PXP_COMP_BUFFER_C|member|__IO uint32_t HW_PXP_COMP_BUFFER_C; /**< , offset: 0x2CB0 */
DECL|HW_PXP_COMP_BUFFER_D|member|__IO uint32_t HW_PXP_COMP_BUFFER_D; /**< , offset: 0x2CC0 */
DECL|HW_PXP_COMP_BUFFER_SIZE|member|__IO uint32_t HW_PXP_COMP_BUFFER_SIZE; /**< , offset: 0x2C60 */
DECL|HW_PXP_COMP_CTRL|member|__IO uint32_t HW_PXP_COMP_CTRL; /**< , offset: 0x2C00 */
DECL|HW_PXP_COMP_DEBUG|member|__IO uint32_t HW_PXP_COMP_DEBUG; /**< , offset: 0x2CD0 */
DECL|HW_PXP_COMP_FORMAT0|member|__IO uint32_t HW_PXP_COMP_FORMAT0; /**< , offset: 0x2C10 */
DECL|HW_PXP_COMP_FORMAT1|member|__IO uint32_t HW_PXP_COMP_FORMAT1; /**< , offset: 0x2C20 */
DECL|HW_PXP_COMP_FORMAT2|member|__IO uint32_t HW_PXP_COMP_FORMAT2; /**< , offset: 0x2C30 */
DECL|HW_PXP_COMP_MASK0|member|__IO uint32_t HW_PXP_COMP_MASK0; /**< , offset: 0x2C40 */
DECL|HW_PXP_COMP_MASK1|member|__IO uint32_t HW_PXP_COMP_MASK1; /**< , offset: 0x2C50 */
DECL|HW_PXP_COMP_SOURCE|member|__IO uint32_t HW_PXP_COMP_SOURCE; /**< , offset: 0x2C70 */
DECL|HW_PXP_COMP_TARGET|member|__IO uint32_t HW_PXP_COMP_TARGET; /**< , offset: 0x2C80 */
DECL|HW_PXP_CSC1_COEF0|member|__IO uint32_t HW_PXP_CSC1_COEF0; /**< Color Space Conversion Coefficient Register 0, offset: 0x1A0 */
DECL|HW_PXP_CSC1_COEF1|member|__IO uint32_t HW_PXP_CSC1_COEF1; /**< Color Space Conversion Coefficient Register 1, offset: 0x1B0 */
DECL|HW_PXP_CSC1_COEF2|member|__IO uint32_t HW_PXP_CSC1_COEF2; /**< Color Space Conversion Coefficient Register 2, offset: 0x1C0 */
DECL|HW_PXP_CSC2_COEF0|member|__IO uint32_t HW_PXP_CSC2_COEF0; /**< Color Space Conversion Coefficient Register 0, offset: 0x1E0 */
DECL|HW_PXP_CSC2_COEF1|member|__IO uint32_t HW_PXP_CSC2_COEF1; /**< Color Space Conversion Coefficient Register 1, offset: 0x1F0 */
DECL|HW_PXP_CSC2_COEF2|member|__IO uint32_t HW_PXP_CSC2_COEF2; /**< Color Space Conversion Coefficient Register 2, offset: 0x200 */
DECL|HW_PXP_CSC2_COEF3|member|__IO uint32_t HW_PXP_CSC2_COEF3; /**< Color Space Conversion Coefficient Register 3, offset: 0x210 */
DECL|HW_PXP_CSC2_COEF4|member|__IO uint32_t HW_PXP_CSC2_COEF4; /**< Color Space Conversion Coefficient Register 4, offset: 0x220 */
DECL|HW_PXP_CSC2_COEF5|member|__IO uint32_t HW_PXP_CSC2_COEF5; /**< Color Space Conversion Coefficient Register 5, offset: 0x230 */
DECL|HW_PXP_CSC2_CTRL|member|__IO uint32_t HW_PXP_CSC2_CTRL; /**< Color Space Conversion Control Register., offset: 0x1D0 */
DECL|HW_PXP_CTRL2|member|__IO uint32_t HW_PXP_CTRL2; /**< Control Register 2, offset: 0x310 */
DECL|HW_PXP_CTRL|member|__IO uint32_t HW_PXP_CTRL; /**< Control Register 0, offset: 0x0 */
DECL|HW_PXP_DATA_PATH_CTRL0|member|__IO uint32_t HW_PXP_DATA_PATH_CTRL0; /**< , offset: 0x340 */
DECL|HW_PXP_DATA_PATH_CTRL1|member|__IO uint32_t HW_PXP_DATA_PATH_CTRL1; /**< , offset: 0x350 */
DECL|HW_PXP_DITHER_CTRL|member|__IO uint32_t HW_PXP_DITHER_CTRL; /**< Dither Control Register 0, offset: 0x1670 */
DECL|HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0|member|__IO uint32_t HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0; /**< , offset: 0x8A0 */
DECL|HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1|member|__IO uint32_t HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1; /**< , offset: 0x8C0 */
DECL|HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0|member|__IO uint32_t HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0; /**< , offset: 0x890 */
DECL|HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1|member|__IO uint32_t HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1; /**< , offset: 0x8B0 */
DECL|HW_PXP_DITHER_FETCH_ADDR_0_CH0|member|__IO uint32_t HW_PXP_DITHER_FETCH_ADDR_0_CH0; /**< , offset: 0x980 */
DECL|HW_PXP_DITHER_FETCH_ADDR_0_CH1|member|__IO uint32_t HW_PXP_DITHER_FETCH_ADDR_0_CH1; /**< , offset: 0x9A0 */
DECL|HW_PXP_DITHER_FETCH_ADDR_1_CH0|member|__IO uint32_t HW_PXP_DITHER_FETCH_ADDR_1_CH0; /**< , offset: 0x990 */
DECL|HW_PXP_DITHER_FETCH_ADDR_1_CH1|member|__IO uint32_t HW_PXP_DITHER_FETCH_ADDR_1_CH1; /**< , offset: 0x9B0 */
DECL|HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0|member|__IO uint32_t HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0; /**< , offset: 0x8F0 */
DECL|HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1|member|__IO uint32_t HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1; /**< , offset: 0x900 */
DECL|HW_PXP_DITHER_FETCH_CTRL_CH0|member|__IO uint32_t HW_PXP_DITHER_FETCH_CTRL_CH0; /**< Pre-fetch engine Control Channel 0 Register, offset: 0x850 */
DECL|HW_PXP_DITHER_FETCH_CTRL_CH1|member|__IO uint32_t HW_PXP_DITHER_FETCH_CTRL_CH1; /**< Pre-fetch engine Control Channel 1 Register, offset: 0x860 */
DECL|HW_PXP_DITHER_FETCH_PITCH|member|__IO uint32_t HW_PXP_DITHER_FETCH_PITCH; /**< , offset: 0x910 */
DECL|HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0|member|__IO uint32_t HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0; /**< , offset: 0x920 */
DECL|HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1|member|__IO uint32_t HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1; /**< , offset: 0x930 */
DECL|HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0|member|__IO uint32_t HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0; /**< , offset: 0x940 */
DECL|HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1|member|__IO uint32_t HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1; /**< , offset: 0x950 */
DECL|HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0|member|__IO uint32_t HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0; /**< , offset: 0x960 */
DECL|HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1|member|__IO uint32_t HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1; /**< , offset: 0x970 */
DECL|HW_PXP_DITHER_FETCH_SIZE_CH0|member|__IO uint32_t HW_PXP_DITHER_FETCH_SIZE_CH0; /**< , offset: 0x8D0 */
DECL|HW_PXP_DITHER_FETCH_SIZE_CH1|member|__IO uint32_t HW_PXP_DITHER_FETCH_SIZE_CH1; /**< , offset: 0x8E0 */
DECL|HW_PXP_DITHER_FETCH_STATUS_CH0|member|__IO uint32_t HW_PXP_DITHER_FETCH_STATUS_CH0; /**< Pre-fetch engine status Channel 0 Register, offset: 0x870 */
DECL|HW_PXP_DITHER_FETCH_STATUS_CH1|member|__IO uint32_t HW_PXP_DITHER_FETCH_STATUS_CH1; /**< Store engine status Channel 1 Register, offset: 0x880 */
DECL|HW_PXP_DITHER_FINAL_LUT_DATA0|member|__IO uint32_t HW_PXP_DITHER_FINAL_LUT_DATA0; /**< Final stage lookup value Register, offset: 0x1680 */
DECL|HW_PXP_DITHER_FINAL_LUT_DATA1|member|__IO uint32_t HW_PXP_DITHER_FINAL_LUT_DATA1; /**< Final stage lookup value Register, offset: 0x1690 */
DECL|HW_PXP_DITHER_FINAL_LUT_DATA2|member|__IO uint32_t HW_PXP_DITHER_FINAL_LUT_DATA2; /**< Final stage lookup value Register, offset: 0x16A0 */
DECL|HW_PXP_DITHER_FINAL_LUT_DATA3|member|__IO uint32_t HW_PXP_DITHER_FINAL_LUT_DATA3; /**< Final stage lookup value Register, offset: 0x16B0 */
DECL|HW_PXP_DITHER_STORE_ADDR_0_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_ADDR_0_CH0; /**< , offset: 0xA90 */
DECL|HW_PXP_DITHER_STORE_ADDR_0_CH1|member|__IO uint32_t HW_PXP_DITHER_STORE_ADDR_0_CH1; /**< , offset: 0xAC0 */
DECL|HW_PXP_DITHER_STORE_ADDR_1_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_ADDR_1_CH0; /**< , offset: 0xAA0 */
DECL|HW_PXP_DITHER_STORE_ADDR_1_CH1|member|__IO uint32_t HW_PXP_DITHER_STORE_ADDR_1_CH1; /**< , offset: 0xAD0 */
DECL|HW_PXP_DITHER_STORE_CTRL_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_CTRL_CH0; /**< Store engine Control Channel 0 Register, offset: 0x9C0 */
DECL|HW_PXP_DITHER_STORE_CTRL_CH1|member|__IO uint32_t HW_PXP_DITHER_STORE_CTRL_CH1; /**< Store engine Control Channel 1 Register, offset: 0x9D0 */
DECL|HW_PXP_DITHER_STORE_D_MASK0_H_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK0_H_CH0; /**< , offset: 0xAE0 */
DECL|HW_PXP_DITHER_STORE_D_MASK0_L_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK0_L_CH0; /**< , offset: 0xAF0 */
DECL|HW_PXP_DITHER_STORE_D_MASK1_H_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK1_H_CH0; /**< , offset: 0xB00 */
DECL|HW_PXP_DITHER_STORE_D_MASK1_L_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK1_L_CH0; /**< , offset: 0xB10 */
DECL|HW_PXP_DITHER_STORE_D_MASK2_H_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK2_H_CH0; /**< , offset: 0xB20 */
DECL|HW_PXP_DITHER_STORE_D_MASK2_L_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK2_L_CH0; /**< , offset: 0xB30 */
DECL|HW_PXP_DITHER_STORE_D_MASK3_H_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK3_H_CH0; /**< , offset: 0xB40 */
DECL|HW_PXP_DITHER_STORE_D_MASK3_L_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK3_L_CH0; /**< , offset: 0xB50 */
DECL|HW_PXP_DITHER_STORE_D_MASK4_H_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK4_H_CH0; /**< , offset: 0xB60 */
DECL|HW_PXP_DITHER_STORE_D_MASK4_L_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK4_L_CH0; /**< , offset: 0xB70 */
DECL|HW_PXP_DITHER_STORE_D_MASK5_H_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK5_H_CH0; /**< , offset: 0xB80 */
DECL|HW_PXP_DITHER_STORE_D_MASK5_L_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK5_L_CH0; /**< , offset: 0xB90 */
DECL|HW_PXP_DITHER_STORE_D_MASK6_H_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK6_H_CH0; /**< , offset: 0xBA0 */
DECL|HW_PXP_DITHER_STORE_D_MASK6_L_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK6_L_CH0; /**< , offset: 0xBB0 */
DECL|HW_PXP_DITHER_STORE_D_MASK7_H_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK7_H_CH0; /**< , offset: 0xBC0 */
DECL|HW_PXP_DITHER_STORE_D_MASK7_L_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_MASK7_L_CH0; /**< , offset: 0xBD0 */
DECL|HW_PXP_DITHER_STORE_D_SHIFT_H_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_SHIFT_H_CH0; /**< , offset: 0xBF0 */
DECL|HW_PXP_DITHER_STORE_D_SHIFT_L_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_D_SHIFT_L_CH0; /**< , offset: 0xBE0 */
DECL|HW_PXP_DITHER_STORE_FILL_DATA_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_FILL_DATA_CH0; /**< , offset: 0xAB0 */
DECL|HW_PXP_DITHER_STORE_F_MASK_H_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_F_MASK_H_CH0; /**< , offset: 0xC30 */
DECL|HW_PXP_DITHER_STORE_F_MASK_L_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_F_MASK_L_CH0; /**< , offset: 0xC20 */
DECL|HW_PXP_DITHER_STORE_F_SHIFT_H_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_F_SHIFT_H_CH0; /**< , offset: 0xC10 */
DECL|HW_PXP_DITHER_STORE_F_SHIFT_L_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_F_SHIFT_L_CH0; /**< , offset: 0xC00 */
DECL|HW_PXP_DITHER_STORE_PITCH|member|__IO uint32_t HW_PXP_DITHER_STORE_PITCH; /**< , offset: 0xA20 */
DECL|HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0; /**< , offset: 0xA30 */
DECL|HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1|member|__IO uint32_t HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1; /**< , offset: 0xA40 */
DECL|HW_PXP_DITHER_STORE_SIZE_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_SIZE_CH0; /**< , offset: 0xA00 */
DECL|HW_PXP_DITHER_STORE_SIZE_CH1|member|__IO uint32_t HW_PXP_DITHER_STORE_SIZE_CH1; /**< , offset: 0xA10 */
DECL|HW_PXP_DITHER_STORE_STATUS_CH0|member|__IO uint32_t HW_PXP_DITHER_STORE_STATUS_CH0; /**< Store engine status Channel 0 Register, offset: 0x9E0 */
DECL|HW_PXP_DITHER_STORE_STATUS_CH1|member|__IO uint32_t HW_PXP_DITHER_STORE_STATUS_CH1; /**< Store engine status Channel 1 Register, offset: 0x9F0 */
DECL|HW_PXP_HANDSHAKE_CPU_FETCH|member|__IO uint32_t HW_PXP_HANDSHAKE_CPU_FETCH; /**< , offset: 0x2D30 */
DECL|HW_PXP_HANDSHAKE_CPU_STORE|member|__IO uint32_t HW_PXP_HANDSHAKE_CPU_STORE; /**< , offset: 0x2D40 */
DECL|HW_PXP_HANDSHAKE_DONE_MUX0|member|__IO uint32_t HW_PXP_HANDSHAKE_DONE_MUX0; /**< , offset: 0x2D10 */
DECL|HW_PXP_HANDSHAKE_DONE_MUX1|member|__IO uint32_t HW_PXP_HANDSHAKE_DONE_MUX1; /**< , offset: 0x2D20 */
DECL|HW_PXP_HANDSHAKE_READY_MUX0|member|__IO uint32_t HW_PXP_HANDSHAKE_READY_MUX0; /**< , offset: 0x2CF0 */
DECL|HW_PXP_HANDSHAKE_READY_MUX1|member|__IO uint32_t HW_PXP_HANDSHAKE_READY_MUX1; /**< , offset: 0x2D00 */
DECL|HW_PXP_HIST16_PARAM0|member|__IO uint32_t HW_PXP_HIST16_PARAM0; /**< 16-level Histogram Parameter 0 Register., offset: 0x2B40 */
DECL|HW_PXP_HIST16_PARAM1|member|__IO uint32_t HW_PXP_HIST16_PARAM1; /**< 16-level Histogram Parameter 1 Register., offset: 0x2B50 */
DECL|HW_PXP_HIST16_PARAM2|member|__IO uint32_t HW_PXP_HIST16_PARAM2; /**< 16-level Histogram Parameter 2 Register., offset: 0x2B60 */
DECL|HW_PXP_HIST16_PARAM3|member|__IO uint32_t HW_PXP_HIST16_PARAM3; /**< 16-level Histogram Parameter 3 Register., offset: 0x2B70 */
DECL|HW_PXP_HIST2_PARAM|member|__IO uint32_t HW_PXP_HIST2_PARAM; /**< 2-level Histogram Parameter Register., offset: 0x2B00 */
DECL|HW_PXP_HIST32_PARAM0|member|__IO uint32_t HW_PXP_HIST32_PARAM0; /**< 32-level Histogram Parameter 0 Register., offset: 0x2B80 */
DECL|HW_PXP_HIST32_PARAM1|member|__IO uint32_t HW_PXP_HIST32_PARAM1; /**< 32-level Histogram Parameter 1 Register., offset: 0x2B90 */
DECL|HW_PXP_HIST32_PARAM2|member|__IO uint32_t HW_PXP_HIST32_PARAM2; /**< 32-level Histogram Parameter 2 Register., offset: 0x2BA0 */
DECL|HW_PXP_HIST32_PARAM3|member|__IO uint32_t HW_PXP_HIST32_PARAM3; /**< 32-level Histogram Parameter 3 Register., offset: 0x2BB0 */
DECL|HW_PXP_HIST32_PARAM4|member|__IO uint32_t HW_PXP_HIST32_PARAM4; /**< 32-level Histogram Parameter 0 Register., offset: 0x2BC0 */
DECL|HW_PXP_HIST32_PARAM5|member|__IO uint32_t HW_PXP_HIST32_PARAM5; /**< 32-level Histogram Parameter 1 Register., offset: 0x2BD0 */
DECL|HW_PXP_HIST32_PARAM6|member|__IO uint32_t HW_PXP_HIST32_PARAM6; /**< 32-level Histogram Parameter 2 Register., offset: 0x2BE0 */
DECL|HW_PXP_HIST32_PARAM7|member|__IO uint32_t HW_PXP_HIST32_PARAM7; /**< 32-level Histogram Parameter 3 Register., offset: 0x2BF0 */
DECL|HW_PXP_HIST4_PARAM|member|__IO uint32_t HW_PXP_HIST4_PARAM; /**< 4-level Histogram Parameter Register., offset: 0x2B10 */
DECL|HW_PXP_HIST8_PARAM0|member|__IO uint32_t HW_PXP_HIST8_PARAM0; /**< 8-level Histogram Parameter 0 Register., offset: 0x2B20 */
DECL|HW_PXP_HIST8_PARAM1|member|__IO uint32_t HW_PXP_HIST8_PARAM1; /**< 8-level Histogram Parameter 1 Register., offset: 0x2B30 */
DECL|HW_PXP_HIST_A_ACTIVE_AREA_X|member|__IO uint32_t HW_PXP_HIST_A_ACTIVE_AREA_X; /**< The X Coordinate Offset for Active Area., offset: 0x2A40 */
DECL|HW_PXP_HIST_A_ACTIVE_AREA_Y|member|__IO uint32_t HW_PXP_HIST_A_ACTIVE_AREA_Y; /**< The Y Coordinate Offset for Active Area., offset: 0x2A50 */
DECL|HW_PXP_HIST_A_BUF_SIZE|member|__IO uint32_t HW_PXP_HIST_A_BUF_SIZE; /**< Histogram Pixel Buffer Size Register., offset: 0x2A20 */
DECL|HW_PXP_HIST_A_CTRL|member|__IO uint32_t HW_PXP_HIST_A_CTRL; /**< Histogram Control Register., offset: 0x2A00 */
DECL|HW_PXP_HIST_A_MASK|member|__IO uint32_t HW_PXP_HIST_A_MASK; /**< Histogram Pixel Mask Register., offset: 0x2A10 */
DECL|HW_PXP_HIST_A_RAW_STAT0|member|__IO uint32_t HW_PXP_HIST_A_RAW_STAT0; /**< Histogram Result Based on RAW Pixel Value., offset: 0x2A60 */
DECL|HW_PXP_HIST_A_RAW_STAT1|member|__IO uint32_t HW_PXP_HIST_A_RAW_STAT1; /**< Histogram Result Based on RAW Pixel Value., offset: 0x2A70 */
DECL|HW_PXP_HIST_A_TOTAL_PIXEL|member|__IO uint32_t HW_PXP_HIST_A_TOTAL_PIXEL; /**< Total Number of Pixels Used by Histogram Engine., offset: 0x2A30 */
DECL|HW_PXP_HIST_B_ACTIVE_AREA_X|member|__IO uint32_t HW_PXP_HIST_B_ACTIVE_AREA_X; /**< The X Coordinate Offset for Active Area., offset: 0x2AC0 */
DECL|HW_PXP_HIST_B_ACTIVE_AREA_Y|member|__IO uint32_t HW_PXP_HIST_B_ACTIVE_AREA_Y; /**< The Y Coordinate Offset for Active Area., offset: 0x2AD0 */
DECL|HW_PXP_HIST_B_BUF_SIZE|member|__IO uint32_t HW_PXP_HIST_B_BUF_SIZE; /**< Histogram Pixel Buffer Size Register., offset: 0x2AA0 */
DECL|HW_PXP_HIST_B_CTRL|member|__IO uint32_t HW_PXP_HIST_B_CTRL; /**< Histogram Control Register., offset: 0x2A80 */
DECL|HW_PXP_HIST_B_MASK|member|__IO uint32_t HW_PXP_HIST_B_MASK; /**< Histogram Pixel Mask Register., offset: 0x2A90 */
DECL|HW_PXP_HIST_B_RAW_STAT0|member|__IO uint32_t HW_PXP_HIST_B_RAW_STAT0; /**< Histogram Result Based on RAW Pixel Value., offset: 0x2AE0 */
DECL|HW_PXP_HIST_B_RAW_STAT1|member|__IO uint32_t HW_PXP_HIST_B_RAW_STAT1; /**< Histogram Result Based on RAW Pixel Value., offset: 0x2AF0 */
DECL|HW_PXP_HIST_B_TOTAL_PIXEL|member|__IO uint32_t HW_PXP_HIST_B_TOTAL_PIXEL; /**< Total Number of Pixels Used by Histogram Engine., offset: 0x2AB0 */
DECL|HW_PXP_INIT_MEM_CTRL|member|__IO uint32_t HW_PXP_INIT_MEM_CTRL; /**< Initialize memory buffer control Register, offset: 0x360 */
DECL|HW_PXP_INIT_MEM_DATA_HIGH|member|__IO uint32_t HW_PXP_INIT_MEM_DATA_HIGH; /**< Write data Register, offset: 0x380 */
DECL|HW_PXP_INIT_MEM_DATA|member|__IO uint32_t HW_PXP_INIT_MEM_DATA; /**< Write data Register, offset: 0x370 */
DECL|HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0|member|__IO uint32_t HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0; /**< , offset: 0x4A0 */
DECL|HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1|member|__IO uint32_t HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1; /**< , offset: 0x4C0 */
DECL|HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0|member|__IO uint32_t HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0; /**< , offset: 0x490 */
DECL|HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1|member|__IO uint32_t HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1; /**< , offset: 0x4B0 */
DECL|HW_PXP_INPUT_FETCH_ADDR_0_CH0|member|__IO uint32_t HW_PXP_INPUT_FETCH_ADDR_0_CH0; /**< , offset: 0x580 */
DECL|HW_PXP_INPUT_FETCH_ADDR_0_CH1|member|__IO uint32_t HW_PXP_INPUT_FETCH_ADDR_0_CH1; /**< , offset: 0x5A0 */
DECL|HW_PXP_INPUT_FETCH_ADDR_1_CH0|member|__IO uint32_t HW_PXP_INPUT_FETCH_ADDR_1_CH0; /**< , offset: 0x590 */
DECL|HW_PXP_INPUT_FETCH_ADDR_1_CH1|member|__IO uint32_t HW_PXP_INPUT_FETCH_ADDR_1_CH1; /**< , offset: 0x5B0 */
DECL|HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0|member|__IO uint32_t HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0; /**< , offset: 0x4F0 */
DECL|HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1|member|__IO uint32_t HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1; /**< , offset: 0x500 */
DECL|HW_PXP_INPUT_FETCH_CTRL_CH0|member|__IO uint32_t HW_PXP_INPUT_FETCH_CTRL_CH0; /**< Pre-fetch engine Control Channel 0 Register, offset: 0x450 */
DECL|HW_PXP_INPUT_FETCH_CTRL_CH1|member|__IO uint32_t HW_PXP_INPUT_FETCH_CTRL_CH1; /**< Pre-fetch engine Control Channel 1 Register, offset: 0x460 */
DECL|HW_PXP_INPUT_FETCH_PITCH|member|__IO uint32_t HW_PXP_INPUT_FETCH_PITCH; /**< , offset: 0x510 */
DECL|HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0|member|__IO uint32_t HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0; /**< , offset: 0x520 */
DECL|HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1|member|__IO uint32_t HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1; /**< , offset: 0x530 */
DECL|HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0|member|__IO uint32_t HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0; /**< , offset: 0x540 */
DECL|HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1|member|__IO uint32_t HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1; /**< , offset: 0x550 */
DECL|HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0|member|__IO uint32_t HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0; /**< , offset: 0x560 */
DECL|HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1|member|__IO uint32_t HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1; /**< , offset: 0x570 */
DECL|HW_PXP_INPUT_FETCH_SIZE_CH0|member|__IO uint32_t HW_PXP_INPUT_FETCH_SIZE_CH0; /**< , offset: 0x4D0 */
DECL|HW_PXP_INPUT_FETCH_SIZE_CH1|member|__IO uint32_t HW_PXP_INPUT_FETCH_SIZE_CH1; /**< , offset: 0x4E0 */
DECL|HW_PXP_INPUT_FETCH_STATUS_CH0|member|__IO uint32_t HW_PXP_INPUT_FETCH_STATUS_CH0; /**< Pre-fetch engine status Channel 0 Register, offset: 0x470 */
DECL|HW_PXP_INPUT_FETCH_STATUS_CH1|member|__IO uint32_t HW_PXP_INPUT_FETCH_STATUS_CH1; /**< Store engine status Channel 1 Register, offset: 0x480 */
DECL|HW_PXP_INPUT_STORE_ADDR_0_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_ADDR_0_CH0; /**< , offset: 0x690 */
DECL|HW_PXP_INPUT_STORE_ADDR_0_CH1|member|__IO uint32_t HW_PXP_INPUT_STORE_ADDR_0_CH1; /**< , offset: 0x6C0 */
DECL|HW_PXP_INPUT_STORE_ADDR_1_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_ADDR_1_CH0; /**< , offset: 0x6A0 */
DECL|HW_PXP_INPUT_STORE_ADDR_1_CH1|member|__IO uint32_t HW_PXP_INPUT_STORE_ADDR_1_CH1; /**< , offset: 0x6D0 */
DECL|HW_PXP_INPUT_STORE_CTRL_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_CTRL_CH0; /**< Store engine Control Channel 0 Register, offset: 0x5C0 */
DECL|HW_PXP_INPUT_STORE_CTRL_CH1|member|__IO uint32_t HW_PXP_INPUT_STORE_CTRL_CH1; /**< Store engine Control Channel 1 Register, offset: 0x5D0 */
DECL|HW_PXP_INPUT_STORE_D_MASK0_H_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK0_H_CH0; /**< , offset: 0x6E0 */
DECL|HW_PXP_INPUT_STORE_D_MASK0_L_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK0_L_CH0; /**< , offset: 0x6F0 */
DECL|HW_PXP_INPUT_STORE_D_MASK1_H_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK1_H_CH0; /**< , offset: 0x700 */
DECL|HW_PXP_INPUT_STORE_D_MASK1_L_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK1_L_CH0; /**< , offset: 0x710 */
DECL|HW_PXP_INPUT_STORE_D_MASK2_H_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK2_H_CH0; /**< , offset: 0x720 */
DECL|HW_PXP_INPUT_STORE_D_MASK2_L_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK2_L_CH0; /**< , offset: 0x730 */
DECL|HW_PXP_INPUT_STORE_D_MASK3_H_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK3_H_CH0; /**< , offset: 0x740 */
DECL|HW_PXP_INPUT_STORE_D_MASK3_L_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK3_L_CH0; /**< , offset: 0x750 */
DECL|HW_PXP_INPUT_STORE_D_MASK4_H_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK4_H_CH0; /**< , offset: 0x760 */
DECL|HW_PXP_INPUT_STORE_D_MASK4_L_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK4_L_CH0; /**< , offset: 0x770 */
DECL|HW_PXP_INPUT_STORE_D_MASK5_H_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK5_H_CH0; /**< , offset: 0x780 */
DECL|HW_PXP_INPUT_STORE_D_MASK5_L_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK5_L_CH0; /**< , offset: 0x790 */
DECL|HW_PXP_INPUT_STORE_D_MASK6_H_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK6_H_CH0; /**< , offset: 0x7A0 */
DECL|HW_PXP_INPUT_STORE_D_MASK6_L_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK6_L_CH0; /**< , offset: 0x7B0 */
DECL|HW_PXP_INPUT_STORE_D_MASK7_H_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK7_H_CH0; /**< , offset: 0x7C0 */
DECL|HW_PXP_INPUT_STORE_D_MASK7_L_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_MASK7_L_CH0; /**< , offset: 0x7E0 */
DECL|HW_PXP_INPUT_STORE_D_SHIFT_H_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_SHIFT_H_CH0; /**< , offset: 0x800 */
DECL|HW_PXP_INPUT_STORE_D_SHIFT_L_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_D_SHIFT_L_CH0; /**< , offset: 0x7F0 */
DECL|HW_PXP_INPUT_STORE_FILL_DATA_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_FILL_DATA_CH0; /**< , offset: 0x6B0 */
DECL|HW_PXP_INPUT_STORE_F_MASK_H_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_F_MASK_H_CH0; /**< , offset: 0x840 */
DECL|HW_PXP_INPUT_STORE_F_MASK_L_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_F_MASK_L_CH0; /**< , offset: 0x830 */
DECL|HW_PXP_INPUT_STORE_F_SHIFT_H_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_F_SHIFT_H_CH0; /**< , offset: 0x820 */
DECL|HW_PXP_INPUT_STORE_F_SHIFT_L_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_F_SHIFT_L_CH0; /**< , offset: 0x810 */
DECL|HW_PXP_INPUT_STORE_PITCH|member|__IO uint32_t HW_PXP_INPUT_STORE_PITCH; /**< , offset: 0x620 */
DECL|HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0; /**< , offset: 0x630 */
DECL|HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1|member|__IO uint32_t HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1; /**< , offset: 0x640 */
DECL|HW_PXP_INPUT_STORE_SIZE_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_SIZE_CH0; /**< , offset: 0x600 */
DECL|HW_PXP_INPUT_STORE_SIZE_CH1|member|__IO uint32_t HW_PXP_INPUT_STORE_SIZE_CH1; /**< , offset: 0x610 */
DECL|HW_PXP_INPUT_STORE_STATUS_CH0|member|__IO uint32_t HW_PXP_INPUT_STORE_STATUS_CH0; /**< Store engine status Channel 0 Register, offset: 0x5E0 */
DECL|HW_PXP_INPUT_STORE_STATUS_CH1|member|__IO uint32_t HW_PXP_INPUT_STORE_STATUS_CH1; /**< Store engine status Channel 1 Register, offset: 0x5F0 */
DECL|HW_PXP_IRQ_MASK|member|__IO uint32_t HW_PXP_IRQ_MASK; /**< PXP IRQ Mask Register, offset: 0x390 */
DECL|HW_PXP_IRQ|member|__IO uint32_t HW_PXP_IRQ; /**< PXP Interrupt Register, offset: 0x3A0 */
DECL|HW_PXP_LUT_ADDR|member|__IO uint32_t HW_PXP_LUT_ADDR; /**< Lookup Table Control Register., offset: 0x250 */
DECL|HW_PXP_LUT_CTRL|member|__IO uint32_t HW_PXP_LUT_CTRL; /**< Lookup Table Control Register., offset: 0x240 */
DECL|HW_PXP_LUT_DATA|member|__IO uint32_t HW_PXP_LUT_DATA; /**< Lookup Table Data Register., offset: 0x260 */
DECL|HW_PXP_LUT_EXTMEM|member|__IO uint32_t HW_PXP_LUT_EXTMEM; /**< Lookup Table External Memory Address Register., offset: 0x270 */
DECL|HW_PXP_NEXT|member|__IO uint32_t HW_PXP_NEXT; /**< Next Frame Pointer, offset: 0x400 */
DECL|HW_PXP_OUT_AS_LRC|member|__IO uint32_t HW_PXP_OUT_AS_LRC; /**< Alpha Surface Lower Right Coordinate, offset: 0xA0 */
DECL|HW_PXP_OUT_AS_ULC|member|__IO uint32_t HW_PXP_OUT_AS_ULC; /**< Alpha Surface Upper Left Coordinate, offset: 0x90 */
DECL|HW_PXP_OUT_BUF2|member|__IO uint32_t HW_PXP_OUT_BUF2; /**< Output Frame Buffer Pointer #2, offset: 0x40 */
DECL|HW_PXP_OUT_BUF|member|__IO uint32_t HW_PXP_OUT_BUF; /**< Output Frame Buffer Pointer, offset: 0x30 */
DECL|HW_PXP_OUT_CTRL|member|__IO uint32_t HW_PXP_OUT_CTRL; /**< Output Buffer Control Register, offset: 0x20 */
DECL|HW_PXP_OUT_LRC|member|__IO uint32_t HW_PXP_OUT_LRC; /**< Output Surface Lower Right Coordinate, offset: 0x60 */
DECL|HW_PXP_OUT_PITCH|member|__IO uint32_t HW_PXP_OUT_PITCH; /**< Output Buffer Pitch, offset: 0x50 */
DECL|HW_PXP_OUT_PS_LRC|member|__IO uint32_t HW_PXP_OUT_PS_LRC; /**< Processed Surface Lower Right Coordinate, offset: 0x80 */
DECL|HW_PXP_OUT_PS_ULC|member|__IO uint32_t HW_PXP_OUT_PS_ULC; /**< Processed Surface Upper Left Coordinate, offset: 0x70 */
DECL|HW_PXP_POWER_REG0|member|__IO uint32_t HW_PXP_POWER_REG0; /**< PXP Power Control Register., offset: 0x320 */
DECL|HW_PXP_POWER_REG1|member|__IO uint32_t HW_PXP_POWER_REG1; /**< PXP Power Control Register 1., offset: 0x330 */
DECL|HW_PXP_PS_BACKGROUND_0|member|__IO uint32_t HW_PXP_PS_BACKGROUND_0; /**< PS Background Color, offset: 0x100 */
DECL|HW_PXP_PS_BACKGROUND_1|member|__IO uint32_t HW_PXP_PS_BACKGROUND_1; /**< PS Background Color 1, offset: 0x2C0 */
DECL|HW_PXP_PS_BUF|member|__IO uint32_t HW_PXP_PS_BUF; /**< PS Input Buffer Address, offset: 0xC0 */
DECL|HW_PXP_PS_CLRKEYHIGH_0|member|__IO uint32_t HW_PXP_PS_CLRKEYHIGH_0; /**< PS Color Key High, offset: 0x140 */
DECL|HW_PXP_PS_CLRKEYHIGH_1|member|__IO uint32_t HW_PXP_PS_CLRKEYHIGH_1; /**< PS Color Key High 1, offset: 0x2E0 */
DECL|HW_PXP_PS_CLRKEYLOW_0|member|__IO uint32_t HW_PXP_PS_CLRKEYLOW_0; /**< PS Color Key Low, offset: 0x130 */
DECL|HW_PXP_PS_CLRKEYLOW_1|member|__IO uint32_t HW_PXP_PS_CLRKEYLOW_1; /**< PS Color Key Low 1, offset: 0x2D0 */
DECL|HW_PXP_PS_CTRL|member|__IO uint32_t HW_PXP_PS_CTRL; /**< Processed Surface (PS) Control Register, offset: 0xB0 */
DECL|HW_PXP_PS_OFFSET|member|__IO uint32_t HW_PXP_PS_OFFSET; /**< PS Scale Offset Register, offset: 0x120 */
DECL|HW_PXP_PS_PITCH|member|__IO uint32_t HW_PXP_PS_PITCH; /**< Processed Surface Pitch, offset: 0xF0 */
DECL|HW_PXP_PS_SCALE|member|__IO uint32_t HW_PXP_PS_SCALE; /**< PS Scale Factor Register, offset: 0x110 */
DECL|HW_PXP_PS_UBUF|member|__IO uint32_t HW_PXP_PS_UBUF; /**< PS U/Cb or 2 Plane UV Input Buffer Address, offset: 0xD0 */
DECL|HW_PXP_PS_VBUF|member|__IO uint32_t HW_PXP_PS_VBUF; /**< PS V/Cr Input Buffer Address, offset: 0xE0 */
DECL|HW_PXP_STAT|member|__IO uint32_t HW_PXP_STAT; /**< Status Register, offset: 0x10 */
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /**< Cortex-M4 SV Hard Fault Interrupt */
DECL|I2C1_BASE_PTR|macro|I2C1_BASE_PTR
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_I2CR|macro|I2C1_I2CR
DECL|I2C1_I2DR|macro|I2C1_I2DR
DECL|I2C1_I2SR|macro|I2C1_I2SR
DECL|I2C1_IADR|macro|I2C1_IADR
DECL|I2C1_IFDR|macro|I2C1_IFDR
DECL|I2C1_IRQn|enumerator|I2C1_IRQn = 35, /**< I2C-1 Interrupt */
DECL|I2C1_SCL_SELECT_INPUT|member|__IO uint32_t I2C1_SCL_SELECT_INPUT; /**< I2C1_SCL_SELECT_INPUT DAISY Register, offset: 0x5D4 */
DECL|I2C1_SDA_SELECT_INPUT|member|__IO uint32_t I2C1_SDA_SELECT_INPUT; /**< I2C1_SDA_SELECT_INPUT DAISY Register, offset: 0x5D8 */
DECL|I2C1|macro|I2C1
DECL|I2C2_BASE_PTR|macro|I2C2_BASE_PTR
DECL|I2C2_BASE|macro|I2C2_BASE
DECL|I2C2_I2CR|macro|I2C2_I2CR
DECL|I2C2_I2DR|macro|I2C2_I2DR
DECL|I2C2_I2SR|macro|I2C2_I2SR
DECL|I2C2_IADR|macro|I2C2_IADR
DECL|I2C2_IFDR|macro|I2C2_IFDR
DECL|I2C2_IRQn|enumerator|I2C2_IRQn = 36, /**< I2C-2 Interrupt */
DECL|I2C2_SCL_SELECT_INPUT|member|__IO uint32_t I2C2_SCL_SELECT_INPUT; /**< I2C2_SCL_SELECT_INPUT DAISY Register, offset: 0x5DC */
DECL|I2C2_SDA_SELECT_INPUT|member|__IO uint32_t I2C2_SDA_SELECT_INPUT; /**< I2C2_SDA_SELECT_INPUT DAISY Register, offset: 0x5E0 */
DECL|I2C2|macro|I2C2
DECL|I2C3_BASE_PTR|macro|I2C3_BASE_PTR
DECL|I2C3_BASE|macro|I2C3_BASE
DECL|I2C3_I2CR|macro|I2C3_I2CR
DECL|I2C3_I2DR|macro|I2C3_I2DR
DECL|I2C3_I2SR|macro|I2C3_I2SR
DECL|I2C3_IADR|macro|I2C3_IADR
DECL|I2C3_IFDR|macro|I2C3_IFDR
DECL|I2C3_IRQn|enumerator|I2C3_IRQn = 37, /**< I2C-3 Interrupt */
DECL|I2C3_SCL_SELECT_INPUT|member|__IO uint32_t I2C3_SCL_SELECT_INPUT; /**< I2C3_SCL_SELECT_INPUT DAISY Register, offset: 0x5E4 */
DECL|I2C3_SDA_SELECT_INPUT|member|__IO uint32_t I2C3_SDA_SELECT_INPUT; /**< I2C3_SDA_SELECT_INPUT DAISY Register, offset: 0x5E8 */
DECL|I2C3|macro|I2C3
DECL|I2C4_BASE_PTR|macro|I2C4_BASE_PTR
DECL|I2C4_BASE|macro|I2C4_BASE
DECL|I2C4_I2CR|macro|I2C4_I2CR
DECL|I2C4_I2DR|macro|I2C4_I2DR
DECL|I2C4_I2SR|macro|I2C4_I2SR
DECL|I2C4_IADR|macro|I2C4_IADR
DECL|I2C4_IFDR|macro|I2C4_IFDR
DECL|I2C4_IRQn|enumerator|I2C4_IRQn = 38, /**< I2C-4 Interrupt */
DECL|I2C4_SCL_SELECT_INPUT|member|__IO uint32_t I2C4_SCL_SELECT_INPUT; /**< I2C4_SCL_SELECT_INPUT DAISY Register, offset: 0x5EC */
DECL|I2C4_SDA_SELECT_INPUT|member|__IO uint32_t I2C4_SDA_SELECT_INPUT; /**< I2C4_SDA_SELECT_INPUT DAISY Register, offset: 0x5F0 */
DECL|I2C4|macro|I2C4
DECL|I2CR|member|__IO uint16_t I2CR; /**< I2C Control Register, offset: 0x8 */
DECL|I2C_BASE_ADDRS|macro|I2C_BASE_ADDRS
DECL|I2C_BASE_PTRS|macro|I2C_BASE_PTRS
DECL|I2C_I2CR_IEN_MASK|macro|I2C_I2CR_IEN_MASK
DECL|I2C_I2CR_IEN_SHIFT|macro|I2C_I2CR_IEN_SHIFT
DECL|I2C_I2CR_IIEN_MASK|macro|I2C_I2CR_IIEN_MASK
DECL|I2C_I2CR_IIEN_SHIFT|macro|I2C_I2CR_IIEN_SHIFT
DECL|I2C_I2CR_MSTA_MASK|macro|I2C_I2CR_MSTA_MASK
DECL|I2C_I2CR_MSTA_SHIFT|macro|I2C_I2CR_MSTA_SHIFT
DECL|I2C_I2CR_MTX_MASK|macro|I2C_I2CR_MTX_MASK
DECL|I2C_I2CR_MTX_SHIFT|macro|I2C_I2CR_MTX_SHIFT
DECL|I2C_I2CR_REG|macro|I2C_I2CR_REG
DECL|I2C_I2CR_RSTA_MASK|macro|I2C_I2CR_RSTA_MASK
DECL|I2C_I2CR_RSTA_SHIFT|macro|I2C_I2CR_RSTA_SHIFT
DECL|I2C_I2CR_TXAK_MASK|macro|I2C_I2CR_TXAK_MASK
DECL|I2C_I2CR_TXAK_SHIFT|macro|I2C_I2CR_TXAK_SHIFT
DECL|I2C_I2DR_DATA_MASK|macro|I2C_I2DR_DATA_MASK
DECL|I2C_I2DR_DATA_SHIFT|macro|I2C_I2DR_DATA_SHIFT
DECL|I2C_I2DR_DATA|macro|I2C_I2DR_DATA
DECL|I2C_I2DR_REG|macro|I2C_I2DR_REG
DECL|I2C_I2SR_IAAS_MASK|macro|I2C_I2SR_IAAS_MASK
DECL|I2C_I2SR_IAAS_SHIFT|macro|I2C_I2SR_IAAS_SHIFT
DECL|I2C_I2SR_IAL_MASK|macro|I2C_I2SR_IAL_MASK
DECL|I2C_I2SR_IAL_SHIFT|macro|I2C_I2SR_IAL_SHIFT
DECL|I2C_I2SR_IBB_MASK|macro|I2C_I2SR_IBB_MASK
DECL|I2C_I2SR_IBB_SHIFT|macro|I2C_I2SR_IBB_SHIFT
DECL|I2C_I2SR_ICF_MASK|macro|I2C_I2SR_ICF_MASK
DECL|I2C_I2SR_ICF_SHIFT|macro|I2C_I2SR_ICF_SHIFT
DECL|I2C_I2SR_IIF_MASK|macro|I2C_I2SR_IIF_MASK
DECL|I2C_I2SR_IIF_SHIFT|macro|I2C_I2SR_IIF_SHIFT
DECL|I2C_I2SR_REG|macro|I2C_I2SR_REG
DECL|I2C_I2SR_RXAK_MASK|macro|I2C_I2SR_RXAK_MASK
DECL|I2C_I2SR_RXAK_SHIFT|macro|I2C_I2SR_RXAK_SHIFT
DECL|I2C_I2SR_SRW_MASK|macro|I2C_I2SR_SRW_MASK
DECL|I2C_I2SR_SRW_SHIFT|macro|I2C_I2SR_SRW_SHIFT
DECL|I2C_IADR_ADR_MASK|macro|I2C_IADR_ADR_MASK
DECL|I2C_IADR_ADR_SHIFT|macro|I2C_IADR_ADR_SHIFT
DECL|I2C_IADR_ADR|macro|I2C_IADR_ADR
DECL|I2C_IADR_REG|macro|I2C_IADR_REG
DECL|I2C_IFDR_IC_MASK|macro|I2C_IFDR_IC_MASK
DECL|I2C_IFDR_IC_SHIFT|macro|I2C_IFDR_IC_SHIFT
DECL|I2C_IFDR_IC|macro|I2C_IFDR_IC
DECL|I2C_IFDR_REG|macro|I2C_IFDR_REG
DECL|I2C_IRQS|macro|I2C_IRQS
DECL|I2C_MemMapPtr|typedef|} I2C_Type, *I2C_MemMapPtr;
DECL|I2C_Type|typedef|} I2C_Type, *I2C_MemMapPtr;
DECL|I2DR|member|__IO uint16_t I2DR; /**< I2C Data I/O Register, offset: 0x10 */
DECL|I2S1_BASE_PTR|macro|I2S1_BASE_PTR
DECL|I2S1_BASE|macro|I2S1_BASE
DECL|I2S1_RCR1|macro|I2S1_RCR1
DECL|I2S1_RCR2|macro|I2S1_RCR2
DECL|I2S1_RCR3|macro|I2S1_RCR3
DECL|I2S1_RCR4|macro|I2S1_RCR4
DECL|I2S1_RCR5|macro|I2S1_RCR5
DECL|I2S1_RCSR|macro|I2S1_RCSR
DECL|I2S1_RDR0|macro|I2S1_RDR0
DECL|I2S1_RDR|macro|I2S1_RDR
DECL|I2S1_RFR0|macro|I2S1_RFR0
DECL|I2S1_RFR|macro|I2S1_RFR
DECL|I2S1_RMR|macro|I2S1_RMR
DECL|I2S1_TCR1|macro|I2S1_TCR1
DECL|I2S1_TCR2|macro|I2S1_TCR2
DECL|I2S1_TCR3|macro|I2S1_TCR3
DECL|I2S1_TCR4|macro|I2S1_TCR4
DECL|I2S1_TCR5|macro|I2S1_TCR5
DECL|I2S1_TCSR|macro|I2S1_TCSR
DECL|I2S1_TDR0|macro|I2S1_TDR0
DECL|I2S1_TDR|macro|I2S1_TDR
DECL|I2S1_TFR0|macro|I2S1_TFR0
DECL|I2S1_TFR|macro|I2S1_TFR
DECL|I2S1_TMR|macro|I2S1_TMR
DECL|I2S1|macro|I2S1
DECL|I2S2_BASE_PTR|macro|I2S2_BASE_PTR
DECL|I2S2_BASE|macro|I2S2_BASE
DECL|I2S2_RCR1|macro|I2S2_RCR1
DECL|I2S2_RCR2|macro|I2S2_RCR2
DECL|I2S2_RCR3|macro|I2S2_RCR3
DECL|I2S2_RCR4|macro|I2S2_RCR4
DECL|I2S2_RCR5|macro|I2S2_RCR5
DECL|I2S2_RCSR|macro|I2S2_RCSR
DECL|I2S2_RDR0|macro|I2S2_RDR0
DECL|I2S2_RDR|macro|I2S2_RDR
DECL|I2S2_RFR0|macro|I2S2_RFR0
DECL|I2S2_RFR|macro|I2S2_RFR
DECL|I2S2_RMR|macro|I2S2_RMR
DECL|I2S2_TCR1|macro|I2S2_TCR1
DECL|I2S2_TCR2|macro|I2S2_TCR2
DECL|I2S2_TCR3|macro|I2S2_TCR3
DECL|I2S2_TCR4|macro|I2S2_TCR4
DECL|I2S2_TCR5|macro|I2S2_TCR5
DECL|I2S2_TCSR|macro|I2S2_TCSR
DECL|I2S2_TDR0|macro|I2S2_TDR0
DECL|I2S2_TDR|macro|I2S2_TDR
DECL|I2S2_TFR0|macro|I2S2_TFR0
DECL|I2S2_TFR|macro|I2S2_TFR
DECL|I2S2_TMR|macro|I2S2_TMR
DECL|I2S2|macro|I2S2
DECL|I2S3_BASE_PTR|macro|I2S3_BASE_PTR
DECL|I2S3_BASE|macro|I2S3_BASE
DECL|I2S3_RCR1|macro|I2S3_RCR1
DECL|I2S3_RCR2|macro|I2S3_RCR2
DECL|I2S3_RCR3|macro|I2S3_RCR3
DECL|I2S3_RCR4|macro|I2S3_RCR4
DECL|I2S3_RCR5|macro|I2S3_RCR5
DECL|I2S3_RCSR|macro|I2S3_RCSR
DECL|I2S3_RDR0|macro|I2S3_RDR0
DECL|I2S3_RDR|macro|I2S3_RDR
DECL|I2S3_RFR0|macro|I2S3_RFR0
DECL|I2S3_RFR|macro|I2S3_RFR
DECL|I2S3_RMR|macro|I2S3_RMR
DECL|I2S3_TCR1|macro|I2S3_TCR1
DECL|I2S3_TCR2|macro|I2S3_TCR2
DECL|I2S3_TCR3|macro|I2S3_TCR3
DECL|I2S3_TCR4|macro|I2S3_TCR4
DECL|I2S3_TCR5|macro|I2S3_TCR5
DECL|I2S3_TCSR|macro|I2S3_TCSR
DECL|I2S3_TDR0|macro|I2S3_TDR0
DECL|I2S3_TDR|macro|I2S3_TDR
DECL|I2S3_TFR0|macro|I2S3_TFR0
DECL|I2S3_TFR|macro|I2S3_TFR
DECL|I2S3_TMR|macro|I2S3_TMR
DECL|I2S3|macro|I2S3
DECL|I2SR|member|__IO uint16_t I2SR; /**< I2C Status Register, offset: 0xC */
DECL|I2S_BASE_ADDRS|macro|I2S_BASE_ADDRS
DECL|I2S_BASE_PTRS|macro|I2S_BASE_PTRS
DECL|I2S_MemMapPtr|typedef|} I2S_Type, *I2S_MemMapPtr;
DECL|I2S_RCR1_REG|macro|I2S_RCR1_REG
DECL|I2S_RCR1_RFW_MASK|macro|I2S_RCR1_RFW_MASK
DECL|I2S_RCR1_RFW_SHIFT|macro|I2S_RCR1_RFW_SHIFT
DECL|I2S_RCR1_RFW|macro|I2S_RCR1_RFW
DECL|I2S_RCR2_BCD_MASK|macro|I2S_RCR2_BCD_MASK
DECL|I2S_RCR2_BCD_SHIFT|macro|I2S_RCR2_BCD_SHIFT
DECL|I2S_RCR2_BCI_MASK|macro|I2S_RCR2_BCI_MASK
DECL|I2S_RCR2_BCI_SHIFT|macro|I2S_RCR2_BCI_SHIFT
DECL|I2S_RCR2_BCP_MASK|macro|I2S_RCR2_BCP_MASK
DECL|I2S_RCR2_BCP_SHIFT|macro|I2S_RCR2_BCP_SHIFT
DECL|I2S_RCR2_BCS_MASK|macro|I2S_RCR2_BCS_MASK
DECL|I2S_RCR2_BCS_SHIFT|macro|I2S_RCR2_BCS_SHIFT
DECL|I2S_RCR2_DIV_MASK|macro|I2S_RCR2_DIV_MASK
DECL|I2S_RCR2_DIV_SHIFT|macro|I2S_RCR2_DIV_SHIFT
DECL|I2S_RCR2_DIV|macro|I2S_RCR2_DIV
DECL|I2S_RCR2_MSEL_MASK|macro|I2S_RCR2_MSEL_MASK
DECL|I2S_RCR2_MSEL_SHIFT|macro|I2S_RCR2_MSEL_SHIFT
DECL|I2S_RCR2_MSEL|macro|I2S_RCR2_MSEL
DECL|I2S_RCR2_REG|macro|I2S_RCR2_REG
DECL|I2S_RCR2_SYNC_MASK|macro|I2S_RCR2_SYNC_MASK
DECL|I2S_RCR2_SYNC_SHIFT|macro|I2S_RCR2_SYNC_SHIFT
DECL|I2S_RCR2_SYNC|macro|I2S_RCR2_SYNC
DECL|I2S_RCR3_RCE_MASK|macro|I2S_RCR3_RCE_MASK
DECL|I2S_RCR3_RCE_SHIFT|macro|I2S_RCR3_RCE_SHIFT
DECL|I2S_RCR3_REG|macro|I2S_RCR3_REG
DECL|I2S_RCR3_WDFL_MASK|macro|I2S_RCR3_WDFL_MASK
DECL|I2S_RCR3_WDFL_SHIFT|macro|I2S_RCR3_WDFL_SHIFT
DECL|I2S_RCR3_WDFL|macro|I2S_RCR3_WDFL
DECL|I2S_RCR4_FRSZ_MASK|macro|I2S_RCR4_FRSZ_MASK
DECL|I2S_RCR4_FRSZ_SHIFT|macro|I2S_RCR4_FRSZ_SHIFT
DECL|I2S_RCR4_FRSZ|macro|I2S_RCR4_FRSZ
DECL|I2S_RCR4_FSD_MASK|macro|I2S_RCR4_FSD_MASK
DECL|I2S_RCR4_FSD_SHIFT|macro|I2S_RCR4_FSD_SHIFT
DECL|I2S_RCR4_FSE_MASK|macro|I2S_RCR4_FSE_MASK
DECL|I2S_RCR4_FSE_SHIFT|macro|I2S_RCR4_FSE_SHIFT
DECL|I2S_RCR4_FSP_MASK|macro|I2S_RCR4_FSP_MASK
DECL|I2S_RCR4_FSP_SHIFT|macro|I2S_RCR4_FSP_SHIFT
DECL|I2S_RCR4_MF_MASK|macro|I2S_RCR4_MF_MASK
DECL|I2S_RCR4_MF_SHIFT|macro|I2S_RCR4_MF_SHIFT
DECL|I2S_RCR4_REG|macro|I2S_RCR4_REG
DECL|I2S_RCR4_SYWD_MASK|macro|I2S_RCR4_SYWD_MASK
DECL|I2S_RCR4_SYWD_SHIFT|macro|I2S_RCR4_SYWD_SHIFT
DECL|I2S_RCR4_SYWD|macro|I2S_RCR4_SYWD
DECL|I2S_RCR5_FBT_MASK|macro|I2S_RCR5_FBT_MASK
DECL|I2S_RCR5_FBT_SHIFT|macro|I2S_RCR5_FBT_SHIFT
DECL|I2S_RCR5_FBT|macro|I2S_RCR5_FBT
DECL|I2S_RCR5_REG|macro|I2S_RCR5_REG
DECL|I2S_RCR5_W0W_MASK|macro|I2S_RCR5_W0W_MASK
DECL|I2S_RCR5_W0W_SHIFT|macro|I2S_RCR5_W0W_SHIFT
DECL|I2S_RCR5_W0W|macro|I2S_RCR5_W0W
DECL|I2S_RCR5_WNW_MASK|macro|I2S_RCR5_WNW_MASK
DECL|I2S_RCR5_WNW_SHIFT|macro|I2S_RCR5_WNW_SHIFT
DECL|I2S_RCR5_WNW|macro|I2S_RCR5_WNW
DECL|I2S_RCSR_BCE_MASK|macro|I2S_RCSR_BCE_MASK
DECL|I2S_RCSR_BCE_SHIFT|macro|I2S_RCSR_BCE_SHIFT
DECL|I2S_RCSR_DBGE_MASK|macro|I2S_RCSR_DBGE_MASK
DECL|I2S_RCSR_DBGE_SHIFT|macro|I2S_RCSR_DBGE_SHIFT
DECL|I2S_RCSR_FEF_MASK|macro|I2S_RCSR_FEF_MASK
DECL|I2S_RCSR_FEF_SHIFT|macro|I2S_RCSR_FEF_SHIFT
DECL|I2S_RCSR_FEIE_MASK|macro|I2S_RCSR_FEIE_MASK
DECL|I2S_RCSR_FEIE_SHIFT|macro|I2S_RCSR_FEIE_SHIFT
DECL|I2S_RCSR_FRDE_MASK|macro|I2S_RCSR_FRDE_MASK
DECL|I2S_RCSR_FRDE_SHIFT|macro|I2S_RCSR_FRDE_SHIFT
DECL|I2S_RCSR_FRF_MASK|macro|I2S_RCSR_FRF_MASK
DECL|I2S_RCSR_FRF_SHIFT|macro|I2S_RCSR_FRF_SHIFT
DECL|I2S_RCSR_FRIE_MASK|macro|I2S_RCSR_FRIE_MASK
DECL|I2S_RCSR_FRIE_SHIFT|macro|I2S_RCSR_FRIE_SHIFT
DECL|I2S_RCSR_FR_MASK|macro|I2S_RCSR_FR_MASK
DECL|I2S_RCSR_FR_SHIFT|macro|I2S_RCSR_FR_SHIFT
DECL|I2S_RCSR_FWDE_MASK|macro|I2S_RCSR_FWDE_MASK
DECL|I2S_RCSR_FWDE_SHIFT|macro|I2S_RCSR_FWDE_SHIFT
DECL|I2S_RCSR_FWF_MASK|macro|I2S_RCSR_FWF_MASK
DECL|I2S_RCSR_FWF_SHIFT|macro|I2S_RCSR_FWF_SHIFT
DECL|I2S_RCSR_FWIE_MASK|macro|I2S_RCSR_FWIE_MASK
DECL|I2S_RCSR_FWIE_SHIFT|macro|I2S_RCSR_FWIE_SHIFT
DECL|I2S_RCSR_REG|macro|I2S_RCSR_REG
DECL|I2S_RCSR_RE_MASK|macro|I2S_RCSR_RE_MASK
DECL|I2S_RCSR_RE_SHIFT|macro|I2S_RCSR_RE_SHIFT
DECL|I2S_RCSR_SEF_MASK|macro|I2S_RCSR_SEF_MASK
DECL|I2S_RCSR_SEF_SHIFT|macro|I2S_RCSR_SEF_SHIFT
DECL|I2S_RCSR_SEIE_MASK|macro|I2S_RCSR_SEIE_MASK
DECL|I2S_RCSR_SEIE_SHIFT|macro|I2S_RCSR_SEIE_SHIFT
DECL|I2S_RCSR_SR_MASK|macro|I2S_RCSR_SR_MASK
DECL|I2S_RCSR_SR_SHIFT|macro|I2S_RCSR_SR_SHIFT
DECL|I2S_RCSR_STOPE_MASK|macro|I2S_RCSR_STOPE_MASK
DECL|I2S_RCSR_STOPE_SHIFT|macro|I2S_RCSR_STOPE_SHIFT
DECL|I2S_RCSR_WSF_MASK|macro|I2S_RCSR_WSF_MASK
DECL|I2S_RCSR_WSF_SHIFT|macro|I2S_RCSR_WSF_SHIFT
DECL|I2S_RCSR_WSIE_MASK|macro|I2S_RCSR_WSIE_MASK
DECL|I2S_RCSR_WSIE_SHIFT|macro|I2S_RCSR_WSIE_SHIFT
DECL|I2S_RDR_RDR_MASK|macro|I2S_RDR_RDR_MASK
DECL|I2S_RDR_RDR_SHIFT|macro|I2S_RDR_RDR_SHIFT
DECL|I2S_RDR_RDR|macro|I2S_RDR_RDR
DECL|I2S_RDR_REG|macro|I2S_RDR_REG
DECL|I2S_RFR_REG|macro|I2S_RFR_REG
DECL|I2S_RFR_RFP_MASK|macro|I2S_RFR_RFP_MASK
DECL|I2S_RFR_RFP_SHIFT|macro|I2S_RFR_RFP_SHIFT
DECL|I2S_RFR_RFP|macro|I2S_RFR_RFP
DECL|I2S_RFR_WFP_MASK|macro|I2S_RFR_WFP_MASK
DECL|I2S_RFR_WFP_SHIFT|macro|I2S_RFR_WFP_SHIFT
DECL|I2S_RFR_WFP|macro|I2S_RFR_WFP
DECL|I2S_RMR_REG|macro|I2S_RMR_REG
DECL|I2S_RMR_RWM_MASK|macro|I2S_RMR_RWM_MASK
DECL|I2S_RMR_RWM_SHIFT|macro|I2S_RMR_RWM_SHIFT
DECL|I2S_RMR_RWM|macro|I2S_RMR_RWM
DECL|I2S_TCR1_REG|macro|I2S_TCR1_REG
DECL|I2S_TCR1_TFW_MASK|macro|I2S_TCR1_TFW_MASK
DECL|I2S_TCR1_TFW_SHIFT|macro|I2S_TCR1_TFW_SHIFT
DECL|I2S_TCR1_TFW|macro|I2S_TCR1_TFW
DECL|I2S_TCR2_BCD_MASK|macro|I2S_TCR2_BCD_MASK
DECL|I2S_TCR2_BCD_SHIFT|macro|I2S_TCR2_BCD_SHIFT
DECL|I2S_TCR2_BCI_MASK|macro|I2S_TCR2_BCI_MASK
DECL|I2S_TCR2_BCI_SHIFT|macro|I2S_TCR2_BCI_SHIFT
DECL|I2S_TCR2_BCP_MASK|macro|I2S_TCR2_BCP_MASK
DECL|I2S_TCR2_BCP_SHIFT|macro|I2S_TCR2_BCP_SHIFT
DECL|I2S_TCR2_BCS_MASK|macro|I2S_TCR2_BCS_MASK
DECL|I2S_TCR2_BCS_SHIFT|macro|I2S_TCR2_BCS_SHIFT
DECL|I2S_TCR2_DIV_MASK|macro|I2S_TCR2_DIV_MASK
DECL|I2S_TCR2_DIV_SHIFT|macro|I2S_TCR2_DIV_SHIFT
DECL|I2S_TCR2_DIV|macro|I2S_TCR2_DIV
DECL|I2S_TCR2_MSEL_MASK|macro|I2S_TCR2_MSEL_MASK
DECL|I2S_TCR2_MSEL_SHIFT|macro|I2S_TCR2_MSEL_SHIFT
DECL|I2S_TCR2_MSEL|macro|I2S_TCR2_MSEL
DECL|I2S_TCR2_REG|macro|I2S_TCR2_REG
DECL|I2S_TCR2_SYNC_MASK|macro|I2S_TCR2_SYNC_MASK
DECL|I2S_TCR2_SYNC_SHIFT|macro|I2S_TCR2_SYNC_SHIFT
DECL|I2S_TCR2_SYNC|macro|I2S_TCR2_SYNC
DECL|I2S_TCR3_REG|macro|I2S_TCR3_REG
DECL|I2S_TCR3_TCE_MASK|macro|I2S_TCR3_TCE_MASK
DECL|I2S_TCR3_TCE_SHIFT|macro|I2S_TCR3_TCE_SHIFT
DECL|I2S_TCR3_WDFL_MASK|macro|I2S_TCR3_WDFL_MASK
DECL|I2S_TCR3_WDFL_SHIFT|macro|I2S_TCR3_WDFL_SHIFT
DECL|I2S_TCR3_WDFL|macro|I2S_TCR3_WDFL
DECL|I2S_TCR4_FRSZ_MASK|macro|I2S_TCR4_FRSZ_MASK
DECL|I2S_TCR4_FRSZ_SHIFT|macro|I2S_TCR4_FRSZ_SHIFT
DECL|I2S_TCR4_FRSZ|macro|I2S_TCR4_FRSZ
DECL|I2S_TCR4_FSD_MASK|macro|I2S_TCR4_FSD_MASK
DECL|I2S_TCR4_FSD_SHIFT|macro|I2S_TCR4_FSD_SHIFT
DECL|I2S_TCR4_FSE_MASK|macro|I2S_TCR4_FSE_MASK
DECL|I2S_TCR4_FSE_SHIFT|macro|I2S_TCR4_FSE_SHIFT
DECL|I2S_TCR4_FSP_MASK|macro|I2S_TCR4_FSP_MASK
DECL|I2S_TCR4_FSP_SHIFT|macro|I2S_TCR4_FSP_SHIFT
DECL|I2S_TCR4_MF_MASK|macro|I2S_TCR4_MF_MASK
DECL|I2S_TCR4_MF_SHIFT|macro|I2S_TCR4_MF_SHIFT
DECL|I2S_TCR4_REG|macro|I2S_TCR4_REG
DECL|I2S_TCR4_SYWD_MASK|macro|I2S_TCR4_SYWD_MASK
DECL|I2S_TCR4_SYWD_SHIFT|macro|I2S_TCR4_SYWD_SHIFT
DECL|I2S_TCR4_SYWD|macro|I2S_TCR4_SYWD
DECL|I2S_TCR5_FBT_MASK|macro|I2S_TCR5_FBT_MASK
DECL|I2S_TCR5_FBT_SHIFT|macro|I2S_TCR5_FBT_SHIFT
DECL|I2S_TCR5_FBT|macro|I2S_TCR5_FBT
DECL|I2S_TCR5_REG|macro|I2S_TCR5_REG
DECL|I2S_TCR5_W0W_MASK|macro|I2S_TCR5_W0W_MASK
DECL|I2S_TCR5_W0W_SHIFT|macro|I2S_TCR5_W0W_SHIFT
DECL|I2S_TCR5_W0W|macro|I2S_TCR5_W0W
DECL|I2S_TCR5_WNW_MASK|macro|I2S_TCR5_WNW_MASK
DECL|I2S_TCR5_WNW_SHIFT|macro|I2S_TCR5_WNW_SHIFT
DECL|I2S_TCR5_WNW|macro|I2S_TCR5_WNW
DECL|I2S_TCSR_BCE_MASK|macro|I2S_TCSR_BCE_MASK
DECL|I2S_TCSR_BCE_SHIFT|macro|I2S_TCSR_BCE_SHIFT
DECL|I2S_TCSR_DBGE_MASK|macro|I2S_TCSR_DBGE_MASK
DECL|I2S_TCSR_DBGE_SHIFT|macro|I2S_TCSR_DBGE_SHIFT
DECL|I2S_TCSR_FEF_MASK|macro|I2S_TCSR_FEF_MASK
DECL|I2S_TCSR_FEF_SHIFT|macro|I2S_TCSR_FEF_SHIFT
DECL|I2S_TCSR_FEIE_MASK|macro|I2S_TCSR_FEIE_MASK
DECL|I2S_TCSR_FEIE_SHIFT|macro|I2S_TCSR_FEIE_SHIFT
DECL|I2S_TCSR_FRDE_MASK|macro|I2S_TCSR_FRDE_MASK
DECL|I2S_TCSR_FRDE_SHIFT|macro|I2S_TCSR_FRDE_SHIFT
DECL|I2S_TCSR_FRF_MASK|macro|I2S_TCSR_FRF_MASK
DECL|I2S_TCSR_FRF_SHIFT|macro|I2S_TCSR_FRF_SHIFT
DECL|I2S_TCSR_FRIE_MASK|macro|I2S_TCSR_FRIE_MASK
DECL|I2S_TCSR_FRIE_SHIFT|macro|I2S_TCSR_FRIE_SHIFT
DECL|I2S_TCSR_FR_MASK|macro|I2S_TCSR_FR_MASK
DECL|I2S_TCSR_FR_SHIFT|macro|I2S_TCSR_FR_SHIFT
DECL|I2S_TCSR_FWDE_MASK|macro|I2S_TCSR_FWDE_MASK
DECL|I2S_TCSR_FWDE_SHIFT|macro|I2S_TCSR_FWDE_SHIFT
DECL|I2S_TCSR_FWF_MASK|macro|I2S_TCSR_FWF_MASK
DECL|I2S_TCSR_FWF_SHIFT|macro|I2S_TCSR_FWF_SHIFT
DECL|I2S_TCSR_FWIE_MASK|macro|I2S_TCSR_FWIE_MASK
DECL|I2S_TCSR_FWIE_SHIFT|macro|I2S_TCSR_FWIE_SHIFT
DECL|I2S_TCSR_REG|macro|I2S_TCSR_REG
DECL|I2S_TCSR_SEF_MASK|macro|I2S_TCSR_SEF_MASK
DECL|I2S_TCSR_SEF_SHIFT|macro|I2S_TCSR_SEF_SHIFT
DECL|I2S_TCSR_SEIE_MASK|macro|I2S_TCSR_SEIE_MASK
DECL|I2S_TCSR_SEIE_SHIFT|macro|I2S_TCSR_SEIE_SHIFT
DECL|I2S_TCSR_SR_MASK|macro|I2S_TCSR_SR_MASK
DECL|I2S_TCSR_SR_SHIFT|macro|I2S_TCSR_SR_SHIFT
DECL|I2S_TCSR_STOPE_MASK|macro|I2S_TCSR_STOPE_MASK
DECL|I2S_TCSR_STOPE_SHIFT|macro|I2S_TCSR_STOPE_SHIFT
DECL|I2S_TCSR_TE_MASK|macro|I2S_TCSR_TE_MASK
DECL|I2S_TCSR_TE_SHIFT|macro|I2S_TCSR_TE_SHIFT
DECL|I2S_TCSR_WSF_MASK|macro|I2S_TCSR_WSF_MASK
DECL|I2S_TCSR_WSF_SHIFT|macro|I2S_TCSR_WSF_SHIFT
DECL|I2S_TCSR_WSIE_MASK|macro|I2S_TCSR_WSIE_MASK
DECL|I2S_TCSR_WSIE_SHIFT|macro|I2S_TCSR_WSIE_SHIFT
DECL|I2S_TDR_REG|macro|I2S_TDR_REG
DECL|I2S_TDR_TDR_MASK|macro|I2S_TDR_TDR_MASK
DECL|I2S_TDR_TDR_SHIFT|macro|I2S_TDR_TDR_SHIFT
DECL|I2S_TDR_TDR|macro|I2S_TDR_TDR
DECL|I2S_TFR_REG|macro|I2S_TFR_REG
DECL|I2S_TFR_RFP_MASK|macro|I2S_TFR_RFP_MASK
DECL|I2S_TFR_RFP_SHIFT|macro|I2S_TFR_RFP_SHIFT
DECL|I2S_TFR_RFP|macro|I2S_TFR_RFP
DECL|I2S_TFR_WFP_MASK|macro|I2S_TFR_WFP_MASK
DECL|I2S_TFR_WFP_SHIFT|macro|I2S_TFR_WFP_SHIFT
DECL|I2S_TFR_WFP|macro|I2S_TFR_WFP
DECL|I2S_TMR_REG|macro|I2S_TMR_REG
DECL|I2S_TMR_TWM_MASK|macro|I2S_TMR_TWM_MASK
DECL|I2S_TMR_TWM_SHIFT|macro|I2S_TMR_TWM_SHIFT
DECL|I2S_TMR_TWM|macro|I2S_TMR_TWM
DECL|I2S_Type|typedef|} I2S_Type, *I2S_MemMapPtr;
DECL|IADR|member|__IO uint16_t IADR; /**< I2C Address Register, offset: 0x0 */
DECL|IALR|member|__IO uint32_t IALR; /**< Descriptor Individual Lower Address Register, offset: 0x11C */
DECL|IAUR|member|__IO uint32_t IAUR; /**< Descriptor Individual Upper Address Register, offset: 0x118 */
DECL|ICR1|member|__I uint32_t ICR1; /**< GPT Input Capture Register 1, offset: 0x1C */
DECL|ICR1|member|__IO uint32_t ICR1; /**< GPIO interrupt configuration register1, offset: 0xC */
DECL|ICR2|member|__I uint32_t ICR2; /**< GPT Input Capture Register 2, offset: 0x20 */
DECL|ICR2|member|__IO uint32_t ICR2; /**< GPIO interrupt configuration register2, offset: 0x10 */
DECL|ID|member|__I uint32_t ID; /**< Identification register, offset: 0x0 */
DECL|ID|member|__IO uint32_t ID; /**< Message Buffer 0 ID Register..Message Buffer 63 ID Register, array offset: 0x84, array step: 0x10 */
DECL|IEEE_R_ALIGN|member|__I uint32_t IEEE_R_ALIGN; /**< Frames Received with Alignment Error Statistic Register, offset: 0x2D4 */
DECL|IEEE_R_CRC|member|__I uint32_t IEEE_R_CRC; /**< Frames Received with CRC Error Statistic Register, offset: 0x2D0 */
DECL|IEEE_R_DROP|member|__I uint32_t IEEE_R_DROP; /**< Frames not Counted Correctly Statistic Register, offset: 0x2C8 */
DECL|IEEE_R_FDXFC|member|__I uint32_t IEEE_R_FDXFC; /**< Flow Control Pause Frames Received Statistic Register, offset: 0x2DC */
DECL|IEEE_R_FRAME_OK|member|__I uint32_t IEEE_R_FRAME_OK; /**< Frames Received OK Statistic Register, offset: 0x2CC */
DECL|IEEE_R_MACERR|member|__I uint32_t IEEE_R_MACERR; /**< Receive FIFO Overflow Count Statistic Register, offset: 0x2D8 */
DECL|IEEE_R_OCTETS_OK|member|__I uint32_t IEEE_R_OCTETS_OK; /**< Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0 */
DECL|IEEE_T_1COL|member|__I uint32_t IEEE_T_1COL; /**< Frames Transmitted with Single Collision Statistic Register, offset: 0x250 */
DECL|IEEE_T_CSERR|member|__I uint32_t IEEE_T_CSERR; /**< Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268 */
DECL|IEEE_T_DEF|member|__I uint32_t IEEE_T_DEF; /**< Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258 */
DECL|IEEE_T_DROP|member|__I uint32_t IEEE_T_DROP; /**< IEEE_T_DROP Reserved Statistic Register, offset: 0x248 */
DECL|IEEE_T_EXCOL|member|__I uint32_t IEEE_T_EXCOL; /**< Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260 */
DECL|IEEE_T_FDXFC|member|__I uint32_t IEEE_T_FDXFC; /**< Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270 */
DECL|IEEE_T_FRAME_OK|member|__I uint32_t IEEE_T_FRAME_OK; /**< Frames Transmitted OK Statistic Register, offset: 0x24C */
DECL|IEEE_T_LCOL|member|__I uint32_t IEEE_T_LCOL; /**< Frames Transmitted with Late Collision Statistic Register, offset: 0x25C */
DECL|IEEE_T_MACERR|member|__I uint32_t IEEE_T_MACERR; /**< Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264 */
DECL|IEEE_T_MCOL|member|__I uint32_t IEEE_T_MCOL; /**< Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254 */
DECL|IEEE_T_OCTETS_OK|member|__I uint32_t IEEE_T_OCTETS_OK; /**< Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274 */
DECL|IEEE_T_SQE|member|__I uint32_t IEEE_T_SQE; /**< , offset: 0x26C */
DECL|IFDR|member|__IO uint16_t IFDR; /**< I2C Frequency Divider Register, offset: 0x4 */
DECL|IFLAG1|member|__IO uint32_t IFLAG1; /**< Interrupt Flags 1 Register, offset: 0x30 */
DECL|IFLAG2|member|__IO uint32_t IFLAG2; /**< Interrupt Flags 2 Register, offset: 0x2C */
DECL|ILLINSTADDR|member|__IO uint32_t ILLINSTADDR; /**< Illegal Instruction Trap Address, offset: 0x58 */
DECL|IMASK1|member|__IO uint32_t IMASK1; /**< Interrupt Masks 1 Register, offset: 0x28 */
DECL|IMASK2|member|__IO uint32_t IMASK2; /**< Interrupt Masks 2 Register, offset: 0x24 */
DECL|IMR1_CORE0_A7|member|__IO uint32_t IMR1_CORE0_A7; /**< IRQ masking register 1 of A7 core0, offset: 0x30 */
DECL|IMR1_CORE1_A7|member|__IO uint32_t IMR1_CORE1_A7; /**< IRQ masking register 1 of A7 core1, offset: 0x40 */
DECL|IMR1_M4|member|__IO uint32_t IMR1_M4; /**< IRQ masking register 1 of M4, offset: 0x50 */
DECL|IMR2_CORE0_A7|member|__IO uint32_t IMR2_CORE0_A7; /**< IRQ masking register 2 of A7 core0, offset: 0x34 */
DECL|IMR2_CORE1_A7|member|__IO uint32_t IMR2_CORE1_A7; /**< IRQ masking register 2 of A7 core1, offset: 0x44 */
DECL|IMR2_M4|member|__IO uint32_t IMR2_M4; /**< IRQ masking register 2 of M4, offset: 0x54 */
DECL|IMR3_CORE0_A7|member|__IO uint32_t IMR3_CORE0_A7; /**< IRQ masking register 3 of A7 core0, offset: 0x38 */
DECL|IMR3_CORE1_A7|member|__IO uint32_t IMR3_CORE1_A7; /**< IRQ masking register 3 of A7 core1, offset: 0x48 */
DECL|IMR3_M4|member|__IO uint32_t IMR3_M4; /**< IRQ masking register 3 of M4, offset: 0x58 */
DECL|IMR4_CORE0_A7|member|__IO uint32_t IMR4_CORE0_A7; /**< IRQ masking register 4 of A7 core0, offset: 0x3C */
DECL|IMR4_CORE1_A7|member|__IO uint32_t IMR4_CORE1_A7; /**< IRQ masking register 4 of A7 core1, offset: 0x4C */
DECL|IMR4_M4|member|__IO uint32_t IMR4_M4; /**< IRQ masking register 4 of M4, offset: 0x5C */
DECL|IMR|member|__IO uint32_t IMR; /**< GPIO interrupt mask register, offset: 0x14 */
DECL|INE|member|__IO uint16_t INE; /**< Semaphores Processor n IRQ Notification Enable, array offset: 0x40, array step: 0x8 */
DECL|INIT0|member|__IO uint32_t INIT0; /**< SDRAM Initialization Register 0, offset: 0xD0 */
DECL|INIT1|member|__IO uint32_t INIT1; /**< SDRAM Initialization Register 1, offset: 0xD4 */
DECL|INIT2|member|__IO uint32_t INIT2; /**< SDRAM Initialization Register 2, offset: 0xD8 */
DECL|INIT3|member|__IO uint32_t INIT3; /**< SDRAM Initialization Register 3, offset: 0xDC */
DECL|INIT4|member|__IO uint32_t INIT4; /**< SDRAM Initialization Register 4, offset: 0xE0 */
DECL|INIT5|member|__IO uint32_t INIT5; /**< SDRAM Initialization Register 5, offset: 0xE4 */
DECL|INTCTRL|member|__IO uint32_t INTCTRL; /**< Interrupt and Control, offset: 0x28 */
DECL|INTMSK|member|__IO uint32_t INTMSK; /**< Interrupt Mask Register, offset: 0x38 */
DECL|INTREG|member|__IO uint32_t INTREG; /**< Interrupt Control Register, offset: 0x10 */
DECL|INTRMASK|member|__IO uint32_t INTRMASK; /**< Channel ARM platform Interrupt Mask, offset: 0x2C */
DECL|INTR|member|__IO uint32_t INTR; /**< Channel Interrupts, offset: 0x4 */
DECL|INTSRC|member|__IO uint32_t INTSRC; /**< Interrupt Source Register, offset: 0x34 */
DECL|INTSTAT|member|__IO uint32_t INTSTAT; /**< Interrupt Status, offset: 0x2C */
DECL|INT_EN|member|__IO uint32_t INT_EN; /**< Interrupt Enable, offset: 0xD0 */
DECL|INT_MASK|member|__IO uint32_t INT_MASK; /**< SIM Interrupt Mask Register, offset: 0x30 */
DECL|INT_SIGNAL_EN|member|__IO uint32_t INT_SIGNAL_EN; /**< Interrupt Signal Enable, offset: 0x38 */
DECL|INT_SIG_EN|member|__IO uint32_t INT_SIG_EN; /**< , offset: 0xC0 */
DECL|INT_STATUS_EN|member|__IO uint32_t INT_STATUS_EN; /**< Interrupt Status Enable, offset: 0x34 */
DECL|INT_STATUS|member|__IO uint32_t INT_STATUS; /**< , offset: 0xE0 */
DECL|INT_STATUS|member|__IO uint32_t INT_STATUS; /**< Interrupt Status, offset: 0x30 */
DECL|INVCTRL|member|__IO uint32_t INVCTRL; /**< FTM Inverting Control, offset: 0x90 */
DECL|IOMUXC_BASE_ADDRS|macro|IOMUXC_BASE_ADDRS
DECL|IOMUXC_BASE_PTRS|macro|IOMUXC_BASE_PTRS
DECL|IOMUXC_BASE_PTR|macro|IOMUXC_BASE_PTR
DECL|IOMUXC_BASE|macro|IOMUXC_BASE
DECL|IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT_DAISY|macro|IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT_DAISY
DECL|IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT_REG|macro|IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT_REG
DECL|IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT|macro|IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT
DECL|IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT_DAISY|macro|IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT_DAISY
DECL|IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT_REG|macro|IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT_REG
DECL|IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT|macro|IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT
DECL|IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT_DAISY|macro|IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT_DAISY
DECL|IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT_REG|macro|IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT_REG
DECL|IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT|macro|IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT
DECL|IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT_DAISY|macro|IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT_DAISY
DECL|IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT_REG|macro|IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT_REG
DECL|IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT|macro|IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT
DECL|IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT_DAISY|macro|IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT_DAISY
DECL|IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT_REG|macro|IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT_REG
DECL|IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT|macro|IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT
DECL|IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT_DAISY|macro|IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT_DAISY
DECL|IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT_REG|macro|IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT_REG
DECL|IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT|macro|IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT
DECL|IOMUXC_CCM_PMIC_READY_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CCM_PMIC_READY_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CCM_PMIC_READY_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CCM_PMIC_READY_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CCM_PMIC_READY_SELECT_INPUT_DAISY|macro|IOMUXC_CCM_PMIC_READY_SELECT_INPUT_DAISY
DECL|IOMUXC_CCM_PMIC_READY_SELECT_INPUT_REG|macro|IOMUXC_CCM_PMIC_READY_SELECT_INPUT_REG
DECL|IOMUXC_CCM_PMIC_READY_SELECT_INPUT|macro|IOMUXC_CCM_PMIC_READY_SELECT_INPUT
DECL|IOMUXC_CSI_DATA2_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI_DATA2_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI_DATA2_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI_DATA2_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI_DATA2_SELECT_INPUT_REG|macro|IOMUXC_CSI_DATA2_SELECT_INPUT_REG
DECL|IOMUXC_CSI_DATA2_SELECT_INPUT|macro|IOMUXC_CSI_DATA2_SELECT_INPUT
DECL|IOMUXC_CSI_DATA3_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI_DATA3_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI_DATA3_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI_DATA3_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI_DATA3_SELECT_INPUT_REG|macro|IOMUXC_CSI_DATA3_SELECT_INPUT_REG
DECL|IOMUXC_CSI_DATA3_SELECT_INPUT|macro|IOMUXC_CSI_DATA3_SELECT_INPUT
DECL|IOMUXC_CSI_DATA4_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI_DATA4_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI_DATA4_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI_DATA4_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI_DATA4_SELECT_INPUT_REG|macro|IOMUXC_CSI_DATA4_SELECT_INPUT_REG
DECL|IOMUXC_CSI_DATA4_SELECT_INPUT|macro|IOMUXC_CSI_DATA4_SELECT_INPUT
DECL|IOMUXC_CSI_DATA5_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI_DATA5_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI_DATA5_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI_DATA5_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI_DATA5_SELECT_INPUT_REG|macro|IOMUXC_CSI_DATA5_SELECT_INPUT_REG
DECL|IOMUXC_CSI_DATA5_SELECT_INPUT|macro|IOMUXC_CSI_DATA5_SELECT_INPUT
DECL|IOMUXC_CSI_DATA6_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI_DATA6_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI_DATA6_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI_DATA6_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI_DATA6_SELECT_INPUT_REG|macro|IOMUXC_CSI_DATA6_SELECT_INPUT_REG
DECL|IOMUXC_CSI_DATA6_SELECT_INPUT|macro|IOMUXC_CSI_DATA6_SELECT_INPUT
DECL|IOMUXC_CSI_DATA7_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI_DATA7_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI_DATA7_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI_DATA7_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI_DATA7_SELECT_INPUT_REG|macro|IOMUXC_CSI_DATA7_SELECT_INPUT_REG
DECL|IOMUXC_CSI_DATA7_SELECT_INPUT|macro|IOMUXC_CSI_DATA7_SELECT_INPUT
DECL|IOMUXC_CSI_DATA8_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI_DATA8_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI_DATA8_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI_DATA8_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI_DATA8_SELECT_INPUT_REG|macro|IOMUXC_CSI_DATA8_SELECT_INPUT_REG
DECL|IOMUXC_CSI_DATA8_SELECT_INPUT|macro|IOMUXC_CSI_DATA8_SELECT_INPUT
DECL|IOMUXC_CSI_DATA9_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI_DATA9_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI_DATA9_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI_DATA9_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI_DATA9_SELECT_INPUT_REG|macro|IOMUXC_CSI_DATA9_SELECT_INPUT_REG
DECL|IOMUXC_CSI_DATA9_SELECT_INPUT|macro|IOMUXC_CSI_DATA9_SELECT_INPUT
DECL|IOMUXC_CSI_HSYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI_HSYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI_HSYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI_HSYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI_HSYNC_SELECT_INPUT_REG|macro|IOMUXC_CSI_HSYNC_SELECT_INPUT_REG
DECL|IOMUXC_CSI_HSYNC_SELECT_INPUT|macro|IOMUXC_CSI_HSYNC_SELECT_INPUT
DECL|IOMUXC_CSI_PIXCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI_PIXCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI_PIXCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI_PIXCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI_PIXCLK_SELECT_INPUT_REG|macro|IOMUXC_CSI_PIXCLK_SELECT_INPUT_REG
DECL|IOMUXC_CSI_PIXCLK_SELECT_INPUT|macro|IOMUXC_CSI_PIXCLK_SELECT_INPUT
DECL|IOMUXC_CSI_VSYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI_VSYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI_VSYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI_VSYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI_VSYNC_SELECT_INPUT_REG|macro|IOMUXC_CSI_VSYNC_SELECT_INPUT_REG
DECL|IOMUXC_CSI_VSYNC_SELECT_INPUT|macro|IOMUXC_CSI_VSYNC_SELECT_INPUT
DECL|IOMUXC_ECSPI1_MISO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI1_MISO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI1_MISO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI1_MISO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI1_MISO_SELECT_INPUT_REG|macro|IOMUXC_ECSPI1_MISO_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI1_MISO_SELECT_INPUT|macro|IOMUXC_ECSPI1_MISO_SELECT_INPUT
DECL|IOMUXC_ECSPI1_MOSI_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI1_MOSI_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI1_MOSI_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI1_MOSI_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI1_MOSI_SELECT_INPUT_REG|macro|IOMUXC_ECSPI1_MOSI_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI1_MOSI_SELECT_INPUT|macro|IOMUXC_ECSPI1_MOSI_SELECT_INPUT
DECL|IOMUXC_ECSPI1_SCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI1_SCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI1_SCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI1_SCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI1_SCLK_SELECT_INPUT_REG|macro|IOMUXC_ECSPI1_SCLK_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI1_SCLK_SELECT_INPUT|macro|IOMUXC_ECSPI1_SCLK_SELECT_INPUT
DECL|IOMUXC_ECSPI1_SS0_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI1_SS0_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI1_SS0_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI1_SS0_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI1_SS0_B_SELECT_INPUT_REG|macro|IOMUXC_ECSPI1_SS0_B_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI1_SS0_B_SELECT_INPUT|macro|IOMUXC_ECSPI1_SS0_B_SELECT_INPUT
DECL|IOMUXC_ECSPI2_MISO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI2_MISO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI2_MISO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI2_MISO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI2_MISO_SELECT_INPUT_REG|macro|IOMUXC_ECSPI2_MISO_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI2_MISO_SELECT_INPUT|macro|IOMUXC_ECSPI2_MISO_SELECT_INPUT
DECL|IOMUXC_ECSPI2_MOSI_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI2_MOSI_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI2_MOSI_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI2_MOSI_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI2_MOSI_SELECT_INPUT_REG|macro|IOMUXC_ECSPI2_MOSI_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI2_MOSI_SELECT_INPUT|macro|IOMUXC_ECSPI2_MOSI_SELECT_INPUT
DECL|IOMUXC_ECSPI2_SCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI2_SCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI2_SCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI2_SCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI2_SCLK_SELECT_INPUT_REG|macro|IOMUXC_ECSPI2_SCLK_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI2_SCLK_SELECT_INPUT|macro|IOMUXC_ECSPI2_SCLK_SELECT_INPUT
DECL|IOMUXC_ECSPI2_SS0_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI2_SS0_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI2_SS0_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI2_SS0_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI2_SS0_B_SELECT_INPUT_REG|macro|IOMUXC_ECSPI2_SS0_B_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI2_SS0_B_SELECT_INPUT|macro|IOMUXC_ECSPI2_SS0_B_SELECT_INPUT
DECL|IOMUXC_ECSPI3_MISO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI3_MISO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI3_MISO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI3_MISO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI3_MISO_SELECT_INPUT_REG|macro|IOMUXC_ECSPI3_MISO_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI3_MISO_SELECT_INPUT|macro|IOMUXC_ECSPI3_MISO_SELECT_INPUT
DECL|IOMUXC_ECSPI3_MOSI_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI3_MOSI_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI3_MOSI_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI3_MOSI_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI3_MOSI_SELECT_INPUT_REG|macro|IOMUXC_ECSPI3_MOSI_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI3_MOSI_SELECT_INPUT|macro|IOMUXC_ECSPI3_MOSI_SELECT_INPUT
DECL|IOMUXC_ECSPI3_SCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI3_SCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI3_SCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI3_SCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI3_SCLK_SELECT_INPUT_REG|macro|IOMUXC_ECSPI3_SCLK_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI3_SCLK_SELECT_INPUT|macro|IOMUXC_ECSPI3_SCLK_SELECT_INPUT
DECL|IOMUXC_ECSPI3_SS0_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI3_SS0_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI3_SS0_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI3_SS0_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI3_SS0_B_SELECT_INPUT_REG|macro|IOMUXC_ECSPI3_SS0_B_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI3_SS0_B_SELECT_INPUT|macro|IOMUXC_ECSPI3_SS0_B_SELECT_INPUT
DECL|IOMUXC_ECSPI4_MISO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI4_MISO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI4_MISO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI4_MISO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI4_MISO_SELECT_INPUT_DAISY|macro|IOMUXC_ECSPI4_MISO_SELECT_INPUT_DAISY
DECL|IOMUXC_ECSPI4_MISO_SELECT_INPUT_REG|macro|IOMUXC_ECSPI4_MISO_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI4_MISO_SELECT_INPUT|macro|IOMUXC_ECSPI4_MISO_SELECT_INPUT
DECL|IOMUXC_ECSPI4_MOSI_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI4_MOSI_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI4_MOSI_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI4_MOSI_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI4_MOSI_SELECT_INPUT_DAISY|macro|IOMUXC_ECSPI4_MOSI_SELECT_INPUT_DAISY
DECL|IOMUXC_ECSPI4_MOSI_SELECT_INPUT_REG|macro|IOMUXC_ECSPI4_MOSI_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI4_MOSI_SELECT_INPUT|macro|IOMUXC_ECSPI4_MOSI_SELECT_INPUT
DECL|IOMUXC_ECSPI4_SCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI4_SCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI4_SCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI4_SCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI4_SCLK_SELECT_INPUT_DAISY|macro|IOMUXC_ECSPI4_SCLK_SELECT_INPUT_DAISY
DECL|IOMUXC_ECSPI4_SCLK_SELECT_INPUT_REG|macro|IOMUXC_ECSPI4_SCLK_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI4_SCLK_SELECT_INPUT|macro|IOMUXC_ECSPI4_SCLK_SELECT_INPUT
DECL|IOMUXC_ECSPI4_SS0_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI4_SS0_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI4_SS0_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI4_SS0_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI4_SS0_B_SELECT_INPUT_DAISY|macro|IOMUXC_ECSPI4_SS0_B_SELECT_INPUT_DAISY
DECL|IOMUXC_ECSPI4_SS0_B_SELECT_INPUT_REG|macro|IOMUXC_ECSPI4_SS0_B_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI4_SS0_B_SELECT_INPUT|macro|IOMUXC_ECSPI4_SS0_B_SELECT_INPUT
DECL|IOMUXC_ENET1_MDIO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ENET1_MDIO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ENET1_MDIO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ENET1_MDIO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ENET1_MDIO_SELECT_INPUT_DAISY|macro|IOMUXC_ENET1_MDIO_SELECT_INPUT_DAISY
DECL|IOMUXC_ENET1_MDIO_SELECT_INPUT_REG|macro|IOMUXC_ENET1_MDIO_SELECT_INPUT_REG
DECL|IOMUXC_ENET1_MDIO_SELECT_INPUT|macro|IOMUXC_ENET1_MDIO_SELECT_INPUT
DECL|IOMUXC_ENET1_RX_CLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ENET1_RX_CLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ENET1_RX_CLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ENET1_RX_CLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ENET1_RX_CLK_SELECT_INPUT_REG|macro|IOMUXC_ENET1_RX_CLK_SELECT_INPUT_REG
DECL|IOMUXC_ENET1_RX_CLK_SELECT_INPUT|macro|IOMUXC_ENET1_RX_CLK_SELECT_INPUT
DECL|IOMUXC_ENET2_MDIO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ENET2_MDIO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ENET2_MDIO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ENET2_MDIO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ENET2_MDIO_SELECT_INPUT_DAISY|macro|IOMUXC_ENET2_MDIO_SELECT_INPUT_DAISY
DECL|IOMUXC_ENET2_MDIO_SELECT_INPUT_REG|macro|IOMUXC_ENET2_MDIO_SELECT_INPUT_REG
DECL|IOMUXC_ENET2_MDIO_SELECT_INPUT|macro|IOMUXC_ENET2_MDIO_SELECT_INPUT
DECL|IOMUXC_ENET2_RX_CLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ENET2_RX_CLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ENET2_RX_CLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ENET2_RX_CLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ENET2_RX_CLK_SELECT_INPUT_REG|macro|IOMUXC_ENET2_RX_CLK_SELECT_INPUT_REG
DECL|IOMUXC_ENET2_RX_CLK_SELECT_INPUT|macro|IOMUXC_ENET2_RX_CLK_SELECT_INPUT
DECL|IOMUXC_EPDC_PWR_IRQ_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_EPDC_PWR_IRQ_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_EPDC_PWR_IRQ_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_EPDC_PWR_IRQ_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_EPDC_PWR_IRQ_SELECT_INPUT_REG|macro|IOMUXC_EPDC_PWR_IRQ_SELECT_INPUT_REG
DECL|IOMUXC_EPDC_PWR_IRQ_SELECT_INPUT|macro|IOMUXC_EPDC_PWR_IRQ_SELECT_INPUT
DECL|IOMUXC_EPDC_PWR_STAT_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_EPDC_PWR_STAT_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_EPDC_PWR_STAT_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_EPDC_PWR_STAT_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_EPDC_PWR_STAT_SELECT_INPUT_REG|macro|IOMUXC_EPDC_PWR_STAT_SELECT_INPUT_REG
DECL|IOMUXC_EPDC_PWR_STAT_SELECT_INPUT|macro|IOMUXC_EPDC_PWR_STAT_SELECT_INPUT
DECL|IOMUXC_FLEXCAN1_RX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXCAN1_RX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXCAN1_RX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXCAN1_RX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXCAN1_RX_SELECT_INPUT_DAISY|macro|IOMUXC_FLEXCAN1_RX_SELECT_INPUT_DAISY
DECL|IOMUXC_FLEXCAN1_RX_SELECT_INPUT_REG|macro|IOMUXC_FLEXCAN1_RX_SELECT_INPUT_REG
DECL|IOMUXC_FLEXCAN1_RX_SELECT_INPUT|macro|IOMUXC_FLEXCAN1_RX_SELECT_INPUT
DECL|IOMUXC_FLEXCAN2_RX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXCAN2_RX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXCAN2_RX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXCAN2_RX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXCAN2_RX_SELECT_INPUT_DAISY|macro|IOMUXC_FLEXCAN2_RX_SELECT_INPUT_DAISY
DECL|IOMUXC_FLEXCAN2_RX_SELECT_INPUT_REG|macro|IOMUXC_FLEXCAN2_RX_SELECT_INPUT_REG
DECL|IOMUXC_FLEXCAN2_RX_SELECT_INPUT|macro|IOMUXC_FLEXCAN2_RX_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER1_CH0_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER1_CH0_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER1_CH0_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER1_CH0_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER1_CH0_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER1_CH0_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER1_CH0_SELECT_INPUT|macro|IOMUXC_FLEXTIMER1_CH0_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER1_CH1_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER1_CH1_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER1_CH1_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER1_CH1_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER1_CH1_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER1_CH1_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER1_CH1_SELECT_INPUT|macro|IOMUXC_FLEXTIMER1_CH1_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER1_CH2_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER1_CH2_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER1_CH2_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER1_CH2_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER1_CH2_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER1_CH2_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER1_CH2_SELECT_INPUT|macro|IOMUXC_FLEXTIMER1_CH2_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER1_CH3_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER1_CH3_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER1_CH3_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER1_CH3_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER1_CH3_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER1_CH3_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER1_CH3_SELECT_INPUT|macro|IOMUXC_FLEXTIMER1_CH3_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER1_CH4_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER1_CH4_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER1_CH4_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER1_CH4_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER1_CH4_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER1_CH4_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER1_CH4_SELECT_INPUT|macro|IOMUXC_FLEXTIMER1_CH4_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER1_CH5_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER1_CH5_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER1_CH5_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER1_CH5_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER1_CH5_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER1_CH5_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER1_CH5_SELECT_INPUT|macro|IOMUXC_FLEXTIMER1_CH5_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER1_CH6_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER1_CH6_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER1_CH6_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER1_CH6_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER1_CH6_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER1_CH6_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER1_CH6_SELECT_INPUT|macro|IOMUXC_FLEXTIMER1_CH6_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER1_CH7_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER1_CH7_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER1_CH7_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER1_CH7_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER1_CH7_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER1_CH7_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER1_CH7_SELECT_INPUT|macro|IOMUXC_FLEXTIMER1_CH7_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER1_PHA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER1_PHA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER1_PHA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER1_PHA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER1_PHA_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER1_PHA_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER1_PHA_SELECT_INPUT|macro|IOMUXC_FLEXTIMER1_PHA_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER1_PHB_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER1_PHB_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER1_PHB_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER1_PHB_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER1_PHB_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER1_PHB_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER1_PHB_SELECT_INPUT|macro|IOMUXC_FLEXTIMER1_PHB_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER2_CH0_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER2_CH0_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER2_CH0_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER2_CH0_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER2_CH0_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER2_CH0_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER2_CH0_SELECT_INPUT|macro|IOMUXC_FLEXTIMER2_CH0_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER2_CH1_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER2_CH1_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER2_CH1_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER2_CH1_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER2_CH1_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER2_CH1_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER2_CH1_SELECT_INPUT|macro|IOMUXC_FLEXTIMER2_CH1_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER2_CH2_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER2_CH2_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER2_CH2_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER2_CH2_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER2_CH2_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER2_CH2_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER2_CH2_SELECT_INPUT|macro|IOMUXC_FLEXTIMER2_CH2_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER2_CH3_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER2_CH3_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER2_CH3_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER2_CH3_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER2_CH3_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER2_CH3_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER2_CH3_SELECT_INPUT|macro|IOMUXC_FLEXTIMER2_CH3_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER2_CH4_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER2_CH4_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER2_CH4_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER2_CH4_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER2_CH4_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER2_CH4_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER2_CH4_SELECT_INPUT|macro|IOMUXC_FLEXTIMER2_CH4_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER2_CH5_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER2_CH5_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER2_CH5_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER2_CH5_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER2_CH5_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER2_CH5_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER2_CH5_SELECT_INPUT|macro|IOMUXC_FLEXTIMER2_CH5_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER2_CH6_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER2_CH6_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER2_CH6_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER2_CH6_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER2_CH6_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER2_CH6_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER2_CH6_SELECT_INPUT|macro|IOMUXC_FLEXTIMER2_CH6_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER2_CH7_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER2_CH7_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER2_CH7_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER2_CH7_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER2_CH7_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER2_CH7_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER2_CH7_SELECT_INPUT|macro|IOMUXC_FLEXTIMER2_CH7_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER2_PHA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER2_PHA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER2_PHA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER2_PHA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER2_PHA_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER2_PHA_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER2_PHA_SELECT_INPUT|macro|IOMUXC_FLEXTIMER2_PHA_SELECT_INPUT
DECL|IOMUXC_FLEXTIMER2_PHB_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_FLEXTIMER2_PHB_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_FLEXTIMER2_PHB_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_FLEXTIMER2_PHB_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_FLEXTIMER2_PHB_SELECT_INPUT_REG|macro|IOMUXC_FLEXTIMER2_PHB_SELECT_INPUT_REG
DECL|IOMUXC_FLEXTIMER2_PHB_SELECT_INPUT|macro|IOMUXC_FLEXTIMER2_PHB_SELECT_INPUT
DECL|IOMUXC_GPR_BASE_ADDRS|macro|IOMUXC_GPR_BASE_ADDRS
DECL|IOMUXC_GPR_BASE_PTRS|macro|IOMUXC_GPR_BASE_PTRS
DECL|IOMUXC_GPR_BASE_PTR|macro|IOMUXC_GPR_BASE_PTR
DECL|IOMUXC_GPR_BASE|macro|IOMUXC_GPR_BASE
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_SHIFT
DECL|IOMUXC_GPR_GPR0_REG|macro|IOMUXC_GPR_GPR0_REG
DECL|IOMUXC_GPR_GPR0|macro|IOMUXC_GPR_GPR0
DECL|IOMUXC_GPR_GPR10_GPR10_LOCK_MASK|macro|IOMUXC_GPR_GPR10_GPR10_LOCK_MASK
DECL|IOMUXC_GPR_GPR10_GPR10_LOCK_SHIFT|macro|IOMUXC_GPR_GPR10_GPR10_LOCK_SHIFT
DECL|IOMUXC_GPR_GPR10_GPR10_LOCK|macro|IOMUXC_GPR_GPR10_GPR10_LOCK
DECL|IOMUXC_GPR_GPR10_OCRAM_EPDC_TZ_ADDR_MASK|macro|IOMUXC_GPR_GPR10_OCRAM_EPDC_TZ_ADDR_MASK
DECL|IOMUXC_GPR_GPR10_OCRAM_EPDC_TZ_ADDR_SHIFT|macro|IOMUXC_GPR_GPR10_OCRAM_EPDC_TZ_ADDR_SHIFT
DECL|IOMUXC_GPR_GPR10_OCRAM_EPDC_TZ_ADDR|macro|IOMUXC_GPR_GPR10_OCRAM_EPDC_TZ_ADDR
DECL|IOMUXC_GPR_GPR10_OCRAM_EPDC_TZ_EN_MASK|macro|IOMUXC_GPR_GPR10_OCRAM_EPDC_TZ_EN_MASK
DECL|IOMUXC_GPR_GPR10_OCRAM_EPDC_TZ_EN_SHIFT|macro|IOMUXC_GPR_GPR10_OCRAM_EPDC_TZ_EN_SHIFT
DECL|IOMUXC_GPR_GPR10_REG|macro|IOMUXC_GPR_GPR10_REG
DECL|IOMUXC_GPR_GPR10_SEC_ERR_RESP_EN_MASK|macro|IOMUXC_GPR_GPR10_SEC_ERR_RESP_EN_MASK
DECL|IOMUXC_GPR_GPR10_SEC_ERR_RESP_EN_SHIFT|macro|IOMUXC_GPR_GPR10_SEC_ERR_RESP_EN_SHIFT
DECL|IOMUXC_GPR_GPR10|macro|IOMUXC_GPR_GPR10
DECL|IOMUXC_GPR_GPR11_GPR11_LOCK_MASK|macro|IOMUXC_GPR_GPR11_GPR11_LOCK_MASK
DECL|IOMUXC_GPR_GPR11_GPR11_LOCK_SHIFT|macro|IOMUXC_GPR_GPR11_GPR11_LOCK_SHIFT
DECL|IOMUXC_GPR_GPR11_GPR11_LOCK|macro|IOMUXC_GPR_GPR11_GPR11_LOCK
DECL|IOMUXC_GPR_GPR11_OCRAM_PXP_TZ_ADDR_MASK|macro|IOMUXC_GPR_GPR11_OCRAM_PXP_TZ_ADDR_MASK
DECL|IOMUXC_GPR_GPR11_OCRAM_PXP_TZ_ADDR_SHIFT|macro|IOMUXC_GPR_GPR11_OCRAM_PXP_TZ_ADDR_SHIFT
DECL|IOMUXC_GPR_GPR11_OCRAM_PXP_TZ_ADDR|macro|IOMUXC_GPR_GPR11_OCRAM_PXP_TZ_ADDR
DECL|IOMUXC_GPR_GPR11_OCRAM_PXP_TZ_EN_MASK|macro|IOMUXC_GPR_GPR11_OCRAM_PXP_TZ_EN_MASK
DECL|IOMUXC_GPR_GPR11_OCRAM_PXP_TZ_EN_SHIFT|macro|IOMUXC_GPR_GPR11_OCRAM_PXP_TZ_EN_SHIFT
DECL|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR_MASK|macro|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR_MASK
DECL|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR_SHIFT|macro|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR_SHIFT
DECL|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR|macro|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR
DECL|IOMUXC_GPR_GPR11_OCRAM_S_TZ_EN_MASK|macro|IOMUXC_GPR_GPR11_OCRAM_S_TZ_EN_MASK
DECL|IOMUXC_GPR_GPR11_OCRAM_S_TZ_EN_SHIFT|macro|IOMUXC_GPR_GPR11_OCRAM_S_TZ_EN_SHIFT
DECL|IOMUXC_GPR_GPR11_OCRAM_TZ_ADDR_MASK|macro|IOMUXC_GPR_GPR11_OCRAM_TZ_ADDR_MASK
DECL|IOMUXC_GPR_GPR11_OCRAM_TZ_ADDR_SHIFT|macro|IOMUXC_GPR_GPR11_OCRAM_TZ_ADDR_SHIFT
DECL|IOMUXC_GPR_GPR11_OCRAM_TZ_ADDR|macro|IOMUXC_GPR_GPR11_OCRAM_TZ_ADDR
DECL|IOMUXC_GPR_GPR11_OCRAM_TZ_EN_MASK|macro|IOMUXC_GPR_GPR11_OCRAM_TZ_EN_MASK
DECL|IOMUXC_GPR_GPR11_OCRAM_TZ_EN_SHIFT|macro|IOMUXC_GPR_GPR11_OCRAM_TZ_EN_SHIFT
DECL|IOMUXC_GPR_GPR11_REG|macro|IOMUXC_GPR_GPR11_REG
DECL|IOMUXC_GPR_GPR11|macro|IOMUXC_GPR_GPR11
DECL|IOMUXC_GPR_GPR12_PCIE_CTRL_DEVICE_TYPE_MASK|macro|IOMUXC_GPR_GPR12_PCIE_CTRL_DEVICE_TYPE_MASK
DECL|IOMUXC_GPR_GPR12_PCIE_CTRL_DEVICE_TYPE_SHIFT|macro|IOMUXC_GPR_GPR12_PCIE_CTRL_DEVICE_TYPE_SHIFT
DECL|IOMUXC_GPR_GPR12_PCIE_CTRL_DEVICE_TYPE|macro|IOMUXC_GPR_GPR12_PCIE_CTRL_DEVICE_TYPE
DECL|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_CTRL_BUS_MASK|macro|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_CTRL_BUS_MASK
DECL|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_CTRL_BUS_SHIFT|macro|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_CTRL_BUS_SHIFT
DECL|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_CTRL_BUS|macro|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_CTRL_BUS
DECL|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_STATUS_BUS_SELECT_MASK|macro|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_STATUS_BUS_SELECT_MASK
DECL|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_STATUS_BUS_SELECT_SHIFT|macro|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_STATUS_BUS_SELECT_SHIFT
DECL|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_STATUS_BUS_SELECT|macro|IOMUXC_GPR_GPR12_PCIE_CTRL_DIAG_STATUS_BUS_SELECT
DECL|IOMUXC_GPR_GPR12_PCIE_PHY_CMN_REG_RST_MASK|macro|IOMUXC_GPR_GPR12_PCIE_PHY_CMN_REG_RST_MASK
DECL|IOMUXC_GPR_GPR12_PCIE_PHY_CMN_REG_RST_SHIFT|macro|IOMUXC_GPR_GPR12_PCIE_PHY_CMN_REG_RST_SHIFT
DECL|IOMUXC_GPR_GPR12_PCIE_PHY_REFCLK_SEL_MASK|macro|IOMUXC_GPR_GPR12_PCIE_PHY_REFCLK_SEL_MASK
DECL|IOMUXC_GPR_GPR12_PCIE_PHY_REFCLK_SEL_SHIFT|macro|IOMUXC_GPR_GPR12_PCIE_PHY_REFCLK_SEL_SHIFT
DECL|IOMUXC_GPR_GPR12_PCIE_PHY_SSC_EN_MASK|macro|IOMUXC_GPR_GPR12_PCIE_PHY_SSC_EN_MASK
DECL|IOMUXC_GPR_GPR12_PCIE_PHY_SSC_EN_SHIFT|macro|IOMUXC_GPR_GPR12_PCIE_PHY_SSC_EN_SHIFT
DECL|IOMUXC_GPR_GPR12_PCIE_PHY_TRSV_REG_RST_CH0_MASK|macro|IOMUXC_GPR_GPR12_PCIE_PHY_TRSV_REG_RST_CH0_MASK
DECL|IOMUXC_GPR_GPR12_PCIE_PHY_TRSV_REG_RST_CH0_SHIFT|macro|IOMUXC_GPR_GPR12_PCIE_PHY_TRSV_REG_RST_CH0_SHIFT
DECL|IOMUXC_GPR_GPR12_PCIE_PHY_TRSV_RST_CH0_MASK|macro|IOMUXC_GPR_GPR12_PCIE_PHY_TRSV_RST_CH0_MASK
DECL|IOMUXC_GPR_GPR12_PCIE_PHY_TRSV_RST_CH0_SHIFT|macro|IOMUXC_GPR_GPR12_PCIE_PHY_TRSV_RST_CH0_SHIFT
DECL|IOMUXC_GPR_GPR12_REG|macro|IOMUXC_GPR_GPR12_REG
DECL|IOMUXC_GPR_GPR12|macro|IOMUXC_GPR_GPR12
DECL|IOMUXC_GPR_GPR13_ARCACHE_EPDC_EN_MASK|macro|IOMUXC_GPR_GPR13_ARCACHE_EPDC_EN_MASK
DECL|IOMUXC_GPR_GPR13_ARCACHE_EPDC_EN_SHIFT|macro|IOMUXC_GPR_GPR13_ARCACHE_EPDC_EN_SHIFT
DECL|IOMUXC_GPR_GPR13_ARCACHE_EPDC_MASK|macro|IOMUXC_GPR_GPR13_ARCACHE_EPDC_MASK
DECL|IOMUXC_GPR_GPR13_ARCACHE_EPDC_SHIFT|macro|IOMUXC_GPR_GPR13_ARCACHE_EPDC_SHIFT
DECL|IOMUXC_GPR_GPR13_ARCACHE_LCDIF_EN_MASK|macro|IOMUXC_GPR_GPR13_ARCACHE_LCDIF_EN_MASK
DECL|IOMUXC_GPR_GPR13_ARCACHE_LCDIF_EN_SHIFT|macro|IOMUXC_GPR_GPR13_ARCACHE_LCDIF_EN_SHIFT
DECL|IOMUXC_GPR_GPR13_ARCACHE_LCDIF_MASK|macro|IOMUXC_GPR_GPR13_ARCACHE_LCDIF_MASK
DECL|IOMUXC_GPR_GPR13_ARCACHE_LCDIF_SHIFT|macro|IOMUXC_GPR_GPR13_ARCACHE_LCDIF_SHIFT
DECL|IOMUXC_GPR_GPR13_ARCACHE_PCIE_EN_MASK|macro|IOMUXC_GPR_GPR13_ARCACHE_PCIE_EN_MASK
DECL|IOMUXC_GPR_GPR13_ARCACHE_PCIE_EN_SHIFT|macro|IOMUXC_GPR_GPR13_ARCACHE_PCIE_EN_SHIFT
DECL|IOMUXC_GPR_GPR13_ARCACHE_PCIE_MASK|macro|IOMUXC_GPR_GPR13_ARCACHE_PCIE_MASK
DECL|IOMUXC_GPR_GPR13_ARCACHE_PCIE_SHIFT|macro|IOMUXC_GPR_GPR13_ARCACHE_PCIE_SHIFT
DECL|IOMUXC_GPR_GPR13_ARCACHE_PXP_EN_MASK|macro|IOMUXC_GPR_GPR13_ARCACHE_PXP_EN_MASK
DECL|IOMUXC_GPR_GPR13_ARCACHE_PXP_EN_SHIFT|macro|IOMUXC_GPR_GPR13_ARCACHE_PXP_EN_SHIFT
DECL|IOMUXC_GPR_GPR13_ARCACHE_PXP_MASK|macro|IOMUXC_GPR_GPR13_ARCACHE_PXP_MASK
DECL|IOMUXC_GPR_GPR13_ARCACHE_PXP_SHIFT|macro|IOMUXC_GPR_GPR13_ARCACHE_PXP_SHIFT
DECL|IOMUXC_GPR_GPR13_ARCACHE_USDHC_MASK|macro|IOMUXC_GPR_GPR13_ARCACHE_USDHC_MASK
DECL|IOMUXC_GPR_GPR13_ARCACHE_USDHC_SHIFT|macro|IOMUXC_GPR_GPR13_ARCACHE_USDHC_SHIFT
DECL|IOMUXC_GPR_GPR13_AWCACHE_EPDC_EN_MASK|macro|IOMUXC_GPR_GPR13_AWCACHE_EPDC_EN_MASK
DECL|IOMUXC_GPR_GPR13_AWCACHE_EPDC_EN_SHIFT|macro|IOMUXC_GPR_GPR13_AWCACHE_EPDC_EN_SHIFT
DECL|IOMUXC_GPR_GPR13_AWCACHE_EPDC_MASK|macro|IOMUXC_GPR_GPR13_AWCACHE_EPDC_MASK
DECL|IOMUXC_GPR_GPR13_AWCACHE_EPDC_SHIFT|macro|IOMUXC_GPR_GPR13_AWCACHE_EPDC_SHIFT
DECL|IOMUXC_GPR_GPR13_AWCACHE_PCIE_EN_MASK|macro|IOMUXC_GPR_GPR13_AWCACHE_PCIE_EN_MASK
DECL|IOMUXC_GPR_GPR13_AWCACHE_PCIE_EN_SHIFT|macro|IOMUXC_GPR_GPR13_AWCACHE_PCIE_EN_SHIFT
DECL|IOMUXC_GPR_GPR13_AWCACHE_PCIE_MASK|macro|IOMUXC_GPR_GPR13_AWCACHE_PCIE_MASK
DECL|IOMUXC_GPR_GPR13_AWCACHE_PCIE_SHIFT|macro|IOMUXC_GPR_GPR13_AWCACHE_PCIE_SHIFT
DECL|IOMUXC_GPR_GPR13_AWCACHE_PXP_EN_MASK|macro|IOMUXC_GPR_GPR13_AWCACHE_PXP_EN_MASK
DECL|IOMUXC_GPR_GPR13_AWCACHE_PXP_EN_SHIFT|macro|IOMUXC_GPR_GPR13_AWCACHE_PXP_EN_SHIFT
DECL|IOMUXC_GPR_GPR13_AWCACHE_PXP_MASK|macro|IOMUXC_GPR_GPR13_AWCACHE_PXP_MASK
DECL|IOMUXC_GPR_GPR13_AWCACHE_PXP_SHIFT|macro|IOMUXC_GPR_GPR13_AWCACHE_PXP_SHIFT
DECL|IOMUXC_GPR_GPR13_AWCACHE_USDHC_MASK|macro|IOMUXC_GPR_GPR13_AWCACHE_USDHC_MASK
DECL|IOMUXC_GPR_GPR13_AWCACHE_USDHC_SHIFT|macro|IOMUXC_GPR_GPR13_AWCACHE_USDHC_SHIFT
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_AFC_CODE_OUT_CH0_MASK|macro|IOMUXC_GPR_GPR13_PCIE_PHY_AFC_CODE_OUT_CH0_MASK
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_AFC_CODE_OUT_CH0_SHIFT|macro|IOMUXC_GPR_GPR13_PCIE_PHY_AFC_CODE_OUT_CH0_SHIFT
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_AFC_CODE_OUT_CH0|macro|IOMUXC_GPR_GPR13_PCIE_PHY_AFC_CODE_OUT_CH0
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_CDR_VCO_MON_CH0_MASK|macro|IOMUXC_GPR_GPR13_PCIE_PHY_CDR_VCO_MON_CH0_MASK
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_CDR_VCO_MON_CH0_SHIFT|macro|IOMUXC_GPR_GPR13_PCIE_PHY_CDR_VCO_MON_CH0_SHIFT
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_PCS_REFCLK_DISABLE_MASK|macro|IOMUXC_GPR_GPR13_PCIE_PHY_PCS_REFCLK_DISABLE_MASK
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_PCS_REFCLK_DISABLE_SHIFT|macro|IOMUXC_GPR_GPR13_PCIE_PHY_PCS_REFCLK_DISABLE_SHIFT
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_PMA_CDR_LOCKED_CH0_MASK|macro|IOMUXC_GPR_GPR13_PCIE_PHY_PMA_CDR_LOCKED_CH0_MASK
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_PMA_CDR_LOCKED_CH0_SHIFT|macro|IOMUXC_GPR_GPR13_PCIE_PHY_PMA_CDR_LOCKED_CH0_SHIFT
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_PMA_RX_PRESENT_CH0_MASK|macro|IOMUXC_GPR_GPR13_PCIE_PHY_PMA_RX_PRESENT_CH0_MASK
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_PMA_RX_PRESENT_CH0_SHIFT|macro|IOMUXC_GPR_GPR13_PCIE_PHY_PMA_RX_PRESENT_CH0_SHIFT
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_VCO_BAND_MASK|macro|IOMUXC_GPR_GPR13_PCIE_PHY_VCO_BAND_MASK
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_VCO_BAND_SHIFT|macro|IOMUXC_GPR_GPR13_PCIE_PHY_VCO_BAND_SHIFT
DECL|IOMUXC_GPR_GPR13_PCIE_PHY_VCO_BAND|macro|IOMUXC_GPR_GPR13_PCIE_PHY_VCO_BAND
DECL|IOMUXC_GPR_GPR13_REG|macro|IOMUXC_GPR_GPR13_REG
DECL|IOMUXC_GPR_GPR13|macro|IOMUXC_GPR_GPR13
DECL|IOMUXC_GPR_GPR14_REG|macro|IOMUXC_GPR_GPR14_REG
DECL|IOMUXC_GPR_GPR14_SIM1_SIMV2_EMV_SEL_MASK|macro|IOMUXC_GPR_GPR14_SIM1_SIMV2_EMV_SEL_MASK
DECL|IOMUXC_GPR_GPR14_SIM1_SIMV2_EMV_SEL_SHIFT|macro|IOMUXC_GPR_GPR14_SIM1_SIMV2_EMV_SEL_SHIFT
DECL|IOMUXC_GPR_GPR14_SIM2_SIMV2_EMV_SEL_MASK|macro|IOMUXC_GPR_GPR14_SIM2_SIMV2_EMV_SEL_MASK
DECL|IOMUXC_GPR_GPR14_SIM2_SIMV2_EMV_SEL_SHIFT|macro|IOMUXC_GPR_GPR14_SIM2_SIMV2_EMV_SEL_SHIFT
DECL|IOMUXC_GPR_GPR14|macro|IOMUXC_GPR_GPR14
DECL|IOMUXC_GPR_GPR15_LVDS_I_AUTO_SEL_MASK|macro|IOMUXC_GPR_GPR15_LVDS_I_AUTO_SEL_MASK
DECL|IOMUXC_GPR_GPR15_LVDS_I_AUTO_SEL_SHIFT|macro|IOMUXC_GPR_GPR15_LVDS_I_AUTO_SEL_SHIFT
DECL|IOMUXC_GPR_GPR15_LVDS_I_DESKEW_CNT_SET_MASK|macro|IOMUXC_GPR_GPR15_LVDS_I_DESKEW_CNT_SET_MASK
DECL|IOMUXC_GPR_GPR15_LVDS_I_DESKEW_CNT_SET_SHIFT|macro|IOMUXC_GPR_GPR15_LVDS_I_DESKEW_CNT_SET_SHIFT
DECL|IOMUXC_GPR_GPR15_LVDS_I_DESKEW_CNT_SET|macro|IOMUXC_GPR_GPR15_LVDS_I_DESKEW_CNT_SET
DECL|IOMUXC_GPR_GPR15_LVDS_I_LOCK_PPM_SET_MASK|macro|IOMUXC_GPR_GPR15_LVDS_I_LOCK_PPM_SET_MASK
DECL|IOMUXC_GPR_GPR15_LVDS_I_LOCK_PPM_SET_SHIFT|macro|IOMUXC_GPR_GPR15_LVDS_I_LOCK_PPM_SET_SHIFT
DECL|IOMUXC_GPR_GPR15_LVDS_I_LOCK_PPM_SET|macro|IOMUXC_GPR_GPR15_LVDS_I_LOCK_PPM_SET
DECL|IOMUXC_GPR_GPR15_LVDS_I_VBLK_FLAG_MASK|macro|IOMUXC_GPR_GPR15_LVDS_I_VBLK_FLAG_MASK
DECL|IOMUXC_GPR_GPR15_LVDS_I_VBLK_FLAG_SHIFT|macro|IOMUXC_GPR_GPR15_LVDS_I_VBLK_FLAG_SHIFT
DECL|IOMUXC_GPR_GPR15_REG|macro|IOMUXC_GPR_GPR15_REG
DECL|IOMUXC_GPR_GPR15|macro|IOMUXC_GPR_GPR15
DECL|IOMUXC_GPR_GPR16_LVDS_AUTO_DSK_SEL_MASK|macro|IOMUXC_GPR_GPR16_LVDS_AUTO_DSK_SEL_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_AUTO_DSK_SEL_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_AUTO_DSK_SEL_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_CNNCT_CNT_MASK|macro|IOMUXC_GPR_GPR16_LVDS_CNNCT_CNT_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_CNNCT_CNT_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_CNNCT_CNT_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_CNNCT_CNT|macro|IOMUXC_GPR_GPR16_LVDS_CNNCT_CNT
DECL|IOMUXC_GPR_GPR16_LVDS_CNNCT_MODE_SEL_MASK|macro|IOMUXC_GPR_GPR16_LVDS_CNNCT_MODE_SEL_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_CNNCT_MODE_SEL_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_CNNCT_MODE_SEL_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_CNTB_TDLY_MASK|macro|IOMUXC_GPR_GPR16_LVDS_CNTB_TDLY_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_CNTB_TDLY_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_CNTB_TDLY_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_FC_CODE_MASK|macro|IOMUXC_GPR_GPR16_LVDS_FC_CODE_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_FC_CODE_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_FC_CODE_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_FC_CODE|macro|IOMUXC_GPR_GPR16_LVDS_FC_CODE
DECL|IOMUXC_GPR_GPR16_LVDS_FLT_CNT_MASK|macro|IOMUXC_GPR_GPR16_LVDS_FLT_CNT_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_FLT_CNT_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_FLT_CNT_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_LOCK_CNT_MASK|macro|IOMUXC_GPR_GPR16_LVDS_LOCK_CNT_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_LOCK_CNT_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_LOCK_CNT_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_OUTCON_MASK|macro|IOMUXC_GPR_GPR16_LVDS_OUTCON_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_OUTCON_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_OUTCON_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_SEL_DATABF_MASK|macro|IOMUXC_GPR_GPR16_LVDS_SEL_DATABF_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_SEL_DATABF_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_SEL_DATABF_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_SKEWINI_MASK|macro|IOMUXC_GPR_GPR16_LVDS_SKEWINI_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_SKEWINI_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_SKEWINI_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_SKEW_EN_H_MASK|macro|IOMUXC_GPR_GPR16_LVDS_SKEW_EN_H_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_SKEW_EN_H_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_SKEW_EN_H_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_SKEW_REG_CUR_MASK|macro|IOMUXC_GPR_GPR16_LVDS_SKEW_REG_CUR_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_SKEW_REG_CUR_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_SKEW_REG_CUR_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_SKEW_REG_CUR|macro|IOMUXC_GPR_GPR16_LVDS_SKEW_REG_CUR
DECL|IOMUXC_GPR_GPR16_LVDS_SK_BIAS_MASK|macro|IOMUXC_GPR_GPR16_LVDS_SK_BIAS_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_SK_BIAS_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_SK_BIAS_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_SK_BIAS|macro|IOMUXC_GPR_GPR16_LVDS_SK_BIAS
DECL|IOMUXC_GPR_GPR16_LVDS_SRC_TRH_MASK|macro|IOMUXC_GPR_GPR16_LVDS_SRC_TRH_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_SRC_TRH_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_SRC_TRH_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_VOD_HIGH_S_MASK|macro|IOMUXC_GPR_GPR16_LVDS_VOD_HIGH_S_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_VOD_HIGH_S_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_VOD_HIGH_S_SHIFT
DECL|IOMUXC_GPR_GPR16_LVDS_VOD_ONLY_CNT_MASK|macro|IOMUXC_GPR_GPR16_LVDS_VOD_ONLY_CNT_MASK
DECL|IOMUXC_GPR_GPR16_LVDS_VOD_ONLY_CNT_SHIFT|macro|IOMUXC_GPR_GPR16_LVDS_VOD_ONLY_CNT_SHIFT
DECL|IOMUXC_GPR_GPR16_REG|macro|IOMUXC_GPR_GPR16_REG
DECL|IOMUXC_GPR_GPR16|macro|IOMUXC_GPR_GPR16
DECL|IOMUXC_GPR_GPR17_LVDS_CNT_PEN_H_MASK|macro|IOMUXC_GPR_GPR17_LVDS_CNT_PEN_H_MASK
DECL|IOMUXC_GPR_GPR17_LVDS_CNT_PEN_H_SHIFT|macro|IOMUXC_GPR_GPR17_LVDS_CNT_PEN_H_SHIFT
DECL|IOMUXC_GPR_GPR17_LVDS_CNT_PEN_H|macro|IOMUXC_GPR_GPR17_LVDS_CNT_PEN_H
DECL|IOMUXC_GPR_GPR17_LVDS_CNT_VOD_H_MASK|macro|IOMUXC_GPR_GPR17_LVDS_CNT_VOD_H_MASK
DECL|IOMUXC_GPR_GPR17_LVDS_CNT_VOD_H_SHIFT|macro|IOMUXC_GPR_GPR17_LVDS_CNT_VOD_H_SHIFT
DECL|IOMUXC_GPR_GPR17_LVDS_CNT_VOD_H|macro|IOMUXC_GPR_GPR17_LVDS_CNT_VOD_H
DECL|IOMUXC_GPR_GPR17_REG|macro|IOMUXC_GPR_GPR17_REG
DECL|IOMUXC_GPR_GPR17|macro|IOMUXC_GPR_GPR17
DECL|IOMUXC_GPR_GPR18_LVDS_DLYS_BST_MASK|macro|IOMUXC_GPR_GPR18_LVDS_DLYS_BST_MASK
DECL|IOMUXC_GPR_GPR18_LVDS_DLYS_BST_SHIFT|macro|IOMUXC_GPR_GPR18_LVDS_DLYS_BST_SHIFT
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_CH_SEL_MASK|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_CH_SEL_MASK
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_CH_SEL_SHIFT|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_CH_SEL_SHIFT
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_CH_SEL|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_CH_SEL
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_CLK_INV_MASK|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_CLK_INV_MASK
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_CLK_INV_SHIFT|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_CLK_INV_SHIFT
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_CLK_INV|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_CLK_INV
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_DATA_INV_MASK|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_DATA_INV_MASK
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_DATA_INV_SHIFT|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_DATA_INV_SHIFT
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_DATA_INV|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_DATA_INV
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_EN_MASK|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_EN_MASK
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_EN_SHIFT|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_EN_SHIFT
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_FORCE_ERROR_MASK|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_FORCE_ERROR_MASK
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_FORCE_ERROR_SHIFT|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_FORCE_ERROR_SHIFT
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_PAT_SEL_MASK|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_PAT_SEL_MASK
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_PAT_SEL_SHIFT|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_PAT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_PAT_SEL|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_PAT_SEL
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_RESETB_MASK|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_RESETB_MASK
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_RESETB_SHIFT|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_RESETB_SHIFT
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_SKEW_CTRL_MASK|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_SKEW_CTRL_MASK
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_SKEW_CTRL_SHIFT|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_SKEW_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_SKEW_CTRL|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_SKEW_CTRL
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_USER_PATTERN_MASK|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_USER_PATTERN_MASK
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_USER_PATTERN_SHIFT|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_USER_PATTERN_SHIFT
DECL|IOMUXC_GPR_GPR18_LVDS_I_BIST_USER_PATTERN|macro|IOMUXC_GPR_GPR18_LVDS_I_BIST_USER_PATTERN
DECL|IOMUXC_GPR_GPR18_LVDS_SKINI_BST_MASK|macro|IOMUXC_GPR_GPR18_LVDS_SKINI_BST_MASK
DECL|IOMUXC_GPR_GPR18_LVDS_SKINI_BST_SHIFT|macro|IOMUXC_GPR_GPR18_LVDS_SKINI_BST_SHIFT
DECL|IOMUXC_GPR_GPR18_REG|macro|IOMUXC_GPR_GPR18_REG
DECL|IOMUXC_GPR_GPR18|macro|IOMUXC_GPR_GPR18
DECL|IOMUXC_GPR_GPR19_LVDS_MON_FOR_CNNCT_MASK|macro|IOMUXC_GPR_GPR19_LVDS_MON_FOR_CNNCT_MASK
DECL|IOMUXC_GPR_GPR19_LVDS_MON_FOR_CNNCT_SHIFT|macro|IOMUXC_GPR_GPR19_LVDS_MON_FOR_CNNCT_SHIFT
DECL|IOMUXC_GPR_GPR19_LVDS_O_BIST_ERR_COUNT_MASK|macro|IOMUXC_GPR_GPR19_LVDS_O_BIST_ERR_COUNT_MASK
DECL|IOMUXC_GPR_GPR19_LVDS_O_BIST_ERR_COUNT_SHIFT|macro|IOMUXC_GPR_GPR19_LVDS_O_BIST_ERR_COUNT_SHIFT
DECL|IOMUXC_GPR_GPR19_LVDS_O_BIST_ERR_COUNT|macro|IOMUXC_GPR_GPR19_LVDS_O_BIST_ERR_COUNT
DECL|IOMUXC_GPR_GPR19_LVDS_O_BIST_STATUS_MASK|macro|IOMUXC_GPR_GPR19_LVDS_O_BIST_STATUS_MASK
DECL|IOMUXC_GPR_GPR19_LVDS_O_BIST_STATUS_SHIFT|macro|IOMUXC_GPR_GPR19_LVDS_O_BIST_STATUS_SHIFT
DECL|IOMUXC_GPR_GPR19_LVDS_O_BIST_SYNC_MASK|macro|IOMUXC_GPR_GPR19_LVDS_O_BIST_SYNC_MASK
DECL|IOMUXC_GPR_GPR19_LVDS_O_BIST_SYNC_SHIFT|macro|IOMUXC_GPR_GPR19_LVDS_O_BIST_SYNC_SHIFT
DECL|IOMUXC_GPR_GPR19_REG|macro|IOMUXC_GPR_GPR19_REG
DECL|IOMUXC_GPR_GPR19|macro|IOMUXC_GPR_GPR19
DECL|IOMUXC_GPR_GPR1_DBG_ACK_MASK|macro|IOMUXC_GPR_GPR1_DBG_ACK_MASK
DECL|IOMUXC_GPR_GPR1_DBG_ACK_SHIFT|macro|IOMUXC_GPR_GPR1_DBG_ACK_SHIFT
DECL|IOMUXC_GPR_GPR1_DBG_ACK|macro|IOMUXC_GPR_GPR1_DBG_ACK
DECL|IOMUXC_GPR_GPR1_ENABLE_OCRAM_EPDC_MASK|macro|IOMUXC_GPR_GPR1_ENABLE_OCRAM_EPDC_MASK
DECL|IOMUXC_GPR_GPR1_ENABLE_OCRAM_EPDC_SHIFT|macro|IOMUXC_GPR_GPR1_ENABLE_OCRAM_EPDC_SHIFT
DECL|IOMUXC_GPR_GPR1_ENET1_CLK_DIR_MASK|macro|IOMUXC_GPR_GPR1_ENET1_CLK_DIR_MASK
DECL|IOMUXC_GPR_GPR1_ENET1_CLK_DIR_SHIFT|macro|IOMUXC_GPR_GPR1_ENET1_CLK_DIR_SHIFT
DECL|IOMUXC_GPR_GPR1_ENET1_TX_CLK_SEL_MASK|macro|IOMUXC_GPR_GPR1_ENET1_TX_CLK_SEL_MASK
DECL|IOMUXC_GPR_GPR1_ENET1_TX_CLK_SEL_SHIFT|macro|IOMUXC_GPR_GPR1_ENET1_TX_CLK_SEL_SHIFT
DECL|IOMUXC_GPR_GPR1_ENET2_CLK_DIR_MASK|macro|IOMUXC_GPR_GPR1_ENET2_CLK_DIR_MASK
DECL|IOMUXC_GPR_GPR1_ENET2_CLK_DIR_SHIFT|macro|IOMUXC_GPR_GPR1_ENET2_CLK_DIR_SHIFT
DECL|IOMUXC_GPR_GPR1_ENET2_TX_CLK_SEL_MASK|macro|IOMUXC_GPR_GPR1_ENET2_TX_CLK_SEL_MASK
DECL|IOMUXC_GPR_GPR1_ENET2_TX_CLK_SEL_SHIFT|macro|IOMUXC_GPR_GPR1_ENET2_TX_CLK_SEL_SHIFT
DECL|IOMUXC_GPR_GPR1_EXC_ERR_RESP_EN_MASK|macro|IOMUXC_GPR_GPR1_EXC_ERR_RESP_EN_MASK
DECL|IOMUXC_GPR_GPR1_EXC_ERR_RESP_EN_SHIFT|macro|IOMUXC_GPR_GPR1_EXC_ERR_RESP_EN_SHIFT
DECL|IOMUXC_GPR_GPR1_IRQ_MASK|macro|IOMUXC_GPR_GPR1_IRQ_MASK
DECL|IOMUXC_GPR_GPR1_IRQ_SHIFT|macro|IOMUXC_GPR_GPR1_IRQ_SHIFT
DECL|IOMUXC_GPR_GPR1_PAD_ADD_DS_MASK|macro|IOMUXC_GPR_GPR1_PAD_ADD_DS_MASK
DECL|IOMUXC_GPR_GPR1_PAD_ADD_DS_SHIFT|macro|IOMUXC_GPR_GPR1_PAD_ADD_DS_SHIFT
DECL|IOMUXC_GPR_GPR1_REG|macro|IOMUXC_GPR_GPR1_REG
DECL|IOMUXC_GPR_GPR1_TZASC1_SECURE_BOOT_LOCK_MASK|macro|IOMUXC_GPR_GPR1_TZASC1_SECURE_BOOT_LOCK_MASK
DECL|IOMUXC_GPR_GPR1_TZASC1_SECURE_BOOT_LOCK_SHIFT|macro|IOMUXC_GPR_GPR1_TZASC1_SECURE_BOOT_LOCK_SHIFT
DECL|IOMUXC_GPR_GPR1_WEIM_ACT_CS0_MASK|macro|IOMUXC_GPR_GPR1_WEIM_ACT_CS0_MASK
DECL|IOMUXC_GPR_GPR1_WEIM_ACT_CS0_SHIFT|macro|IOMUXC_GPR_GPR1_WEIM_ACT_CS0_SHIFT
DECL|IOMUXC_GPR_GPR1_WEIM_ACT_CS1_MASK|macro|IOMUXC_GPR_GPR1_WEIM_ACT_CS1_MASK
DECL|IOMUXC_GPR_GPR1_WEIM_ACT_CS1_SHIFT|macro|IOMUXC_GPR_GPR1_WEIM_ACT_CS1_SHIFT
DECL|IOMUXC_GPR_GPR1_WEIM_ACT_CS2_MASK|macro|IOMUXC_GPR_GPR1_WEIM_ACT_CS2_MASK
DECL|IOMUXC_GPR_GPR1_WEIM_ACT_CS2_SHIFT|macro|IOMUXC_GPR_GPR1_WEIM_ACT_CS2_SHIFT
DECL|IOMUXC_GPR_GPR1_WEIM_ACT_CS3_MASK|macro|IOMUXC_GPR_GPR1_WEIM_ACT_CS3_MASK
DECL|IOMUXC_GPR_GPR1_WEIM_ACT_CS3_SHIFT|macro|IOMUXC_GPR_GPR1_WEIM_ACT_CS3_SHIFT
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS0_MASK|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS0_MASK
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS0_SHIFT|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS0_SHIFT
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS0|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS0
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS1_MASK|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS1_MASK
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS1_SHIFT|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS1_SHIFT
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS1|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS1
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS2_MASK|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS2_MASK
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS2_SHIFT|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS2_SHIFT
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS2|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS2
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS3_MASK|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS3_MASK
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS3_SHIFT|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS3_SHIFT
DECL|IOMUXC_GPR_GPR1_WEIM_ADDRS3|macro|IOMUXC_GPR_GPR1_WEIM_ADDRS3
DECL|IOMUXC_GPR_GPR1|macro|IOMUXC_GPR_GPR1
DECL|IOMUXC_GPR_GPR20_LVDS_CK_POL_SEL_MASK|macro|IOMUXC_GPR_GPR20_LVDS_CK_POL_SEL_MASK
DECL|IOMUXC_GPR_GPR20_LVDS_CK_POL_SEL_SHIFT|macro|IOMUXC_GPR_GPR20_LVDS_CK_POL_SEL_SHIFT
DECL|IOMUXC_GPR_GPR20_LVDS_I_TX2801X_DUMMY_MASK|macro|IOMUXC_GPR_GPR20_LVDS_I_TX2801X_DUMMY_MASK
DECL|IOMUXC_GPR_GPR20_LVDS_I_TX2801X_DUMMY_SHIFT|macro|IOMUXC_GPR_GPR20_LVDS_I_TX2801X_DUMMY_SHIFT
DECL|IOMUXC_GPR_GPR20_LVDS_I_TX2801X_DUMMY|macro|IOMUXC_GPR_GPR20_LVDS_I_TX2801X_DUMMY
DECL|IOMUXC_GPR_GPR20_LVDS_M_MASK|macro|IOMUXC_GPR_GPR20_LVDS_M_MASK
DECL|IOMUXC_GPR_GPR20_LVDS_M_SHIFT|macro|IOMUXC_GPR_GPR20_LVDS_M_SHIFT
DECL|IOMUXC_GPR_GPR20_LVDS_M|macro|IOMUXC_GPR_GPR20_LVDS_M
DECL|IOMUXC_GPR_GPR20_LVDS_P_MASK|macro|IOMUXC_GPR_GPR20_LVDS_P_MASK
DECL|IOMUXC_GPR_GPR20_LVDS_P_SHIFT|macro|IOMUXC_GPR_GPR20_LVDS_P_SHIFT
DECL|IOMUXC_GPR_GPR20_LVDS_P|macro|IOMUXC_GPR_GPR20_LVDS_P
DECL|IOMUXC_GPR_GPR20_LVDS_S_MASK|macro|IOMUXC_GPR_GPR20_LVDS_S_MASK
DECL|IOMUXC_GPR_GPR20_LVDS_S_SHIFT|macro|IOMUXC_GPR_GPR20_LVDS_S_SHIFT
DECL|IOMUXC_GPR_GPR20_LVDS_S|macro|IOMUXC_GPR_GPR20_LVDS_S
DECL|IOMUXC_GPR_GPR20_LVDS_VSEL_MASK|macro|IOMUXC_GPR_GPR20_LVDS_VSEL_MASK
DECL|IOMUXC_GPR_GPR20_LVDS_VSEL_SHIFT|macro|IOMUXC_GPR_GPR20_LVDS_VSEL_SHIFT
DECL|IOMUXC_GPR_GPR20_REG|macro|IOMUXC_GPR_GPR20_REG
DECL|IOMUXC_GPR_GPR20|macro|IOMUXC_GPR_GPR20
DECL|IOMUXC_GPR_GPR21_DAP_BYPASS_CJTAGC_MASK|macro|IOMUXC_GPR_GPR21_DAP_BYPASS_CJTAGC_MASK
DECL|IOMUXC_GPR_GPR21_DAP_BYPASS_CJTAGC_SHIFT|macro|IOMUXC_GPR_GPR21_DAP_BYPASS_CJTAGC_SHIFT
DECL|IOMUXC_GPR_GPR21_LVDS_SKC0_MASK|macro|IOMUXC_GPR_GPR21_LVDS_SKC0_MASK
DECL|IOMUXC_GPR_GPR21_LVDS_SKC0_SHIFT|macro|IOMUXC_GPR_GPR21_LVDS_SKC0_SHIFT
DECL|IOMUXC_GPR_GPR21_LVDS_SKC0|macro|IOMUXC_GPR_GPR21_LVDS_SKC0
DECL|IOMUXC_GPR_GPR21_LVDS_SKC1_MASK|macro|IOMUXC_GPR_GPR21_LVDS_SKC1_MASK
DECL|IOMUXC_GPR_GPR21_LVDS_SKC1_SHIFT|macro|IOMUXC_GPR_GPR21_LVDS_SKC1_SHIFT
DECL|IOMUXC_GPR_GPR21_LVDS_SKC1|macro|IOMUXC_GPR_GPR21_LVDS_SKC1
DECL|IOMUXC_GPR_GPR21_LVDS_SKC2_MASK|macro|IOMUXC_GPR_GPR21_LVDS_SKC2_MASK
DECL|IOMUXC_GPR_GPR21_LVDS_SKC2_SHIFT|macro|IOMUXC_GPR_GPR21_LVDS_SKC2_SHIFT
DECL|IOMUXC_GPR_GPR21_LVDS_SKC2|macro|IOMUXC_GPR_GPR21_LVDS_SKC2
DECL|IOMUXC_GPR_GPR21_LVDS_SKC3_MASK|macro|IOMUXC_GPR_GPR21_LVDS_SKC3_MASK
DECL|IOMUXC_GPR_GPR21_LVDS_SKC3_SHIFT|macro|IOMUXC_GPR_GPR21_LVDS_SKC3_SHIFT
DECL|IOMUXC_GPR_GPR21_LVDS_SKC3|macro|IOMUXC_GPR_GPR21_LVDS_SKC3
DECL|IOMUXC_GPR_GPR21_LVDS_SKC4_MASK|macro|IOMUXC_GPR_GPR21_LVDS_SKC4_MASK
DECL|IOMUXC_GPR_GPR21_LVDS_SKC4_SHIFT|macro|IOMUXC_GPR_GPR21_LVDS_SKC4_SHIFT
DECL|IOMUXC_GPR_GPR21_LVDS_SKC4|macro|IOMUXC_GPR_GPR21_LVDS_SKC4
DECL|IOMUXC_GPR_GPR21_LVDS_SKCCK_MASK|macro|IOMUXC_GPR_GPR21_LVDS_SKCCK_MASK
DECL|IOMUXC_GPR_GPR21_LVDS_SKCCK_SHIFT|macro|IOMUXC_GPR_GPR21_LVDS_SKCCK_SHIFT
DECL|IOMUXC_GPR_GPR21_LVDS_SKCCK|macro|IOMUXC_GPR_GPR21_LVDS_SKCCK
DECL|IOMUXC_GPR_GPR21_REG|macro|IOMUXC_GPR_GPR21_REG
DECL|IOMUXC_GPR_GPR21_SJC_BYPASS_CJTAGC_MASK|macro|IOMUXC_GPR_GPR21_SJC_BYPASS_CJTAGC_MASK
DECL|IOMUXC_GPR_GPR21_SJC_BYPASS_CJTAGC_SHIFT|macro|IOMUXC_GPR_GPR21_SJC_BYPASS_CJTAGC_SHIFT
DECL|IOMUXC_GPR_GPR21|macro|IOMUXC_GPR_GPR21
DECL|IOMUXC_GPR_GPR22_CHD1_DVDD_STABLE_MASK|macro|IOMUXC_GPR_GPR22_CHD1_DVDD_STABLE_MASK
DECL|IOMUXC_GPR_GPR22_CHD1_DVDD_STABLE_SHIFT|macro|IOMUXC_GPR_GPR22_CHD1_DVDD_STABLE_SHIFT
DECL|IOMUXC_GPR_GPR22_CHD1_ISO_ENA_1_MASK|macro|IOMUXC_GPR_GPR22_CHD1_ISO_ENA_1_MASK
DECL|IOMUXC_GPR_GPR22_CHD1_ISO_ENA_1_SHIFT|macro|IOMUXC_GPR_GPR22_CHD1_ISO_ENA_1_SHIFT
DECL|IOMUXC_GPR_GPR22_CHD2_DVDD_STABLE_MASK|macro|IOMUXC_GPR_GPR22_CHD2_DVDD_STABLE_MASK
DECL|IOMUXC_GPR_GPR22_CHD2_DVDD_STABLE_SHIFT|macro|IOMUXC_GPR_GPR22_CHD2_DVDD_STABLE_SHIFT
DECL|IOMUXC_GPR_GPR22_CHD2_ISO_ENA_1_MASK|macro|IOMUXC_GPR_GPR22_CHD2_ISO_ENA_1_MASK
DECL|IOMUXC_GPR_GPR22_CHD2_ISO_ENA_1_SHIFT|macro|IOMUXC_GPR_GPR22_CHD2_ISO_ENA_1_SHIFT
DECL|IOMUXC_GPR_GPR22_DDRC_MRR_DATA_MASK|macro|IOMUXC_GPR_GPR22_DDRC_MRR_DATA_MASK
DECL|IOMUXC_GPR_GPR22_DDRC_MRR_DATA_SHIFT|macro|IOMUXC_GPR_GPR22_DDRC_MRR_DATA_SHIFT
DECL|IOMUXC_GPR_GPR22_DDRC_MRR_DATA|macro|IOMUXC_GPR_GPR22_DDRC_MRR_DATA
DECL|IOMUXC_GPR_GPR22_DDRC_MRR_VALID_MASK|macro|IOMUXC_GPR_GPR22_DDRC_MRR_VALID_MASK
DECL|IOMUXC_GPR_GPR22_DDRC_MRR_VALID_SHIFT|macro|IOMUXC_GPR_GPR22_DDRC_MRR_VALID_SHIFT
DECL|IOMUXC_GPR_GPR22_DFI_INIT_COMPLETE_MASK|macro|IOMUXC_GPR_GPR22_DFI_INIT_COMPLETE_MASK
DECL|IOMUXC_GPR_GPR22_DFI_INIT_COMPLETE_SHIFT|macro|IOMUXC_GPR_GPR22_DFI_INIT_COMPLETE_SHIFT
DECL|IOMUXC_GPR_GPR22_PCIE_PHY_PLL_LOCKED_MASK|macro|IOMUXC_GPR_GPR22_PCIE_PHY_PLL_LOCKED_MASK
DECL|IOMUXC_GPR_GPR22_PCIE_PHY_PLL_LOCKED_SHIFT|macro|IOMUXC_GPR_GPR22_PCIE_PHY_PLL_LOCKED_SHIFT
DECL|IOMUXC_GPR_GPR22_REG|macro|IOMUXC_GPR_GPR22_REG
DECL|IOMUXC_GPR_GPR22|macro|IOMUXC_GPR_GPR22
DECL|IOMUXC_GPR_GPR2_DRAM_CKE0_MASK|macro|IOMUXC_GPR_GPR2_DRAM_CKE0_MASK
DECL|IOMUXC_GPR_GPR2_DRAM_CKE0_SHIFT|macro|IOMUXC_GPR_GPR2_DRAM_CKE0_SHIFT
DECL|IOMUXC_GPR_GPR2_DRAM_CKE1_MASK|macro|IOMUXC_GPR_GPR2_DRAM_CKE1_MASK
DECL|IOMUXC_GPR_GPR2_DRAM_CKE1_SHIFT|macro|IOMUXC_GPR_GPR2_DRAM_CKE1_SHIFT
DECL|IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_MASK|macro|IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_MASK
DECL|IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_SHIFT|macro|IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_SHIFT
DECL|IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_MASK|macro|IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_MASK
DECL|IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_SHIFT|macro|IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_SHIFT
DECL|IOMUXC_GPR_GPR2_DRAM_RESET_MASK|macro|IOMUXC_GPR_GPR2_DRAM_RESET_MASK
DECL|IOMUXC_GPR_GPR2_DRAM_RESET_SHIFT|macro|IOMUXC_GPR_GPR2_DRAM_RESET_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_CPU_DS_MASK|macro|IOMUXC_GPR_GPR2_MEM_CPU_DS_MASK
DECL|IOMUXC_GPR_GPR2_MEM_CPU_DS_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_CPU_DS_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_CPU_LOWPOWER_MASK|macro|IOMUXC_GPR_GPR2_MEM_CPU_LOWPOWER_MASK
DECL|IOMUXC_GPR_GPR2_MEM_CPU_LOWPOWER_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_CPU_LOWPOWER_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_CPU_LS_MASK|macro|IOMUXC_GPR_GPR2_MEM_CPU_LS_MASK
DECL|IOMUXC_GPR_GPR2_MEM_CPU_LS_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_CPU_LS_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_CPU_SD_MASK|macro|IOMUXC_GPR_GPR2_MEM_CPU_SD_MASK
DECL|IOMUXC_GPR_GPR2_MEM_CPU_SD_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_CPU_SD_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_EPDC_DS_MASK|macro|IOMUXC_GPR_GPR2_MEM_EPDC_DS_MASK
DECL|IOMUXC_GPR_GPR2_MEM_EPDC_DS_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_EPDC_DS_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_EPDC_LOWPOWER_MASK|macro|IOMUXC_GPR_GPR2_MEM_EPDC_LOWPOWER_MASK
DECL|IOMUXC_GPR_GPR2_MEM_EPDC_LOWPOWER_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_EPDC_LOWPOWER_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_EPDC_LS_MASK|macro|IOMUXC_GPR_GPR2_MEM_EPDC_LS_MASK
DECL|IOMUXC_GPR_GPR2_MEM_EPDC_LS_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_EPDC_LS_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_EPDC_SD_MASK|macro|IOMUXC_GPR_GPR2_MEM_EPDC_SD_MASK
DECL|IOMUXC_GPR_GPR2_MEM_EPDC_SD_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_EPDC_SD_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_LCDIF_DS_MASK|macro|IOMUXC_GPR_GPR2_MEM_LCDIF_DS_MASK
DECL|IOMUXC_GPR_GPR2_MEM_LCDIF_DS_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_LCDIF_DS_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_LCDIF_LOWPOWER_MASK|macro|IOMUXC_GPR_GPR2_MEM_LCDIF_LOWPOWER_MASK
DECL|IOMUXC_GPR_GPR2_MEM_LCDIF_LOWPOWER_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_LCDIF_LOWPOWER_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_LCDIF_LS_MASK|macro|IOMUXC_GPR_GPR2_MEM_LCDIF_LS_MASK
DECL|IOMUXC_GPR_GPR2_MEM_LCDIF_LS_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_LCDIF_LS_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_LCDIF_SD_MASK|macro|IOMUXC_GPR_GPR2_MEM_LCDIF_SD_MASK
DECL|IOMUXC_GPR_GPR2_MEM_LCDIF_SD_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_LCDIF_SD_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_PXP_DS_MASK|macro|IOMUXC_GPR_GPR2_MEM_PXP_DS_MASK
DECL|IOMUXC_GPR_GPR2_MEM_PXP_DS_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_PXP_DS_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_PXP_LOWPOWER_MASK|macro|IOMUXC_GPR_GPR2_MEM_PXP_LOWPOWER_MASK
DECL|IOMUXC_GPR_GPR2_MEM_PXP_LOWPOWER_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_PXP_LOWPOWER_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_PXP_LS_MASK|macro|IOMUXC_GPR_GPR2_MEM_PXP_LS_MASK
DECL|IOMUXC_GPR_GPR2_MEM_PXP_LS_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_PXP_LS_SHIFT
DECL|IOMUXC_GPR_GPR2_MEM_PXP_SD_MASK|macro|IOMUXC_GPR_GPR2_MEM_PXP_SD_MASK
DECL|IOMUXC_GPR_GPR2_MEM_PXP_SD_SHIFT|macro|IOMUXC_GPR_GPR2_MEM_PXP_SD_SHIFT
DECL|IOMUXC_GPR_GPR2_MQS_CLK_DIV_MASK|macro|IOMUXC_GPR_GPR2_MQS_CLK_DIV_MASK
DECL|IOMUXC_GPR_GPR2_MQS_CLK_DIV_SHIFT|macro|IOMUXC_GPR_GPR2_MQS_CLK_DIV_SHIFT
DECL|IOMUXC_GPR_GPR2_MQS_CLK_DIV|macro|IOMUXC_GPR_GPR2_MQS_CLK_DIV
DECL|IOMUXC_GPR_GPR2_MQS_EN_MASK|macro|IOMUXC_GPR_GPR2_MQS_EN_MASK
DECL|IOMUXC_GPR_GPR2_MQS_EN_SHIFT|macro|IOMUXC_GPR_GPR2_MQS_EN_SHIFT
DECL|IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_MASK|macro|IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_MASK
DECL|IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_SHIFT|macro|IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_SHIFT
DECL|IOMUXC_GPR_GPR2_MQS_SW_RST_MASK|macro|IOMUXC_GPR_GPR2_MQS_SW_RST_MASK
DECL|IOMUXC_GPR_GPR2_MQS_SW_RST_SHIFT|macro|IOMUXC_GPR_GPR2_MQS_SW_RST_SHIFT
DECL|IOMUXC_GPR_GPR2_REG|macro|IOMUXC_GPR_GPR2_REG
DECL|IOMUXC_GPR_GPR2|macro|IOMUXC_GPR_GPR2
DECL|IOMUXC_GPR_GPR3_E_RADDR_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_E_RADDR_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_E_RADDR_PIPE_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_E_RADDR_PIPE_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_E_RADDR_PIPE_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_E_RADDR_PIPE_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_E_RADDR_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_E_RADDR_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_E_RDATA_WAIT_EN_MASK|macro|IOMUXC_GPR_GPR3_E_RDATA_WAIT_EN_MASK
DECL|IOMUXC_GPR_GPR3_E_RDATA_WAIT_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_E_RDATA_WAIT_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_E_RDATA_WAIT_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_E_RDATA_WAIT_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_E_RDATA_WAIT_EN_SHIFT|macro|IOMUXC_GPR_GPR3_E_RDATA_WAIT_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_E_WADDR_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_E_WADDR_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_E_WADDR_PIPE_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_E_WADDR_PIPE_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_E_WADDR_PIPE_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_E_WADDR_PIPE_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_E_WADDR_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_E_WADDR_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_E_WDATA_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_E_WDATA_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_E_WDATA_PIPE_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_E_WDATA_PIPE_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_E_WDATA_PIPE_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_E_WDATA_PIPE_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_E_WDATA_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_E_WDATA_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_P_RADDR_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_P_RADDR_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_P_RADDR_PIPE_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_P_RADDR_PIPE_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_P_RADDR_PIPE_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_P_RADDR_PIPE_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_P_RADDR_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_P_RADDR_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_P_RDATA_WAIT_EN_MASK|macro|IOMUXC_GPR_GPR3_P_RDATA_WAIT_EN_MASK
DECL|IOMUXC_GPR_GPR3_P_RDATA_WAIT_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_P_RDATA_WAIT_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_P_RDATA_WAIT_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_P_RDATA_WAIT_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_P_RDATA_WAIT_EN_SHIFT|macro|IOMUXC_GPR_GPR3_P_RDATA_WAIT_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_P_WADDR_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_P_WADDR_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_P_WADDR_PIPE_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_P_WADDR_PIPE_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_P_WADDR_PIPE_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_P_WADDR_PIPE_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_P_WADDR_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_P_WADDR_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_P_WDATA_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_P_WDATA_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_P_WDATA_PIPE_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_P_WDATA_PIPE_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_P_WDATA_PIPE_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_P_WDATA_PIPE_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_P_WDATA_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_P_WDATA_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_RADDR_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_RADDR_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_RADDR_PIPE_EN_PDG_MASK|macro|IOMUXC_GPR_GPR3_RADDR_PIPE_EN_PDG_MASK
DECL|IOMUXC_GPR_GPR3_RADDR_PIPE_EN_PDG_SHIFT|macro|IOMUXC_GPR_GPR3_RADDR_PIPE_EN_PDG_SHIFT
DECL|IOMUXC_GPR_GPR3_RADDR_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_RADDR_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_RDATA_WAIT_EN_MASK|macro|IOMUXC_GPR_GPR3_RDATA_WAIT_EN_MASK
DECL|IOMUXC_GPR_GPR3_RDATA_WAIT_EN_PDG_MASK|macro|IOMUXC_GPR_GPR3_RDATA_WAIT_EN_PDG_MASK
DECL|IOMUXC_GPR_GPR3_RDATA_WAIT_EN_PDG_SHIFT|macro|IOMUXC_GPR_GPR3_RDATA_WAIT_EN_PDG_SHIFT
DECL|IOMUXC_GPR_GPR3_RDATA_WAIT_EN_SHIFT|macro|IOMUXC_GPR_GPR3_RDATA_WAIT_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_REG|macro|IOMUXC_GPR_GPR3_REG
DECL|IOMUXC_GPR_GPR3_S_RADDR_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_S_RADDR_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_S_RADDR_PIPE_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_S_RADDR_PIPE_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_S_RADDR_PIPE_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_S_RADDR_PIPE_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_S_RADDR_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_S_RADDR_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_S_RDATA_WAIT_EN_MASK|macro|IOMUXC_GPR_GPR3_S_RDATA_WAIT_EN_MASK
DECL|IOMUXC_GPR_GPR3_S_RDATA_WAIT_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_S_RDATA_WAIT_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_S_RDATA_WAIT_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_S_RDATA_WAIT_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_S_RDATA_WAIT_EN_SHIFT|macro|IOMUXC_GPR_GPR3_S_RDATA_WAIT_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_S_WADDR_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_S_WADDR_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_S_WADDR_PIPE_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_S_WADDR_PIPE_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_S_WADDR_PIPE_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_S_WADDR_PIPE_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_S_WADDR_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_S_WADDR_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_S_WDATA_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_S_WDATA_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_S_WDATA_PIPE_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_S_WDATA_PIPE_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_S_WDATA_PIPE_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_S_WDATA_PIPE_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_S_WDATA_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_S_WDATA_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_WADDR_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_WADDR_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_WADDR_PIPE_EN_PNDG_MASK|macro|IOMUXC_GPR_GPR3_WADDR_PIPE_EN_PNDG_MASK
DECL|IOMUXC_GPR_GPR3_WADDR_PIPE_EN_PNDG_SHIFT|macro|IOMUXC_GPR_GPR3_WADDR_PIPE_EN_PNDG_SHIFT
DECL|IOMUXC_GPR_GPR3_WADDR_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_WADDR_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_WDATA_PIPE_EN_MASK|macro|IOMUXC_GPR_GPR3_WDATA_PIPE_EN_MASK
DECL|IOMUXC_GPR_GPR3_WDATA_PIPE_EN_PDG_MASK|macro|IOMUXC_GPR_GPR3_WDATA_PIPE_EN_PDG_MASK
DECL|IOMUXC_GPR_GPR3_WDATA_PIPE_EN_PDG_SHIFT|macro|IOMUXC_GPR_GPR3_WDATA_PIPE_EN_PDG_SHIFT
DECL|IOMUXC_GPR_GPR3_WDATA_PIPE_EN_SHIFT|macro|IOMUXC_GPR_GPR3_WDATA_PIPE_EN_SHIFT
DECL|IOMUXC_GPR_GPR3|macro|IOMUXC_GPR_GPR3
DECL|IOMUXC_GPR_GPR4_CAN1_IPG_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_CAN1_IPG_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_CAN1_IPG_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_CAN1_IPG_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_CAN1_IPG_STOP_MASK|macro|IOMUXC_GPR_GPR4_CAN1_IPG_STOP_MASK
DECL|IOMUXC_GPR_GPR4_CAN1_IPG_STOP_SHIFT|macro|IOMUXC_GPR_GPR4_CAN1_IPG_STOP_SHIFT
DECL|IOMUXC_GPR_GPR4_CAN2_IPG_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_CAN2_IPG_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_CAN2_IPG_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_CAN2_IPG_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_CAN2_IPG_STOP_MASK|macro|IOMUXC_GPR_GPR4_CAN2_IPG_STOP_MASK
DECL|IOMUXC_GPR_GPR4_CAN2_IPG_STOP_SHIFT|macro|IOMUXC_GPR_GPR4_CAN2_IPG_STOP_SHIFT
DECL|IOMUXC_GPR_GPR4_CPU_STANDBYWFE_MASK|macro|IOMUXC_GPR_GPR4_CPU_STANDBYWFE_MASK
DECL|IOMUXC_GPR_GPR4_CPU_STANDBYWFE_SHIFT|macro|IOMUXC_GPR_GPR4_CPU_STANDBYWFE_SHIFT
DECL|IOMUXC_GPR_GPR4_CPU_STANDBYWFE|macro|IOMUXC_GPR_GPR4_CPU_STANDBYWFE
DECL|IOMUXC_GPR_GPR4_CPU_STANDBYWFI_MASK|macro|IOMUXC_GPR_GPR4_CPU_STANDBYWFI_MASK
DECL|IOMUXC_GPR_GPR4_CPU_STANDBYWFI_SHIFT|macro|IOMUXC_GPR_GPR4_CPU_STANDBYWFI_SHIFT
DECL|IOMUXC_GPR_GPR4_CPU_STANDBYWFI|macro|IOMUXC_GPR_GPR4_CPU_STANDBYWFI
DECL|IOMUXC_GPR_GPR4_ENET1_IPG_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_ENET1_IPG_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_ENET1_IPG_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_ENET1_IPG_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_ENET1_IPG_STOP_MASK|macro|IOMUXC_GPR_GPR4_ENET1_IPG_STOP_MASK
DECL|IOMUXC_GPR_GPR4_ENET1_IPG_STOP_SHIFT|macro|IOMUXC_GPR_GPR4_ENET1_IPG_STOP_SHIFT
DECL|IOMUXC_GPR_GPR4_ENET2_IPG_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_ENET2_IPG_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_ENET2_IPG_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_ENET2_IPG_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_ENET2_IPG_STOP_MASK|macro|IOMUXC_GPR_GPR4_ENET2_IPG_STOP_MASK
DECL|IOMUXC_GPR_GPR4_ENET2_IPG_STOP_SHIFT|macro|IOMUXC_GPR_GPR4_ENET2_IPG_STOP_SHIFT
DECL|IOMUXC_GPR_GPR4_REG|macro|IOMUXC_GPR_GPR4_REG
DECL|IOMUXC_GPR_GPR4_SAI1_IPG_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_SAI1_IPG_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_SAI1_IPG_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_SAI1_IPG_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI1_IPG_STOP_MASK|macro|IOMUXC_GPR_GPR4_SAI1_IPG_STOP_MASK
DECL|IOMUXC_GPR_GPR4_SAI1_IPG_STOP_SHIFT|macro|IOMUXC_GPR_GPR4_SAI1_IPG_STOP_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI2_IPG_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_SAI2_IPG_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_SAI2_IPG_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_SAI2_IPG_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI2_IPG_STOP_MASK|macro|IOMUXC_GPR_GPR4_SAI2_IPG_STOP_MASK
DECL|IOMUXC_GPR_GPR4_SAI2_IPG_STOP_SHIFT|macro|IOMUXC_GPR_GPR4_SAI2_IPG_STOP_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI3_IPG_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_SAI3_IPG_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_SAI3_IPG_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_SAI3_IPG_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI3_IPG_STOP_MASK|macro|IOMUXC_GPR_GPR4_SAI3_IPG_STOP_MASK
DECL|IOMUXC_GPR_GPR4_SAI3_IPG_STOP_SHIFT|macro|IOMUXC_GPR_GPR4_SAI3_IPG_STOP_SHIFT
DECL|IOMUXC_GPR_GPR4_SDMA_IPG_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_SDMA_IPG_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_SDMA_IPG_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_SDMA_IPG_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_SDMA_IPG_STOP_MASK|macro|IOMUXC_GPR_GPR4_SDMA_IPG_STOP_MASK
DECL|IOMUXC_GPR_GPR4_SDMA_IPG_STOP_SHIFT|macro|IOMUXC_GPR_GPR4_SDMA_IPG_STOP_SHIFT
DECL|IOMUXC_GPR_GPR4|macro|IOMUXC_GPR_GPR4
DECL|IOMUXC_GPR_GPR5_CSI_MUX_CONTROL_MASK|macro|IOMUXC_GPR_GPR5_CSI_MUX_CONTROL_MASK
DECL|IOMUXC_GPR_GPR5_CSI_MUX_CONTROL_SHIFT|macro|IOMUXC_GPR_GPR5_CSI_MUX_CONTROL_SHIFT
DECL|IOMUXC_GPR_GPR5_ENET1_EVENT3IN_SEL_MASK|macro|IOMUXC_GPR_GPR5_ENET1_EVENT3IN_SEL_MASK
DECL|IOMUXC_GPR_GPR5_ENET1_EVENT3IN_SEL_SHIFT|macro|IOMUXC_GPR_GPR5_ENET1_EVENT3IN_SEL_SHIFT
DECL|IOMUXC_GPR_GPR5_ENET2_EVENT3IN_SEL_MASK|macro|IOMUXC_GPR_GPR5_ENET2_EVENT3IN_SEL_MASK
DECL|IOMUXC_GPR_GPR5_ENET2_EVENT3IN_SEL_SHIFT|macro|IOMUXC_GPR_GPR5_ENET2_EVENT3IN_SEL_SHIFT
DECL|IOMUXC_GPR_GPR5_GPT4_CAPIN1_SEL_MASK|macro|IOMUXC_GPR_GPR5_GPT4_CAPIN1_SEL_MASK
DECL|IOMUXC_GPR_GPR5_GPT4_CAPIN1_SEL_SHIFT|macro|IOMUXC_GPR_GPR5_GPT4_CAPIN1_SEL_SHIFT
DECL|IOMUXC_GPR_GPR5_GPT4_CAPIN2_SEL_MASK|macro|IOMUXC_GPR_GPR5_GPT4_CAPIN2_SEL_MASK
DECL|IOMUXC_GPR_GPR5_GPT4_CAPIN2_SEL_SHIFT|macro|IOMUXC_GPR_GPR5_GPT4_CAPIN2_SEL_SHIFT
DECL|IOMUXC_GPR_GPR5_LCDIF_CSI_VSYNC_SEL_MASK|macro|IOMUXC_GPR_GPR5_LCDIF_CSI_VSYNC_SEL_MASK
DECL|IOMUXC_GPR_GPR5_LCDIF_CSI_VSYNC_SEL_SHIFT|macro|IOMUXC_GPR_GPR5_LCDIF_CSI_VSYNC_SEL_SHIFT
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_MASK|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_MASK
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_SHIFT|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_SHIFT
DECL|IOMUXC_GPR_GPR5_LVDS_MUX_CONTROL_MASK|macro|IOMUXC_GPR_GPR5_LVDS_MUX_CONTROL_MASK
DECL|IOMUXC_GPR_GPR5_LVDS_MUX_CONTROL_SHIFT|macro|IOMUXC_GPR_GPR5_LVDS_MUX_CONTROL_SHIFT
DECL|IOMUXC_GPR_GPR5_PCIE_BTNRST_MASK|macro|IOMUXC_GPR_GPR5_PCIE_BTNRST_MASK
DECL|IOMUXC_GPR_GPR5_PCIE_BTNRST_SHIFT|macro|IOMUXC_GPR_GPR5_PCIE_BTNRST_SHIFT
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT1_MASK|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT1_MASK
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT1_SHIFT|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT1_SHIFT
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT2_MASK|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT2_MASK
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT2_SHIFT|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT2_SHIFT
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT3_MASK|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT3_MASK
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT3_SHIFT|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT3_SHIFT
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT4_MASK|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT4_MASK
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT4_SHIFT|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_GPT4_SHIFT
DECL|IOMUXC_GPR_GPR5_REG|macro|IOMUXC_GPR_GPR5_REG
DECL|IOMUXC_GPR_GPR5_WDOG1_MASK_MASK|macro|IOMUXC_GPR_GPR5_WDOG1_MASK_MASK
DECL|IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT|macro|IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT
DECL|IOMUXC_GPR_GPR5_WDOG2_MASK_MASK|macro|IOMUXC_GPR_GPR5_WDOG2_MASK_MASK
DECL|IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT|macro|IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT
DECL|IOMUXC_GPR_GPR5_WDOG3_MASK_MASK|macro|IOMUXC_GPR_GPR5_WDOG3_MASK_MASK
DECL|IOMUXC_GPR_GPR5_WDOG3_MASK_SHIFT|macro|IOMUXC_GPR_GPR5_WDOG3_MASK_SHIFT
DECL|IOMUXC_GPR_GPR5_WDOG4_MASK_MASK|macro|IOMUXC_GPR_GPR5_WDOG4_MASK_MASK
DECL|IOMUXC_GPR_GPR5_WDOG4_MASK_SHIFT|macro|IOMUXC_GPR_GPR5_WDOG4_MASK_SHIFT
DECL|IOMUXC_GPR_GPR5|macro|IOMUXC_GPR_GPR5
DECL|IOMUXC_GPR_GPR6_ARCACHE_PXP6_EN_MASK|macro|IOMUXC_GPR_GPR6_ARCACHE_PXP6_EN_MASK
DECL|IOMUXC_GPR_GPR6_ARCACHE_PXP6_EN_SHIFT|macro|IOMUXC_GPR_GPR6_ARCACHE_PXP6_EN_SHIFT
DECL|IOMUXC_GPR_GPR6_ARCACHE_PXP6_MASK|macro|IOMUXC_GPR_GPR6_ARCACHE_PXP6_MASK
DECL|IOMUXC_GPR_GPR6_ARCACHE_PXP6_SHIFT|macro|IOMUXC_GPR_GPR6_ARCACHE_PXP6_SHIFT
DECL|IOMUXC_GPR_GPR6_AWCACHE_PXP6_EN_MASK|macro|IOMUXC_GPR_GPR6_AWCACHE_PXP6_EN_MASK
DECL|IOMUXC_GPR_GPR6_AWCACHE_PXP6_EN_SHIFT|macro|IOMUXC_GPR_GPR6_AWCACHE_PXP6_EN_SHIFT
DECL|IOMUXC_GPR_GPR6_AWCACHE_PXP6_MASK|macro|IOMUXC_GPR_GPR6_AWCACHE_PXP6_MASK
DECL|IOMUXC_GPR_GPR6_AWCACHE_PXP6_SHIFT|macro|IOMUXC_GPR_GPR6_AWCACHE_PXP6_SHIFT
DECL|IOMUXC_GPR_GPR6_REG|macro|IOMUXC_GPR_GPR6_REG
DECL|IOMUXC_GPR_GPR6|macro|IOMUXC_GPR_GPR6
DECL|IOMUXC_GPR_GPR7_CHD1_EN_PWRUPLOAD_MASK|macro|IOMUXC_GPR_GPR7_CHD1_EN_PWRUPLOAD_MASK
DECL|IOMUXC_GPR_GPR7_CHD1_EN_PWRUPLOAD_SHIFT|macro|IOMUXC_GPR_GPR7_CHD1_EN_PWRUPLOAD_SHIFT
DECL|IOMUXC_GPR_GPR7_CHD1_TEST_MASK|macro|IOMUXC_GPR_GPR7_CHD1_TEST_MASK
DECL|IOMUXC_GPR_GPR7_CHD1_TEST_SHIFT|macro|IOMUXC_GPR_GPR7_CHD1_TEST_SHIFT
DECL|IOMUXC_GPR_GPR7_CHD1_TEST|macro|IOMUXC_GPR_GPR7_CHD1_TEST
DECL|IOMUXC_GPR_GPR7_CHD2_EN_PWRUPLOAD_LDO_USB_1p0_MASK|macro|IOMUXC_GPR_GPR7_CHD2_EN_PWRUPLOAD_LDO_USB_1p0_MASK
DECL|IOMUXC_GPR_GPR7_CHD2_EN_PWRUPLOAD_LDO_USB_1p0_SHIFT|macro|IOMUXC_GPR_GPR7_CHD2_EN_PWRUPLOAD_LDO_USB_1p0_SHIFT
DECL|IOMUXC_GPR_GPR7_CHD2_TEST_MASK|macro|IOMUXC_GPR_GPR7_CHD2_TEST_MASK
DECL|IOMUXC_GPR_GPR7_CHD2_TEST_SHIFT|macro|IOMUXC_GPR_GPR7_CHD2_TEST_SHIFT
DECL|IOMUXC_GPR_GPR7_CHD2_TEST|macro|IOMUXC_GPR_GPR7_CHD2_TEST
DECL|IOMUXC_GPR_GPR7_REG|macro|IOMUXC_GPR_GPR7_REG
DECL|IOMUXC_GPR_GPR7|macro|IOMUXC_GPR_GPR7
DECL|IOMUXC_GPR_GPR8_DDR_PHY_CTRL_WAKE_UP_MASK|macro|IOMUXC_GPR_GPR8_DDR_PHY_CTRL_WAKE_UP_MASK
DECL|IOMUXC_GPR_GPR8_DDR_PHY_CTRL_WAKE_UP_SHIFT|macro|IOMUXC_GPR_GPR8_DDR_PHY_CTRL_WAKE_UP_SHIFT
DECL|IOMUXC_GPR_GPR8_DDR_PHY_CTRL_WAKE_UP|macro|IOMUXC_GPR_GPR8_DDR_PHY_CTRL_WAKE_UP
DECL|IOMUXC_GPR_GPR8_DDR_PHY_DFI_INIT_START_MASK|macro|IOMUXC_GPR_GPR8_DDR_PHY_DFI_INIT_START_MASK
DECL|IOMUXC_GPR_GPR8_DDR_PHY_DFI_INIT_START_SHIFT|macro|IOMUXC_GPR_GPR8_DDR_PHY_DFI_INIT_START_SHIFT
DECL|IOMUXC_GPR_GPR8_REG|macro|IOMUXC_GPR_GPR8_REG
DECL|IOMUXC_GPR_GPR8|macro|IOMUXC_GPR_GPR8
DECL|IOMUXC_GPR_GPR9_DDR_PHY_CTRL_PD_MASK|macro|IOMUXC_GPR_GPR9_DDR_PHY_CTRL_PD_MASK
DECL|IOMUXC_GPR_GPR9_DDR_PHY_CTRL_PD_SHIFT|macro|IOMUXC_GPR_GPR9_DDR_PHY_CTRL_PD_SHIFT
DECL|IOMUXC_GPR_GPR9_DDR_PHY_CTRL_PD|macro|IOMUXC_GPR_GPR9_DDR_PHY_CTRL_PD
DECL|IOMUXC_GPR_GPR9_REG|macro|IOMUXC_GPR_GPR9_REG
DECL|IOMUXC_GPR_GPR9_TZASC1_MUX_CONTROL_MASK|macro|IOMUXC_GPR_GPR9_TZASC1_MUX_CONTROL_MASK
DECL|IOMUXC_GPR_GPR9_TZASC1_MUX_CONTROL_SHIFT|macro|IOMUXC_GPR_GPR9_TZASC1_MUX_CONTROL_SHIFT
DECL|IOMUXC_GPR_GPR9|macro|IOMUXC_GPR_GPR9
DECL|IOMUXC_GPR_IRQS|macro|IOMUXC_GPR_IRQS
DECL|IOMUXC_GPR_MemMapPtr|typedef|} IOMUXC_GPR_Type, *IOMUXC_GPR_MemMapPtr;
DECL|IOMUXC_GPR_Type|typedef|} IOMUXC_GPR_Type, *IOMUXC_GPR_MemMapPtr;
DECL|IOMUXC_GPR|macro|IOMUXC_GPR
DECL|IOMUXC_I2C1_SCL_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C1_SCL_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C1_SCL_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C1_SCL_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C1_SCL_SELECT_INPUT_DAISY|macro|IOMUXC_I2C1_SCL_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C1_SCL_SELECT_INPUT_REG|macro|IOMUXC_I2C1_SCL_SELECT_INPUT_REG
DECL|IOMUXC_I2C1_SCL_SELECT_INPUT|macro|IOMUXC_I2C1_SCL_SELECT_INPUT
DECL|IOMUXC_I2C1_SDA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C1_SDA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C1_SDA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C1_SDA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C1_SDA_SELECT_INPUT_DAISY|macro|IOMUXC_I2C1_SDA_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C1_SDA_SELECT_INPUT_REG|macro|IOMUXC_I2C1_SDA_SELECT_INPUT_REG
DECL|IOMUXC_I2C1_SDA_SELECT_INPUT|macro|IOMUXC_I2C1_SDA_SELECT_INPUT
DECL|IOMUXC_I2C2_SCL_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C2_SCL_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C2_SCL_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C2_SCL_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C2_SCL_SELECT_INPUT_DAISY|macro|IOMUXC_I2C2_SCL_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C2_SCL_SELECT_INPUT_REG|macro|IOMUXC_I2C2_SCL_SELECT_INPUT_REG
DECL|IOMUXC_I2C2_SCL_SELECT_INPUT|macro|IOMUXC_I2C2_SCL_SELECT_INPUT
DECL|IOMUXC_I2C2_SDA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C2_SDA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C2_SDA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C2_SDA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C2_SDA_SELECT_INPUT_DAISY|macro|IOMUXC_I2C2_SDA_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C2_SDA_SELECT_INPUT_REG|macro|IOMUXC_I2C2_SDA_SELECT_INPUT_REG
DECL|IOMUXC_I2C2_SDA_SELECT_INPUT|macro|IOMUXC_I2C2_SDA_SELECT_INPUT
DECL|IOMUXC_I2C3_SCL_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C3_SCL_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C3_SCL_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C3_SCL_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C3_SCL_SELECT_INPUT_DAISY|macro|IOMUXC_I2C3_SCL_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C3_SCL_SELECT_INPUT_REG|macro|IOMUXC_I2C3_SCL_SELECT_INPUT_REG
DECL|IOMUXC_I2C3_SCL_SELECT_INPUT|macro|IOMUXC_I2C3_SCL_SELECT_INPUT
DECL|IOMUXC_I2C3_SDA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C3_SDA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C3_SDA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C3_SDA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C3_SDA_SELECT_INPUT_DAISY|macro|IOMUXC_I2C3_SDA_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C3_SDA_SELECT_INPUT_REG|macro|IOMUXC_I2C3_SDA_SELECT_INPUT_REG
DECL|IOMUXC_I2C3_SDA_SELECT_INPUT|macro|IOMUXC_I2C3_SDA_SELECT_INPUT
DECL|IOMUXC_I2C4_SCL_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C4_SCL_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C4_SCL_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C4_SCL_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C4_SCL_SELECT_INPUT_DAISY|macro|IOMUXC_I2C4_SCL_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C4_SCL_SELECT_INPUT_REG|macro|IOMUXC_I2C4_SCL_SELECT_INPUT_REG
DECL|IOMUXC_I2C4_SCL_SELECT_INPUT|macro|IOMUXC_I2C4_SCL_SELECT_INPUT
DECL|IOMUXC_I2C4_SDA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C4_SDA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C4_SDA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C4_SDA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C4_SDA_SELECT_INPUT_DAISY|macro|IOMUXC_I2C4_SDA_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C4_SDA_SELECT_INPUT_REG|macro|IOMUXC_I2C4_SDA_SELECT_INPUT_REG
DECL|IOMUXC_I2C4_SDA_SELECT_INPUT|macro|IOMUXC_I2C4_SDA_SELECT_INPUT
DECL|IOMUXC_KPP_COL0_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_COL0_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_COL0_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_COL0_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_COL0_SELECT_INPUT_REG|macro|IOMUXC_KPP_COL0_SELECT_INPUT_REG
DECL|IOMUXC_KPP_COL0_SELECT_INPUT|macro|IOMUXC_KPP_COL0_SELECT_INPUT
DECL|IOMUXC_KPP_COL1_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_COL1_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_COL1_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_COL1_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_COL1_SELECT_INPUT_REG|macro|IOMUXC_KPP_COL1_SELECT_INPUT_REG
DECL|IOMUXC_KPP_COL1_SELECT_INPUT|macro|IOMUXC_KPP_COL1_SELECT_INPUT
DECL|IOMUXC_KPP_COL2_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_COL2_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_COL2_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_COL2_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_COL2_SELECT_INPUT_REG|macro|IOMUXC_KPP_COL2_SELECT_INPUT_REG
DECL|IOMUXC_KPP_COL2_SELECT_INPUT|macro|IOMUXC_KPP_COL2_SELECT_INPUT
DECL|IOMUXC_KPP_COL3_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_COL3_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_COL3_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_COL3_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_COL3_SELECT_INPUT_REG|macro|IOMUXC_KPP_COL3_SELECT_INPUT_REG
DECL|IOMUXC_KPP_COL3_SELECT_INPUT|macro|IOMUXC_KPP_COL3_SELECT_INPUT
DECL|IOMUXC_KPP_COL4_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_COL4_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_COL4_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_COL4_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_COL4_SELECT_INPUT_REG|macro|IOMUXC_KPP_COL4_SELECT_INPUT_REG
DECL|IOMUXC_KPP_COL4_SELECT_INPUT|macro|IOMUXC_KPP_COL4_SELECT_INPUT
DECL|IOMUXC_KPP_COL5_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_COL5_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_COL5_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_COL5_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_COL5_SELECT_INPUT_REG|macro|IOMUXC_KPP_COL5_SELECT_INPUT_REG
DECL|IOMUXC_KPP_COL5_SELECT_INPUT|macro|IOMUXC_KPP_COL5_SELECT_INPUT
DECL|IOMUXC_KPP_COL6_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_COL6_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_COL6_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_COL6_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_COL6_SELECT_INPUT_REG|macro|IOMUXC_KPP_COL6_SELECT_INPUT_REG
DECL|IOMUXC_KPP_COL6_SELECT_INPUT|macro|IOMUXC_KPP_COL6_SELECT_INPUT
DECL|IOMUXC_KPP_COL7_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_COL7_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_COL7_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_COL7_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_COL7_SELECT_INPUT_REG|macro|IOMUXC_KPP_COL7_SELECT_INPUT_REG
DECL|IOMUXC_KPP_COL7_SELECT_INPUT|macro|IOMUXC_KPP_COL7_SELECT_INPUT
DECL|IOMUXC_KPP_ROW0_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_ROW0_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_ROW0_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_ROW0_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_ROW0_SELECT_INPUT_REG|macro|IOMUXC_KPP_ROW0_SELECT_INPUT_REG
DECL|IOMUXC_KPP_ROW0_SELECT_INPUT|macro|IOMUXC_KPP_ROW0_SELECT_INPUT
DECL|IOMUXC_KPP_ROW1_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_ROW1_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_ROW1_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_ROW1_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_ROW1_SELECT_INPUT_REG|macro|IOMUXC_KPP_ROW1_SELECT_INPUT_REG
DECL|IOMUXC_KPP_ROW1_SELECT_INPUT|macro|IOMUXC_KPP_ROW1_SELECT_INPUT
DECL|IOMUXC_KPP_ROW2_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_ROW2_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_ROW2_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_ROW2_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_ROW2_SELECT_INPUT_REG|macro|IOMUXC_KPP_ROW2_SELECT_INPUT_REG
DECL|IOMUXC_KPP_ROW2_SELECT_INPUT|macro|IOMUXC_KPP_ROW2_SELECT_INPUT
DECL|IOMUXC_KPP_ROW3_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_ROW3_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_ROW3_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_ROW3_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_ROW3_SELECT_INPUT_REG|macro|IOMUXC_KPP_ROW3_SELECT_INPUT_REG
DECL|IOMUXC_KPP_ROW3_SELECT_INPUT|macro|IOMUXC_KPP_ROW3_SELECT_INPUT
DECL|IOMUXC_KPP_ROW4_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_ROW4_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_ROW4_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_ROW4_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_ROW4_SELECT_INPUT_REG|macro|IOMUXC_KPP_ROW4_SELECT_INPUT_REG
DECL|IOMUXC_KPP_ROW4_SELECT_INPUT|macro|IOMUXC_KPP_ROW4_SELECT_INPUT
DECL|IOMUXC_KPP_ROW5_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_ROW5_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_ROW5_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_ROW5_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_ROW5_SELECT_INPUT_REG|macro|IOMUXC_KPP_ROW5_SELECT_INPUT_REG
DECL|IOMUXC_KPP_ROW5_SELECT_INPUT|macro|IOMUXC_KPP_ROW5_SELECT_INPUT
DECL|IOMUXC_KPP_ROW6_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_ROW6_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_ROW6_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_ROW6_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_ROW6_SELECT_INPUT_REG|macro|IOMUXC_KPP_ROW6_SELECT_INPUT_REG
DECL|IOMUXC_KPP_ROW6_SELECT_INPUT|macro|IOMUXC_KPP_ROW6_SELECT_INPUT
DECL|IOMUXC_KPP_ROW7_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_KPP_ROW7_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_KPP_ROW7_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_KPP_ROW7_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_KPP_ROW7_SELECT_INPUT_REG|macro|IOMUXC_KPP_ROW7_SELECT_INPUT_REG
DECL|IOMUXC_KPP_ROW7_SELECT_INPUT|macro|IOMUXC_KPP_ROW7_SELECT_INPUT
DECL|IOMUXC_LCD_BUSY_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_BUSY_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_BUSY_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_BUSY_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_BUSY_SELECT_INPUT_REG|macro|IOMUXC_LCD_BUSY_SELECT_INPUT_REG
DECL|IOMUXC_LCD_BUSY_SELECT_INPUT|macro|IOMUXC_LCD_BUSY_SELECT_INPUT
DECL|IOMUXC_LCD_DATA00_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA00_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA00_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA00_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA00_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA00_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA00_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA00_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA00_SELECT_INPUT|macro|IOMUXC_LCD_DATA00_SELECT_INPUT
DECL|IOMUXC_LCD_DATA01_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA01_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA01_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA01_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA01_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA01_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA01_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA01_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA01_SELECT_INPUT|macro|IOMUXC_LCD_DATA01_SELECT_INPUT
DECL|IOMUXC_LCD_DATA02_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA02_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA02_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA02_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA02_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA02_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA02_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA02_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA02_SELECT_INPUT|macro|IOMUXC_LCD_DATA02_SELECT_INPUT
DECL|IOMUXC_LCD_DATA03_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA03_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA03_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA03_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA03_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA03_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA03_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA03_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA03_SELECT_INPUT|macro|IOMUXC_LCD_DATA03_SELECT_INPUT
DECL|IOMUXC_LCD_DATA04_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA04_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA04_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA04_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA04_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA04_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA04_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA04_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA04_SELECT_INPUT|macro|IOMUXC_LCD_DATA04_SELECT_INPUT
DECL|IOMUXC_LCD_DATA05_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA05_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA05_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA05_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA05_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA05_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA05_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA05_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA05_SELECT_INPUT|macro|IOMUXC_LCD_DATA05_SELECT_INPUT
DECL|IOMUXC_LCD_DATA06_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA06_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA06_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA06_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA06_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA06_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA06_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA06_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA06_SELECT_INPUT|macro|IOMUXC_LCD_DATA06_SELECT_INPUT
DECL|IOMUXC_LCD_DATA07_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA07_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA07_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA07_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA07_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA07_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA07_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA07_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA07_SELECT_INPUT|macro|IOMUXC_LCD_DATA07_SELECT_INPUT
DECL|IOMUXC_LCD_DATA08_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA08_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA08_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA08_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA08_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA08_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA08_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA08_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA08_SELECT_INPUT|macro|IOMUXC_LCD_DATA08_SELECT_INPUT
DECL|IOMUXC_LCD_DATA09_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA09_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA09_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA09_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA09_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA09_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA09_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA09_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA09_SELECT_INPUT|macro|IOMUXC_LCD_DATA09_SELECT_INPUT
DECL|IOMUXC_LCD_DATA10_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA10_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA10_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA10_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA10_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA10_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA10_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA10_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA10_SELECT_INPUT|macro|IOMUXC_LCD_DATA10_SELECT_INPUT
DECL|IOMUXC_LCD_DATA11_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA11_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA11_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA11_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA11_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA11_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA11_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA11_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA11_SELECT_INPUT|macro|IOMUXC_LCD_DATA11_SELECT_INPUT
DECL|IOMUXC_LCD_DATA12_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA12_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA12_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA12_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA12_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA12_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA12_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA12_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA12_SELECT_INPUT|macro|IOMUXC_LCD_DATA12_SELECT_INPUT
DECL|IOMUXC_LCD_DATA13_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA13_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA13_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA13_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA13_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA13_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA13_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA13_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA13_SELECT_INPUT|macro|IOMUXC_LCD_DATA13_SELECT_INPUT
DECL|IOMUXC_LCD_DATA14_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA14_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA14_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA14_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA14_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA14_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA14_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA14_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA14_SELECT_INPUT|macro|IOMUXC_LCD_DATA14_SELECT_INPUT
DECL|IOMUXC_LCD_DATA15_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA15_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA15_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA15_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA15_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA15_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA15_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA15_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA15_SELECT_INPUT|macro|IOMUXC_LCD_DATA15_SELECT_INPUT
DECL|IOMUXC_LCD_DATA16_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA16_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA16_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA16_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA16_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA16_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA16_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA16_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA16_SELECT_INPUT|macro|IOMUXC_LCD_DATA16_SELECT_INPUT
DECL|IOMUXC_LCD_DATA17_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA17_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA17_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA17_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA17_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA17_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA17_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA17_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA17_SELECT_INPUT|macro|IOMUXC_LCD_DATA17_SELECT_INPUT
DECL|IOMUXC_LCD_DATA18_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA18_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA18_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA18_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA18_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA18_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA18_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA18_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA18_SELECT_INPUT|macro|IOMUXC_LCD_DATA18_SELECT_INPUT
DECL|IOMUXC_LCD_DATA19_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA19_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA19_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA19_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA19_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA19_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA19_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA19_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA19_SELECT_INPUT|macro|IOMUXC_LCD_DATA19_SELECT_INPUT
DECL|IOMUXC_LCD_DATA20_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA20_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA20_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA20_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA20_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA20_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA20_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA20_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA20_SELECT_INPUT|macro|IOMUXC_LCD_DATA20_SELECT_INPUT
DECL|IOMUXC_LCD_DATA21_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA21_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA21_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA21_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA21_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA21_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA21_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA21_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA21_SELECT_INPUT|macro|IOMUXC_LCD_DATA21_SELECT_INPUT
DECL|IOMUXC_LCD_DATA22_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA22_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA22_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA22_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA22_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA22_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA22_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA22_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA22_SELECT_INPUT|macro|IOMUXC_LCD_DATA22_SELECT_INPUT
DECL|IOMUXC_LCD_DATA23_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_DATA23_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_DATA23_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_DATA23_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_DATA23_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_DATA23_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_DATA23_SELECT_INPUT_REG|macro|IOMUXC_LCD_DATA23_SELECT_INPUT_REG
DECL|IOMUXC_LCD_DATA23_SELECT_INPUT|macro|IOMUXC_LCD_DATA23_SELECT_INPUT
DECL|IOMUXC_LCD_VSYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD_VSYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD_VSYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD_VSYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD_VSYNC_SELECT_INPUT_DAISY|macro|IOMUXC_LCD_VSYNC_SELECT_INPUT_DAISY
DECL|IOMUXC_LCD_VSYNC_SELECT_INPUT_REG|macro|IOMUXC_LCD_VSYNC_SELECT_INPUT_REG
DECL|IOMUXC_LCD_VSYNC_SELECT_INPUT|macro|IOMUXC_LCD_VSYNC_SELECT_INPUT
DECL|IOMUXC_LPSR_BASE_ADDRS|macro|IOMUXC_LPSR_BASE_ADDRS
DECL|IOMUXC_LPSR_BASE_PTRS|macro|IOMUXC_LPSR_BASE_PTRS
DECL|IOMUXC_LPSR_BASE_PTR|macro|IOMUXC_LPSR_BASE_PTR
DECL|IOMUXC_LPSR_BASE|macro|IOMUXC_LPSR_BASE
DECL|IOMUXC_LPSR_GPR0|member|__IO uint32_t IOMUXC_LPSR_GPR0; /**< IOMUXC_LPSR General Purpose Register 0, offset: 0x0 */
DECL|IOMUXC_LPSR_GPR10|member|__IO uint32_t IOMUXC_LPSR_GPR10; /**< IOMUXC_LPSR General Purpose Register 10, offset: 0x28 */
DECL|IOMUXC_LPSR_GPR11|member|__IO uint32_t IOMUXC_LPSR_GPR11; /**< IOMUXC_LPSR General Purpose Register 11, offset: 0x2C */
DECL|IOMUXC_LPSR_GPR12|member|__IO uint32_t IOMUXC_LPSR_GPR12; /**< IOMUXC_LPSR General Purpose Register 12, offset: 0x30 */
DECL|IOMUXC_LPSR_GPR13|member|__IO uint32_t IOMUXC_LPSR_GPR13; /**< IOMUXC_LPSR General Purpose Register 13, offset: 0x34 */
DECL|IOMUXC_LPSR_GPR14|member|__IO uint32_t IOMUXC_LPSR_GPR14; /**< IOMUXC_LPSR General Purpose Register 14, offset: 0x38 */
DECL|IOMUXC_LPSR_GPR15|member|__IO uint32_t IOMUXC_LPSR_GPR15; /**< IOMUXC_LPSR General Purpose Register 15, offset: 0x3C */
DECL|IOMUXC_LPSR_GPR16|member|__IO uint32_t IOMUXC_LPSR_GPR16; /**< IOMUXC_LPSR General Purpose Register 16, offset: 0x40 */
DECL|IOMUXC_LPSR_GPR17|member|__IO uint32_t IOMUXC_LPSR_GPR17; /**< IOMUXC_LPSR General Purpose Register 17, offset: 0x44 */
DECL|IOMUXC_LPSR_GPR18|member|__IO uint32_t IOMUXC_LPSR_GPR18; /**< IOMUXC_LPSR General Purpose Register 18, offset: 0x48 */
DECL|IOMUXC_LPSR_GPR19|member|__IO uint32_t IOMUXC_LPSR_GPR19; /**< IOMUXC_LPSR General Purpose Register 19, offset: 0x4C */
DECL|IOMUXC_LPSR_GPR1|member|__IO uint32_t IOMUXC_LPSR_GPR1; /**< IOMUXC_LPSR General Purpose Register 1, offset: 0x4 */
DECL|IOMUXC_LPSR_GPR20|member|__IO uint32_t IOMUXC_LPSR_GPR20; /**< IOMUXC_LPSR General Purpose Register 20, offset: 0x50 */
DECL|IOMUXC_LPSR_GPR21|member|__IO uint32_t IOMUXC_LPSR_GPR21; /**< IOMUXC_LPSR General Purpose Register 21, offset: 0x54 */
DECL|IOMUXC_LPSR_GPR22|member|__IO uint32_t IOMUXC_LPSR_GPR22; /**< IOMUXC_LPSR General Purpose Register 22, offset: 0x58 */
DECL|IOMUXC_LPSR_GPR2|member|__IO uint32_t IOMUXC_LPSR_GPR2; /**< IOMUXC_LPSR General Purpose Register 2, offset: 0x8 */
DECL|IOMUXC_LPSR_GPR3|member|__IO uint32_t IOMUXC_LPSR_GPR3; /**< IOMUXC_LPSR General Purpose Register 3, offset: 0xC */
DECL|IOMUXC_LPSR_GPR4|member|__IO uint32_t IOMUXC_LPSR_GPR4; /**< IOMUXC_LPSR General Purpose Register 4, offset: 0x10 */
DECL|IOMUXC_LPSR_GPR5|member|__IO uint32_t IOMUXC_LPSR_GPR5; /**< IOMUXC_LPSR General Purpose Register 5, offset: 0x14 */
DECL|IOMUXC_LPSR_GPR6|member|__IO uint32_t IOMUXC_LPSR_GPR6; /**< IOMUXC_LPSR General Purpose Register 6, offset: 0x18 */
DECL|IOMUXC_LPSR_GPR7|member|__IO uint32_t IOMUXC_LPSR_GPR7; /**< IOMUXC_LPSR General Purpose Register 7, offset: 0x1C */
DECL|IOMUXC_LPSR_GPR8|member|__IO uint32_t IOMUXC_LPSR_GPR8; /**< IOMUXC_LPSR General Purpose Register 8, offset: 0x20 */
DECL|IOMUXC_LPSR_GPR9|member|__IO uint32_t IOMUXC_LPSR_GPR9; /**< IOMUXC_LPSR General Purpose Register 9, offset: 0x24 */
DECL|IOMUXC_LPSR_GPR_BASE_ADDRS|macro|IOMUXC_LPSR_GPR_BASE_ADDRS
DECL|IOMUXC_LPSR_GPR_BASE_PTRS|macro|IOMUXC_LPSR_GPR_BASE_PTRS
DECL|IOMUXC_LPSR_GPR_BASE_PTR|macro|IOMUXC_LPSR_GPR_BASE_PTR
DECL|IOMUXC_LPSR_GPR_BASE|macro|IOMUXC_LPSR_GPR_BASE
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR0_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR0_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR0_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR0_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR0_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR0_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR0_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR0_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR0|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR0
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_LOCK_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_LOCK_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_LOCK_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_LOCK_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_LOCK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_LOCK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_STICKY_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_STICKY_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_STICKY_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_STICKY_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_STICKY|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10_STICKY
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR10
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_LOCK_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_LOCK_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_LOCK_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_LOCK_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_LOCK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_LOCK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_STICKY_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_STICKY_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_STICKY_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_STICKY_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_STICKY|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11_STICKY
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR11
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR12_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR12_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR12_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR12_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR12_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR12_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR12_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR12_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR12|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR12
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_RO_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_RO_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_RO_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_RO_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_RO|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13_RO
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR13
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR14_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR14_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR14_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR14_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR14_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR14_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR14_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR14_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR14|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR14
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR15_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR15_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR15_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR15_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR15_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR15_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR15_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR15_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR15|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR15
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR16_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR16_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR16_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR16_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR16_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR16_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR16_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR16_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR16|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR16
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR17_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR17_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR17_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR17_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR17_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR17_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR17_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR17_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR17|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR17
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR18_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR18_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR18_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR18_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR18_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR18_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR18_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR18_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR18|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR18
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR19_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR19_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR19_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR19_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR19_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR19_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR19_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR19_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR19|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR19
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR1_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR1_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR1_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR1_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR1_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR1_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR1_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR1_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR1|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR1
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_DSE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_DSE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_DSE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_DSE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_DSE|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_DSE
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_HYS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_HYS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_HYS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_HYS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_MUX_CTL_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_MUX_CTL_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_MUX_CTL_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_MUX_CTL_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_PE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_PE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_PE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_PE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_PS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_PS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_PS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_PS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_PS|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_PS
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_SRE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_SRE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_SRE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO08_SRE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_DSE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_DSE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_DSE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_DSE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_DSE|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_DSE
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_HYS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_HYS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_HYS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_HYS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_MUX_CTL_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_MUX_CTL_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_MUX_CTL_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_MUX_CTL_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_PE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_PE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_PE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_PE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_PS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_PS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_PS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_PS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_PS|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_PS
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_SRE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_SRE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_SRE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO09_SRE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_DSE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_DSE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_DSE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_DSE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_DSE|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_DSE
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_HYS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_HYS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_HYS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_HYS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_MUX_CTL_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_MUX_CTL_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_MUX_CTL_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_MUX_CTL_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_PE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_PE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_PE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_PE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_PS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_PS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_PS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_PS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_PS|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_PS
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_SRE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_SRE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_SRE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO10_SRE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_DSE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_DSE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_DSE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_DSE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_DSE|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_DSE
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_HYS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_HYS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_HYS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_HYS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_MUX_CTL_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_MUX_CTL_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_MUX_CTL_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_MUX_CTL_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_PE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_PE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_PE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_PE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_PS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_PS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_PS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_PS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_PS|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_PS
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_SRE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_SRE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_SRE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_GPIO1_IO11_SRE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR20
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_DSE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_DSE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_DSE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_DSE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_DSE|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_DSE
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_HYS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_HYS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_HYS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_HYS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_MUX_CTL_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_MUX_CTL_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_MUX_CTL_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_MUX_CTL_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_PE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_PE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_PE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_PE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_PS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_PS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_PS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_PS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_PS|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_PS
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_SRE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_SRE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_SRE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO12_SRE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_DSE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_DSE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_DSE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_DSE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_DSE|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_DSE
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_HYS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_HYS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_HYS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_HYS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_MUX_CTL_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_MUX_CTL_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_MUX_CTL_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_MUX_CTL_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_PE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_PE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_PE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_PE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_PS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_PS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_PS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_PS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_PS|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_PS
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_SRE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_SRE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_SRE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO13_SRE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_DSE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_DSE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_DSE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_DSE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_DSE|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_DSE
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_HYS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_HYS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_HYS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_HYS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_MUX_CTL_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_MUX_CTL_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_MUX_CTL_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_MUX_CTL_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_PE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_PE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_PE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_PE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_PS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_PS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_PS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_PS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_PS|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_PS
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_SRE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_SRE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_SRE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO14_SRE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_DSE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_DSE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_DSE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_DSE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_DSE|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_DSE
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_HYS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_HYS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_HYS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_HYS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_MUX_CTL_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_MUX_CTL_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_MUX_CTL_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_MUX_CTL_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_PE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_PE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_PE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_PE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_PS_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_PS_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_PS_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_PS_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_PS|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_PS
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_SRE_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_SRE_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_SRE_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_GPIO1_IO15_SRE_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR21
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_RO_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_RO_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_RO_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_RO_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_RO|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22_RO
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR22
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR2_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR2_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR2_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR2_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR2_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR2_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR2_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR2_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR2|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR2
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_RO_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_RO_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_RO_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_RO_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_RO|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3_RO
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR3
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_RO_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_RO_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_RO_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_RO_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_RO|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4_RO
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR4
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR5_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR5_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR5_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR5_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR5_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR5_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR5_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR5_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR5|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR5
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR6_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR6_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR6_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR6_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR6_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR6_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR6_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR6_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR6|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR6
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR7_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR7_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR7_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR7_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR7_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR7_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR7_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR7_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR7|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR7
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR8_GP_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR8_GP_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR8_GP_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR8_GP_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR8_GP|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR8_GP
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR8_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR8_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR8|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR8
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR9_REG|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR9_REG
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR9_STICKY_MASK|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR9_STICKY_MASK
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR9_STICKY_SHIFT|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR9_STICKY_SHIFT
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR9_STICKY|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR9_STICKY
DECL|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR9|macro|IOMUXC_LPSR_GPR_IOMUXC_LPSR_GPR9
DECL|IOMUXC_LPSR_GPR_MemMapPtr|typedef|} IOMUXC_LPSR_GPR_Type, *IOMUXC_LPSR_GPR_MemMapPtr;
DECL|IOMUXC_LPSR_GPR_Type|typedef|} IOMUXC_LPSR_GPR_Type, *IOMUXC_LPSR_GPR_MemMapPtr;
DECL|IOMUXC_LPSR_GPR|macro|IOMUXC_LPSR_GPR
DECL|IOMUXC_LPSR_MemMapPtr|typedef|} IOMUXC_LPSR_Type, *IOMUXC_LPSR_MemMapPtr;
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_REG|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_REG
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_SION_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_SION_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_SION_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00_SION_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO00
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_REG|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_REG
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_SION_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_SION_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_SION_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01_SION_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO01
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_REG|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_REG
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_SION_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_SION_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_SION_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02_SION_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_REG|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_REG
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_SION_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_SION_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_SION_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03_SION_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_REG|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_REG
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_SION_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_SION_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_SION_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04_SION_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_REG|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_REG
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_SION_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_SION_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_SION_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05_SION_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_REG|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_REG
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_SION_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_SION_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_SION_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06_SION_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_REG|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_REG
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_SION_MASK|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_SION_MASK
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_SION_SHIFT|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07_SION_SHIFT
DECL|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07|macro|IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE0
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_BOOT_MODE1
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO00
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO01
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO03
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO04
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO05
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO06
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO07
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_SRC_POR_B
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_DSE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_DSE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_DSE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_DSE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_DSE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_DSE
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_HYS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_HYS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_HYS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_HYS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_PE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_PE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_PE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_PE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_PS_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_PS_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_PS_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_PS_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_PS|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_PS
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_REG|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_REG
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_SRE_MASK|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_SRE_MASK
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_SRE_SHIFT|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE_SRE_SHIFT
DECL|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE|macro|IOMUXC_LPSR_SW_PAD_CTL_PAD_TEST_MODE
DECL|IOMUXC_LPSR_Type|typedef|} IOMUXC_LPSR_Type, *IOMUXC_LPSR_MemMapPtr;
DECL|IOMUXC_LPSR|macro|IOMUXC_LPSR
DECL|IOMUXC_MemMapPtr|typedef|} IOMUXC_Type, *IOMUXC_MemMapPtr;
DECL|IOMUXC_SAI1_RX_BCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI1_RX_BCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI1_RX_BCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI1_RX_BCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI1_RX_BCLK_SELECT_INPUT_REG|macro|IOMUXC_SAI1_RX_BCLK_SELECT_INPUT_REG
DECL|IOMUXC_SAI1_RX_BCLK_SELECT_INPUT|macro|IOMUXC_SAI1_RX_BCLK_SELECT_INPUT
DECL|IOMUXC_SAI1_RX_DATA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI1_RX_DATA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI1_RX_DATA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI1_RX_DATA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI1_RX_DATA_SELECT_INPUT_REG|macro|IOMUXC_SAI1_RX_DATA_SELECT_INPUT_REG
DECL|IOMUXC_SAI1_RX_DATA_SELECT_INPUT|macro|IOMUXC_SAI1_RX_DATA_SELECT_INPUT
DECL|IOMUXC_SAI1_RX_SYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI1_RX_SYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI1_RX_SYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI1_RX_SYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI1_RX_SYNC_SELECT_INPUT_REG|macro|IOMUXC_SAI1_RX_SYNC_SELECT_INPUT_REG
DECL|IOMUXC_SAI1_RX_SYNC_SELECT_INPUT|macro|IOMUXC_SAI1_RX_SYNC_SELECT_INPUT
DECL|IOMUXC_SAI1_TX_BCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI1_TX_BCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI1_TX_BCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI1_TX_BCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI1_TX_BCLK_SELECT_INPUT_REG|macro|IOMUXC_SAI1_TX_BCLK_SELECT_INPUT_REG
DECL|IOMUXC_SAI1_TX_BCLK_SELECT_INPUT|macro|IOMUXC_SAI1_TX_BCLK_SELECT_INPUT
DECL|IOMUXC_SAI1_TX_SYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI1_TX_SYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI1_TX_SYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI1_TX_SYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI1_TX_SYNC_SELECT_INPUT_REG|macro|IOMUXC_SAI1_TX_SYNC_SELECT_INPUT_REG
DECL|IOMUXC_SAI1_TX_SYNC_SELECT_INPUT|macro|IOMUXC_SAI1_TX_SYNC_SELECT_INPUT
DECL|IOMUXC_SAI2_RX_BCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI2_RX_BCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI2_RX_BCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI2_RX_BCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI2_RX_BCLK_SELECT_INPUT_REG|macro|IOMUXC_SAI2_RX_BCLK_SELECT_INPUT_REG
DECL|IOMUXC_SAI2_RX_BCLK_SELECT_INPUT|macro|IOMUXC_SAI2_RX_BCLK_SELECT_INPUT
DECL|IOMUXC_SAI2_RX_DATA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI2_RX_DATA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI2_RX_DATA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI2_RX_DATA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI2_RX_DATA_SELECT_INPUT_REG|macro|IOMUXC_SAI2_RX_DATA_SELECT_INPUT_REG
DECL|IOMUXC_SAI2_RX_DATA_SELECT_INPUT|macro|IOMUXC_SAI2_RX_DATA_SELECT_INPUT
DECL|IOMUXC_SAI2_RX_SYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI2_RX_SYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI2_RX_SYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI2_RX_SYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI2_RX_SYNC_SELECT_INPUT_REG|macro|IOMUXC_SAI2_RX_SYNC_SELECT_INPUT_REG
DECL|IOMUXC_SAI2_RX_SYNC_SELECT_INPUT|macro|IOMUXC_SAI2_RX_SYNC_SELECT_INPUT
DECL|IOMUXC_SAI2_TX_BCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI2_TX_BCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI2_TX_BCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI2_TX_BCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI2_TX_BCLK_SELECT_INPUT_REG|macro|IOMUXC_SAI2_TX_BCLK_SELECT_INPUT_REG
DECL|IOMUXC_SAI2_TX_BCLK_SELECT_INPUT|macro|IOMUXC_SAI2_TX_BCLK_SELECT_INPUT
DECL|IOMUXC_SAI2_TX_SYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI2_TX_SYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI2_TX_SYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI2_TX_SYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI2_TX_SYNC_SELECT_INPUT_REG|macro|IOMUXC_SAI2_TX_SYNC_SELECT_INPUT_REG
DECL|IOMUXC_SAI2_TX_SYNC_SELECT_INPUT|macro|IOMUXC_SAI2_TX_SYNC_SELECT_INPUT
DECL|IOMUXC_SAI3_RX_BCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI3_RX_BCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI3_RX_BCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI3_RX_BCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI3_RX_BCLK_SELECT_INPUT_DAISY|macro|IOMUXC_SAI3_RX_BCLK_SELECT_INPUT_DAISY
DECL|IOMUXC_SAI3_RX_BCLK_SELECT_INPUT_REG|macro|IOMUXC_SAI3_RX_BCLK_SELECT_INPUT_REG
DECL|IOMUXC_SAI3_RX_BCLK_SELECT_INPUT|macro|IOMUXC_SAI3_RX_BCLK_SELECT_INPUT
DECL|IOMUXC_SAI3_RX_DATA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI3_RX_DATA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI3_RX_DATA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI3_RX_DATA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI3_RX_DATA_SELECT_INPUT_DAISY|macro|IOMUXC_SAI3_RX_DATA_SELECT_INPUT_DAISY
DECL|IOMUXC_SAI3_RX_DATA_SELECT_INPUT_REG|macro|IOMUXC_SAI3_RX_DATA_SELECT_INPUT_REG
DECL|IOMUXC_SAI3_RX_DATA_SELECT_INPUT|macro|IOMUXC_SAI3_RX_DATA_SELECT_INPUT
DECL|IOMUXC_SAI3_RX_SYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI3_RX_SYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI3_RX_SYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI3_RX_SYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI3_RX_SYNC_SELECT_INPUT_DAISY|macro|IOMUXC_SAI3_RX_SYNC_SELECT_INPUT_DAISY
DECL|IOMUXC_SAI3_RX_SYNC_SELECT_INPUT_REG|macro|IOMUXC_SAI3_RX_SYNC_SELECT_INPUT_REG
DECL|IOMUXC_SAI3_RX_SYNC_SELECT_INPUT|macro|IOMUXC_SAI3_RX_SYNC_SELECT_INPUT
DECL|IOMUXC_SAI3_TX_BCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI3_TX_BCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI3_TX_BCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI3_TX_BCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI3_TX_BCLK_SELECT_INPUT_DAISY|macro|IOMUXC_SAI3_TX_BCLK_SELECT_INPUT_DAISY
DECL|IOMUXC_SAI3_TX_BCLK_SELECT_INPUT_REG|macro|IOMUXC_SAI3_TX_BCLK_SELECT_INPUT_REG
DECL|IOMUXC_SAI3_TX_BCLK_SELECT_INPUT|macro|IOMUXC_SAI3_TX_BCLK_SELECT_INPUT
DECL|IOMUXC_SAI3_TX_SYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI3_TX_SYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI3_TX_SYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI3_TX_SYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI3_TX_SYNC_SELECT_INPUT_DAISY|macro|IOMUXC_SAI3_TX_SYNC_SELECT_INPUT_DAISY
DECL|IOMUXC_SAI3_TX_SYNC_SELECT_INPUT_REG|macro|IOMUXC_SAI3_TX_SYNC_SELECT_INPUT_REG
DECL|IOMUXC_SAI3_TX_SYNC_SELECT_INPUT|macro|IOMUXC_SAI3_TX_SYNC_SELECT_INPUT
DECL|IOMUXC_SD3_CD_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SD3_CD_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SD3_CD_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SD3_CD_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SD3_CD_B_SELECT_INPUT_DAISY|macro|IOMUXC_SD3_CD_B_SELECT_INPUT_DAISY
DECL|IOMUXC_SD3_CD_B_SELECT_INPUT_REG|macro|IOMUXC_SD3_CD_B_SELECT_INPUT_REG
DECL|IOMUXC_SD3_CD_B_SELECT_INPUT|macro|IOMUXC_SD3_CD_B_SELECT_INPUT
DECL|IOMUXC_SD3_WP_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SD3_WP_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SD3_WP_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SD3_WP_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SD3_WP_SELECT_INPUT_DAISY|macro|IOMUXC_SD3_WP_SELECT_INPUT_DAISY
DECL|IOMUXC_SD3_WP_SELECT_INPUT_REG|macro|IOMUXC_SD3_WP_SELECT_INPUT_REG
DECL|IOMUXC_SD3_WP_SELECT_INPUT|macro|IOMUXC_SD3_WP_SELECT_INPUT
DECL|IOMUXC_SDMA_EVENTS0_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SDMA_EVENTS0_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SDMA_EVENTS0_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SDMA_EVENTS0_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SDMA_EVENTS0_SELECT_INPUT_DAISY|macro|IOMUXC_SDMA_EVENTS0_SELECT_INPUT_DAISY
DECL|IOMUXC_SDMA_EVENTS0_SELECT_INPUT_REG|macro|IOMUXC_SDMA_EVENTS0_SELECT_INPUT_REG
DECL|IOMUXC_SDMA_EVENTS0_SELECT_INPUT|macro|IOMUXC_SDMA_EVENTS0_SELECT_INPUT
DECL|IOMUXC_SDMA_EVENTS1_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SDMA_EVENTS1_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SDMA_EVENTS1_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SDMA_EVENTS1_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SDMA_EVENTS1_SELECT_INPUT_DAISY|macro|IOMUXC_SDMA_EVENTS1_SELECT_INPUT_DAISY
DECL|IOMUXC_SDMA_EVENTS1_SELECT_INPUT_REG|macro|IOMUXC_SDMA_EVENTS1_SELECT_INPUT_REG
DECL|IOMUXC_SDMA_EVENTS1_SELECT_INPUT|macro|IOMUXC_SDMA_EVENTS1_SELECT_INPUT
DECL|IOMUXC_SIM1_PORT1_PD_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SIM1_PORT1_PD_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SIM1_PORT1_PD_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SIM1_PORT1_PD_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SIM1_PORT1_PD_SELECT_INPUT_REG|macro|IOMUXC_SIM1_PORT1_PD_SELECT_INPUT_REG
DECL|IOMUXC_SIM1_PORT1_PD_SELECT_INPUT|macro|IOMUXC_SIM1_PORT1_PD_SELECT_INPUT
DECL|IOMUXC_SIM1_PORT1_TRXD_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SIM1_PORT1_TRXD_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SIM1_PORT1_TRXD_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SIM1_PORT1_TRXD_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SIM1_PORT1_TRXD_SELECT_INPUT_REG|macro|IOMUXC_SIM1_PORT1_TRXD_SELECT_INPUT_REG
DECL|IOMUXC_SIM1_PORT1_TRXD_SELECT_INPUT|macro|IOMUXC_SIM1_PORT1_TRXD_SELECT_INPUT
DECL|IOMUXC_SIM2_PORT1_PD_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SIM2_PORT1_PD_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SIM2_PORT1_PD_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SIM2_PORT1_PD_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SIM2_PORT1_PD_SELECT_INPUT_REG|macro|IOMUXC_SIM2_PORT1_PD_SELECT_INPUT_REG
DECL|IOMUXC_SIM2_PORT1_PD_SELECT_INPUT|macro|IOMUXC_SIM2_PORT1_PD_SELECT_INPUT
DECL|IOMUXC_SIM2_PORT1_TRXD_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SIM2_PORT1_TRXD_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SIM2_PORT1_TRXD_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SIM2_PORT1_TRXD_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SIM2_PORT1_TRXD_SELECT_INPUT_REG|macro|IOMUXC_SIM2_PORT1_TRXD_SELECT_INPUT_REG
DECL|IOMUXC_SIM2_PORT1_TRXD_SELECT_INPUT|macro|IOMUXC_SIM2_PORT1_TRXD_SELECT_INPUT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0|macro|IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD0
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD1
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TXC
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_REG|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR|macro|IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA|macro|IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA|macro|IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA|macro|IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA|macro|IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_RESET
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC|macro|IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC|macro|IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC|macro|IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_WP_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_WP|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_WP
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_WP_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_WP|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_WP
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_B
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_STROBE
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA|macro|IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA|macro|IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA|macro|IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0|macro|IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD0
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD1
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD2
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RD3
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RXC
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD0
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD1
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD2
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TD3
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TXC
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR0
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_BDR1
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA00
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA01
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA02
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA03
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA04
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA05
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA06
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA07
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA08
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA09
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA10
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA11
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA12
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA13
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA14
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_DATA15
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_COM
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_PWR_STAT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE0
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE1
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE3
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PS|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_REG|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR|macro|IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_PS|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA|macro|IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_PS|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA|macro|IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_PS|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA|macro|IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_PS|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA|macro|IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_RESET
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_PS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC|macro|IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_BCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_DATA
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_RX_SYNC
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_BCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_DATA
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC|macro|IOMUXC_SW_PAD_CTL_PAD_SAI1_TX_SYNC
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_RX_DATA
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_BCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_DATA
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC|macro|IOMUXC_SW_PAD_CTL_PAD_SAI2_TX_SYNC
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CD_B
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_WP|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_WP
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_WP|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_WP
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_RESET_B
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_PS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_STROBE
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA|macro|IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA|macro|IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_PS|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_PS|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_PE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_PE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_PE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_PE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_PS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_PS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_PS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_PS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_PS|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_PS
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA|macro|IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA
DECL|IOMUXC_Type|typedef|} IOMUXC_Type, *IOMUXC_MemMapPtr;
DECL|IOMUXC_UART1_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART1_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART1_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART1_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART1_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART1_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART1_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART1_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART1_RTS_B_SELECT_INPUT|macro|IOMUXC_UART1_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART1_RX_DATA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART1_RX_DATA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART1_RX_DATA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART1_RX_DATA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART1_RX_DATA_SELECT_INPUT_DAISY|macro|IOMUXC_UART1_RX_DATA_SELECT_INPUT_DAISY
DECL|IOMUXC_UART1_RX_DATA_SELECT_INPUT_REG|macro|IOMUXC_UART1_RX_DATA_SELECT_INPUT_REG
DECL|IOMUXC_UART1_RX_DATA_SELECT_INPUT|macro|IOMUXC_UART1_RX_DATA_SELECT_INPUT
DECL|IOMUXC_UART2_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART2_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART2_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART2_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART2_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART2_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART2_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART2_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART2_RTS_B_SELECT_INPUT|macro|IOMUXC_UART2_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART2_RX_DATA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART2_RX_DATA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART2_RX_DATA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART2_RX_DATA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART2_RX_DATA_SELECT_INPUT_DAISY|macro|IOMUXC_UART2_RX_DATA_SELECT_INPUT_DAISY
DECL|IOMUXC_UART2_RX_DATA_SELECT_INPUT_REG|macro|IOMUXC_UART2_RX_DATA_SELECT_INPUT_REG
DECL|IOMUXC_UART2_RX_DATA_SELECT_INPUT|macro|IOMUXC_UART2_RX_DATA_SELECT_INPUT
DECL|IOMUXC_UART3_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART3_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART3_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART3_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART3_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART3_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART3_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART3_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART3_RTS_B_SELECT_INPUT|macro|IOMUXC_UART3_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART3_RX_DATA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART3_RX_DATA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART3_RX_DATA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART3_RX_DATA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART3_RX_DATA_SELECT_INPUT_DAISY|macro|IOMUXC_UART3_RX_DATA_SELECT_INPUT_DAISY
DECL|IOMUXC_UART3_RX_DATA_SELECT_INPUT_REG|macro|IOMUXC_UART3_RX_DATA_SELECT_INPUT_REG
DECL|IOMUXC_UART3_RX_DATA_SELECT_INPUT|macro|IOMUXC_UART3_RX_DATA_SELECT_INPUT
DECL|IOMUXC_UART4_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART4_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART4_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART4_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART4_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART4_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART4_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART4_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART4_RTS_B_SELECT_INPUT|macro|IOMUXC_UART4_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART4_RX_DATA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART4_RX_DATA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART4_RX_DATA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART4_RX_DATA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART4_RX_DATA_SELECT_INPUT_DAISY|macro|IOMUXC_UART4_RX_DATA_SELECT_INPUT_DAISY
DECL|IOMUXC_UART4_RX_DATA_SELECT_INPUT_REG|macro|IOMUXC_UART4_RX_DATA_SELECT_INPUT_REG
DECL|IOMUXC_UART4_RX_DATA_SELECT_INPUT|macro|IOMUXC_UART4_RX_DATA_SELECT_INPUT
DECL|IOMUXC_UART5_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART5_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART5_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART5_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART5_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART5_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART5_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART5_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART5_RTS_B_SELECT_INPUT|macro|IOMUXC_UART5_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART5_RX_DATA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART5_RX_DATA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART5_RX_DATA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART5_RX_DATA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART5_RX_DATA_SELECT_INPUT_DAISY|macro|IOMUXC_UART5_RX_DATA_SELECT_INPUT_DAISY
DECL|IOMUXC_UART5_RX_DATA_SELECT_INPUT_REG|macro|IOMUXC_UART5_RX_DATA_SELECT_INPUT_REG
DECL|IOMUXC_UART5_RX_DATA_SELECT_INPUT|macro|IOMUXC_UART5_RX_DATA_SELECT_INPUT
DECL|IOMUXC_UART6_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART6_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART6_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART6_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART6_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART6_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART6_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART6_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART6_RTS_B_SELECT_INPUT|macro|IOMUXC_UART6_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART6_RX_DATA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART6_RX_DATA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART6_RX_DATA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART6_RX_DATA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART6_RX_DATA_SELECT_INPUT_DAISY|macro|IOMUXC_UART6_RX_DATA_SELECT_INPUT_DAISY
DECL|IOMUXC_UART6_RX_DATA_SELECT_INPUT_REG|macro|IOMUXC_UART6_RX_DATA_SELECT_INPUT_REG
DECL|IOMUXC_UART6_RX_DATA_SELECT_INPUT|macro|IOMUXC_UART6_RX_DATA_SELECT_INPUT
DECL|IOMUXC_UART7_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART7_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART7_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART7_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART7_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART7_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART7_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART7_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART7_RTS_B_SELECT_INPUT|macro|IOMUXC_UART7_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART7_RX_DATA_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART7_RX_DATA_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART7_RX_DATA_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART7_RX_DATA_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART7_RX_DATA_SELECT_INPUT_DAISY|macro|IOMUXC_UART7_RX_DATA_SELECT_INPUT_DAISY
DECL|IOMUXC_UART7_RX_DATA_SELECT_INPUT_REG|macro|IOMUXC_UART7_RX_DATA_SELECT_INPUT_REG
DECL|IOMUXC_UART7_RX_DATA_SELECT_INPUT|macro|IOMUXC_UART7_RX_DATA_SELECT_INPUT
DECL|IOMUXC_USB_OTG1_ID_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USB_OTG1_ID_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USB_OTG1_ID_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USB_OTG1_ID_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USB_OTG1_ID_SELECT_INPUT_DAISY|macro|IOMUXC_USB_OTG1_ID_SELECT_INPUT_DAISY
DECL|IOMUXC_USB_OTG1_ID_SELECT_INPUT_REG|macro|IOMUXC_USB_OTG1_ID_SELECT_INPUT_REG
DECL|IOMUXC_USB_OTG1_ID_SELECT_INPUT|macro|IOMUXC_USB_OTG1_ID_SELECT_INPUT
DECL|IOMUXC_USB_OTG1_OC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USB_OTG1_OC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USB_OTG1_OC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USB_OTG1_OC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USB_OTG1_OC_SELECT_INPUT_REG|macro|IOMUXC_USB_OTG1_OC_SELECT_INPUT_REG
DECL|IOMUXC_USB_OTG1_OC_SELECT_INPUT|macro|IOMUXC_USB_OTG1_OC_SELECT_INPUT
DECL|IOMUXC_USB_OTG2_ID_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USB_OTG2_ID_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USB_OTG2_ID_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USB_OTG2_ID_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USB_OTG2_ID_SELECT_INPUT_DAISY|macro|IOMUXC_USB_OTG2_ID_SELECT_INPUT_DAISY
DECL|IOMUXC_USB_OTG2_ID_SELECT_INPUT_REG|macro|IOMUXC_USB_OTG2_ID_SELECT_INPUT_REG
DECL|IOMUXC_USB_OTG2_ID_SELECT_INPUT|macro|IOMUXC_USB_OTG2_ID_SELECT_INPUT
DECL|IOMUXC_USB_OTG2_OC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USB_OTG2_OC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USB_OTG2_OC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USB_OTG2_OC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USB_OTG2_OC_SELECT_INPUT_REG|macro|IOMUXC_USB_OTG2_OC_SELECT_INPUT_REG
DECL|IOMUXC_USB_OTG2_OC_SELECT_INPUT|macro|IOMUXC_USB_OTG2_OC_SELECT_INPUT
DECL|IOMUXC|macro|IOMUXC
DECL|IPCR|member|__IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */
DECL|IRQ1_CLR|member|__IO uint32_t IRQ1_CLR; /**< EPDC Interrupt Register for LUT 0~31, offset: 0x3E8 */
DECL|IRQ1_SET|member|__IO uint32_t IRQ1_SET; /**< EPDC Interrupt Register for LUT 0~31, offset: 0x3E4 */
DECL|IRQ1_TOG|member|__IO uint32_t IRQ1_TOG; /**< EPDC Interrupt Register for LUT 0~31, offset: 0x3EC */
DECL|IRQ1|member|__IO uint32_t IRQ1; /**< EPDC Interrupt Register for LUT 0~31, offset: 0x3E0 */
DECL|IRQ2_CLR|member|__IO uint32_t IRQ2_CLR; /**< EPDC Interrupt Registerr for LUT 32~63, offset: 0x3F8 */
DECL|IRQ2_SET|member|__IO uint32_t IRQ2_SET; /**< EPDC Interrupt Registerr for LUT 32~63, offset: 0x3F4 */
DECL|IRQ2_TOG|member|__IO uint32_t IRQ2_TOG; /**< EPDC Interrupt Registerr for LUT 32~63, offset: 0x3FC */
DECL|IRQ2|member|__IO uint32_t IRQ2; /**< EPDC Interrupt Registerr for LUT 32~63, offset: 0x3F0 */
DECL|IRQ_CLR|member|__IO uint32_t IRQ_CLR; /**< EPDC Interrupt Register, offset: 0x428 */
DECL|IRQ_MASK1_CLR|member|__IO uint32_t IRQ_MASK1_CLR; /**< EPDC IRQ Mask Register for LUT 0~31, offset: 0x3C8 */
DECL|IRQ_MASK1_SET|member|__IO uint32_t IRQ_MASK1_SET; /**< EPDC IRQ Mask Register for LUT 0~31, offset: 0x3C4 */
DECL|IRQ_MASK1_TOG|member|__IO uint32_t IRQ_MASK1_TOG; /**< EPDC IRQ Mask Register for LUT 0~31, offset: 0x3CC */
DECL|IRQ_MASK1|member|__IO uint32_t IRQ_MASK1; /**< EPDC IRQ Mask Register for LUT 0~31, offset: 0x3C0 */
DECL|IRQ_MASK2_CLR|member|__IO uint32_t IRQ_MASK2_CLR; /**< EPDC IRQ Mask Register for LUT 32~63, offset: 0x3D8 */
DECL|IRQ_MASK2_SET|member|__IO uint32_t IRQ_MASK2_SET; /**< EPDC IRQ Mask Register for LUT 32~63, offset: 0x3D4 */
DECL|IRQ_MASK2_TOG|member|__IO uint32_t IRQ_MASK2_TOG; /**< EPDC IRQ Mask Register for LUT 32~63, offset: 0x3DC */
DECL|IRQ_MASK2|member|__IO uint32_t IRQ_MASK2; /**< EPDC IRQ Mask Register for LUT 32~63, offset: 0x3D0 */
DECL|IRQ_MASK_CLR|member|__IO uint32_t IRQ_MASK_CLR; /**< EPDC IRQ Mask Register, offset: 0x408 */
DECL|IRQ_MASK_SET|member|__IO uint32_t IRQ_MASK_SET; /**< EPDC IRQ Mask Register, offset: 0x404 */
DECL|IRQ_MASK_TOG|member|__IO uint32_t IRQ_MASK_TOG; /**< EPDC IRQ Mask Register, offset: 0x40C */
DECL|IRQ_MASK|member|__IO uint32_t IRQ_MASK; /**< EPDC IRQ Mask Register, offset: 0x400 */
DECL|IRQ_SET|member|__IO uint32_t IRQ_SET; /**< EPDC Interrupt Register, offset: 0x424 */
DECL|IRQ_TOG|member|__IO uint32_t IRQ_TOG; /**< EPDC Interrupt Register, offset: 0x42C */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn {
DECL|IRQ|member|__IO uint32_t IRQ; /**< EPDC Interrupt Register, offset: 0x420 */
DECL|IR|member|__IO uint32_t IR; /**< GPT Interrupt Register, offset: 0xC */
DECL|ISP_CONFIG_CH0|member|__IO uint32_t ISP_CONFIG_CH0; /**< ISP Configuration register of CH0, offset: 0x40 */
DECL|ISP_RESOL_CH0|member|__IO uint32_t ISP_RESOL_CH0; /**< ISP Image Resolution register of CH0, offset: 0x44 */
DECL|ISP_SYNC_CH0|member|__IO uint32_t ISP_SYNC_CH0; /**< ISP SYNC register of CH0, offset: 0x48 */
DECL|ISR1_A7|member|__I uint32_t ISR1_A7; /**< IRQ status register 1 of A7, offset: 0x70 */
DECL|ISR1_M4|member|__I uint32_t ISR1_M4; /**< IRQ status register 1 of M4, offset: 0x80 */
DECL|ISR2_A7|member|__I uint32_t ISR2_A7; /**< IRQ status register 2 of A7, offset: 0x74 */
DECL|ISR2_M4|member|__I uint32_t ISR2_M4; /**< IRQ status register 2 of M4, offset: 0x84 */
DECL|ISR3_A7|member|__I uint32_t ISR3_A7; /**< IRQ status register 3 of A7, offset: 0x78 */
DECL|ISR3_M4|member|__I uint32_t ISR3_M4; /**< IRQ status register 3 of M4, offset: 0x88 */
DECL|ISR4_A7|member|__I uint32_t ISR4_A7; /**< IRQ status register 4 of A7, offset: 0x7C */
DECL|ISR4_M4|member|__I uint32_t ISR4_M4; /**< IRQ status register 4 of M4, offset: 0x8C */
DECL|ISR|member|__IO uint32_t ISR; /**< GPIO interrupt status register, offset: 0x18 */
DECL|KDDR|member|__IO uint16_t KDDR; /**< Keypad Data Direction Register, offset: 0x4 */
DECL|KPCR|member|__IO uint16_t KPCR; /**< Keypad Control Register, offset: 0x0 */
DECL|KPDR|member|__IO uint16_t KPDR; /**< Keypad Data Register, offset: 0x6 */
DECL|KPP_BASE_ADDRS|macro|KPP_BASE_ADDRS
DECL|KPP_BASE_PTRS|macro|KPP_BASE_PTRS
DECL|KPP_BASE_PTR|macro|KPP_BASE_PTR
DECL|KPP_BASE|macro|KPP_BASE
DECL|KPP_COL0_SELECT_INPUT|member|__IO uint32_t KPP_COL0_SELECT_INPUT; /**< KPP_COL0_SELECT_INPUT DAISY Register, offset: 0x5F4 */
DECL|KPP_COL1_SELECT_INPUT|member|__IO uint32_t KPP_COL1_SELECT_INPUT; /**< KPP_COL1_SELECT_INPUT DAISY Register, offset: 0x5F8 */
DECL|KPP_COL2_SELECT_INPUT|member|__IO uint32_t KPP_COL2_SELECT_INPUT; /**< KPP_COL2_SELECT_INPUT DAISY Register, offset: 0x5FC */
DECL|KPP_COL3_SELECT_INPUT|member|__IO uint32_t KPP_COL3_SELECT_INPUT; /**< KPP_COL3_SELECT_INPUT DAISY Register, offset: 0x600 */
DECL|KPP_COL4_SELECT_INPUT|member|__IO uint32_t KPP_COL4_SELECT_INPUT; /**< KPP_COL4_SELECT_INPUT DAISY Register, offset: 0x604 */
DECL|KPP_COL5_SELECT_INPUT|member|__IO uint32_t KPP_COL5_SELECT_INPUT; /**< KPP_COL5_SELECT_INPUT DAISY Register, offset: 0x608 */
DECL|KPP_COL6_SELECT_INPUT|member|__IO uint32_t KPP_COL6_SELECT_INPUT; /**< KPP_COL6_SELECT_INPUT DAISY Register, offset: 0x60C */
DECL|KPP_COL7_SELECT_INPUT|member|__IO uint32_t KPP_COL7_SELECT_INPUT; /**< KPP_COL7_SELECT_INPUT DAISY Register, offset: 0x610 */
DECL|KPP_IRQS|macro|KPP_IRQS
DECL|KPP_IRQn|enumerator|KPP_IRQn = 80, /**< Keypad Interrupt */
DECL|KPP_KDDR_KCDD_MASK|macro|KPP_KDDR_KCDD_MASK
DECL|KPP_KDDR_KCDD_SHIFT|macro|KPP_KDDR_KCDD_SHIFT
DECL|KPP_KDDR_KCDD|macro|KPP_KDDR_KCDD
DECL|KPP_KDDR_KRDD_MASK|macro|KPP_KDDR_KRDD_MASK
DECL|KPP_KDDR_KRDD_SHIFT|macro|KPP_KDDR_KRDD_SHIFT
DECL|KPP_KDDR_KRDD|macro|KPP_KDDR_KRDD
DECL|KPP_KDDR_REG|macro|KPP_KDDR_REG
DECL|KPP_KDDR|macro|KPP_KDDR
DECL|KPP_KPCR_KCO_MASK|macro|KPP_KPCR_KCO_MASK
DECL|KPP_KPCR_KCO_SHIFT|macro|KPP_KPCR_KCO_SHIFT
DECL|KPP_KPCR_KCO|macro|KPP_KPCR_KCO
DECL|KPP_KPCR_KRE_MASK|macro|KPP_KPCR_KRE_MASK
DECL|KPP_KPCR_KRE_SHIFT|macro|KPP_KPCR_KRE_SHIFT
DECL|KPP_KPCR_KRE|macro|KPP_KPCR_KRE
DECL|KPP_KPCR_REG|macro|KPP_KPCR_REG
DECL|KPP_KPCR|macro|KPP_KPCR
DECL|KPP_KPDR_KCD_MASK|macro|KPP_KPDR_KCD_MASK
DECL|KPP_KPDR_KCD_SHIFT|macro|KPP_KPDR_KCD_SHIFT
DECL|KPP_KPDR_KCD|macro|KPP_KPDR_KCD
DECL|KPP_KPDR_KRD_MASK|macro|KPP_KPDR_KRD_MASK
DECL|KPP_KPDR_KRD_SHIFT|macro|KPP_KPDR_KRD_SHIFT
DECL|KPP_KPDR_KRD|macro|KPP_KPDR_KRD
DECL|KPP_KPDR_REG|macro|KPP_KPDR_REG
DECL|KPP_KPDR|macro|KPP_KPDR
DECL|KPP_KPSR_KDIE_MASK|macro|KPP_KPSR_KDIE_MASK
DECL|KPP_KPSR_KDIE_SHIFT|macro|KPP_KPSR_KDIE_SHIFT
DECL|KPP_KPSR_KDSC_MASK|macro|KPP_KPSR_KDSC_MASK
DECL|KPP_KPSR_KDSC_SHIFT|macro|KPP_KPSR_KDSC_SHIFT
DECL|KPP_KPSR_KPKD_MASK|macro|KPP_KPSR_KPKD_MASK
DECL|KPP_KPSR_KPKD_SHIFT|macro|KPP_KPSR_KPKD_SHIFT
DECL|KPP_KPSR_KPKR_MASK|macro|KPP_KPSR_KPKR_MASK
DECL|KPP_KPSR_KPKR_SHIFT|macro|KPP_KPSR_KPKR_SHIFT
DECL|KPP_KPSR_KRIE_MASK|macro|KPP_KPSR_KRIE_MASK
DECL|KPP_KPSR_KRIE_SHIFT|macro|KPP_KPSR_KRIE_SHIFT
DECL|KPP_KPSR_KRSS_MASK|macro|KPP_KPSR_KRSS_MASK
DECL|KPP_KPSR_KRSS_SHIFT|macro|KPP_KPSR_KRSS_SHIFT
DECL|KPP_KPSR_REG|macro|KPP_KPSR_REG
DECL|KPP_KPSR|macro|KPP_KPSR
DECL|KPP_MemMapPtr|typedef|} KPP_Type, *KPP_MemMapPtr;
DECL|KPP_ROW0_SELECT_INPUT|member|__IO uint32_t KPP_ROW0_SELECT_INPUT; /**< KPP_ROW0_SELECT_INPUT DAISY Register, offset: 0x614 */
DECL|KPP_ROW1_SELECT_INPUT|member|__IO uint32_t KPP_ROW1_SELECT_INPUT; /**< KPP_ROW1_SELECT_INPUT DAISY Register, offset: 0x618 */
DECL|KPP_ROW2_SELECT_INPUT|member|__IO uint32_t KPP_ROW2_SELECT_INPUT; /**< KPP_ROW2_SELECT_INPUT DAISY Register, offset: 0x61C */
DECL|KPP_ROW3_SELECT_INPUT|member|__IO uint32_t KPP_ROW3_SELECT_INPUT; /**< KPP_ROW3_SELECT_INPUT DAISY Register, offset: 0x620 */
DECL|KPP_ROW4_SELECT_INPUT|member|__IO uint32_t KPP_ROW4_SELECT_INPUT; /**< KPP_ROW4_SELECT_INPUT DAISY Register, offset: 0x624 */
DECL|KPP_ROW5_SELECT_INPUT|member|__IO uint32_t KPP_ROW5_SELECT_INPUT; /**< KPP_ROW5_SELECT_INPUT DAISY Register, offset: 0x628 */
DECL|KPP_ROW6_SELECT_INPUT|member|__IO uint32_t KPP_ROW6_SELECT_INPUT; /**< KPP_ROW6_SELECT_INPUT DAISY Register, offset: 0x62C */
DECL|KPP_ROW7_SELECT_INPUT|member|__IO uint32_t KPP_ROW7_SELECT_INPUT; /**< KPP_ROW7_SELECT_INPUT DAISY Register, offset: 0x630 */
DECL|KPP_Type|typedef|} KPP_Type, *KPP_MemMapPtr;
DECL|KPP|macro|KPP
DECL|KPSR|member|__IO uint16_t KPSR; /**< Keypad Status Register, offset: 0x2 */
DECL|LAYOUTSELECT_CLR|member|__IO uint32_t LAYOUTSELECT_CLR; /**< Hardware ECC Accelerator Layout Select Register, offset: 0x78 */
DECL|LAYOUTSELECT_SET|member|__IO uint32_t LAYOUTSELECT_SET; /**< Hardware ECC Accelerator Layout Select Register, offset: 0x74 */
DECL|LAYOUTSELECT_TOG|member|__IO uint32_t LAYOUTSELECT_TOG; /**< Hardware ECC Accelerator Layout Select Register, offset: 0x7C */
DECL|LAYOUTSELECT|member|__IO uint32_t LAYOUTSELECT; /**< Hardware ECC Accelerator Layout Select Register, offset: 0x70 */
DECL|LCDIF1_AS_BUF|macro|LCDIF1_AS_BUF
DECL|LCDIF1_AS_CLRKEYHIGH|macro|LCDIF1_AS_CLRKEYHIGH
DECL|LCDIF1_AS_CLRKEYLOW|macro|LCDIF1_AS_CLRKEYLOW
DECL|LCDIF1_AS_CTRL|macro|LCDIF1_AS_CTRL
DECL|LCDIF1_AS_NEXT_BUF|macro|LCDIF1_AS_NEXT_BUF
DECL|LCDIF1_BASE_PTR|macro|LCDIF1_BASE_PTR
DECL|LCDIF1_BASE|macro|LCDIF1_BASE
DECL|LCDIF1_BM_ERROR_STAT|macro|LCDIF1_BM_ERROR_STAT
DECL|LCDIF1_CRC_STAT|macro|LCDIF1_CRC_STAT
DECL|LCDIF1_CSC_COEFF0|macro|LCDIF1_CSC_COEFF0
DECL|LCDIF1_CSC_COEFF1|macro|LCDIF1_CSC_COEFF1
DECL|LCDIF1_CSC_COEFF2|macro|LCDIF1_CSC_COEFF2
DECL|LCDIF1_CSC_COEFF3|macro|LCDIF1_CSC_COEFF3
DECL|LCDIF1_CSC_COEFF4|macro|LCDIF1_CSC_COEFF4
DECL|LCDIF1_CSC_LIMIT|macro|LCDIF1_CSC_LIMIT
DECL|LCDIF1_CSC_OFFSET|macro|LCDIF1_CSC_OFFSET
DECL|LCDIF1_CTRL1_CLR|macro|LCDIF1_CTRL1_CLR
DECL|LCDIF1_CTRL1_SET|macro|LCDIF1_CTRL1_SET
DECL|LCDIF1_CTRL1_TOG|macro|LCDIF1_CTRL1_TOG
DECL|LCDIF1_CTRL1|macro|LCDIF1_CTRL1
DECL|LCDIF1_CTRL2_CLR|macro|LCDIF1_CTRL2_CLR
DECL|LCDIF1_CTRL2_SET|macro|LCDIF1_CTRL2_SET
DECL|LCDIF1_CTRL2_TOG|macro|LCDIF1_CTRL2_TOG
DECL|LCDIF1_CTRL2|macro|LCDIF1_CTRL2
DECL|LCDIF1_CUR_BUF|macro|LCDIF1_CUR_BUF
DECL|LCDIF1_DATA|macro|LCDIF1_DATA
DECL|LCDIF1_DEBUG0|macro|LCDIF1_DEBUG0
DECL|LCDIF1_DEBUG1|macro|LCDIF1_DEBUG1
DECL|LCDIF1_DEBUG2|macro|LCDIF1_DEBUG2
DECL|LCDIF1_DEBUG3|macro|LCDIF1_DEBUG3
DECL|LCDIF1_DEBUG4|macro|LCDIF1_DEBUG4
DECL|LCDIF1_DEBUG5|macro|LCDIF1_DEBUG5
DECL|LCDIF1_DVICTRL0|macro|LCDIF1_DVICTRL0
DECL|LCDIF1_DVICTRL1|macro|LCDIF1_DVICTRL1
DECL|LCDIF1_DVICTRL2|macro|LCDIF1_DVICTRL2
DECL|LCDIF1_DVICTRL3|macro|LCDIF1_DVICTRL3
DECL|LCDIF1_DVICTRL4|macro|LCDIF1_DVICTRL4
DECL|LCDIF1_NEXT_BUF|macro|LCDIF1_NEXT_BUF
DECL|LCDIF1_RL_CLR|macro|LCDIF1_RL_CLR
DECL|LCDIF1_RL_SET|macro|LCDIF1_RL_SET
DECL|LCDIF1_RL_TOG|macro|LCDIF1_RL_TOG
DECL|LCDIF1_RL|macro|LCDIF1_RL
DECL|LCDIF1_STAT|macro|LCDIF1_STAT
DECL|LCDIF1_SYNC_DELAY|macro|LCDIF1_SYNC_DELAY
DECL|LCDIF1_THRES|macro|LCDIF1_THRES
DECL|LCDIF1_TIMING|macro|LCDIF1_TIMING
DECL|LCDIF1_TRANSFER_COUNT|macro|LCDIF1_TRANSFER_COUNT
DECL|LCDIF1_VDCTRL0_CLR|macro|LCDIF1_VDCTRL0_CLR
DECL|LCDIF1_VDCTRL0_SET|macro|LCDIF1_VDCTRL0_SET
DECL|LCDIF1_VDCTRL0_TOG|macro|LCDIF1_VDCTRL0_TOG
DECL|LCDIF1_VDCTRL0|macro|LCDIF1_VDCTRL0
DECL|LCDIF1_VDCTRL1|macro|LCDIF1_VDCTRL1
DECL|LCDIF1_VDCTRL2|macro|LCDIF1_VDCTRL2
DECL|LCDIF1_VDCTRL3|macro|LCDIF1_VDCTRL3
DECL|LCDIF1_VDCTRL4|macro|LCDIF1_VDCTRL4
DECL|LCDIF1_VERSION|macro|LCDIF1_VERSION
DECL|LCDIF1|macro|LCDIF1
DECL|LCDIF2_AS_BUF|macro|LCDIF2_AS_BUF
DECL|LCDIF2_AS_CLRKEYHIGH|macro|LCDIF2_AS_CLRKEYHIGH
DECL|LCDIF2_AS_CLRKEYLOW|macro|LCDIF2_AS_CLRKEYLOW
DECL|LCDIF2_AS_CTRL|macro|LCDIF2_AS_CTRL
DECL|LCDIF2_AS_NEXT_BUF|macro|LCDIF2_AS_NEXT_BUF
DECL|LCDIF2_BASE_PTR|macro|LCDIF2_BASE_PTR
DECL|LCDIF2_BASE|macro|LCDIF2_BASE
DECL|LCDIF2_BM_ERROR_STAT|macro|LCDIF2_BM_ERROR_STAT
DECL|LCDIF2_CRC_STAT|macro|LCDIF2_CRC_STAT
DECL|LCDIF2_CSC_COEFF0|macro|LCDIF2_CSC_COEFF0
DECL|LCDIF2_CSC_COEFF1|macro|LCDIF2_CSC_COEFF1
DECL|LCDIF2_CSC_COEFF2|macro|LCDIF2_CSC_COEFF2
DECL|LCDIF2_CSC_COEFF3|macro|LCDIF2_CSC_COEFF3
DECL|LCDIF2_CSC_COEFF4|macro|LCDIF2_CSC_COEFF4
DECL|LCDIF2_CSC_LIMIT|macro|LCDIF2_CSC_LIMIT
DECL|LCDIF2_CSC_OFFSET|macro|LCDIF2_CSC_OFFSET
DECL|LCDIF2_CTRL1_CLR|macro|LCDIF2_CTRL1_CLR
DECL|LCDIF2_CTRL1_SET|macro|LCDIF2_CTRL1_SET
DECL|LCDIF2_CTRL1_TOG|macro|LCDIF2_CTRL1_TOG
DECL|LCDIF2_CTRL1|macro|LCDIF2_CTRL1
DECL|LCDIF2_CTRL2_CLR|macro|LCDIF2_CTRL2_CLR
DECL|LCDIF2_CTRL2_SET|macro|LCDIF2_CTRL2_SET
DECL|LCDIF2_CTRL2_TOG|macro|LCDIF2_CTRL2_TOG
DECL|LCDIF2_CTRL2|macro|LCDIF2_CTRL2
DECL|LCDIF2_CUR_BUF|macro|LCDIF2_CUR_BUF
DECL|LCDIF2_DATA|macro|LCDIF2_DATA
DECL|LCDIF2_DEBUG0|macro|LCDIF2_DEBUG0
DECL|LCDIF2_DEBUG1|macro|LCDIF2_DEBUG1
DECL|LCDIF2_DEBUG2|macro|LCDIF2_DEBUG2
DECL|LCDIF2_DEBUG3|macro|LCDIF2_DEBUG3
DECL|LCDIF2_DEBUG4|macro|LCDIF2_DEBUG4
DECL|LCDIF2_DEBUG5|macro|LCDIF2_DEBUG5
DECL|LCDIF2_DVICTRL0|macro|LCDIF2_DVICTRL0
DECL|LCDIF2_DVICTRL1|macro|LCDIF2_DVICTRL1
DECL|LCDIF2_DVICTRL2|macro|LCDIF2_DVICTRL2
DECL|LCDIF2_DVICTRL3|macro|LCDIF2_DVICTRL3
DECL|LCDIF2_DVICTRL4|macro|LCDIF2_DVICTRL4
DECL|LCDIF2_NEXT_BUF|macro|LCDIF2_NEXT_BUF
DECL|LCDIF2_RL_CLR|macro|LCDIF2_RL_CLR
DECL|LCDIF2_RL_SET|macro|LCDIF2_RL_SET
DECL|LCDIF2_RL_TOG|macro|LCDIF2_RL_TOG
DECL|LCDIF2_RL|macro|LCDIF2_RL
DECL|LCDIF2_STAT|macro|LCDIF2_STAT
DECL|LCDIF2_SYNC_DELAY|macro|LCDIF2_SYNC_DELAY
DECL|LCDIF2_THRES|macro|LCDIF2_THRES
DECL|LCDIF2_TIMING|macro|LCDIF2_TIMING
DECL|LCDIF2_TRANSFER_COUNT|macro|LCDIF2_TRANSFER_COUNT
DECL|LCDIF2_VDCTRL0_CLR|macro|LCDIF2_VDCTRL0_CLR
DECL|LCDIF2_VDCTRL0_SET|macro|LCDIF2_VDCTRL0_SET
DECL|LCDIF2_VDCTRL0_TOG|macro|LCDIF2_VDCTRL0_TOG
DECL|LCDIF2_VDCTRL0|macro|LCDIF2_VDCTRL0
DECL|LCDIF2_VDCTRL1|macro|LCDIF2_VDCTRL1
DECL|LCDIF2_VDCTRL2|macro|LCDIF2_VDCTRL2
DECL|LCDIF2_VDCTRL3|macro|LCDIF2_VDCTRL3
DECL|LCDIF2_VDCTRL4|macro|LCDIF2_VDCTRL4
DECL|LCDIF2_VERSION|macro|LCDIF2_VERSION
DECL|LCDIF2|macro|LCDIF2
DECL|LCDIF_AS_BUF_ADDR_MASK|macro|LCDIF_AS_BUF_ADDR_MASK
DECL|LCDIF_AS_BUF_ADDR_SHIFT|macro|LCDIF_AS_BUF_ADDR_SHIFT
DECL|LCDIF_AS_BUF_ADDR|macro|LCDIF_AS_BUF_ADDR
DECL|LCDIF_AS_BUF_REG|macro|LCDIF_AS_BUF_REG
DECL|LCDIF_AS_CLRKEYHIGH_PIXEL_MASK|macro|LCDIF_AS_CLRKEYHIGH_PIXEL_MASK
DECL|LCDIF_AS_CLRKEYHIGH_PIXEL_SHIFT|macro|LCDIF_AS_CLRKEYHIGH_PIXEL_SHIFT
DECL|LCDIF_AS_CLRKEYHIGH_PIXEL|macro|LCDIF_AS_CLRKEYHIGH_PIXEL
DECL|LCDIF_AS_CLRKEYHIGH_REG|macro|LCDIF_AS_CLRKEYHIGH_REG
DECL|LCDIF_AS_CLRKEYHIGH_RSVD1_MASK|macro|LCDIF_AS_CLRKEYHIGH_RSVD1_MASK
DECL|LCDIF_AS_CLRKEYHIGH_RSVD1_SHIFT|macro|LCDIF_AS_CLRKEYHIGH_RSVD1_SHIFT
DECL|LCDIF_AS_CLRKEYHIGH_RSVD1|macro|LCDIF_AS_CLRKEYHIGH_RSVD1
DECL|LCDIF_AS_CLRKEYLOW_PIXEL_MASK|macro|LCDIF_AS_CLRKEYLOW_PIXEL_MASK
DECL|LCDIF_AS_CLRKEYLOW_PIXEL_SHIFT|macro|LCDIF_AS_CLRKEYLOW_PIXEL_SHIFT
DECL|LCDIF_AS_CLRKEYLOW_PIXEL|macro|LCDIF_AS_CLRKEYLOW_PIXEL
DECL|LCDIF_AS_CLRKEYLOW_REG|macro|LCDIF_AS_CLRKEYLOW_REG
DECL|LCDIF_AS_CLRKEYLOW_RSVD1_MASK|macro|LCDIF_AS_CLRKEYLOW_RSVD1_MASK
DECL|LCDIF_AS_CLRKEYLOW_RSVD1_SHIFT|macro|LCDIF_AS_CLRKEYLOW_RSVD1_SHIFT
DECL|LCDIF_AS_CLRKEYLOW_RSVD1|macro|LCDIF_AS_CLRKEYLOW_RSVD1
DECL|LCDIF_AS_CTRL_ALPHA_CTRL_MASK|macro|LCDIF_AS_CTRL_ALPHA_CTRL_MASK
DECL|LCDIF_AS_CTRL_ALPHA_CTRL_SHIFT|macro|LCDIF_AS_CTRL_ALPHA_CTRL_SHIFT
DECL|LCDIF_AS_CTRL_ALPHA_CTRL|macro|LCDIF_AS_CTRL_ALPHA_CTRL
DECL|LCDIF_AS_CTRL_ALPHA_INVERT_MASK|macro|LCDIF_AS_CTRL_ALPHA_INVERT_MASK
DECL|LCDIF_AS_CTRL_ALPHA_INVERT_SHIFT|macro|LCDIF_AS_CTRL_ALPHA_INVERT_SHIFT
DECL|LCDIF_AS_CTRL_ALPHA_MASK|macro|LCDIF_AS_CTRL_ALPHA_MASK
DECL|LCDIF_AS_CTRL_ALPHA_SHIFT|macro|LCDIF_AS_CTRL_ALPHA_SHIFT
DECL|LCDIF_AS_CTRL_ALPHA|macro|LCDIF_AS_CTRL_ALPHA
DECL|LCDIF_AS_CTRL_AS_ENABLE_MASK|macro|LCDIF_AS_CTRL_AS_ENABLE_MASK
DECL|LCDIF_AS_CTRL_AS_ENABLE_SHIFT|macro|LCDIF_AS_CTRL_AS_ENABLE_SHIFT
DECL|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_MASK|macro|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_MASK
DECL|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_SHIFT|macro|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_SHIFT
DECL|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_MASK|macro|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_MASK
DECL|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_SHIFT|macro|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_SHIFT
DECL|LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_MASK|macro|LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_MASK
DECL|LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_SHIFT|macro|LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_SHIFT
DECL|LCDIF_AS_CTRL_CSI_VSYNC_MODE_MASK|macro|LCDIF_AS_CTRL_CSI_VSYNC_MODE_MASK
DECL|LCDIF_AS_CTRL_CSI_VSYNC_MODE_SHIFT|macro|LCDIF_AS_CTRL_CSI_VSYNC_MODE_SHIFT
DECL|LCDIF_AS_CTRL_CSI_VSYNC_POL_MASK|macro|LCDIF_AS_CTRL_CSI_VSYNC_POL_MASK
DECL|LCDIF_AS_CTRL_CSI_VSYNC_POL_SHIFT|macro|LCDIF_AS_CTRL_CSI_VSYNC_POL_SHIFT
DECL|LCDIF_AS_CTRL_ENABLE_COLORKEY_MASK|macro|LCDIF_AS_CTRL_ENABLE_COLORKEY_MASK
DECL|LCDIF_AS_CTRL_ENABLE_COLORKEY_SHIFT|macro|LCDIF_AS_CTRL_ENABLE_COLORKEY_SHIFT
DECL|LCDIF_AS_CTRL_FORMAT_MASK|macro|LCDIF_AS_CTRL_FORMAT_MASK
DECL|LCDIF_AS_CTRL_FORMAT_SHIFT|macro|LCDIF_AS_CTRL_FORMAT_SHIFT
DECL|LCDIF_AS_CTRL_FORMAT|macro|LCDIF_AS_CTRL_FORMAT
DECL|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_MASK|macro|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_MASK
DECL|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_SHIFT|macro|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_SHIFT
DECL|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE|macro|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE
DECL|LCDIF_AS_CTRL_PS_DISABLE_MASK|macro|LCDIF_AS_CTRL_PS_DISABLE_MASK
DECL|LCDIF_AS_CTRL_PS_DISABLE_SHIFT|macro|LCDIF_AS_CTRL_PS_DISABLE_SHIFT
DECL|LCDIF_AS_CTRL_REG|macro|LCDIF_AS_CTRL_REG
DECL|LCDIF_AS_CTRL_ROP_MASK|macro|LCDIF_AS_CTRL_ROP_MASK
DECL|LCDIF_AS_CTRL_ROP_SHIFT|macro|LCDIF_AS_CTRL_ROP_SHIFT
DECL|LCDIF_AS_CTRL_ROP|macro|LCDIF_AS_CTRL_ROP
DECL|LCDIF_AS_CTRL_RVDS1_MASK|macro|LCDIF_AS_CTRL_RVDS1_MASK
DECL|LCDIF_AS_CTRL_RVDS1_SHIFT|macro|LCDIF_AS_CTRL_RVDS1_SHIFT
DECL|LCDIF_AS_CTRL_RVDS1|macro|LCDIF_AS_CTRL_RVDS1
DECL|LCDIF_AS_NEXT_BUF_ADDR_MASK|macro|LCDIF_AS_NEXT_BUF_ADDR_MASK
DECL|LCDIF_AS_NEXT_BUF_ADDR_SHIFT|macro|LCDIF_AS_NEXT_BUF_ADDR_SHIFT
DECL|LCDIF_AS_NEXT_BUF_ADDR|macro|LCDIF_AS_NEXT_BUF_ADDR
DECL|LCDIF_AS_NEXT_BUF_REG|macro|LCDIF_AS_NEXT_BUF_REG
DECL|LCDIF_BASE_ADDRS|macro|LCDIF_BASE_ADDRS
DECL|LCDIF_BASE_PTRS|macro|LCDIF_BASE_PTRS
DECL|LCDIF_BM_ERROR_STAT_ADDR_MASK|macro|LCDIF_BM_ERROR_STAT_ADDR_MASK
DECL|LCDIF_BM_ERROR_STAT_ADDR_SHIFT|macro|LCDIF_BM_ERROR_STAT_ADDR_SHIFT
DECL|LCDIF_BM_ERROR_STAT_ADDR|macro|LCDIF_BM_ERROR_STAT_ADDR
DECL|LCDIF_BM_ERROR_STAT_REG|macro|LCDIF_BM_ERROR_STAT_REG
DECL|LCDIF_CRC_STAT_CRC_VALUE_MASK|macro|LCDIF_CRC_STAT_CRC_VALUE_MASK
DECL|LCDIF_CRC_STAT_CRC_VALUE_SHIFT|macro|LCDIF_CRC_STAT_CRC_VALUE_SHIFT
DECL|LCDIF_CRC_STAT_CRC_VALUE|macro|LCDIF_CRC_STAT_CRC_VALUE
DECL|LCDIF_CRC_STAT_REG|macro|LCDIF_CRC_STAT_REG
DECL|LCDIF_CSC_COEFF0_C0_MASK|macro|LCDIF_CSC_COEFF0_C0_MASK
DECL|LCDIF_CSC_COEFF0_C0_SHIFT|macro|LCDIF_CSC_COEFF0_C0_SHIFT
DECL|LCDIF_CSC_COEFF0_C0|macro|LCDIF_CSC_COEFF0_C0
DECL|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_MASK|macro|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_MASK
DECL|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_SHIFT|macro|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_SHIFT
DECL|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER|macro|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER
DECL|LCDIF_CSC_COEFF0_REG|macro|LCDIF_CSC_COEFF0_REG
DECL|LCDIF_CSC_COEFF0_RSRVD0_MASK|macro|LCDIF_CSC_COEFF0_RSRVD0_MASK
DECL|LCDIF_CSC_COEFF0_RSRVD0_SHIFT|macro|LCDIF_CSC_COEFF0_RSRVD0_SHIFT
DECL|LCDIF_CSC_COEFF0_RSRVD0|macro|LCDIF_CSC_COEFF0_RSRVD0
DECL|LCDIF_CSC_COEFF0_RSRVD1_MASK|macro|LCDIF_CSC_COEFF0_RSRVD1_MASK
DECL|LCDIF_CSC_COEFF0_RSRVD1_SHIFT|macro|LCDIF_CSC_COEFF0_RSRVD1_SHIFT
DECL|LCDIF_CSC_COEFF0_RSRVD1|macro|LCDIF_CSC_COEFF0_RSRVD1
DECL|LCDIF_CSC_COEFF1_C1_MASK|macro|LCDIF_CSC_COEFF1_C1_MASK
DECL|LCDIF_CSC_COEFF1_C1_SHIFT|macro|LCDIF_CSC_COEFF1_C1_SHIFT
DECL|LCDIF_CSC_COEFF1_C1|macro|LCDIF_CSC_COEFF1_C1
DECL|LCDIF_CSC_COEFF1_C2_MASK|macro|LCDIF_CSC_COEFF1_C2_MASK
DECL|LCDIF_CSC_COEFF1_C2_SHIFT|macro|LCDIF_CSC_COEFF1_C2_SHIFT
DECL|LCDIF_CSC_COEFF1_C2|macro|LCDIF_CSC_COEFF1_C2
DECL|LCDIF_CSC_COEFF1_REG|macro|LCDIF_CSC_COEFF1_REG
DECL|LCDIF_CSC_COEFF1_RSRVD0_MASK|macro|LCDIF_CSC_COEFF1_RSRVD0_MASK
DECL|LCDIF_CSC_COEFF1_RSRVD0_SHIFT|macro|LCDIF_CSC_COEFF1_RSRVD0_SHIFT
DECL|LCDIF_CSC_COEFF1_RSRVD0|macro|LCDIF_CSC_COEFF1_RSRVD0
DECL|LCDIF_CSC_COEFF1_RSRVD1_MASK|macro|LCDIF_CSC_COEFF1_RSRVD1_MASK
DECL|LCDIF_CSC_COEFF1_RSRVD1_SHIFT|macro|LCDIF_CSC_COEFF1_RSRVD1_SHIFT
DECL|LCDIF_CSC_COEFF1_RSRVD1|macro|LCDIF_CSC_COEFF1_RSRVD1
DECL|LCDIF_CSC_COEFF2_C3_MASK|macro|LCDIF_CSC_COEFF2_C3_MASK
DECL|LCDIF_CSC_COEFF2_C3_SHIFT|macro|LCDIF_CSC_COEFF2_C3_SHIFT
DECL|LCDIF_CSC_COEFF2_C3|macro|LCDIF_CSC_COEFF2_C3
DECL|LCDIF_CSC_COEFF2_C4_MASK|macro|LCDIF_CSC_COEFF2_C4_MASK
DECL|LCDIF_CSC_COEFF2_C4_SHIFT|macro|LCDIF_CSC_COEFF2_C4_SHIFT
DECL|LCDIF_CSC_COEFF2_C4|macro|LCDIF_CSC_COEFF2_C4
DECL|LCDIF_CSC_COEFF2_REG|macro|LCDIF_CSC_COEFF2_REG
DECL|LCDIF_CSC_COEFF2_RSRVD0_MASK|macro|LCDIF_CSC_COEFF2_RSRVD0_MASK
DECL|LCDIF_CSC_COEFF2_RSRVD0_SHIFT|macro|LCDIF_CSC_COEFF2_RSRVD0_SHIFT
DECL|LCDIF_CSC_COEFF2_RSRVD0|macro|LCDIF_CSC_COEFF2_RSRVD0
DECL|LCDIF_CSC_COEFF2_RSRVD1_MASK|macro|LCDIF_CSC_COEFF2_RSRVD1_MASK
DECL|LCDIF_CSC_COEFF2_RSRVD1_SHIFT|macro|LCDIF_CSC_COEFF2_RSRVD1_SHIFT
DECL|LCDIF_CSC_COEFF2_RSRVD1|macro|LCDIF_CSC_COEFF2_RSRVD1
DECL|LCDIF_CSC_COEFF3_C5_MASK|macro|LCDIF_CSC_COEFF3_C5_MASK
DECL|LCDIF_CSC_COEFF3_C5_SHIFT|macro|LCDIF_CSC_COEFF3_C5_SHIFT
DECL|LCDIF_CSC_COEFF3_C5|macro|LCDIF_CSC_COEFF3_C5
DECL|LCDIF_CSC_COEFF3_C6_MASK|macro|LCDIF_CSC_COEFF3_C6_MASK
DECL|LCDIF_CSC_COEFF3_C6_SHIFT|macro|LCDIF_CSC_COEFF3_C6_SHIFT
DECL|LCDIF_CSC_COEFF3_C6|macro|LCDIF_CSC_COEFF3_C6
DECL|LCDIF_CSC_COEFF3_REG|macro|LCDIF_CSC_COEFF3_REG
DECL|LCDIF_CSC_COEFF3_RSRVD0_MASK|macro|LCDIF_CSC_COEFF3_RSRVD0_MASK
DECL|LCDIF_CSC_COEFF3_RSRVD0_SHIFT|macro|LCDIF_CSC_COEFF3_RSRVD0_SHIFT
DECL|LCDIF_CSC_COEFF3_RSRVD0|macro|LCDIF_CSC_COEFF3_RSRVD0
DECL|LCDIF_CSC_COEFF3_RSRVD1_MASK|macro|LCDIF_CSC_COEFF3_RSRVD1_MASK
DECL|LCDIF_CSC_COEFF3_RSRVD1_SHIFT|macro|LCDIF_CSC_COEFF3_RSRVD1_SHIFT
DECL|LCDIF_CSC_COEFF3_RSRVD1|macro|LCDIF_CSC_COEFF3_RSRVD1
DECL|LCDIF_CSC_COEFF4_C7_MASK|macro|LCDIF_CSC_COEFF4_C7_MASK
DECL|LCDIF_CSC_COEFF4_C7_SHIFT|macro|LCDIF_CSC_COEFF4_C7_SHIFT
DECL|LCDIF_CSC_COEFF4_C7|macro|LCDIF_CSC_COEFF4_C7
DECL|LCDIF_CSC_COEFF4_C8_MASK|macro|LCDIF_CSC_COEFF4_C8_MASK
DECL|LCDIF_CSC_COEFF4_C8_SHIFT|macro|LCDIF_CSC_COEFF4_C8_SHIFT
DECL|LCDIF_CSC_COEFF4_C8|macro|LCDIF_CSC_COEFF4_C8
DECL|LCDIF_CSC_COEFF4_REG|macro|LCDIF_CSC_COEFF4_REG
DECL|LCDIF_CSC_COEFF4_RSRVD0_MASK|macro|LCDIF_CSC_COEFF4_RSRVD0_MASK
DECL|LCDIF_CSC_COEFF4_RSRVD0_SHIFT|macro|LCDIF_CSC_COEFF4_RSRVD0_SHIFT
DECL|LCDIF_CSC_COEFF4_RSRVD0|macro|LCDIF_CSC_COEFF4_RSRVD0
DECL|LCDIF_CSC_COEFF4_RSRVD1_MASK|macro|LCDIF_CSC_COEFF4_RSRVD1_MASK
DECL|LCDIF_CSC_COEFF4_RSRVD1_SHIFT|macro|LCDIF_CSC_COEFF4_RSRVD1_SHIFT
DECL|LCDIF_CSC_COEFF4_RSRVD1|macro|LCDIF_CSC_COEFF4_RSRVD1
DECL|LCDIF_CSC_LIMIT_CBCR_MAX_MASK|macro|LCDIF_CSC_LIMIT_CBCR_MAX_MASK
DECL|LCDIF_CSC_LIMIT_CBCR_MAX_SHIFT|macro|LCDIF_CSC_LIMIT_CBCR_MAX_SHIFT
DECL|LCDIF_CSC_LIMIT_CBCR_MAX|macro|LCDIF_CSC_LIMIT_CBCR_MAX
DECL|LCDIF_CSC_LIMIT_CBCR_MIN_MASK|macro|LCDIF_CSC_LIMIT_CBCR_MIN_MASK
DECL|LCDIF_CSC_LIMIT_CBCR_MIN_SHIFT|macro|LCDIF_CSC_LIMIT_CBCR_MIN_SHIFT
DECL|LCDIF_CSC_LIMIT_CBCR_MIN|macro|LCDIF_CSC_LIMIT_CBCR_MIN
DECL|LCDIF_CSC_LIMIT_REG|macro|LCDIF_CSC_LIMIT_REG
DECL|LCDIF_CSC_LIMIT_Y_MAX_MASK|macro|LCDIF_CSC_LIMIT_Y_MAX_MASK
DECL|LCDIF_CSC_LIMIT_Y_MAX_SHIFT|macro|LCDIF_CSC_LIMIT_Y_MAX_SHIFT
DECL|LCDIF_CSC_LIMIT_Y_MAX|macro|LCDIF_CSC_LIMIT_Y_MAX
DECL|LCDIF_CSC_LIMIT_Y_MIN_MASK|macro|LCDIF_CSC_LIMIT_Y_MIN_MASK
DECL|LCDIF_CSC_LIMIT_Y_MIN_SHIFT|macro|LCDIF_CSC_LIMIT_Y_MIN_SHIFT
DECL|LCDIF_CSC_LIMIT_Y_MIN|macro|LCDIF_CSC_LIMIT_Y_MIN
DECL|LCDIF_CSC_OFFSET_CBCR_OFFSET_MASK|macro|LCDIF_CSC_OFFSET_CBCR_OFFSET_MASK
DECL|LCDIF_CSC_OFFSET_CBCR_OFFSET_SHIFT|macro|LCDIF_CSC_OFFSET_CBCR_OFFSET_SHIFT
DECL|LCDIF_CSC_OFFSET_CBCR_OFFSET|macro|LCDIF_CSC_OFFSET_CBCR_OFFSET
DECL|LCDIF_CSC_OFFSET_REG|macro|LCDIF_CSC_OFFSET_REG
DECL|LCDIF_CSC_OFFSET_RSRVD0_MASK|macro|LCDIF_CSC_OFFSET_RSRVD0_MASK
DECL|LCDIF_CSC_OFFSET_RSRVD0_SHIFT|macro|LCDIF_CSC_OFFSET_RSRVD0_SHIFT
DECL|LCDIF_CSC_OFFSET_RSRVD0|macro|LCDIF_CSC_OFFSET_RSRVD0
DECL|LCDIF_CSC_OFFSET_RSRVD1_MASK|macro|LCDIF_CSC_OFFSET_RSRVD1_MASK
DECL|LCDIF_CSC_OFFSET_RSRVD1_SHIFT|macro|LCDIF_CSC_OFFSET_RSRVD1_SHIFT
DECL|LCDIF_CSC_OFFSET_RSRVD1|macro|LCDIF_CSC_OFFSET_RSRVD1
DECL|LCDIF_CSC_OFFSET_Y_OFFSET_MASK|macro|LCDIF_CSC_OFFSET_Y_OFFSET_MASK
DECL|LCDIF_CSC_OFFSET_Y_OFFSET_SHIFT|macro|LCDIF_CSC_OFFSET_Y_OFFSET_SHIFT
DECL|LCDIF_CSC_OFFSET_Y_OFFSET|macro|LCDIF_CSC_OFFSET_Y_OFFSET
DECL|LCDIF_CTRL1_BM_ERROR_IRQ_EN_MASK|macro|LCDIF_CTRL1_BM_ERROR_IRQ_EN_MASK
DECL|LCDIF_CTRL1_BM_ERROR_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_BM_ERROR_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_BM_ERROR_IRQ_MASK|macro|LCDIF_CTRL1_BM_ERROR_IRQ_MASK
DECL|LCDIF_CTRL1_BM_ERROR_IRQ_SHIFT|macro|LCDIF_CTRL1_BM_ERROR_IRQ_SHIFT
DECL|LCDIF_CTRL1_BUSY_ENABLE_MASK|macro|LCDIF_CTRL1_BUSY_ENABLE_MASK
DECL|LCDIF_CTRL1_BUSY_ENABLE_SHIFT|macro|LCDIF_CTRL1_BUSY_ENABLE_SHIFT
DECL|LCDIF_CTRL1_BYTE_PACKING_FORMAT_MASK|macro|LCDIF_CTRL1_BYTE_PACKING_FORMAT_MASK
DECL|LCDIF_CTRL1_BYTE_PACKING_FORMAT_SHIFT|macro|LCDIF_CTRL1_BYTE_PACKING_FORMAT_SHIFT
DECL|LCDIF_CTRL1_BYTE_PACKING_FORMAT|macro|LCDIF_CTRL1_BYTE_PACKING_FORMAT
DECL|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_MASK|macro|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_MASK|macro|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_MASK
DECL|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_SHIFT|macro|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_SHIFT
DECL|LCDIF_CTRL1_CLR_BUSY_ENABLE_MASK|macro|LCDIF_CTRL1_CLR_BUSY_ENABLE_MASK
DECL|LCDIF_CTRL1_CLR_BUSY_ENABLE_SHIFT|macro|LCDIF_CTRL1_CLR_BUSY_ENABLE_SHIFT
DECL|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_MASK|macro|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_MASK
DECL|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_SHIFT|macro|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_SHIFT
DECL|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT|macro|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT
DECL|LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_MASK|macro|LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_MASK
DECL|LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_SHIFT|macro|LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_SHIFT
DECL|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_MASK|macro|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_MASK|macro|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_MASK
DECL|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_SHIFT|macro|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_SHIFT
DECL|LCDIF_CTRL1_CLR_FIFO_CLEAR_MASK|macro|LCDIF_CTRL1_CLR_FIFO_CLEAR_MASK
DECL|LCDIF_CTRL1_CLR_FIFO_CLEAR_SHIFT|macro|LCDIF_CTRL1_CLR_FIFO_CLEAR_SHIFT
DECL|LCDIF_CTRL1_CLR_INTERLACE_FIELDS_MASK|macro|LCDIF_CTRL1_CLR_INTERLACE_FIELDS_MASK
DECL|LCDIF_CTRL1_CLR_INTERLACE_FIELDS_SHIFT|macro|LCDIF_CTRL1_CLR_INTERLACE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_MASK|macro|LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_MASK
DECL|LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_SHIFT|macro|LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_CLR_MODE86_MASK|macro|LCDIF_CTRL1_CLR_MODE86_MASK
DECL|LCDIF_CTRL1_CLR_MODE86_SHIFT|macro|LCDIF_CTRL1_CLR_MODE86_SHIFT
DECL|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_MASK|macro|LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_MASK
DECL|LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_SHIFT|macro|LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_SHIFT
DECL|LCDIF_CTRL1_CLR_REG|macro|LCDIF_CTRL1_CLR_REG
DECL|LCDIF_CTRL1_CLR_RESET_MASK|macro|LCDIF_CTRL1_CLR_RESET_MASK
DECL|LCDIF_CTRL1_CLR_RESET_SHIFT|macro|LCDIF_CTRL1_CLR_RESET_SHIFT
DECL|LCDIF_CTRL1_CLR_RSRVD0_MASK|macro|LCDIF_CTRL1_CLR_RSRVD0_MASK
DECL|LCDIF_CTRL1_CLR_RSRVD0_SHIFT|macro|LCDIF_CTRL1_CLR_RSRVD0_SHIFT
DECL|LCDIF_CTRL1_CLR_RSRVD0|macro|LCDIF_CTRL1_CLR_RSRVD0
DECL|LCDIF_CTRL1_CLR_RSRVD1_MASK|macro|LCDIF_CTRL1_CLR_RSRVD1_MASK
DECL|LCDIF_CTRL1_CLR_RSRVD1_SHIFT|macro|LCDIF_CTRL1_CLR_RSRVD1_SHIFT
DECL|LCDIF_CTRL1_CLR_RSRVD1|macro|LCDIF_CTRL1_CLR_RSRVD1
DECL|LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_MASK|macro|LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_MASK
DECL|LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_SHIFT|macro|LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
DECL|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_MASK|macro|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_MASK|macro|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_MASK
DECL|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_SHIFT|macro|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_SHIFT
DECL|LCDIF_CTRL1_COMBINE_MPU_WR_STRB_MASK|macro|LCDIF_CTRL1_COMBINE_MPU_WR_STRB_MASK
DECL|LCDIF_CTRL1_COMBINE_MPU_WR_STRB_SHIFT|macro|LCDIF_CTRL1_COMBINE_MPU_WR_STRB_SHIFT
DECL|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_MASK|macro|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_MASK|macro|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_MASK
DECL|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_SHIFT|macro|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_SHIFT
DECL|LCDIF_CTRL1_FIFO_CLEAR_MASK|macro|LCDIF_CTRL1_FIFO_CLEAR_MASK
DECL|LCDIF_CTRL1_FIFO_CLEAR_SHIFT|macro|LCDIF_CTRL1_FIFO_CLEAR_SHIFT
DECL|LCDIF_CTRL1_INTERLACE_FIELDS_MASK|macro|LCDIF_CTRL1_INTERLACE_FIELDS_MASK
DECL|LCDIF_CTRL1_INTERLACE_FIELDS_SHIFT|macro|LCDIF_CTRL1_INTERLACE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_MASK|macro|LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_MASK
DECL|LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_SHIFT|macro|LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_MODE86_MASK|macro|LCDIF_CTRL1_MODE86_MASK
DECL|LCDIF_CTRL1_MODE86_SHIFT|macro|LCDIF_CTRL1_MODE86_SHIFT
DECL|LCDIF_CTRL1_OVERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_OVERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_OVERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_OVERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_OVERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_OVERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_OVERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_OVERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_MASK|macro|LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_MASK
DECL|LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_SHIFT|macro|LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_SHIFT
DECL|LCDIF_CTRL1_REG|macro|LCDIF_CTRL1_REG
DECL|LCDIF_CTRL1_RESET_MASK|macro|LCDIF_CTRL1_RESET_MASK
DECL|LCDIF_CTRL1_RESET_SHIFT|macro|LCDIF_CTRL1_RESET_SHIFT
DECL|LCDIF_CTRL1_RSRVD0_MASK|macro|LCDIF_CTRL1_RSRVD0_MASK
DECL|LCDIF_CTRL1_RSRVD0_SHIFT|macro|LCDIF_CTRL1_RSRVD0_SHIFT
DECL|LCDIF_CTRL1_RSRVD0|macro|LCDIF_CTRL1_RSRVD0
DECL|LCDIF_CTRL1_RSRVD1_MASK|macro|LCDIF_CTRL1_RSRVD1_MASK
DECL|LCDIF_CTRL1_RSRVD1_SHIFT|macro|LCDIF_CTRL1_RSRVD1_SHIFT
DECL|LCDIF_CTRL1_RSRVD1|macro|LCDIF_CTRL1_RSRVD1
DECL|LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_MASK|macro|LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_MASK
DECL|LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_SET_BM_ERROR_IRQ_MASK|macro|LCDIF_CTRL1_SET_BM_ERROR_IRQ_MASK
DECL|LCDIF_CTRL1_SET_BM_ERROR_IRQ_SHIFT|macro|LCDIF_CTRL1_SET_BM_ERROR_IRQ_SHIFT
DECL|LCDIF_CTRL1_SET_BUSY_ENABLE_MASK|macro|LCDIF_CTRL1_SET_BUSY_ENABLE_MASK
DECL|LCDIF_CTRL1_SET_BUSY_ENABLE_SHIFT|macro|LCDIF_CTRL1_SET_BUSY_ENABLE_SHIFT
DECL|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_MASK|macro|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_MASK
DECL|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_SHIFT|macro|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_SHIFT
DECL|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT|macro|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT
DECL|LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_MASK|macro|LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_MASK
DECL|LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_SHIFT|macro|LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_SHIFT
DECL|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_MASK|macro|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_MASK|macro|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_MASK
DECL|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_SHIFT|macro|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_SHIFT
DECL|LCDIF_CTRL1_SET_FIFO_CLEAR_MASK|macro|LCDIF_CTRL1_SET_FIFO_CLEAR_MASK
DECL|LCDIF_CTRL1_SET_FIFO_CLEAR_SHIFT|macro|LCDIF_CTRL1_SET_FIFO_CLEAR_SHIFT
DECL|LCDIF_CTRL1_SET_INTERLACE_FIELDS_MASK|macro|LCDIF_CTRL1_SET_INTERLACE_FIELDS_MASK
DECL|LCDIF_CTRL1_SET_INTERLACE_FIELDS_SHIFT|macro|LCDIF_CTRL1_SET_INTERLACE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_MASK|macro|LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_MASK
DECL|LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_SHIFT|macro|LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_SET_MODE86_MASK|macro|LCDIF_CTRL1_SET_MODE86_MASK
DECL|LCDIF_CTRL1_SET_MODE86_SHIFT|macro|LCDIF_CTRL1_SET_MODE86_SHIFT
DECL|LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_SET_OVERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_SET_OVERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_SET_OVERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_SET_OVERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_MASK|macro|LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_MASK
DECL|LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_SHIFT|macro|LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_SHIFT
DECL|LCDIF_CTRL1_SET_REG|macro|LCDIF_CTRL1_SET_REG
DECL|LCDIF_CTRL1_SET_RESET_MASK|macro|LCDIF_CTRL1_SET_RESET_MASK
DECL|LCDIF_CTRL1_SET_RESET_SHIFT|macro|LCDIF_CTRL1_SET_RESET_SHIFT
DECL|LCDIF_CTRL1_SET_RSRVD0_MASK|macro|LCDIF_CTRL1_SET_RSRVD0_MASK
DECL|LCDIF_CTRL1_SET_RSRVD0_SHIFT|macro|LCDIF_CTRL1_SET_RSRVD0_SHIFT
DECL|LCDIF_CTRL1_SET_RSRVD0|macro|LCDIF_CTRL1_SET_RSRVD0
DECL|LCDIF_CTRL1_SET_RSRVD1_MASK|macro|LCDIF_CTRL1_SET_RSRVD1_MASK
DECL|LCDIF_CTRL1_SET_RSRVD1_SHIFT|macro|LCDIF_CTRL1_SET_RSRVD1_SHIFT
DECL|LCDIF_CTRL1_SET_RSRVD1|macro|LCDIF_CTRL1_SET_RSRVD1
DECL|LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_MASK|macro|LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_MASK
DECL|LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_SHIFT|macro|LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
DECL|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_MASK|macro|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_MASK|macro|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_MASK
DECL|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_SHIFT|macro|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_SHIFT
DECL|LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_MASK|macro|LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_MASK
DECL|LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_SHIFT|macro|LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
DECL|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_MASK|macro|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_MASK
DECL|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_MASK|macro|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_MASK
DECL|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_SHIFT|macro|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_SHIFT
DECL|LCDIF_CTRL1_TOG_BUSY_ENABLE_MASK|macro|LCDIF_CTRL1_TOG_BUSY_ENABLE_MASK
DECL|LCDIF_CTRL1_TOG_BUSY_ENABLE_SHIFT|macro|LCDIF_CTRL1_TOG_BUSY_ENABLE_SHIFT
DECL|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_MASK|macro|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_MASK
DECL|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_SHIFT|macro|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_SHIFT
DECL|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT|macro|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT
DECL|LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_MASK|macro|LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_MASK
DECL|LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_SHIFT|macro|LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_SHIFT
DECL|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_MASK|macro|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_MASK|macro|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_MASK
DECL|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_SHIFT|macro|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_SHIFT
DECL|LCDIF_CTRL1_TOG_FIFO_CLEAR_MASK|macro|LCDIF_CTRL1_TOG_FIFO_CLEAR_MASK
DECL|LCDIF_CTRL1_TOG_FIFO_CLEAR_SHIFT|macro|LCDIF_CTRL1_TOG_FIFO_CLEAR_SHIFT
DECL|LCDIF_CTRL1_TOG_INTERLACE_FIELDS_MASK|macro|LCDIF_CTRL1_TOG_INTERLACE_FIELDS_MASK
DECL|LCDIF_CTRL1_TOG_INTERLACE_FIELDS_SHIFT|macro|LCDIF_CTRL1_TOG_INTERLACE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_MASK|macro|LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_MASK
DECL|LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_SHIFT|macro|LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_TOG_MODE86_MASK|macro|LCDIF_CTRL1_TOG_MODE86_MASK
DECL|LCDIF_CTRL1_TOG_MODE86_SHIFT|macro|LCDIF_CTRL1_TOG_MODE86_SHIFT
DECL|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_MASK|macro|LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_MASK
DECL|LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_SHIFT|macro|LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_SHIFT
DECL|LCDIF_CTRL1_TOG_REG|macro|LCDIF_CTRL1_TOG_REG
DECL|LCDIF_CTRL1_TOG_RESET_MASK|macro|LCDIF_CTRL1_TOG_RESET_MASK
DECL|LCDIF_CTRL1_TOG_RESET_SHIFT|macro|LCDIF_CTRL1_TOG_RESET_SHIFT
DECL|LCDIF_CTRL1_TOG_RSRVD0_MASK|macro|LCDIF_CTRL1_TOG_RSRVD0_MASK
DECL|LCDIF_CTRL1_TOG_RSRVD0_SHIFT|macro|LCDIF_CTRL1_TOG_RSRVD0_SHIFT
DECL|LCDIF_CTRL1_TOG_RSRVD0|macro|LCDIF_CTRL1_TOG_RSRVD0
DECL|LCDIF_CTRL1_TOG_RSRVD1_MASK|macro|LCDIF_CTRL1_TOG_RSRVD1_MASK
DECL|LCDIF_CTRL1_TOG_RSRVD1_SHIFT|macro|LCDIF_CTRL1_TOG_RSRVD1_SHIFT
DECL|LCDIF_CTRL1_TOG_RSRVD1|macro|LCDIF_CTRL1_TOG_RSRVD1
DECL|LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_MASK|macro|LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_MASK
DECL|LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_SHIFT|macro|LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
DECL|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_MASK|macro|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_MASK|macro|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_MASK
DECL|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_SHIFT|macro|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_SHIFT
DECL|LCDIF_CTRL1_UNDERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_UNDERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_UNDERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_UNDERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_UNDERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_UNDERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_UNDERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_UNDERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_MASK|macro|LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_VSYNC_EDGE_IRQ_MASK|macro|LCDIF_CTRL1_VSYNC_EDGE_IRQ_MASK
DECL|LCDIF_CTRL1_VSYNC_EDGE_IRQ_SHIFT|macro|LCDIF_CTRL1_VSYNC_EDGE_IRQ_SHIFT
DECL|LCDIF_CTRL2_BURST_LEN_8_MASK|macro|LCDIF_CTRL2_BURST_LEN_8_MASK
DECL|LCDIF_CTRL2_BURST_LEN_8_SHIFT|macro|LCDIF_CTRL2_BURST_LEN_8_SHIFT
DECL|LCDIF_CTRL2_CLR_BURST_LEN_8_MASK|macro|LCDIF_CTRL2_CLR_BURST_LEN_8_MASK
DECL|LCDIF_CTRL2_CLR_BURST_LEN_8_SHIFT|macro|LCDIF_CTRL2_CLR_BURST_LEN_8_SHIFT
DECL|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN|macro|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN
DECL|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_MASK|macro|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_MASK
DECL|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_SHIFT|macro|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_SHIFT
DECL|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ|macro|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ
DECL|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN|macro|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN
DECL|LCDIF_CTRL2_CLR_OUTSTANDING_REQS_MASK|macro|LCDIF_CTRL2_CLR_OUTSTANDING_REQS_MASK
DECL|LCDIF_CTRL2_CLR_OUTSTANDING_REQS_SHIFT|macro|LCDIF_CTRL2_CLR_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_CTRL2_CLR_OUTSTANDING_REQS|macro|LCDIF_CTRL2_CLR_OUTSTANDING_REQS
DECL|LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_MASK|macro|LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_MASK
DECL|LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_SHIFT|macro|LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_SHIFT
DECL|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_MASK|macro|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_MASK
DECL|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT|macro|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
DECL|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS|macro|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS
DECL|LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK|macro|LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
DECL|LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT|macro|LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
DECL|LCDIF_CTRL2_CLR_READ_PACK_DIR_MASK|macro|LCDIF_CTRL2_CLR_READ_PACK_DIR_MASK
DECL|LCDIF_CTRL2_CLR_READ_PACK_DIR_SHIFT|macro|LCDIF_CTRL2_CLR_READ_PACK_DIR_SHIFT
DECL|LCDIF_CTRL2_CLR_REG|macro|LCDIF_CTRL2_CLR_REG
DECL|LCDIF_CTRL2_CLR_RSRVD0_MASK|macro|LCDIF_CTRL2_CLR_RSRVD0_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD0_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD0_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD1_MASK|macro|LCDIF_CTRL2_CLR_RSRVD1_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD1_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD1_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD2_MASK|macro|LCDIF_CTRL2_CLR_RSRVD2_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD2_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD2_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD3_MASK|macro|LCDIF_CTRL2_CLR_RSRVD3_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD3_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD3_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD4_MASK|macro|LCDIF_CTRL2_CLR_RSRVD4_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD4_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD4_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD5_MASK|macro|LCDIF_CTRL2_CLR_RSRVD5_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD5_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD5_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD5|macro|LCDIF_CTRL2_CLR_RSRVD5
DECL|LCDIF_CTRL2_EVEN_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_EVEN_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_EVEN_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_EVEN_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_EVEN_LINE_PATTERN|macro|LCDIF_CTRL2_EVEN_LINE_PATTERN
DECL|LCDIF_CTRL2_INITIAL_DUMMY_READ_MASK|macro|LCDIF_CTRL2_INITIAL_DUMMY_READ_MASK
DECL|LCDIF_CTRL2_INITIAL_DUMMY_READ_SHIFT|macro|LCDIF_CTRL2_INITIAL_DUMMY_READ_SHIFT
DECL|LCDIF_CTRL2_INITIAL_DUMMY_READ|macro|LCDIF_CTRL2_INITIAL_DUMMY_READ
DECL|LCDIF_CTRL2_ODD_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_ODD_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_ODD_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_ODD_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_ODD_LINE_PATTERN|macro|LCDIF_CTRL2_ODD_LINE_PATTERN
DECL|LCDIF_CTRL2_OUTSTANDING_REQS_MASK|macro|LCDIF_CTRL2_OUTSTANDING_REQS_MASK
DECL|LCDIF_CTRL2_OUTSTANDING_REQS_SHIFT|macro|LCDIF_CTRL2_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_CTRL2_OUTSTANDING_REQS|macro|LCDIF_CTRL2_OUTSTANDING_REQS
DECL|LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_MASK|macro|LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_MASK
DECL|LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_SHIFT|macro|LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_SHIFT
DECL|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_MASK|macro|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_MASK
DECL|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT|macro|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
DECL|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS|macro|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS
DECL|LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK|macro|LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
DECL|LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT|macro|LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
DECL|LCDIF_CTRL2_READ_PACK_DIR_MASK|macro|LCDIF_CTRL2_READ_PACK_DIR_MASK
DECL|LCDIF_CTRL2_READ_PACK_DIR_SHIFT|macro|LCDIF_CTRL2_READ_PACK_DIR_SHIFT
DECL|LCDIF_CTRL2_REG|macro|LCDIF_CTRL2_REG
DECL|LCDIF_CTRL2_RSRVD0_MASK|macro|LCDIF_CTRL2_RSRVD0_MASK
DECL|LCDIF_CTRL2_RSRVD0_SHIFT|macro|LCDIF_CTRL2_RSRVD0_SHIFT
DECL|LCDIF_CTRL2_RSRVD1_MASK|macro|LCDIF_CTRL2_RSRVD1_MASK
DECL|LCDIF_CTRL2_RSRVD1_SHIFT|macro|LCDIF_CTRL2_RSRVD1_SHIFT
DECL|LCDIF_CTRL2_RSRVD2_MASK|macro|LCDIF_CTRL2_RSRVD2_MASK
DECL|LCDIF_CTRL2_RSRVD2_SHIFT|macro|LCDIF_CTRL2_RSRVD2_SHIFT
DECL|LCDIF_CTRL2_RSRVD3_MASK|macro|LCDIF_CTRL2_RSRVD3_MASK
DECL|LCDIF_CTRL2_RSRVD3_SHIFT|macro|LCDIF_CTRL2_RSRVD3_SHIFT
DECL|LCDIF_CTRL2_RSRVD4_MASK|macro|LCDIF_CTRL2_RSRVD4_MASK
DECL|LCDIF_CTRL2_RSRVD4_SHIFT|macro|LCDIF_CTRL2_RSRVD4_SHIFT
DECL|LCDIF_CTRL2_RSRVD5_MASK|macro|LCDIF_CTRL2_RSRVD5_MASK
DECL|LCDIF_CTRL2_RSRVD5_SHIFT|macro|LCDIF_CTRL2_RSRVD5_SHIFT
DECL|LCDIF_CTRL2_RSRVD5|macro|LCDIF_CTRL2_RSRVD5
DECL|LCDIF_CTRL2_SET_BURST_LEN_8_MASK|macro|LCDIF_CTRL2_SET_BURST_LEN_8_MASK
DECL|LCDIF_CTRL2_SET_BURST_LEN_8_SHIFT|macro|LCDIF_CTRL2_SET_BURST_LEN_8_SHIFT
DECL|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN|macro|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN
DECL|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_MASK|macro|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_MASK
DECL|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_SHIFT|macro|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_SHIFT
DECL|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ|macro|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ
DECL|LCDIF_CTRL2_SET_ODD_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_SET_ODD_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_SET_ODD_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_SET_ODD_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_SET_ODD_LINE_PATTERN|macro|LCDIF_CTRL2_SET_ODD_LINE_PATTERN
DECL|LCDIF_CTRL2_SET_OUTSTANDING_REQS_MASK|macro|LCDIF_CTRL2_SET_OUTSTANDING_REQS_MASK
DECL|LCDIF_CTRL2_SET_OUTSTANDING_REQS_SHIFT|macro|LCDIF_CTRL2_SET_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_CTRL2_SET_OUTSTANDING_REQS|macro|LCDIF_CTRL2_SET_OUTSTANDING_REQS
DECL|LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_MASK|macro|LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_MASK
DECL|LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_SHIFT|macro|LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_SHIFT
DECL|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_MASK|macro|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_MASK
DECL|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT|macro|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
DECL|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS|macro|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS
DECL|LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK|macro|LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
DECL|LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT|macro|LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
DECL|LCDIF_CTRL2_SET_READ_PACK_DIR_MASK|macro|LCDIF_CTRL2_SET_READ_PACK_DIR_MASK
DECL|LCDIF_CTRL2_SET_READ_PACK_DIR_SHIFT|macro|LCDIF_CTRL2_SET_READ_PACK_DIR_SHIFT
DECL|LCDIF_CTRL2_SET_REG|macro|LCDIF_CTRL2_SET_REG
DECL|LCDIF_CTRL2_SET_RSRVD0_MASK|macro|LCDIF_CTRL2_SET_RSRVD0_MASK
DECL|LCDIF_CTRL2_SET_RSRVD0_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD0_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD1_MASK|macro|LCDIF_CTRL2_SET_RSRVD1_MASK
DECL|LCDIF_CTRL2_SET_RSRVD1_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD1_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD2_MASK|macro|LCDIF_CTRL2_SET_RSRVD2_MASK
DECL|LCDIF_CTRL2_SET_RSRVD2_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD2_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD3_MASK|macro|LCDIF_CTRL2_SET_RSRVD3_MASK
DECL|LCDIF_CTRL2_SET_RSRVD3_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD3_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD4_MASK|macro|LCDIF_CTRL2_SET_RSRVD4_MASK
DECL|LCDIF_CTRL2_SET_RSRVD4_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD4_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD5_MASK|macro|LCDIF_CTRL2_SET_RSRVD5_MASK
DECL|LCDIF_CTRL2_SET_RSRVD5_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD5_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD5|macro|LCDIF_CTRL2_SET_RSRVD5
DECL|LCDIF_CTRL2_TOG_BURST_LEN_8_MASK|macro|LCDIF_CTRL2_TOG_BURST_LEN_8_MASK
DECL|LCDIF_CTRL2_TOG_BURST_LEN_8_SHIFT|macro|LCDIF_CTRL2_TOG_BURST_LEN_8_SHIFT
DECL|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN|macro|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN
DECL|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_MASK|macro|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_MASK
DECL|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_SHIFT|macro|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_SHIFT
DECL|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ|macro|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ
DECL|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN|macro|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN
DECL|LCDIF_CTRL2_TOG_OUTSTANDING_REQS_MASK|macro|LCDIF_CTRL2_TOG_OUTSTANDING_REQS_MASK
DECL|LCDIF_CTRL2_TOG_OUTSTANDING_REQS_SHIFT|macro|LCDIF_CTRL2_TOG_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_CTRL2_TOG_OUTSTANDING_REQS|macro|LCDIF_CTRL2_TOG_OUTSTANDING_REQS
DECL|LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_MASK|macro|LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_MASK
DECL|LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_SHIFT|macro|LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_SHIFT
DECL|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_MASK|macro|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_MASK
DECL|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT|macro|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
DECL|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS|macro|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS
DECL|LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK|macro|LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
DECL|LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT|macro|LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
DECL|LCDIF_CTRL2_TOG_READ_PACK_DIR_MASK|macro|LCDIF_CTRL2_TOG_READ_PACK_DIR_MASK
DECL|LCDIF_CTRL2_TOG_READ_PACK_DIR_SHIFT|macro|LCDIF_CTRL2_TOG_READ_PACK_DIR_SHIFT
DECL|LCDIF_CTRL2_TOG_REG|macro|LCDIF_CTRL2_TOG_REG
DECL|LCDIF_CTRL2_TOG_RSRVD0_MASK|macro|LCDIF_CTRL2_TOG_RSRVD0_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD0_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD0_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD1_MASK|macro|LCDIF_CTRL2_TOG_RSRVD1_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD1_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD1_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD2_MASK|macro|LCDIF_CTRL2_TOG_RSRVD2_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD2_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD2_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD3_MASK|macro|LCDIF_CTRL2_TOG_RSRVD3_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD3_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD3_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD4_MASK|macro|LCDIF_CTRL2_TOG_RSRVD4_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD4_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD4_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD5_MASK|macro|LCDIF_CTRL2_TOG_RSRVD5_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD5_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD5_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD5|macro|LCDIF_CTRL2_TOG_RSRVD5
DECL|LCDIF_CUR_BUF_ADDR_MASK|macro|LCDIF_CUR_BUF_ADDR_MASK
DECL|LCDIF_CUR_BUF_ADDR_SHIFT|macro|LCDIF_CUR_BUF_ADDR_SHIFT
DECL|LCDIF_CUR_BUF_ADDR|macro|LCDIF_CUR_BUF_ADDR
DECL|LCDIF_CUR_BUF_REG|macro|LCDIF_CUR_BUF_REG
DECL|LCDIF_DATA_DATA_ONE_MASK|macro|LCDIF_DATA_DATA_ONE_MASK
DECL|LCDIF_DATA_DATA_ONE_SHIFT|macro|LCDIF_DATA_DATA_ONE_SHIFT
DECL|LCDIF_DATA_DATA_ONE|macro|LCDIF_DATA_DATA_ONE
DECL|LCDIF_DATA_DATA_THREE_MASK|macro|LCDIF_DATA_DATA_THREE_MASK
DECL|LCDIF_DATA_DATA_THREE_SHIFT|macro|LCDIF_DATA_DATA_THREE_SHIFT
DECL|LCDIF_DATA_DATA_THREE|macro|LCDIF_DATA_DATA_THREE
DECL|LCDIF_DATA_DATA_TWO_MASK|macro|LCDIF_DATA_DATA_TWO_MASK
DECL|LCDIF_DATA_DATA_TWO_SHIFT|macro|LCDIF_DATA_DATA_TWO_SHIFT
DECL|LCDIF_DATA_DATA_TWO|macro|LCDIF_DATA_DATA_TWO
DECL|LCDIF_DATA_DATA_ZERO_MASK|macro|LCDIF_DATA_DATA_ZERO_MASK
DECL|LCDIF_DATA_DATA_ZERO_SHIFT|macro|LCDIF_DATA_DATA_ZERO_SHIFT
DECL|LCDIF_DATA_DATA_ZERO|macro|LCDIF_DATA_DATA_ZERO
DECL|LCDIF_DATA_REG|macro|LCDIF_DATA_REG
DECL|LCDIF_DEBUG0_CUR_FRAME_TX_MASK|macro|LCDIF_DEBUG0_CUR_FRAME_TX_MASK
DECL|LCDIF_DEBUG0_CUR_FRAME_TX_SHIFT|macro|LCDIF_DEBUG0_CUR_FRAME_TX_SHIFT
DECL|LCDIF_DEBUG0_CUR_REQ_STATE_MASK|macro|LCDIF_DEBUG0_CUR_REQ_STATE_MASK
DECL|LCDIF_DEBUG0_CUR_REQ_STATE_SHIFT|macro|LCDIF_DEBUG0_CUR_REQ_STATE_SHIFT
DECL|LCDIF_DEBUG0_CUR_REQ_STATE|macro|LCDIF_DEBUG0_CUR_REQ_STATE
DECL|LCDIF_DEBUG0_CUR_STATE_MASK|macro|LCDIF_DEBUG0_CUR_STATE_MASK
DECL|LCDIF_DEBUG0_CUR_STATE_SHIFT|macro|LCDIF_DEBUG0_CUR_STATE_SHIFT
DECL|LCDIF_DEBUG0_CUR_STATE|macro|LCDIF_DEBUG0_CUR_STATE
DECL|LCDIF_DEBUG0_EMPTY_WORD_MASK|macro|LCDIF_DEBUG0_EMPTY_WORD_MASK
DECL|LCDIF_DEBUG0_EMPTY_WORD_SHIFT|macro|LCDIF_DEBUG0_EMPTY_WORD_SHIFT
DECL|LCDIF_DEBUG0_ENABLE_MASK|macro|LCDIF_DEBUG0_ENABLE_MASK
DECL|LCDIF_DEBUG0_ENABLE_SHIFT|macro|LCDIF_DEBUG0_ENABLE_SHIFT
DECL|LCDIF_DEBUG0_HSYNC_MASK|macro|LCDIF_DEBUG0_HSYNC_MASK
DECL|LCDIF_DEBUG0_HSYNC_SHIFT|macro|LCDIF_DEBUG0_HSYNC_SHIFT
DECL|LCDIF_DEBUG0_MST_AVALID_MASK|macro|LCDIF_DEBUG0_MST_AVALID_MASK
DECL|LCDIF_DEBUG0_MST_AVALID_SHIFT|macro|LCDIF_DEBUG0_MST_AVALID_SHIFT
DECL|LCDIF_DEBUG0_MST_OUTSTANDING_REQS_MASK|macro|LCDIF_DEBUG0_MST_OUTSTANDING_REQS_MASK
DECL|LCDIF_DEBUG0_MST_OUTSTANDING_REQS_SHIFT|macro|LCDIF_DEBUG0_MST_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_DEBUG0_MST_OUTSTANDING_REQS|macro|LCDIF_DEBUG0_MST_OUTSTANDING_REQS
DECL|LCDIF_DEBUG0_MST_WORDS_MASK|macro|LCDIF_DEBUG0_MST_WORDS_MASK
DECL|LCDIF_DEBUG0_MST_WORDS_SHIFT|macro|LCDIF_DEBUG0_MST_WORDS_SHIFT
DECL|LCDIF_DEBUG0_MST_WORDS|macro|LCDIF_DEBUG0_MST_WORDS
DECL|LCDIF_DEBUG0_PXP_B0_DONE_MASK|macro|LCDIF_DEBUG0_PXP_B0_DONE_MASK
DECL|LCDIF_DEBUG0_PXP_B0_DONE_SHIFT|macro|LCDIF_DEBUG0_PXP_B0_DONE_SHIFT
DECL|LCDIF_DEBUG0_PXP_B1_DONE_MASK|macro|LCDIF_DEBUG0_PXP_B1_DONE_MASK
DECL|LCDIF_DEBUG0_PXP_B1_DONE_SHIFT|macro|LCDIF_DEBUG0_PXP_B1_DONE_SHIFT
DECL|LCDIF_DEBUG0_PXP_LCDIF_B0_READY_MASK|macro|LCDIF_DEBUG0_PXP_LCDIF_B0_READY_MASK
DECL|LCDIF_DEBUG0_PXP_LCDIF_B0_READY_SHIFT|macro|LCDIF_DEBUG0_PXP_LCDIF_B0_READY_SHIFT
DECL|LCDIF_DEBUG0_PXP_LCDIF_B1_READY_MASK|macro|LCDIF_DEBUG0_PXP_LCDIF_B1_READY_MASK
DECL|LCDIF_DEBUG0_PXP_LCDIF_B1_READY_SHIFT|macro|LCDIF_DEBUG0_PXP_LCDIF_B1_READY_SHIFT
DECL|LCDIF_DEBUG0_REG|macro|LCDIF_DEBUG0_REG
DECL|LCDIF_DEBUG0_STREAMING_END_DETECTED_MASK|macro|LCDIF_DEBUG0_STREAMING_END_DETECTED_MASK
DECL|LCDIF_DEBUG0_STREAMING_END_DETECTED_SHIFT|macro|LCDIF_DEBUG0_STREAMING_END_DETECTED_SHIFT
DECL|LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG_MASK|macro|LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG_MASK
DECL|LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG_SHIFT|macro|LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG_SHIFT
DECL|LCDIF_DEBUG0_VSYNC_MASK|macro|LCDIF_DEBUG0_VSYNC_MASK
DECL|LCDIF_DEBUG0_VSYNC_SHIFT|macro|LCDIF_DEBUG0_VSYNC_SHIFT
DECL|LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT_MASK|macro|LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT_MASK
DECL|LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT_SHIFT|macro|LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT_SHIFT
DECL|LCDIF_DEBUG1_H_DATA_COUNT_MASK|macro|LCDIF_DEBUG1_H_DATA_COUNT_MASK
DECL|LCDIF_DEBUG1_H_DATA_COUNT_SHIFT|macro|LCDIF_DEBUG1_H_DATA_COUNT_SHIFT
DECL|LCDIF_DEBUG1_H_DATA_COUNT|macro|LCDIF_DEBUG1_H_DATA_COUNT
DECL|LCDIF_DEBUG1_REG|macro|LCDIF_DEBUG1_REG
DECL|LCDIF_DEBUG1_V_DATA_COUNT_MASK|macro|LCDIF_DEBUG1_V_DATA_COUNT_MASK
DECL|LCDIF_DEBUG1_V_DATA_COUNT_SHIFT|macro|LCDIF_DEBUG1_V_DATA_COUNT_SHIFT
DECL|LCDIF_DEBUG1_V_DATA_COUNT|macro|LCDIF_DEBUG1_V_DATA_COUNT
DECL|LCDIF_DEBUG2_MST_ADDRESS_MASK|macro|LCDIF_DEBUG2_MST_ADDRESS_MASK
DECL|LCDIF_DEBUG2_MST_ADDRESS_SHIFT|macro|LCDIF_DEBUG2_MST_ADDRESS_SHIFT
DECL|LCDIF_DEBUG2_MST_ADDRESS|macro|LCDIF_DEBUG2_MST_ADDRESS
DECL|LCDIF_DEBUG2_REG|macro|LCDIF_DEBUG2_REG
DECL|LCDIF_DEBUG3_CUR_REQ_STATE_MASK|macro|LCDIF_DEBUG3_CUR_REQ_STATE_MASK
DECL|LCDIF_DEBUG3_CUR_REQ_STATE_SHIFT|macro|LCDIF_DEBUG3_CUR_REQ_STATE_SHIFT
DECL|LCDIF_DEBUG3_CUR_REQ_STATE|macro|LCDIF_DEBUG3_CUR_REQ_STATE
DECL|LCDIF_DEBUG3_MST_AVALID_MASK|macro|LCDIF_DEBUG3_MST_AVALID_MASK
DECL|LCDIF_DEBUG3_MST_AVALID_SHIFT|macro|LCDIF_DEBUG3_MST_AVALID_SHIFT
DECL|LCDIF_DEBUG3_MST_OUTSTANDING_REQS_MASK|macro|LCDIF_DEBUG3_MST_OUTSTANDING_REQS_MASK
DECL|LCDIF_DEBUG3_MST_OUTSTANDING_REQS_SHIFT|macro|LCDIF_DEBUG3_MST_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_DEBUG3_MST_OUTSTANDING_REQS|macro|LCDIF_DEBUG3_MST_OUTSTANDING_REQS
DECL|LCDIF_DEBUG3_MST_WORDS_MASK|macro|LCDIF_DEBUG3_MST_WORDS_MASK
DECL|LCDIF_DEBUG3_MST_WORDS_SHIFT|macro|LCDIF_DEBUG3_MST_WORDS_SHIFT
DECL|LCDIF_DEBUG3_MST_WORDS|macro|LCDIF_DEBUG3_MST_WORDS
DECL|LCDIF_DEBUG3_REG|macro|LCDIF_DEBUG3_REG
DECL|LCDIF_DEBUG3_RSVD0_MASK|macro|LCDIF_DEBUG3_RSVD0_MASK
DECL|LCDIF_DEBUG3_RSVD0_SHIFT|macro|LCDIF_DEBUG3_RSVD0_SHIFT
DECL|LCDIF_DEBUG3_RSVD0|macro|LCDIF_DEBUG3_RSVD0
DECL|LCDIF_DEBUG4_H_DATA_COUNT_MASK|macro|LCDIF_DEBUG4_H_DATA_COUNT_MASK
DECL|LCDIF_DEBUG4_H_DATA_COUNT_SHIFT|macro|LCDIF_DEBUG4_H_DATA_COUNT_SHIFT
DECL|LCDIF_DEBUG4_H_DATA_COUNT|macro|LCDIF_DEBUG4_H_DATA_COUNT
DECL|LCDIF_DEBUG4_REG|macro|LCDIF_DEBUG4_REG
DECL|LCDIF_DEBUG4_V_DATA_COUNT_MASK|macro|LCDIF_DEBUG4_V_DATA_COUNT_MASK
DECL|LCDIF_DEBUG4_V_DATA_COUNT_SHIFT|macro|LCDIF_DEBUG4_V_DATA_COUNT_SHIFT
DECL|LCDIF_DEBUG4_V_DATA_COUNT|macro|LCDIF_DEBUG4_V_DATA_COUNT
DECL|LCDIF_DEBUG5_MST_ADDRESS_MASK|macro|LCDIF_DEBUG5_MST_ADDRESS_MASK
DECL|LCDIF_DEBUG5_MST_ADDRESS_SHIFT|macro|LCDIF_DEBUG5_MST_ADDRESS_SHIFT
DECL|LCDIF_DEBUG5_MST_ADDRESS|macro|LCDIF_DEBUG5_MST_ADDRESS
DECL|LCDIF_DEBUG5_REG|macro|LCDIF_DEBUG5_REG
DECL|LCDIF_DVICTRL0_H_ACTIVE_CNT_MASK|macro|LCDIF_DVICTRL0_H_ACTIVE_CNT_MASK
DECL|LCDIF_DVICTRL0_H_ACTIVE_CNT_SHIFT|macro|LCDIF_DVICTRL0_H_ACTIVE_CNT_SHIFT
DECL|LCDIF_DVICTRL0_H_ACTIVE_CNT|macro|LCDIF_DVICTRL0_H_ACTIVE_CNT
DECL|LCDIF_DVICTRL0_H_BLANKING_CNT_MASK|macro|LCDIF_DVICTRL0_H_BLANKING_CNT_MASK
DECL|LCDIF_DVICTRL0_H_BLANKING_CNT_SHIFT|macro|LCDIF_DVICTRL0_H_BLANKING_CNT_SHIFT
DECL|LCDIF_DVICTRL0_H_BLANKING_CNT|macro|LCDIF_DVICTRL0_H_BLANKING_CNT
DECL|LCDIF_DVICTRL0_REG|macro|LCDIF_DVICTRL0_REG
DECL|LCDIF_DVICTRL0_RSRVD0_MASK|macro|LCDIF_DVICTRL0_RSRVD0_MASK
DECL|LCDIF_DVICTRL0_RSRVD0_SHIFT|macro|LCDIF_DVICTRL0_RSRVD0_SHIFT
DECL|LCDIF_DVICTRL0_RSRVD0|macro|LCDIF_DVICTRL0_RSRVD0
DECL|LCDIF_DVICTRL0_RSRVD1_MASK|macro|LCDIF_DVICTRL0_RSRVD1_MASK
DECL|LCDIF_DVICTRL0_RSRVD1_SHIFT|macro|LCDIF_DVICTRL0_RSRVD1_SHIFT
DECL|LCDIF_DVICTRL0_RSRVD1|macro|LCDIF_DVICTRL0_RSRVD1
DECL|LCDIF_DVICTRL1_F1_END_LINE_MASK|macro|LCDIF_DVICTRL1_F1_END_LINE_MASK
DECL|LCDIF_DVICTRL1_F1_END_LINE_SHIFT|macro|LCDIF_DVICTRL1_F1_END_LINE_SHIFT
DECL|LCDIF_DVICTRL1_F1_END_LINE|macro|LCDIF_DVICTRL1_F1_END_LINE
DECL|LCDIF_DVICTRL1_F1_START_LINE_MASK|macro|LCDIF_DVICTRL1_F1_START_LINE_MASK
DECL|LCDIF_DVICTRL1_F1_START_LINE_SHIFT|macro|LCDIF_DVICTRL1_F1_START_LINE_SHIFT
DECL|LCDIF_DVICTRL1_F1_START_LINE|macro|LCDIF_DVICTRL1_F1_START_LINE
DECL|LCDIF_DVICTRL1_F2_START_LINE_MASK|macro|LCDIF_DVICTRL1_F2_START_LINE_MASK
DECL|LCDIF_DVICTRL1_F2_START_LINE_SHIFT|macro|LCDIF_DVICTRL1_F2_START_LINE_SHIFT
DECL|LCDIF_DVICTRL1_F2_START_LINE|macro|LCDIF_DVICTRL1_F2_START_LINE
DECL|LCDIF_DVICTRL1_REG|macro|LCDIF_DVICTRL1_REG
DECL|LCDIF_DVICTRL1_RSRVD0_MASK|macro|LCDIF_DVICTRL1_RSRVD0_MASK
DECL|LCDIF_DVICTRL1_RSRVD0_SHIFT|macro|LCDIF_DVICTRL1_RSRVD0_SHIFT
DECL|LCDIF_DVICTRL1_RSRVD0|macro|LCDIF_DVICTRL1_RSRVD0
DECL|LCDIF_DVICTRL2_F2_END_LINE_MASK|macro|LCDIF_DVICTRL2_F2_END_LINE_MASK
DECL|LCDIF_DVICTRL2_F2_END_LINE_SHIFT|macro|LCDIF_DVICTRL2_F2_END_LINE_SHIFT
DECL|LCDIF_DVICTRL2_F2_END_LINE|macro|LCDIF_DVICTRL2_F2_END_LINE
DECL|LCDIF_DVICTRL2_REG|macro|LCDIF_DVICTRL2_REG
DECL|LCDIF_DVICTRL2_RSRVD0_MASK|macro|LCDIF_DVICTRL2_RSRVD0_MASK
DECL|LCDIF_DVICTRL2_RSRVD0_SHIFT|macro|LCDIF_DVICTRL2_RSRVD0_SHIFT
DECL|LCDIF_DVICTRL2_RSRVD0|macro|LCDIF_DVICTRL2_RSRVD0
DECL|LCDIF_DVICTRL2_V1_BLANK_END_LINE_MASK|macro|LCDIF_DVICTRL2_V1_BLANK_END_LINE_MASK
DECL|LCDIF_DVICTRL2_V1_BLANK_END_LINE_SHIFT|macro|LCDIF_DVICTRL2_V1_BLANK_END_LINE_SHIFT
DECL|LCDIF_DVICTRL2_V1_BLANK_END_LINE|macro|LCDIF_DVICTRL2_V1_BLANK_END_LINE
DECL|LCDIF_DVICTRL2_V1_BLANK_START_LINE_MASK|macro|LCDIF_DVICTRL2_V1_BLANK_START_LINE_MASK
DECL|LCDIF_DVICTRL2_V1_BLANK_START_LINE_SHIFT|macro|LCDIF_DVICTRL2_V1_BLANK_START_LINE_SHIFT
DECL|LCDIF_DVICTRL2_V1_BLANK_START_LINE|macro|LCDIF_DVICTRL2_V1_BLANK_START_LINE
DECL|LCDIF_DVICTRL3_REG|macro|LCDIF_DVICTRL3_REG
DECL|LCDIF_DVICTRL3_RSRVD0_MASK|macro|LCDIF_DVICTRL3_RSRVD0_MASK
DECL|LCDIF_DVICTRL3_RSRVD0_SHIFT|macro|LCDIF_DVICTRL3_RSRVD0_SHIFT
DECL|LCDIF_DVICTRL3_RSRVD0|macro|LCDIF_DVICTRL3_RSRVD0
DECL|LCDIF_DVICTRL3_V2_BLANK_END_LINE_MASK|macro|LCDIF_DVICTRL3_V2_BLANK_END_LINE_MASK
DECL|LCDIF_DVICTRL3_V2_BLANK_END_LINE_SHIFT|macro|LCDIF_DVICTRL3_V2_BLANK_END_LINE_SHIFT
DECL|LCDIF_DVICTRL3_V2_BLANK_END_LINE|macro|LCDIF_DVICTRL3_V2_BLANK_END_LINE
DECL|LCDIF_DVICTRL3_V2_BLANK_START_LINE_MASK|macro|LCDIF_DVICTRL3_V2_BLANK_START_LINE_MASK
DECL|LCDIF_DVICTRL3_V2_BLANK_START_LINE_SHIFT|macro|LCDIF_DVICTRL3_V2_BLANK_START_LINE_SHIFT
DECL|LCDIF_DVICTRL3_V2_BLANK_START_LINE|macro|LCDIF_DVICTRL3_V2_BLANK_START_LINE
DECL|LCDIF_DVICTRL3_V_LINES_CNT_MASK|macro|LCDIF_DVICTRL3_V_LINES_CNT_MASK
DECL|LCDIF_DVICTRL3_V_LINES_CNT_SHIFT|macro|LCDIF_DVICTRL3_V_LINES_CNT_SHIFT
DECL|LCDIF_DVICTRL3_V_LINES_CNT|macro|LCDIF_DVICTRL3_V_LINES_CNT
DECL|LCDIF_DVICTRL4_CB_FILL_VALUE_MASK|macro|LCDIF_DVICTRL4_CB_FILL_VALUE_MASK
DECL|LCDIF_DVICTRL4_CB_FILL_VALUE_SHIFT|macro|LCDIF_DVICTRL4_CB_FILL_VALUE_SHIFT
DECL|LCDIF_DVICTRL4_CB_FILL_VALUE|macro|LCDIF_DVICTRL4_CB_FILL_VALUE
DECL|LCDIF_DVICTRL4_CR_FILL_VALUE_MASK|macro|LCDIF_DVICTRL4_CR_FILL_VALUE_MASK
DECL|LCDIF_DVICTRL4_CR_FILL_VALUE_SHIFT|macro|LCDIF_DVICTRL4_CR_FILL_VALUE_SHIFT
DECL|LCDIF_DVICTRL4_CR_FILL_VALUE|macro|LCDIF_DVICTRL4_CR_FILL_VALUE
DECL|LCDIF_DVICTRL4_H_FILL_CNT_MASK|macro|LCDIF_DVICTRL4_H_FILL_CNT_MASK
DECL|LCDIF_DVICTRL4_H_FILL_CNT_SHIFT|macro|LCDIF_DVICTRL4_H_FILL_CNT_SHIFT
DECL|LCDIF_DVICTRL4_H_FILL_CNT|macro|LCDIF_DVICTRL4_H_FILL_CNT
DECL|LCDIF_DVICTRL4_REG|macro|LCDIF_DVICTRL4_REG
DECL|LCDIF_DVICTRL4_Y_FILL_VALUE_MASK|macro|LCDIF_DVICTRL4_Y_FILL_VALUE_MASK
DECL|LCDIF_DVICTRL4_Y_FILL_VALUE_SHIFT|macro|LCDIF_DVICTRL4_Y_FILL_VALUE_SHIFT
DECL|LCDIF_DVICTRL4_Y_FILL_VALUE|macro|LCDIF_DVICTRL4_Y_FILL_VALUE
DECL|LCDIF_IRQn|enumerator|LCDIF_IRQn = 5, /**< LCDIF Sync Interrupt */
DECL|LCDIF_MemMapPtr|typedef|} LCDIF_Type, *LCDIF_MemMapPtr;
DECL|LCDIF_NEXT_BUF_ADDR_MASK|macro|LCDIF_NEXT_BUF_ADDR_MASK
DECL|LCDIF_NEXT_BUF_ADDR_SHIFT|macro|LCDIF_NEXT_BUF_ADDR_SHIFT
DECL|LCDIF_NEXT_BUF_ADDR|macro|LCDIF_NEXT_BUF_ADDR
DECL|LCDIF_NEXT_BUF_REG|macro|LCDIF_NEXT_BUF_REG
DECL|LCDIF_RL_BYPASS_COUNT_MASK|macro|LCDIF_RL_BYPASS_COUNT_MASK
DECL|LCDIF_RL_BYPASS_COUNT_SHIFT|macro|LCDIF_RL_BYPASS_COUNT_SHIFT
DECL|LCDIF_RL_CLKGATE_MASK|macro|LCDIF_RL_CLKGATE_MASK
DECL|LCDIF_RL_CLKGATE_SHIFT|macro|LCDIF_RL_CLKGATE_SHIFT
DECL|LCDIF_RL_CLR_BYPASS_COUNT_MASK|macro|LCDIF_RL_CLR_BYPASS_COUNT_MASK
DECL|LCDIF_RL_CLR_BYPASS_COUNT_SHIFT|macro|LCDIF_RL_CLR_BYPASS_COUNT_SHIFT
DECL|LCDIF_RL_CLR_CLKGATE_MASK|macro|LCDIF_RL_CLR_CLKGATE_MASK
DECL|LCDIF_RL_CLR_CLKGATE_SHIFT|macro|LCDIF_RL_CLR_CLKGATE_SHIFT
DECL|LCDIF_RL_CLR_CSC_DATA_SWIZZLE_MASK|macro|LCDIF_RL_CLR_CSC_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_CLR_CSC_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_CLR_CSC_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_CLR_CSC_DATA_SWIZZLE|macro|LCDIF_RL_CLR_CSC_DATA_SWIZZLE
DECL|LCDIF_RL_CLR_DATA_FORMAT_16_BIT_MASK|macro|LCDIF_RL_CLR_DATA_FORMAT_16_BIT_MASK
DECL|LCDIF_RL_CLR_DATA_FORMAT_16_BIT_SHIFT|macro|LCDIF_RL_CLR_DATA_FORMAT_16_BIT_SHIFT
DECL|LCDIF_RL_CLR_DATA_FORMAT_18_BIT_MASK|macro|LCDIF_RL_CLR_DATA_FORMAT_18_BIT_MASK
DECL|LCDIF_RL_CLR_DATA_FORMAT_18_BIT_SHIFT|macro|LCDIF_RL_CLR_DATA_FORMAT_18_BIT_SHIFT
DECL|LCDIF_RL_CLR_DATA_FORMAT_24_BIT_MASK|macro|LCDIF_RL_CLR_DATA_FORMAT_24_BIT_MASK
DECL|LCDIF_RL_CLR_DATA_FORMAT_24_BIT_SHIFT|macro|LCDIF_RL_CLR_DATA_FORMAT_24_BIT_SHIFT
DECL|LCDIF_RL_CLR_DATA_SELECT_MASK|macro|LCDIF_RL_CLR_DATA_SELECT_MASK
DECL|LCDIF_RL_CLR_DATA_SELECT_SHIFT|macro|LCDIF_RL_CLR_DATA_SELECT_SHIFT
DECL|LCDIF_RL_CLR_DATA_SHIFT_DIR_MASK|macro|LCDIF_RL_CLR_DATA_SHIFT_DIR_MASK
DECL|LCDIF_RL_CLR_DATA_SHIFT_DIR_SHIFT|macro|LCDIF_RL_CLR_DATA_SHIFT_DIR_SHIFT
DECL|LCDIF_RL_CLR_DOTCLK_MODE_MASK|macro|LCDIF_RL_CLR_DOTCLK_MODE_MASK
DECL|LCDIF_RL_CLR_DOTCLK_MODE_SHIFT|macro|LCDIF_RL_CLR_DOTCLK_MODE_SHIFT
DECL|LCDIF_RL_CLR_DVI_MODE_MASK|macro|LCDIF_RL_CLR_DVI_MODE_MASK
DECL|LCDIF_RL_CLR_DVI_MODE_SHIFT|macro|LCDIF_RL_CLR_DVI_MODE_SHIFT
DECL|LCDIF_RL_CLR_ENABLE_PXP_HANDSHAKE_MASK|macro|LCDIF_RL_CLR_ENABLE_PXP_HANDSHAKE_MASK
DECL|LCDIF_RL_CLR_ENABLE_PXP_HANDSHAKE_SHIFT|macro|LCDIF_RL_CLR_ENABLE_PXP_HANDSHAKE_SHIFT
DECL|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE_MASK|macro|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE|macro|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE
DECL|LCDIF_RL_CLR_LCD_DATABUS_WIDTH_MASK|macro|LCDIF_RL_CLR_LCD_DATABUS_WIDTH_MASK
DECL|LCDIF_RL_CLR_LCD_DATABUS_WIDTH_SHIFT|macro|LCDIF_RL_CLR_LCD_DATABUS_WIDTH_SHIFT
DECL|LCDIF_RL_CLR_LCD_DATABUS_WIDTH|macro|LCDIF_RL_CLR_LCD_DATABUS_WIDTH
DECL|LCDIF_RL_CLR_MASTER_MASK|macro|LCDIF_RL_CLR_MASTER_MASK
DECL|LCDIF_RL_CLR_MASTER_SHIFT|macro|LCDIF_RL_CLR_MASTER_SHIFT
DECL|LCDIF_RL_CLR_READ_WRITEB_MASK|macro|LCDIF_RL_CLR_READ_WRITEB_MASK
DECL|LCDIF_RL_CLR_READ_WRITEB_SHIFT|macro|LCDIF_RL_CLR_READ_WRITEB_SHIFT
DECL|LCDIF_RL_CLR_REG|macro|LCDIF_RL_CLR_REG
DECL|LCDIF_RL_CLR_RGB_TO_YCBCR422_CSC_MASK|macro|LCDIF_RL_CLR_RGB_TO_YCBCR422_CSC_MASK
DECL|LCDIF_RL_CLR_RGB_TO_YCBCR422_CSC_SHIFT|macro|LCDIF_RL_CLR_RGB_TO_YCBCR422_CSC_SHIFT
DECL|LCDIF_RL_CLR_RSRVD0_MASK|macro|LCDIF_RL_CLR_RSRVD0_MASK
DECL|LCDIF_RL_CLR_RSRVD0_SHIFT|macro|LCDIF_RL_CLR_RSRVD0_SHIFT
DECL|LCDIF_RL_CLR_RUN_MASK|macro|LCDIF_RL_CLR_RUN_MASK
DECL|LCDIF_RL_CLR_RUN_SHIFT|macro|LCDIF_RL_CLR_RUN_SHIFT
DECL|LCDIF_RL_CLR_SFTRST_MASK|macro|LCDIF_RL_CLR_SFTRST_MASK
DECL|LCDIF_RL_CLR_SFTRST_SHIFT|macro|LCDIF_RL_CLR_SFTRST_SHIFT
DECL|LCDIF_RL_CLR_SHIFT_NUM_BITS_MASK|macro|LCDIF_RL_CLR_SHIFT_NUM_BITS_MASK
DECL|LCDIF_RL_CLR_SHIFT_NUM_BITS_SHIFT|macro|LCDIF_RL_CLR_SHIFT_NUM_BITS_SHIFT
DECL|LCDIF_RL_CLR_SHIFT_NUM_BITS|macro|LCDIF_RL_CLR_SHIFT_NUM_BITS
DECL|LCDIF_RL_CLR_VSYNC_MODE_MASK|macro|LCDIF_RL_CLR_VSYNC_MODE_MASK
DECL|LCDIF_RL_CLR_VSYNC_MODE_SHIFT|macro|LCDIF_RL_CLR_VSYNC_MODE_SHIFT
DECL|LCDIF_RL_CLR_WAIT_FOR_VSYNC_EDGE_MASK|macro|LCDIF_RL_CLR_WAIT_FOR_VSYNC_EDGE_MASK
DECL|LCDIF_RL_CLR_WAIT_FOR_VSYNC_EDGE_SHIFT|macro|LCDIF_RL_CLR_WAIT_FOR_VSYNC_EDGE_SHIFT
DECL|LCDIF_RL_CLR_WORD_LENGTH_MASK|macro|LCDIF_RL_CLR_WORD_LENGTH_MASK
DECL|LCDIF_RL_CLR_WORD_LENGTH_SHIFT|macro|LCDIF_RL_CLR_WORD_LENGTH_SHIFT
DECL|LCDIF_RL_CLR_WORD_LENGTH|macro|LCDIF_RL_CLR_WORD_LENGTH
DECL|LCDIF_RL_CLR_YCBCR422_INPUT_MASK|macro|LCDIF_RL_CLR_YCBCR422_INPUT_MASK
DECL|LCDIF_RL_CLR_YCBCR422_INPUT_SHIFT|macro|LCDIF_RL_CLR_YCBCR422_INPUT_SHIFT
DECL|LCDIF_RL_CSC_DATA_SWIZZLE_MASK|macro|LCDIF_RL_CSC_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_CSC_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_CSC_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_CSC_DATA_SWIZZLE|macro|LCDIF_RL_CSC_DATA_SWIZZLE
DECL|LCDIF_RL_DATA_FORMAT_16_BIT_MASK|macro|LCDIF_RL_DATA_FORMAT_16_BIT_MASK
DECL|LCDIF_RL_DATA_FORMAT_16_BIT_SHIFT|macro|LCDIF_RL_DATA_FORMAT_16_BIT_SHIFT
DECL|LCDIF_RL_DATA_FORMAT_18_BIT_MASK|macro|LCDIF_RL_DATA_FORMAT_18_BIT_MASK
DECL|LCDIF_RL_DATA_FORMAT_18_BIT_SHIFT|macro|LCDIF_RL_DATA_FORMAT_18_BIT_SHIFT
DECL|LCDIF_RL_DATA_FORMAT_24_BIT_MASK|macro|LCDIF_RL_DATA_FORMAT_24_BIT_MASK
DECL|LCDIF_RL_DATA_FORMAT_24_BIT_SHIFT|macro|LCDIF_RL_DATA_FORMAT_24_BIT_SHIFT
DECL|LCDIF_RL_DATA_SELECT_MASK|macro|LCDIF_RL_DATA_SELECT_MASK
DECL|LCDIF_RL_DATA_SELECT_SHIFT|macro|LCDIF_RL_DATA_SELECT_SHIFT
DECL|LCDIF_RL_DATA_SHIFT_DIR_MASK|macro|LCDIF_RL_DATA_SHIFT_DIR_MASK
DECL|LCDIF_RL_DATA_SHIFT_DIR_SHIFT|macro|LCDIF_RL_DATA_SHIFT_DIR_SHIFT
DECL|LCDIF_RL_DOTCLK_MODE_MASK|macro|LCDIF_RL_DOTCLK_MODE_MASK
DECL|LCDIF_RL_DOTCLK_MODE_SHIFT|macro|LCDIF_RL_DOTCLK_MODE_SHIFT
DECL|LCDIF_RL_DVI_MODE_MASK|macro|LCDIF_RL_DVI_MODE_MASK
DECL|LCDIF_RL_DVI_MODE_SHIFT|macro|LCDIF_RL_DVI_MODE_SHIFT
DECL|LCDIF_RL_ENABLE_PXP_HANDSHAKE_MASK|macro|LCDIF_RL_ENABLE_PXP_HANDSHAKE_MASK
DECL|LCDIF_RL_ENABLE_PXP_HANDSHAKE_SHIFT|macro|LCDIF_RL_ENABLE_PXP_HANDSHAKE_SHIFT
DECL|LCDIF_RL_INPUT_DATA_SWIZZLE_MASK|macro|LCDIF_RL_INPUT_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_INPUT_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_INPUT_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_INPUT_DATA_SWIZZLE|macro|LCDIF_RL_INPUT_DATA_SWIZZLE
DECL|LCDIF_RL_LCD_DATABUS_WIDTH_MASK|macro|LCDIF_RL_LCD_DATABUS_WIDTH_MASK
DECL|LCDIF_RL_LCD_DATABUS_WIDTH_SHIFT|macro|LCDIF_RL_LCD_DATABUS_WIDTH_SHIFT
DECL|LCDIF_RL_LCD_DATABUS_WIDTH|macro|LCDIF_RL_LCD_DATABUS_WIDTH
DECL|LCDIF_RL_MASTER_MASK|macro|LCDIF_RL_MASTER_MASK
DECL|LCDIF_RL_MASTER_SHIFT|macro|LCDIF_RL_MASTER_SHIFT
DECL|LCDIF_RL_READ_WRITEB_MASK|macro|LCDIF_RL_READ_WRITEB_MASK
DECL|LCDIF_RL_READ_WRITEB_SHIFT|macro|LCDIF_RL_READ_WRITEB_SHIFT
DECL|LCDIF_RL_REG|macro|LCDIF_RL_REG
DECL|LCDIF_RL_RGB_TO_YCBCR422_CSC_MASK|macro|LCDIF_RL_RGB_TO_YCBCR422_CSC_MASK
DECL|LCDIF_RL_RGB_TO_YCBCR422_CSC_SHIFT|macro|LCDIF_RL_RGB_TO_YCBCR422_CSC_SHIFT
DECL|LCDIF_RL_RSRVD0_MASK|macro|LCDIF_RL_RSRVD0_MASK
DECL|LCDIF_RL_RSRVD0_SHIFT|macro|LCDIF_RL_RSRVD0_SHIFT
DECL|LCDIF_RL_RUN_MASK|macro|LCDIF_RL_RUN_MASK
DECL|LCDIF_RL_RUN_SHIFT|macro|LCDIF_RL_RUN_SHIFT
DECL|LCDIF_RL_SET_BYPASS_COUNT_MASK|macro|LCDIF_RL_SET_BYPASS_COUNT_MASK
DECL|LCDIF_RL_SET_BYPASS_COUNT_SHIFT|macro|LCDIF_RL_SET_BYPASS_COUNT_SHIFT
DECL|LCDIF_RL_SET_CLKGATE_MASK|macro|LCDIF_RL_SET_CLKGATE_MASK
DECL|LCDIF_RL_SET_CLKGATE_SHIFT|macro|LCDIF_RL_SET_CLKGATE_SHIFT
DECL|LCDIF_RL_SET_CSC_DATA_SWIZZLE_MASK|macro|LCDIF_RL_SET_CSC_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_SET_CSC_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_SET_CSC_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_SET_CSC_DATA_SWIZZLE|macro|LCDIF_RL_SET_CSC_DATA_SWIZZLE
DECL|LCDIF_RL_SET_DATA_FORMAT_16_BIT_MASK|macro|LCDIF_RL_SET_DATA_FORMAT_16_BIT_MASK
DECL|LCDIF_RL_SET_DATA_FORMAT_16_BIT_SHIFT|macro|LCDIF_RL_SET_DATA_FORMAT_16_BIT_SHIFT
DECL|LCDIF_RL_SET_DATA_FORMAT_18_BIT_MASK|macro|LCDIF_RL_SET_DATA_FORMAT_18_BIT_MASK
DECL|LCDIF_RL_SET_DATA_FORMAT_18_BIT_SHIFT|macro|LCDIF_RL_SET_DATA_FORMAT_18_BIT_SHIFT
DECL|LCDIF_RL_SET_DATA_FORMAT_24_BIT_MASK|macro|LCDIF_RL_SET_DATA_FORMAT_24_BIT_MASK
DECL|LCDIF_RL_SET_DATA_FORMAT_24_BIT_SHIFT|macro|LCDIF_RL_SET_DATA_FORMAT_24_BIT_SHIFT
DECL|LCDIF_RL_SET_DATA_SELECT_MASK|macro|LCDIF_RL_SET_DATA_SELECT_MASK
DECL|LCDIF_RL_SET_DATA_SELECT_SHIFT|macro|LCDIF_RL_SET_DATA_SELECT_SHIFT
DECL|LCDIF_RL_SET_DATA_SHIFT_DIR_MASK|macro|LCDIF_RL_SET_DATA_SHIFT_DIR_MASK
DECL|LCDIF_RL_SET_DATA_SHIFT_DIR_SHIFT|macro|LCDIF_RL_SET_DATA_SHIFT_DIR_SHIFT
DECL|LCDIF_RL_SET_DOTCLK_MODE_MASK|macro|LCDIF_RL_SET_DOTCLK_MODE_MASK
DECL|LCDIF_RL_SET_DOTCLK_MODE_SHIFT|macro|LCDIF_RL_SET_DOTCLK_MODE_SHIFT
DECL|LCDIF_RL_SET_DVI_MODE_MASK|macro|LCDIF_RL_SET_DVI_MODE_MASK
DECL|LCDIF_RL_SET_DVI_MODE_SHIFT|macro|LCDIF_RL_SET_DVI_MODE_SHIFT
DECL|LCDIF_RL_SET_ENABLE_PXP_HANDSHAKE_MASK|macro|LCDIF_RL_SET_ENABLE_PXP_HANDSHAKE_MASK
DECL|LCDIF_RL_SET_ENABLE_PXP_HANDSHAKE_SHIFT|macro|LCDIF_RL_SET_ENABLE_PXP_HANDSHAKE_SHIFT
DECL|LCDIF_RL_SET_INPUT_DATA_SWIZZLE_MASK|macro|LCDIF_RL_SET_INPUT_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_SET_INPUT_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_SET_INPUT_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_SET_INPUT_DATA_SWIZZLE|macro|LCDIF_RL_SET_INPUT_DATA_SWIZZLE
DECL|LCDIF_RL_SET_LCD_DATABUS_WIDTH_MASK|macro|LCDIF_RL_SET_LCD_DATABUS_WIDTH_MASK
DECL|LCDIF_RL_SET_LCD_DATABUS_WIDTH_SHIFT|macro|LCDIF_RL_SET_LCD_DATABUS_WIDTH_SHIFT
DECL|LCDIF_RL_SET_LCD_DATABUS_WIDTH|macro|LCDIF_RL_SET_LCD_DATABUS_WIDTH
DECL|LCDIF_RL_SET_MASTER_MASK|macro|LCDIF_RL_SET_MASTER_MASK
DECL|LCDIF_RL_SET_MASTER_SHIFT|macro|LCDIF_RL_SET_MASTER_SHIFT
DECL|LCDIF_RL_SET_READ_WRITEB_MASK|macro|LCDIF_RL_SET_READ_WRITEB_MASK
DECL|LCDIF_RL_SET_READ_WRITEB_SHIFT|macro|LCDIF_RL_SET_READ_WRITEB_SHIFT
DECL|LCDIF_RL_SET_REG|macro|LCDIF_RL_SET_REG
DECL|LCDIF_RL_SET_RGB_TO_YCBCR422_CSC_MASK|macro|LCDIF_RL_SET_RGB_TO_YCBCR422_CSC_MASK
DECL|LCDIF_RL_SET_RGB_TO_YCBCR422_CSC_SHIFT|macro|LCDIF_RL_SET_RGB_TO_YCBCR422_CSC_SHIFT
DECL|LCDIF_RL_SET_RSRVD0_MASK|macro|LCDIF_RL_SET_RSRVD0_MASK
DECL|LCDIF_RL_SET_RSRVD0_SHIFT|macro|LCDIF_RL_SET_RSRVD0_SHIFT
DECL|LCDIF_RL_SET_RUN_MASK|macro|LCDIF_RL_SET_RUN_MASK
DECL|LCDIF_RL_SET_RUN_SHIFT|macro|LCDIF_RL_SET_RUN_SHIFT
DECL|LCDIF_RL_SET_SFTRST_MASK|macro|LCDIF_RL_SET_SFTRST_MASK
DECL|LCDIF_RL_SET_SFTRST_SHIFT|macro|LCDIF_RL_SET_SFTRST_SHIFT
DECL|LCDIF_RL_SET_SHIFT_NUM_BITS_MASK|macro|LCDIF_RL_SET_SHIFT_NUM_BITS_MASK
DECL|LCDIF_RL_SET_SHIFT_NUM_BITS_SHIFT|macro|LCDIF_RL_SET_SHIFT_NUM_BITS_SHIFT
DECL|LCDIF_RL_SET_SHIFT_NUM_BITS|macro|LCDIF_RL_SET_SHIFT_NUM_BITS
DECL|LCDIF_RL_SET_VSYNC_MODE_MASK|macro|LCDIF_RL_SET_VSYNC_MODE_MASK
DECL|LCDIF_RL_SET_VSYNC_MODE_SHIFT|macro|LCDIF_RL_SET_VSYNC_MODE_SHIFT
DECL|LCDIF_RL_SET_WAIT_FOR_VSYNC_EDGE_MASK|macro|LCDIF_RL_SET_WAIT_FOR_VSYNC_EDGE_MASK
DECL|LCDIF_RL_SET_WAIT_FOR_VSYNC_EDGE_SHIFT|macro|LCDIF_RL_SET_WAIT_FOR_VSYNC_EDGE_SHIFT
DECL|LCDIF_RL_SET_WORD_LENGTH_MASK|macro|LCDIF_RL_SET_WORD_LENGTH_MASK
DECL|LCDIF_RL_SET_WORD_LENGTH_SHIFT|macro|LCDIF_RL_SET_WORD_LENGTH_SHIFT
DECL|LCDIF_RL_SET_WORD_LENGTH|macro|LCDIF_RL_SET_WORD_LENGTH
DECL|LCDIF_RL_SET_YCBCR422_INPUT_MASK|macro|LCDIF_RL_SET_YCBCR422_INPUT_MASK
DECL|LCDIF_RL_SET_YCBCR422_INPUT_SHIFT|macro|LCDIF_RL_SET_YCBCR422_INPUT_SHIFT
DECL|LCDIF_RL_SFTRST_MASK|macro|LCDIF_RL_SFTRST_MASK
DECL|LCDIF_RL_SFTRST_SHIFT|macro|LCDIF_RL_SFTRST_SHIFT
DECL|LCDIF_RL_SHIFT_NUM_BITS_MASK|macro|LCDIF_RL_SHIFT_NUM_BITS_MASK
DECL|LCDIF_RL_SHIFT_NUM_BITS_SHIFT|macro|LCDIF_RL_SHIFT_NUM_BITS_SHIFT
DECL|LCDIF_RL_SHIFT_NUM_BITS|macro|LCDIF_RL_SHIFT_NUM_BITS
DECL|LCDIF_RL_TOG_BYPASS_COUNT_MASK|macro|LCDIF_RL_TOG_BYPASS_COUNT_MASK
DECL|LCDIF_RL_TOG_BYPASS_COUNT_SHIFT|macro|LCDIF_RL_TOG_BYPASS_COUNT_SHIFT
DECL|LCDIF_RL_TOG_CLKGATE_MASK|macro|LCDIF_RL_TOG_CLKGATE_MASK
DECL|LCDIF_RL_TOG_CLKGATE_SHIFT|macro|LCDIF_RL_TOG_CLKGATE_SHIFT
DECL|LCDIF_RL_TOG_CSC_DATA_SWIZZLE_MASK|macro|LCDIF_RL_TOG_CSC_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_TOG_CSC_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_TOG_CSC_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_TOG_CSC_DATA_SWIZZLE|macro|LCDIF_RL_TOG_CSC_DATA_SWIZZLE
DECL|LCDIF_RL_TOG_DATA_FORMAT_16_BIT_MASK|macro|LCDIF_RL_TOG_DATA_FORMAT_16_BIT_MASK
DECL|LCDIF_RL_TOG_DATA_FORMAT_16_BIT_SHIFT|macro|LCDIF_RL_TOG_DATA_FORMAT_16_BIT_SHIFT
DECL|LCDIF_RL_TOG_DATA_FORMAT_18_BIT_MASK|macro|LCDIF_RL_TOG_DATA_FORMAT_18_BIT_MASK
DECL|LCDIF_RL_TOG_DATA_FORMAT_18_BIT_SHIFT|macro|LCDIF_RL_TOG_DATA_FORMAT_18_BIT_SHIFT
DECL|LCDIF_RL_TOG_DATA_FORMAT_24_BIT_MASK|macro|LCDIF_RL_TOG_DATA_FORMAT_24_BIT_MASK
DECL|LCDIF_RL_TOG_DATA_FORMAT_24_BIT_SHIFT|macro|LCDIF_RL_TOG_DATA_FORMAT_24_BIT_SHIFT
DECL|LCDIF_RL_TOG_DATA_SELECT_MASK|macro|LCDIF_RL_TOG_DATA_SELECT_MASK
DECL|LCDIF_RL_TOG_DATA_SELECT_SHIFT|macro|LCDIF_RL_TOG_DATA_SELECT_SHIFT
DECL|LCDIF_RL_TOG_DATA_SHIFT_DIR_MASK|macro|LCDIF_RL_TOG_DATA_SHIFT_DIR_MASK
DECL|LCDIF_RL_TOG_DATA_SHIFT_DIR_SHIFT|macro|LCDIF_RL_TOG_DATA_SHIFT_DIR_SHIFT
DECL|LCDIF_RL_TOG_DOTCLK_MODE_MASK|macro|LCDIF_RL_TOG_DOTCLK_MODE_MASK
DECL|LCDIF_RL_TOG_DOTCLK_MODE_SHIFT|macro|LCDIF_RL_TOG_DOTCLK_MODE_SHIFT
DECL|LCDIF_RL_TOG_DVI_MODE_MASK|macro|LCDIF_RL_TOG_DVI_MODE_MASK
DECL|LCDIF_RL_TOG_DVI_MODE_SHIFT|macro|LCDIF_RL_TOG_DVI_MODE_SHIFT
DECL|LCDIF_RL_TOG_ENABLE_PXP_HANDSHAKE_MASK|macro|LCDIF_RL_TOG_ENABLE_PXP_HANDSHAKE_MASK
DECL|LCDIF_RL_TOG_ENABLE_PXP_HANDSHAKE_SHIFT|macro|LCDIF_RL_TOG_ENABLE_PXP_HANDSHAKE_SHIFT
DECL|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE_MASK|macro|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE|macro|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE
DECL|LCDIF_RL_TOG_LCD_DATABUS_WIDTH_MASK|macro|LCDIF_RL_TOG_LCD_DATABUS_WIDTH_MASK
DECL|LCDIF_RL_TOG_LCD_DATABUS_WIDTH_SHIFT|macro|LCDIF_RL_TOG_LCD_DATABUS_WIDTH_SHIFT
DECL|LCDIF_RL_TOG_LCD_DATABUS_WIDTH|macro|LCDIF_RL_TOG_LCD_DATABUS_WIDTH
DECL|LCDIF_RL_TOG_MASTER_MASK|macro|LCDIF_RL_TOG_MASTER_MASK
DECL|LCDIF_RL_TOG_MASTER_SHIFT|macro|LCDIF_RL_TOG_MASTER_SHIFT
DECL|LCDIF_RL_TOG_READ_WRITEB_MASK|macro|LCDIF_RL_TOG_READ_WRITEB_MASK
DECL|LCDIF_RL_TOG_READ_WRITEB_SHIFT|macro|LCDIF_RL_TOG_READ_WRITEB_SHIFT
DECL|LCDIF_RL_TOG_REG|macro|LCDIF_RL_TOG_REG
DECL|LCDIF_RL_TOG_RGB_TO_YCBCR422_CSC_MASK|macro|LCDIF_RL_TOG_RGB_TO_YCBCR422_CSC_MASK
DECL|LCDIF_RL_TOG_RGB_TO_YCBCR422_CSC_SHIFT|macro|LCDIF_RL_TOG_RGB_TO_YCBCR422_CSC_SHIFT
DECL|LCDIF_RL_TOG_RSRVD0_MASK|macro|LCDIF_RL_TOG_RSRVD0_MASK
DECL|LCDIF_RL_TOG_RSRVD0_SHIFT|macro|LCDIF_RL_TOG_RSRVD0_SHIFT
DECL|LCDIF_RL_TOG_RUN_MASK|macro|LCDIF_RL_TOG_RUN_MASK
DECL|LCDIF_RL_TOG_RUN_SHIFT|macro|LCDIF_RL_TOG_RUN_SHIFT
DECL|LCDIF_RL_TOG_SFTRST_MASK|macro|LCDIF_RL_TOG_SFTRST_MASK
DECL|LCDIF_RL_TOG_SFTRST_SHIFT|macro|LCDIF_RL_TOG_SFTRST_SHIFT
DECL|LCDIF_RL_TOG_SHIFT_NUM_BITS_MASK|macro|LCDIF_RL_TOG_SHIFT_NUM_BITS_MASK
DECL|LCDIF_RL_TOG_SHIFT_NUM_BITS_SHIFT|macro|LCDIF_RL_TOG_SHIFT_NUM_BITS_SHIFT
DECL|LCDIF_RL_TOG_SHIFT_NUM_BITS|macro|LCDIF_RL_TOG_SHIFT_NUM_BITS
DECL|LCDIF_RL_TOG_VSYNC_MODE_MASK|macro|LCDIF_RL_TOG_VSYNC_MODE_MASK
DECL|LCDIF_RL_TOG_VSYNC_MODE_SHIFT|macro|LCDIF_RL_TOG_VSYNC_MODE_SHIFT
DECL|LCDIF_RL_TOG_WAIT_FOR_VSYNC_EDGE_MASK|macro|LCDIF_RL_TOG_WAIT_FOR_VSYNC_EDGE_MASK
DECL|LCDIF_RL_TOG_WAIT_FOR_VSYNC_EDGE_SHIFT|macro|LCDIF_RL_TOG_WAIT_FOR_VSYNC_EDGE_SHIFT
DECL|LCDIF_RL_TOG_WORD_LENGTH_MASK|macro|LCDIF_RL_TOG_WORD_LENGTH_MASK
DECL|LCDIF_RL_TOG_WORD_LENGTH_SHIFT|macro|LCDIF_RL_TOG_WORD_LENGTH_SHIFT
DECL|LCDIF_RL_TOG_WORD_LENGTH|macro|LCDIF_RL_TOG_WORD_LENGTH
DECL|LCDIF_RL_TOG_YCBCR422_INPUT_MASK|macro|LCDIF_RL_TOG_YCBCR422_INPUT_MASK
DECL|LCDIF_RL_TOG_YCBCR422_INPUT_SHIFT|macro|LCDIF_RL_TOG_YCBCR422_INPUT_SHIFT
DECL|LCDIF_RL_VSYNC_MODE_MASK|macro|LCDIF_RL_VSYNC_MODE_MASK
DECL|LCDIF_RL_VSYNC_MODE_SHIFT|macro|LCDIF_RL_VSYNC_MODE_SHIFT
DECL|LCDIF_RL_WAIT_FOR_VSYNC_EDGE_MASK|macro|LCDIF_RL_WAIT_FOR_VSYNC_EDGE_MASK
DECL|LCDIF_RL_WAIT_FOR_VSYNC_EDGE_SHIFT|macro|LCDIF_RL_WAIT_FOR_VSYNC_EDGE_SHIFT
DECL|LCDIF_RL_WORD_LENGTH_MASK|macro|LCDIF_RL_WORD_LENGTH_MASK
DECL|LCDIF_RL_WORD_LENGTH_SHIFT|macro|LCDIF_RL_WORD_LENGTH_SHIFT
DECL|LCDIF_RL_WORD_LENGTH|macro|LCDIF_RL_WORD_LENGTH
DECL|LCDIF_RL_YCBCR422_INPUT_MASK|macro|LCDIF_RL_YCBCR422_INPUT_MASK
DECL|LCDIF_RL_YCBCR422_INPUT_SHIFT|macro|LCDIF_RL_YCBCR422_INPUT_SHIFT
DECL|LCDIF_STAT_BUSY_MASK|macro|LCDIF_STAT_BUSY_MASK
DECL|LCDIF_STAT_BUSY_SHIFT|macro|LCDIF_STAT_BUSY_SHIFT
DECL|LCDIF_STAT_DVI_CURRENT_FIELD_MASK|macro|LCDIF_STAT_DVI_CURRENT_FIELD_MASK
DECL|LCDIF_STAT_DVI_CURRENT_FIELD_SHIFT|macro|LCDIF_STAT_DVI_CURRENT_FIELD_SHIFT
DECL|LCDIF_STAT_LFIFO_COUNT_MASK|macro|LCDIF_STAT_LFIFO_COUNT_MASK
DECL|LCDIF_STAT_LFIFO_COUNT_SHIFT|macro|LCDIF_STAT_LFIFO_COUNT_SHIFT
DECL|LCDIF_STAT_LFIFO_COUNT|macro|LCDIF_STAT_LFIFO_COUNT
DECL|LCDIF_STAT_LFIFO_EMPTY_MASK|macro|LCDIF_STAT_LFIFO_EMPTY_MASK
DECL|LCDIF_STAT_LFIFO_EMPTY_SHIFT|macro|LCDIF_STAT_LFIFO_EMPTY_SHIFT
DECL|LCDIF_STAT_LFIFO_FULL_MASK|macro|LCDIF_STAT_LFIFO_FULL_MASK
DECL|LCDIF_STAT_LFIFO_FULL_SHIFT|macro|LCDIF_STAT_LFIFO_FULL_SHIFT
DECL|LCDIF_STAT_PRESENT_MASK|macro|LCDIF_STAT_PRESENT_MASK
DECL|LCDIF_STAT_PRESENT_SHIFT|macro|LCDIF_STAT_PRESENT_SHIFT
DECL|LCDIF_STAT_REG|macro|LCDIF_STAT_REG
DECL|LCDIF_STAT_RSRVD0_MASK|macro|LCDIF_STAT_RSRVD0_MASK
DECL|LCDIF_STAT_RSRVD0_SHIFT|macro|LCDIF_STAT_RSRVD0_SHIFT
DECL|LCDIF_STAT_RSRVD0|macro|LCDIF_STAT_RSRVD0
DECL|LCDIF_STAT_TXFIFO_EMPTY_MASK|macro|LCDIF_STAT_TXFIFO_EMPTY_MASK
DECL|LCDIF_STAT_TXFIFO_EMPTY_SHIFT|macro|LCDIF_STAT_TXFIFO_EMPTY_SHIFT
DECL|LCDIF_STAT_TXFIFO_FULL_MASK|macro|LCDIF_STAT_TXFIFO_FULL_MASK
DECL|LCDIF_STAT_TXFIFO_FULL_SHIFT|macro|LCDIF_STAT_TXFIFO_FULL_SHIFT
DECL|LCDIF_SYNC_DELAY_H_COUNT_DELAY_MASK|macro|LCDIF_SYNC_DELAY_H_COUNT_DELAY_MASK
DECL|LCDIF_SYNC_DELAY_H_COUNT_DELAY_SHIFT|macro|LCDIF_SYNC_DELAY_H_COUNT_DELAY_SHIFT
DECL|LCDIF_SYNC_DELAY_H_COUNT_DELAY|macro|LCDIF_SYNC_DELAY_H_COUNT_DELAY
DECL|LCDIF_SYNC_DELAY_REG|macro|LCDIF_SYNC_DELAY_REG
DECL|LCDIF_SYNC_DELAY_V_COUNT_DELAY_MASK|macro|LCDIF_SYNC_DELAY_V_COUNT_DELAY_MASK
DECL|LCDIF_SYNC_DELAY_V_COUNT_DELAY_SHIFT|macro|LCDIF_SYNC_DELAY_V_COUNT_DELAY_SHIFT
DECL|LCDIF_SYNC_DELAY_V_COUNT_DELAY|macro|LCDIF_SYNC_DELAY_V_COUNT_DELAY
DECL|LCDIF_THRES_FASTCLOCK_MASK|macro|LCDIF_THRES_FASTCLOCK_MASK
DECL|LCDIF_THRES_FASTCLOCK_SHIFT|macro|LCDIF_THRES_FASTCLOCK_SHIFT
DECL|LCDIF_THRES_FASTCLOCK|macro|LCDIF_THRES_FASTCLOCK
DECL|LCDIF_THRES_PANIC_MASK|macro|LCDIF_THRES_PANIC_MASK
DECL|LCDIF_THRES_PANIC_SHIFT|macro|LCDIF_THRES_PANIC_SHIFT
DECL|LCDIF_THRES_PANIC|macro|LCDIF_THRES_PANIC
DECL|LCDIF_THRES_REG|macro|LCDIF_THRES_REG
DECL|LCDIF_THRES_RSRVD1_MASK|macro|LCDIF_THRES_RSRVD1_MASK
DECL|LCDIF_THRES_RSRVD1_SHIFT|macro|LCDIF_THRES_RSRVD1_SHIFT
DECL|LCDIF_THRES_RSRVD1|macro|LCDIF_THRES_RSRVD1
DECL|LCDIF_THRES_RSRVD2_MASK|macro|LCDIF_THRES_RSRVD2_MASK
DECL|LCDIF_THRES_RSRVD2_SHIFT|macro|LCDIF_THRES_RSRVD2_SHIFT
DECL|LCDIF_THRES_RSRVD2|macro|LCDIF_THRES_RSRVD2
DECL|LCDIF_TIMING_CMD_HOLD_MASK|macro|LCDIF_TIMING_CMD_HOLD_MASK
DECL|LCDIF_TIMING_CMD_HOLD_SHIFT|macro|LCDIF_TIMING_CMD_HOLD_SHIFT
DECL|LCDIF_TIMING_CMD_HOLD|macro|LCDIF_TIMING_CMD_HOLD
DECL|LCDIF_TIMING_CMD_SETUP_MASK|macro|LCDIF_TIMING_CMD_SETUP_MASK
DECL|LCDIF_TIMING_CMD_SETUP_SHIFT|macro|LCDIF_TIMING_CMD_SETUP_SHIFT
DECL|LCDIF_TIMING_CMD_SETUP|macro|LCDIF_TIMING_CMD_SETUP
DECL|LCDIF_TIMING_DATA_HOLD_MASK|macro|LCDIF_TIMING_DATA_HOLD_MASK
DECL|LCDIF_TIMING_DATA_HOLD_SHIFT|macro|LCDIF_TIMING_DATA_HOLD_SHIFT
DECL|LCDIF_TIMING_DATA_HOLD|macro|LCDIF_TIMING_DATA_HOLD
DECL|LCDIF_TIMING_DATA_SETUP_MASK|macro|LCDIF_TIMING_DATA_SETUP_MASK
DECL|LCDIF_TIMING_DATA_SETUP_SHIFT|macro|LCDIF_TIMING_DATA_SETUP_SHIFT
DECL|LCDIF_TIMING_DATA_SETUP|macro|LCDIF_TIMING_DATA_SETUP
DECL|LCDIF_TIMING_REG|macro|LCDIF_TIMING_REG
DECL|LCDIF_TRANSFER_COUNT_H_COUNT_MASK|macro|LCDIF_TRANSFER_COUNT_H_COUNT_MASK
DECL|LCDIF_TRANSFER_COUNT_H_COUNT_SHIFT|macro|LCDIF_TRANSFER_COUNT_H_COUNT_SHIFT
DECL|LCDIF_TRANSFER_COUNT_H_COUNT|macro|LCDIF_TRANSFER_COUNT_H_COUNT
DECL|LCDIF_TRANSFER_COUNT_REG|macro|LCDIF_TRANSFER_COUNT_REG
DECL|LCDIF_TRANSFER_COUNT_V_COUNT_MASK|macro|LCDIF_TRANSFER_COUNT_V_COUNT_MASK
DECL|LCDIF_TRANSFER_COUNT_V_COUNT_SHIFT|macro|LCDIF_TRANSFER_COUNT_V_COUNT_SHIFT
DECL|LCDIF_TRANSFER_COUNT_V_COUNT|macro|LCDIF_TRANSFER_COUNT_V_COUNT
DECL|LCDIF_Type|typedef|} LCDIF_Type, *LCDIF_MemMapPtr;
DECL|LCDIF_VDCTRL0_CLR_DOTCLK_POL_MASK|macro|LCDIF_VDCTRL0_CLR_DOTCLK_POL_MASK
DECL|LCDIF_VDCTRL0_CLR_DOTCLK_POL_SHIFT|macro|LCDIF_VDCTRL0_CLR_DOTCLK_POL_SHIFT
DECL|LCDIF_VDCTRL0_CLR_ENABLE_POL_MASK|macro|LCDIF_VDCTRL0_CLR_ENABLE_POL_MASK
DECL|LCDIF_VDCTRL0_CLR_ENABLE_POL_SHIFT|macro|LCDIF_VDCTRL0_CLR_ENABLE_POL_SHIFT
DECL|LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_MASK|macro|LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_MASK
DECL|LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_SHIFT|macro|LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_SHIFT
DECL|LCDIF_VDCTRL0_CLR_HALF_LINE_MASK|macro|LCDIF_VDCTRL0_CLR_HALF_LINE_MASK
DECL|LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_MASK|macro|LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_MASK
DECL|LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_SHIFT|macro|LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_SHIFT
DECL|LCDIF_VDCTRL0_CLR_HALF_LINE_SHIFT|macro|LCDIF_VDCTRL0_CLR_HALF_LINE_SHIFT
DECL|LCDIF_VDCTRL0_CLR_HSYNC_POL_MASK|macro|LCDIF_VDCTRL0_CLR_HSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_CLR_HSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_CLR_HSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_CLR_REG|macro|LCDIF_VDCTRL0_CLR_REG
DECL|LCDIF_VDCTRL0_CLR_RSRVD1_MASK|macro|LCDIF_VDCTRL0_CLR_RSRVD1_MASK
DECL|LCDIF_VDCTRL0_CLR_RSRVD1_SHIFT|macro|LCDIF_VDCTRL0_CLR_RSRVD1_SHIFT
DECL|LCDIF_VDCTRL0_CLR_RSRVD1|macro|LCDIF_VDCTRL0_CLR_RSRVD1
DECL|LCDIF_VDCTRL0_CLR_RSRVD2_MASK|macro|LCDIF_VDCTRL0_CLR_RSRVD2_MASK
DECL|LCDIF_VDCTRL0_CLR_RSRVD2_SHIFT|macro|LCDIF_VDCTRL0_CLR_RSRVD2_SHIFT
DECL|LCDIF_VDCTRL0_CLR_RSRVD2|macro|LCDIF_VDCTRL0_CLR_RSRVD2
DECL|LCDIF_VDCTRL0_CLR_VSYNC_OEB_MASK|macro|LCDIF_VDCTRL0_CLR_VSYNC_OEB_MASK
DECL|LCDIF_VDCTRL0_CLR_VSYNC_OEB_SHIFT|macro|LCDIF_VDCTRL0_CLR_VSYNC_OEB_SHIFT
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_MASK|macro|LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_MASK
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_SHIFT|macro|LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_CLR_VSYNC_POL_MASK|macro|LCDIF_VDCTRL0_CLR_VSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_CLR_VSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_CLR_VSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_MASK|macro|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_MASK
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_SHIFT|macro|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_SHIFT
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_MASK|macro|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_MASK
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_SHIFT|macro|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH|macro|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH
DECL|LCDIF_VDCTRL0_DOTCLK_POL_MASK|macro|LCDIF_VDCTRL0_DOTCLK_POL_MASK
DECL|LCDIF_VDCTRL0_DOTCLK_POL_SHIFT|macro|LCDIF_VDCTRL0_DOTCLK_POL_SHIFT
DECL|LCDIF_VDCTRL0_ENABLE_POL_MASK|macro|LCDIF_VDCTRL0_ENABLE_POL_MASK
DECL|LCDIF_VDCTRL0_ENABLE_POL_SHIFT|macro|LCDIF_VDCTRL0_ENABLE_POL_SHIFT
DECL|LCDIF_VDCTRL0_ENABLE_PRESENT_MASK|macro|LCDIF_VDCTRL0_ENABLE_PRESENT_MASK
DECL|LCDIF_VDCTRL0_ENABLE_PRESENT_SHIFT|macro|LCDIF_VDCTRL0_ENABLE_PRESENT_SHIFT
DECL|LCDIF_VDCTRL0_HALF_LINE_MASK|macro|LCDIF_VDCTRL0_HALF_LINE_MASK
DECL|LCDIF_VDCTRL0_HALF_LINE_MODE_MASK|macro|LCDIF_VDCTRL0_HALF_LINE_MODE_MASK
DECL|LCDIF_VDCTRL0_HALF_LINE_MODE_SHIFT|macro|LCDIF_VDCTRL0_HALF_LINE_MODE_SHIFT
DECL|LCDIF_VDCTRL0_HALF_LINE_SHIFT|macro|LCDIF_VDCTRL0_HALF_LINE_SHIFT
DECL|LCDIF_VDCTRL0_HSYNC_POL_MASK|macro|LCDIF_VDCTRL0_HSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_HSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_HSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_REG|macro|LCDIF_VDCTRL0_REG
DECL|LCDIF_VDCTRL0_RSRVD1_MASK|macro|LCDIF_VDCTRL0_RSRVD1_MASK
DECL|LCDIF_VDCTRL0_RSRVD1_SHIFT|macro|LCDIF_VDCTRL0_RSRVD1_SHIFT
DECL|LCDIF_VDCTRL0_RSRVD1|macro|LCDIF_VDCTRL0_RSRVD1
DECL|LCDIF_VDCTRL0_RSRVD2_MASK|macro|LCDIF_VDCTRL0_RSRVD2_MASK
DECL|LCDIF_VDCTRL0_RSRVD2_SHIFT|macro|LCDIF_VDCTRL0_RSRVD2_SHIFT
DECL|LCDIF_VDCTRL0_RSRVD2|macro|LCDIF_VDCTRL0_RSRVD2
DECL|LCDIF_VDCTRL0_SET_DOTCLK_POL_MASK|macro|LCDIF_VDCTRL0_SET_DOTCLK_POL_MASK
DECL|LCDIF_VDCTRL0_SET_DOTCLK_POL_SHIFT|macro|LCDIF_VDCTRL0_SET_DOTCLK_POL_SHIFT
DECL|LCDIF_VDCTRL0_SET_ENABLE_POL_MASK|macro|LCDIF_VDCTRL0_SET_ENABLE_POL_MASK
DECL|LCDIF_VDCTRL0_SET_ENABLE_POL_SHIFT|macro|LCDIF_VDCTRL0_SET_ENABLE_POL_SHIFT
DECL|LCDIF_VDCTRL0_SET_ENABLE_PRESENT_MASK|macro|LCDIF_VDCTRL0_SET_ENABLE_PRESENT_MASK
DECL|LCDIF_VDCTRL0_SET_ENABLE_PRESENT_SHIFT|macro|LCDIF_VDCTRL0_SET_ENABLE_PRESENT_SHIFT
DECL|LCDIF_VDCTRL0_SET_HALF_LINE_MASK|macro|LCDIF_VDCTRL0_SET_HALF_LINE_MASK
DECL|LCDIF_VDCTRL0_SET_HALF_LINE_MODE_MASK|macro|LCDIF_VDCTRL0_SET_HALF_LINE_MODE_MASK
DECL|LCDIF_VDCTRL0_SET_HALF_LINE_MODE_SHIFT|macro|LCDIF_VDCTRL0_SET_HALF_LINE_MODE_SHIFT
DECL|LCDIF_VDCTRL0_SET_HALF_LINE_SHIFT|macro|LCDIF_VDCTRL0_SET_HALF_LINE_SHIFT
DECL|LCDIF_VDCTRL0_SET_HSYNC_POL_MASK|macro|LCDIF_VDCTRL0_SET_HSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_SET_HSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_SET_HSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_SET_REG|macro|LCDIF_VDCTRL0_SET_REG
DECL|LCDIF_VDCTRL0_SET_RSRVD1_MASK|macro|LCDIF_VDCTRL0_SET_RSRVD1_MASK
DECL|LCDIF_VDCTRL0_SET_RSRVD1_SHIFT|macro|LCDIF_VDCTRL0_SET_RSRVD1_SHIFT
DECL|LCDIF_VDCTRL0_SET_RSRVD1|macro|LCDIF_VDCTRL0_SET_RSRVD1
DECL|LCDIF_VDCTRL0_SET_RSRVD2_MASK|macro|LCDIF_VDCTRL0_SET_RSRVD2_MASK
DECL|LCDIF_VDCTRL0_SET_RSRVD2_SHIFT|macro|LCDIF_VDCTRL0_SET_RSRVD2_SHIFT
DECL|LCDIF_VDCTRL0_SET_RSRVD2|macro|LCDIF_VDCTRL0_SET_RSRVD2
DECL|LCDIF_VDCTRL0_SET_VSYNC_OEB_MASK|macro|LCDIF_VDCTRL0_SET_VSYNC_OEB_MASK
DECL|LCDIF_VDCTRL0_SET_VSYNC_OEB_SHIFT|macro|LCDIF_VDCTRL0_SET_VSYNC_OEB_SHIFT
DECL|LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_MASK|macro|LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_MASK
DECL|LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_SHIFT|macro|LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_SET_VSYNC_POL_MASK|macro|LCDIF_VDCTRL0_SET_VSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_SET_VSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_SET_VSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_MASK|macro|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_MASK
DECL|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_SHIFT|macro|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_SHIFT
DECL|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_MASK|macro|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_MASK
DECL|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_SHIFT|macro|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH|macro|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH
DECL|LCDIF_VDCTRL0_TOG_DOTCLK_POL_MASK|macro|LCDIF_VDCTRL0_TOG_DOTCLK_POL_MASK
DECL|LCDIF_VDCTRL0_TOG_DOTCLK_POL_SHIFT|macro|LCDIF_VDCTRL0_TOG_DOTCLK_POL_SHIFT
DECL|LCDIF_VDCTRL0_TOG_ENABLE_POL_MASK|macro|LCDIF_VDCTRL0_TOG_ENABLE_POL_MASK
DECL|LCDIF_VDCTRL0_TOG_ENABLE_POL_SHIFT|macro|LCDIF_VDCTRL0_TOG_ENABLE_POL_SHIFT
DECL|LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_MASK|macro|LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_MASK
DECL|LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_SHIFT|macro|LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_SHIFT
DECL|LCDIF_VDCTRL0_TOG_HALF_LINE_MASK|macro|LCDIF_VDCTRL0_TOG_HALF_LINE_MASK
DECL|LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_MASK|macro|LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_MASK
DECL|LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_SHIFT|macro|LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_SHIFT
DECL|LCDIF_VDCTRL0_TOG_HALF_LINE_SHIFT|macro|LCDIF_VDCTRL0_TOG_HALF_LINE_SHIFT
DECL|LCDIF_VDCTRL0_TOG_HSYNC_POL_MASK|macro|LCDIF_VDCTRL0_TOG_HSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_TOG_HSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_TOG_HSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_TOG_REG|macro|LCDIF_VDCTRL0_TOG_REG
DECL|LCDIF_VDCTRL0_TOG_RSRVD1_MASK|macro|LCDIF_VDCTRL0_TOG_RSRVD1_MASK
DECL|LCDIF_VDCTRL0_TOG_RSRVD1_SHIFT|macro|LCDIF_VDCTRL0_TOG_RSRVD1_SHIFT
DECL|LCDIF_VDCTRL0_TOG_RSRVD1|macro|LCDIF_VDCTRL0_TOG_RSRVD1
DECL|LCDIF_VDCTRL0_TOG_RSRVD2_MASK|macro|LCDIF_VDCTRL0_TOG_RSRVD2_MASK
DECL|LCDIF_VDCTRL0_TOG_RSRVD2_SHIFT|macro|LCDIF_VDCTRL0_TOG_RSRVD2_SHIFT
DECL|LCDIF_VDCTRL0_TOG_RSRVD2|macro|LCDIF_VDCTRL0_TOG_RSRVD2
DECL|LCDIF_VDCTRL0_TOG_VSYNC_OEB_MASK|macro|LCDIF_VDCTRL0_TOG_VSYNC_OEB_MASK
DECL|LCDIF_VDCTRL0_TOG_VSYNC_OEB_SHIFT|macro|LCDIF_VDCTRL0_TOG_VSYNC_OEB_SHIFT
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_MASK|macro|LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_MASK
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_SHIFT|macro|LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_TOG_VSYNC_POL_MASK|macro|LCDIF_VDCTRL0_TOG_VSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_TOG_VSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_TOG_VSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_MASK|macro|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_MASK
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_SHIFT|macro|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_SHIFT
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_MASK|macro|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_MASK
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_SHIFT|macro|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH|macro|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH
DECL|LCDIF_VDCTRL0_VSYNC_OEB_MASK|macro|LCDIF_VDCTRL0_VSYNC_OEB_MASK
DECL|LCDIF_VDCTRL0_VSYNC_OEB_SHIFT|macro|LCDIF_VDCTRL0_VSYNC_OEB_SHIFT
DECL|LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_MASK|macro|LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_MASK
DECL|LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_SHIFT|macro|LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_VSYNC_POL_MASK|macro|LCDIF_VDCTRL0_VSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_VSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_VSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK|macro|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK
DECL|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_SHIFT|macro|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_SHIFT
DECL|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_MASK|macro|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_MASK
DECL|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_SHIFT|macro|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH|macro|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH
DECL|LCDIF_VDCTRL1_REG|macro|LCDIF_VDCTRL1_REG
DECL|LCDIF_VDCTRL1_VSYNC_PERIOD_MASK|macro|LCDIF_VDCTRL1_VSYNC_PERIOD_MASK
DECL|LCDIF_VDCTRL1_VSYNC_PERIOD_SHIFT|macro|LCDIF_VDCTRL1_VSYNC_PERIOD_SHIFT
DECL|LCDIF_VDCTRL1_VSYNC_PERIOD|macro|LCDIF_VDCTRL1_VSYNC_PERIOD
DECL|LCDIF_VDCTRL2_HSYNC_PERIOD_MASK|macro|LCDIF_VDCTRL2_HSYNC_PERIOD_MASK
DECL|LCDIF_VDCTRL2_HSYNC_PERIOD_SHIFT|macro|LCDIF_VDCTRL2_HSYNC_PERIOD_SHIFT
DECL|LCDIF_VDCTRL2_HSYNC_PERIOD|macro|LCDIF_VDCTRL2_HSYNC_PERIOD
DECL|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK|macro|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK
DECL|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_SHIFT|macro|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_SHIFT
DECL|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH|macro|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH
DECL|LCDIF_VDCTRL2_REG|macro|LCDIF_VDCTRL2_REG
DECL|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_MASK|macro|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_MASK
DECL|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_SHIFT|macro|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_SHIFT
DECL|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT|macro|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT
DECL|LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_MASK|macro|LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_MASK
DECL|LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_SHIFT|macro|LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_SHIFT
DECL|LCDIF_VDCTRL3_REG|macro|LCDIF_VDCTRL3_REG
DECL|LCDIF_VDCTRL3_RSRVD0_MASK|macro|LCDIF_VDCTRL3_RSRVD0_MASK
DECL|LCDIF_VDCTRL3_RSRVD0_SHIFT|macro|LCDIF_VDCTRL3_RSRVD0_SHIFT
DECL|LCDIF_VDCTRL3_RSRVD0|macro|LCDIF_VDCTRL3_RSRVD0
DECL|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK|macro|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK
DECL|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_SHIFT|macro|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_SHIFT
DECL|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT|macro|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT
DECL|LCDIF_VDCTRL3_VSYNC_ONLY_MASK|macro|LCDIF_VDCTRL3_VSYNC_ONLY_MASK
DECL|LCDIF_VDCTRL3_VSYNC_ONLY_SHIFT|macro|LCDIF_VDCTRL3_VSYNC_ONLY_SHIFT
DECL|LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK|macro|LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK
DECL|LCDIF_VDCTRL4_DOTCLK_DLY_SEL_SHIFT|macro|LCDIF_VDCTRL4_DOTCLK_DLY_SEL_SHIFT
DECL|LCDIF_VDCTRL4_DOTCLK_DLY_SEL|macro|LCDIF_VDCTRL4_DOTCLK_DLY_SEL
DECL|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK|macro|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK
DECL|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_SHIFT|macro|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_SHIFT
DECL|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT|macro|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT
DECL|LCDIF_VDCTRL4_REG|macro|LCDIF_VDCTRL4_REG
DECL|LCDIF_VDCTRL4_RSRVD0_MASK|macro|LCDIF_VDCTRL4_RSRVD0_MASK
DECL|LCDIF_VDCTRL4_RSRVD0_SHIFT|macro|LCDIF_VDCTRL4_RSRVD0_SHIFT
DECL|LCDIF_VDCTRL4_RSRVD0|macro|LCDIF_VDCTRL4_RSRVD0
DECL|LCDIF_VDCTRL4_SYNC_SIGNALS_ON_MASK|macro|LCDIF_VDCTRL4_SYNC_SIGNALS_ON_MASK
DECL|LCDIF_VDCTRL4_SYNC_SIGNALS_ON_SHIFT|macro|LCDIF_VDCTRL4_SYNC_SIGNALS_ON_SHIFT
DECL|LCDIF_VERSION_MAJOR_MASK|macro|LCDIF_VERSION_MAJOR_MASK
DECL|LCDIF_VERSION_MAJOR_SHIFT|macro|LCDIF_VERSION_MAJOR_SHIFT
DECL|LCDIF_VERSION_MAJOR|macro|LCDIF_VERSION_MAJOR
DECL|LCDIF_VERSION_MINOR_MASK|macro|LCDIF_VERSION_MINOR_MASK
DECL|LCDIF_VERSION_MINOR_SHIFT|macro|LCDIF_VERSION_MINOR_SHIFT
DECL|LCDIF_VERSION_MINOR|macro|LCDIF_VERSION_MINOR
DECL|LCDIF_VERSION_REG|macro|LCDIF_VERSION_REG
DECL|LCDIF_VERSION_STEP_MASK|macro|LCDIF_VERSION_STEP_MASK
DECL|LCDIF_VERSION_STEP_SHIFT|macro|LCDIF_VERSION_STEP_SHIFT
DECL|LCDIF_VERSION_STEP|macro|LCDIF_VERSION_STEP
DECL|LCD_BUSY_SELECT_INPUT|member|__IO uint32_t LCD_BUSY_SELECT_INPUT; /**< LCD_BUSY_SELECT_INPUT DAISY Register, offset: 0x634 */
DECL|LCD_DATA00_SELECT_INPUT|member|__IO uint32_t LCD_DATA00_SELECT_INPUT; /**< LCD_DATA00_SELECT_INPUT DAISY Register, offset: 0x638 */
DECL|LCD_DATA01_SELECT_INPUT|member|__IO uint32_t LCD_DATA01_SELECT_INPUT; /**< LCD_DATA01_SELECT_INPUT DAISY Register, offset: 0x63C */
DECL|LCD_DATA02_SELECT_INPUT|member|__IO uint32_t LCD_DATA02_SELECT_INPUT; /**< LCD_DATA02_SELECT_INPUT DAISY Register, offset: 0x640 */
DECL|LCD_DATA03_SELECT_INPUT|member|__IO uint32_t LCD_DATA03_SELECT_INPUT; /**< LCD_DATA03_SELECT_INPUT DAISY Register, offset: 0x644 */
DECL|LCD_DATA04_SELECT_INPUT|member|__IO uint32_t LCD_DATA04_SELECT_INPUT; /**< LCD_DATA04_SELECT_INPUT DAISY Register, offset: 0x648 */
DECL|LCD_DATA05_SELECT_INPUT|member|__IO uint32_t LCD_DATA05_SELECT_INPUT; /**< LCD_DATA05_SELECT_INPUT DAISY Register, offset: 0x64C */
DECL|LCD_DATA06_SELECT_INPUT|member|__IO uint32_t LCD_DATA06_SELECT_INPUT; /**< LCD_DATA06_SELECT_INPUT DAISY Register, offset: 0x650 */
DECL|LCD_DATA07_SELECT_INPUT|member|__IO uint32_t LCD_DATA07_SELECT_INPUT; /**< LCD_DATA07_SELECT_INPUT DAISY Register, offset: 0x654 */
DECL|LCD_DATA08_SELECT_INPUT|member|__IO uint32_t LCD_DATA08_SELECT_INPUT; /**< LCD_DATA08_SELECT_INPUT DAISY Register, offset: 0x658 */
DECL|LCD_DATA09_SELECT_INPUT|member|__IO uint32_t LCD_DATA09_SELECT_INPUT; /**< LCD_DATA09_SELECT_INPUT DAISY Register, offset: 0x65C */
DECL|LCD_DATA10_SELECT_INPUT|member|__IO uint32_t LCD_DATA10_SELECT_INPUT; /**< LCD_DATA10_SELECT_INPUT DAISY Register, offset: 0x660 */
DECL|LCD_DATA11_SELECT_INPUT|member|__IO uint32_t LCD_DATA11_SELECT_INPUT; /**< LCD_DATA11_SELECT_INPUT DAISY Register, offset: 0x664 */
DECL|LCD_DATA12_SELECT_INPUT|member|__IO uint32_t LCD_DATA12_SELECT_INPUT; /**< LCD_DATA12_SELECT_INPUT DAISY Register, offset: 0x668 */
DECL|LCD_DATA13_SELECT_INPUT|member|__IO uint32_t LCD_DATA13_SELECT_INPUT; /**< LCD_DATA13_SELECT_INPUT DAISY Register, offset: 0x66C */
DECL|LCD_DATA14_SELECT_INPUT|member|__IO uint32_t LCD_DATA14_SELECT_INPUT; /**< LCD_DATA14_SELECT_INPUT DAISY Register, offset: 0x670 */
DECL|LCD_DATA15_SELECT_INPUT|member|__IO uint32_t LCD_DATA15_SELECT_INPUT; /**< LCD_DATA15_SELECT_INPUT DAISY Register, offset: 0x674 */
DECL|LCD_DATA16_SELECT_INPUT|member|__IO uint32_t LCD_DATA16_SELECT_INPUT; /**< LCD_DATA16_SELECT_INPUT DAISY Register, offset: 0x678 */
DECL|LCD_DATA17_SELECT_INPUT|member|__IO uint32_t LCD_DATA17_SELECT_INPUT; /**< LCD_DATA17_SELECT_INPUT DAISY Register, offset: 0x67C */
DECL|LCD_DATA18_SELECT_INPUT|member|__IO uint32_t LCD_DATA18_SELECT_INPUT; /**< LCD_DATA18_SELECT_INPUT DAISY Register, offset: 0x680 */
DECL|LCD_DATA19_SELECT_INPUT|member|__IO uint32_t LCD_DATA19_SELECT_INPUT; /**< LCD_DATA19_SELECT_INPUT DAISY Register, offset: 0x684 */
DECL|LCD_DATA20_SELECT_INPUT|member|__IO uint32_t LCD_DATA20_SELECT_INPUT; /**< LCD_DATA20_SELECT_INPUT DAISY Register, offset: 0x688 */
DECL|LCD_DATA21_SELECT_INPUT|member|__IO uint32_t LCD_DATA21_SELECT_INPUT; /**< LCD_DATA21_SELECT_INPUT DAISY Register, offset: 0x68C */
DECL|LCD_DATA22_SELECT_INPUT|member|__IO uint32_t LCD_DATA22_SELECT_INPUT; /**< LCD_DATA22_SELECT_INPUT DAISY Register, offset: 0x690 */
DECL|LCD_DATA23_SELECT_INPUT|member|__IO uint32_t LCD_DATA23_SELECT_INPUT; /**< LCD_DATA23_SELECT_INPUT DAISY Register, offset: 0x694 */
DECL|LCD_VSYNC_SELECT_INPUT|member|__IO uint32_t LCD_VSYNC_SELECT_INPUT; /**< LCD_VSYNC_SELECT_INPUT DAISY Register, offset: 0x698 */
DECL|LCKCR|member|__IO uint32_t LCKCR; /**< LUT Lock Configuration Register, offset: 0x304 */
DECL|LMEM_BASE_ADDRS|macro|LMEM_BASE_ADDRS
DECL|LMEM_BASE_PTRS|macro|LMEM_BASE_PTRS
DECL|LMEM_BASE_PTR|macro|LMEM_BASE_PTR
DECL|LMEM_BASE|macro|LMEM_BASE
DECL|LMEM_MemMapPtr|typedef|} LMEM_Type, *LMEM_MemMapPtr;
DECL|LMEM_PCCCR_ENCACHE_MASK|macro|LMEM_PCCCR_ENCACHE_MASK
DECL|LMEM_PCCCR_ENCACHE_SHIFT|macro|LMEM_PCCCR_ENCACHE_SHIFT
DECL|LMEM_PCCCR_ENWRBUF_MASK|macro|LMEM_PCCCR_ENWRBUF_MASK
DECL|LMEM_PCCCR_ENWRBUF_SHIFT|macro|LMEM_PCCCR_ENWRBUF_SHIFT
DECL|LMEM_PCCCR_GO_MASK|macro|LMEM_PCCCR_GO_MASK
DECL|LMEM_PCCCR_GO_SHIFT|macro|LMEM_PCCCR_GO_SHIFT
DECL|LMEM_PCCCR_INVW0_MASK|macro|LMEM_PCCCR_INVW0_MASK
DECL|LMEM_PCCCR_INVW0_SHIFT|macro|LMEM_PCCCR_INVW0_SHIFT
DECL|LMEM_PCCCR_INVW1_MASK|macro|LMEM_PCCCR_INVW1_MASK
DECL|LMEM_PCCCR_INVW1_SHIFT|macro|LMEM_PCCCR_INVW1_SHIFT
DECL|LMEM_PCCCR_PCCR2_MASK|macro|LMEM_PCCCR_PCCR2_MASK
DECL|LMEM_PCCCR_PCCR2_SHIFT|macro|LMEM_PCCCR_PCCR2_SHIFT
DECL|LMEM_PCCCR_PCCR3_MASK|macro|LMEM_PCCCR_PCCR3_MASK
DECL|LMEM_PCCCR_PCCR3_SHIFT|macro|LMEM_PCCCR_PCCR3_SHIFT
DECL|LMEM_PCCCR_PUSHW0_MASK|macro|LMEM_PCCCR_PUSHW0_MASK
DECL|LMEM_PCCCR_PUSHW0_SHIFT|macro|LMEM_PCCCR_PUSHW0_SHIFT
DECL|LMEM_PCCCR_PUSHW1_MASK|macro|LMEM_PCCCR_PUSHW1_MASK
DECL|LMEM_PCCCR_PUSHW1_SHIFT|macro|LMEM_PCCCR_PUSHW1_SHIFT
DECL|LMEM_PCCCR_REG|macro|LMEM_PCCCR_REG
DECL|LMEM_PCCCR|macro|LMEM_PCCCR
DECL|LMEM_PCCCVR_DATA_MASK|macro|LMEM_PCCCVR_DATA_MASK
DECL|LMEM_PCCCVR_DATA_SHIFT|macro|LMEM_PCCCVR_DATA_SHIFT
DECL|LMEM_PCCCVR_DATA|macro|LMEM_PCCCVR_DATA
DECL|LMEM_PCCCVR_REG|macro|LMEM_PCCCVR_REG
DECL|LMEM_PCCCVR|macro|LMEM_PCCCVR
DECL|LMEM_PCCLCR_CACHEADDR_MASK|macro|LMEM_PCCLCR_CACHEADDR_MASK
DECL|LMEM_PCCLCR_CACHEADDR_SHIFT|macro|LMEM_PCCLCR_CACHEADDR_SHIFT
DECL|LMEM_PCCLCR_CACHEADDR|macro|LMEM_PCCLCR_CACHEADDR
DECL|LMEM_PCCLCR_LACC_MASK|macro|LMEM_PCCLCR_LACC_MASK
DECL|LMEM_PCCLCR_LACC_SHIFT|macro|LMEM_PCCLCR_LACC_SHIFT
DECL|LMEM_PCCLCR_LADSEL_MASK|macro|LMEM_PCCLCR_LADSEL_MASK
DECL|LMEM_PCCLCR_LADSEL_SHIFT|macro|LMEM_PCCLCR_LADSEL_SHIFT
DECL|LMEM_PCCLCR_LCIMB_MASK|macro|LMEM_PCCLCR_LCIMB_MASK
DECL|LMEM_PCCLCR_LCIMB_SHIFT|macro|LMEM_PCCLCR_LCIMB_SHIFT
DECL|LMEM_PCCLCR_LCIVB_MASK|macro|LMEM_PCCLCR_LCIVB_MASK
DECL|LMEM_PCCLCR_LCIVB_SHIFT|macro|LMEM_PCCLCR_LCIVB_SHIFT
DECL|LMEM_PCCLCR_LCMD_MASK|macro|LMEM_PCCLCR_LCMD_MASK
DECL|LMEM_PCCLCR_LCMD_SHIFT|macro|LMEM_PCCLCR_LCMD_SHIFT
DECL|LMEM_PCCLCR_LCMD|macro|LMEM_PCCLCR_LCMD
DECL|LMEM_PCCLCR_LCWAY_MASK|macro|LMEM_PCCLCR_LCWAY_MASK
DECL|LMEM_PCCLCR_LCWAY_SHIFT|macro|LMEM_PCCLCR_LCWAY_SHIFT
DECL|LMEM_PCCLCR_LGO_MASK|macro|LMEM_PCCLCR_LGO_MASK
DECL|LMEM_PCCLCR_LGO_SHIFT|macro|LMEM_PCCLCR_LGO_SHIFT
DECL|LMEM_PCCLCR_REG|macro|LMEM_PCCLCR_REG
DECL|LMEM_PCCLCR_TDSEL_MASK|macro|LMEM_PCCLCR_TDSEL_MASK
DECL|LMEM_PCCLCR_TDSEL_SHIFT|macro|LMEM_PCCLCR_TDSEL_SHIFT
DECL|LMEM_PCCLCR_WSEL_MASK|macro|LMEM_PCCLCR_WSEL_MASK
DECL|LMEM_PCCLCR_WSEL_SHIFT|macro|LMEM_PCCLCR_WSEL_SHIFT
DECL|LMEM_PCCLCR|macro|LMEM_PCCLCR
DECL|LMEM_PCCSAR_LGO_MASK|macro|LMEM_PCCSAR_LGO_MASK
DECL|LMEM_PCCSAR_LGO_SHIFT|macro|LMEM_PCCSAR_LGO_SHIFT
DECL|LMEM_PCCSAR_PHYADDR_MASK|macro|LMEM_PCCSAR_PHYADDR_MASK
DECL|LMEM_PCCSAR_PHYADDR_SHIFT|macro|LMEM_PCCSAR_PHYADDR_SHIFT
DECL|LMEM_PCCSAR_PHYADDR|macro|LMEM_PCCSAR_PHYADDR
DECL|LMEM_PCCSAR_REG|macro|LMEM_PCCSAR_REG
DECL|LMEM_PCCSAR|macro|LMEM_PCCSAR
DECL|LMEM_PSCCR_ENCACHE_MASK|macro|LMEM_PSCCR_ENCACHE_MASK
DECL|LMEM_PSCCR_ENCACHE_SHIFT|macro|LMEM_PSCCR_ENCACHE_SHIFT
DECL|LMEM_PSCCR_ENWRBUF_MASK|macro|LMEM_PSCCR_ENWRBUF_MASK
DECL|LMEM_PSCCR_ENWRBUF_SHIFT|macro|LMEM_PSCCR_ENWRBUF_SHIFT
DECL|LMEM_PSCCR_GO_MASK|macro|LMEM_PSCCR_GO_MASK
DECL|LMEM_PSCCR_GO_SHIFT|macro|LMEM_PSCCR_GO_SHIFT
DECL|LMEM_PSCCR_INVW0_MASK|macro|LMEM_PSCCR_INVW0_MASK
DECL|LMEM_PSCCR_INVW0_SHIFT|macro|LMEM_PSCCR_INVW0_SHIFT
DECL|LMEM_PSCCR_INVW1_MASK|macro|LMEM_PSCCR_INVW1_MASK
DECL|LMEM_PSCCR_INVW1_SHIFT|macro|LMEM_PSCCR_INVW1_SHIFT
DECL|LMEM_PSCCR_PUSHW0_MASK|macro|LMEM_PSCCR_PUSHW0_MASK
DECL|LMEM_PSCCR_PUSHW0_SHIFT|macro|LMEM_PSCCR_PUSHW0_SHIFT
DECL|LMEM_PSCCR_PUSHW1_MASK|macro|LMEM_PSCCR_PUSHW1_MASK
DECL|LMEM_PSCCR_PUSHW1_SHIFT|macro|LMEM_PSCCR_PUSHW1_SHIFT
DECL|LMEM_PSCCR_REG|macro|LMEM_PSCCR_REG
DECL|LMEM_PSCCR|macro|LMEM_PSCCR
DECL|LMEM_PSCCVR_DATA_MASK|macro|LMEM_PSCCVR_DATA_MASK
DECL|LMEM_PSCCVR_DATA_SHIFT|macro|LMEM_PSCCVR_DATA_SHIFT
DECL|LMEM_PSCCVR_DATA|macro|LMEM_PSCCVR_DATA
DECL|LMEM_PSCCVR_REG|macro|LMEM_PSCCVR_REG
DECL|LMEM_PSCCVR|macro|LMEM_PSCCVR
DECL|LMEM_PSCLCR_CACHEADDR_MASK|macro|LMEM_PSCLCR_CACHEADDR_MASK
DECL|LMEM_PSCLCR_CACHEADDR_SHIFT|macro|LMEM_PSCLCR_CACHEADDR_SHIFT
DECL|LMEM_PSCLCR_CACHEADDR|macro|LMEM_PSCLCR_CACHEADDR
DECL|LMEM_PSCLCR_LACC_MASK|macro|LMEM_PSCLCR_LACC_MASK
DECL|LMEM_PSCLCR_LACC_SHIFT|macro|LMEM_PSCLCR_LACC_SHIFT
DECL|LMEM_PSCLCR_LADSEL_MASK|macro|LMEM_PSCLCR_LADSEL_MASK
DECL|LMEM_PSCLCR_LADSEL_SHIFT|macro|LMEM_PSCLCR_LADSEL_SHIFT
DECL|LMEM_PSCLCR_LCIMB_MASK|macro|LMEM_PSCLCR_LCIMB_MASK
DECL|LMEM_PSCLCR_LCIMB_SHIFT|macro|LMEM_PSCLCR_LCIMB_SHIFT
DECL|LMEM_PSCLCR_LCIVB_MASK|macro|LMEM_PSCLCR_LCIVB_MASK
DECL|LMEM_PSCLCR_LCIVB_SHIFT|macro|LMEM_PSCLCR_LCIVB_SHIFT
DECL|LMEM_PSCLCR_LCMD_MASK|macro|LMEM_PSCLCR_LCMD_MASK
DECL|LMEM_PSCLCR_LCMD_SHIFT|macro|LMEM_PSCLCR_LCMD_SHIFT
DECL|LMEM_PSCLCR_LCMD|macro|LMEM_PSCLCR_LCMD
DECL|LMEM_PSCLCR_LCWAY_MASK|macro|LMEM_PSCLCR_LCWAY_MASK
DECL|LMEM_PSCLCR_LCWAY_SHIFT|macro|LMEM_PSCLCR_LCWAY_SHIFT
DECL|LMEM_PSCLCR_LGO_MASK|macro|LMEM_PSCLCR_LGO_MASK
DECL|LMEM_PSCLCR_LGO_SHIFT|macro|LMEM_PSCLCR_LGO_SHIFT
DECL|LMEM_PSCLCR_REG|macro|LMEM_PSCLCR_REG
DECL|LMEM_PSCLCR_TDSEL_MASK|macro|LMEM_PSCLCR_TDSEL_MASK
DECL|LMEM_PSCLCR_TDSEL_SHIFT|macro|LMEM_PSCLCR_TDSEL_SHIFT
DECL|LMEM_PSCLCR_WSEL_MASK|macro|LMEM_PSCLCR_WSEL_MASK
DECL|LMEM_PSCLCR_WSEL_SHIFT|macro|LMEM_PSCLCR_WSEL_SHIFT
DECL|LMEM_PSCLCR|macro|LMEM_PSCLCR
DECL|LMEM_PSCSAR_LGO_MASK|macro|LMEM_PSCSAR_LGO_MASK
DECL|LMEM_PSCSAR_LGO_SHIFT|macro|LMEM_PSCSAR_LGO_SHIFT
DECL|LMEM_PSCSAR_PHYADDR_MASK|macro|LMEM_PSCSAR_PHYADDR_MASK
DECL|LMEM_PSCSAR_PHYADDR_SHIFT|macro|LMEM_PSCSAR_PHYADDR_SHIFT
DECL|LMEM_PSCSAR_PHYADDR|macro|LMEM_PSCSAR_PHYADDR
DECL|LMEM_PSCSAR_REG|macro|LMEM_PSCSAR_REG
DECL|LMEM_PSCSAR|macro|LMEM_PSCSAR
DECL|LMEM_Type|typedef|} LMEM_Type, *LMEM_MemMapPtr;
DECL|LMEM|macro|LMEM
DECL|LOCK|member|__IO uint32_t LOCK; /**< Value of OTP Bank0 Word0 (Lock controls), offset: 0x400 */
DECL|LOWPWR_CTRL_CLR|member|__IO uint32_t LOWPWR_CTRL_CLR; /**< Anadig Low Power Control Register, offset: 0x338 */
DECL|LOWPWR_CTRL_SET|member|__IO uint32_t LOWPWR_CTRL_SET; /**< Anadig Low Power Control Register, offset: 0x334 */
DECL|LOWPWR_CTRL_TOG|member|__IO uint32_t LOWPWR_CTRL_TOG; /**< Anadig Low Power Control Register, offset: 0x33C */
DECL|LOWPWR_CTRL|member|__IO uint32_t LOWPWR_CTRL; /**< Anadig Low Power Control Register, offset: 0x330 */
DECL|LPCR_A7_AD|member|__IO uint32_t LPCR_A7_AD; /**< Advanced Low power control register of A7 platform, offset: 0x4 */
DECL|LPCR_A7_BSC|member|__IO uint32_t LPCR_A7_BSC; /**< Basic Low power control register of A7 platform, offset: 0x0 */
DECL|LPCR_M4|member|__IO uint32_t LPCR_M4; /**< Low power control register of CPU1, offset: 0x8 */
DECL|LPCR|member|__IO uint32_t LPCR; /**< , offset: 0x38 */
DECL|LPGPR|member|__IO uint32_t LPGPR; /**< , offset: 0x68 */
DECL|LPLR|member|__IO uint32_t LPLR; /**< , offset: 0x34 */
DECL|LPSMCLR|member|__IO uint32_t LPSMCLR; /**< , offset: 0x60 */
DECL|LPSMCMR|member|__IO uint32_t LPSMCMR; /**< , offset: 0x5C */
DECL|LPSR|member|__IO uint32_t LPSR; /**< , offset: 0x4C */
DECL|LPS_A7|member|__I uint32_t LPS_A7; /**< Low power status of A7 platform, offset: 0x110 */
DECL|LPS_M4|member|__IO uint32_t LPS_M4; /**< Low power status of M4 platform, offset: 0x114 */
DECL|LP_CON0|member|__IO uint32_t LP_CON0; /**< ,offset: 0x18 */
DECL|LUTKEY|member|__IO uint32_t LUTKEY; /**< LUT Key Register, offset: 0x300 */
DECL|LUT_STANDBY1_CLR|member|__IO uint32_t LUT_STANDBY1_CLR; /**< EPDC LUT Standby Register for LUT 31~0, offset: 0x1E8 */
DECL|LUT_STANDBY1_SET|member|__IO uint32_t LUT_STANDBY1_SET; /**< EPDC LUT Standby Register for LUT 31~0, offset: 0x1E4 */
DECL|LUT_STANDBY1_TOG|member|__IO uint32_t LUT_STANDBY1_TOG; /**< EPDC LUT Standby Register for LUT 31~0, offset: 0x1EC */
DECL|LUT_STANDBY1|member|__IO uint32_t LUT_STANDBY1; /**< EPDC LUT Standby Register for LUT 31~0, offset: 0x1E0 */
DECL|LUT_STANDBY2_CLR|member|__IO uint32_t LUT_STANDBY2_CLR; /**< EPDC LUT Standby Registerr for LUT 63~32, offset: 0x1F8 */
DECL|LUT_STANDBY2_SET|member|__IO uint32_t LUT_STANDBY2_SET; /**< EPDC LUT Standby Registerr for LUT 63~32, offset: 0x1F4 */
DECL|LUT_STANDBY2_TOG|member|__IO uint32_t LUT_STANDBY2_TOG; /**< EPDC LUT Standby Registerr for LUT 63~32, offset: 0x1FC */
DECL|LUT_STANDBY2|member|__IO uint32_t LUT_STANDBY2; /**< EPDC LUT Standby Registerr for LUT 63~32, offset: 0x1F0 */
DECL|LUT|member|__IO uint32_t LUT[64]; /**< Look-up Table register, array offset: 0x310, array step: 0x4 */
DECL|LVL_CON0|member|__IO uint32_t LVL_CON0; /**< , offset: 0x6C */
DECL|LVL_CON3|member|__IO uint32_t LVL_CON3; /**< , offset: 0x78 */
DECL|M4RCR|member|__IO uint32_t M4RCR; /**< M4 Reset Control Register, offset: 0xC */
DECL|M4_MIX_PDN_FLG|member|__IO uint32_t M4_MIX_PDN_FLG; /**< M4 MIX PDN FLG, offset: 0x1B8 */
DECL|M4_PU_PDN_FLG|member|__I uint32_t M4_PU_PDN_FLG; /**< M4 PU PDN FLG, offset: 0x1BC */
DECL|M4_PU_PGC_PDN_STATUS|member|__I uint32_t M4_PU_PGC_PDN_STATUS[3]; /**< M4 PU PGC software down trigger status, array offset: 0x198, array step: 0x4 */
DECL|M4_PU_PGC_PUP_STATUS|member|__I uint32_t M4_PU_PGC_PUP_STATUS[3]; /**< A7 MIX PGC software up trigger status1, array offset: 0x140, array step: 0x4 */
DECL|MAC_ADDR0|member|__IO uint32_t MAC_ADDR0; /**< Value of OTP Bank9 Word0 (MAC Address), offset: 0x640 */
DECL|MAC_ADDR1|member|__IO uint32_t MAC_ADDR1; /**< Value of OTP Bank9 Word1 (MAC Address), offset: 0x650 */
DECL|MAC_ADDR2|member|__IO uint32_t MAC_ADDR2; /**< Value of OTP Bank9 Word2 (MAC Address), offset: 0x660 */
DECL|MAU_KEY0|member|__IO uint32_t MAU_KEY0; /**< Shadow Register for OTP Bank10 Word0 (MAU Key), offset: 0x680 */
DECL|MAU_KEY1|member|__IO uint32_t MAU_KEY1; /**< Shadow Register for OTP Bank10 Word1 (MAU Key), offset: 0x690 */
DECL|MAU_KEY2|member|__IO uint32_t MAU_KEY2; /**< Shadow Register for OTP Bank10 Word2 (MAU Key), offset: 0x6A0 */
DECL|MAU_KEY3|member|__IO uint32_t MAU_KEY3; /**< Shadow Register for OTP Bank10 Word3 (MAU Key), offset: 0x6B0 */
DECL|MAU_KEY4|member|__IO uint32_t MAU_KEY4; /**< Shadow Register for OTP Bank11 Word0 (MAU Key), offset: 0x6C0 */
DECL|MAU_KEY5|member|__IO uint32_t MAU_KEY5; /**< Shadow Register for OTP Bank11 Word1 (MAU Key), offset: 0x6D0 */
DECL|MAU_KEY6|member|__IO uint32_t MAU_KEY6; /**< Shadow Register for OTP Bank11 Word2 (MAU Key), offset: 0x6E0 */
DECL|MAU_KEY7|member|__IO uint32_t MAU_KEY7; /**< Shadow Register for OTP Bank11 Word3 (MAU Key), offset: 0x6F0 */
DECL|MB|member|} MB[64];
DECL|MC0PTR|member|__IO uint32_t MC0PTR; /**< ARM platform Channel 0 Pointer, offset: 0x0 */
DECL|MCIMX7D_M4_H_|macro|MCIMX7D_M4_H_
DECL|MCM_BASE_ADDRS|macro|MCM_BASE_ADDRS
DECL|MCM_BASE_PTRS|macro|MCM_BASE_PTRS
DECL|MCM_BASE_PTR|macro|MCM_BASE_PTR
DECL|MCM_BASE|macro|MCM_BASE
DECL|MCM_FADR_ADDRESS_MASK|macro|MCM_FADR_ADDRESS_MASK
DECL|MCM_FADR_ADDRESS_SHIFT|macro|MCM_FADR_ADDRESS_SHIFT
DECL|MCM_FADR_ADDRESS|macro|MCM_FADR_ADDRESS
DECL|MCM_FADR_REG|macro|MCM_FADR_REG
DECL|MCM_FADR|macro|MCM_FADR
DECL|MCM_FATR_BEDA_MASK|macro|MCM_FATR_BEDA_MASK
DECL|MCM_FATR_BEDA_SHIFT|macro|MCM_FATR_BEDA_SHIFT
DECL|MCM_FATR_BEMD_MASK|macro|MCM_FATR_BEMD_MASK
DECL|MCM_FATR_BEMD_SHIFT|macro|MCM_FATR_BEMD_SHIFT
DECL|MCM_FATR_BEMN_MASK|macro|MCM_FATR_BEMN_MASK
DECL|MCM_FATR_BEMN_SHIFT|macro|MCM_FATR_BEMN_SHIFT
DECL|MCM_FATR_BEMN|macro|MCM_FATR_BEMN
DECL|MCM_FATR_BEOVR_MASK|macro|MCM_FATR_BEOVR_MASK
DECL|MCM_FATR_BEOVR_SHIFT|macro|MCM_FATR_BEOVR_SHIFT
DECL|MCM_FATR_BESZ_MASK|macro|MCM_FATR_BESZ_MASK
DECL|MCM_FATR_BESZ_SHIFT|macro|MCM_FATR_BESZ_SHIFT
DECL|MCM_FATR_BESZ|macro|MCM_FATR_BESZ
DECL|MCM_FATR_BEWT_MASK|macro|MCM_FATR_BEWT_MASK
DECL|MCM_FATR_BEWT_SHIFT|macro|MCM_FATR_BEWT_SHIFT
DECL|MCM_FATR_REG|macro|MCM_FATR_REG
DECL|MCM_FATR|macro|MCM_FATR
DECL|MCM_FDR_DATA_MASK|macro|MCM_FDR_DATA_MASK
DECL|MCM_FDR_DATA_SHIFT|macro|MCM_FDR_DATA_SHIFT
DECL|MCM_FDR_DATA|macro|MCM_FDR_DATA
DECL|MCM_FDR_REG|macro|MCM_FDR_REG
DECL|MCM_FDR|macro|MCM_FDR
DECL|MCM_MemMapPtr|typedef|} MCM_Type, *MCM_MemMapPtr;
DECL|MCM_PLAMC_AMC_MASK|macro|MCM_PLAMC_AMC_MASK
DECL|MCM_PLAMC_AMC_SHIFT|macro|MCM_PLAMC_AMC_SHIFT
DECL|MCM_PLAMC_AMC|macro|MCM_PLAMC_AMC
DECL|MCM_PLAMC_REG|macro|MCM_PLAMC_REG
DECL|MCM_PLAMC|macro|MCM_PLAMC
DECL|MCM_PLASC_ASC_MASK|macro|MCM_PLASC_ASC_MASK
DECL|MCM_PLASC_ASC_SHIFT|macro|MCM_PLASC_ASC_SHIFT
DECL|MCM_PLASC_ASC|macro|MCM_PLASC_ASC
DECL|MCM_PLASC_REG|macro|MCM_PLASC_REG
DECL|MCM_PLASC|macro|MCM_PLASC
DECL|MCM_Type|typedef|} MCM_Type, *MCM_MemMapPtr;
DECL|MCM|macro|MCM
DECL|MCR|member|__IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
DECL|MCR|member|__IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
DECL|MCU_ACTIVE|macro|MCU_ACTIVE
DECL|MCU_MCIMX7D_M4|macro|MCU_MCIMX7D_M4
DECL|MCU_MEM_MAP_VERSION_MINOR|macro|MCU_MEM_MAP_VERSION_MINOR
DECL|MCU_MEM_MAP_VERSION|macro|MCU_MEM_MAP_VERSION
DECL|MDA|member|__IO uint32_t MDA[27]; /**< Master Domain Assignment, array offset: 0x200, array step: 0x4 */
DECL|MDLL_CON0|member|__IO uint32_t MDLL_CON0; /**< , offset: 0xB0 */
DECL|MDLL_CON1|member|__IO uint32_t MDLL_CON1; /**< , offset: 0xB4 */
DECL|MDRESOL|member|__IO uint32_t MDRESOL; /**< Main Display Image Resolution Register, offset: 0x20 */
DECL|MEMACCHR|member|__IO uint32_t MEMACCHR; /**< FIFO Memory AC Characteristic Register, offset: 0x50 */
DECL|MEM_TRIM0|member|__IO uint32_t MEM_TRIM0; /**< Value of OTP Bank3 Word0 (Memory Related Information), offset: 0x4C0 */
DECL|MEM_TRIM1|member|__IO uint32_t MEM_TRIM1; /**< Value of OTP Bank3 Word1 (Memory Related Information), offset: 0x4D0 */
DECL|METAPTR_CLR|member|__IO uint32_t METAPTR_CLR; /**< Hardware BCH ECC Loopback Metadata Buffer Register, offset: 0x58 */
DECL|METAPTR_SET|member|__IO uint32_t METAPTR_SET; /**< Hardware BCH ECC Loopback Metadata Buffer Register, offset: 0x54 */
DECL|METAPTR_TOG|member|__IO uint32_t METAPTR_TOG; /**< Hardware BCH ECC Loopback Metadata Buffer Register, offset: 0x5C */
DECL|METAPTR|member|__IO uint32_t METAPTR; /**< Hardware BCH ECC Loopback Metadata Buffer Register, offset: 0x50 */
DECL|MHPORCH|member|__IO uint32_t MHPORCH; /**< , offset: 0x28 */
DECL|MIBC|member|__IO uint32_t MIBC; /**< MIB Control Register, offset: 0x64 */
DECL|MIPIPHY_RCR|member|__IO uint32_t MIPIPHY_RCR; /**< MIPI PHY Reset Control Register, offset: 0x28 */
DECL|MIPI_AUXSW|member|__IO uint32_t MIPI_AUXSW; /**< GPC PGC Auxiliary Power Switch Control Register, offset: 0xC10 */
DECL|MIPI_CSI2_BASE_ADDRS|macro|MIPI_CSI2_BASE_ADDRS
DECL|MIPI_CSI2_BASE_PTRS|macro|MIPI_CSI2_BASE_PTRS
DECL|MIPI_CSI2_BASE_PTR|macro|MIPI_CSI2_BASE_PTR
DECL|MIPI_CSI2_BASE|macro|MIPI_CSI2_BASE
DECL|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_EN_MASK|macro|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_EN_MASK
DECL|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_EN_SHIFT|macro|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_EN_SHIFT
DECL|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_EN|macro|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_EN
DECL|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_TRAIL_MASK|macro|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_TRAIL_MASK
DECL|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_TRAIL_SHIFT|macro|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_TRAIL_SHIFT
DECL|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_TRAIL|macro|MIPI_CSI2_CSIS_CLK_CTRL_CLKGATE_TRAIL
DECL|MIPI_CSI2_CSIS_CLK_CTRL_REG|macro|MIPI_CSI2_CSIS_CLK_CTRL_REG
DECL|MIPI_CSI2_CSIS_CLK_CTRL_RSVD4_MASK|macro|MIPI_CSI2_CSIS_CLK_CTRL_RSVD4_MASK
DECL|MIPI_CSI2_CSIS_CLK_CTRL_RSVD4_SHIFT|macro|MIPI_CSI2_CSIS_CLK_CTRL_RSVD4_SHIFT
DECL|MIPI_CSI2_CSIS_CLK_CTRL_RSVD4|macro|MIPI_CSI2_CSIS_CLK_CTRL_RSVD4
DECL|MIPI_CSI2_CSIS_CLK_CTRL_WCLK_SRC_MASK|macro|MIPI_CSI2_CSIS_CLK_CTRL_WCLK_SRC_MASK
DECL|MIPI_CSI2_CSIS_CLK_CTRL_WCLK_SRC_SHIFT|macro|MIPI_CSI2_CSIS_CLK_CTRL_WCLK_SRC_SHIFT
DECL|MIPI_CSI2_CSIS_CLK_CTRL_WCLK_SRC|macro|MIPI_CSI2_CSIS_CLK_CTRL_WCLK_SRC
DECL|MIPI_CSI2_CSIS_CLK_CTRL|macro|MIPI_CSI2_CSIS_CLK_CTRL
DECL|MIPI_CSI2_CSIS_CMN_CTRL_CSI_EN_MASK|macro|MIPI_CSI2_CSIS_CMN_CTRL_CSI_EN_MASK
DECL|MIPI_CSI2_CSIS_CMN_CTRL_CSI_EN_SHIFT|macro|MIPI_CSI2_CSIS_CMN_CTRL_CSI_EN_SHIFT
DECL|MIPI_CSI2_CSIS_CMN_CTRL_INTERLEAVE_MODE_MASK|macro|MIPI_CSI2_CSIS_CMN_CTRL_INTERLEAVE_MODE_MASK
DECL|MIPI_CSI2_CSIS_CMN_CTRL_INTERLEAVE_MODE_SHIFT|macro|MIPI_CSI2_CSIS_CMN_CTRL_INTERLEAVE_MODE_SHIFT
DECL|MIPI_CSI2_CSIS_CMN_CTRL_INTERLEAVE_MODE|macro|MIPI_CSI2_CSIS_CMN_CTRL_INTERLEAVE_MODE
DECL|MIPI_CSI2_CSIS_CMN_CTRL_LANE_NUMBER_MASK|macro|MIPI_CSI2_CSIS_CMN_CTRL_LANE_NUMBER_MASK
DECL|MIPI_CSI2_CSIS_CMN_CTRL_LANE_NUMBER_SHIFT|macro|MIPI_CSI2_CSIS_CMN_CTRL_LANE_NUMBER_SHIFT
DECL|MIPI_CSI2_CSIS_CMN_CTRL_LANE_NUMBER|macro|MIPI_CSI2_CSIS_CMN_CTRL_LANE_NUMBER
DECL|MIPI_CSI2_CSIS_CMN_CTRL_REG|macro|MIPI_CSI2_CSIS_CMN_CTRL_REG
DECL|MIPI_CSI2_CSIS_CMN_CTRL_RSVD1_MASK|macro|MIPI_CSI2_CSIS_CMN_CTRL_RSVD1_MASK
DECL|MIPI_CSI2_CSIS_CMN_CTRL_RSVD1_SHIFT|macro|MIPI_CSI2_CSIS_CMN_CTRL_RSVD1_SHIFT
DECL|MIPI_CSI2_CSIS_CMN_CTRL_RSVD1|macro|MIPI_CSI2_CSIS_CMN_CTRL_RSVD1
DECL|MIPI_CSI2_CSIS_CMN_CTRL_RSVD2_MASK|macro|MIPI_CSI2_CSIS_CMN_CTRL_RSVD2_MASK
DECL|MIPI_CSI2_CSIS_CMN_CTRL_RSVD2_SHIFT|macro|MIPI_CSI2_CSIS_CMN_CTRL_RSVD2_SHIFT
DECL|MIPI_CSI2_CSIS_CMN_CTRL_RSVD2|macro|MIPI_CSI2_CSIS_CMN_CTRL_RSVD2
DECL|MIPI_CSI2_CSIS_CMN_CTRL_RSVD3_MASK|macro|MIPI_CSI2_CSIS_CMN_CTRL_RSVD3_MASK
DECL|MIPI_CSI2_CSIS_CMN_CTRL_RSVD3_SHIFT|macro|MIPI_CSI2_CSIS_CMN_CTRL_RSVD3_SHIFT
DECL|MIPI_CSI2_CSIS_CMN_CTRL_RSVD3|macro|MIPI_CSI2_CSIS_CMN_CTRL_RSVD3
DECL|MIPI_CSI2_CSIS_CMN_CTRL_SW_REST_MASK|macro|MIPI_CSI2_CSIS_CMN_CTRL_SW_REST_MASK
DECL|MIPI_CSI2_CSIS_CMN_CTRL_SW_REST_SHIFT|macro|MIPI_CSI2_CSIS_CMN_CTRL_SW_REST_SHIFT
DECL|MIPI_CSI2_CSIS_CMN_CTRL_UPDATE_SHADOW_CTRL_MASK|macro|MIPI_CSI2_CSIS_CMN_CTRL_UPDATE_SHADOW_CTRL_MASK
DECL|MIPI_CSI2_CSIS_CMN_CTRL_UPDATE_SHADOW_CTRL_SHIFT|macro|MIPI_CSI2_CSIS_CMN_CTRL_UPDATE_SHADOW_CTRL_SHIFT
DECL|MIPI_CSI2_CSIS_CMN_CTRL_UPDATE_SHADOW_MASK|macro|MIPI_CSI2_CSIS_CMN_CTRL_UPDATE_SHADOW_MASK
DECL|MIPI_CSI2_CSIS_CMN_CTRL_UPDATE_SHADOW_SHIFT|macro|MIPI_CSI2_CSIS_CMN_CTRL_UPDATE_SHADOW_SHIFT
DECL|MIPI_CSI2_CSIS_CMN_CTRL_UPDATE_SHADOW|macro|MIPI_CSI2_CSIS_CMN_CTRL_UPDATE_SHADOW
DECL|MIPI_CSI2_CSIS_CMN_CTRL|macro|MIPI_CSI2_CSIS_CMN_CTRL
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_CRC_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_CRC_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_CRC_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_CRC_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_ECC_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_ECC_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_ECC_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_ECC_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FE_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FE_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FE_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FE_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FE|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FE
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FS_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FS_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FS_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FS_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FS|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_LOST_FS
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_OVER_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_OVER_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_OVER_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_OVER_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_OVER|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_OVER
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_SOT_HS_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_SOT_HS_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_SOT_HS_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_SOT_HS_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_SOT_HS|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_SOT_HS
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_WRONG_CFG_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_WRONG_CFG_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_WRONG_CFG_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_WRONG_CFG_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_id_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_id_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_id_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ERR_id_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_EVENAFTER_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_EVENAFTER_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_EVENAFTER_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_EVENAFTER_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_EVENBEFORE_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_EVENBEFORE_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_EVENBEFORE_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_EVENBEFORE_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMEEND_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMEEND_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMEEND_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMEEND_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMEEND|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMEEND
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMESTART_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMESTART_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMESTART_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMESTART_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMESTART|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_FRAMESTART
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ODDAFTER_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ODDAFTER_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ODDAFTER_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ODDAFTER_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ODDBEFORE_MASK|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ODDBEFORE_MASK
DECL|MIPI_CSI2_CSIS_INT_MSK_MSK_ODDBEFORE_SHIFT|macro|MIPI_CSI2_CSIS_INT_MSK_MSK_ODDBEFORE_SHIFT
DECL|MIPI_CSI2_CSIS_INT_MSK_REG|macro|MIPI_CSI2_CSIS_INT_MSK_REG
DECL|MIPI_CSI2_CSIS_INT_MSK|macro|MIPI_CSI2_CSIS_INT_MSK
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_CRC_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_CRC_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_CRC_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_CRC_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_ECC_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_ECC_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_ECC_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_ECC_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_ID_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_ID_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_ID_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_ID_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FE_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FE_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FE_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FE_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FE|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FE
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FS_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FS_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FS_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FS_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FS|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_LOST_FS
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_OVER_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_OVER_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_OVER_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_OVER_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_OVER|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_OVER
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_SOT_HS_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_SOT_HS_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_SOT_HS_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_SOT_HS_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_SOT_HS|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_SOT_HS
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_WRONG_CFG_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_WRONG_CFG_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_ERR_WRONG_CFG_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_ERR_WRONG_CFG_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_EVENAFTER_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_EVENAFTER_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_EVENAFTER_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_EVENAFTER_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_EVENBEFORE_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_EVENBEFORE_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_EVENBEFORE_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_EVENBEFORE_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_FRAMEEND_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_FRAMEEND_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_FRAMEEND_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_FRAMEEND_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_FRAMEEND|macro|MIPI_CSI2_CSIS_INT_SRC_FRAMEEND
DECL|MIPI_CSI2_CSIS_INT_SRC_FRAMESTART_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_FRAMESTART_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_FRAMESTART_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_FRAMESTART_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_FRAMESTART|macro|MIPI_CSI2_CSIS_INT_SRC_FRAMESTART
DECL|MIPI_CSI2_CSIS_INT_SRC_ODDAFTER_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_ODDAFTER_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_ODDAFTER_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_ODDAFTER_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_ODDBEFORE_MASK|macro|MIPI_CSI2_CSIS_INT_SRC_ODDBEFORE_MASK
DECL|MIPI_CSI2_CSIS_INT_SRC_ODDBEFORE_SHIFT|macro|MIPI_CSI2_CSIS_INT_SRC_ODDBEFORE_SHIFT
DECL|MIPI_CSI2_CSIS_INT_SRC_REG|macro|MIPI_CSI2_CSIS_INT_SRC_REG
DECL|MIPI_CSI2_CSIS_INT_SRC|macro|MIPI_CSI2_CSIS_INT_SRC
DECL|MIPI_CSI2_DBG_CTRL_DBG_BLK_EXC_FRAME_MASK|macro|MIPI_CSI2_DBG_CTRL_DBG_BLK_EXC_FRAME_MASK
DECL|MIPI_CSI2_DBG_CTRL_DBG_BLK_EXC_FRAME_SHIFT|macro|MIPI_CSI2_DBG_CTRL_DBG_BLK_EXC_FRAME_SHIFT
DECL|MIPI_CSI2_DBG_CTRL_DBG_BLK_EXC_FRAME|macro|MIPI_CSI2_DBG_CTRL_DBG_BLK_EXC_FRAME
DECL|MIPI_CSI2_DBG_CTRL_DBG_CH_OUTPUT_MASK|macro|MIPI_CSI2_DBG_CTRL_DBG_CH_OUTPUT_MASK
DECL|MIPI_CSI2_DBG_CTRL_DBG_CH_OUTPUT_SHIFT|macro|MIPI_CSI2_DBG_CTRL_DBG_CH_OUTPUT_SHIFT
DECL|MIPI_CSI2_DBG_CTRL_DBG_CH_OUTPUT|macro|MIPI_CSI2_DBG_CTRL_DBG_CH_OUTPUT
DECL|MIPI_CSI2_DBG_CTRL_DBG_DONT_STOP_LAST_LINE_MASK|macro|MIPI_CSI2_DBG_CTRL_DBG_DONT_STOP_LAST_LINE_MASK
DECL|MIPI_CSI2_DBG_CTRL_DBG_DONT_STOP_LAST_LINE_SHIFT|macro|MIPI_CSI2_DBG_CTRL_DBG_DONT_STOP_LAST_LINE_SHIFT
DECL|MIPI_CSI2_DBG_CTRL_DBG_DONT_STOP_LAST_LINE|macro|MIPI_CSI2_DBG_CTRL_DBG_DONT_STOP_LAST_LINE
DECL|MIPI_CSI2_DBG_CTRL_DBG_FORCE_UPDATE_MASK|macro|MIPI_CSI2_DBG_CTRL_DBG_FORCE_UPDATE_MASK
DECL|MIPI_CSI2_DBG_CTRL_DBG_FORCE_UPDATE_SHIFT|macro|MIPI_CSI2_DBG_CTRL_DBG_FORCE_UPDATE_SHIFT
DECL|MIPI_CSI2_DBG_CTRL_DBG_FORCE_UPDATE|macro|MIPI_CSI2_DBG_CTRL_DBG_FORCE_UPDATE
DECL|MIPI_CSI2_DBG_CTRL_REG|macro|MIPI_CSI2_DBG_CTRL_REG
DECL|MIPI_CSI2_DBG_CTRL_RSVD12_MASK|macro|MIPI_CSI2_DBG_CTRL_RSVD12_MASK
DECL|MIPI_CSI2_DBG_CTRL_RSVD12_SHIFT|macro|MIPI_CSI2_DBG_CTRL_RSVD12_SHIFT
DECL|MIPI_CSI2_DBG_CTRL_RSVD12|macro|MIPI_CSI2_DBG_CTRL_RSVD12
DECL|MIPI_CSI2_DBG_CTRL|macro|MIPI_CSI2_DBG_CTRL
DECL|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_FALL_MASK|macro|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_FALL_MASK
DECL|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_FALL_SHIFT|macro|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_FALL_SHIFT
DECL|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_FALL|macro|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_FALL
DECL|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_RISE_MASK|macro|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_RISE_MASK
DECL|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_RISE_SHIFT|macro|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_RISE_SHIFT
DECL|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_RISE|macro|MIPI_CSI2_DBG_INTR_MSK_CAM_VSYNC_RISE
DECL|MIPI_CSI2_DBG_INTR_MSK_DT_IGNORE_MASK|macro|MIPI_CSI2_DBG_INTR_MSK_DT_IGNORE_MASK
DECL|MIPI_CSI2_DBG_INTR_MSK_DT_IGNORE_SHIFT|macro|MIPI_CSI2_DBG_INTR_MSK_DT_IGNORE_SHIFT
DECL|MIPI_CSI2_DBG_INTR_MSK_DT_NOT_SUPPORT_MASK|macro|MIPI_CSI2_DBG_INTR_MSK_DT_NOT_SUPPORT_MASK
DECL|MIPI_CSI2_DBG_INTR_MSK_DT_NOT_SUPPORT_SHIFT|macro|MIPI_CSI2_DBG_INTR_MSK_DT_NOT_SUPPORT_SHIFT
DECL|MIPI_CSI2_DBG_INTR_MSK_EARLY_FE_MASK|macro|MIPI_CSI2_DBG_INTR_MSK_EARLY_FE_MASK
DECL|MIPI_CSI2_DBG_INTR_MSK_EARLY_FE_SHIFT|macro|MIPI_CSI2_DBG_INTR_MSK_EARLY_FE_SHIFT
DECL|MIPI_CSI2_DBG_INTR_MSK_EARLY_FE|macro|MIPI_CSI2_DBG_INTR_MSK_EARLY_FE
DECL|MIPI_CSI2_DBG_INTR_MSK_EARLY_FS_MASK|macro|MIPI_CSI2_DBG_INTR_MSK_EARLY_FS_MASK
DECL|MIPI_CSI2_DBG_INTR_MSK_EARLY_FS_SHIFT|macro|MIPI_CSI2_DBG_INTR_MSK_EARLY_FS_SHIFT
DECL|MIPI_CSI2_DBG_INTR_MSK_EARLY_FS|macro|MIPI_CSI2_DBG_INTR_MSK_EARLY_FS
DECL|MIPI_CSI2_DBG_INTR_MSK_ERR_FRAME_SIZE_MASK|macro|MIPI_CSI2_DBG_INTR_MSK_ERR_FRAME_SIZE_MASK
DECL|MIPI_CSI2_DBG_INTR_MSK_ERR_FRAME_SIZE_SHIFT|macro|MIPI_CSI2_DBG_INTR_MSK_ERR_FRAME_SIZE_SHIFT
DECL|MIPI_CSI2_DBG_INTR_MSK_ERR_FRAME_SIZE|macro|MIPI_CSI2_DBG_INTR_MSK_ERR_FRAME_SIZE
DECL|MIPI_CSI2_DBG_INTR_MSK_REG|macro|MIPI_CSI2_DBG_INTR_MSK_REG
DECL|MIPI_CSI2_DBG_INTR_MSK_RSVD13_MASK|macro|MIPI_CSI2_DBG_INTR_MSK_RSVD13_MASK
DECL|MIPI_CSI2_DBG_INTR_MSK_RSVD13_SHIFT|macro|MIPI_CSI2_DBG_INTR_MSK_RSVD13_SHIFT
DECL|MIPI_CSI2_DBG_INTR_MSK_RSVD13|macro|MIPI_CSI2_DBG_INTR_MSK_RSVD13
DECL|MIPI_CSI2_DBG_INTR_MSK_TRUNCATED_FRAME_MASK|macro|MIPI_CSI2_DBG_INTR_MSK_TRUNCATED_FRAME_MASK
DECL|MIPI_CSI2_DBG_INTR_MSK_TRUNCATED_FRAME_SHIFT|macro|MIPI_CSI2_DBG_INTR_MSK_TRUNCATED_FRAME_SHIFT
DECL|MIPI_CSI2_DBG_INTR_MSK_TRUNCATED_FRAME|macro|MIPI_CSI2_DBG_INTR_MSK_TRUNCATED_FRAME
DECL|MIPI_CSI2_DBG_INTR_MSK|macro|MIPI_CSI2_DBG_INTR_MSK
DECL|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_FALL_MASK|macro|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_FALL_MASK
DECL|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_FALL_SHIFT|macro|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_FALL_SHIFT
DECL|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_FALL|macro|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_FALL
DECL|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_RISE_MASK|macro|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_RISE_MASK
DECL|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_RISE_SHIFT|macro|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_RISE_SHIFT
DECL|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_RISE|macro|MIPI_CSI2_DBG_INTR_SRC_CAM_VSYNC_RISE
DECL|MIPI_CSI2_DBG_INTR_SRC_DT_IGNORE_MASK|macro|MIPI_CSI2_DBG_INTR_SRC_DT_IGNORE_MASK
DECL|MIPI_CSI2_DBG_INTR_SRC_DT_IGNORE_SHIFT|macro|MIPI_CSI2_DBG_INTR_SRC_DT_IGNORE_SHIFT
DECL|MIPI_CSI2_DBG_INTR_SRC_DT_NOT_SUPPURT_MASK|macro|MIPI_CSI2_DBG_INTR_SRC_DT_NOT_SUPPURT_MASK
DECL|MIPI_CSI2_DBG_INTR_SRC_DT_NOT_SUPPURT_SHIFT|macro|MIPI_CSI2_DBG_INTR_SRC_DT_NOT_SUPPURT_SHIFT
DECL|MIPI_CSI2_DBG_INTR_SRC_EARLY_FE_MASK|macro|MIPI_CSI2_DBG_INTR_SRC_EARLY_FE_MASK
DECL|MIPI_CSI2_DBG_INTR_SRC_EARLY_FE_SHIFT|macro|MIPI_CSI2_DBG_INTR_SRC_EARLY_FE_SHIFT
DECL|MIPI_CSI2_DBG_INTR_SRC_EARLY_FE|macro|MIPI_CSI2_DBG_INTR_SRC_EARLY_FE
DECL|MIPI_CSI2_DBG_INTR_SRC_EARLY_FS_MASK|macro|MIPI_CSI2_DBG_INTR_SRC_EARLY_FS_MASK
DECL|MIPI_CSI2_DBG_INTR_SRC_EARLY_FS_SHIFT|macro|MIPI_CSI2_DBG_INTR_SRC_EARLY_FS_SHIFT
DECL|MIPI_CSI2_DBG_INTR_SRC_EARLY_FS|macro|MIPI_CSI2_DBG_INTR_SRC_EARLY_FS
DECL|MIPI_CSI2_DBG_INTR_SRC_ERR_FRAME_SIZE_MASK|macro|MIPI_CSI2_DBG_INTR_SRC_ERR_FRAME_SIZE_MASK
DECL|MIPI_CSI2_DBG_INTR_SRC_ERR_FRAME_SIZE_SHIFT|macro|MIPI_CSI2_DBG_INTR_SRC_ERR_FRAME_SIZE_SHIFT
DECL|MIPI_CSI2_DBG_INTR_SRC_ERR_FRAME_SIZE|macro|MIPI_CSI2_DBG_INTR_SRC_ERR_FRAME_SIZE
DECL|MIPI_CSI2_DBG_INTR_SRC_REG|macro|MIPI_CSI2_DBG_INTR_SRC_REG
DECL|MIPI_CSI2_DBG_INTR_SRC_RSVD14_MASK|macro|MIPI_CSI2_DBG_INTR_SRC_RSVD14_MASK
DECL|MIPI_CSI2_DBG_INTR_SRC_RSVD14_SHIFT|macro|MIPI_CSI2_DBG_INTR_SRC_RSVD14_SHIFT
DECL|MIPI_CSI2_DBG_INTR_SRC_RSVD14|macro|MIPI_CSI2_DBG_INTR_SRC_RSVD14
DECL|MIPI_CSI2_DBG_INTR_SRC_TRUNCATED_FRAME_MASK|macro|MIPI_CSI2_DBG_INTR_SRC_TRUNCATED_FRAME_MASK
DECL|MIPI_CSI2_DBG_INTR_SRC_TRUNCATED_FRAME_SHIFT|macro|MIPI_CSI2_DBG_INTR_SRC_TRUNCATED_FRAME_SHIFT
DECL|MIPI_CSI2_DBG_INTR_SRC_TRUNCATED_FRAME|macro|MIPI_CSI2_DBG_INTR_SRC_TRUNCATED_FRAME
DECL|MIPI_CSI2_DBG_INTR_SRC|macro|MIPI_CSI2_DBG_INTR_SRC
DECL|MIPI_CSI2_DPHY_BCTRL_H_B_DPHYCTRL_MASK|macro|MIPI_CSI2_DPHY_BCTRL_H_B_DPHYCTRL_MASK
DECL|MIPI_CSI2_DPHY_BCTRL_H_B_DPHYCTRL_SHIFT|macro|MIPI_CSI2_DPHY_BCTRL_H_B_DPHYCTRL_SHIFT
DECL|MIPI_CSI2_DPHY_BCTRL_H_B_DPHYCTRL|macro|MIPI_CSI2_DPHY_BCTRL_H_B_DPHYCTRL
DECL|MIPI_CSI2_DPHY_BCTRL_H_REG|macro|MIPI_CSI2_DPHY_BCTRL_H_REG
DECL|MIPI_CSI2_DPHY_BCTRL_H|macro|MIPI_CSI2_DPHY_BCTRL_H
DECL|MIPI_CSI2_DPHY_BCTRL_L_B_DPHYCTRL_MASK|macro|MIPI_CSI2_DPHY_BCTRL_L_B_DPHYCTRL_MASK
DECL|MIPI_CSI2_DPHY_BCTRL_L_B_DPHYCTRL_SHIFT|macro|MIPI_CSI2_DPHY_BCTRL_L_B_DPHYCTRL_SHIFT
DECL|MIPI_CSI2_DPHY_BCTRL_L_B_DPHYCTRL|macro|MIPI_CSI2_DPHY_BCTRL_L_B_DPHYCTRL
DECL|MIPI_CSI2_DPHY_BCTRL_L_REG|macro|MIPI_CSI2_DPHY_BCTRL_L_REG
DECL|MIPI_CSI2_DPHY_BCTRL_L|macro|MIPI_CSI2_DPHY_BCTRL_L
DECL|MIPI_CSI2_DPHY_CMN_CTRL_ENABLE_CLK_MASK|macro|MIPI_CSI2_DPHY_CMN_CTRL_ENABLE_CLK_MASK
DECL|MIPI_CSI2_DPHY_CMN_CTRL_ENABLE_CLK_SHIFT|macro|MIPI_CSI2_DPHY_CMN_CTRL_ENABLE_CLK_SHIFT
DECL|MIPI_CSI2_DPHY_CMN_CTRL_ENABLE_DAT_MASK|macro|MIPI_CSI2_DPHY_CMN_CTRL_ENABLE_DAT_MASK
DECL|MIPI_CSI2_DPHY_CMN_CTRL_ENABLE_DAT_SHIFT|macro|MIPI_CSI2_DPHY_CMN_CTRL_ENABLE_DAT_SHIFT
DECL|MIPI_CSI2_DPHY_CMN_CTRL_ENABLE_DAT|macro|MIPI_CSI2_DPHY_CMN_CTRL_ENABLE_DAT
DECL|MIPI_CSI2_DPHY_CMN_CTRL_HSSETTLE_MASK|macro|MIPI_CSI2_DPHY_CMN_CTRL_HSSETTLE_MASK
DECL|MIPI_CSI2_DPHY_CMN_CTRL_HSSETTLE_SHIFT|macro|MIPI_CSI2_DPHY_CMN_CTRL_HSSETTLE_SHIFT
DECL|MIPI_CSI2_DPHY_CMN_CTRL_HSSETTLE|macro|MIPI_CSI2_DPHY_CMN_CTRL_HSSETTLE
DECL|MIPI_CSI2_DPHY_CMN_CTRL_REG|macro|MIPI_CSI2_DPHY_CMN_CTRL_REG
DECL|MIPI_CSI2_DPHY_CMN_CTRL_RSVD7_MASK|macro|MIPI_CSI2_DPHY_CMN_CTRL_RSVD7_MASK
DECL|MIPI_CSI2_DPHY_CMN_CTRL_RSVD7_SHIFT|macro|MIPI_CSI2_DPHY_CMN_CTRL_RSVD7_SHIFT
DECL|MIPI_CSI2_DPHY_CMN_CTRL_RSVD7|macro|MIPI_CSI2_DPHY_CMN_CTRL_RSVD7
DECL|MIPI_CSI2_DPHY_CMN_CTRL_S_CLKSETTLECTL_MASK|macro|MIPI_CSI2_DPHY_CMN_CTRL_S_CLKSETTLECTL_MASK
DECL|MIPI_CSI2_DPHY_CMN_CTRL_S_CLKSETTLECTL_SHIFT|macro|MIPI_CSI2_DPHY_CMN_CTRL_S_CLKSETTLECTL_SHIFT
DECL|MIPI_CSI2_DPHY_CMN_CTRL_S_CLKSETTLECTL|macro|MIPI_CSI2_DPHY_CMN_CTRL_S_CLKSETTLECTL
DECL|MIPI_CSI2_DPHY_CMN_CTRL_S_DPDN_SWAP_CLK_MASK|macro|MIPI_CSI2_DPHY_CMN_CTRL_S_DPDN_SWAP_CLK_MASK
DECL|MIPI_CSI2_DPHY_CMN_CTRL_S_DPDN_SWAP_CLK_SHIFT|macro|MIPI_CSI2_DPHY_CMN_CTRL_S_DPDN_SWAP_CLK_SHIFT
DECL|MIPI_CSI2_DPHY_CMN_CTRL_S_DPDN_SWAP_DAT_MASK|macro|MIPI_CSI2_DPHY_CMN_CTRL_S_DPDN_SWAP_DAT_MASK
DECL|MIPI_CSI2_DPHY_CMN_CTRL_S_DPDN_SWAP_DAT_SHIFT|macro|MIPI_CSI2_DPHY_CMN_CTRL_S_DPDN_SWAP_DAT_SHIFT
DECL|MIPI_CSI2_DPHY_CMN_CTRL|macro|MIPI_CSI2_DPHY_CMN_CTRL
DECL|MIPI_CSI2_DPHY_SCTRL_H_REG|macro|MIPI_CSI2_DPHY_SCTRL_H_REG
DECL|MIPI_CSI2_DPHY_SCTRL_H_S_DPHYCTRL_MASK|macro|MIPI_CSI2_DPHY_SCTRL_H_S_DPHYCTRL_MASK
DECL|MIPI_CSI2_DPHY_SCTRL_H_S_DPHYCTRL_SHIFT|macro|MIPI_CSI2_DPHY_SCTRL_H_S_DPHYCTRL_SHIFT
DECL|MIPI_CSI2_DPHY_SCTRL_H_S_DPHYCTRL|macro|MIPI_CSI2_DPHY_SCTRL_H_S_DPHYCTRL
DECL|MIPI_CSI2_DPHY_SCTRL_H|macro|MIPI_CSI2_DPHY_SCTRL_H
DECL|MIPI_CSI2_DPHY_SCTRL_L_REG|macro|MIPI_CSI2_DPHY_SCTRL_L_REG
DECL|MIPI_CSI2_DPHY_SCTRL_L_S_DPHYCTRL_MASK|macro|MIPI_CSI2_DPHY_SCTRL_L_S_DPHYCTRL_MASK
DECL|MIPI_CSI2_DPHY_SCTRL_L_S_DPHYCTRL_SHIFT|macro|MIPI_CSI2_DPHY_SCTRL_L_S_DPHYCTRL_SHIFT
DECL|MIPI_CSI2_DPHY_SCTRL_L_S_DPHYCTRL|macro|MIPI_CSI2_DPHY_SCTRL_L_S_DPHYCTRL
DECL|MIPI_CSI2_DPHY_SCTRL_L|macro|MIPI_CSI2_DPHY_SCTRL_L
DECL|MIPI_CSI2_DPHY_STATUS_REG|macro|MIPI_CSI2_DPHY_STATUS_REG
DECL|MIPI_CSI2_DPHY_STATUS_RSVD5_MASK|macro|MIPI_CSI2_DPHY_STATUS_RSVD5_MASK
DECL|MIPI_CSI2_DPHY_STATUS_RSVD5_SHIFT|macro|MIPI_CSI2_DPHY_STATUS_RSVD5_SHIFT
DECL|MIPI_CSI2_DPHY_STATUS_RSVD5|macro|MIPI_CSI2_DPHY_STATUS_RSVD5
DECL|MIPI_CSI2_DPHY_STATUS_RSVD6_MASK|macro|MIPI_CSI2_DPHY_STATUS_RSVD6_MASK
DECL|MIPI_CSI2_DPHY_STATUS_RSVD6_SHIFT|macro|MIPI_CSI2_DPHY_STATUS_RSVD6_SHIFT
DECL|MIPI_CSI2_DPHY_STATUS_RSVD6|macro|MIPI_CSI2_DPHY_STATUS_RSVD6
DECL|MIPI_CSI2_DPHY_STATUS_STOPSTATECLK_MASK|macro|MIPI_CSI2_DPHY_STATUS_STOPSTATECLK_MASK
DECL|MIPI_CSI2_DPHY_STATUS_STOPSTATECLK_SHIFT|macro|MIPI_CSI2_DPHY_STATUS_STOPSTATECLK_SHIFT
DECL|MIPI_CSI2_DPHY_STATUS_STOPSTATEDAT_MASK|macro|MIPI_CSI2_DPHY_STATUS_STOPSTATEDAT_MASK
DECL|MIPI_CSI2_DPHY_STATUS_STOPSTATEDAT_SHIFT|macro|MIPI_CSI2_DPHY_STATUS_STOPSTATEDAT_SHIFT
DECL|MIPI_CSI2_DPHY_STATUS_STOPSTATEDAT|macro|MIPI_CSI2_DPHY_STATUS_STOPSTATEDAT
DECL|MIPI_CSI2_DPHY_STATUS_ULPSCLK_MASK|macro|MIPI_CSI2_DPHY_STATUS_ULPSCLK_MASK
DECL|MIPI_CSI2_DPHY_STATUS_ULPSCLK_SHIFT|macro|MIPI_CSI2_DPHY_STATUS_ULPSCLK_SHIFT
DECL|MIPI_CSI2_DPHY_STATUS_ULPSDAT_MASK|macro|MIPI_CSI2_DPHY_STATUS_ULPSDAT_MASK
DECL|MIPI_CSI2_DPHY_STATUS_ULPSDAT_SHIFT|macro|MIPI_CSI2_DPHY_STATUS_ULPSDAT_SHIFT
DECL|MIPI_CSI2_DPHY_STATUS_ULPSDAT|macro|MIPI_CSI2_DPHY_STATUS_ULPSDAT
DECL|MIPI_CSI2_DPHY_STATUS|macro|MIPI_CSI2_DPHY_STATUS
DECL|MIPI_CSI2_ISP_CONFIG_CH0_DATAFORMAT_MASK|macro|MIPI_CSI2_ISP_CONFIG_CH0_DATAFORMAT_MASK
DECL|MIPI_CSI2_ISP_CONFIG_CH0_DATAFORMAT_SHIFT|macro|MIPI_CSI2_ISP_CONFIG_CH0_DATAFORMAT_SHIFT
DECL|MIPI_CSI2_ISP_CONFIG_CH0_DATAFORMAT|macro|MIPI_CSI2_ISP_CONFIG_CH0_DATAFORMAT
DECL|MIPI_CSI2_ISP_CONFIG_CH0_DECOMP_EN_MASK|macro|MIPI_CSI2_ISP_CONFIG_CH0_DECOMP_EN_MASK
DECL|MIPI_CSI2_ISP_CONFIG_CH0_DECOMP_EN_SHIFT|macro|MIPI_CSI2_ISP_CONFIG_CH0_DECOMP_EN_SHIFT
DECL|MIPI_CSI2_ISP_CONFIG_CH0_DECOMP_PREDICT_MASK|macro|MIPI_CSI2_ISP_CONFIG_CH0_DECOMP_PREDICT_MASK
DECL|MIPI_CSI2_ISP_CONFIG_CH0_DECOMP_PREDICT_SHIFT|macro|MIPI_CSI2_ISP_CONFIG_CH0_DECOMP_PREDICT_SHIFT
DECL|MIPI_CSI2_ISP_CONFIG_CH0_DOUBLE_CMPNT_MASK|macro|MIPI_CSI2_ISP_CONFIG_CH0_DOUBLE_CMPNT_MASK
DECL|MIPI_CSI2_ISP_CONFIG_CH0_DOUBLE_CMPNT_SHIFT|macro|MIPI_CSI2_ISP_CONFIG_CH0_DOUBLE_CMPNT_SHIFT
DECL|MIPI_CSI2_ISP_CONFIG_CH0_MEM_FULL_GAP_MASK|macro|MIPI_CSI2_ISP_CONFIG_CH0_MEM_FULL_GAP_MASK
DECL|MIPI_CSI2_ISP_CONFIG_CH0_MEM_FULL_GAP_SHIFT|macro|MIPI_CSI2_ISP_CONFIG_CH0_MEM_FULL_GAP_SHIFT
DECL|MIPI_CSI2_ISP_CONFIG_CH0_MEM_FULL_GAP|macro|MIPI_CSI2_ISP_CONFIG_CH0_MEM_FULL_GAP
DECL|MIPI_CSI2_ISP_CONFIG_CH0_PARALLEL_MASK|macro|MIPI_CSI2_ISP_CONFIG_CH0_PARALLEL_MASK
DECL|MIPI_CSI2_ISP_CONFIG_CH0_PARALLEL_SHIFT|macro|MIPI_CSI2_ISP_CONFIG_CH0_PARALLEL_SHIFT
DECL|MIPI_CSI2_ISP_CONFIG_CH0_REG|macro|MIPI_CSI2_ISP_CONFIG_CH0_REG
DECL|MIPI_CSI2_ISP_CONFIG_CH0_RGB_SWAP_MASK|macro|MIPI_CSI2_ISP_CONFIG_CH0_RGB_SWAP_MASK
DECL|MIPI_CSI2_ISP_CONFIG_CH0_RGB_SWAP_SHIFT|macro|MIPI_CSI2_ISP_CONFIG_CH0_RGB_SWAP_SHIFT
DECL|MIPI_CSI2_ISP_CONFIG_CH0_RSVD8_MASK|macro|MIPI_CSI2_ISP_CONFIG_CH0_RSVD8_MASK
DECL|MIPI_CSI2_ISP_CONFIG_CH0_RSVD8_SHIFT|macro|MIPI_CSI2_ISP_CONFIG_CH0_RSVD8_SHIFT
DECL|MIPI_CSI2_ISP_CONFIG_CH0_RSVD8|macro|MIPI_CSI2_ISP_CONFIG_CH0_RSVD8
DECL|MIPI_CSI2_ISP_CONFIG_CH0_VIRTUAL_CHANNEL_MASK|macro|MIPI_CSI2_ISP_CONFIG_CH0_VIRTUAL_CHANNEL_MASK
DECL|MIPI_CSI2_ISP_CONFIG_CH0_VIRTUAL_CHANNEL_SHIFT|macro|MIPI_CSI2_ISP_CONFIG_CH0_VIRTUAL_CHANNEL_SHIFT
DECL|MIPI_CSI2_ISP_CONFIG_CH0_VIRTUAL_CHANNEL|macro|MIPI_CSI2_ISP_CONFIG_CH0_VIRTUAL_CHANNEL
DECL|MIPI_CSI2_ISP_CONFIG_CH0|macro|MIPI_CSI2_ISP_CONFIG_CH0
DECL|MIPI_CSI2_ISP_RESOL_CH0_HRESOL_MASK|macro|MIPI_CSI2_ISP_RESOL_CH0_HRESOL_MASK
DECL|MIPI_CSI2_ISP_RESOL_CH0_HRESOL_SHIFT|macro|MIPI_CSI2_ISP_RESOL_CH0_HRESOL_SHIFT
DECL|MIPI_CSI2_ISP_RESOL_CH0_HRESOL|macro|MIPI_CSI2_ISP_RESOL_CH0_HRESOL
DECL|MIPI_CSI2_ISP_RESOL_CH0_REG|macro|MIPI_CSI2_ISP_RESOL_CH0_REG
DECL|MIPI_CSI2_ISP_RESOL_CH0_VRESOL_MASK|macro|MIPI_CSI2_ISP_RESOL_CH0_VRESOL_MASK
DECL|MIPI_CSI2_ISP_RESOL_CH0_VRESOL_SHIFT|macro|MIPI_CSI2_ISP_RESOL_CH0_VRESOL_SHIFT
DECL|MIPI_CSI2_ISP_RESOL_CH0_VRESOL|macro|MIPI_CSI2_ISP_RESOL_CH0_VRESOL
DECL|MIPI_CSI2_ISP_RESOL_CH0|macro|MIPI_CSI2_ISP_RESOL_CH0
DECL|MIPI_CSI2_ISP_SYNC_CH0_HSYNC_LINTV_MASK|macro|MIPI_CSI2_ISP_SYNC_CH0_HSYNC_LINTV_MASK
DECL|MIPI_CSI2_ISP_SYNC_CH0_HSYNC_LINTV_SHIFT|macro|MIPI_CSI2_ISP_SYNC_CH0_HSYNC_LINTV_SHIFT
DECL|MIPI_CSI2_ISP_SYNC_CH0_HSYNC_LINTV|macro|MIPI_CSI2_ISP_SYNC_CH0_HSYNC_LINTV
DECL|MIPI_CSI2_ISP_SYNC_CH0_REG|macro|MIPI_CSI2_ISP_SYNC_CH0_REG
DECL|MIPI_CSI2_ISP_SYNC_CH0_RSVD9_MASK|macro|MIPI_CSI2_ISP_SYNC_CH0_RSVD9_MASK
DECL|MIPI_CSI2_ISP_SYNC_CH0_RSVD9_SHIFT|macro|MIPI_CSI2_ISP_SYNC_CH0_RSVD9_SHIFT
DECL|MIPI_CSI2_ISP_SYNC_CH0_RSVD9|macro|MIPI_CSI2_ISP_SYNC_CH0_RSVD9
DECL|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_EINTV_MASK|macro|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_EINTV_MASK
DECL|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_EINTV_SHIFT|macro|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_EINTV_SHIFT
DECL|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_EINTV|macro|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_EINTV
DECL|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_SINTV_MASK|macro|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_SINTV_MASK
DECL|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_SINTV_SHIFT|macro|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_SINTV_SHIFT
DECL|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_SINTV|macro|MIPI_CSI2_ISP_SYNC_CH0_VSYNC_SINTV
DECL|MIPI_CSI2_ISP_SYNC_CH0|macro|MIPI_CSI2_ISP_SYNC_CH0
DECL|MIPI_CSI2_MemMapPtr|typedef|} MIPI_CSI2_Type, *MIPI_CSI2_MemMapPtr;
DECL|MIPI_CSI2_NON_IMG_DATA_NONIMGDATA_MASK|macro|MIPI_CSI2_NON_IMG_DATA_NONIMGDATA_MASK
DECL|MIPI_CSI2_NON_IMG_DATA_NONIMGDATA_SHIFT|macro|MIPI_CSI2_NON_IMG_DATA_NONIMGDATA_SHIFT
DECL|MIPI_CSI2_NON_IMG_DATA_NONIMGDATA|macro|MIPI_CSI2_NON_IMG_DATA_NONIMGDATA
DECL|MIPI_CSI2_NON_IMG_DATA_REG|macro|MIPI_CSI2_NON_IMG_DATA_REG
DECL|MIPI_CSI2_NON_IMG_DATA|macro|MIPI_CSI2_NON_IMG_DATA
DECL|MIPI_CSI2_SDW_CONFIG_CH0_DECOMP_EN_SDW_MASK|macro|MIPI_CSI2_SDW_CONFIG_CH0_DECOMP_EN_SDW_MASK
DECL|MIPI_CSI2_SDW_CONFIG_CH0_DECOMP_EN_SDW_SHIFT|macro|MIPI_CSI2_SDW_CONFIG_CH0_DECOMP_EN_SDW_SHIFT
DECL|MIPI_CSI2_SDW_CONFIG_CH0_DECOMP_PREDICT_SDW_MASK|macro|MIPI_CSI2_SDW_CONFIG_CH0_DECOMP_PREDICT_SDW_MASK
DECL|MIPI_CSI2_SDW_CONFIG_CH0_DECOMP_PREDICT_SDW_SHIFT|macro|MIPI_CSI2_SDW_CONFIG_CH0_DECOMP_PREDICT_SDW_SHIFT
DECL|MIPI_CSI2_SDW_CONFIG_CH0_DOUBLE_CMPNT_SDW_MASK|macro|MIPI_CSI2_SDW_CONFIG_CH0_DOUBLE_CMPNT_SDW_MASK
DECL|MIPI_CSI2_SDW_CONFIG_CH0_DOUBLE_CMPNT_SDW_SHIFT|macro|MIPI_CSI2_SDW_CONFIG_CH0_DOUBLE_CMPNT_SDW_SHIFT
DECL|MIPI_CSI2_SDW_CONFIG_CH0_DataFormat_MASK|macro|MIPI_CSI2_SDW_CONFIG_CH0_DataFormat_MASK
DECL|MIPI_CSI2_SDW_CONFIG_CH0_DataFormat_SHIFT|macro|MIPI_CSI2_SDW_CONFIG_CH0_DataFormat_SHIFT
DECL|MIPI_CSI2_SDW_CONFIG_CH0_DataFormat|macro|MIPI_CSI2_SDW_CONFIG_CH0_DataFormat
DECL|MIPI_CSI2_SDW_CONFIG_CH0_NAMEMEM_FULL_GAP_SDW_MASK|macro|MIPI_CSI2_SDW_CONFIG_CH0_NAMEMEM_FULL_GAP_SDW_MASK
DECL|MIPI_CSI2_SDW_CONFIG_CH0_NAMEMEM_FULL_GAP_SDW_SHIFT|macro|MIPI_CSI2_SDW_CONFIG_CH0_NAMEMEM_FULL_GAP_SDW_SHIFT
DECL|MIPI_CSI2_SDW_CONFIG_CH0_NAMEMEM_FULL_GAP_SDW|macro|MIPI_CSI2_SDW_CONFIG_CH0_NAMEMEM_FULL_GAP_SDW
DECL|MIPI_CSI2_SDW_CONFIG_CH0_PARALLEL_SDW_MASK|macro|MIPI_CSI2_SDW_CONFIG_CH0_PARALLEL_SDW_MASK
DECL|MIPI_CSI2_SDW_CONFIG_CH0_PARALLEL_SDW_SHIFT|macro|MIPI_CSI2_SDW_CONFIG_CH0_PARALLEL_SDW_SHIFT
DECL|MIPI_CSI2_SDW_CONFIG_CH0_REG|macro|MIPI_CSI2_SDW_CONFIG_CH0_REG
DECL|MIPI_CSI2_SDW_CONFIG_CH0_RGB_SWAP_SDW_MASK|macro|MIPI_CSI2_SDW_CONFIG_CH0_RGB_SWAP_SDW_MASK
DECL|MIPI_CSI2_SDW_CONFIG_CH0_RGB_SWAP_SDW_SHIFT|macro|MIPI_CSI2_SDW_CONFIG_CH0_RGB_SWAP_SDW_SHIFT
DECL|MIPI_CSI2_SDW_CONFIG_CH0_RSVD10_MASK|macro|MIPI_CSI2_SDW_CONFIG_CH0_RSVD10_MASK
DECL|MIPI_CSI2_SDW_CONFIG_CH0_RSVD10_SHIFT|macro|MIPI_CSI2_SDW_CONFIG_CH0_RSVD10_SHIFT
DECL|MIPI_CSI2_SDW_CONFIG_CH0_RSVD10|macro|MIPI_CSI2_SDW_CONFIG_CH0_RSVD10
DECL|MIPI_CSI2_SDW_CONFIG_CH0_VIRTUAL_CHANNEL_MASK|macro|MIPI_CSI2_SDW_CONFIG_CH0_VIRTUAL_CHANNEL_MASK
DECL|MIPI_CSI2_SDW_CONFIG_CH0_VIRTUAL_CHANNEL_SHIFT|macro|MIPI_CSI2_SDW_CONFIG_CH0_VIRTUAL_CHANNEL_SHIFT
DECL|MIPI_CSI2_SDW_CONFIG_CH0_VIRTUAL_CHANNEL|macro|MIPI_CSI2_SDW_CONFIG_CH0_VIRTUAL_CHANNEL
DECL|MIPI_CSI2_SDW_CONFIG_CH0|macro|MIPI_CSI2_SDW_CONFIG_CH0
DECL|MIPI_CSI2_SDW_RESOL_CH0_HRESOL_SDW_MASK|macro|MIPI_CSI2_SDW_RESOL_CH0_HRESOL_SDW_MASK
DECL|MIPI_CSI2_SDW_RESOL_CH0_HRESOL_SDW_SHIFT|macro|MIPI_CSI2_SDW_RESOL_CH0_HRESOL_SDW_SHIFT
DECL|MIPI_CSI2_SDW_RESOL_CH0_HRESOL_SDW|macro|MIPI_CSI2_SDW_RESOL_CH0_HRESOL_SDW
DECL|MIPI_CSI2_SDW_RESOL_CH0_REG|macro|MIPI_CSI2_SDW_RESOL_CH0_REG
DECL|MIPI_CSI2_SDW_RESOL_CH0_VRESOL_SDW_MASK|macro|MIPI_CSI2_SDW_RESOL_CH0_VRESOL_SDW_MASK
DECL|MIPI_CSI2_SDW_RESOL_CH0_VRESOL_SDW_SHIFT|macro|MIPI_CSI2_SDW_RESOL_CH0_VRESOL_SDW_SHIFT
DECL|MIPI_CSI2_SDW_RESOL_CH0_VRESOL_SDW|macro|MIPI_CSI2_SDW_RESOL_CH0_VRESOL_SDW
DECL|MIPI_CSI2_SDW_RESOL_CH0|macro|MIPI_CSI2_SDW_RESOL_CH0
DECL|MIPI_CSI2_SDW_SYNC_CH0_HSYNC_LINTV_SDW_MASK|macro|MIPI_CSI2_SDW_SYNC_CH0_HSYNC_LINTV_SDW_MASK
DECL|MIPI_CSI2_SDW_SYNC_CH0_HSYNC_LINTV_SDW_SHIFT|macro|MIPI_CSI2_SDW_SYNC_CH0_HSYNC_LINTV_SDW_SHIFT
DECL|MIPI_CSI2_SDW_SYNC_CH0_HSYNC_LINTV_SDW|macro|MIPI_CSI2_SDW_SYNC_CH0_HSYNC_LINTV_SDW
DECL|MIPI_CSI2_SDW_SYNC_CH0_REG|macro|MIPI_CSI2_SDW_SYNC_CH0_REG
DECL|MIPI_CSI2_SDW_SYNC_CH0_RSVD11_MASK|macro|MIPI_CSI2_SDW_SYNC_CH0_RSVD11_MASK
DECL|MIPI_CSI2_SDW_SYNC_CH0_RSVD11_SHIFT|macro|MIPI_CSI2_SDW_SYNC_CH0_RSVD11_SHIFT
DECL|MIPI_CSI2_SDW_SYNC_CH0_RSVD11|macro|MIPI_CSI2_SDW_SYNC_CH0_RSVD11
DECL|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_EINTV_SDW_MASK|macro|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_EINTV_SDW_MASK
DECL|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_EINTV_SDW_SHIFT|macro|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_EINTV_SDW_SHIFT
DECL|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_EINTV_SDW|macro|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_EINTV_SDW
DECL|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_SINTV_SDW_MASK|macro|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_SINTV_SDW_MASK
DECL|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_SINTV_SDW_SHIFT|macro|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_SINTV_SDW_SHIFT
DECL|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_SINTV_SDW|macro|MIPI_CSI2_SDW_SYNC_CH0_VSYNC_SINTV_SDW
DECL|MIPI_CSI2_SDW_SYNC_CH0|macro|MIPI_CSI2_SDW_SYNC_CH0
DECL|MIPI_CSI2_Type|typedef|} MIPI_CSI2_Type, *MIPI_CSI2_MemMapPtr;
DECL|MIPI_CSI2|macro|MIPI_CSI2
DECL|MIPI_CSI_IRQn|enumerator|MIPI_CSI_IRQn = 25, /**< MIPI CSI interrupt */
DECL|MIPI_CTRL|member|__IO uint32_t MIPI_CTRL; /**< GPC PGC Control Register, offset: 0xC00 */
DECL|MIPI_DSI_BASE_ADDRS|macro|MIPI_DSI_BASE_ADDRS
DECL|MIPI_DSI_BASE_PTRS|macro|MIPI_DSI_BASE_PTRS
DECL|MIPI_DSI_BASE_PTR|macro|MIPI_DSI_BASE_PTR
DECL|MIPI_DSI_BASE|macro|MIPI_DSI_BASE
DECL|MIPI_DSI_CLKCTRL_BYTECLKSRC_MASK|macro|MIPI_DSI_CLKCTRL_BYTECLKSRC_MASK
DECL|MIPI_DSI_CLKCTRL_BYTECLKSRC_SHIFT|macro|MIPI_DSI_CLKCTRL_BYTECLKSRC_SHIFT
DECL|MIPI_DSI_CLKCTRL_BYTECLKSRC|macro|MIPI_DSI_CLKCTRL_BYTECLKSRC
DECL|MIPI_DSI_CLKCTRL_ByteClkEn_MASK|macro|MIPI_DSI_CLKCTRL_ByteClkEn_MASK
DECL|MIPI_DSI_CLKCTRL_ByteClkEn_SHIFT|macro|MIPI_DSI_CLKCTRL_ByteClkEn_SHIFT
DECL|MIPI_DSI_CLKCTRL_DPHY_SEL_MASK|macro|MIPI_DSI_CLKCTRL_DPHY_SEL_MASK
DECL|MIPI_DSI_CLKCTRL_DPHY_SEL_SHIFT|macro|MIPI_DSI_CLKCTRL_DPHY_SEL_SHIFT
DECL|MIPI_DSI_CLKCTRL_ESCCLKEN_MASK|macro|MIPI_DSI_CLKCTRL_ESCCLKEN_MASK
DECL|MIPI_DSI_CLKCTRL_ESCCLKEN_SHIFT|macro|MIPI_DSI_CLKCTRL_ESCCLKEN_SHIFT
DECL|MIPI_DSI_CLKCTRL_ESCPRESCALER_MASK|macro|MIPI_DSI_CLKCTRL_ESCPRESCALER_MASK
DECL|MIPI_DSI_CLKCTRL_ESCPRESCALER_SHIFT|macro|MIPI_DSI_CLKCTRL_ESCPRESCALER_SHIFT
DECL|MIPI_DSI_CLKCTRL_ESCPRESCALER|macro|MIPI_DSI_CLKCTRL_ESCPRESCALER
DECL|MIPI_DSI_CLKCTRL_LANEESCCLKEN_MASK|macro|MIPI_DSI_CLKCTRL_LANEESCCLKEN_MASK
DECL|MIPI_DSI_CLKCTRL_LANEESCCLKEN_SHIFT|macro|MIPI_DSI_CLKCTRL_LANEESCCLKEN_SHIFT
DECL|MIPI_DSI_CLKCTRL_LANEESCCLKEN|macro|MIPI_DSI_CLKCTRL_LANEESCCLKEN
DECL|MIPI_DSI_CLKCTRL_PLLBYPASS_MASK|macro|MIPI_DSI_CLKCTRL_PLLBYPASS_MASK
DECL|MIPI_DSI_CLKCTRL_PLLBYPASS_SHIFT|macro|MIPI_DSI_CLKCTRL_PLLBYPASS_SHIFT
DECL|MIPI_DSI_CLKCTRL_REG|macro|MIPI_DSI_CLKCTRL_REG
DECL|MIPI_DSI_CLKCTRL_TXREQUESTHSCLK_MASK|macro|MIPI_DSI_CLKCTRL_TXREQUESTHSCLK_MASK
DECL|MIPI_DSI_CLKCTRL_TXREQUESTHSCLK_SHIFT|macro|MIPI_DSI_CLKCTRL_TXREQUESTHSCLK_SHIFT
DECL|MIPI_DSI_CLKCTRL|macro|MIPI_DSI_CLKCTRL
DECL|MIPI_DSI_CONFIG_AUTOMODE_MASK|macro|MIPI_DSI_CONFIG_AUTOMODE_MASK
DECL|MIPI_DSI_CONFIG_AUTOMODE_SHIFT|macro|MIPI_DSI_CONFIG_AUTOMODE_SHIFT
DECL|MIPI_DSI_CONFIG_BURSTMODE_MASK|macro|MIPI_DSI_CONFIG_BURSTMODE_MASK
DECL|MIPI_DSI_CONFIG_BURSTMODE_SHIFT|macro|MIPI_DSI_CONFIG_BURSTMODE_SHIFT
DECL|MIPI_DSI_CONFIG_CLKLANE_STOP_START_MASK|macro|MIPI_DSI_CONFIG_CLKLANE_STOP_START_MASK
DECL|MIPI_DSI_CONFIG_CLKLANE_STOP_START_SHIFT|macro|MIPI_DSI_CONFIG_CLKLANE_STOP_START_SHIFT
DECL|MIPI_DSI_CONFIG_EOT_R03_MASK|macro|MIPI_DSI_CONFIG_EOT_R03_MASK
DECL|MIPI_DSI_CONFIG_EOT_R03_SHIFT|macro|MIPI_DSI_CONFIG_EOT_R03_SHIFT
DECL|MIPI_DSI_CONFIG_HBPDISABLEMODE_MASK|macro|MIPI_DSI_CONFIG_HBPDISABLEMODE_MASK
DECL|MIPI_DSI_CONFIG_HBPDISABLEMODE_SHIFT|macro|MIPI_DSI_CONFIG_HBPDISABLEMODE_SHIFT
DECL|MIPI_DSI_CONFIG_HFPDISABLEMODE_MASK|macro|MIPI_DSI_CONFIG_HFPDISABLEMODE_MASK
DECL|MIPI_DSI_CONFIG_HFPDISABLEMODE_SHIFT|macro|MIPI_DSI_CONFIG_HFPDISABLEMODE_SHIFT
DECL|MIPI_DSI_CONFIG_HSADISABLEMODE_MASK|macro|MIPI_DSI_CONFIG_HSADISABLEMODE_MASK
DECL|MIPI_DSI_CONFIG_HSADISABLEMODE_SHIFT|macro|MIPI_DSI_CONFIG_HSADISABLEMODE_SHIFT
DECL|MIPI_DSI_CONFIG_HSEDISABLEMODE_MASK|macro|MIPI_DSI_CONFIG_HSEDISABLEMODE_MASK
DECL|MIPI_DSI_CONFIG_HSEDISABLEMODE_SHIFT|macro|MIPI_DSI_CONFIG_HSEDISABLEMODE_SHIFT
DECL|MIPI_DSI_CONFIG_LANEEN_MASK|macro|MIPI_DSI_CONFIG_LANEEN_MASK
DECL|MIPI_DSI_CONFIG_LANEEN_SHIFT|macro|MIPI_DSI_CONFIG_LANEEN_SHIFT
DECL|MIPI_DSI_CONFIG_LANEEN|macro|MIPI_DSI_CONFIG_LANEEN
DECL|MIPI_DSI_CONFIG_MAINPIXFORMAT_MASK|macro|MIPI_DSI_CONFIG_MAINPIXFORMAT_MASK
DECL|MIPI_DSI_CONFIG_MAINPIXFORMAT_SHIFT|macro|MIPI_DSI_CONFIG_MAINPIXFORMAT_SHIFT
DECL|MIPI_DSI_CONFIG_MAINPIXFORMAT|macro|MIPI_DSI_CONFIG_MAINPIXFORMAT
DECL|MIPI_DSI_CONFIG_MAINVC_MASK|macro|MIPI_DSI_CONFIG_MAINVC_MASK
DECL|MIPI_DSI_CONFIG_MAINVC_SHIFT|macro|MIPI_DSI_CONFIG_MAINVC_SHIFT
DECL|MIPI_DSI_CONFIG_MAINVC|macro|MIPI_DSI_CONFIG_MAINVC
DECL|MIPI_DSI_CONFIG_MFLUSH_VS_MASK|macro|MIPI_DSI_CONFIG_MFLUSH_VS_MASK
DECL|MIPI_DSI_CONFIG_MFLUSH_VS_SHIFT|macro|MIPI_DSI_CONFIG_MFLUSH_VS_SHIFT
DECL|MIPI_DSI_CONFIG_NON_CONTINUOUS_CLOCK_LANE_MASK|macro|MIPI_DSI_CONFIG_NON_CONTINUOUS_CLOCK_LANE_MASK
DECL|MIPI_DSI_CONFIG_NON_CONTINUOUS_CLOCK_LANE_SHIFT|macro|MIPI_DSI_CONFIG_NON_CONTINUOUS_CLOCK_LANE_SHIFT
DECL|MIPI_DSI_CONFIG_NUMOFDATLANE_MASK|macro|MIPI_DSI_CONFIG_NUMOFDATLANE_MASK
DECL|MIPI_DSI_CONFIG_NUMOFDATLANE_SHIFT|macro|MIPI_DSI_CONFIG_NUMOFDATLANE_SHIFT
DECL|MIPI_DSI_CONFIG_NUMOFDATLANE|macro|MIPI_DSI_CONFIG_NUMOFDATLANE
DECL|MIPI_DSI_CONFIG_REG|macro|MIPI_DSI_CONFIG_REG
DECL|MIPI_DSI_CONFIG_SUBPIXFORMAT_MASK|macro|MIPI_DSI_CONFIG_SUBPIXFORMAT_MASK
DECL|MIPI_DSI_CONFIG_SUBPIXFORMAT_SHIFT|macro|MIPI_DSI_CONFIG_SUBPIXFORMAT_SHIFT
DECL|MIPI_DSI_CONFIG_SUBPIXFORMAT|macro|MIPI_DSI_CONFIG_SUBPIXFORMAT
DECL|MIPI_DSI_CONFIG_SUBVC_MASK|macro|MIPI_DSI_CONFIG_SUBVC_MASK
DECL|MIPI_DSI_CONFIG_SUBVC_SHIFT|macro|MIPI_DSI_CONFIG_SUBVC_SHIFT
DECL|MIPI_DSI_CONFIG_SUBVC|macro|MIPI_DSI_CONFIG_SUBVC
DECL|MIPI_DSI_CONFIG_SYNCINFORM_MASK|macro|MIPI_DSI_CONFIG_SYNCINFORM_MASK
DECL|MIPI_DSI_CONFIG_SYNCINFORM_SHIFT|macro|MIPI_DSI_CONFIG_SYNCINFORM_SHIFT
DECL|MIPI_DSI_CONFIG_VIDEOMODE_MASK|macro|MIPI_DSI_CONFIG_VIDEOMODE_MASK
DECL|MIPI_DSI_CONFIG_VIDEOMODE_SHIFT|macro|MIPI_DSI_CONFIG_VIDEOMODE_SHIFT
DECL|MIPI_DSI_CONFIG|macro|MIPI_DSI_CONFIG
DECL|MIPI_DSI_ESCMODE_CMDLPDT_MASK|macro|MIPI_DSI_ESCMODE_CMDLPDT_MASK
DECL|MIPI_DSI_ESCMODE_CMDLPDT_SHIFT|macro|MIPI_DSI_ESCMODE_CMDLPDT_SHIFT
DECL|MIPI_DSI_ESCMODE_FORCEBTA_MASK|macro|MIPI_DSI_ESCMODE_FORCEBTA_MASK
DECL|MIPI_DSI_ESCMODE_FORCEBTA_SHIFT|macro|MIPI_DSI_ESCMODE_FORCEBTA_SHIFT
DECL|MIPI_DSI_ESCMODE_FORCESTOPSTATE_MASK|macro|MIPI_DSI_ESCMODE_FORCESTOPSTATE_MASK
DECL|MIPI_DSI_ESCMODE_FORCESTOPSTATE_SHIFT|macro|MIPI_DSI_ESCMODE_FORCESTOPSTATE_SHIFT
DECL|MIPI_DSI_ESCMODE_REG|macro|MIPI_DSI_ESCMODE_REG
DECL|MIPI_DSI_ESCMODE_STOPSTATE_CNT_MASK|macro|MIPI_DSI_ESCMODE_STOPSTATE_CNT_MASK
DECL|MIPI_DSI_ESCMODE_STOPSTATE_CNT_SHIFT|macro|MIPI_DSI_ESCMODE_STOPSTATE_CNT_SHIFT
DECL|MIPI_DSI_ESCMODE_STOPSTATE_CNT|macro|MIPI_DSI_ESCMODE_STOPSTATE_CNT
DECL|MIPI_DSI_ESCMODE_TXLPDT_MASK|macro|MIPI_DSI_ESCMODE_TXLPDT_MASK
DECL|MIPI_DSI_ESCMODE_TXLPDT_SHIFT|macro|MIPI_DSI_ESCMODE_TXLPDT_SHIFT
DECL|MIPI_DSI_ESCMODE_TXTRIGGERRST_MASK|macro|MIPI_DSI_ESCMODE_TXTRIGGERRST_MASK
DECL|MIPI_DSI_ESCMODE_TXTRIGGERRST_SHIFT|macro|MIPI_DSI_ESCMODE_TXTRIGGERRST_SHIFT
DECL|MIPI_DSI_ESCMODE_TXULPSCLKEXIT_MASK|macro|MIPI_DSI_ESCMODE_TXULPSCLKEXIT_MASK
DECL|MIPI_DSI_ESCMODE_TXULPSCLKEXIT_SHIFT|macro|MIPI_DSI_ESCMODE_TXULPSCLKEXIT_SHIFT
DECL|MIPI_DSI_ESCMODE_TXULPSCLK_MASK|macro|MIPI_DSI_ESCMODE_TXULPSCLK_MASK
DECL|MIPI_DSI_ESCMODE_TXULPSCLK_SHIFT|macro|MIPI_DSI_ESCMODE_TXULPSCLK_SHIFT
DECL|MIPI_DSI_ESCMODE_TXULPSDAT_MASK|macro|MIPI_DSI_ESCMODE_TXULPSDAT_MASK
DECL|MIPI_DSI_ESCMODE_TXULPSDAT_SHIFT|macro|MIPI_DSI_ESCMODE_TXULPSDAT_SHIFT
DECL|MIPI_DSI_ESCMODE_TXULPSEXIT_MASK|macro|MIPI_DSI_ESCMODE_TXULPSEXIT_MASK
DECL|MIPI_DSI_ESCMODE_TXULPSEXIT_SHIFT|macro|MIPI_DSI_ESCMODE_TXULPSEXIT_SHIFT
DECL|MIPI_DSI_ESCMODE|macro|MIPI_DSI_ESCMODE
DECL|MIPI_DSI_FIFOCTRL_EMPTYHI80_MASK|macro|MIPI_DSI_FIFOCTRL_EMPTYHI80_MASK
DECL|MIPI_DSI_FIFOCTRL_EMPTYHI80_SHIFT|macro|MIPI_DSI_FIFOCTRL_EMPTYHI80_SHIFT
DECL|MIPI_DSI_FIFOCTRL_EMPTYHMAIN_MASK|macro|MIPI_DSI_FIFOCTRL_EMPTYHMAIN_MASK
DECL|MIPI_DSI_FIFOCTRL_EMPTYHMAIN_SHIFT|macro|MIPI_DSI_FIFOCTRL_EMPTYHMAIN_SHIFT
DECL|MIPI_DSI_FIFOCTRL_EMPTYHSFR_MASK|macro|MIPI_DSI_FIFOCTRL_EMPTYHSFR_MASK
DECL|MIPI_DSI_FIFOCTRL_EMPTYHSFR_SHIFT|macro|MIPI_DSI_FIFOCTRL_EMPTYHSFR_SHIFT
DECL|MIPI_DSI_FIFOCTRL_EMPTYHSUB_MASK|macro|MIPI_DSI_FIFOCTRL_EMPTYHSUB_MASK
DECL|MIPI_DSI_FIFOCTRL_EMPTYHSUB_SHIFT|macro|MIPI_DSI_FIFOCTRL_EMPTYHSUB_SHIFT
DECL|MIPI_DSI_FIFOCTRL_EMPTYLI80_MASK|macro|MIPI_DSI_FIFOCTRL_EMPTYLI80_MASK
DECL|MIPI_DSI_FIFOCTRL_EMPTYLI80_SHIFT|macro|MIPI_DSI_FIFOCTRL_EMPTYLI80_SHIFT
DECL|MIPI_DSI_FIFOCTRL_EMPTYLMAIN_MASK|macro|MIPI_DSI_FIFOCTRL_EMPTYLMAIN_MASK
DECL|MIPI_DSI_FIFOCTRL_EMPTYLMAIN_SHIFT|macro|MIPI_DSI_FIFOCTRL_EMPTYLMAIN_SHIFT
DECL|MIPI_DSI_FIFOCTRL_EMPTYLSFR_MASK|macro|MIPI_DSI_FIFOCTRL_EMPTYLSFR_MASK
DECL|MIPI_DSI_FIFOCTRL_EMPTYLSFR_SHIFT|macro|MIPI_DSI_FIFOCTRL_EMPTYLSFR_SHIFT
DECL|MIPI_DSI_FIFOCTRL_EMPTYLSUB_MASK|macro|MIPI_DSI_FIFOCTRL_EMPTYLSUB_MASK
DECL|MIPI_DSI_FIFOCTRL_EMPTYLSUB_SHIFT|macro|MIPI_DSI_FIFOCTRL_EMPTYLSUB_SHIFT
DECL|MIPI_DSI_FIFOCTRL_EMPTYRX_MASK|macro|MIPI_DSI_FIFOCTRL_EMPTYRX_MASK
DECL|MIPI_DSI_FIFOCTRL_EMPTYRX_SHIFT|macro|MIPI_DSI_FIFOCTRL_EMPTYRX_SHIFT
DECL|MIPI_DSI_FIFOCTRL_FULLHI80_MASK|macro|MIPI_DSI_FIFOCTRL_FULLHI80_MASK
DECL|MIPI_DSI_FIFOCTRL_FULLHI80_SHIFT|macro|MIPI_DSI_FIFOCTRL_FULLHI80_SHIFT
DECL|MIPI_DSI_FIFOCTRL_FULLHMAIN_MASK|macro|MIPI_DSI_FIFOCTRL_FULLHMAIN_MASK
DECL|MIPI_DSI_FIFOCTRL_FULLHMAIN_SHIFT|macro|MIPI_DSI_FIFOCTRL_FULLHMAIN_SHIFT
DECL|MIPI_DSI_FIFOCTRL_FULLHSUB_MASK|macro|MIPI_DSI_FIFOCTRL_FULLHSUB_MASK
DECL|MIPI_DSI_FIFOCTRL_FULLHSUB_SHIFT|macro|MIPI_DSI_FIFOCTRL_FULLHSUB_SHIFT
DECL|MIPI_DSI_FIFOCTRL_FULLLI80_MASK|macro|MIPI_DSI_FIFOCTRL_FULLLI80_MASK
DECL|MIPI_DSI_FIFOCTRL_FULLLI80_SHIFT|macro|MIPI_DSI_FIFOCTRL_FULLLI80_SHIFT
DECL|MIPI_DSI_FIFOCTRL_FULLLMAIN_MASK|macro|MIPI_DSI_FIFOCTRL_FULLLMAIN_MASK
DECL|MIPI_DSI_FIFOCTRL_FULLLMAIN_SHIFT|macro|MIPI_DSI_FIFOCTRL_FULLLMAIN_SHIFT
DECL|MIPI_DSI_FIFOCTRL_FULLLSFR_MASK|macro|MIPI_DSI_FIFOCTRL_FULLLSFR_MASK
DECL|MIPI_DSI_FIFOCTRL_FULLLSFR_SHIFT|macro|MIPI_DSI_FIFOCTRL_FULLLSFR_SHIFT
DECL|MIPI_DSI_FIFOCTRL_FULLLSUB_MASK|macro|MIPI_DSI_FIFOCTRL_FULLLSUB_MASK
DECL|MIPI_DSI_FIFOCTRL_FULLLSUB_SHIFT|macro|MIPI_DSI_FIFOCTRL_FULLLSUB_SHIFT
DECL|MIPI_DSI_FIFOCTRL_FULLRX_MASK|macro|MIPI_DSI_FIFOCTRL_FULLRX_MASK
DECL|MIPI_DSI_FIFOCTRL_FULLRX_SHIFT|macro|MIPI_DSI_FIFOCTRL_FULLRX_SHIFT
DECL|MIPI_DSI_FIFOCTRL_FullHSfr_MASK|macro|MIPI_DSI_FIFOCTRL_FullHSfr_MASK
DECL|MIPI_DSI_FIFOCTRL_FullHSfr_SHIFT|macro|MIPI_DSI_FIFOCTRL_FullHSfr_SHIFT
DECL|MIPI_DSI_FIFOCTRL_NINITMAIN_MASK|macro|MIPI_DSI_FIFOCTRL_NINITMAIN_MASK
DECL|MIPI_DSI_FIFOCTRL_NINITMAIN_SHIFT|macro|MIPI_DSI_FIFOCTRL_NINITMAIN_SHIFT
DECL|MIPI_DSI_FIFOCTRL_NINITRX_MASK|macro|MIPI_DSI_FIFOCTRL_NINITRX_MASK
DECL|MIPI_DSI_FIFOCTRL_NINITRX_SHIFT|macro|MIPI_DSI_FIFOCTRL_NINITRX_SHIFT
DECL|MIPI_DSI_FIFOCTRL_NINITSFR_MASK|macro|MIPI_DSI_FIFOCTRL_NINITSFR_MASK
DECL|MIPI_DSI_FIFOCTRL_NINITSFR_SHIFT|macro|MIPI_DSI_FIFOCTRL_NINITSFR_SHIFT
DECL|MIPI_DSI_FIFOCTRL_NINITSUB_MASK|macro|MIPI_DSI_FIFOCTRL_NINITSUB_MASK
DECL|MIPI_DSI_FIFOCTRL_NINITSUB_SHIFT|macro|MIPI_DSI_FIFOCTRL_NINITSUB_SHIFT
DECL|MIPI_DSI_FIFOCTRL_NLNITL80_MASK|macro|MIPI_DSI_FIFOCTRL_NLNITL80_MASK
DECL|MIPI_DSI_FIFOCTRL_NLNITL80_SHIFT|macro|MIPI_DSI_FIFOCTRL_NLNITL80_SHIFT
DECL|MIPI_DSI_FIFOCTRL_REG|macro|MIPI_DSI_FIFOCTRL_REG
DECL|MIPI_DSI_FIFOCTRL|macro|MIPI_DSI_FIFOCTRL
DECL|MIPI_DSI_FIFOTHLD_REG|macro|MIPI_DSI_FIFOTHLD_REG
DECL|MIPI_DSI_FIFOTHLD_WFULLLEVELSFR_MASK|macro|MIPI_DSI_FIFOTHLD_WFULLLEVELSFR_MASK
DECL|MIPI_DSI_FIFOTHLD_WFULLLEVELSFR_SHIFT|macro|MIPI_DSI_FIFOTHLD_WFULLLEVELSFR_SHIFT
DECL|MIPI_DSI_FIFOTHLD_WFULLLEVELSFR|macro|MIPI_DSI_FIFOTHLD_WFULLLEVELSFR
DECL|MIPI_DSI_FIFOTHLD|macro|MIPI_DSI_FIFOTHLD
DECL|MIPI_DSI_INTMSK_MSKBUSTURNOVER_MASK|macro|MIPI_DSI_INTMSK_MSKBUSTURNOVER_MASK
DECL|MIPI_DSI_INTMSK_MSKBUSTURNOVER_SHIFT|macro|MIPI_DSI_INTMSK_MSKBUSTURNOVER_SHIFT
DECL|MIPI_DSI_INTMSK_MSKCONTENTLP0_MASK|macro|MIPI_DSI_INTMSK_MSKCONTENTLP0_MASK
DECL|MIPI_DSI_INTMSK_MSKCONTENTLP0_SHIFT|macro|MIPI_DSI_INTMSK_MSKCONTENTLP0_SHIFT
DECL|MIPI_DSI_INTMSK_MSKCONTENTLP1_MASK|macro|MIPI_DSI_INTMSK_MSKCONTENTLP1_MASK
DECL|MIPI_DSI_INTMSK_MSKCONTENTLP1_SHIFT|macro|MIPI_DSI_INTMSK_MSKCONTENTLP1_SHIFT
DECL|MIPI_DSI_INTMSK_MSKCONTROL0_MASK|macro|MIPI_DSI_INTMSK_MSKCONTROL0_MASK
DECL|MIPI_DSI_INTMSK_MSKCONTROL0_SHIFT|macro|MIPI_DSI_INTMSK_MSKCONTROL0_SHIFT
DECL|MIPI_DSI_INTMSK_MSKCONTROL1_MASK|macro|MIPI_DSI_INTMSK_MSKCONTROL1_MASK
DECL|MIPI_DSI_INTMSK_MSKCONTROL1_SHIFT|macro|MIPI_DSI_INTMSK_MSKCONTROL1_SHIFT
DECL|MIPI_DSI_INTMSK_MSKESC0_MASK|macro|MIPI_DSI_INTMSK_MSKESC0_MASK
DECL|MIPI_DSI_INTMSK_MSKESC0_SHIFT|macro|MIPI_DSI_INTMSK_MSKESC0_SHIFT
DECL|MIPI_DSI_INTMSK_MSKESC1_MASK|macro|MIPI_DSI_INTMSK_MSKESC1_MASK
DECL|MIPI_DSI_INTMSK_MSKESC1_SHIFT|macro|MIPI_DSI_INTMSK_MSKESC1_SHIFT
DECL|MIPI_DSI_INTMSK_MSKFRAMEDONE_MASK|macro|MIPI_DSI_INTMSK_MSKFRAMEDONE_MASK
DECL|MIPI_DSI_INTMSK_MSKFRAMEDONE_SHIFT|macro|MIPI_DSI_INTMSK_MSKFRAMEDONE_SHIFT
DECL|MIPI_DSI_INTMSK_MSKLPDRTOUT_MASK|macro|MIPI_DSI_INTMSK_MSKLPDRTOUT_MASK
DECL|MIPI_DSI_INTMSK_MSKLPDRTOUT_SHIFT|macro|MIPI_DSI_INTMSK_MSKLPDRTOUT_SHIFT
DECL|MIPI_DSI_INTMSK_MSKPLLSTABLE_MASK|macro|MIPI_DSI_INTMSK_MSKPLLSTABLE_MASK
DECL|MIPI_DSI_INTMSK_MSKPLLSTABLE_SHIFT|macro|MIPI_DSI_INTMSK_MSKPLLSTABLE_SHIFT
DECL|MIPI_DSI_INTMSK_MSKRXACK_MASK|macro|MIPI_DSI_INTMSK_MSKRXACK_MASK
DECL|MIPI_DSI_INTMSK_MSKRXACK_SHIFT|macro|MIPI_DSI_INTMSK_MSKRXACK_SHIFT
DECL|MIPI_DSI_INTMSK_MSKRXCRC_MASK|macro|MIPI_DSI_INTMSK_MSKRXCRC_MASK
DECL|MIPI_DSI_INTMSK_MSKRXCRC_SHIFT|macro|MIPI_DSI_INTMSK_MSKRXCRC_SHIFT
DECL|MIPI_DSI_INTMSK_MSKRXDATDONE_MASK|macro|MIPI_DSI_INTMSK_MSKRXDATDONE_MASK
DECL|MIPI_DSI_INTMSK_MSKRXDATDONE_SHIFT|macro|MIPI_DSI_INTMSK_MSKRXDATDONE_SHIFT
DECL|MIPI_DSI_INTMSK_MSKRXECC_MASK|macro|MIPI_DSI_INTMSK_MSKRXECC_MASK
DECL|MIPI_DSI_INTMSK_MSKRXECC_SHIFT|macro|MIPI_DSI_INTMSK_MSKRXECC_SHIFT
DECL|MIPI_DSI_INTMSK_MSKRXTE_MASK|macro|MIPI_DSI_INTMSK_MSKRXTE_MASK
DECL|MIPI_DSI_INTMSK_MSKRXTE_SHIFT|macro|MIPI_DSI_INTMSK_MSKRXTE_SHIFT
DECL|MIPI_DSI_INTMSK_MSKSFRPHFIFOEMPTY_MASK|macro|MIPI_DSI_INTMSK_MSKSFRPHFIFOEMPTY_MASK
DECL|MIPI_DSI_INTMSK_MSKSFRPHFIFOEMPTY_SHIFT|macro|MIPI_DSI_INTMSK_MSKSFRPHFIFOEMPTY_SHIFT
DECL|MIPI_DSI_INTMSK_MSKSFRPLFIFOEMPTY_MASK|macro|MIPI_DSI_INTMSK_MSKSFRPLFIFOEMPTY_MASK
DECL|MIPI_DSI_INTMSK_MSKSFRPLFIFOEMPTY_SHIFT|macro|MIPI_DSI_INTMSK_MSKSFRPLFIFOEMPTY_SHIFT
DECL|MIPI_DSI_INTMSK_MSKSWRSTRELEASE_MASK|macro|MIPI_DSI_INTMSK_MSKSWRSTRELEASE_MASK
DECL|MIPI_DSI_INTMSK_MSKSWRSTRELEASE_SHIFT|macro|MIPI_DSI_INTMSK_MSKSWRSTRELEASE_SHIFT
DECL|MIPI_DSI_INTMSK_MSKSYNC0_MASK|macro|MIPI_DSI_INTMSK_MSKSYNC0_MASK
DECL|MIPI_DSI_INTMSK_MSKSYNC0_SHIFT|macro|MIPI_DSI_INTMSK_MSKSYNC0_SHIFT
DECL|MIPI_DSI_INTMSK_MSKSYNC1_MASK|macro|MIPI_DSI_INTMSK_MSKSYNC1_MASK
DECL|MIPI_DSI_INTMSK_MSKSYNC1_SHIFT|macro|MIPI_DSI_INTMSK_MSKSYNC1_SHIFT
DECL|MIPI_DSI_INTMSK_MSKSYNCOVERRIDE_MASK|macro|MIPI_DSI_INTMSK_MSKSYNCOVERRIDE_MASK
DECL|MIPI_DSI_INTMSK_MSKSYNCOVERRIDE_SHIFT|macro|MIPI_DSI_INTMSK_MSKSYNCOVERRIDE_SHIFT
DECL|MIPI_DSI_INTMSK_MSKTATOUT_MASK|macro|MIPI_DSI_INTMSK_MSKTATOUT_MASK
DECL|MIPI_DSI_INTMSK_MSKTATOUT_SHIFT|macro|MIPI_DSI_INTMSK_MSKTATOUT_SHIFT
DECL|MIPI_DSI_INTMSK_REG|macro|MIPI_DSI_INTMSK_REG
DECL|MIPI_DSI_INTMSK|macro|MIPI_DSI_INTMSK
DECL|MIPI_DSI_INTSRC_BUSTURNOVER_MASK|macro|MIPI_DSI_INTSRC_BUSTURNOVER_MASK
DECL|MIPI_DSI_INTSRC_BUSTURNOVER_SHIFT|macro|MIPI_DSI_INTSRC_BUSTURNOVER_SHIFT
DECL|MIPI_DSI_INTSRC_ERRCONTENTLP0_MASK|macro|MIPI_DSI_INTSRC_ERRCONTENTLP0_MASK
DECL|MIPI_DSI_INTSRC_ERRCONTENTLP0_SHIFT|macro|MIPI_DSI_INTSRC_ERRCONTENTLP0_SHIFT
DECL|MIPI_DSI_INTSRC_ERRCONTENTLP1_MASK|macro|MIPI_DSI_INTSRC_ERRCONTENTLP1_MASK
DECL|MIPI_DSI_INTSRC_ERRCONTENTLP1_SHIFT|macro|MIPI_DSI_INTSRC_ERRCONTENTLP1_SHIFT
DECL|MIPI_DSI_INTSRC_ERRCONTROL0_MASK|macro|MIPI_DSI_INTSRC_ERRCONTROL0_MASK
DECL|MIPI_DSI_INTSRC_ERRCONTROL0_SHIFT|macro|MIPI_DSI_INTSRC_ERRCONTROL0_SHIFT
DECL|MIPI_DSI_INTSRC_ERRCONTROL1_MASK|macro|MIPI_DSI_INTSRC_ERRCONTROL1_MASK
DECL|MIPI_DSI_INTSRC_ERRCONTROL1_SHIFT|macro|MIPI_DSI_INTSRC_ERRCONTROL1_SHIFT
DECL|MIPI_DSI_INTSRC_ERRESC0_MASK|macro|MIPI_DSI_INTSRC_ERRESC0_MASK
DECL|MIPI_DSI_INTSRC_ERRESC0_SHIFT|macro|MIPI_DSI_INTSRC_ERRESC0_SHIFT
DECL|MIPI_DSI_INTSRC_ERRESC1_MASK|macro|MIPI_DSI_INTSRC_ERRESC1_MASK
DECL|MIPI_DSI_INTSRC_ERRESC1_SHIFT|macro|MIPI_DSI_INTSRC_ERRESC1_SHIFT
DECL|MIPI_DSI_INTSRC_ERRRXCRC_MASK|macro|MIPI_DSI_INTSRC_ERRRXCRC_MASK
DECL|MIPI_DSI_INTSRC_ERRRXCRC_SHIFT|macro|MIPI_DSI_INTSRC_ERRRXCRC_SHIFT
DECL|MIPI_DSI_INTSRC_ERRRXECC_MASK|macro|MIPI_DSI_INTSRC_ERRRXECC_MASK
DECL|MIPI_DSI_INTSRC_ERRRXECC_SHIFT|macro|MIPI_DSI_INTSRC_ERRRXECC_SHIFT
DECL|MIPI_DSI_INTSRC_ERRSYNC0_MASK|macro|MIPI_DSI_INTSRC_ERRSYNC0_MASK
DECL|MIPI_DSI_INTSRC_ERRSYNC0_SHIFT|macro|MIPI_DSI_INTSRC_ERRSYNC0_SHIFT
DECL|MIPI_DSI_INTSRC_ERRSYNC1_MASK|macro|MIPI_DSI_INTSRC_ERRSYNC1_MASK
DECL|MIPI_DSI_INTSRC_ERRSYNC1_SHIFT|macro|MIPI_DSI_INTSRC_ERRSYNC1_SHIFT
DECL|MIPI_DSI_INTSRC_FRAMEDONE_MASK|macro|MIPI_DSI_INTSRC_FRAMEDONE_MASK
DECL|MIPI_DSI_INTSRC_FRAMEDONE_SHIFT|macro|MIPI_DSI_INTSRC_FRAMEDONE_SHIFT
DECL|MIPI_DSI_INTSRC_LPDRTOUT_MASK|macro|MIPI_DSI_INTSRC_LPDRTOUT_MASK
DECL|MIPI_DSI_INTSRC_LPDRTOUT_SHIFT|macro|MIPI_DSI_INTSRC_LPDRTOUT_SHIFT
DECL|MIPI_DSI_INTSRC_PLLSTABLE_MASK|macro|MIPI_DSI_INTSRC_PLLSTABLE_MASK
DECL|MIPI_DSI_INTSRC_PLLSTABLE_SHIFT|macro|MIPI_DSI_INTSRC_PLLSTABLE_SHIFT
DECL|MIPI_DSI_INTSRC_REG|macro|MIPI_DSI_INTSRC_REG
DECL|MIPI_DSI_INTSRC_RXACK_MASK|macro|MIPI_DSI_INTSRC_RXACK_MASK
DECL|MIPI_DSI_INTSRC_RXACK_SHIFT|macro|MIPI_DSI_INTSRC_RXACK_SHIFT
DECL|MIPI_DSI_INTSRC_RXDATDONE_MASK|macro|MIPI_DSI_INTSRC_RXDATDONE_MASK
DECL|MIPI_DSI_INTSRC_RXDATDONE_SHIFT|macro|MIPI_DSI_INTSRC_RXDATDONE_SHIFT
DECL|MIPI_DSI_INTSRC_RXTE_MASK|macro|MIPI_DSI_INTSRC_RXTE_MASK
DECL|MIPI_DSI_INTSRC_RXTE_SHIFT|macro|MIPI_DSI_INTSRC_RXTE_SHIFT
DECL|MIPI_DSI_INTSRC_SFRPHFIFOEMPTY_MASK|macro|MIPI_DSI_INTSRC_SFRPHFIFOEMPTY_MASK
DECL|MIPI_DSI_INTSRC_SFRPHFIFOEMPTY_SHIFT|macro|MIPI_DSI_INTSRC_SFRPHFIFOEMPTY_SHIFT
DECL|MIPI_DSI_INTSRC_SFRPLFIFOEMPTY_MASK|macro|MIPI_DSI_INTSRC_SFRPLFIFOEMPTY_MASK
DECL|MIPI_DSI_INTSRC_SFRPLFIFOEMPTY_SHIFT|macro|MIPI_DSI_INTSRC_SFRPLFIFOEMPTY_SHIFT
DECL|MIPI_DSI_INTSRC_SWRSTRELEASE_MASK|macro|MIPI_DSI_INTSRC_SWRSTRELEASE_MASK
DECL|MIPI_DSI_INTSRC_SWRSTRELEASE_SHIFT|macro|MIPI_DSI_INTSRC_SWRSTRELEASE_SHIFT
DECL|MIPI_DSI_INTSRC_SYNCOVERRIDE_MASK|macro|MIPI_DSI_INTSRC_SYNCOVERRIDE_MASK
DECL|MIPI_DSI_INTSRC_SYNCOVERRIDE_SHIFT|macro|MIPI_DSI_INTSRC_SYNCOVERRIDE_SHIFT
DECL|MIPI_DSI_INTSRC_TATOUT_MASK|macro|MIPI_DSI_INTSRC_TATOUT_MASK
DECL|MIPI_DSI_INTSRC_TATOUT_SHIFT|macro|MIPI_DSI_INTSRC_TATOUT_SHIFT
DECL|MIPI_DSI_INTSRC|macro|MIPI_DSI_INTSRC
DECL|MIPI_DSI_IRQS|macro|MIPI_DSI_IRQS
DECL|MIPI_DSI_IRQn|enumerator|MIPI_DSI_IRQn = 41, /**< MIPI CSI Interrupt */
DECL|MIPI_DSI_MDRESOL_MAINHRESOL_MASK|macro|MIPI_DSI_MDRESOL_MAINHRESOL_MASK
DECL|MIPI_DSI_MDRESOL_MAINHRESOL_SHIFT|macro|MIPI_DSI_MDRESOL_MAINHRESOL_SHIFT
DECL|MIPI_DSI_MDRESOL_MAINHRESOL|macro|MIPI_DSI_MDRESOL_MAINHRESOL
DECL|MIPI_DSI_MDRESOL_MAINSTANDBY_MASK|macro|MIPI_DSI_MDRESOL_MAINSTANDBY_MASK
DECL|MIPI_DSI_MDRESOL_MAINSTANDBY_SHIFT|macro|MIPI_DSI_MDRESOL_MAINSTANDBY_SHIFT
DECL|MIPI_DSI_MDRESOL_MainVResol_MASK|macro|MIPI_DSI_MDRESOL_MainVResol_MASK
DECL|MIPI_DSI_MDRESOL_MainVResol_SHIFT|macro|MIPI_DSI_MDRESOL_MainVResol_SHIFT
DECL|MIPI_DSI_MDRESOL_MainVResol|macro|MIPI_DSI_MDRESOL_MainVResol
DECL|MIPI_DSI_MDRESOL_REG|macro|MIPI_DSI_MDRESOL_REG
DECL|MIPI_DSI_MDRESOL|macro|MIPI_DSI_MDRESOL
DECL|MIPI_DSI_MEMACCHR_EMAA_MD_MASK|macro|MIPI_DSI_MEMACCHR_EMAA_MD_MASK
DECL|MIPI_DSI_MEMACCHR_EMAA_MD_SHIFT|macro|MIPI_DSI_MEMACCHR_EMAA_MD_SHIFT
DECL|MIPI_DSI_MEMACCHR_EMAA_MD|macro|MIPI_DSI_MEMACCHR_EMAA_MD
DECL|MIPI_DSI_MEMACCHR_EMAA_SD_MASK|macro|MIPI_DSI_MEMACCHR_EMAA_SD_MASK
DECL|MIPI_DSI_MEMACCHR_EMAA_SD_SHIFT|macro|MIPI_DSI_MEMACCHR_EMAA_SD_SHIFT
DECL|MIPI_DSI_MEMACCHR_EMAA_SD|macro|MIPI_DSI_MEMACCHR_EMAA_SD
DECL|MIPI_DSI_MEMACCHR_EMAB_MD_MASK|macro|MIPI_DSI_MEMACCHR_EMAB_MD_MASK
DECL|MIPI_DSI_MEMACCHR_EMAB_MD_SHIFT|macro|MIPI_DSI_MEMACCHR_EMAB_MD_SHIFT
DECL|MIPI_DSI_MEMACCHR_EMAB_MD|macro|MIPI_DSI_MEMACCHR_EMAB_MD
DECL|MIPI_DSI_MEMACCHR_EMAB_SD_MASK|macro|MIPI_DSI_MEMACCHR_EMAB_SD_MASK
DECL|MIPI_DSI_MEMACCHR_EMAB_SD_SHIFT|macro|MIPI_DSI_MEMACCHR_EMAB_SD_SHIFT
DECL|MIPI_DSI_MEMACCHR_EMAB_SD|macro|MIPI_DSI_MEMACCHR_EMAB_SD
DECL|MIPI_DSI_MEMACCHR_PGEN_MD_MASK|macro|MIPI_DSI_MEMACCHR_PGEN_MD_MASK
DECL|MIPI_DSI_MEMACCHR_PGEN_MD_SHIFT|macro|MIPI_DSI_MEMACCHR_PGEN_MD_SHIFT
DECL|MIPI_DSI_MEMACCHR_PGEN_SD_MASK|macro|MIPI_DSI_MEMACCHR_PGEN_SD_MASK
DECL|MIPI_DSI_MEMACCHR_PGEN_SD_SHIFT|macro|MIPI_DSI_MEMACCHR_PGEN_SD_SHIFT
DECL|MIPI_DSI_MEMACCHR_REG|macro|MIPI_DSI_MEMACCHR_REG
DECL|MIPI_DSI_MEMACCHR_RETN_MD_MASK|macro|MIPI_DSI_MEMACCHR_RETN_MD_MASK
DECL|MIPI_DSI_MEMACCHR_RETN_MD_SHIFT|macro|MIPI_DSI_MEMACCHR_RETN_MD_SHIFT
DECL|MIPI_DSI_MEMACCHR_RETN_SD_MASK|macro|MIPI_DSI_MEMACCHR_RETN_SD_MASK
DECL|MIPI_DSI_MEMACCHR_RETN_SD_SHIFT|macro|MIPI_DSI_MEMACCHR_RETN_SD_SHIFT
DECL|MIPI_DSI_MEMACCHR|macro|MIPI_DSI_MEMACCHR
DECL|MIPI_DSI_MHPORCH_MAINHBP_MASK|macro|MIPI_DSI_MHPORCH_MAINHBP_MASK
DECL|MIPI_DSI_MHPORCH_MAINHBP_SHIFT|macro|MIPI_DSI_MHPORCH_MAINHBP_SHIFT
DECL|MIPI_DSI_MHPORCH_MAINHBP|macro|MIPI_DSI_MHPORCH_MAINHBP
DECL|MIPI_DSI_MHPORCH_MAINHFP_MASK|macro|MIPI_DSI_MHPORCH_MAINHFP_MASK
DECL|MIPI_DSI_MHPORCH_MAINHFP_SHIFT|macro|MIPI_DSI_MHPORCH_MAINHFP_SHIFT
DECL|MIPI_DSI_MHPORCH_MAINHFP|macro|MIPI_DSI_MHPORCH_MAINHFP
DECL|MIPI_DSI_MHPORCH_REG|macro|MIPI_DSI_MHPORCH_REG
DECL|MIPI_DSI_MHPORCH|macro|MIPI_DSI_MHPORCH
DECL|MIPI_DSI_MSYNC_MAINHSA_MASK|macro|MIPI_DSI_MSYNC_MAINHSA_MASK
DECL|MIPI_DSI_MSYNC_MAINHSA_SHIFT|macro|MIPI_DSI_MSYNC_MAINHSA_SHIFT
DECL|MIPI_DSI_MSYNC_MAINHSA|macro|MIPI_DSI_MSYNC_MAINHSA
DECL|MIPI_DSI_MSYNC_MAINVSA_MASK|macro|MIPI_DSI_MSYNC_MAINVSA_MASK
DECL|MIPI_DSI_MSYNC_MAINVSA_SHIFT|macro|MIPI_DSI_MSYNC_MAINVSA_SHIFT
DECL|MIPI_DSI_MSYNC_MAINVSA|macro|MIPI_DSI_MSYNC_MAINVSA
DECL|MIPI_DSI_MSYNC_REG|macro|MIPI_DSI_MSYNC_REG
DECL|MIPI_DSI_MSYNC|macro|MIPI_DSI_MSYNC
DECL|MIPI_DSI_MULTI_PKT_MULTI_PKT_CNT_REF_MASK|macro|MIPI_DSI_MULTI_PKT_MULTI_PKT_CNT_REF_MASK
DECL|MIPI_DSI_MULTI_PKT_MULTI_PKT_CNT_REF_SHIFT|macro|MIPI_DSI_MULTI_PKT_MULTI_PKT_CNT_REF_SHIFT
DECL|MIPI_DSI_MULTI_PKT_MULTI_PKT_CNT_REF|macro|MIPI_DSI_MULTI_PKT_MULTI_PKT_CNT_REF
DECL|MIPI_DSI_MULTI_PKT_MULTI_PKT_EN_MASK|macro|MIPI_DSI_MULTI_PKT_MULTI_PKT_EN_MASK
DECL|MIPI_DSI_MULTI_PKT_MULTI_PKT_EN_SHIFT|macro|MIPI_DSI_MULTI_PKT_MULTI_PKT_EN_SHIFT
DECL|MIPI_DSI_MULTI_PKT_PKT_GO_EN_MASK|macro|MIPI_DSI_MULTI_PKT_PKT_GO_EN_MASK
DECL|MIPI_DSI_MULTI_PKT_PKT_GO_EN_SHIFT|macro|MIPI_DSI_MULTI_PKT_PKT_GO_EN_SHIFT
DECL|MIPI_DSI_MULTI_PKT_PKT_GO_RDY_MASK|macro|MIPI_DSI_MULTI_PKT_PKT_GO_RDY_MASK
DECL|MIPI_DSI_MULTI_PKT_PKT_GO_RDY_SHIFT|macro|MIPI_DSI_MULTI_PKT_PKT_GO_RDY_SHIFT
DECL|MIPI_DSI_MULTI_PKT_PKT_SEND_CNT_REF_MASK|macro|MIPI_DSI_MULTI_PKT_PKT_SEND_CNT_REF_MASK
DECL|MIPI_DSI_MULTI_PKT_PKT_SEND_CNT_REF_SHIFT|macro|MIPI_DSI_MULTI_PKT_PKT_SEND_CNT_REF_SHIFT
DECL|MIPI_DSI_MULTI_PKT_PKT_SEND_CNT_REF|macro|MIPI_DSI_MULTI_PKT_PKT_SEND_CNT_REF
DECL|MIPI_DSI_MULTI_PKT_REG|macro|MIPI_DSI_MULTI_PKT_REG
DECL|MIPI_DSI_MULTI_PKT|macro|MIPI_DSI_MULTI_PKT
DECL|MIPI_DSI_MVPORCH_CMDALLOW_MASK|macro|MIPI_DSI_MVPORCH_CMDALLOW_MASK
DECL|MIPI_DSI_MVPORCH_CMDALLOW_SHIFT|macro|MIPI_DSI_MVPORCH_CMDALLOW_SHIFT
DECL|MIPI_DSI_MVPORCH_CMDALLOW|macro|MIPI_DSI_MVPORCH_CMDALLOW
DECL|MIPI_DSI_MVPORCH_MAINVBP_MASK|macro|MIPI_DSI_MVPORCH_MAINVBP_MASK
DECL|MIPI_DSI_MVPORCH_MAINVBP_SHIFT|macro|MIPI_DSI_MVPORCH_MAINVBP_SHIFT
DECL|MIPI_DSI_MVPORCH_MAINVBP|macro|MIPI_DSI_MVPORCH_MAINVBP
DECL|MIPI_DSI_MVPORCH_REG|macro|MIPI_DSI_MVPORCH_REG
DECL|MIPI_DSI_MVPORCH_STABLEVFP_MASK|macro|MIPI_DSI_MVPORCH_STABLEVFP_MASK
DECL|MIPI_DSI_MVPORCH_STABLEVFP_SHIFT|macro|MIPI_DSI_MVPORCH_STABLEVFP_SHIFT
DECL|MIPI_DSI_MVPORCH_STABLEVFP|macro|MIPI_DSI_MVPORCH_STABLEVFP
DECL|MIPI_DSI_MVPORCH|macro|MIPI_DSI_MVPORCH
DECL|MIPI_DSI_MemMapPtr|typedef|} MIPI_DSI_Type, *MIPI_DSI_MemMapPtr;
DECL|MIPI_DSI_PAYLOAD_PAYLOAD_MASK|macro|MIPI_DSI_PAYLOAD_PAYLOAD_MASK
DECL|MIPI_DSI_PAYLOAD_PAYLOAD_SHIFT|macro|MIPI_DSI_PAYLOAD_PAYLOAD_SHIFT
DECL|MIPI_DSI_PAYLOAD_PAYLOAD|macro|MIPI_DSI_PAYLOAD_PAYLOAD
DECL|MIPI_DSI_PAYLOAD_REG|macro|MIPI_DSI_PAYLOAD_REG
DECL|MIPI_DSI_PAYLOAD|macro|MIPI_DSI_PAYLOAD
DECL|MIPI_DSI_PHYCTRL_B1_B_DPHYCTL0_MASK|macro|MIPI_DSI_PHYCTRL_B1_B_DPHYCTL0_MASK
DECL|MIPI_DSI_PHYCTRL_B1_B_DPHYCTL0_SHIFT|macro|MIPI_DSI_PHYCTRL_B1_B_DPHYCTL0_SHIFT
DECL|MIPI_DSI_PHYCTRL_B1_B_DPHYCTL0|macro|MIPI_DSI_PHYCTRL_B1_B_DPHYCTL0
DECL|MIPI_DSI_PHYCTRL_B1_REG|macro|MIPI_DSI_PHYCTRL_B1_REG
DECL|MIPI_DSI_PHYCTRL_B1|macro|MIPI_DSI_PHYCTRL_B1
DECL|MIPI_DSI_PHYCTRL_B2_B_DPHYCTL1_MASK|macro|MIPI_DSI_PHYCTRL_B2_B_DPHYCTL1_MASK
DECL|MIPI_DSI_PHYCTRL_B2_B_DPHYCTL1_SHIFT|macro|MIPI_DSI_PHYCTRL_B2_B_DPHYCTL1_SHIFT
DECL|MIPI_DSI_PHYCTRL_B2_B_DPHYCTL1|macro|MIPI_DSI_PHYCTRL_B2_B_DPHYCTL1
DECL|MIPI_DSI_PHYCTRL_B2_REG|macro|MIPI_DSI_PHYCTRL_B2_REG
DECL|MIPI_DSI_PHYCTRL_B2|macro|MIPI_DSI_PHYCTRL_B2
DECL|MIPI_DSI_PHYCTRL_M1_M_DPHYCTL0_MASK|macro|MIPI_DSI_PHYCTRL_M1_M_DPHYCTL0_MASK
DECL|MIPI_DSI_PHYCTRL_M1_M_DPHYCTL0_SHIFT|macro|MIPI_DSI_PHYCTRL_M1_M_DPHYCTL0_SHIFT
DECL|MIPI_DSI_PHYCTRL_M1_M_DPHYCTL0|macro|MIPI_DSI_PHYCTRL_M1_M_DPHYCTL0
DECL|MIPI_DSI_PHYCTRL_M1_REG|macro|MIPI_DSI_PHYCTRL_M1_REG
DECL|MIPI_DSI_PHYCTRL_M1|macro|MIPI_DSI_PHYCTRL_M1
DECL|MIPI_DSI_PHYCTRL_M2_M_DPHYCTL1_MASK|macro|MIPI_DSI_PHYCTRL_M2_M_DPHYCTL1_MASK
DECL|MIPI_DSI_PHYCTRL_M2_M_DPHYCTL1_SHIFT|macro|MIPI_DSI_PHYCTRL_M2_M_DPHYCTL1_SHIFT
DECL|MIPI_DSI_PHYCTRL_M2_M_DPHYCTL1|macro|MIPI_DSI_PHYCTRL_M2_M_DPHYCTL1
DECL|MIPI_DSI_PHYCTRL_M2_REG|macro|MIPI_DSI_PHYCTRL_M2_REG
DECL|MIPI_DSI_PHYCTRL_M2|macro|MIPI_DSI_PHYCTRL_M2
DECL|MIPI_DSI_PHYTIMING1_M_TCLKPOSTCTL_MASK|macro|MIPI_DSI_PHYTIMING1_M_TCLKPOSTCTL_MASK
DECL|MIPI_DSI_PHYTIMING1_M_TCLKPOSTCTL_SHIFT|macro|MIPI_DSI_PHYTIMING1_M_TCLKPOSTCTL_SHIFT
DECL|MIPI_DSI_PHYTIMING1_M_TCLKPOSTCTL|macro|MIPI_DSI_PHYTIMING1_M_TCLKPOSTCTL
DECL|MIPI_DSI_PHYTIMING1_M_TCLKPRPRCTL_MASK|macro|MIPI_DSI_PHYTIMING1_M_TCLKPRPRCTL_MASK
DECL|MIPI_DSI_PHYTIMING1_M_TCLKPRPRCTL_SHIFT|macro|MIPI_DSI_PHYTIMING1_M_TCLKPRPRCTL_SHIFT
DECL|MIPI_DSI_PHYTIMING1_M_TCLKPRPRCTL|macro|MIPI_DSI_PHYTIMING1_M_TCLKPRPRCTL
DECL|MIPI_DSI_PHYTIMING1_M_TCLKTRAILCTL_MASK|macro|MIPI_DSI_PHYTIMING1_M_TCLKTRAILCTL_MASK
DECL|MIPI_DSI_PHYTIMING1_M_TCLKTRAILCTL_SHIFT|macro|MIPI_DSI_PHYTIMING1_M_TCLKTRAILCTL_SHIFT
DECL|MIPI_DSI_PHYTIMING1_M_TCLKTRAILCTL|macro|MIPI_DSI_PHYTIMING1_M_TCLKTRAILCTL
DECL|MIPI_DSI_PHYTIMING1_M_TCLKZEROCTL_MASK|macro|MIPI_DSI_PHYTIMING1_M_TCLKZEROCTL_MASK
DECL|MIPI_DSI_PHYTIMING1_M_TCLKZEROCTL_SHIFT|macro|MIPI_DSI_PHYTIMING1_M_TCLKZEROCTL_SHIFT
DECL|MIPI_DSI_PHYTIMING1_M_TCLKZEROCTL|macro|MIPI_DSI_PHYTIMING1_M_TCLKZEROCTL
DECL|MIPI_DSI_PHYTIMING1_REG|macro|MIPI_DSI_PHYTIMING1_REG
DECL|MIPI_DSI_PHYTIMING1|macro|MIPI_DSI_PHYTIMING1
DECL|MIPI_DSI_PHYTIMING2_M_THSPRPRCTL_MASK|macro|MIPI_DSI_PHYTIMING2_M_THSPRPRCTL_MASK
DECL|MIPI_DSI_PHYTIMING2_M_THSPRPRCTL_SHIFT|macro|MIPI_DSI_PHYTIMING2_M_THSPRPRCTL_SHIFT
DECL|MIPI_DSI_PHYTIMING2_M_THSPRPRCTL|macro|MIPI_DSI_PHYTIMING2_M_THSPRPRCTL
DECL|MIPI_DSI_PHYTIMING2_M_THSTRAILCTL_MASK|macro|MIPI_DSI_PHYTIMING2_M_THSTRAILCTL_MASK
DECL|MIPI_DSI_PHYTIMING2_M_THSTRAILCTL_SHIFT|macro|MIPI_DSI_PHYTIMING2_M_THSTRAILCTL_SHIFT
DECL|MIPI_DSI_PHYTIMING2_M_THSTRAILCTL|macro|MIPI_DSI_PHYTIMING2_M_THSTRAILCTL
DECL|MIPI_DSI_PHYTIMING2_M_THSZEROCTL_MASK|macro|MIPI_DSI_PHYTIMING2_M_THSZEROCTL_MASK
DECL|MIPI_DSI_PHYTIMING2_M_THSZEROCTL_SHIFT|macro|MIPI_DSI_PHYTIMING2_M_THSZEROCTL_SHIFT
DECL|MIPI_DSI_PHYTIMING2_M_THSZEROCTL|macro|MIPI_DSI_PHYTIMING2_M_THSZEROCTL
DECL|MIPI_DSI_PHYTIMING2_REG|macro|MIPI_DSI_PHYTIMING2_REG
DECL|MIPI_DSI_PHYTIMING2|macro|MIPI_DSI_PHYTIMING2
DECL|MIPI_DSI_PHYTIMING_M_THSEXITCTL_MASK|macro|MIPI_DSI_PHYTIMING_M_THSEXITCTL_MASK
DECL|MIPI_DSI_PHYTIMING_M_THSEXITCTL_SHIFT|macro|MIPI_DSI_PHYTIMING_M_THSEXITCTL_SHIFT
DECL|MIPI_DSI_PHYTIMING_M_THSEXITCTL|macro|MIPI_DSI_PHYTIMING_M_THSEXITCTL
DECL|MIPI_DSI_PHYTIMING_M_TLPXCTL_MASK|macro|MIPI_DSI_PHYTIMING_M_TLPXCTL_MASK
DECL|MIPI_DSI_PHYTIMING_M_TLPXCTL_SHIFT|macro|MIPI_DSI_PHYTIMING_M_TLPXCTL_SHIFT
DECL|MIPI_DSI_PHYTIMING_M_TLPXCTL|macro|MIPI_DSI_PHYTIMING_M_TLPXCTL
DECL|MIPI_DSI_PHYTIMING_REG|macro|MIPI_DSI_PHYTIMING_REG
DECL|MIPI_DSI_PHYTIMING|macro|MIPI_DSI_PHYTIMING
DECL|MIPI_DSI_PKTHDR_PACKETHEADER_MASK|macro|MIPI_DSI_PKTHDR_PACKETHEADER_MASK
DECL|MIPI_DSI_PKTHDR_PACKETHEADER_SHIFT|macro|MIPI_DSI_PKTHDR_PACKETHEADER_SHIFT
DECL|MIPI_DSI_PKTHDR_PACKETHEADER|macro|MIPI_DSI_PKTHDR_PACKETHEADER
DECL|MIPI_DSI_PKTHDR_REG|macro|MIPI_DSI_PKTHDR_REG
DECL|MIPI_DSI_PKTHDR|macro|MIPI_DSI_PKTHDR
DECL|MIPI_DSI_PLLCTRL1_M_PLLCTL0_MASK|macro|MIPI_DSI_PLLCTRL1_M_PLLCTL0_MASK
DECL|MIPI_DSI_PLLCTRL1_M_PLLCTL0_SHIFT|macro|MIPI_DSI_PLLCTRL1_M_PLLCTL0_SHIFT
DECL|MIPI_DSI_PLLCTRL1_M_PLLCTL0|macro|MIPI_DSI_PLLCTRL1_M_PLLCTL0
DECL|MIPI_DSI_PLLCTRL1_REG|macro|MIPI_DSI_PLLCTRL1_REG
DECL|MIPI_DSI_PLLCTRL1|macro|MIPI_DSI_PLLCTRL1
DECL|MIPI_DSI_PLLCTRL2_M_PLLCTL1_MASK|macro|MIPI_DSI_PLLCTRL2_M_PLLCTL1_MASK
DECL|MIPI_DSI_PLLCTRL2_M_PLLCTL1_SHIFT|macro|MIPI_DSI_PLLCTRL2_M_PLLCTL1_SHIFT
DECL|MIPI_DSI_PLLCTRL2_M_PLLCTL1|macro|MIPI_DSI_PLLCTRL2_M_PLLCTL1
DECL|MIPI_DSI_PLLCTRL2_REG|macro|MIPI_DSI_PLLCTRL2_REG
DECL|MIPI_DSI_PLLCTRL2|macro|MIPI_DSI_PLLCTRL2
DECL|MIPI_DSI_PLLCTRL_1G_FREQ_BAND_MASK|macro|MIPI_DSI_PLLCTRL_1G_FREQ_BAND_MASK
DECL|MIPI_DSI_PLLCTRL_1G_FREQ_BAND_SHIFT|macro|MIPI_DSI_PLLCTRL_1G_FREQ_BAND_SHIFT
DECL|MIPI_DSI_PLLCTRL_1G_FREQ_BAND|macro|MIPI_DSI_PLLCTRL_1G_FREQ_BAND
DECL|MIPI_DSI_PLLCTRL_1G_HSZEROCTL_MASK|macro|MIPI_DSI_PLLCTRL_1G_HSZEROCTL_MASK
DECL|MIPI_DSI_PLLCTRL_1G_HSZEROCTL_SHIFT|macro|MIPI_DSI_PLLCTRL_1G_HSZEROCTL_SHIFT
DECL|MIPI_DSI_PLLCTRL_1G_HSZEROCTL|macro|MIPI_DSI_PLLCTRL_1G_HSZEROCTL
DECL|MIPI_DSI_PLLCTRL_1G_PREPRCTL_MASK|macro|MIPI_DSI_PLLCTRL_1G_PREPRCTL_MASK
DECL|MIPI_DSI_PLLCTRL_1G_PREPRCTL_SHIFT|macro|MIPI_DSI_PLLCTRL_1G_PREPRCTL_SHIFT
DECL|MIPI_DSI_PLLCTRL_1G_PREPRCTL|macro|MIPI_DSI_PLLCTRL_1G_PREPRCTL
DECL|MIPI_DSI_PLLCTRL_1G_PRPRCTLCLK_MASK|macro|MIPI_DSI_PLLCTRL_1G_PRPRCTLCLK_MASK
DECL|MIPI_DSI_PLLCTRL_1G_PRPRCTLCLK_SHIFT|macro|MIPI_DSI_PLLCTRL_1G_PRPRCTLCLK_SHIFT
DECL|MIPI_DSI_PLLCTRL_1G_PRPRCTLCLK|macro|MIPI_DSI_PLLCTRL_1G_PRPRCTLCLK
DECL|MIPI_DSI_PLLCTRL_1G_REG|macro|MIPI_DSI_PLLCTRL_1G_REG
DECL|MIPI_DSI_PLLCTRL_1G|macro|MIPI_DSI_PLLCTRL_1G
DECL|MIPI_DSI_PLLCTRL_DPDNSWAP_CLK_MASK|macro|MIPI_DSI_PLLCTRL_DPDNSWAP_CLK_MASK
DECL|MIPI_DSI_PLLCTRL_DPDNSWAP_CLK_SHIFT|macro|MIPI_DSI_PLLCTRL_DPDNSWAP_CLK_SHIFT
DECL|MIPI_DSI_PLLCTRL_DPDNSWAP_DAT_MASK|macro|MIPI_DSI_PLLCTRL_DPDNSWAP_DAT_MASK
DECL|MIPI_DSI_PLLCTRL_DPDNSWAP_DAT_SHIFT|macro|MIPI_DSI_PLLCTRL_DPDNSWAP_DAT_SHIFT
DECL|MIPI_DSI_PLLCTRL_PLLEN_MASK|macro|MIPI_DSI_PLLCTRL_PLLEN_MASK
DECL|MIPI_DSI_PLLCTRL_PLLEN_SHIFT|macro|MIPI_DSI_PLLCTRL_PLLEN_SHIFT
DECL|MIPI_DSI_PLLCTRL_PMS_MASK|macro|MIPI_DSI_PLLCTRL_PMS_MASK
DECL|MIPI_DSI_PLLCTRL_PMS_SHIFT|macro|MIPI_DSI_PLLCTRL_PMS_SHIFT
DECL|MIPI_DSI_PLLCTRL_PMS|macro|MIPI_DSI_PLLCTRL_PMS
DECL|MIPI_DSI_PLLCTRL_REG|macro|MIPI_DSI_PLLCTRL_REG
DECL|MIPI_DSI_PLLCTRL|macro|MIPI_DSI_PLLCTRL
DECL|MIPI_DSI_PLLTMR_PLLTIMER_MASK|macro|MIPI_DSI_PLLTMR_PLLTIMER_MASK
DECL|MIPI_DSI_PLLTMR_PLLTIMER_SHIFT|macro|MIPI_DSI_PLLTMR_PLLTIMER_SHIFT
DECL|MIPI_DSI_PLLTMR_PLLTIMER|macro|MIPI_DSI_PLLTMR_PLLTIMER
DECL|MIPI_DSI_PLLTMR_REG|macro|MIPI_DSI_PLLTMR_REG
DECL|MIPI_DSI_PLLTMR|macro|MIPI_DSI_PLLTMR
DECL|MIPI_DSI_RGB_STATUS_CMDMODE_INSEL_MASK|macro|MIPI_DSI_RGB_STATUS_CMDMODE_INSEL_MASK
DECL|MIPI_DSI_RGB_STATUS_CMDMODE_INSEL_SHIFT|macro|MIPI_DSI_RGB_STATUS_CMDMODE_INSEL_SHIFT
DECL|MIPI_DSI_RGB_STATUS_REG|macro|MIPI_DSI_RGB_STATUS_REG
DECL|MIPI_DSI_RGB_STATUS_RGBSTATE_MASK|macro|MIPI_DSI_RGB_STATUS_RGBSTATE_MASK
DECL|MIPI_DSI_RGB_STATUS_RGBSTATE_SHIFT|macro|MIPI_DSI_RGB_STATUS_RGBSTATE_SHIFT
DECL|MIPI_DSI_RGB_STATUS_RGBSTATE|macro|MIPI_DSI_RGB_STATUS_RGBSTATE
DECL|MIPI_DSI_RGB_STATUS|macro|MIPI_DSI_RGB_STATUS
DECL|MIPI_DSI_RXFIFO_REG|macro|MIPI_DSI_RXFIFO_REG
DECL|MIPI_DSI_RXFIFO_RXFIFO_MASK|macro|MIPI_DSI_RXFIFO_RXFIFO_MASK
DECL|MIPI_DSI_RXFIFO_RXFIFO_SHIFT|macro|MIPI_DSI_RXFIFO_RXFIFO_SHIFT
DECL|MIPI_DSI_RXFIFO_RXFIFO|macro|MIPI_DSI_RXFIFO_RXFIFO
DECL|MIPI_DSI_RXFIFO|macro|MIPI_DSI_RXFIFO
DECL|MIPI_DSI_SDRESOL_REG|macro|MIPI_DSI_SDRESOL_REG
DECL|MIPI_DSI_SDRESOL_SUBHRESOL_MASK|macro|MIPI_DSI_SDRESOL_SUBHRESOL_MASK
DECL|MIPI_DSI_SDRESOL_SUBHRESOL_SHIFT|macro|MIPI_DSI_SDRESOL_SUBHRESOL_SHIFT
DECL|MIPI_DSI_SDRESOL_SUBHRESOL|macro|MIPI_DSI_SDRESOL_SUBHRESOL
DECL|MIPI_DSI_SDRESOL_SUBSTANDBY_MASK|macro|MIPI_DSI_SDRESOL_SUBSTANDBY_MASK
DECL|MIPI_DSI_SDRESOL_SUBSTANDBY_SHIFT|macro|MIPI_DSI_SDRESOL_SUBSTANDBY_SHIFT
DECL|MIPI_DSI_SDRESOL_SUBVRESOL_MASK|macro|MIPI_DSI_SDRESOL_SUBVRESOL_MASK
DECL|MIPI_DSI_SDRESOL_SUBVRESOL_SHIFT|macro|MIPI_DSI_SDRESOL_SUBVRESOL_SHIFT
DECL|MIPI_DSI_SDRESOL_SUBVRESOL|macro|MIPI_DSI_SDRESOL_SUBVRESOL
DECL|MIPI_DSI_SDRESOL|macro|MIPI_DSI_SDRESOL
DECL|MIPI_DSI_STATUS_DIRECTION_MASK|macro|MIPI_DSI_STATUS_DIRECTION_MASK
DECL|MIPI_DSI_STATUS_DIRECTION_SHIFT|macro|MIPI_DSI_STATUS_DIRECTION_SHIFT
DECL|MIPI_DSI_STATUS_PLLSTABLE_MASK|macro|MIPI_DSI_STATUS_PLLSTABLE_MASK
DECL|MIPI_DSI_STATUS_PLLSTABLE_SHIFT|macro|MIPI_DSI_STATUS_PLLSTABLE_SHIFT
DECL|MIPI_DSI_STATUS_REG|macro|MIPI_DSI_STATUS_REG
DECL|MIPI_DSI_STATUS_STOPSTATECLK_MASK|macro|MIPI_DSI_STATUS_STOPSTATECLK_MASK
DECL|MIPI_DSI_STATUS_STOPSTATECLK_SHIFT|macro|MIPI_DSI_STATUS_STOPSTATECLK_SHIFT
DECL|MIPI_DSI_STATUS_STOPSTATEDAT_MASK|macro|MIPI_DSI_STATUS_STOPSTATEDAT_MASK
DECL|MIPI_DSI_STATUS_STOPSTATEDAT_SHIFT|macro|MIPI_DSI_STATUS_STOPSTATEDAT_SHIFT
DECL|MIPI_DSI_STATUS_STOPSTATEDAT|macro|MIPI_DSI_STATUS_STOPSTATEDAT
DECL|MIPI_DSI_STATUS_SWRSTRLS_MASK|macro|MIPI_DSI_STATUS_SWRSTRLS_MASK
DECL|MIPI_DSI_STATUS_SWRSTRLS_SHIFT|macro|MIPI_DSI_STATUS_SWRSTRLS_SHIFT
DECL|MIPI_DSI_STATUS_TXREADYHSCLK_MASK|macro|MIPI_DSI_STATUS_TXREADYHSCLK_MASK
DECL|MIPI_DSI_STATUS_TXREADYHSCLK_SHIFT|macro|MIPI_DSI_STATUS_TXREADYHSCLK_SHIFT
DECL|MIPI_DSI_STATUS_ULPSCLK_MASK|macro|MIPI_DSI_STATUS_ULPSCLK_MASK
DECL|MIPI_DSI_STATUS_ULPSCLK_SHIFT|macro|MIPI_DSI_STATUS_ULPSCLK_SHIFT
DECL|MIPI_DSI_STATUS_ULPSDAT_MASK|macro|MIPI_DSI_STATUS_ULPSDAT_MASK
DECL|MIPI_DSI_STATUS_ULPSDAT_SHIFT|macro|MIPI_DSI_STATUS_ULPSDAT_SHIFT
DECL|MIPI_DSI_STATUS_ULPSDAT|macro|MIPI_DSI_STATUS_ULPSDAT
DECL|MIPI_DSI_STATUS|macro|MIPI_DSI_STATUS
DECL|MIPI_DSI_SWRST_FUNCRST_MASK|macro|MIPI_DSI_SWRST_FUNCRST_MASK
DECL|MIPI_DSI_SWRST_FUNCRST_SHIFT|macro|MIPI_DSI_SWRST_FUNCRST_SHIFT
DECL|MIPI_DSI_SWRST_REG|macro|MIPI_DSI_SWRST_REG
DECL|MIPI_DSI_SWRST_SWRST_MASK|macro|MIPI_DSI_SWRST_SWRST_MASK
DECL|MIPI_DSI_SWRST_SWRST_SHIFT|macro|MIPI_DSI_SWRST_SWRST_SHIFT
DECL|MIPI_DSI_SWRST|macro|MIPI_DSI_SWRST
DECL|MIPI_DSI_TIMEOUT_BTAOUT_MASK|macro|MIPI_DSI_TIMEOUT_BTAOUT_MASK
DECL|MIPI_DSI_TIMEOUT_BTAOUT_SHIFT|macro|MIPI_DSI_TIMEOUT_BTAOUT_SHIFT
DECL|MIPI_DSI_TIMEOUT_BTAOUT|macro|MIPI_DSI_TIMEOUT_BTAOUT
DECL|MIPI_DSI_TIMEOUT_LPDRTOUT_MASK|macro|MIPI_DSI_TIMEOUT_LPDRTOUT_MASK
DECL|MIPI_DSI_TIMEOUT_LPDRTOUT_SHIFT|macro|MIPI_DSI_TIMEOUT_LPDRTOUT_SHIFT
DECL|MIPI_DSI_TIMEOUT_LPDRTOUT|macro|MIPI_DSI_TIMEOUT_LPDRTOUT
DECL|MIPI_DSI_TIMEOUT_REG|macro|MIPI_DSI_TIMEOUT_REG
DECL|MIPI_DSI_TIMEOUT|macro|MIPI_DSI_TIMEOUT
DECL|MIPI_DSI_Type|typedef|} MIPI_DSI_Type, *MIPI_DSI_MemMapPtr;
DECL|MIPI_DSI_VERSION_REG|macro|MIPI_DSI_VERSION_REG
DECL|MIPI_DSI_VERSION_VERSION_MASK|macro|MIPI_DSI_VERSION_VERSION_MASK
DECL|MIPI_DSI_VERSION_VERSION_SHIFT|macro|MIPI_DSI_VERSION_VERSION_SHIFT
DECL|MIPI_DSI_VERSION_VERSION|macro|MIPI_DSI_VERSION_VERSION
DECL|MIPI_DSI_VERSION|macro|MIPI_DSI_VERSION
DECL|MIPI_DSI|macro|MIPI_DSI
DECL|MIPI_PDNSCR|member|__IO uint32_t MIPI_PDNSCR; /**< GPC PGC Down Sequence Control Register, offset: 0xC08 */
DECL|MIPI_PUPSCR|member|__IO uint32_t MIPI_PUPSCR; /**< GPC PGC Up Sequence Control Register, offset: 0xC04 */
DECL|MIPI_SR|member|__IO uint32_t MIPI_SR; /**< GPC PGC Status Register, offset: 0xC0C */
DECL|MISC_ROOT_CLR|member|__IO uint32_t MISC_ROOT_CLR; /**< Miscellaneous Register, array offset: 0x8018, array step: 0x80 */
DECL|MISC_ROOT_SET|member|__IO uint32_t MISC_ROOT_SET; /**< Miscellaneous Register, array offset: 0x8014, array step: 0x80 */
DECL|MISC_ROOT_TOG|member|__IO uint32_t MISC_ROOT_TOG; /**< Miscellaneous Register, array offset: 0x801C, array step: 0x80 */
DECL|MISC|member|__IO uint32_t MISC; /**< GPC Miscellaneous register, offset: 0x2C */
DECL|MISC|member|__IO uint32_t MISC; /**< Miscellaneous Register, array offset: 0x8010, array step: 0x80 */
DECL|MIX_CTRL|member|__IO uint32_t MIX_CTRL; /**< GPC PGC Control Register, offset: 0xA00 */
DECL|MIX_CTRL|member|__IO uint32_t MIX_CTRL; /**< Mixer Control, offset: 0x48 */
DECL|MIX_PDNSCR|member|__IO uint32_t MIX_PDNSCR; /**< GPC PGC Down Sequence Control Register, offset: 0xA08 */
DECL|MIX_PUPSCR|member|__IO uint32_t MIX_PUPSCR; /**< GPC PGC Up Sequence Control Register, offset: 0xA04 */
DECL|MIX_SR|member|__IO uint32_t MIX_SR; /**< GPC PGC Status Register, offset: 0xA0C */
DECL|MLPCR|member|__IO uint32_t MLPCR; /**< Memory low power control register, offset: 0x20 */
DECL|MMC_BOOT|member|__IO uint32_t MMC_BOOT; /**< MMC Boot Register, offset: 0xC4 */
DECL|MMFR|member|__IO uint32_t MMFR; /**< MII Management Frame Register, offset: 0x40 */
DECL|MODE_CLR|member|__IO uint32_t MODE_CLR; /**< Hardware ECC Accelerator Mode Register, offset: 0x28 */
DECL|MODE_SET|member|__IO uint32_t MODE_SET; /**< Hardware ECC Accelerator Mode Register, offset: 0x24 */
DECL|MODE_TOG|member|__IO uint32_t MODE_TOG; /**< Hardware ECC Accelerator Mode Register, offset: 0x2C */
DECL|MODE|member|__IO uint32_t MODE; /**< Features Mode Selection, offset: 0x54 */
DECL|MODE|member|__IO uint32_t MODE; /**< Hardware ECC Accelerator Mode Register, offset: 0x20 */
DECL|MOD|member|__IO uint32_t MOD; /**< Modulo, offset: 0x8 */
DECL|MRBR1|member|__IO uint32_t MRBR1; /**< Maximum Receive Buffer Size Register - Ring 1, offset: 0x168 */
DECL|MRBR2|member|__IO uint32_t MRBR2; /**< Maximum Receive Buffer Size Register - Ring 2, offset: 0x174 */
DECL|MRBR|member|__IO uint32_t MRBR; /**< Maximum Receive Buffer Size Register, offset: 0x188 */
DECL|MRCTRL0|member|__IO uint32_t MRCTRL0; /**< Mode Register Read / Write Control Register 0, offset: 0x10 */
DECL|MRCTRL1|member|__IO uint32_t MRCTRL1; /**< Mode Register Read / Write Control Register 1, offset: 0x14 */
DECL|MRC|member|__IO uint32_t MRC; /**< Memory Region Control, array offset: 0x808, array step: 0x10 */
DECL|MREA|member|__IO uint32_t MREA; /**< Memory Region End Address, array offset: 0x804, array step: 0x10 */
DECL|MRSA|member|__IO uint32_t MRSA; /**< Memory Region Start Address, array offset: 0x800, array step: 0x10 */
DECL|MRSTAT|member|__I uint32_t MRSTAT; /**< Mode Register Read / Write Status Register, offset: 0x18 */
DECL|MRVS|member|__IO uint32_t MRVS; /**< Memory Region Violation Status, array offset: 0x80C, array step: 0x10 */
DECL|MR|member|} MR[52];
DECL|MSCR|member|__IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */
DECL|MSGDATA|member|__O uint32_t MSGDATA; /**< Message Data Register, offset: 0x40 */
DECL|MSTR|member|__IO uint32_t MSTR; /**< Master Register, offset: 0x0 */
DECL|MSYNC|member|__IO uint32_t MSYNC; /**< , offset: 0x2C */
DECL|MUB_BASE_PTR|macro|MUB_BASE_PTR
DECL|MUB_BASE|macro|MUB_BASE
DECL|MUB_CR|macro|MUB_CR
DECL|MUB_RR0|macro|MUB_RR0
DECL|MUB_RR1|macro|MUB_RR1
DECL|MUB_RR2|macro|MUB_RR2
DECL|MUB_RR3|macro|MUB_RR3
DECL|MUB_RR|macro|MUB_RR
DECL|MUB_SR|macro|MUB_SR
DECL|MUB_TR0|macro|MUB_TR0
DECL|MUB_TR1|macro|MUB_TR1
DECL|MUB_TR2|macro|MUB_TR2
DECL|MUB_TR3|macro|MUB_TR3
DECL|MUB_TR|macro|MUB_TR
DECL|MUB|macro|MUB
DECL|MULTI_PKT|member|__IO uint32_t MULTI_PKT; /**< , offset: 0x78 */
DECL|MU_A7_IRQn|enumerator|MU_A7_IRQn = 88, /**< Interrupt to A7 */
DECL|MU_BASE_ADDRS|macro|MU_BASE_ADDRS
DECL|MU_BASE_PTRS|macro|MU_BASE_PTRS
DECL|MU_CR_Fn_MASK|macro|MU_CR_Fn_MASK
DECL|MU_CR_Fn_SHIFT|macro|MU_CR_Fn_SHIFT
DECL|MU_CR_Fn|macro|MU_CR_Fn
DECL|MU_CR_GIEn_MASK|macro|MU_CR_GIEn_MASK
DECL|MU_CR_GIEn_SHIFT|macro|MU_CR_GIEn_SHIFT
DECL|MU_CR_GIEn|macro|MU_CR_GIEn
DECL|MU_CR_GIRn_MASK|macro|MU_CR_GIRn_MASK
DECL|MU_CR_GIRn_SHIFT|macro|MU_CR_GIRn_SHIFT
DECL|MU_CR_GIRn|macro|MU_CR_GIRn
DECL|MU_CR_HRM_MASK|macro|MU_CR_HRM_MASK
DECL|MU_CR_HRM_SHIFT|macro|MU_CR_HRM_SHIFT
DECL|MU_CR_REG|macro|MU_CR_REG
DECL|MU_CR_RIEn_MASK|macro|MU_CR_RIEn_MASK
DECL|MU_CR_RIEn_SHIFT|macro|MU_CR_RIEn_SHIFT
DECL|MU_CR_RIEn|macro|MU_CR_RIEn
DECL|MU_CR_TIEn_MASK|macro|MU_CR_TIEn_MASK
DECL|MU_CR_TIEn_SHIFT|macro|MU_CR_TIEn_SHIFT
DECL|MU_CR_TIEn|macro|MU_CR_TIEn
DECL|MU_IRQS|macro|MU_IRQS
DECL|MU_M4_IRQn|enumerator|MU_M4_IRQn = 97, /**< Interrupt to M4 */
DECL|MU_MemMapPtr|typedef|} MU_Type, *MU_MemMapPtr;
DECL|MU_RR_COUNT|macro|MU_RR_COUNT
DECL|MU_RR_REG|macro|MU_RR_REG
DECL|MU_RR_RR0_MASK|macro|MU_RR_RR0_MASK
DECL|MU_RR_RR0_SHIFT|macro|MU_RR_RR0_SHIFT
DECL|MU_RR_RR0|macro|MU_RR_RR0
DECL|MU_SR_EP_MASK|macro|MU_SR_EP_MASK
DECL|MU_SR_EP_SHIFT|macro|MU_SR_EP_SHIFT
DECL|MU_SR_FUP_MASK|macro|MU_SR_FUP_MASK
DECL|MU_SR_FUP_SHIFT|macro|MU_SR_FUP_SHIFT
DECL|MU_SR_Fn_MASK|macro|MU_SR_Fn_MASK
DECL|MU_SR_Fn_SHIFT|macro|MU_SR_Fn_SHIFT
DECL|MU_SR_Fn|macro|MU_SR_Fn
DECL|MU_SR_GIPn_MASK|macro|MU_SR_GIPn_MASK
DECL|MU_SR_GIPn_SHIFT|macro|MU_SR_GIPn_SHIFT
DECL|MU_SR_GIPn|macro|MU_SR_GIPn
DECL|MU_SR_PM_MASK|macro|MU_SR_PM_MASK
DECL|MU_SR_PM_SHIFT|macro|MU_SR_PM_SHIFT
DECL|MU_SR_PM|macro|MU_SR_PM
DECL|MU_SR_REG|macro|MU_SR_REG
DECL|MU_SR_RFn_MASK|macro|MU_SR_RFn_MASK
DECL|MU_SR_RFn_SHIFT|macro|MU_SR_RFn_SHIFT
DECL|MU_SR_RFn|macro|MU_SR_RFn
DECL|MU_SR_RS_MASK|macro|MU_SR_RS_MASK
DECL|MU_SR_RS_SHIFT|macro|MU_SR_RS_SHIFT
DECL|MU_SR_TEn_MASK|macro|MU_SR_TEn_MASK
DECL|MU_SR_TEn_SHIFT|macro|MU_SR_TEn_SHIFT
DECL|MU_SR_TEn|macro|MU_SR_TEn
DECL|MU_TR_COUNT|macro|MU_TR_COUNT
DECL|MU_TR_REG|macro|MU_TR_REG
DECL|MU_TR_TR0_MASK|macro|MU_TR_TR0_MASK
DECL|MU_TR_TR0_SHIFT|macro|MU_TR_TR0_SHIFT
DECL|MU_TR_TR0|macro|MU_TR_TR0
DECL|MU_Type|typedef|} MU_Type, *MU_MemMapPtr;
DECL|MVPORCH|member|__IO uint32_t MVPORCH; /**< Main Display VPORCH Register, offset: 0x24 */
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /**< Cortex-M4 Memory Management Interrupt */
DECL|NEXT_BUF|member|__IO uint32_t NEXT_BUF; /**< LCD Interface Next Buffer Address Register, offset: 0x50 */
DECL|NON_IMG_DATA|member|__IO uint32_t NON_IMG_DATA; /**< Non Image Data, offset: 0x2000 */
DECL|NTF|member|__I uint16_t NTF; /**< Semaphores Processor n IRQ Notification, array offset: 0x80, array step: 0x8 */
DECL|NUMBER_OF_INT_VECTORS|macro|NUMBER_OF_INT_VECTORS
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
DECL|NotAvail_IRQn|enumerator|NotAvail_IRQn = -128, /**< Not available device specific interrupt */
DECL|OCOTP_ANA0_BITS_MASK|macro|OCOTP_ANA0_BITS_MASK
DECL|OCOTP_ANA0_BITS_SHIFT|macro|OCOTP_ANA0_BITS_SHIFT
DECL|OCOTP_ANA0_BITS|macro|OCOTP_ANA0_BITS
DECL|OCOTP_ANA0_REG|macro|OCOTP_ANA0_REG
DECL|OCOTP_ANA0|macro|OCOTP_ANA0
DECL|OCOTP_ANA1_BITS_MASK|macro|OCOTP_ANA1_BITS_MASK
DECL|OCOTP_ANA1_BITS_SHIFT|macro|OCOTP_ANA1_BITS_SHIFT
DECL|OCOTP_ANA1_BITS|macro|OCOTP_ANA1_BITS
DECL|OCOTP_ANA1_REG|macro|OCOTP_ANA1_REG
DECL|OCOTP_ANA1|macro|OCOTP_ANA1
DECL|OCOTP_BASE_ADDRS|macro|OCOTP_BASE_ADDRS
DECL|OCOTP_BASE_PTRS|macro|OCOTP_BASE_PTRS
DECL|OCOTP_BASE_PTR|macro|OCOTP_BASE_PTR
DECL|OCOTP_BASE|macro|OCOTP_BASE
DECL|OCOTP_BOOT_CFG0_BITS_MASK|macro|OCOTP_BOOT_CFG0_BITS_MASK
DECL|OCOTP_BOOT_CFG0_BITS_SHIFT|macro|OCOTP_BOOT_CFG0_BITS_SHIFT
DECL|OCOTP_BOOT_CFG0_BITS|macro|OCOTP_BOOT_CFG0_BITS
DECL|OCOTP_BOOT_CFG0_REG|macro|OCOTP_BOOT_CFG0_REG
DECL|OCOTP_BOOT_CFG0|macro|OCOTP_BOOT_CFG0
DECL|OCOTP_BOOT_CFG1_BITS_MASK|macro|OCOTP_BOOT_CFG1_BITS_MASK
DECL|OCOTP_BOOT_CFG1_BITS_SHIFT|macro|OCOTP_BOOT_CFG1_BITS_SHIFT
DECL|OCOTP_BOOT_CFG1_BITS|macro|OCOTP_BOOT_CFG1_BITS
DECL|OCOTP_BOOT_CFG1_REG|macro|OCOTP_BOOT_CFG1_REG
DECL|OCOTP_BOOT_CFG1|macro|OCOTP_BOOT_CFG1
DECL|OCOTP_BOOT_CFG2_BITS_MASK|macro|OCOTP_BOOT_CFG2_BITS_MASK
DECL|OCOTP_BOOT_CFG2_BITS_SHIFT|macro|OCOTP_BOOT_CFG2_BITS_SHIFT
DECL|OCOTP_BOOT_CFG2_BITS|macro|OCOTP_BOOT_CFG2_BITS
DECL|OCOTP_BOOT_CFG2_REG|macro|OCOTP_BOOT_CFG2_REG
DECL|OCOTP_BOOT_CFG2|macro|OCOTP_BOOT_CFG2
DECL|OCOTP_BOOT_CFG3_BITS_MASK|macro|OCOTP_BOOT_CFG3_BITS_MASK
DECL|OCOTP_BOOT_CFG3_BITS_SHIFT|macro|OCOTP_BOOT_CFG3_BITS_SHIFT
DECL|OCOTP_BOOT_CFG3_BITS|macro|OCOTP_BOOT_CFG3_BITS
DECL|OCOTP_BOOT_CFG3_REG|macro|OCOTP_BOOT_CFG3_REG
DECL|OCOTP_BOOT_CFG3|macro|OCOTP_BOOT_CFG3
DECL|OCOTP_BOOT_CFG4_BITS_MASK|macro|OCOTP_BOOT_CFG4_BITS_MASK
DECL|OCOTP_BOOT_CFG4_BITS_SHIFT|macro|OCOTP_BOOT_CFG4_BITS_SHIFT
DECL|OCOTP_BOOT_CFG4_BITS|macro|OCOTP_BOOT_CFG4_BITS
DECL|OCOTP_BOOT_CFG4_REG|macro|OCOTP_BOOT_CFG4_REG
DECL|OCOTP_BOOT_CFG4|macro|OCOTP_BOOT_CFG4
DECL|OCOTP_CRC_ADDR_CRC_ADDR_MASK|macro|OCOTP_CRC_ADDR_CRC_ADDR_MASK
DECL|OCOTP_CRC_ADDR_CRC_ADDR_SHIFT|macro|OCOTP_CRC_ADDR_CRC_ADDR_SHIFT
DECL|OCOTP_CRC_ADDR_CRC_ADDR|macro|OCOTP_CRC_ADDR_CRC_ADDR
DECL|OCOTP_CRC_ADDR_DATA_END_ADDR_MASK|macro|OCOTP_CRC_ADDR_DATA_END_ADDR_MASK
DECL|OCOTP_CRC_ADDR_DATA_END_ADDR_SHIFT|macro|OCOTP_CRC_ADDR_DATA_END_ADDR_SHIFT
DECL|OCOTP_CRC_ADDR_DATA_END_ADDR|macro|OCOTP_CRC_ADDR_DATA_END_ADDR
DECL|OCOTP_CRC_ADDR_DATA_START_ADDR_MASK|macro|OCOTP_CRC_ADDR_DATA_START_ADDR_MASK
DECL|OCOTP_CRC_ADDR_DATA_START_ADDR_SHIFT|macro|OCOTP_CRC_ADDR_DATA_START_ADDR_SHIFT
DECL|OCOTP_CRC_ADDR_DATA_START_ADDR|macro|OCOTP_CRC_ADDR_DATA_START_ADDR
DECL|OCOTP_CRC_ADDR_REG|macro|OCOTP_CRC_ADDR_REG
DECL|OCOTP_CRC_ADDR_RSVD0_MASK|macro|OCOTP_CRC_ADDR_RSVD0_MASK
DECL|OCOTP_CRC_ADDR_RSVD0_SHIFT|macro|OCOTP_CRC_ADDR_RSVD0_SHIFT
DECL|OCOTP_CRC_ADDR_RSVD0|macro|OCOTP_CRC_ADDR_RSVD0
DECL|OCOTP_CRC_ADDR|macro|OCOTP_CRC_ADDR
DECL|OCOTP_CRC_GP10_BITS_MASK|macro|OCOTP_CRC_GP10_BITS_MASK
DECL|OCOTP_CRC_GP10_BITS_SHIFT|macro|OCOTP_CRC_GP10_BITS_SHIFT
DECL|OCOTP_CRC_GP10_BITS|macro|OCOTP_CRC_GP10_BITS
DECL|OCOTP_CRC_GP10_REG|macro|OCOTP_CRC_GP10_REG
DECL|OCOTP_CRC_GP10|macro|OCOTP_CRC_GP10
DECL|OCOTP_CRC_GP11_BITS_MASK|macro|OCOTP_CRC_GP11_BITS_MASK
DECL|OCOTP_CRC_GP11_BITS_SHIFT|macro|OCOTP_CRC_GP11_BITS_SHIFT
DECL|OCOTP_CRC_GP11_BITS|macro|OCOTP_CRC_GP11_BITS
DECL|OCOTP_CRC_GP11_REG|macro|OCOTP_CRC_GP11_REG
DECL|OCOTP_CRC_GP11|macro|OCOTP_CRC_GP11
DECL|OCOTP_CRC_GP20_BITS_MASK|macro|OCOTP_CRC_GP20_BITS_MASK
DECL|OCOTP_CRC_GP20_BITS_SHIFT|macro|OCOTP_CRC_GP20_BITS_SHIFT
DECL|OCOTP_CRC_GP20_BITS|macro|OCOTP_CRC_GP20_BITS
DECL|OCOTP_CRC_GP20_REG|macro|OCOTP_CRC_GP20_REG
DECL|OCOTP_CRC_GP20|macro|OCOTP_CRC_GP20
DECL|OCOTP_CRC_GP21_BITS_MASK|macro|OCOTP_CRC_GP21_BITS_MASK
DECL|OCOTP_CRC_GP21_BITS_SHIFT|macro|OCOTP_CRC_GP21_BITS_SHIFT
DECL|OCOTP_CRC_GP21_BITS|macro|OCOTP_CRC_GP21_BITS
DECL|OCOTP_CRC_GP21_REG|macro|OCOTP_CRC_GP21_REG
DECL|OCOTP_CRC_GP21|macro|OCOTP_CRC_GP21
DECL|OCOTP_CRC_VALUE_DATA_MASK|macro|OCOTP_CRC_VALUE_DATA_MASK
DECL|OCOTP_CRC_VALUE_DATA_SHIFT|macro|OCOTP_CRC_VALUE_DATA_SHIFT
DECL|OCOTP_CRC_VALUE_DATA|macro|OCOTP_CRC_VALUE_DATA
DECL|OCOTP_CRC_VALUE_REG|macro|OCOTP_CRC_VALUE_REG
DECL|OCOTP_CRC_VALUE|macro|OCOTP_CRC_VALUE
DECL|OCOTP_CTRL_ADDR_MASK|macro|OCOTP_CTRL_ADDR_MASK
DECL|OCOTP_CTRL_ADDR_SHIFT|macro|OCOTP_CTRL_ADDR_SHIFT
DECL|OCOTP_CTRL_ADDR|macro|OCOTP_CTRL_ADDR
DECL|OCOTP_CTRL_BUSY_MASK|macro|OCOTP_CTRL_BUSY_MASK
DECL|OCOTP_CTRL_BUSY_SHIFT|macro|OCOTP_CTRL_BUSY_SHIFT
DECL|OCOTP_CTRL_CLR_ADDR_MASK|macro|OCOTP_CTRL_CLR_ADDR_MASK
DECL|OCOTP_CTRL_CLR_ADDR_SHIFT|macro|OCOTP_CTRL_CLR_ADDR_SHIFT
DECL|OCOTP_CTRL_CLR_ADDR|macro|OCOTP_CTRL_CLR_ADDR
DECL|OCOTP_CTRL_CLR_BUSY_MASK|macro|OCOTP_CTRL_CLR_BUSY_MASK
DECL|OCOTP_CTRL_CLR_BUSY_SHIFT|macro|OCOTP_CTRL_CLR_BUSY_SHIFT
DECL|OCOTP_CTRL_CLR_CRC_FAIL_MASK|macro|OCOTP_CTRL_CLR_CRC_FAIL_MASK
DECL|OCOTP_CTRL_CLR_CRC_FAIL_SHIFT|macro|OCOTP_CTRL_CLR_CRC_FAIL_SHIFT
DECL|OCOTP_CTRL_CLR_CRC_TEST_MASK|macro|OCOTP_CTRL_CLR_CRC_TEST_MASK
DECL|OCOTP_CTRL_CLR_CRC_TEST_SHIFT|macro|OCOTP_CTRL_CLR_CRC_TEST_SHIFT
DECL|OCOTP_CTRL_CLR_ERROR_MASK|macro|OCOTP_CTRL_CLR_ERROR_MASK
DECL|OCOTP_CTRL_CLR_ERROR_SHIFT|macro|OCOTP_CTRL_CLR_ERROR_SHIFT
DECL|OCOTP_CTRL_CLR_REG|macro|OCOTP_CTRL_CLR_REG
DECL|OCOTP_CTRL_CLR_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_CLR_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_CLR_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_CLR_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_CLR_RSVD0_MASK|macro|OCOTP_CTRL_CLR_RSVD0_MASK
DECL|OCOTP_CTRL_CLR_RSVD0_SHIFT|macro|OCOTP_CTRL_CLR_RSVD0_SHIFT
DECL|OCOTP_CTRL_CLR_RSVD0|macro|OCOTP_CTRL_CLR_RSVD0
DECL|OCOTP_CTRL_CLR_RSVD1_MASK|macro|OCOTP_CTRL_CLR_RSVD1_MASK
DECL|OCOTP_CTRL_CLR_RSVD1_SHIFT|macro|OCOTP_CTRL_CLR_RSVD1_SHIFT
DECL|OCOTP_CTRL_CLR_RSVD1|macro|OCOTP_CTRL_CLR_RSVD1
DECL|OCOTP_CTRL_CLR_WR_UNLOCK_MASK|macro|OCOTP_CTRL_CLR_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_CLR_WR_UNLOCK|macro|OCOTP_CTRL_CLR_WR_UNLOCK
DECL|OCOTP_CTRL_CLR|macro|OCOTP_CTRL_CLR
DECL|OCOTP_CTRL_CRC_FAIL_MASK|macro|OCOTP_CTRL_CRC_FAIL_MASK
DECL|OCOTP_CTRL_CRC_FAIL_SHIFT|macro|OCOTP_CTRL_CRC_FAIL_SHIFT
DECL|OCOTP_CTRL_CRC_TEST_MASK|macro|OCOTP_CTRL_CRC_TEST_MASK
DECL|OCOTP_CTRL_CRC_TEST_SHIFT|macro|OCOTP_CTRL_CRC_TEST_SHIFT
DECL|OCOTP_CTRL_ERROR_MASK|macro|OCOTP_CTRL_ERROR_MASK
DECL|OCOTP_CTRL_ERROR_SHIFT|macro|OCOTP_CTRL_ERROR_SHIFT
DECL|OCOTP_CTRL_REG|macro|OCOTP_CTRL_REG
DECL|OCOTP_CTRL_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_RSVD0_MASK|macro|OCOTP_CTRL_RSVD0_MASK
DECL|OCOTP_CTRL_RSVD0_SHIFT|macro|OCOTP_CTRL_RSVD0_SHIFT
DECL|OCOTP_CTRL_RSVD0|macro|OCOTP_CTRL_RSVD0
DECL|OCOTP_CTRL_RSVD1_MASK|macro|OCOTP_CTRL_RSVD1_MASK
DECL|OCOTP_CTRL_RSVD1_SHIFT|macro|OCOTP_CTRL_RSVD1_SHIFT
DECL|OCOTP_CTRL_RSVD1|macro|OCOTP_CTRL_RSVD1
DECL|OCOTP_CTRL_SET_ADDR_MASK|macro|OCOTP_CTRL_SET_ADDR_MASK
DECL|OCOTP_CTRL_SET_ADDR_SHIFT|macro|OCOTP_CTRL_SET_ADDR_SHIFT
DECL|OCOTP_CTRL_SET_ADDR|macro|OCOTP_CTRL_SET_ADDR
DECL|OCOTP_CTRL_SET_BUSY_MASK|macro|OCOTP_CTRL_SET_BUSY_MASK
DECL|OCOTP_CTRL_SET_BUSY_SHIFT|macro|OCOTP_CTRL_SET_BUSY_SHIFT
DECL|OCOTP_CTRL_SET_CRC_FAIL_MASK|macro|OCOTP_CTRL_SET_CRC_FAIL_MASK
DECL|OCOTP_CTRL_SET_CRC_FAIL_SHIFT|macro|OCOTP_CTRL_SET_CRC_FAIL_SHIFT
DECL|OCOTP_CTRL_SET_CRC_TEST_MASK|macro|OCOTP_CTRL_SET_CRC_TEST_MASK
DECL|OCOTP_CTRL_SET_CRC_TEST_SHIFT|macro|OCOTP_CTRL_SET_CRC_TEST_SHIFT
DECL|OCOTP_CTRL_SET_ERROR_MASK|macro|OCOTP_CTRL_SET_ERROR_MASK
DECL|OCOTP_CTRL_SET_ERROR_SHIFT|macro|OCOTP_CTRL_SET_ERROR_SHIFT
DECL|OCOTP_CTRL_SET_REG|macro|OCOTP_CTRL_SET_REG
DECL|OCOTP_CTRL_SET_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_SET_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_SET_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_SET_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_SET_RSVD0_MASK|macro|OCOTP_CTRL_SET_RSVD0_MASK
DECL|OCOTP_CTRL_SET_RSVD0_SHIFT|macro|OCOTP_CTRL_SET_RSVD0_SHIFT
DECL|OCOTP_CTRL_SET_RSVD0|macro|OCOTP_CTRL_SET_RSVD0
DECL|OCOTP_CTRL_SET_RSVD1_MASK|macro|OCOTP_CTRL_SET_RSVD1_MASK
DECL|OCOTP_CTRL_SET_RSVD1_SHIFT|macro|OCOTP_CTRL_SET_RSVD1_SHIFT
DECL|OCOTP_CTRL_SET_RSVD1|macro|OCOTP_CTRL_SET_RSVD1
DECL|OCOTP_CTRL_SET_WR_UNLOCK_MASK|macro|OCOTP_CTRL_SET_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_SET_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_SET_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_SET_WR_UNLOCK|macro|OCOTP_CTRL_SET_WR_UNLOCK
DECL|OCOTP_CTRL_SET|macro|OCOTP_CTRL_SET
DECL|OCOTP_CTRL_TOG_ADDR_MASK|macro|OCOTP_CTRL_TOG_ADDR_MASK
DECL|OCOTP_CTRL_TOG_ADDR_SHIFT|macro|OCOTP_CTRL_TOG_ADDR_SHIFT
DECL|OCOTP_CTRL_TOG_ADDR|macro|OCOTP_CTRL_TOG_ADDR
DECL|OCOTP_CTRL_TOG_BUSY_MASK|macro|OCOTP_CTRL_TOG_BUSY_MASK
DECL|OCOTP_CTRL_TOG_BUSY_SHIFT|macro|OCOTP_CTRL_TOG_BUSY_SHIFT
DECL|OCOTP_CTRL_TOG_CRC_FAIL_MASK|macro|OCOTP_CTRL_TOG_CRC_FAIL_MASK
DECL|OCOTP_CTRL_TOG_CRC_FAIL_SHIFT|macro|OCOTP_CTRL_TOG_CRC_FAIL_SHIFT
DECL|OCOTP_CTRL_TOG_CRC_TEST_MASK|macro|OCOTP_CTRL_TOG_CRC_TEST_MASK
DECL|OCOTP_CTRL_TOG_CRC_TEST_SHIFT|macro|OCOTP_CTRL_TOG_CRC_TEST_SHIFT
DECL|OCOTP_CTRL_TOG_ERROR_MASK|macro|OCOTP_CTRL_TOG_ERROR_MASK
DECL|OCOTP_CTRL_TOG_ERROR_SHIFT|macro|OCOTP_CTRL_TOG_ERROR_SHIFT
DECL|OCOTP_CTRL_TOG_REG|macro|OCOTP_CTRL_TOG_REG
DECL|OCOTP_CTRL_TOG_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_TOG_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_TOG_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_TOG_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_TOG_RSVD0_MASK|macro|OCOTP_CTRL_TOG_RSVD0_MASK
DECL|OCOTP_CTRL_TOG_RSVD0_SHIFT|macro|OCOTP_CTRL_TOG_RSVD0_SHIFT
DECL|OCOTP_CTRL_TOG_RSVD0|macro|OCOTP_CTRL_TOG_RSVD0
DECL|OCOTP_CTRL_TOG_RSVD1_MASK|macro|OCOTP_CTRL_TOG_RSVD1_MASK
DECL|OCOTP_CTRL_TOG_RSVD1_SHIFT|macro|OCOTP_CTRL_TOG_RSVD1_SHIFT
DECL|OCOTP_CTRL_TOG_RSVD1|macro|OCOTP_CTRL_TOG_RSVD1
DECL|OCOTP_CTRL_TOG_WR_UNLOCK_MASK|macro|OCOTP_CTRL_TOG_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_TOG_WR_UNLOCK|macro|OCOTP_CTRL_TOG_WR_UNLOCK
DECL|OCOTP_CTRL_TOG|macro|OCOTP_CTRL_TOG
DECL|OCOTP_CTRL_WR_UNLOCK_MASK|macro|OCOTP_CTRL_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_WR_UNLOCK|macro|OCOTP_CTRL_WR_UNLOCK
DECL|OCOTP_CTRL|macro|OCOTP_CTRL
DECL|OCOTP_DATA0_DATA0_MASK|macro|OCOTP_DATA0_DATA0_MASK
DECL|OCOTP_DATA0_DATA0_SHIFT|macro|OCOTP_DATA0_DATA0_SHIFT
DECL|OCOTP_DATA0_DATA0|macro|OCOTP_DATA0_DATA0
DECL|OCOTP_DATA0_REG|macro|OCOTP_DATA0_REG
DECL|OCOTP_DATA0|macro|OCOTP_DATA0
DECL|OCOTP_DATA1_DATA1_MASK|macro|OCOTP_DATA1_DATA1_MASK
DECL|OCOTP_DATA1_DATA1_SHIFT|macro|OCOTP_DATA1_DATA1_SHIFT
DECL|OCOTP_DATA1_DATA1|macro|OCOTP_DATA1_DATA1
DECL|OCOTP_DATA1_REG|macro|OCOTP_DATA1_REG
DECL|OCOTP_DATA1|macro|OCOTP_DATA1
DECL|OCOTP_DATA2_DATA2_MASK|macro|OCOTP_DATA2_DATA2_MASK
DECL|OCOTP_DATA2_DATA2_SHIFT|macro|OCOTP_DATA2_DATA2_SHIFT
DECL|OCOTP_DATA2_DATA2|macro|OCOTP_DATA2_DATA2
DECL|OCOTP_DATA2_REG|macro|OCOTP_DATA2_REG
DECL|OCOTP_DATA2|macro|OCOTP_DATA2
DECL|OCOTP_DATA3_DATA3_MASK|macro|OCOTP_DATA3_DATA3_MASK
DECL|OCOTP_DATA3_DATA3_SHIFT|macro|OCOTP_DATA3_DATA3_SHIFT
DECL|OCOTP_DATA3_DATA3|macro|OCOTP_DATA3_DATA3
DECL|OCOTP_DATA3_REG|macro|OCOTP_DATA3_REG
DECL|OCOTP_DATA3|macro|OCOTP_DATA3
DECL|OCOTP_FIELD_RETURN_BITS_MASK|macro|OCOTP_FIELD_RETURN_BITS_MASK
DECL|OCOTP_FIELD_RETURN_BITS_SHIFT|macro|OCOTP_FIELD_RETURN_BITS_SHIFT
DECL|OCOTP_FIELD_RETURN_BITS|macro|OCOTP_FIELD_RETURN_BITS
DECL|OCOTP_FIELD_RETURN_REG|macro|OCOTP_FIELD_RETURN_REG
DECL|OCOTP_FIELD_RETURN|macro|OCOTP_FIELD_RETURN
DECL|OCOTP_GP10_BITS_MASK|macro|OCOTP_GP10_BITS_MASK
DECL|OCOTP_GP10_BITS_SHIFT|macro|OCOTP_GP10_BITS_SHIFT
DECL|OCOTP_GP10_BITS|macro|OCOTP_GP10_BITS
DECL|OCOTP_GP10_REG|macro|OCOTP_GP10_REG
DECL|OCOTP_GP10|macro|OCOTP_GP10
DECL|OCOTP_GP11_BITS_MASK|macro|OCOTP_GP11_BITS_MASK
DECL|OCOTP_GP11_BITS_SHIFT|macro|OCOTP_GP11_BITS_SHIFT
DECL|OCOTP_GP11_BITS|macro|OCOTP_GP11_BITS
DECL|OCOTP_GP11_REG|macro|OCOTP_GP11_REG
DECL|OCOTP_GP11|macro|OCOTP_GP11
DECL|OCOTP_GP20_BITS_MASK|macro|OCOTP_GP20_BITS_MASK
DECL|OCOTP_GP20_BITS_SHIFT|macro|OCOTP_GP20_BITS_SHIFT
DECL|OCOTP_GP20_BITS|macro|OCOTP_GP20_BITS
DECL|OCOTP_GP20_REG|macro|OCOTP_GP20_REG
DECL|OCOTP_GP20|macro|OCOTP_GP20
DECL|OCOTP_GP21_BITS_MASK|macro|OCOTP_GP21_BITS_MASK
DECL|OCOTP_GP21_BITS_SHIFT|macro|OCOTP_GP21_BITS_SHIFT
DECL|OCOTP_GP21_BITS|macro|OCOTP_GP21_BITS
DECL|OCOTP_GP21_REG|macro|OCOTP_GP21_REG
DECL|OCOTP_GP21|macro|OCOTP_GP21
DECL|OCOTP_LOCK_ANALOG_MASK|macro|OCOTP_LOCK_ANALOG_MASK
DECL|OCOTP_LOCK_ANALOG_SHIFT|macro|OCOTP_LOCK_ANALOG_SHIFT
DECL|OCOTP_LOCK_ANALOG|macro|OCOTP_LOCK_ANALOG
DECL|OCOTP_LOCK_BOOT_CFG_MASK|macro|OCOTP_LOCK_BOOT_CFG_MASK
DECL|OCOTP_LOCK_BOOT_CFG_SHIFT|macro|OCOTP_LOCK_BOOT_CFG_SHIFT
DECL|OCOTP_LOCK_BOOT_CFG|macro|OCOTP_LOCK_BOOT_CFG
DECL|OCOTP_LOCK_CRC_GP1_MASK|macro|OCOTP_LOCK_CRC_GP1_MASK
DECL|OCOTP_LOCK_CRC_GP1_SHIFT|macro|OCOTP_LOCK_CRC_GP1_SHIFT
DECL|OCOTP_LOCK_CRC_GP1|macro|OCOTP_LOCK_CRC_GP1
DECL|OCOTP_LOCK_CRC_GP2_MASK|macro|OCOTP_LOCK_CRC_GP2_MASK
DECL|OCOTP_LOCK_CRC_GP2_SHIFT|macro|OCOTP_LOCK_CRC_GP2_SHIFT
DECL|OCOTP_LOCK_CRC_GP2|macro|OCOTP_LOCK_CRC_GP2
DECL|OCOTP_LOCK_GP1_MASK|macro|OCOTP_LOCK_GP1_MASK
DECL|OCOTP_LOCK_GP1_SHIFT|macro|OCOTP_LOCK_GP1_SHIFT
DECL|OCOTP_LOCK_GP1|macro|OCOTP_LOCK_GP1
DECL|OCOTP_LOCK_GP2_MASK|macro|OCOTP_LOCK_GP2_MASK
DECL|OCOTP_LOCK_GP2_SHIFT|macro|OCOTP_LOCK_GP2_SHIFT
DECL|OCOTP_LOCK_GP2|macro|OCOTP_LOCK_GP2
DECL|OCOTP_LOCK_MAC_ADDR_MASK|macro|OCOTP_LOCK_MAC_ADDR_MASK
DECL|OCOTP_LOCK_MAC_ADDR_SHIFT|macro|OCOTP_LOCK_MAC_ADDR_SHIFT
DECL|OCOTP_LOCK_MAC_ADDR|macro|OCOTP_LOCK_MAC_ADDR
DECL|OCOTP_LOCK_MAU_KEY_MASK|macro|OCOTP_LOCK_MAU_KEY_MASK
DECL|OCOTP_LOCK_MAU_KEY_SHIFT|macro|OCOTP_LOCK_MAU_KEY_SHIFT
DECL|OCOTP_LOCK_MEM_TRIM_MASK|macro|OCOTP_LOCK_MEM_TRIM_MASK
DECL|OCOTP_LOCK_MEM_TRIM_SHIFT|macro|OCOTP_LOCK_MEM_TRIM_SHIFT
DECL|OCOTP_LOCK_MEM_TRIM|macro|OCOTP_LOCK_MEM_TRIM
DECL|OCOTP_LOCK_OTPMK_MASK|macro|OCOTP_LOCK_OTPMK_MASK
DECL|OCOTP_LOCK_OTPMK_SHIFT|macro|OCOTP_LOCK_OTPMK_SHIFT
DECL|OCOTP_LOCK_REG|macro|OCOTP_LOCK_REG
DECL|OCOTP_LOCK_ROM_PATCH_MASK|macro|OCOTP_LOCK_ROM_PATCH_MASK
DECL|OCOTP_LOCK_ROM_PATCH_SHIFT|macro|OCOTP_LOCK_ROM_PATCH_SHIFT
DECL|OCOTP_LOCK_RSVD0_MASK|macro|OCOTP_LOCK_RSVD0_MASK
DECL|OCOTP_LOCK_RSVD0_SHIFT|macro|OCOTP_LOCK_RSVD0_SHIFT
DECL|OCOTP_LOCK_RSVD1_MASK|macro|OCOTP_LOCK_RSVD1_MASK
DECL|OCOTP_LOCK_RSVD1_SHIFT|macro|OCOTP_LOCK_RSVD1_SHIFT
DECL|OCOTP_LOCK_RSVD1|macro|OCOTP_LOCK_RSVD1
DECL|OCOTP_LOCK_RSVD2_MASK|macro|OCOTP_LOCK_RSVD2_MASK
DECL|OCOTP_LOCK_RSVD2_SHIFT|macro|OCOTP_LOCK_RSVD2_SHIFT
DECL|OCOTP_LOCK_RSVD2|macro|OCOTP_LOCK_RSVD2
DECL|OCOTP_LOCK_SJC_RESP_MASK|macro|OCOTP_LOCK_SJC_RESP_MASK
DECL|OCOTP_LOCK_SJC_RESP_SHIFT|macro|OCOTP_LOCK_SJC_RESP_SHIFT
DECL|OCOTP_LOCK_SRK_MASK|macro|OCOTP_LOCK_SRK_MASK
DECL|OCOTP_LOCK_SRK_SHIFT|macro|OCOTP_LOCK_SRK_SHIFT
DECL|OCOTP_LOCK_TESTER_MASK|macro|OCOTP_LOCK_TESTER_MASK
DECL|OCOTP_LOCK_TESTER_SHIFT|macro|OCOTP_LOCK_TESTER_SHIFT
DECL|OCOTP_LOCK_TESTER|macro|OCOTP_LOCK_TESTER
DECL|OCOTP_LOCK_USB_ID_MASK|macro|OCOTP_LOCK_USB_ID_MASK
DECL|OCOTP_LOCK_USB_ID_SHIFT|macro|OCOTP_LOCK_USB_ID_SHIFT
DECL|OCOTP_LOCK_USB_ID|macro|OCOTP_LOCK_USB_ID
DECL|OCOTP_LOCK|macro|OCOTP_LOCK
DECL|OCOTP_MAC_ADDR0_BITS_MASK|macro|OCOTP_MAC_ADDR0_BITS_MASK
DECL|OCOTP_MAC_ADDR0_BITS_SHIFT|macro|OCOTP_MAC_ADDR0_BITS_SHIFT
DECL|OCOTP_MAC_ADDR0_BITS|macro|OCOTP_MAC_ADDR0_BITS
DECL|OCOTP_MAC_ADDR0_REG|macro|OCOTP_MAC_ADDR0_REG
DECL|OCOTP_MAC_ADDR0|macro|OCOTP_MAC_ADDR0
DECL|OCOTP_MAC_ADDR1_BITS_MASK|macro|OCOTP_MAC_ADDR1_BITS_MASK
DECL|OCOTP_MAC_ADDR1_BITS_SHIFT|macro|OCOTP_MAC_ADDR1_BITS_SHIFT
DECL|OCOTP_MAC_ADDR1_BITS|macro|OCOTP_MAC_ADDR1_BITS
DECL|OCOTP_MAC_ADDR1_REG|macro|OCOTP_MAC_ADDR1_REG
DECL|OCOTP_MAC_ADDR1|macro|OCOTP_MAC_ADDR1
DECL|OCOTP_MAC_ADDR2_BITS_MASK|macro|OCOTP_MAC_ADDR2_BITS_MASK
DECL|OCOTP_MAC_ADDR2_BITS_SHIFT|macro|OCOTP_MAC_ADDR2_BITS_SHIFT
DECL|OCOTP_MAC_ADDR2_BITS|macro|OCOTP_MAC_ADDR2_BITS
DECL|OCOTP_MAC_ADDR2_REG|macro|OCOTP_MAC_ADDR2_REG
DECL|OCOTP_MAC_ADDR2|macro|OCOTP_MAC_ADDR2
DECL|OCOTP_MAU_KEY0_BITS_MASK|macro|OCOTP_MAU_KEY0_BITS_MASK
DECL|OCOTP_MAU_KEY0_BITS_SHIFT|macro|OCOTP_MAU_KEY0_BITS_SHIFT
DECL|OCOTP_MAU_KEY0_BITS|macro|OCOTP_MAU_KEY0_BITS
DECL|OCOTP_MAU_KEY0_REG|macro|OCOTP_MAU_KEY0_REG
DECL|OCOTP_MAU_KEY0|macro|OCOTP_MAU_KEY0
DECL|OCOTP_MAU_KEY1_BITS_MASK|macro|OCOTP_MAU_KEY1_BITS_MASK
DECL|OCOTP_MAU_KEY1_BITS_SHIFT|macro|OCOTP_MAU_KEY1_BITS_SHIFT
DECL|OCOTP_MAU_KEY1_BITS|macro|OCOTP_MAU_KEY1_BITS
DECL|OCOTP_MAU_KEY1_REG|macro|OCOTP_MAU_KEY1_REG
DECL|OCOTP_MAU_KEY1|macro|OCOTP_MAU_KEY1
DECL|OCOTP_MAU_KEY2_BITS_MASK|macro|OCOTP_MAU_KEY2_BITS_MASK
DECL|OCOTP_MAU_KEY2_BITS_SHIFT|macro|OCOTP_MAU_KEY2_BITS_SHIFT
DECL|OCOTP_MAU_KEY2_BITS|macro|OCOTP_MAU_KEY2_BITS
DECL|OCOTP_MAU_KEY2_REG|macro|OCOTP_MAU_KEY2_REG
DECL|OCOTP_MAU_KEY2|macro|OCOTP_MAU_KEY2
DECL|OCOTP_MAU_KEY3_BITS_MASK|macro|OCOTP_MAU_KEY3_BITS_MASK
DECL|OCOTP_MAU_KEY3_BITS_SHIFT|macro|OCOTP_MAU_KEY3_BITS_SHIFT
DECL|OCOTP_MAU_KEY3_BITS|macro|OCOTP_MAU_KEY3_BITS
DECL|OCOTP_MAU_KEY3_REG|macro|OCOTP_MAU_KEY3_REG
DECL|OCOTP_MAU_KEY3|macro|OCOTP_MAU_KEY3
DECL|OCOTP_MAU_KEY4_BITS_MASK|macro|OCOTP_MAU_KEY4_BITS_MASK
DECL|OCOTP_MAU_KEY4_BITS_SHIFT|macro|OCOTP_MAU_KEY4_BITS_SHIFT
DECL|OCOTP_MAU_KEY4_BITS|macro|OCOTP_MAU_KEY4_BITS
DECL|OCOTP_MAU_KEY4_REG|macro|OCOTP_MAU_KEY4_REG
DECL|OCOTP_MAU_KEY4|macro|OCOTP_MAU_KEY4
DECL|OCOTP_MAU_KEY5_BITS_MASK|macro|OCOTP_MAU_KEY5_BITS_MASK
DECL|OCOTP_MAU_KEY5_BITS_SHIFT|macro|OCOTP_MAU_KEY5_BITS_SHIFT
DECL|OCOTP_MAU_KEY5_BITS|macro|OCOTP_MAU_KEY5_BITS
DECL|OCOTP_MAU_KEY5_REG|macro|OCOTP_MAU_KEY5_REG
DECL|OCOTP_MAU_KEY5|macro|OCOTP_MAU_KEY5
DECL|OCOTP_MAU_KEY6_BITS_MASK|macro|OCOTP_MAU_KEY6_BITS_MASK
DECL|OCOTP_MAU_KEY6_BITS_SHIFT|macro|OCOTP_MAU_KEY6_BITS_SHIFT
DECL|OCOTP_MAU_KEY6_BITS|macro|OCOTP_MAU_KEY6_BITS
DECL|OCOTP_MAU_KEY6_REG|macro|OCOTP_MAU_KEY6_REG
DECL|OCOTP_MAU_KEY6|macro|OCOTP_MAU_KEY6
DECL|OCOTP_MAU_KEY7_BITS_MASK|macro|OCOTP_MAU_KEY7_BITS_MASK
DECL|OCOTP_MAU_KEY7_BITS_SHIFT|macro|OCOTP_MAU_KEY7_BITS_SHIFT
DECL|OCOTP_MAU_KEY7_BITS|macro|OCOTP_MAU_KEY7_BITS
DECL|OCOTP_MAU_KEY7_REG|macro|OCOTP_MAU_KEY7_REG
DECL|OCOTP_MAU_KEY7|macro|OCOTP_MAU_KEY7
DECL|OCOTP_MEM_TRIM0_BITS_MASK|macro|OCOTP_MEM_TRIM0_BITS_MASK
DECL|OCOTP_MEM_TRIM0_BITS_SHIFT|macro|OCOTP_MEM_TRIM0_BITS_SHIFT
DECL|OCOTP_MEM_TRIM0_BITS|macro|OCOTP_MEM_TRIM0_BITS
DECL|OCOTP_MEM_TRIM0_REG|macro|OCOTP_MEM_TRIM0_REG
DECL|OCOTP_MEM_TRIM0|macro|OCOTP_MEM_TRIM0
DECL|OCOTP_MEM_TRIM1_BITS_MASK|macro|OCOTP_MEM_TRIM1_BITS_MASK
DECL|OCOTP_MEM_TRIM1_BITS_SHIFT|macro|OCOTP_MEM_TRIM1_BITS_SHIFT
DECL|OCOTP_MEM_TRIM1_BITS|macro|OCOTP_MEM_TRIM1_BITS
DECL|OCOTP_MEM_TRIM1_REG|macro|OCOTP_MEM_TRIM1_REG
DECL|OCOTP_MEM_TRIM1|macro|OCOTP_MEM_TRIM1
DECL|OCOTP_MemMapPtr|typedef|} OCOTP_Type, *OCOTP_MemMapPtr;
DECL|OCOTP_OTPMK0_BITS_MASK|macro|OCOTP_OTPMK0_BITS_MASK
DECL|OCOTP_OTPMK0_BITS_SHIFT|macro|OCOTP_OTPMK0_BITS_SHIFT
DECL|OCOTP_OTPMK0_BITS|macro|OCOTP_OTPMK0_BITS
DECL|OCOTP_OTPMK0_REG|macro|OCOTP_OTPMK0_REG
DECL|OCOTP_OTPMK0|macro|OCOTP_OTPMK0
DECL|OCOTP_OTPMK1_BITS_MASK|macro|OCOTP_OTPMK1_BITS_MASK
DECL|OCOTP_OTPMK1_BITS_SHIFT|macro|OCOTP_OTPMK1_BITS_SHIFT
DECL|OCOTP_OTPMK1_BITS|macro|OCOTP_OTPMK1_BITS
DECL|OCOTP_OTPMK1_REG|macro|OCOTP_OTPMK1_REG
DECL|OCOTP_OTPMK1|macro|OCOTP_OTPMK1
DECL|OCOTP_OTPMK2_BITS_MASK|macro|OCOTP_OTPMK2_BITS_MASK
DECL|OCOTP_OTPMK2_BITS_SHIFT|macro|OCOTP_OTPMK2_BITS_SHIFT
DECL|OCOTP_OTPMK2_BITS|macro|OCOTP_OTPMK2_BITS
DECL|OCOTP_OTPMK2_REG|macro|OCOTP_OTPMK2_REG
DECL|OCOTP_OTPMK2|macro|OCOTP_OTPMK2
DECL|OCOTP_OTPMK3_BITS_MASK|macro|OCOTP_OTPMK3_BITS_MASK
DECL|OCOTP_OTPMK3_BITS_SHIFT|macro|OCOTP_OTPMK3_BITS_SHIFT
DECL|OCOTP_OTPMK3_BITS|macro|OCOTP_OTPMK3_BITS
DECL|OCOTP_OTPMK3_REG|macro|OCOTP_OTPMK3_REG
DECL|OCOTP_OTPMK3|macro|OCOTP_OTPMK3
DECL|OCOTP_OTPMK4_BITS_MASK|macro|OCOTP_OTPMK4_BITS_MASK
DECL|OCOTP_OTPMK4_BITS_SHIFT|macro|OCOTP_OTPMK4_BITS_SHIFT
DECL|OCOTP_OTPMK4_BITS|macro|OCOTP_OTPMK4_BITS
DECL|OCOTP_OTPMK4_REG|macro|OCOTP_OTPMK4_REG
DECL|OCOTP_OTPMK4|macro|OCOTP_OTPMK4
DECL|OCOTP_OTPMK5_BITS_MASK|macro|OCOTP_OTPMK5_BITS_MASK
DECL|OCOTP_OTPMK5_BITS_SHIFT|macro|OCOTP_OTPMK5_BITS_SHIFT
DECL|OCOTP_OTPMK5_BITS|macro|OCOTP_OTPMK5_BITS
DECL|OCOTP_OTPMK5_REG|macro|OCOTP_OTPMK5_REG
DECL|OCOTP_OTPMK5|macro|OCOTP_OTPMK5
DECL|OCOTP_OTPMK6_BITS_MASK|macro|OCOTP_OTPMK6_BITS_MASK
DECL|OCOTP_OTPMK6_BITS_SHIFT|macro|OCOTP_OTPMK6_BITS_SHIFT
DECL|OCOTP_OTPMK6_BITS|macro|OCOTP_OTPMK6_BITS
DECL|OCOTP_OTPMK6_REG|macro|OCOTP_OTPMK6_REG
DECL|OCOTP_OTPMK6|macro|OCOTP_OTPMK6
DECL|OCOTP_OTPMK7_BITS_MASK|macro|OCOTP_OTPMK7_BITS_MASK
DECL|OCOTP_OTPMK7_BITS_SHIFT|macro|OCOTP_OTPMK7_BITS_SHIFT
DECL|OCOTP_OTPMK7_BITS|macro|OCOTP_OTPMK7_BITS
DECL|OCOTP_OTPMK7_REG|macro|OCOTP_OTPMK7_REG
DECL|OCOTP_OTPMK7|macro|OCOTP_OTPMK7
DECL|OCOTP_READ_CTRL_READ_FUSE_MASK|macro|OCOTP_READ_CTRL_READ_FUSE_MASK
DECL|OCOTP_READ_CTRL_READ_FUSE_SHIFT|macro|OCOTP_READ_CTRL_READ_FUSE_SHIFT
DECL|OCOTP_READ_CTRL_REG|macro|OCOTP_READ_CTRL_REG
DECL|OCOTP_READ_CTRL_RSVD0_MASK|macro|OCOTP_READ_CTRL_RSVD0_MASK
DECL|OCOTP_READ_CTRL_RSVD0_SHIFT|macro|OCOTP_READ_CTRL_RSVD0_SHIFT
DECL|OCOTP_READ_CTRL_RSVD0|macro|OCOTP_READ_CTRL_RSVD0
DECL|OCOTP_READ_CTRL|macro|OCOTP_READ_CTRL
DECL|OCOTP_READ_FUSE_DATA0_DATA0_MASK|macro|OCOTP_READ_FUSE_DATA0_DATA0_MASK
DECL|OCOTP_READ_FUSE_DATA0_DATA0_SHIFT|macro|OCOTP_READ_FUSE_DATA0_DATA0_SHIFT
DECL|OCOTP_READ_FUSE_DATA0_DATA0|macro|OCOTP_READ_FUSE_DATA0_DATA0
DECL|OCOTP_READ_FUSE_DATA0_REG|macro|OCOTP_READ_FUSE_DATA0_REG
DECL|OCOTP_READ_FUSE_DATA0|macro|OCOTP_READ_FUSE_DATA0
DECL|OCOTP_READ_FUSE_DATA1_DATA1_MASK|macro|OCOTP_READ_FUSE_DATA1_DATA1_MASK
DECL|OCOTP_READ_FUSE_DATA1_DATA1_SHIFT|macro|OCOTP_READ_FUSE_DATA1_DATA1_SHIFT
DECL|OCOTP_READ_FUSE_DATA1_DATA1|macro|OCOTP_READ_FUSE_DATA1_DATA1
DECL|OCOTP_READ_FUSE_DATA1_REG|macro|OCOTP_READ_FUSE_DATA1_REG
DECL|OCOTP_READ_FUSE_DATA1|macro|OCOTP_READ_FUSE_DATA1
DECL|OCOTP_READ_FUSE_DATA2_DATA2_MASK|macro|OCOTP_READ_FUSE_DATA2_DATA2_MASK
DECL|OCOTP_READ_FUSE_DATA2_DATA2_SHIFT|macro|OCOTP_READ_FUSE_DATA2_DATA2_SHIFT
DECL|OCOTP_READ_FUSE_DATA2_DATA2|macro|OCOTP_READ_FUSE_DATA2_DATA2
DECL|OCOTP_READ_FUSE_DATA2_REG|macro|OCOTP_READ_FUSE_DATA2_REG
DECL|OCOTP_READ_FUSE_DATA2|macro|OCOTP_READ_FUSE_DATA2
DECL|OCOTP_READ_FUSE_DATA3_DATA3_MASK|macro|OCOTP_READ_FUSE_DATA3_DATA3_MASK
DECL|OCOTP_READ_FUSE_DATA3_DATA3_SHIFT|macro|OCOTP_READ_FUSE_DATA3_DATA3_SHIFT
DECL|OCOTP_READ_FUSE_DATA3_DATA3|macro|OCOTP_READ_FUSE_DATA3_DATA3
DECL|OCOTP_READ_FUSE_DATA3_REG|macro|OCOTP_READ_FUSE_DATA3_REG
DECL|OCOTP_READ_FUSE_DATA3|macro|OCOTP_READ_FUSE_DATA3
DECL|OCOTP_SCS_CLR_HAB_JDE_MASK|macro|OCOTP_SCS_CLR_HAB_JDE_MASK
DECL|OCOTP_SCS_CLR_HAB_JDE_SHIFT|macro|OCOTP_SCS_CLR_HAB_JDE_SHIFT
DECL|OCOTP_SCS_CLR_LOCK_MASK|macro|OCOTP_SCS_CLR_LOCK_MASK
DECL|OCOTP_SCS_CLR_LOCK_SHIFT|macro|OCOTP_SCS_CLR_LOCK_SHIFT
DECL|OCOTP_SCS_CLR_REG|macro|OCOTP_SCS_CLR_REG
DECL|OCOTP_SCS_CLR_SPARE_MASK|macro|OCOTP_SCS_CLR_SPARE_MASK
DECL|OCOTP_SCS_CLR_SPARE_SHIFT|macro|OCOTP_SCS_CLR_SPARE_SHIFT
DECL|OCOTP_SCS_CLR_SPARE|macro|OCOTP_SCS_CLR_SPARE
DECL|OCOTP_SCS_CLR|macro|OCOTP_SCS_CLR
DECL|OCOTP_SCS_HAB_JDE_MASK|macro|OCOTP_SCS_HAB_JDE_MASK
DECL|OCOTP_SCS_HAB_JDE_SHIFT|macro|OCOTP_SCS_HAB_JDE_SHIFT
DECL|OCOTP_SCS_LOCK_MASK|macro|OCOTP_SCS_LOCK_MASK
DECL|OCOTP_SCS_LOCK_SHIFT|macro|OCOTP_SCS_LOCK_SHIFT
DECL|OCOTP_SCS_REG|macro|OCOTP_SCS_REG
DECL|OCOTP_SCS_SET_HAB_JDE_MASK|macro|OCOTP_SCS_SET_HAB_JDE_MASK
DECL|OCOTP_SCS_SET_HAB_JDE_SHIFT|macro|OCOTP_SCS_SET_HAB_JDE_SHIFT
DECL|OCOTP_SCS_SET_LOCK_MASK|macro|OCOTP_SCS_SET_LOCK_MASK
DECL|OCOTP_SCS_SET_LOCK_SHIFT|macro|OCOTP_SCS_SET_LOCK_SHIFT
DECL|OCOTP_SCS_SET_REG|macro|OCOTP_SCS_SET_REG
DECL|OCOTP_SCS_SET_SPARE_MASK|macro|OCOTP_SCS_SET_SPARE_MASK
DECL|OCOTP_SCS_SET_SPARE_SHIFT|macro|OCOTP_SCS_SET_SPARE_SHIFT
DECL|OCOTP_SCS_SET_SPARE|macro|OCOTP_SCS_SET_SPARE
DECL|OCOTP_SCS_SET|macro|OCOTP_SCS_SET
DECL|OCOTP_SCS_SPARE_MASK|macro|OCOTP_SCS_SPARE_MASK
DECL|OCOTP_SCS_SPARE_SHIFT|macro|OCOTP_SCS_SPARE_SHIFT
DECL|OCOTP_SCS_SPARE|macro|OCOTP_SCS_SPARE
DECL|OCOTP_SCS_TOG_HAB_JDE_MASK|macro|OCOTP_SCS_TOG_HAB_JDE_MASK
DECL|OCOTP_SCS_TOG_HAB_JDE_SHIFT|macro|OCOTP_SCS_TOG_HAB_JDE_SHIFT
DECL|OCOTP_SCS_TOG_LOCK_MASK|macro|OCOTP_SCS_TOG_LOCK_MASK
DECL|OCOTP_SCS_TOG_LOCK_SHIFT|macro|OCOTP_SCS_TOG_LOCK_SHIFT
DECL|OCOTP_SCS_TOG_REG|macro|OCOTP_SCS_TOG_REG
DECL|OCOTP_SCS_TOG_SPARE_MASK|macro|OCOTP_SCS_TOG_SPARE_MASK
DECL|OCOTP_SCS_TOG_SPARE_SHIFT|macro|OCOTP_SCS_TOG_SPARE_SHIFT
DECL|OCOTP_SCS_TOG_SPARE|macro|OCOTP_SCS_TOG_SPARE
DECL|OCOTP_SCS_TOG|macro|OCOTP_SCS_TOG
DECL|OCOTP_SCS|macro|OCOTP_SCS
DECL|OCOTP_SJC_RESP0_BITS_MASK|macro|OCOTP_SJC_RESP0_BITS_MASK
DECL|OCOTP_SJC_RESP0_BITS_SHIFT|macro|OCOTP_SJC_RESP0_BITS_SHIFT
DECL|OCOTP_SJC_RESP0_BITS|macro|OCOTP_SJC_RESP0_BITS
DECL|OCOTP_SJC_RESP0_REG|macro|OCOTP_SJC_RESP0_REG
DECL|OCOTP_SJC_RESP0|macro|OCOTP_SJC_RESP0
DECL|OCOTP_SJC_RESP1_BITS_MASK|macro|OCOTP_SJC_RESP1_BITS_MASK
DECL|OCOTP_SJC_RESP1_BITS_SHIFT|macro|OCOTP_SJC_RESP1_BITS_SHIFT
DECL|OCOTP_SJC_RESP1_BITS|macro|OCOTP_SJC_RESP1_BITS
DECL|OCOTP_SJC_RESP1_REG|macro|OCOTP_SJC_RESP1_REG
DECL|OCOTP_SJC_RESP1|macro|OCOTP_SJC_RESP1
DECL|OCOTP_SRK0_BITS_MASK|macro|OCOTP_SRK0_BITS_MASK
DECL|OCOTP_SRK0_BITS_SHIFT|macro|OCOTP_SRK0_BITS_SHIFT
DECL|OCOTP_SRK0_BITS|macro|OCOTP_SRK0_BITS
DECL|OCOTP_SRK0_REG|macro|OCOTP_SRK0_REG
DECL|OCOTP_SRK0|macro|OCOTP_SRK0
DECL|OCOTP_SRK1_BITS_MASK|macro|OCOTP_SRK1_BITS_MASK
DECL|OCOTP_SRK1_BITS_SHIFT|macro|OCOTP_SRK1_BITS_SHIFT
DECL|OCOTP_SRK1_BITS|macro|OCOTP_SRK1_BITS
DECL|OCOTP_SRK1_REG|macro|OCOTP_SRK1_REG
DECL|OCOTP_SRK1|macro|OCOTP_SRK1
DECL|OCOTP_SRK2_BITS_MASK|macro|OCOTP_SRK2_BITS_MASK
DECL|OCOTP_SRK2_BITS_SHIFT|macro|OCOTP_SRK2_BITS_SHIFT
DECL|OCOTP_SRK2_BITS|macro|OCOTP_SRK2_BITS
DECL|OCOTP_SRK2_REG|macro|OCOTP_SRK2_REG
DECL|OCOTP_SRK2|macro|OCOTP_SRK2
DECL|OCOTP_SRK3_BITS_MASK|macro|OCOTP_SRK3_BITS_MASK
DECL|OCOTP_SRK3_BITS_SHIFT|macro|OCOTP_SRK3_BITS_SHIFT
DECL|OCOTP_SRK3_BITS|macro|OCOTP_SRK3_BITS
DECL|OCOTP_SRK3_REG|macro|OCOTP_SRK3_REG
DECL|OCOTP_SRK3|macro|OCOTP_SRK3
DECL|OCOTP_SRK4_BITS_MASK|macro|OCOTP_SRK4_BITS_MASK
DECL|OCOTP_SRK4_BITS_SHIFT|macro|OCOTP_SRK4_BITS_SHIFT
DECL|OCOTP_SRK4_BITS|macro|OCOTP_SRK4_BITS
DECL|OCOTP_SRK4_REG|macro|OCOTP_SRK4_REG
DECL|OCOTP_SRK4|macro|OCOTP_SRK4
DECL|OCOTP_SRK5_BITS_MASK|macro|OCOTP_SRK5_BITS_MASK
DECL|OCOTP_SRK5_BITS_SHIFT|macro|OCOTP_SRK5_BITS_SHIFT
DECL|OCOTP_SRK5_BITS|macro|OCOTP_SRK5_BITS
DECL|OCOTP_SRK5_REG|macro|OCOTP_SRK5_REG
DECL|OCOTP_SRK5|macro|OCOTP_SRK5
DECL|OCOTP_SRK6_BITS_MASK|macro|OCOTP_SRK6_BITS_MASK
DECL|OCOTP_SRK6_BITS_SHIFT|macro|OCOTP_SRK6_BITS_SHIFT
DECL|OCOTP_SRK6_BITS|macro|OCOTP_SRK6_BITS
DECL|OCOTP_SRK6_REG|macro|OCOTP_SRK6_REG
DECL|OCOTP_SRK6|macro|OCOTP_SRK6
DECL|OCOTP_SRK7_BITS_MASK|macro|OCOTP_SRK7_BITS_MASK
DECL|OCOTP_SRK7_BITS_SHIFT|macro|OCOTP_SRK7_BITS_SHIFT
DECL|OCOTP_SRK7_BITS|macro|OCOTP_SRK7_BITS
DECL|OCOTP_SRK7_REG|macro|OCOTP_SRK7_REG
DECL|OCOTP_SRK7|macro|OCOTP_SRK7
DECL|OCOTP_SRK_REVOKE_BITS_MASK|macro|OCOTP_SRK_REVOKE_BITS_MASK
DECL|OCOTP_SRK_REVOKE_BITS_SHIFT|macro|OCOTP_SRK_REVOKE_BITS_SHIFT
DECL|OCOTP_SRK_REVOKE_BITS|macro|OCOTP_SRK_REVOKE_BITS
DECL|OCOTP_SRK_REVOKE_REG|macro|OCOTP_SRK_REVOKE_REG
DECL|OCOTP_SRK_REVOKE|macro|OCOTP_SRK_REVOKE
DECL|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_MASK|macro|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_MASK
DECL|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_SHIFT|macro|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_SHIFT
DECL|OCOTP_SW_STICKY_REG|macro|OCOTP_SW_STICKY_REG
DECL|OCOTP_SW_STICKY_RSVD0_MASK|macro|OCOTP_SW_STICKY_RSVD0_MASK
DECL|OCOTP_SW_STICKY_RSVD0_SHIFT|macro|OCOTP_SW_STICKY_RSVD0_SHIFT
DECL|OCOTP_SW_STICKY_RSVD1_MASK|macro|OCOTP_SW_STICKY_RSVD1_MASK
DECL|OCOTP_SW_STICKY_RSVD1_SHIFT|macro|OCOTP_SW_STICKY_RSVD1_SHIFT
DECL|OCOTP_SW_STICKY_RSVD1|macro|OCOTP_SW_STICKY_RSVD1
DECL|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_MASK|macro|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_MASK
DECL|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_SHIFT|macro|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_SHIFT
DECL|OCOTP_SW_STICKY|macro|OCOTP_SW_STICKY
DECL|OCOTP_TESTER0_BITS_MASK|macro|OCOTP_TESTER0_BITS_MASK
DECL|OCOTP_TESTER0_BITS_SHIFT|macro|OCOTP_TESTER0_BITS_SHIFT
DECL|OCOTP_TESTER0_BITS|macro|OCOTP_TESTER0_BITS
DECL|OCOTP_TESTER0_REG|macro|OCOTP_TESTER0_REG
DECL|OCOTP_TESTER0|macro|OCOTP_TESTER0
DECL|OCOTP_TESTER1_BITS_MASK|macro|OCOTP_TESTER1_BITS_MASK
DECL|OCOTP_TESTER1_BITS_SHIFT|macro|OCOTP_TESTER1_BITS_SHIFT
DECL|OCOTP_TESTER1_BITS|macro|OCOTP_TESTER1_BITS
DECL|OCOTP_TESTER1_REG|macro|OCOTP_TESTER1_REG
DECL|OCOTP_TESTER1|macro|OCOTP_TESTER1
DECL|OCOTP_TESTER2_BITS_MASK|macro|OCOTP_TESTER2_BITS_MASK
DECL|OCOTP_TESTER2_BITS_SHIFT|macro|OCOTP_TESTER2_BITS_SHIFT
DECL|OCOTP_TESTER2_BITS|macro|OCOTP_TESTER2_BITS
DECL|OCOTP_TESTER2_REG|macro|OCOTP_TESTER2_REG
DECL|OCOTP_TESTER2|macro|OCOTP_TESTER2
DECL|OCOTP_TESTER3_BITS_MASK|macro|OCOTP_TESTER3_BITS_MASK
DECL|OCOTP_TESTER3_BITS_SHIFT|macro|OCOTP_TESTER3_BITS_SHIFT
DECL|OCOTP_TESTER3_BITS|macro|OCOTP_TESTER3_BITS
DECL|OCOTP_TESTER3_REG|macro|OCOTP_TESTER3_REG
DECL|OCOTP_TESTER3|macro|OCOTP_TESTER3
DECL|OCOTP_TESTER4_BITS_MASK|macro|OCOTP_TESTER4_BITS_MASK
DECL|OCOTP_TESTER4_BITS_SHIFT|macro|OCOTP_TESTER4_BITS_SHIFT
DECL|OCOTP_TESTER4_BITS|macro|OCOTP_TESTER4_BITS
DECL|OCOTP_TESTER4_REG|macro|OCOTP_TESTER4_REG
DECL|OCOTP_TESTER4|macro|OCOTP_TESTER4
DECL|OCOTP_TESTER5_BITS_MASK|macro|OCOTP_TESTER5_BITS_MASK
DECL|OCOTP_TESTER5_BITS_SHIFT|macro|OCOTP_TESTER5_BITS_SHIFT
DECL|OCOTP_TESTER5_BITS|macro|OCOTP_TESTER5_BITS
DECL|OCOTP_TESTER5_REG|macro|OCOTP_TESTER5_REG
DECL|OCOTP_TESTER5|macro|OCOTP_TESTER5
DECL|OCOTP_TIMING_FSOURCE_MASK|macro|OCOTP_TIMING_FSOURCE_MASK
DECL|OCOTP_TIMING_FSOURCE_SHIFT|macro|OCOTP_TIMING_FSOURCE_SHIFT
DECL|OCOTP_TIMING_FSOURCE|macro|OCOTP_TIMING_FSOURCE
DECL|OCOTP_TIMING_PROG_MASK|macro|OCOTP_TIMING_PROG_MASK
DECL|OCOTP_TIMING_PROG_SHIFT|macro|OCOTP_TIMING_PROG_SHIFT
DECL|OCOTP_TIMING_PROG|macro|OCOTP_TIMING_PROG
DECL|OCOTP_TIMING_REG|macro|OCOTP_TIMING_REG
DECL|OCOTP_TIMING_RSRVD0_MASK|macro|OCOTP_TIMING_RSRVD0_MASK
DECL|OCOTP_TIMING_RSRVD0_SHIFT|macro|OCOTP_TIMING_RSRVD0_SHIFT
DECL|OCOTP_TIMING_RSRVD0|macro|OCOTP_TIMING_RSRVD0
DECL|OCOTP_TIMING|macro|OCOTP_TIMING
DECL|OCOTP_Type|typedef|} OCOTP_Type, *OCOTP_MemMapPtr;
DECL|OCOTP_USB_ID_BITS_MASK|macro|OCOTP_USB_ID_BITS_MASK
DECL|OCOTP_USB_ID_BITS_SHIFT|macro|OCOTP_USB_ID_BITS_SHIFT
DECL|OCOTP_USB_ID_BITS|macro|OCOTP_USB_ID_BITS
DECL|OCOTP_USB_ID_REG|macro|OCOTP_USB_ID_REG
DECL|OCOTP_USB_ID|macro|OCOTP_USB_ID
DECL|OCOTP_VERSION_MAJOR_MASK|macro|OCOTP_VERSION_MAJOR_MASK
DECL|OCOTP_VERSION_MAJOR_SHIFT|macro|OCOTP_VERSION_MAJOR_SHIFT
DECL|OCOTP_VERSION_MAJOR|macro|OCOTP_VERSION_MAJOR
DECL|OCOTP_VERSION_MINOR_MASK|macro|OCOTP_VERSION_MINOR_MASK
DECL|OCOTP_VERSION_MINOR_SHIFT|macro|OCOTP_VERSION_MINOR_SHIFT
DECL|OCOTP_VERSION_MINOR|macro|OCOTP_VERSION_MINOR
DECL|OCOTP_VERSION_REG|macro|OCOTP_VERSION_REG
DECL|OCOTP_VERSION_STEP_MASK|macro|OCOTP_VERSION_STEP_MASK
DECL|OCOTP_VERSION_STEP_SHIFT|macro|OCOTP_VERSION_STEP_SHIFT
DECL|OCOTP_VERSION_STEP|macro|OCOTP_VERSION_STEP
DECL|OCOTP_VERSION|macro|OCOTP_VERSION
DECL|OCOTP|macro|OCOTP
DECL|OCR1|member|__IO uint32_t OCR1; /**< GPT Output Compare Register 1, offset: 0x10 */
DECL|OCR2|member|__IO uint32_t OCR2; /**< GPT Output Compare Register 2, offset: 0x14 */
DECL|OCR3|member|__IO uint32_t OCR3; /**< GPT Output Compare Register 3, offset: 0x18 */
DECL|ODTCFG|member|__IO uint32_t ODTCFG; /**< ODT Configuration Register, offset: 0x240 */
DECL|ODTMAP|member|__IO uint32_t ODTMAP; /**< ODT / Rank Map Register, offset: 0x244 */
DECL|OD_CONFIG|member|__IO uint32_t OD_CONFIG; /**< SIM Open Drain Configuration Control Register, offset: 0x4C */
DECL|OFFSET_RD_CON0|member|__IO uint32_t OFFSET_RD_CON0; /**< , offset: 0x20 */
DECL|OFFSET_WR_CON0|member|__IO uint32_t OFFSET_WR_CON0; /**< , offset: 0x30 */
DECL|ONCE_CMD|member|__IO uint32_t ONCE_CMD; /**< OnCE Command Register, offset: 0x50 */
DECL|ONCE_DATA|member|__IO uint32_t ONCE_DATA; /**< OnCE Data Register, offset: 0x44 */
DECL|ONCE_ENB|member|__IO uint32_t ONCE_ENB; /**< OnCE Enable, offset: 0x40 */
DECL|ONCE_INSTR|member|__IO uint32_t ONCE_INSTR; /**< OnCE Instruction Register, offset: 0x48 */
DECL|ONCE_STAT|member|__I uint32_t ONCE_STAT; /**< OnCE Status Register, offset: 0x4C */
DECL|ONEMS|member|__IO uint32_t ONEMS; /**< UART One Millisecond Register, offset: 0xB0 */
DECL|OPD|member|__IO uint32_t OPD; /**< Opcode/Pause Duration Register, offset: 0xEC */
DECL|OSC_32K_CLR|member|__IO uint32_t OSC_32K_CLR; /**< 32K Oscillator Control Register, offset: 0x58 */
DECL|OSC_32K_SET|member|__IO uint32_t OSC_32K_SET; /**< 32K Oscillator Control Register, offset: 0x54 */
DECL|OSC_32K_TOG|member|__IO uint32_t OSC_32K_TOG; /**< 32K Oscillator Control Register, offset: 0x5C */
DECL|OSC_32K|member|__IO uint32_t OSC_32K; /**< 32K Oscillator Control Register, offset: 0x50 */
DECL|OTG1_CTRL1|member|__IO uint32_t OTG1_CTRL1; /**< , offset: 0x200 */
DECL|OTG1_CTRL2|member|__IO uint32_t OTG1_CTRL2; /**< , offset: 0x204 */
DECL|OTG1_PHY_CFG1|member|__IO uint32_t OTG1_PHY_CFG1; /**< , offset: 0x230 */
DECL|OTG1_PHY_CFG2|member|__IO uint32_t OTG1_PHY_CFG2; /**< , offset: 0x234 */
DECL|OTG1_PHY_STATUS|member|__I uint32_t OTG1_PHY_STATUS; /**< , offset: 0x23C */
DECL|OTG2_CTRL1|member|__IO uint32_t OTG2_CTRL1; /**< , offset: 0x10200 */
DECL|OTG2_CTRL2|member|__IO uint32_t OTG2_CTRL2; /**< , offset: 0x10204 */
DECL|OTG2_PHY_CFG1|member|__IO uint32_t OTG2_PHY_CFG1; /**< , offset: 0x10230 */
DECL|OTG2_PHY_CFG2|member|__IO uint32_t OTG2_PHY_CFG2; /**< , offset: 0x10234 */
DECL|OTG2_PHY_STATUS|member|__I uint32_t OTG2_PHY_STATUS; /**< , offset: 0x1023C */
DECL|OTGSC|member|__IO uint32_t OTGSC; /**< On-The-Go Status & control, offset: 0x1A4 */
DECL|OTPMK0|member|__IO uint32_t OTPMK0; /**< Shadow Register for OTP Bank4 Word0 (OTPMK Key), offset: 0x500 */
DECL|OTPMK1|member|__IO uint32_t OTPMK1; /**< Shadow Register for OTP Bank4 Word1 (OTPMK Key), offset: 0x510 */
DECL|OTPMK2|member|__IO uint32_t OTPMK2; /**< Shadow Register for OTP Bank4 Word2 (OTPMK Key), offset: 0x520 */
DECL|OTPMK3|member|__IO uint32_t OTPMK3; /**< Shadow Register for OTP Bank4 Word3 (OTPMK Key), offset: 0x530 */
DECL|OTPMK4|member|__IO uint32_t OTPMK4; /**< Shadow Register for OTP Bank5 Word0 (OTPMK Key), offset: 0x540 */
DECL|OTPMK5|member|__IO uint32_t OTPMK5; /**< Shadow Register for OTP Bank5 Word1 (OTPMK Key), offset: 0x550 */
DECL|OTPMK6|member|__IO uint32_t OTPMK6; /**< Shadow Register for OTP Bank5 Word2 (OTPMK Key), offset: 0x560 */
DECL|OTPMK7|member|__IO uint32_t OTPMK7; /**< Shadow Register for OTP Bank5 Word3 (OTPMK Key), offset: 0x570 */
DECL|OUTINIT|member|__IO uint32_t OUTINIT; /**< Initial State For Channels Output, offset: 0x5C */
DECL|OUTMASK|member|__IO uint32_t OUTMASK; /**< Output Mask, offset: 0x60 */
DECL|PALR|member|__IO uint32_t PALR; /**< Physical Address Lower Register, offset: 0xE4 */
DECL|PAUR|member|__IO uint32_t PAUR; /**< Physical Address Upper Register, offset: 0xE8 */
DECL|PAYLOAD|member|__IO uint32_t PAYLOAD; /**< GPMI Payload Address Register Description, offset: 0x40 */
DECL|PAYLOAD|member|__IO uint32_t PAYLOAD; /**< Payload FIFO Register, offset: 0x40 */
DECL|PCCCR|member|__IO uint32_t PCCCR; /**< Cache control register, offset: 0x0 */
DECL|PCCCVR|member|__IO uint32_t PCCCVR; /**< Cache read/write value register, offset: 0xC */
DECL|PCCFG|member|__IO uint32_t PCCFG; /**< Port Common Configuration Register, offset: 0x400 */
DECL|PCCLCR|member|__IO uint32_t PCCLCR; /**< Cache line control register, offset: 0x4 */
DECL|PCCSAR|member|__IO uint32_t PCCSAR; /**< Cache search address register, offset: 0x8 */
DECL|PCFGIDMASKCH_0|member|__IO uint32_t PCFGIDMASKCH_0; /**< Port n Channel m Configuration ID Mask Register, array offset: 0x410, array step: 0x8 */
DECL|PCFGIDVALUECH_0|member|__IO uint32_t PCFGIDVALUECH_0; /**< Port n Channel m Configuration ID Value Register, array offset: 0x414, array step: 0x8 */
DECL|PCFGID|member|} PCFGID[16];
DECL|PCFGQOS0_0|member|__IO uint32_t PCFGQOS0_0; /**< Port n Read QoS Configuration Register 0, offset: 0x494 */
DECL|PCFGQOS1_0|member|__IO uint32_t PCFGQOS1_0; /**< Port n Read QoS Configuration Register 1, offset: 0x498 */
DECL|PCFGR_0|member|__IO uint32_t PCFGR_0; /**< Port n Configuration Read Register, offset: 0x404 */
DECL|PCFGWQOS0_0|member|__IO uint32_t PCFGWQOS0_0; /**< Port n Write QoS Configuration Register 0, offset: 0x49C */
DECL|PCFGWQOS1_0|member|__IO uint32_t PCFGWQOS1_0; /**< Port n Write QoS Configuration Register 1, offset: 0x4A0 */
DECL|PCFGW_0|member|__IO uint32_t PCFGW_0; /**< Port n Configuration Write Register, offset: 0x408 */
DECL|PCIEPHY_RCR|member|__IO uint32_t PCIEPHY_RCR; /**< PCIE PHY Reset Control Register, offset: 0x2C */
DECL|PCIE_AUXSW|member|__IO uint32_t PCIE_AUXSW; /**< GPC PGC Auxiliary Power Switch Control Register, offset: 0xC50 */
DECL|PCIE_CTRL1_IRQn|enumerator|PCIE_CTRL1_IRQn = 122, /**< Coming from GLUE logic, of set / reset FF, driven by PCIE signals. */
DECL|PCIE_CTRL2_IRQn|enumerator|PCIE_CTRL2_IRQn = 123, /**< Coming from GLUE logic, of set / reset FF, driven by PCIE signals. */
DECL|PCIE_CTRL3_IRQn|enumerator|PCIE_CTRL3_IRQn = 124, /**< Coming from GLUE logic, of set / reset FF, driven by PCIE signals. */
DECL|PCIE_CTRL4_IRQn|enumerator|PCIE_CTRL4_IRQn = 125, /**< Coming from GLUE logic, of set / reset FF, driven by PCIE signals. */
DECL|PCIE_CTRL_REQUEST_IRQn|enumerator|PCIE_CTRL_REQUEST_IRQn = 127, /**< Channels [63:32] interrupts requests */
DECL|PCIE_CTRL|member|__IO uint32_t PCIE_CTRL; /**< GPC PGC Control Register, offset: 0xC40 */
DECL|PCIE_PDNSCR|member|__IO uint32_t PCIE_PDNSCR; /**< GPC PGC Down Sequence Control Register, offset: 0xC48 */
DECL|PCIE_PHY_CMN_BASE_ADDRS|macro|PCIE_PHY_CMN_BASE_ADDRS
DECL|PCIE_PHY_CMN_BASE_PTRS|macro|PCIE_PHY_CMN_BASE_PTRS
DECL|PCIE_PHY_CMN_BASE_PTR|macro|PCIE_PHY_CMN_BASE_PTR
DECL|PCIE_PHY_CMN_BASE|macro|PCIE_PHY_CMN_BASE
DECL|PCIE_PHY_CMN_MemMapPtr|typedef|} PCIE_PHY_CMN_Type, *PCIE_PHY_CMN_MemMapPtr;
DECL|PCIE_PHY_CMN_REG01_RCODE_MASK|macro|PCIE_PHY_CMN_REG01_RCODE_MASK
DECL|PCIE_PHY_CMN_REG01_RCODE_SHIFT|macro|PCIE_PHY_CMN_REG01_RCODE_SHIFT
DECL|PCIE_PHY_CMN_REG01_RCODE|macro|PCIE_PHY_CMN_REG01_RCODE
DECL|PCIE_PHY_CMN_REG01_REG|macro|PCIE_PHY_CMN_REG01_REG
DECL|PCIE_PHY_CMN_REG01_TCODE_MASK|macro|PCIE_PHY_CMN_REG01_TCODE_MASK
DECL|PCIE_PHY_CMN_REG01_TCODE_SHIFT|macro|PCIE_PHY_CMN_REG01_TCODE_SHIFT
DECL|PCIE_PHY_CMN_REG01_TCODE|macro|PCIE_PHY_CMN_REG01_TCODE
DECL|PCIE_PHY_CMN_REG01|macro|PCIE_PHY_CMN_REG01
DECL|PCIE_PHY_CMN_REG02_FORCE_MASK|macro|PCIE_PHY_CMN_REG02_FORCE_MASK
DECL|PCIE_PHY_CMN_REG02_FORCE_SHIFT|macro|PCIE_PHY_CMN_REG02_FORCE_SHIFT
DECL|PCIE_PHY_CMN_REG02_PDIV_MASK|macro|PCIE_PHY_CMN_REG02_PDIV_MASK
DECL|PCIE_PHY_CMN_REG02_PDIV_SHIFT|macro|PCIE_PHY_CMN_REG02_PDIV_SHIFT
DECL|PCIE_PHY_CMN_REG02_PDIV|macro|PCIE_PHY_CMN_REG02_PDIV
DECL|PCIE_PHY_CMN_REG02_REG|macro|PCIE_PHY_CMN_REG02_REG
DECL|PCIE_PHY_CMN_REG02|macro|PCIE_PHY_CMN_REG02
DECL|PCIE_PHY_CMN_REG03_CTRL_CP_MASK|macro|PCIE_PHY_CMN_REG03_CTRL_CP_MASK
DECL|PCIE_PHY_CMN_REG03_CTRL_CP_SHIFT|macro|PCIE_PHY_CMN_REG03_CTRL_CP_SHIFT
DECL|PCIE_PHY_CMN_REG03_CTRL_CP|macro|PCIE_PHY_CMN_REG03_CTRL_CP
DECL|PCIE_PHY_CMN_REG03_REG|macro|PCIE_PHY_CMN_REG03_REG
DECL|PCIE_PHY_CMN_REG03|macro|PCIE_PHY_CMN_REG03
DECL|PCIE_PHY_CMN_REG04_CTRL_C_MASK|macro|PCIE_PHY_CMN_REG04_CTRL_C_MASK
DECL|PCIE_PHY_CMN_REG04_CTRL_C_SHIFT|macro|PCIE_PHY_CMN_REG04_CTRL_C_SHIFT
DECL|PCIE_PHY_CMN_REG04_CTRL_C|macro|PCIE_PHY_CMN_REG04_CTRL_C
DECL|PCIE_PHY_CMN_REG04_CTRL_R_MASK|macro|PCIE_PHY_CMN_REG04_CTRL_R_MASK
DECL|PCIE_PHY_CMN_REG04_CTRL_R_SHIFT|macro|PCIE_PHY_CMN_REG04_CTRL_R_SHIFT
DECL|PCIE_PHY_CMN_REG04_CTRL_R|macro|PCIE_PHY_CMN_REG04_CTRL_R
DECL|PCIE_PHY_CMN_REG04_REG|macro|PCIE_PHY_CMN_REG04_REG
DECL|PCIE_PHY_CMN_REG04|macro|PCIE_PHY_CMN_REG04
DECL|PCIE_PHY_CMN_REG05_CKFB_MON_EN_MASK|macro|PCIE_PHY_CMN_REG05_CKFB_MON_EN_MASK
DECL|PCIE_PHY_CMN_REG05_CKFB_MON_EN_SHIFT|macro|PCIE_PHY_CMN_REG05_CKFB_MON_EN_SHIFT
DECL|PCIE_PHY_CMN_REG05_DCC_FB_EN_MASK|macro|PCIE_PHY_CMN_REG05_DCC_FB_EN_MASK
DECL|PCIE_PHY_CMN_REG05_DCC_FB_EN_SHIFT|macro|PCIE_PHY_CMN_REG05_DCC_FB_EN_SHIFT
DECL|PCIE_PHY_CMN_REG05_REG|macro|PCIE_PHY_CMN_REG05_REG
DECL|PCIE_PHY_CMN_REG05|macro|PCIE_PHY_CMN_REG05
DECL|PCIE_PHY_CMN_REG06_CK100M_EN_MASK|macro|PCIE_PHY_CMN_REG06_CK100M_EN_MASK
DECL|PCIE_PHY_CMN_REG06_CK100M_EN_SHIFT|macro|PCIE_PHY_CMN_REG06_CK100M_EN_SHIFT
DECL|PCIE_PHY_CMN_REG06_MDIV_HS_MASK|macro|PCIE_PHY_CMN_REG06_MDIV_HS_MASK
DECL|PCIE_PHY_CMN_REG06_MDIV_HS_SHIFT|macro|PCIE_PHY_CMN_REG06_MDIV_HS_SHIFT
DECL|PCIE_PHY_CMN_REG06_REG|macro|PCIE_PHY_CMN_REG06_REG
DECL|PCIE_PHY_CMN_REG06_SD_DIV_MASK|macro|PCIE_PHY_CMN_REG06_SD_DIV_MASK
DECL|PCIE_PHY_CMN_REG06_SD_DIV_SHIFT|macro|PCIE_PHY_CMN_REG06_SD_DIV_SHIFT
DECL|PCIE_PHY_CMN_REG06_SD_DIV|macro|PCIE_PHY_CMN_REG06_SD_DIV
DECL|PCIE_PHY_CMN_REG06|macro|PCIE_PHY_CMN_REG06
DECL|PCIE_PHY_CMN_REG07_MDIV_MS_MASK|macro|PCIE_PHY_CMN_REG07_MDIV_MS_MASK
DECL|PCIE_PHY_CMN_REG07_MDIV_MS_SHIFT|macro|PCIE_PHY_CMN_REG07_MDIV_MS_SHIFT
DECL|PCIE_PHY_CMN_REG07_MDIV_MS|macro|PCIE_PHY_CMN_REG07_MDIV_MS
DECL|PCIE_PHY_CMN_REG07_REG|macro|PCIE_PHY_CMN_REG07_REG
DECL|PCIE_PHY_CMN_REG07|macro|PCIE_PHY_CMN_REG07
DECL|PCIE_PHY_CMN_REG08_PI_EN_MASK|macro|PCIE_PHY_CMN_REG08_PI_EN_MASK
DECL|PCIE_PHY_CMN_REG08_PI_EN_SHIFT|macro|PCIE_PHY_CMN_REG08_PI_EN_SHIFT
DECL|PCIE_PHY_CMN_REG08_PI_STR_MASK|macro|PCIE_PHY_CMN_REG08_PI_STR_MASK
DECL|PCIE_PHY_CMN_REG08_PI_STR_SHIFT|macro|PCIE_PHY_CMN_REG08_PI_STR_SHIFT
DECL|PCIE_PHY_CMN_REG08_PI_STR|macro|PCIE_PHY_CMN_REG08_PI_STR
DECL|PCIE_PHY_CMN_REG08_REG|macro|PCIE_PHY_CMN_REG08_REG
DECL|PCIE_PHY_CMN_REG08|macro|PCIE_PHY_CMN_REG08
DECL|PCIE_PHY_CMN_REG09_REG|macro|PCIE_PHY_CMN_REG09_REG
DECL|PCIE_PHY_CMN_REG09_SSC_CNTL_MASK|macro|PCIE_PHY_CMN_REG09_SSC_CNTL_MASK
DECL|PCIE_PHY_CMN_REG09_SSC_CNTL_SHIFT|macro|PCIE_PHY_CMN_REG09_SSC_CNTL_SHIFT
DECL|PCIE_PHY_CMN_REG09_SSC_CNTL|macro|PCIE_PHY_CMN_REG09_SSC_CNTL
DECL|PCIE_PHY_CMN_REG09|macro|PCIE_PHY_CMN_REG09
DECL|PCIE_PHY_CMN_REG0B_REG|macro|PCIE_PHY_CMN_REG0B_REG
DECL|PCIE_PHY_CMN_REG0B_SSC_MASK|macro|PCIE_PHY_CMN_REG0B_SSC_MASK
DECL|PCIE_PHY_CMN_REG0B_SSC_SHIFT|macro|PCIE_PHY_CMN_REG0B_SSC_SHIFT
DECL|PCIE_PHY_CMN_REG0B_SSC|macro|PCIE_PHY_CMN_REG0B_SSC
DECL|PCIE_PHY_CMN_REG0B|macro|PCIE_PHY_CMN_REG0B
DECL|PCIE_PHY_CMN_REG11_PREF_MASK|macro|PCIE_PHY_CMN_REG11_PREF_MASK
DECL|PCIE_PHY_CMN_REG11_PREF_SHIFT|macro|PCIE_PHY_CMN_REG11_PREF_SHIFT
DECL|PCIE_PHY_CMN_REG11_PREF|macro|PCIE_PHY_CMN_REG11_PREF
DECL|PCIE_PHY_CMN_REG11_REG|macro|PCIE_PHY_CMN_REG11_REG
DECL|PCIE_PHY_CMN_REG11|macro|PCIE_PHY_CMN_REG11
DECL|PCIE_PHY_CMN_REG15_MON_EN_MASK|macro|PCIE_PHY_CMN_REG15_MON_EN_MASK
DECL|PCIE_PHY_CMN_REG15_MON_EN_SHIFT|macro|PCIE_PHY_CMN_REG15_MON_EN_SHIFT
DECL|PCIE_PHY_CMN_REG15_PD_SCMN_MASK|macro|PCIE_PHY_CMN_REG15_PD_SCMN_MASK
DECL|PCIE_PHY_CMN_REG15_PD_SCMN_SHIFT|macro|PCIE_PHY_CMN_REG15_PD_SCMN_SHIFT
DECL|PCIE_PHY_CMN_REG15_PD_SCMN|macro|PCIE_PHY_CMN_REG15_PD_SCMN
DECL|PCIE_PHY_CMN_REG15_PHY_CMNPD_EN_MASK|macro|PCIE_PHY_CMN_REG15_PHY_CMNPD_EN_MASK
DECL|PCIE_PHY_CMN_REG15_PHY_CMNPD_EN_SHIFT|macro|PCIE_PHY_CMN_REG15_PHY_CMNPD_EN_SHIFT
DECL|PCIE_PHY_CMN_REG15_REG|macro|PCIE_PHY_CMN_REG15_REG
DECL|PCIE_PHY_CMN_REG15|macro|PCIE_PHY_CMN_REG15
DECL|PCIE_PHY_CMN_REG16_PHY_SSC_EN_MASK|macro|PCIE_PHY_CMN_REG16_PHY_SSC_EN_MASK
DECL|PCIE_PHY_CMN_REG16_PHY_SSC_EN_SHIFT|macro|PCIE_PHY_CMN_REG16_PHY_SSC_EN_SHIFT
DECL|PCIE_PHY_CMN_REG16_PHY_SSC_EN|macro|PCIE_PHY_CMN_REG16_PHY_SSC_EN
DECL|PCIE_PHY_CMN_REG16_REG|macro|PCIE_PHY_CMN_REG16_REG
DECL|PCIE_PHY_CMN_REG16|macro|PCIE_PHY_CMN_REG16
DECL|PCIE_PHY_CMN_REG17_RDIV_EN_MASK|macro|PCIE_PHY_CMN_REG17_RDIV_EN_MASK
DECL|PCIE_PHY_CMN_REG17_RDIV_EN_SHIFT|macro|PCIE_PHY_CMN_REG17_RDIV_EN_SHIFT
DECL|PCIE_PHY_CMN_REG17_RDIV_MASK|macro|PCIE_PHY_CMN_REG17_RDIV_MASK
DECL|PCIE_PHY_CMN_REG17_RDIV_SHIFT|macro|PCIE_PHY_CMN_REG17_RDIV_SHIFT
DECL|PCIE_PHY_CMN_REG17_RDIV|macro|PCIE_PHY_CMN_REG17_RDIV
DECL|PCIE_PHY_CMN_REG17_REG|macro|PCIE_PHY_CMN_REG17_REG
DECL|PCIE_PHY_CMN_REG17_TG_CODE_EN_MASK|macro|PCIE_PHY_CMN_REG17_TG_CODE_EN_MASK
DECL|PCIE_PHY_CMN_REG17_TG_CODE_EN_SHIFT|macro|PCIE_PHY_CMN_REG17_TG_CODE_EN_SHIFT
DECL|PCIE_PHY_CMN_REG17|macro|PCIE_PHY_CMN_REG17
DECL|PCIE_PHY_CMN_REG18_REG|macro|PCIE_PHY_CMN_REG18_REG
DECL|PCIE_PHY_CMN_REG18_TG_CODE_MASK|macro|PCIE_PHY_CMN_REG18_TG_CODE_MASK
DECL|PCIE_PHY_CMN_REG18_TG_CODE_SHIFT|macro|PCIE_PHY_CMN_REG18_TG_CODE_SHIFT
DECL|PCIE_PHY_CMN_REG18_TG_CODE|macro|PCIE_PHY_CMN_REG18_TG_CODE
DECL|PCIE_PHY_CMN_REG18|macro|PCIE_PHY_CMN_REG18
DECL|PCIE_PHY_CMN_REG19_PD_CMN_MASK|macro|PCIE_PHY_CMN_REG19_PD_CMN_MASK
DECL|PCIE_PHY_CMN_REG19_PD_CMN_SHIFT|macro|PCIE_PHY_CMN_REG19_PD_CMN_SHIFT
DECL|PCIE_PHY_CMN_REG19_REG|macro|PCIE_PHY_CMN_REG19_REG
DECL|PCIE_PHY_CMN_REG19_RTOL_MASK|macro|PCIE_PHY_CMN_REG19_RTOL_MASK
DECL|PCIE_PHY_CMN_REG19_RTOL_SHIFT|macro|PCIE_PHY_CMN_REG19_RTOL_SHIFT
DECL|PCIE_PHY_CMN_REG19_RTOL|macro|PCIE_PHY_CMN_REG19_RTOL
DECL|PCIE_PHY_CMN_REG19_TOL_MASK|macro|PCIE_PHY_CMN_REG19_TOL_MASK
DECL|PCIE_PHY_CMN_REG19_TOL_SHIFT|macro|PCIE_PHY_CMN_REG19_TOL_SHIFT
DECL|PCIE_PHY_CMN_REG19_TOL|macro|PCIE_PHY_CMN_REG19_TOL
DECL|PCIE_PHY_CMN_REG19|macro|PCIE_PHY_CMN_REG19
DECL|PCIE_PHY_CMN_REG1A_CMNRST_MASK|macro|PCIE_PHY_CMN_REG1A_CMNRST_MASK
DECL|PCIE_PHY_CMN_REG1A_CMNRST_SHIFT|macro|PCIE_PHY_CMN_REG1A_CMNRST_SHIFT
DECL|PCIE_PHY_CMN_REG1A_CMNRST|macro|PCIE_PHY_CMN_REG1A_CMNRST
DECL|PCIE_PHY_CMN_REG1A_REG|macro|PCIE_PHY_CMN_REG1A_REG
DECL|PCIE_PHY_CMN_REG1A|macro|PCIE_PHY_CMN_REG1A
DECL|PCIE_PHY_CMN_Type|typedef|} PCIE_PHY_CMN_Type, *PCIE_PHY_CMN_MemMapPtr;
DECL|PCIE_PHY_CMN|macro|PCIE_PHY_CMN
DECL|PCIE_PHY_TRSV_BASE_ADDRS|macro|PCIE_PHY_TRSV_BASE_ADDRS
DECL|PCIE_PHY_TRSV_BASE_PTRS|macro|PCIE_PHY_TRSV_BASE_PTRS
DECL|PCIE_PHY_TRSV_BASE_PTR|macro|PCIE_PHY_TRSV_BASE_PTR
DECL|PCIE_PHY_TRSV_BASE|macro|PCIE_PHY_TRSV_BASE
DECL|PCIE_PHY_TRSV_MemMapPtr|typedef|} PCIE_PHY_TRSV_Type, *PCIE_PHY_TRSV_MemMapPtr;
DECL|PCIE_PHY_TRSV_REG21_DRVR_PDH_MASK|macro|PCIE_PHY_TRSV_REG21_DRVR_PDH_MASK
DECL|PCIE_PHY_TRSV_REG21_DRVR_PDH_SHIFT|macro|PCIE_PHY_TRSV_REG21_DRVR_PDH_SHIFT
DECL|PCIE_PHY_TRSV_REG21_EMP_LVL_MASK|macro|PCIE_PHY_TRSV_REG21_EMP_LVL_MASK
DECL|PCIE_PHY_TRSV_REG21_EMP_LVL_SHIFT|macro|PCIE_PHY_TRSV_REG21_EMP_LVL_SHIFT
DECL|PCIE_PHY_TRSV_REG21_EMP_LVL|macro|PCIE_PHY_TRSV_REG21_EMP_LVL
DECL|PCIE_PHY_TRSV_REG21_REG|macro|PCIE_PHY_TRSV_REG21_REG
DECL|PCIE_PHY_TRSV_REG21|macro|PCIE_PHY_TRSV_REG21
DECL|PCIE_PHY_TRSV_REG22_DRV_LVL_MASK|macro|PCIE_PHY_TRSV_REG22_DRV_LVL_MASK
DECL|PCIE_PHY_TRSV_REG22_DRV_LVL_SHIFT|macro|PCIE_PHY_TRSV_REG22_DRV_LVL_SHIFT
DECL|PCIE_PHY_TRSV_REG22_DRV_LVL|macro|PCIE_PHY_TRSV_REG22_DRV_LVL
DECL|PCIE_PHY_TRSV_REG22_REG|macro|PCIE_PHY_TRSV_REG22_REG
DECL|PCIE_PHY_TRSV_REG22|macro|PCIE_PHY_TRSV_REG22
DECL|PCIE_PHY_TRSV_REG24_REG|macro|PCIE_PHY_TRSV_REG24_REG
DECL|PCIE_PHY_TRSV_REG24_RX_EQS_MASK|macro|PCIE_PHY_TRSV_REG24_RX_EQS_MASK
DECL|PCIE_PHY_TRSV_REG24_RX_EQS_SHIFT|macro|PCIE_PHY_TRSV_REG24_RX_EQS_SHIFT
DECL|PCIE_PHY_TRSV_REG24_RX_EQ_SEL_MASK|macro|PCIE_PHY_TRSV_REG24_RX_EQ_SEL_MASK
DECL|PCIE_PHY_TRSV_REG24_RX_EQ_SEL_SHIFT|macro|PCIE_PHY_TRSV_REG24_RX_EQ_SEL_SHIFT
DECL|PCIE_PHY_TRSV_REG24_RX_SS_MASK|macro|PCIE_PHY_TRSV_REG24_RX_SS_MASK
DECL|PCIE_PHY_TRSV_REG24_RX_SS_PD_MASK|macro|PCIE_PHY_TRSV_REG24_RX_SS_PD_MASK
DECL|PCIE_PHY_TRSV_REG24_RX_SS_PD_SHIFT|macro|PCIE_PHY_TRSV_REG24_RX_SS_PD_SHIFT
DECL|PCIE_PHY_TRSV_REG24_RX_SS_SHIFT|macro|PCIE_PHY_TRSV_REG24_RX_SS_SHIFT
DECL|PCIE_PHY_TRSV_REG24_RX_SS|macro|PCIE_PHY_TRSV_REG24_RX_SS
DECL|PCIE_PHY_TRSV_REG24|macro|PCIE_PHY_TRSV_REG24
DECL|PCIE_PHY_TRSV_REG25_REG|macro|PCIE_PHY_TRSV_REG25_REG
DECL|PCIE_PHY_TRSV_REG25_RXEQS_MASK|macro|PCIE_PHY_TRSV_REG25_RXEQS_MASK
DECL|PCIE_PHY_TRSV_REG25_RXEQS_SHIFT|macro|PCIE_PHY_TRSV_REG25_RXEQS_SHIFT
DECL|PCIE_PHY_TRSV_REG25_RXEQS|macro|PCIE_PHY_TRSV_REG25_RXEQS
DECL|PCIE_PHY_TRSV_REG25_RXEQ_MASK|macro|PCIE_PHY_TRSV_REG25_RXEQ_MASK
DECL|PCIE_PHY_TRSV_REG25_RXEQ_SHIFT|macro|PCIE_PHY_TRSV_REG25_RXEQ_SHIFT
DECL|PCIE_PHY_TRSV_REG25_RXEQ|macro|PCIE_PHY_TRSV_REG25_RXEQ
DECL|PCIE_PHY_TRSV_REG25|macro|PCIE_PHY_TRSV_REG25
DECL|PCIE_PHY_TRSV_REG26_REG|macro|PCIE_PHY_TRSV_REG26_REG
DECL|PCIE_PHY_TRSV_REG26_SQTH_MASK|macro|PCIE_PHY_TRSV_REG26_SQTH_MASK
DECL|PCIE_PHY_TRSV_REG26_SQTH_SHIFT|macro|PCIE_PHY_TRSV_REG26_SQTH_SHIFT
DECL|PCIE_PHY_TRSV_REG26_SQTH|macro|PCIE_PHY_TRSV_REG26_SQTH
DECL|PCIE_PHY_TRSV_REG26|macro|PCIE_PHY_TRSV_REG26
DECL|PCIE_PHY_TRSV_REG29_BIAS_MASK|macro|PCIE_PHY_TRSV_REG29_BIAS_MASK
DECL|PCIE_PHY_TRSV_REG29_BIAS_SHIFT|macro|PCIE_PHY_TRSV_REG29_BIAS_SHIFT
DECL|PCIE_PHY_TRSV_REG29_BIAS|macro|PCIE_PHY_TRSV_REG29_BIAS
DECL|PCIE_PHY_TRSV_REG29_REG|macro|PCIE_PHY_TRSV_REG29_REG
DECL|PCIE_PHY_TRSV_REG29|macro|PCIE_PHY_TRSV_REG29
DECL|PCIE_PHY_TRSV_REG2B_REG|macro|PCIE_PHY_TRSV_REG2B_REG
DECL|PCIE_PHY_TRSV_REG2B_RXCDR_MASK|macro|PCIE_PHY_TRSV_REG2B_RXCDR_MASK
DECL|PCIE_PHY_TRSV_REG2B_RXCDR_SHIFT|macro|PCIE_PHY_TRSV_REG2B_RXCDR_SHIFT
DECL|PCIE_PHY_TRSV_REG2B_RXCDR|macro|PCIE_PHY_TRSV_REG2B_RXCDR
DECL|PCIE_PHY_TRSV_REG2B|macro|PCIE_PHY_TRSV_REG2B
DECL|PCIE_PHY_TRSV_REG31_PD_TSV_MASK|macro|PCIE_PHY_TRSV_REG31_PD_TSV_MASK
DECL|PCIE_PHY_TRSV_REG31_PD_TSV_SHIFT|macro|PCIE_PHY_TRSV_REG31_PD_TSV_SHIFT
DECL|PCIE_PHY_TRSV_REG31_REG|macro|PCIE_PHY_TRSV_REG31_REG
DECL|PCIE_PHY_TRSV_REG31|macro|PCIE_PHY_TRSV_REG31
DECL|PCIE_PHY_TRSV_REG33_REG|macro|PCIE_PHY_TRSV_REG33_REG
DECL|PCIE_PHY_TRSV_REG33|macro|PCIE_PHY_TRSV_REG33
DECL|PCIE_PHY_TRSV_REG36_DRVR_CNT_MASK|macro|PCIE_PHY_TRSV_REG36_DRVR_CNT_MASK
DECL|PCIE_PHY_TRSV_REG36_DRVR_CNT_SHIFT|macro|PCIE_PHY_TRSV_REG36_DRVR_CNT_SHIFT
DECL|PCIE_PHY_TRSV_REG36_DRVR_CNT|macro|PCIE_PHY_TRSV_REG36_DRVR_CNT
DECL|PCIE_PHY_TRSV_REG36_REG|macro|PCIE_PHY_TRSV_REG36_REG
DECL|PCIE_PHY_TRSV_REG36_SR_LVL_MASK|macro|PCIE_PHY_TRSV_REG36_SR_LVL_MASK
DECL|PCIE_PHY_TRSV_REG36_SR_LVL_SHIFT|macro|PCIE_PHY_TRSV_REG36_SR_LVL_SHIFT
DECL|PCIE_PHY_TRSV_REG36_SR_LVL|macro|PCIE_PHY_TRSV_REG36_SR_LVL
DECL|PCIE_PHY_TRSV_REG36_TX_SWING_MASK|macro|PCIE_PHY_TRSV_REG36_TX_SWING_MASK
DECL|PCIE_PHY_TRSV_REG36_TX_SWING_SHIFT|macro|PCIE_PHY_TRSV_REG36_TX_SWING_SHIFT
DECL|PCIE_PHY_TRSV_REG36|macro|PCIE_PHY_TRSV_REG36
DECL|PCIE_PHY_TRSV_REG37_REG|macro|PCIE_PHY_TRSV_REG37_REG
DECL|PCIE_PHY_TRSV_REG37|macro|PCIE_PHY_TRSV_REG37
DECL|PCIE_PHY_TRSV_REG38_ADD_ALIGN_MASK|macro|PCIE_PHY_TRSV_REG38_ADD_ALIGN_MASK
DECL|PCIE_PHY_TRSV_REG38_ADD_ALIGN_SHIFT|macro|PCIE_PHY_TRSV_REG38_ADD_ALIGN_SHIFT
DECL|PCIE_PHY_TRSV_REG38_REG|macro|PCIE_PHY_TRSV_REG38_REG
DECL|PCIE_PHY_TRSV_REG38_RX_INV_MASK|macro|PCIE_PHY_TRSV_REG38_RX_INV_MASK
DECL|PCIE_PHY_TRSV_REG38_RX_INV_SHIFT|macro|PCIE_PHY_TRSV_REG38_RX_INV_SHIFT
DECL|PCIE_PHY_TRSV_REG38_TX_INV_MASK|macro|PCIE_PHY_TRSV_REG38_TX_INV_MASK
DECL|PCIE_PHY_TRSV_REG38_TX_INV_SHIFT|macro|PCIE_PHY_TRSV_REG38_TX_INV_SHIFT
DECL|PCIE_PHY_TRSV_REG38|macro|PCIE_PHY_TRSV_REG38
DECL|PCIE_PHY_TRSV_REG39_RD_ORD_MASK|macro|PCIE_PHY_TRSV_REG39_RD_ORD_MASK
DECL|PCIE_PHY_TRSV_REG39_RD_ORD_SHIFT|macro|PCIE_PHY_TRSV_REG39_RD_ORD_SHIFT
DECL|PCIE_PHY_TRSV_REG39_RD_ORD|macro|PCIE_PHY_TRSV_REG39_RD_ORD
DECL|PCIE_PHY_TRSV_REG39_REG|macro|PCIE_PHY_TRSV_REG39_REG
DECL|PCIE_PHY_TRSV_REG39_TD_ORD_MASK|macro|PCIE_PHY_TRSV_REG39_TD_ORD_MASK
DECL|PCIE_PHY_TRSV_REG39_TD_ORD_SHIFT|macro|PCIE_PHY_TRSV_REG39_TD_ORD_SHIFT
DECL|PCIE_PHY_TRSV_REG39_TD_ORD|macro|PCIE_PHY_TRSV_REG39_TD_ORD
DECL|PCIE_PHY_TRSV_REG39|macro|PCIE_PHY_TRSV_REG39
DECL|PCIE_PHY_TRSV_REG3A_COMDET_EN_MASK|macro|PCIE_PHY_TRSV_REG3A_COMDET_EN_MASK
DECL|PCIE_PHY_TRSV_REG3A_COMDET_EN_SHIFT|macro|PCIE_PHY_TRSV_REG3A_COMDET_EN_SHIFT
DECL|PCIE_PHY_TRSV_REG3A_RDIMODE_MASK|macro|PCIE_PHY_TRSV_REG3A_RDIMODE_MASK
DECL|PCIE_PHY_TRSV_REG3A_RDIMODE_SHIFT|macro|PCIE_PHY_TRSV_REG3A_RDIMODE_SHIFT
DECL|PCIE_PHY_TRSV_REG3A_REG|macro|PCIE_PHY_TRSV_REG3A_REG
DECL|PCIE_PHY_TRSV_REG3A_TDIMODE_MASK|macro|PCIE_PHY_TRSV_REG3A_TDIMODE_MASK
DECL|PCIE_PHY_TRSV_REG3A_TDIMODE_SHIFT|macro|PCIE_PHY_TRSV_REG3A_TDIMODE_SHIFT
DECL|PCIE_PHY_TRSV_REG3A|macro|PCIE_PHY_TRSV_REG3A
DECL|PCIE_PHY_TRSV_REG3E_DET_CNT_MASK|macro|PCIE_PHY_TRSV_REG3E_DET_CNT_MASK
DECL|PCIE_PHY_TRSV_REG3E_DET_CNT_SHIFT|macro|PCIE_PHY_TRSV_REG3E_DET_CNT_SHIFT
DECL|PCIE_PHY_TRSV_REG3E_DET_CNT|macro|PCIE_PHY_TRSV_REG3E_DET_CNT
DECL|PCIE_PHY_TRSV_REG3E_REG|macro|PCIE_PHY_TRSV_REG3E_REG
DECL|PCIE_PHY_TRSV_REG3E|macro|PCIE_PHY_TRSV_REG3E
DECL|PCIE_PHY_TRSV_REG40_PD_TRAS_MASK|macro|PCIE_PHY_TRSV_REG40_PD_TRAS_MASK
DECL|PCIE_PHY_TRSV_REG40_PD_TRAS_SHIFT|macro|PCIE_PHY_TRSV_REG40_PD_TRAS_SHIFT
DECL|PCIE_PHY_TRSV_REG40_PD_TRAS|macro|PCIE_PHY_TRSV_REG40_PD_TRAS
DECL|PCIE_PHY_TRSV_REG40_PHY_TRSV_EN_MASK|macro|PCIE_PHY_TRSV_REG40_PHY_TRSV_EN_MASK
DECL|PCIE_PHY_TRSV_REG40_PHY_TRSV_EN_SHIFT|macro|PCIE_PHY_TRSV_REG40_PHY_TRSV_EN_SHIFT
DECL|PCIE_PHY_TRSV_REG40_REG|macro|PCIE_PHY_TRSV_REG40_REG
DECL|PCIE_PHY_TRSV_REG40|macro|PCIE_PHY_TRSV_REG40
DECL|PCIE_PHY_TRSV_REG42_REG|macro|PCIE_PHY_TRSV_REG42_REG
DECL|PCIE_PHY_TRSV_REG42_TRSVRST_MASK|macro|PCIE_PHY_TRSV_REG42_TRSVRST_MASK
DECL|PCIE_PHY_TRSV_REG42_TRSVRST_SHIFT|macro|PCIE_PHY_TRSV_REG42_TRSVRST_SHIFT
DECL|PCIE_PHY_TRSV_REG42_TRSVRST|macro|PCIE_PHY_TRSV_REG42_TRSVRST
DECL|PCIE_PHY_TRSV_REG42|macro|PCIE_PHY_TRSV_REG42
DECL|PCIE_PHY_TRSV_Type|typedef|} PCIE_PHY_TRSV_Type, *PCIE_PHY_TRSV_MemMapPtr;
DECL|PCIE_PHY_TRSV|macro|PCIE_PHY_TRSV
DECL|PCIE_PUPSCR|member|__IO uint32_t PCIE_PUPSCR; /**< GPC PGC Up Sequence Control Register, offset: 0xC44 */
DECL|PCIE_SR|member|__IO uint32_t PCIE_SR; /**< GPC PGC Status Register, offset: 0xC4C */
DECL|PCTRL_0|member|__IO uint32_t PCTRL_0; /**< Port n Control Register, offset: 0x490 */
DECL|PDAP|member|__IO uint32_t PDAP[118]; /**< Peripheral Domain Access Permissions, array offset: 0x400, array step: 0x4 */
DECL|PERFHPR1|member|__IO uint32_t PERFHPR1; /**< High Priority Read CAM Register 1, offset: 0x25C */
DECL|PERFLPR1|member|__IO uint32_t PERFLPR1; /**< Low Priority Read CAM Register 1, offset: 0x264 */
DECL|PERFMON1_IRQn|enumerator|PERFMON1_IRQn = 112, /**< General interrupt */
DECL|PERFMON2_IRQn|enumerator|PERFMON2_IRQn = 113, /**< General interrupt */
DECL|PERFVPR1|member|__IO uint32_t PERFVPR1; /**< Variable Priority Read CAM Register 1, offset: 0x274 */
DECL|PERFVPW1|member|__IO uint32_t PERFVPW1; /**< Variable Priority Write CAM Register 1, offset: 0x278 */
DECL|PERFWR1|member|__IO uint32_t PERFWR1; /**< Write CAM Register 1, offset: 0x26C */
DECL|PERIODICLISTBASE|member|__IO uint32_t PERIODICLISTBASE; /**< Frame List Base Address,offset: 0x154 */
DECL|PERIODREG|member|__IO uint32_t PERIODREG; /**< Sample Period Control Register, offset: 0x1C */
DECL|PFD_480A_CLR|member|__IO uint32_t PFD_480A_CLR; /**< 480MHz Clock Phase Fractional Divider Control Register A, offset: 0xC8 */
DECL|PFD_480A_SET|member|__IO uint32_t PFD_480A_SET; /**< 480MHz Clock Phase Fractional Divider Control Register A, offset: 0xC4 */
DECL|PFD_480A_TOG|member|__IO uint32_t PFD_480A_TOG; /**< 480MHz Clock Phase Fractional Divider Control Register A, offset: 0xCC */
DECL|PFD_480A|member|__IO uint32_t PFD_480A; /**< 480MHz Clock Phase Fractional Divider Control Register A, offset: 0xC0 */
DECL|PFD_480B_CLR|member|__IO uint32_t PFD_480B_CLR; /**< 480MHz Clock Phase Fractional Divider Control Register B, offset: 0xD8 */
DECL|PFD_480B_SET|member|__IO uint32_t PFD_480B_SET; /**< 480MHz Clock Phase Fractional Divider Control Register B, offset: 0xD4 */
DECL|PFD_480B_TOG|member|__IO uint32_t PFD_480B_TOG; /**< 480MHz Clock Phase Fractional Divider Control Register B, offset: 0xDC */
DECL|PFD_480B|member|__IO uint32_t PFD_480B; /**< 480MHz Clock Phase Fractional Divider Control Register B, offset: 0xD0 */
DECL|PGC_ACK_SEL_A7|member|__IO uint32_t PGC_ACK_SEL_A7; /**< PGC acknowledge signal selection of A7 platform, offset: 0x24 */
DECL|PGC_ACK_SEL_M4|member|__IO uint32_t PGC_ACK_SEL_M4; /**< PGC acknowledge signal selection of M4 platform, offset: 0x28 */
DECL|PGC_CPU_MAPPING|member|__IO uint32_t PGC_CPU_MAPPING; /**< PGC CPU mapping, offset: 0xEC */
DECL|PHYCTRL_B1|member|__IO uint32_t PHYCTRL_B1; /**< D-PHY Master and Slave Analog Block Control Register 1, offset: 0xA4 */
DECL|PHYCTRL_B2|member|__IO uint32_t PHYCTRL_B2; /**< D-PHY Master and Slave Analog Block Control Register 2, offset: 0xA8 */
DECL|PHYCTRL_M1|member|__IO uint32_t PHYCTRL_M1; /**< D-PHY Master Analog Block Control Register 1, offset: 0xAC */
DECL|PHYCTRL_M2|member|__IO uint32_t PHYCTRL_M2; /**< D-PHY Master Analog Block Control Register 1, offset: 0xB0 */
DECL|PHYTIMING1|member|__IO uint32_t PHYTIMING1; /**< , offset: 0xB8 */
DECL|PHYTIMING2|member|__IO uint32_t PHYTIMING2; /**< D-PHY Timing Register 2, offset: 0xBC */
DECL|PHYTIMING|member|__IO uint32_t PHYTIMING; /**< D-PHY Timing register, offset: 0xB4 */
DECL|PHY_CON0|member|__IO uint32_t PHY_CON0; /**< , offset: 0x0 */
DECL|PHY_CON1|member|__IO uint32_t PHY_CON1; /**< , offset: 0x4 */
DECL|PHY_CON2|member|__IO uint32_t PHY_CON2; /**< , offset: 0x8 */
DECL|PHY_CON3|member|__IO uint32_t PHY_CON3; /**< , offset: 0xC */
DECL|PHY_CON4|member|__IO uint32_t PHY_CON4; /**< , offset: 0x10 */
DECL|PHY_CON5|member|__IO uint32_t PHY_CON5; /**< , offset: 0x14 */
DECL|PIGEON_0_0|member|__IO uint32_t PIGEON_0_0; /**< Panel Interface Signal Generator Register 0_0, offset: 0x800 */
DECL|PIGEON_0_1|member|__IO uint32_t PIGEON_0_1; /**< Panel Interface Signal Generator Register 0_1, offset: 0x810 */
DECL|PIGEON_0_2|member|__IO uint32_t PIGEON_0_2; /**< Panel Interface Signal Generator Register 0_1, offset: 0x820 */
DECL|PIGEON_10_0|member|__IO uint32_t PIGEON_10_0; /**< Panel Interface Signal Generator Register 10_0, offset: 0xA80 */
DECL|PIGEON_10_1|member|__IO uint32_t PIGEON_10_1; /**< Panel Interface Signal Generator Register 10_1, offset: 0xA90 */
DECL|PIGEON_10_2|member|__IO uint32_t PIGEON_10_2; /**< Panel Interface Signal Generator Register 10_1, offset: 0xAA0 */
DECL|PIGEON_11_0|member|__IO uint32_t PIGEON_11_0; /**< Panel Interface Signal Generator Register 11_0, offset: 0xAC0 */
DECL|PIGEON_11_1|member|__IO uint32_t PIGEON_11_1; /**< Panel Interface Signal Generator Register 11_1, offset: 0xAD0 */
DECL|PIGEON_11_2|member|__IO uint32_t PIGEON_11_2; /**< Panel Interface Signal Generator Register 11_1, offset: 0xAE0 */
DECL|PIGEON_12_0|member|__IO uint32_t PIGEON_12_0; /**< Panel Interface Signal Generator Register 12_0, offset: 0xB00 */
DECL|PIGEON_12_1|member|__IO uint32_t PIGEON_12_1; /**< Panel Interface Signal Generator Register 12_1, offset: 0xB10 */
DECL|PIGEON_12_2|member|__IO uint32_t PIGEON_12_2; /**< Panel Interface Signal Generator Register 12_1, offset: 0xB20 */
DECL|PIGEON_13_0|member|__IO uint32_t PIGEON_13_0; /**< Panel Interface Signal Generator Register 13_0, offset: 0xB40 */
DECL|PIGEON_13_1|member|__IO uint32_t PIGEON_13_1; /**< Panel Interface Signal Generator Register 13_1, offset: 0xB50 */
DECL|PIGEON_13_2|member|__IO uint32_t PIGEON_13_2; /**< Panel Interface Signal Generator Register 13_1, offset: 0xB60 */
DECL|PIGEON_14_0|member|__IO uint32_t PIGEON_14_0; /**< Panel Interface Signal Generator Register 14_0, offset: 0xB80 */
DECL|PIGEON_14_1|member|__IO uint32_t PIGEON_14_1; /**< Panel Interface Signal Generator Register 14_1, offset: 0xB90 */
DECL|PIGEON_14_2|member|__IO uint32_t PIGEON_14_2; /**< Panel Interface Signal Generator Register 14_1, offset: 0xBA0 */
DECL|PIGEON_15_0|member|__IO uint32_t PIGEON_15_0; /**< Panel Interface Signal Generator Register 15_0, offset: 0xBC0 */
DECL|PIGEON_15_1|member|__IO uint32_t PIGEON_15_1; /**< Panel Interface Signal Generator Register 15_1, offset: 0xBD0 */
DECL|PIGEON_15_2|member|__IO uint32_t PIGEON_15_2; /**< Panel Interface Signal Generator Register 15_1, offset: 0xBE0 */
DECL|PIGEON_16_0|member|__IO uint32_t PIGEON_16_0; /**< Panel Interface Signal Generator Register 16_0, offset: 0xC00 */
DECL|PIGEON_16_1|member|__IO uint32_t PIGEON_16_1; /**< Panel Interface Signal Generator Register 16_1, offset: 0xC10 */
DECL|PIGEON_16_2|member|__IO uint32_t PIGEON_16_2; /**< Panel Interface Signal Generator Register 16_1, offset: 0xC20 */
DECL|PIGEON_1_0|member|__IO uint32_t PIGEON_1_0; /**< Panel Interface Signal Generator Register 1_0, offset: 0x840 */
DECL|PIGEON_1_1|member|__IO uint32_t PIGEON_1_1; /**< Panel Interface Signal Generator Register 1_1, offset: 0x850 */
DECL|PIGEON_1_2|member|__IO uint32_t PIGEON_1_2; /**< Panel Interface Signal Generator Register 1_1, offset: 0x860 */
DECL|PIGEON_2_0|member|__IO uint32_t PIGEON_2_0; /**< Panel Interface Signal Generator Register 2_0, offset: 0x880 */
DECL|PIGEON_2_1|member|__IO uint32_t PIGEON_2_1; /**< Panel Interface Signal Generator Register 2_1, offset: 0x890 */
DECL|PIGEON_2_2|member|__IO uint32_t PIGEON_2_2; /**< Panel Interface Signal Generator Register 2_1, offset: 0x8A0 */
DECL|PIGEON_3_0|member|__IO uint32_t PIGEON_3_0; /**< Panel Interface Signal Generator Register 3_0, offset: 0x8C0 */
DECL|PIGEON_3_1|member|__IO uint32_t PIGEON_3_1; /**< Panel Interface Signal Generator Register 3_1, offset: 0x8D0 */
DECL|PIGEON_3_2|member|__IO uint32_t PIGEON_3_2; /**< Panel Interface Signal Generator Register 3_1, offset: 0x8E0 */
DECL|PIGEON_4_0|member|__IO uint32_t PIGEON_4_0; /**< Panel Interface Signal Generator Register 4_0, offset: 0x900 */
DECL|PIGEON_4_1|member|__IO uint32_t PIGEON_4_1; /**< Panel Interface Signal Generator Register 4_1, offset: 0x910 */
DECL|PIGEON_4_2|member|__IO uint32_t PIGEON_4_2; /**< Panel Interface Signal Generator Register 4_1, offset: 0x920 */
DECL|PIGEON_5_0|member|__IO uint32_t PIGEON_5_0; /**< Panel Interface Signal Generator Register 5_0, offset: 0x940 */
DECL|PIGEON_5_1|member|__IO uint32_t PIGEON_5_1; /**< Panel Interface Signal Generator Register 5_1, offset: 0x950 */
DECL|PIGEON_5_2|member|__IO uint32_t PIGEON_5_2; /**< Panel Interface Signal Generator Register 5_1, offset: 0x960 */
DECL|PIGEON_6_0|member|__IO uint32_t PIGEON_6_0; /**< Panel Interface Signal Generator Register 6_0, offset: 0x980 */
DECL|PIGEON_6_1|member|__IO uint32_t PIGEON_6_1; /**< Panel Interface Signal Generator Register 6_1, offset: 0x990 */
DECL|PIGEON_6_2|member|__IO uint32_t PIGEON_6_2; /**< Panel Interface Signal Generator Register 6_1, offset: 0x9A0 */
DECL|PIGEON_7_0|member|__IO uint32_t PIGEON_7_0; /**< Panel Interface Signal Generator Register 7_0, offset: 0x9C0 */
DECL|PIGEON_7_1|member|__IO uint32_t PIGEON_7_1; /**< Panel Interface Signal Generator Register 7_1, offset: 0x9D0 */
DECL|PIGEON_7_2|member|__IO uint32_t PIGEON_7_2; /**< Panel Interface Signal Generator Register 7_1, offset: 0x9E0 */
DECL|PIGEON_8_0|member|__IO uint32_t PIGEON_8_0; /**< Panel Interface Signal Generator Register 8_0, offset: 0xA00 */
DECL|PIGEON_8_1|member|__IO uint32_t PIGEON_8_1; /**< Panel Interface Signal Generator Register 8_1, offset: 0xA10 */
DECL|PIGEON_8_2|member|__IO uint32_t PIGEON_8_2; /**< Panel Interface Signal Generator Register 8_1, offset: 0xA20 */
DECL|PIGEON_9_0|member|__IO uint32_t PIGEON_9_0; /**< Panel Interface Signal Generator Register 9_0, offset: 0xA40 */
DECL|PIGEON_9_1|member|__IO uint32_t PIGEON_9_1; /**< Panel Interface Signal Generator Register 9_1, offset: 0xA50 */
DECL|PIGEON_9_2|member|__IO uint32_t PIGEON_9_2; /**< Panel Interface Signal Generator Register 9_1, offset: 0xA60 */
DECL|PIGEON_CTRL0_CLR|member|__IO uint32_t PIGEON_CTRL0_CLR; /**< EPDC Pigeon Mode Control Register 0, offset: 0x388 */
DECL|PIGEON_CTRL0_SET|member|__IO uint32_t PIGEON_CTRL0_SET; /**< EPDC Pigeon Mode Control Register 0, offset: 0x384 */
DECL|PIGEON_CTRL0_TOG|member|__IO uint32_t PIGEON_CTRL0_TOG; /**< EPDC Pigeon Mode Control Register 0, offset: 0x38C */
DECL|PIGEON_CTRL0|member|__IO uint32_t PIGEON_CTRL0; /**< EPDC Pigeon Mode Control Register 0, offset: 0x380 */
DECL|PIGEON_CTRL1_CLR|member|__IO uint32_t PIGEON_CTRL1_CLR; /**< EPDC Pigeon Mode Control Register 1, offset: 0x398 */
DECL|PIGEON_CTRL1_SET|member|__IO uint32_t PIGEON_CTRL1_SET; /**< EPDC Pigeon Mode Control Register 1, offset: 0x394 */
DECL|PIGEON_CTRL1_TOG|member|__IO uint32_t PIGEON_CTRL1_TOG; /**< EPDC Pigeon Mode Control Register 1, offset: 0x39C */
DECL|PIGEON_CTRL1|member|__IO uint32_t PIGEON_CTRL1; /**< EPDC Pigeon Mode Control Register 1, offset: 0x390 */
DECL|PKTHDR|member|__IO uint32_t PKTHDR; /**< Packet Header FIFO Register, offset: 0x3C */
DECL|PLAMC|member|__I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
DECL|PLASC|member|__I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
DECL|PLLCTRL1|member|__IO uint32_t PLLCTRL1; /**< PLL Control Register 1, offset: 0x98 */
DECL|PLLCTRL2|member|__IO uint32_t PLLCTRL2; /**< PLL control register 2, offset: 0x9C */
DECL|PLLCTRL_1G|member|__IO uint32_t PLLCTRL_1G; /**< 1 Gbps D-PHY PLL Control Register, offset: 0x90 */
DECL|PLLCTRL|member|__IO uint32_t PLLCTRL; /**< PLL Control register, offset: 0x94 */
DECL|PLLTMR|member|__IO uint32_t PLLTMR; /**< PLL Timer Register, offset: 0xA0 */
DECL|PLL_480_CLR|member|__IO uint32_t PLL_480_CLR; /**< Anadig 480MHz PLL Control Register, offset: 0xB8 */
DECL|PLL_480_SET|member|__IO uint32_t PLL_480_SET; /**< Anadig 480MHz PLL Control Register, offset: 0xB4 */
DECL|PLL_480_TOG|member|__IO uint32_t PLL_480_TOG; /**< Anadig 480MHz PLL Control Register, offset: 0xBC */
DECL|PLL_480|member|__IO uint32_t PLL_480; /**< Anadig 480MHz PLL Control Register, offset: 0xB0 */
DECL|PLL_ARM_CLR|member|__IO uint32_t PLL_ARM_CLR; /**< Anadig ARM PLL control Register, offset: 0x68 */
DECL|PLL_ARM_SET|member|__IO uint32_t PLL_ARM_SET; /**< Anadig ARM PLL control Register, offset: 0x64 */
DECL|PLL_ARM_TOG|member|__IO uint32_t PLL_ARM_TOG; /**< Anadig ARM PLL control Register, offset: 0x6C */
DECL|PLL_ARM|member|__IO uint32_t PLL_ARM; /**< Anadig ARM PLL control Register, offset: 0x60 */
DECL|PLL_AUDIO_CLR|member|__IO uint32_t PLL_AUDIO_CLR; /**< Anadig Audio PLL control Register, offset: 0xF8 */
DECL|PLL_AUDIO_DENOM|member|__IO uint32_t PLL_AUDIO_DENOM; /**< Denominator of Audio PLL Fractional Loop Divider Register, offset: 0x120 */
DECL|PLL_AUDIO_NUM|member|__IO uint32_t PLL_AUDIO_NUM; /**< Numerator of Audio PLL Fractional Loop Divider Register, offset: 0x110 */
DECL|PLL_AUDIO_SET|member|__IO uint32_t PLL_AUDIO_SET; /**< Anadig Audio PLL control Register, offset: 0xF4 */
DECL|PLL_AUDIO_SS|member|__IO uint32_t PLL_AUDIO_SS; /**< Audio PLL Spread Spectrum Register., offset: 0x100 */
DECL|PLL_AUDIO_TOG|member|__IO uint32_t PLL_AUDIO_TOG; /**< Anadig Audio PLL control Register, offset: 0xFC */
DECL|PLL_AUDIO|member|__IO uint32_t PLL_AUDIO; /**< Anadig Audio PLL control Register, offset: 0xF0 */
DECL|PLL_CTRL_CLR|member|__IO uint32_t PLL_CTRL_CLR; /**< CCM PLL Control Register, array offset: 0x808, array step: 0x10 */
DECL|PLL_CTRL_SET|member|__IO uint32_t PLL_CTRL_SET; /**< CCM PLL Control Register, array offset: 0x804, array step: 0x10 */
DECL|PLL_CTRL_TOG|member|__IO uint32_t PLL_CTRL_TOG; /**< CCM PLL Control Register, array offset: 0x80C, array step: 0x10 */
DECL|PLL_CTRL|member|__IO uint32_t PLL_CTRL; /**< CCM PLL Control Register, array offset: 0x800, array step: 0x10 */
DECL|PLL_CTRL|member|} PLL_CTRL[33];
DECL|PLL_DDR_CLR|member|__IO uint32_t PLL_DDR_CLR; /**< Anadig DDR PLL Control Register, offset: 0x78 */
DECL|PLL_DDR_DENOM|member|__IO uint32_t PLL_DDR_DENOM; /**< Denominator of DDR PLL Fractional Loop Divider Register, offset: 0xA0 */
DECL|PLL_DDR_NUM|member|__IO uint32_t PLL_DDR_NUM; /**< Numerator of DDR PLL Fractional Loop Divider Register, offset: 0x90 */
DECL|PLL_DDR_SET|member|__IO uint32_t PLL_DDR_SET; /**< Anadig DDR PLL Control Register, offset: 0x74 */
DECL|PLL_DDR_SS|member|__IO uint32_t PLL_DDR_SS; /**< DDR PLL Spread Spectrum Register., offset: 0x80 */
DECL|PLL_DDR_TOG|member|__IO uint32_t PLL_DDR_TOG; /**< Anadig DDR PLL Control Register, offset: 0x7C */
DECL|PLL_DDR|member|__IO uint32_t PLL_DDR; /**< Anadig DDR PLL Control Register, offset: 0x70 */
DECL|PLL_ENET_CLR|member|__IO uint32_t PLL_ENET_CLR; /**< Anadig ENET PLL Control Register, offset: 0xE8 */
DECL|PLL_ENET_SET|member|__IO uint32_t PLL_ENET_SET; /**< Anadig ENET PLL Control Register, offset: 0xE4 */
DECL|PLL_ENET_TOG|member|__IO uint32_t PLL_ENET_TOG; /**< Anadig ENET PLL Control Register, offset: 0xEC */
DECL|PLL_ENET|member|__IO uint32_t PLL_ENET; /**< Anadig ENET PLL Control Register, offset: 0xE0 */
DECL|PLL_VIDEO_CLR|member|__IO uint32_t PLL_VIDEO_CLR; /**< Anadig Video PLL control Register, offset: 0x138 */
DECL|PLL_VIDEO_DENOM|member|__IO uint32_t PLL_VIDEO_DENOM; /**< Denominator of Video PLL Fractional Loop Divider Register, offset: 0x160 */
DECL|PLL_VIDEO_NUM|member|__IO uint32_t PLL_VIDEO_NUM; /**< Numerator of Video PLL Fractional Loop Divider Register, offset: 0x150 */
DECL|PLL_VIDEO_SET|member|__IO uint32_t PLL_VIDEO_SET; /**< Anadig Video PLL control Register, offset: 0x134 */
DECL|PLL_VIDEO_SS|member|__IO uint32_t PLL_VIDEO_SS; /**< Video PLL Spread Spectrum Register., offset: 0x140 */
DECL|PLL_VIDEO_TOG|member|__IO uint32_t PLL_VIDEO_TOG; /**< Anadig Video PLL control Register, offset: 0x13C */
DECL|PLL_VIDEO|member|__IO uint32_t PLL_VIDEO; /**< Anadig Video PLL control Register, offset: 0x130 */
DECL|PMU_BASE_ADDRS|macro|PMU_BASE_ADDRS
DECL|PMU_BASE_PTRS|macro|PMU_BASE_PTRS
DECL|PMU_BASE_PTR|macro|PMU_BASE_PTR
DECL|PMU_BASE|macro|PMU_BASE
DECL|PMU_LOWPWR_CTRL_CLR_CONTROL0_MASK|macro|PMU_LOWPWR_CTRL_CLR_CONTROL0_MASK
DECL|PMU_LOWPWR_CTRL_CLR_CONTROL0_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_CONTROL0_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_CONTROL0|macro|PMU_LOWPWR_CTRL_CLR_CONTROL0
DECL|PMU_LOWPWR_CTRL_CLR_CONTROL1_MASK|macro|PMU_LOWPWR_CTRL_CLR_CONTROL1_MASK
DECL|PMU_LOWPWR_CTRL_CLR_CONTROL1_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_CONTROL1_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_CONTROL1|macro|PMU_LOWPWR_CTRL_CLR_CONTROL1
DECL|PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_GPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_GPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_GPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_GPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_REG|macro|PMU_LOWPWR_CTRL_CLR_REG
DECL|PMU_LOWPWR_CTRL_CLR_RSVD0_MASK|macro|PMU_LOWPWR_CTRL_CLR_RSVD0_MASK
DECL|PMU_LOWPWR_CTRL_CLR_RSVD0_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_RSVD0_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_RSVD0|macro|PMU_LOWPWR_CTRL_CLR_RSVD0
DECL|PMU_LOWPWR_CTRL_CLR_STOP_MODE_CONFIG_MASK|macro|PMU_LOWPWR_CTRL_CLR_STOP_MODE_CONFIG_MASK
DECL|PMU_LOWPWR_CTRL_CLR_STOP_MODE_CONFIG_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_STOP_MODE_CONFIG_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_STOP_MODE_CONFIG|macro|PMU_LOWPWR_CTRL_CLR_STOP_MODE_CONFIG
DECL|PMU_LOWPWR_CTRL_CLR|macro|PMU_LOWPWR_CTRL_CLR
DECL|PMU_LOWPWR_CTRL_CONTROL0_MASK|macro|PMU_LOWPWR_CTRL_CONTROL0_MASK
DECL|PMU_LOWPWR_CTRL_CONTROL0_SHIFT|macro|PMU_LOWPWR_CTRL_CONTROL0_SHIFT
DECL|PMU_LOWPWR_CTRL_CONTROL0|macro|PMU_LOWPWR_CTRL_CONTROL0
DECL|PMU_LOWPWR_CTRL_CONTROL1_MASK|macro|PMU_LOWPWR_CTRL_CONTROL1_MASK
DECL|PMU_LOWPWR_CTRL_CONTROL1_SHIFT|macro|PMU_LOWPWR_CTRL_CONTROL1_SHIFT
DECL|PMU_LOWPWR_CTRL_CONTROL1|macro|PMU_LOWPWR_CTRL_CONTROL1
DECL|PMU_LOWPWR_CTRL_CPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_DISPLAY_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_DISPLAY_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_DISPLAY_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_DISPLAY_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_GPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_GPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_GPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_GPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_L1_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_L1_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_L1_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_L1_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_L2_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_L2_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_L2_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_L2_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_MIX_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_MIX_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_MIX_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_MIX_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_REG|macro|PMU_LOWPWR_CTRL_REG
DECL|PMU_LOWPWR_CTRL_RSVD0_MASK|macro|PMU_LOWPWR_CTRL_RSVD0_MASK
DECL|PMU_LOWPWR_CTRL_RSVD0_SHIFT|macro|PMU_LOWPWR_CTRL_RSVD0_SHIFT
DECL|PMU_LOWPWR_CTRL_RSVD0|macro|PMU_LOWPWR_CTRL_RSVD0
DECL|PMU_LOWPWR_CTRL_SET_CONTROL0_MASK|macro|PMU_LOWPWR_CTRL_SET_CONTROL0_MASK
DECL|PMU_LOWPWR_CTRL_SET_CONTROL0_SHIFT|macro|PMU_LOWPWR_CTRL_SET_CONTROL0_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_CONTROL0|macro|PMU_LOWPWR_CTRL_SET_CONTROL0
DECL|PMU_LOWPWR_CTRL_SET_CONTROL1_MASK|macro|PMU_LOWPWR_CTRL_SET_CONTROL1_MASK
DECL|PMU_LOWPWR_CTRL_SET_CONTROL1_SHIFT|macro|PMU_LOWPWR_CTRL_SET_CONTROL1_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_CONTROL1|macro|PMU_LOWPWR_CTRL_SET_CONTROL1
DECL|PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_GPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_GPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_GPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_GPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_L1_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_L1_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_L2_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_L2_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_REG|macro|PMU_LOWPWR_CTRL_SET_REG
DECL|PMU_LOWPWR_CTRL_SET_RSVD0_MASK|macro|PMU_LOWPWR_CTRL_SET_RSVD0_MASK
DECL|PMU_LOWPWR_CTRL_SET_RSVD0_SHIFT|macro|PMU_LOWPWR_CTRL_SET_RSVD0_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_RSVD0|macro|PMU_LOWPWR_CTRL_SET_RSVD0
DECL|PMU_LOWPWR_CTRL_SET_STOP_MODE_CONFIG_MASK|macro|PMU_LOWPWR_CTRL_SET_STOP_MODE_CONFIG_MASK
DECL|PMU_LOWPWR_CTRL_SET_STOP_MODE_CONFIG_SHIFT|macro|PMU_LOWPWR_CTRL_SET_STOP_MODE_CONFIG_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_STOP_MODE_CONFIG|macro|PMU_LOWPWR_CTRL_SET_STOP_MODE_CONFIG
DECL|PMU_LOWPWR_CTRL_SET|macro|PMU_LOWPWR_CTRL_SET
DECL|PMU_LOWPWR_CTRL_STOP_MODE_CONFIG_MASK|macro|PMU_LOWPWR_CTRL_STOP_MODE_CONFIG_MASK
DECL|PMU_LOWPWR_CTRL_STOP_MODE_CONFIG_SHIFT|macro|PMU_LOWPWR_CTRL_STOP_MODE_CONFIG_SHIFT
DECL|PMU_LOWPWR_CTRL_STOP_MODE_CONFIG|macro|PMU_LOWPWR_CTRL_STOP_MODE_CONFIG
DECL|PMU_LOWPWR_CTRL_TOG_CONTROL0_MASK|macro|PMU_LOWPWR_CTRL_TOG_CONTROL0_MASK
DECL|PMU_LOWPWR_CTRL_TOG_CONTROL0_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_CONTROL0_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_CONTROL0|macro|PMU_LOWPWR_CTRL_TOG_CONTROL0
DECL|PMU_LOWPWR_CTRL_TOG_CONTROL1_MASK|macro|PMU_LOWPWR_CTRL_TOG_CONTROL1_MASK
DECL|PMU_LOWPWR_CTRL_TOG_CONTROL1_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_CONTROL1_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_CONTROL1|macro|PMU_LOWPWR_CTRL_TOG_CONTROL1
DECL|PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_GPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_GPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_GPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_GPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_REG|macro|PMU_LOWPWR_CTRL_TOG_REG
DECL|PMU_LOWPWR_CTRL_TOG_RSVD0_MASK|macro|PMU_LOWPWR_CTRL_TOG_RSVD0_MASK
DECL|PMU_LOWPWR_CTRL_TOG_RSVD0_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_RSVD0_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_RSVD0|macro|PMU_LOWPWR_CTRL_TOG_RSVD0
DECL|PMU_LOWPWR_CTRL_TOG_STOP_MODE_CONFIG_MASK|macro|PMU_LOWPWR_CTRL_TOG_STOP_MODE_CONFIG_MASK
DECL|PMU_LOWPWR_CTRL_TOG_STOP_MODE_CONFIG_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_STOP_MODE_CONFIG_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_STOP_MODE_CONFIG|macro|PMU_LOWPWR_CTRL_TOG_STOP_MODE_CONFIG
DECL|PMU_LOWPWR_CTRL_TOG|macro|PMU_LOWPWR_CTRL_TOG
DECL|PMU_LOWPWR_CTRL|macro|PMU_LOWPWR_CTRL
DECL|PMU_MemMapPtr|typedef|} PMU_Type, *PMU_MemMapPtr;
DECL|PMU_REF_CLR_LPBG_SEL_MASK|macro|PMU_REF_CLR_LPBG_SEL_MASK
DECL|PMU_REF_CLR_LPBG_SEL_SHIFT|macro|PMU_REF_CLR_LPBG_SEL_SHIFT
DECL|PMU_REF_CLR_LPBG_TEST_MASK|macro|PMU_REF_CLR_LPBG_TEST_MASK
DECL|PMU_REF_CLR_LPBG_TEST_SHIFT|macro|PMU_REF_CLR_LPBG_TEST_SHIFT
DECL|PMU_REF_CLR_REFTOP_BIAS_TST_MASK|macro|PMU_REF_CLR_REFTOP_BIAS_TST_MASK
DECL|PMU_REF_CLR_REFTOP_BIAS_TST_SHIFT|macro|PMU_REF_CLR_REFTOP_BIAS_TST_SHIFT
DECL|PMU_REF_CLR_REFTOP_BIAS_TST|macro|PMU_REF_CLR_REFTOP_BIAS_TST
DECL|PMU_REF_CLR_REFTOP_IBIAS_OFF_MASK|macro|PMU_REF_CLR_REFTOP_IBIAS_OFF_MASK
DECL|PMU_REF_CLR_REFTOP_IBIAS_OFF_SHIFT|macro|PMU_REF_CLR_REFTOP_IBIAS_OFF_SHIFT
DECL|PMU_REF_CLR_REFTOP_LINREGREF_EN_MASK|macro|PMU_REF_CLR_REFTOP_LINREGREF_EN_MASK
DECL|PMU_REF_CLR_REFTOP_LINREGREF_EN_SHIFT|macro|PMU_REF_CLR_REFTOP_LINREGREF_EN_SHIFT
DECL|PMU_REF_CLR_REFTOP_LOWPOWER_MASK|macro|PMU_REF_CLR_REFTOP_LOWPOWER_MASK
DECL|PMU_REF_CLR_REFTOP_LOWPOWER_SHIFT|macro|PMU_REF_CLR_REFTOP_LOWPOWER_SHIFT
DECL|PMU_REF_CLR_REFTOP_PWDVBGUP_MASK|macro|PMU_REF_CLR_REFTOP_PWDVBGUP_MASK
DECL|PMU_REF_CLR_REFTOP_PWDVBGUP_SHIFT|macro|PMU_REF_CLR_REFTOP_PWDVBGUP_SHIFT
DECL|PMU_REF_CLR_REFTOP_PWD_MASK|macro|PMU_REF_CLR_REFTOP_PWD_MASK
DECL|PMU_REF_CLR_REFTOP_PWD_SHIFT|macro|PMU_REF_CLR_REFTOP_PWD_SHIFT
DECL|PMU_REF_CLR_REFTOP_SELFBIASOFF_MASK|macro|PMU_REF_CLR_REFTOP_SELFBIASOFF_MASK
DECL|PMU_REF_CLR_REFTOP_SELFBIASOFF_SHIFT|macro|PMU_REF_CLR_REFTOP_SELFBIASOFF_SHIFT
DECL|PMU_REF_CLR_REFTOP_VBGADJ_MASK|macro|PMU_REF_CLR_REFTOP_VBGADJ_MASK
DECL|PMU_REF_CLR_REFTOP_VBGADJ_SHIFT|macro|PMU_REF_CLR_REFTOP_VBGADJ_SHIFT
DECL|PMU_REF_CLR_REFTOP_VBGADJ|macro|PMU_REF_CLR_REFTOP_VBGADJ
DECL|PMU_REF_CLR_REFTOP_VBGUP_MASK|macro|PMU_REF_CLR_REFTOP_VBGUP_MASK
DECL|PMU_REF_CLR_REFTOP_VBGUP_SHIFT|macro|PMU_REF_CLR_REFTOP_VBGUP_SHIFT
DECL|PMU_REF_CLR_REG|macro|PMU_REF_CLR_REG
DECL|PMU_REF_CLR_RSVD1_MASK|macro|PMU_REF_CLR_RSVD1_MASK
DECL|PMU_REF_CLR_RSVD1_SHIFT|macro|PMU_REF_CLR_RSVD1_SHIFT
DECL|PMU_REF_CLR_RSVD1|macro|PMU_REF_CLR_RSVD1
DECL|PMU_REF_CLR|macro|PMU_REF_CLR
DECL|PMU_REF_LPBG_SEL_MASK|macro|PMU_REF_LPBG_SEL_MASK
DECL|PMU_REF_LPBG_SEL_SHIFT|macro|PMU_REF_LPBG_SEL_SHIFT
DECL|PMU_REF_LPBG_TEST_MASK|macro|PMU_REF_LPBG_TEST_MASK
DECL|PMU_REF_LPBG_TEST_SHIFT|macro|PMU_REF_LPBG_TEST_SHIFT
DECL|PMU_REF_REFTOP_BIAS_TST_MASK|macro|PMU_REF_REFTOP_BIAS_TST_MASK
DECL|PMU_REF_REFTOP_BIAS_TST_SHIFT|macro|PMU_REF_REFTOP_BIAS_TST_SHIFT
DECL|PMU_REF_REFTOP_BIAS_TST|macro|PMU_REF_REFTOP_BIAS_TST
DECL|PMU_REF_REFTOP_IBIAS_OFF_MASK|macro|PMU_REF_REFTOP_IBIAS_OFF_MASK
DECL|PMU_REF_REFTOP_IBIAS_OFF_SHIFT|macro|PMU_REF_REFTOP_IBIAS_OFF_SHIFT
DECL|PMU_REF_REFTOP_LINREGREF_EN_MASK|macro|PMU_REF_REFTOP_LINREGREF_EN_MASK
DECL|PMU_REF_REFTOP_LINREGREF_EN_SHIFT|macro|PMU_REF_REFTOP_LINREGREF_EN_SHIFT
DECL|PMU_REF_REFTOP_LOWPOWER_MASK|macro|PMU_REF_REFTOP_LOWPOWER_MASK
DECL|PMU_REF_REFTOP_LOWPOWER_SHIFT|macro|PMU_REF_REFTOP_LOWPOWER_SHIFT
DECL|PMU_REF_REFTOP_PWDVBGUP_MASK|macro|PMU_REF_REFTOP_PWDVBGUP_MASK
DECL|PMU_REF_REFTOP_PWDVBGUP_SHIFT|macro|PMU_REF_REFTOP_PWDVBGUP_SHIFT
DECL|PMU_REF_REFTOP_PWD_MASK|macro|PMU_REF_REFTOP_PWD_MASK
DECL|PMU_REF_REFTOP_PWD_SHIFT|macro|PMU_REF_REFTOP_PWD_SHIFT
DECL|PMU_REF_REFTOP_SELFBIASOFF_MASK|macro|PMU_REF_REFTOP_SELFBIASOFF_MASK
DECL|PMU_REF_REFTOP_SELFBIASOFF_SHIFT|macro|PMU_REF_REFTOP_SELFBIASOFF_SHIFT
DECL|PMU_REF_REFTOP_VBGADJ_MASK|macro|PMU_REF_REFTOP_VBGADJ_MASK
DECL|PMU_REF_REFTOP_VBGADJ_SHIFT|macro|PMU_REF_REFTOP_VBGADJ_SHIFT
DECL|PMU_REF_REFTOP_VBGADJ|macro|PMU_REF_REFTOP_VBGADJ
DECL|PMU_REF_REFTOP_VBGUP_MASK|macro|PMU_REF_REFTOP_VBGUP_MASK
DECL|PMU_REF_REFTOP_VBGUP_SHIFT|macro|PMU_REF_REFTOP_VBGUP_SHIFT
DECL|PMU_REF_REG|macro|PMU_REF_REG
DECL|PMU_REF_RSVD1_MASK|macro|PMU_REF_RSVD1_MASK
DECL|PMU_REF_RSVD1_SHIFT|macro|PMU_REF_RSVD1_SHIFT
DECL|PMU_REF_RSVD1|macro|PMU_REF_RSVD1
DECL|PMU_REF_SET_LPBG_SEL_MASK|macro|PMU_REF_SET_LPBG_SEL_MASK
DECL|PMU_REF_SET_LPBG_SEL_SHIFT|macro|PMU_REF_SET_LPBG_SEL_SHIFT
DECL|PMU_REF_SET_LPBG_TEST_MASK|macro|PMU_REF_SET_LPBG_TEST_MASK
DECL|PMU_REF_SET_LPBG_TEST_SHIFT|macro|PMU_REF_SET_LPBG_TEST_SHIFT
DECL|PMU_REF_SET_REFTOP_BIAS_TST_MASK|macro|PMU_REF_SET_REFTOP_BIAS_TST_MASK
DECL|PMU_REF_SET_REFTOP_BIAS_TST_SHIFT|macro|PMU_REF_SET_REFTOP_BIAS_TST_SHIFT
DECL|PMU_REF_SET_REFTOP_BIAS_TST|macro|PMU_REF_SET_REFTOP_BIAS_TST
DECL|PMU_REF_SET_REFTOP_IBIAS_OFF_MASK|macro|PMU_REF_SET_REFTOP_IBIAS_OFF_MASK
DECL|PMU_REF_SET_REFTOP_IBIAS_OFF_SHIFT|macro|PMU_REF_SET_REFTOP_IBIAS_OFF_SHIFT
DECL|PMU_REF_SET_REFTOP_LINREGREF_EN_MASK|macro|PMU_REF_SET_REFTOP_LINREGREF_EN_MASK
DECL|PMU_REF_SET_REFTOP_LINREGREF_EN_SHIFT|macro|PMU_REF_SET_REFTOP_LINREGREF_EN_SHIFT
DECL|PMU_REF_SET_REFTOP_LOWPOWER_MASK|macro|PMU_REF_SET_REFTOP_LOWPOWER_MASK
DECL|PMU_REF_SET_REFTOP_LOWPOWER_SHIFT|macro|PMU_REF_SET_REFTOP_LOWPOWER_SHIFT
DECL|PMU_REF_SET_REFTOP_PWDVBGUP_MASK|macro|PMU_REF_SET_REFTOP_PWDVBGUP_MASK
DECL|PMU_REF_SET_REFTOP_PWDVBGUP_SHIFT|macro|PMU_REF_SET_REFTOP_PWDVBGUP_SHIFT
DECL|PMU_REF_SET_REFTOP_PWD_MASK|macro|PMU_REF_SET_REFTOP_PWD_MASK
DECL|PMU_REF_SET_REFTOP_PWD_SHIFT|macro|PMU_REF_SET_REFTOP_PWD_SHIFT
DECL|PMU_REF_SET_REFTOP_SELFBIASOFF_MASK|macro|PMU_REF_SET_REFTOP_SELFBIASOFF_MASK
DECL|PMU_REF_SET_REFTOP_SELFBIASOFF_SHIFT|macro|PMU_REF_SET_REFTOP_SELFBIASOFF_SHIFT
DECL|PMU_REF_SET_REFTOP_VBGADJ_MASK|macro|PMU_REF_SET_REFTOP_VBGADJ_MASK
DECL|PMU_REF_SET_REFTOP_VBGADJ_SHIFT|macro|PMU_REF_SET_REFTOP_VBGADJ_SHIFT
DECL|PMU_REF_SET_REFTOP_VBGADJ|macro|PMU_REF_SET_REFTOP_VBGADJ
DECL|PMU_REF_SET_REFTOP_VBGUP_MASK|macro|PMU_REF_SET_REFTOP_VBGUP_MASK
DECL|PMU_REF_SET_REFTOP_VBGUP_SHIFT|macro|PMU_REF_SET_REFTOP_VBGUP_SHIFT
DECL|PMU_REF_SET_REG|macro|PMU_REF_SET_REG
DECL|PMU_REF_SET_RSVD1_MASK|macro|PMU_REF_SET_RSVD1_MASK
DECL|PMU_REF_SET_RSVD1_SHIFT|macro|PMU_REF_SET_RSVD1_SHIFT
DECL|PMU_REF_SET_RSVD1|macro|PMU_REF_SET_RSVD1
DECL|PMU_REF_SET|macro|PMU_REF_SET
DECL|PMU_REF_TOG_LPBG_SEL_MASK|macro|PMU_REF_TOG_LPBG_SEL_MASK
DECL|PMU_REF_TOG_LPBG_SEL_SHIFT|macro|PMU_REF_TOG_LPBG_SEL_SHIFT
DECL|PMU_REF_TOG_LPBG_TEST_MASK|macro|PMU_REF_TOG_LPBG_TEST_MASK
DECL|PMU_REF_TOG_LPBG_TEST_SHIFT|macro|PMU_REF_TOG_LPBG_TEST_SHIFT
DECL|PMU_REF_TOG_REFTOP_BIAS_TST_MASK|macro|PMU_REF_TOG_REFTOP_BIAS_TST_MASK
DECL|PMU_REF_TOG_REFTOP_BIAS_TST_SHIFT|macro|PMU_REF_TOG_REFTOP_BIAS_TST_SHIFT
DECL|PMU_REF_TOG_REFTOP_BIAS_TST|macro|PMU_REF_TOG_REFTOP_BIAS_TST
DECL|PMU_REF_TOG_REFTOP_IBIAS_OFF_MASK|macro|PMU_REF_TOG_REFTOP_IBIAS_OFF_MASK
DECL|PMU_REF_TOG_REFTOP_IBIAS_OFF_SHIFT|macro|PMU_REF_TOG_REFTOP_IBIAS_OFF_SHIFT
DECL|PMU_REF_TOG_REFTOP_LINREGREF_EN_MASK|macro|PMU_REF_TOG_REFTOP_LINREGREF_EN_MASK
DECL|PMU_REF_TOG_REFTOP_LINREGREF_EN_SHIFT|macro|PMU_REF_TOG_REFTOP_LINREGREF_EN_SHIFT
DECL|PMU_REF_TOG_REFTOP_LOWPOWER_MASK|macro|PMU_REF_TOG_REFTOP_LOWPOWER_MASK
DECL|PMU_REF_TOG_REFTOP_LOWPOWER_SHIFT|macro|PMU_REF_TOG_REFTOP_LOWPOWER_SHIFT
DECL|PMU_REF_TOG_REFTOP_PWDVBGUP_MASK|macro|PMU_REF_TOG_REFTOP_PWDVBGUP_MASK
DECL|PMU_REF_TOG_REFTOP_PWDVBGUP_SHIFT|macro|PMU_REF_TOG_REFTOP_PWDVBGUP_SHIFT
DECL|PMU_REF_TOG_REFTOP_PWD_MASK|macro|PMU_REF_TOG_REFTOP_PWD_MASK
DECL|PMU_REF_TOG_REFTOP_PWD_SHIFT|macro|PMU_REF_TOG_REFTOP_PWD_SHIFT
DECL|PMU_REF_TOG_REFTOP_SELFBIASOFF_MASK|macro|PMU_REF_TOG_REFTOP_SELFBIASOFF_MASK
DECL|PMU_REF_TOG_REFTOP_SELFBIASOFF_SHIFT|macro|PMU_REF_TOG_REFTOP_SELFBIASOFF_SHIFT
DECL|PMU_REF_TOG_REFTOP_VBGADJ_MASK|macro|PMU_REF_TOG_REFTOP_VBGADJ_MASK
DECL|PMU_REF_TOG_REFTOP_VBGADJ_SHIFT|macro|PMU_REF_TOG_REFTOP_VBGADJ_SHIFT
DECL|PMU_REF_TOG_REFTOP_VBGADJ|macro|PMU_REF_TOG_REFTOP_VBGADJ
DECL|PMU_REF_TOG_REFTOP_VBGUP_MASK|macro|PMU_REF_TOG_REFTOP_VBGUP_MASK
DECL|PMU_REF_TOG_REFTOP_VBGUP_SHIFT|macro|PMU_REF_TOG_REFTOP_VBGUP_SHIFT
DECL|PMU_REF_TOG_REG|macro|PMU_REF_TOG_REG
DECL|PMU_REF_TOG_RSVD1_MASK|macro|PMU_REF_TOG_RSVD1_MASK
DECL|PMU_REF_TOG_RSVD1_SHIFT|macro|PMU_REF_TOG_RSVD1_SHIFT
DECL|PMU_REF_TOG_RSVD1|macro|PMU_REF_TOG_RSVD1
DECL|PMU_REF_TOG|macro|PMU_REF_TOG
DECL|PMU_REF|macro|PMU_REF
DECL|PMU_REG_1P0A_BO_MASK|macro|PMU_REG_1P0A_BO_MASK
DECL|PMU_REG_1P0A_BO_OFFSET_MASK|macro|PMU_REG_1P0A_BO_OFFSET_MASK
DECL|PMU_REG_1P0A_BO_OFFSET_SHIFT|macro|PMU_REG_1P0A_BO_OFFSET_SHIFT
DECL|PMU_REG_1P0A_BO_OFFSET|macro|PMU_REG_1P0A_BO_OFFSET
DECL|PMU_REG_1P0A_BO_SHIFT|macro|PMU_REG_1P0A_BO_SHIFT
DECL|PMU_REG_1P0A_CLR_BO_MASK|macro|PMU_REG_1P0A_CLR_BO_MASK
DECL|PMU_REG_1P0A_CLR_BO_OFFSET_MASK|macro|PMU_REG_1P0A_CLR_BO_OFFSET_MASK
DECL|PMU_REG_1P0A_CLR_BO_OFFSET_SHIFT|macro|PMU_REG_1P0A_CLR_BO_OFFSET_SHIFT
DECL|PMU_REG_1P0A_CLR_BO_OFFSET|macro|PMU_REG_1P0A_CLR_BO_OFFSET
DECL|PMU_REG_1P0A_CLR_BO_SHIFT|macro|PMU_REG_1P0A_CLR_BO_SHIFT
DECL|PMU_REG_1P0A_CLR_ENABLE_BO_MASK|macro|PMU_REG_1P0A_CLR_ENABLE_BO_MASK
DECL|PMU_REG_1P0A_CLR_ENABLE_BO_SHIFT|macro|PMU_REG_1P0A_CLR_ENABLE_BO_SHIFT
DECL|PMU_REG_1P0A_CLR_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P0A_CLR_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P0A_CLR_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P0A_CLR_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P0A_CLR_ENABLE_LINREG_MASK|macro|PMU_REG_1P0A_CLR_ENABLE_LINREG_MASK
DECL|PMU_REG_1P0A_CLR_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P0A_CLR_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P0A_CLR_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P0A_CLR_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P0A_CLR_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P0A_CLR_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P0A_CLR_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_1P0A_CLR_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_1P0A_CLR_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_1P0A_CLR_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_1P0A_CLR_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P0A_CLR_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P0A_CLR_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0A_CLR_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0A_CLR_OK_MASK|macro|PMU_REG_1P0A_CLR_OK_MASK
DECL|PMU_REG_1P0A_CLR_OK_SHIFT|macro|PMU_REG_1P0A_CLR_OK_SHIFT
DECL|PMU_REG_1P0A_CLR_OUTPUT_TRG_MASK|macro|PMU_REG_1P0A_CLR_OUTPUT_TRG_MASK
DECL|PMU_REG_1P0A_CLR_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P0A_CLR_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P0A_CLR_OUTPUT_TRG|macro|PMU_REG_1P0A_CLR_OUTPUT_TRG
DECL|PMU_REG_1P0A_CLR_REG_TEST_MASK|macro|PMU_REG_1P0A_CLR_REG_TEST_MASK
DECL|PMU_REG_1P0A_CLR_REG_TEST_SHIFT|macro|PMU_REG_1P0A_CLR_REG_TEST_SHIFT
DECL|PMU_REG_1P0A_CLR_REG_TEST|macro|PMU_REG_1P0A_CLR_REG_TEST
DECL|PMU_REG_1P0A_CLR_REG|macro|PMU_REG_1P0A_CLR_REG
DECL|PMU_REG_1P0A_CLR_RSVD0_MASK|macro|PMU_REG_1P0A_CLR_RSVD0_MASK
DECL|PMU_REG_1P0A_CLR_RSVD0_SHIFT|macro|PMU_REG_1P0A_CLR_RSVD0_SHIFT
DECL|PMU_REG_1P0A_CLR_RSVD0|macro|PMU_REG_1P0A_CLR_RSVD0
DECL|PMU_REG_1P0A_CLR_RSVD1_MASK|macro|PMU_REG_1P0A_CLR_RSVD1_MASK
DECL|PMU_REG_1P0A_CLR_RSVD1_SHIFT|macro|PMU_REG_1P0A_CLR_RSVD1_SHIFT
DECL|PMU_REG_1P0A_CLR_RSVD1|macro|PMU_REG_1P0A_CLR_RSVD1
DECL|PMU_REG_1P0A_CLR_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P0A_CLR_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P0A_CLR_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0A_CLR_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0A_CLR|macro|PMU_REG_1P0A_CLR
DECL|PMU_REG_1P0A_ENABLE_BO_MASK|macro|PMU_REG_1P0A_ENABLE_BO_MASK
DECL|PMU_REG_1P0A_ENABLE_BO_SHIFT|macro|PMU_REG_1P0A_ENABLE_BO_SHIFT
DECL|PMU_REG_1P0A_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P0A_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P0A_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P0A_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P0A_ENABLE_LINREG_MASK|macro|PMU_REG_1P0A_ENABLE_LINREG_MASK
DECL|PMU_REG_1P0A_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P0A_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P0A_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P0A_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P0A_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P0A_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P0A_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_1P0A_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_1P0A_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_1P0A_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_1P0A_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P0A_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P0A_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0A_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0A_OK_MASK|macro|PMU_REG_1P0A_OK_MASK
DECL|PMU_REG_1P0A_OK_SHIFT|macro|PMU_REG_1P0A_OK_SHIFT
DECL|PMU_REG_1P0A_OUTPUT_TRG_MASK|macro|PMU_REG_1P0A_OUTPUT_TRG_MASK
DECL|PMU_REG_1P0A_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P0A_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P0A_OUTPUT_TRG|macro|PMU_REG_1P0A_OUTPUT_TRG
DECL|PMU_REG_1P0A_REG_TEST_MASK|macro|PMU_REG_1P0A_REG_TEST_MASK
DECL|PMU_REG_1P0A_REG_TEST_SHIFT|macro|PMU_REG_1P0A_REG_TEST_SHIFT
DECL|PMU_REG_1P0A_REG_TEST|macro|PMU_REG_1P0A_REG_TEST
DECL|PMU_REG_1P0A_REG|macro|PMU_REG_1P0A_REG
DECL|PMU_REG_1P0A_RSVD0_MASK|macro|PMU_REG_1P0A_RSVD0_MASK
DECL|PMU_REG_1P0A_RSVD0_SHIFT|macro|PMU_REG_1P0A_RSVD0_SHIFT
DECL|PMU_REG_1P0A_RSVD0|macro|PMU_REG_1P0A_RSVD0
DECL|PMU_REG_1P0A_RSVD1_MASK|macro|PMU_REG_1P0A_RSVD1_MASK
DECL|PMU_REG_1P0A_RSVD1_SHIFT|macro|PMU_REG_1P0A_RSVD1_SHIFT
DECL|PMU_REG_1P0A_RSVD1|macro|PMU_REG_1P0A_RSVD1
DECL|PMU_REG_1P0A_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P0A_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P0A_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0A_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0A_SET_BO_MASK|macro|PMU_REG_1P0A_SET_BO_MASK
DECL|PMU_REG_1P0A_SET_BO_OFFSET_MASK|macro|PMU_REG_1P0A_SET_BO_OFFSET_MASK
DECL|PMU_REG_1P0A_SET_BO_OFFSET_SHIFT|macro|PMU_REG_1P0A_SET_BO_OFFSET_SHIFT
DECL|PMU_REG_1P0A_SET_BO_OFFSET|macro|PMU_REG_1P0A_SET_BO_OFFSET
DECL|PMU_REG_1P0A_SET_BO_SHIFT|macro|PMU_REG_1P0A_SET_BO_SHIFT
DECL|PMU_REG_1P0A_SET_ENABLE_BO_MASK|macro|PMU_REG_1P0A_SET_ENABLE_BO_MASK
DECL|PMU_REG_1P0A_SET_ENABLE_BO_SHIFT|macro|PMU_REG_1P0A_SET_ENABLE_BO_SHIFT
DECL|PMU_REG_1P0A_SET_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P0A_SET_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P0A_SET_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P0A_SET_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P0A_SET_ENABLE_LINREG_MASK|macro|PMU_REG_1P0A_SET_ENABLE_LINREG_MASK
DECL|PMU_REG_1P0A_SET_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P0A_SET_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P0A_SET_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P0A_SET_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P0A_SET_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P0A_SET_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P0A_SET_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_1P0A_SET_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_1P0A_SET_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_1P0A_SET_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_1P0A_SET_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P0A_SET_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P0A_SET_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0A_SET_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0A_SET_OK_MASK|macro|PMU_REG_1P0A_SET_OK_MASK
DECL|PMU_REG_1P0A_SET_OK_SHIFT|macro|PMU_REG_1P0A_SET_OK_SHIFT
DECL|PMU_REG_1P0A_SET_OUTPUT_TRG_MASK|macro|PMU_REG_1P0A_SET_OUTPUT_TRG_MASK
DECL|PMU_REG_1P0A_SET_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P0A_SET_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P0A_SET_OUTPUT_TRG|macro|PMU_REG_1P0A_SET_OUTPUT_TRG
DECL|PMU_REG_1P0A_SET_REG_TEST_MASK|macro|PMU_REG_1P0A_SET_REG_TEST_MASK
DECL|PMU_REG_1P0A_SET_REG_TEST_SHIFT|macro|PMU_REG_1P0A_SET_REG_TEST_SHIFT
DECL|PMU_REG_1P0A_SET_REG_TEST|macro|PMU_REG_1P0A_SET_REG_TEST
DECL|PMU_REG_1P0A_SET_REG|macro|PMU_REG_1P0A_SET_REG
DECL|PMU_REG_1P0A_SET_RSVD0_MASK|macro|PMU_REG_1P0A_SET_RSVD0_MASK
DECL|PMU_REG_1P0A_SET_RSVD0_SHIFT|macro|PMU_REG_1P0A_SET_RSVD0_SHIFT
DECL|PMU_REG_1P0A_SET_RSVD0|macro|PMU_REG_1P0A_SET_RSVD0
DECL|PMU_REG_1P0A_SET_RSVD1_MASK|macro|PMU_REG_1P0A_SET_RSVD1_MASK
DECL|PMU_REG_1P0A_SET_RSVD1_SHIFT|macro|PMU_REG_1P0A_SET_RSVD1_SHIFT
DECL|PMU_REG_1P0A_SET_RSVD1|macro|PMU_REG_1P0A_SET_RSVD1
DECL|PMU_REG_1P0A_SET_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P0A_SET_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P0A_SET_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0A_SET_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0A_SET|macro|PMU_REG_1P0A_SET
DECL|PMU_REG_1P0A_TOG_BO_MASK|macro|PMU_REG_1P0A_TOG_BO_MASK
DECL|PMU_REG_1P0A_TOG_BO_OFFSET_MASK|macro|PMU_REG_1P0A_TOG_BO_OFFSET_MASK
DECL|PMU_REG_1P0A_TOG_BO_OFFSET_SHIFT|macro|PMU_REG_1P0A_TOG_BO_OFFSET_SHIFT
DECL|PMU_REG_1P0A_TOG_BO_OFFSET|macro|PMU_REG_1P0A_TOG_BO_OFFSET
DECL|PMU_REG_1P0A_TOG_BO_SHIFT|macro|PMU_REG_1P0A_TOG_BO_SHIFT
DECL|PMU_REG_1P0A_TOG_ENABLE_BO_MASK|macro|PMU_REG_1P0A_TOG_ENABLE_BO_MASK
DECL|PMU_REG_1P0A_TOG_ENABLE_BO_SHIFT|macro|PMU_REG_1P0A_TOG_ENABLE_BO_SHIFT
DECL|PMU_REG_1P0A_TOG_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P0A_TOG_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P0A_TOG_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P0A_TOG_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P0A_TOG_ENABLE_LINREG_MASK|macro|PMU_REG_1P0A_TOG_ENABLE_LINREG_MASK
DECL|PMU_REG_1P0A_TOG_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P0A_TOG_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P0A_TOG_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P0A_TOG_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P0A_TOG_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P0A_TOG_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P0A_TOG_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_1P0A_TOG_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_1P0A_TOG_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_1P0A_TOG_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_1P0A_TOG_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P0A_TOG_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P0A_TOG_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0A_TOG_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0A_TOG_OK_MASK|macro|PMU_REG_1P0A_TOG_OK_MASK
DECL|PMU_REG_1P0A_TOG_OK_SHIFT|macro|PMU_REG_1P0A_TOG_OK_SHIFT
DECL|PMU_REG_1P0A_TOG_OUTPUT_TRG_MASK|macro|PMU_REG_1P0A_TOG_OUTPUT_TRG_MASK
DECL|PMU_REG_1P0A_TOG_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P0A_TOG_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P0A_TOG_OUTPUT_TRG|macro|PMU_REG_1P0A_TOG_OUTPUT_TRG
DECL|PMU_REG_1P0A_TOG_REG_TEST_MASK|macro|PMU_REG_1P0A_TOG_REG_TEST_MASK
DECL|PMU_REG_1P0A_TOG_REG_TEST_SHIFT|macro|PMU_REG_1P0A_TOG_REG_TEST_SHIFT
DECL|PMU_REG_1P0A_TOG_REG_TEST|macro|PMU_REG_1P0A_TOG_REG_TEST
DECL|PMU_REG_1P0A_TOG_REG|macro|PMU_REG_1P0A_TOG_REG
DECL|PMU_REG_1P0A_TOG_RSVD0_MASK|macro|PMU_REG_1P0A_TOG_RSVD0_MASK
DECL|PMU_REG_1P0A_TOG_RSVD0_SHIFT|macro|PMU_REG_1P0A_TOG_RSVD0_SHIFT
DECL|PMU_REG_1P0A_TOG_RSVD0|macro|PMU_REG_1P0A_TOG_RSVD0
DECL|PMU_REG_1P0A_TOG_RSVD1_MASK|macro|PMU_REG_1P0A_TOG_RSVD1_MASK
DECL|PMU_REG_1P0A_TOG_RSVD1_SHIFT|macro|PMU_REG_1P0A_TOG_RSVD1_SHIFT
DECL|PMU_REG_1P0A_TOG_RSVD1|macro|PMU_REG_1P0A_TOG_RSVD1
DECL|PMU_REG_1P0A_TOG_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P0A_TOG_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P0A_TOG_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0A_TOG_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0A_TOG|macro|PMU_REG_1P0A_TOG
DECL|PMU_REG_1P0A|macro|PMU_REG_1P0A
DECL|PMU_REG_1P0D_BO_MASK|macro|PMU_REG_1P0D_BO_MASK
DECL|PMU_REG_1P0D_BO_OFFSET_MASK|macro|PMU_REG_1P0D_BO_OFFSET_MASK
DECL|PMU_REG_1P0D_BO_OFFSET_SHIFT|macro|PMU_REG_1P0D_BO_OFFSET_SHIFT
DECL|PMU_REG_1P0D_BO_OFFSET|macro|PMU_REG_1P0D_BO_OFFSET
DECL|PMU_REG_1P0D_BO_SHIFT|macro|PMU_REG_1P0D_BO_SHIFT
DECL|PMU_REG_1P0D_CLR_BO_MASK|macro|PMU_REG_1P0D_CLR_BO_MASK
DECL|PMU_REG_1P0D_CLR_BO_OFFSET_MASK|macro|PMU_REG_1P0D_CLR_BO_OFFSET_MASK
DECL|PMU_REG_1P0D_CLR_BO_OFFSET_SHIFT|macro|PMU_REG_1P0D_CLR_BO_OFFSET_SHIFT
DECL|PMU_REG_1P0D_CLR_BO_OFFSET|macro|PMU_REG_1P0D_CLR_BO_OFFSET
DECL|PMU_REG_1P0D_CLR_BO_SHIFT|macro|PMU_REG_1P0D_CLR_BO_SHIFT
DECL|PMU_REG_1P0D_CLR_ENABLE_BO_MASK|macro|PMU_REG_1P0D_CLR_ENABLE_BO_MASK
DECL|PMU_REG_1P0D_CLR_ENABLE_BO_SHIFT|macro|PMU_REG_1P0D_CLR_ENABLE_BO_SHIFT
DECL|PMU_REG_1P0D_CLR_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P0D_CLR_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P0D_CLR_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P0D_CLR_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P0D_CLR_ENABLE_LINREG_MASK|macro|PMU_REG_1P0D_CLR_ENABLE_LINREG_MASK
DECL|PMU_REG_1P0D_CLR_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P0D_CLR_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P0D_CLR_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P0D_CLR_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P0D_CLR_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P0D_CLR_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P0D_CLR_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_1P0D_CLR_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_1P0D_CLR_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_1P0D_CLR_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_1P0D_CLR_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P0D_CLR_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P0D_CLR_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0D_CLR_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0D_CLR_OK_MASK|macro|PMU_REG_1P0D_CLR_OK_MASK
DECL|PMU_REG_1P0D_CLR_OK_SHIFT|macro|PMU_REG_1P0D_CLR_OK_SHIFT
DECL|PMU_REG_1P0D_CLR_OUTPUT_TRG_MASK|macro|PMU_REG_1P0D_CLR_OUTPUT_TRG_MASK
DECL|PMU_REG_1P0D_CLR_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P0D_CLR_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P0D_CLR_OUTPUT_TRG|macro|PMU_REG_1P0D_CLR_OUTPUT_TRG
DECL|PMU_REG_1P0D_CLR_OVERRIDE_MASK|macro|PMU_REG_1P0D_CLR_OVERRIDE_MASK
DECL|PMU_REG_1P0D_CLR_OVERRIDE_SHIFT|macro|PMU_REG_1P0D_CLR_OVERRIDE_SHIFT
DECL|PMU_REG_1P0D_CLR_REG_TEST_MASK|macro|PMU_REG_1P0D_CLR_REG_TEST_MASK
DECL|PMU_REG_1P0D_CLR_REG_TEST_SHIFT|macro|PMU_REG_1P0D_CLR_REG_TEST_SHIFT
DECL|PMU_REG_1P0D_CLR_REG_TEST|macro|PMU_REG_1P0D_CLR_REG_TEST
DECL|PMU_REG_1P0D_CLR_REG|macro|PMU_REG_1P0D_CLR_REG
DECL|PMU_REG_1P0D_CLR_RSVD0_MASK|macro|PMU_REG_1P0D_CLR_RSVD0_MASK
DECL|PMU_REG_1P0D_CLR_RSVD0_SHIFT|macro|PMU_REG_1P0D_CLR_RSVD0_SHIFT
DECL|PMU_REG_1P0D_CLR_RSVD0|macro|PMU_REG_1P0D_CLR_RSVD0
DECL|PMU_REG_1P0D_CLR_RSVD1_MASK|macro|PMU_REG_1P0D_CLR_RSVD1_MASK
DECL|PMU_REG_1P0D_CLR_RSVD1_SHIFT|macro|PMU_REG_1P0D_CLR_RSVD1_SHIFT
DECL|PMU_REG_1P0D_CLR_RSVD1|macro|PMU_REG_1P0D_CLR_RSVD1
DECL|PMU_REG_1P0D_CLR_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P0D_CLR_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P0D_CLR_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0D_CLR_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0D_CLR|macro|PMU_REG_1P0D_CLR
DECL|PMU_REG_1P0D_ENABLE_BO_MASK|macro|PMU_REG_1P0D_ENABLE_BO_MASK
DECL|PMU_REG_1P0D_ENABLE_BO_SHIFT|macro|PMU_REG_1P0D_ENABLE_BO_SHIFT
DECL|PMU_REG_1P0D_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P0D_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P0D_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P0D_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P0D_ENABLE_LINREG_MASK|macro|PMU_REG_1P0D_ENABLE_LINREG_MASK
DECL|PMU_REG_1P0D_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P0D_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P0D_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P0D_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P0D_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P0D_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P0D_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_1P0D_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_1P0D_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_1P0D_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_1P0D_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P0D_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P0D_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0D_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0D_OK_MASK|macro|PMU_REG_1P0D_OK_MASK
DECL|PMU_REG_1P0D_OK_SHIFT|macro|PMU_REG_1P0D_OK_SHIFT
DECL|PMU_REG_1P0D_OUTPUT_TRG_MASK|macro|PMU_REG_1P0D_OUTPUT_TRG_MASK
DECL|PMU_REG_1P0D_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P0D_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P0D_OUTPUT_TRG|macro|PMU_REG_1P0D_OUTPUT_TRG
DECL|PMU_REG_1P0D_OVERRIDE_MASK|macro|PMU_REG_1P0D_OVERRIDE_MASK
DECL|PMU_REG_1P0D_OVERRIDE_SHIFT|macro|PMU_REG_1P0D_OVERRIDE_SHIFT
DECL|PMU_REG_1P0D_REG_TEST_MASK|macro|PMU_REG_1P0D_REG_TEST_MASK
DECL|PMU_REG_1P0D_REG_TEST_SHIFT|macro|PMU_REG_1P0D_REG_TEST_SHIFT
DECL|PMU_REG_1P0D_REG_TEST|macro|PMU_REG_1P0D_REG_TEST
DECL|PMU_REG_1P0D_REG|macro|PMU_REG_1P0D_REG
DECL|PMU_REG_1P0D_RSVD0_MASK|macro|PMU_REG_1P0D_RSVD0_MASK
DECL|PMU_REG_1P0D_RSVD0_SHIFT|macro|PMU_REG_1P0D_RSVD0_SHIFT
DECL|PMU_REG_1P0D_RSVD0|macro|PMU_REG_1P0D_RSVD0
DECL|PMU_REG_1P0D_RSVD1_MASK|macro|PMU_REG_1P0D_RSVD1_MASK
DECL|PMU_REG_1P0D_RSVD1_SHIFT|macro|PMU_REG_1P0D_RSVD1_SHIFT
DECL|PMU_REG_1P0D_RSVD1|macro|PMU_REG_1P0D_RSVD1
DECL|PMU_REG_1P0D_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P0D_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P0D_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0D_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0D_SET_BO_MASK|macro|PMU_REG_1P0D_SET_BO_MASK
DECL|PMU_REG_1P0D_SET_BO_OFFSET_MASK|macro|PMU_REG_1P0D_SET_BO_OFFSET_MASK
DECL|PMU_REG_1P0D_SET_BO_OFFSET_SHIFT|macro|PMU_REG_1P0D_SET_BO_OFFSET_SHIFT
DECL|PMU_REG_1P0D_SET_BO_OFFSET|macro|PMU_REG_1P0D_SET_BO_OFFSET
DECL|PMU_REG_1P0D_SET_BO_SHIFT|macro|PMU_REG_1P0D_SET_BO_SHIFT
DECL|PMU_REG_1P0D_SET_ENABLE_BO_MASK|macro|PMU_REG_1P0D_SET_ENABLE_BO_MASK
DECL|PMU_REG_1P0D_SET_ENABLE_BO_SHIFT|macro|PMU_REG_1P0D_SET_ENABLE_BO_SHIFT
DECL|PMU_REG_1P0D_SET_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P0D_SET_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P0D_SET_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P0D_SET_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P0D_SET_ENABLE_LINREG_MASK|macro|PMU_REG_1P0D_SET_ENABLE_LINREG_MASK
DECL|PMU_REG_1P0D_SET_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P0D_SET_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P0D_SET_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P0D_SET_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P0D_SET_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P0D_SET_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P0D_SET_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_1P0D_SET_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_1P0D_SET_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_1P0D_SET_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_1P0D_SET_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P0D_SET_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P0D_SET_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0D_SET_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0D_SET_OK_MASK|macro|PMU_REG_1P0D_SET_OK_MASK
DECL|PMU_REG_1P0D_SET_OK_SHIFT|macro|PMU_REG_1P0D_SET_OK_SHIFT
DECL|PMU_REG_1P0D_SET_OUTPUT_TRG_MASK|macro|PMU_REG_1P0D_SET_OUTPUT_TRG_MASK
DECL|PMU_REG_1P0D_SET_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P0D_SET_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P0D_SET_OUTPUT_TRG|macro|PMU_REG_1P0D_SET_OUTPUT_TRG
DECL|PMU_REG_1P0D_SET_OVERRIDE_MASK|macro|PMU_REG_1P0D_SET_OVERRIDE_MASK
DECL|PMU_REG_1P0D_SET_OVERRIDE_SHIFT|macro|PMU_REG_1P0D_SET_OVERRIDE_SHIFT
DECL|PMU_REG_1P0D_SET_REG_TEST_MASK|macro|PMU_REG_1P0D_SET_REG_TEST_MASK
DECL|PMU_REG_1P0D_SET_REG_TEST_SHIFT|macro|PMU_REG_1P0D_SET_REG_TEST_SHIFT
DECL|PMU_REG_1P0D_SET_REG_TEST|macro|PMU_REG_1P0D_SET_REG_TEST
DECL|PMU_REG_1P0D_SET_REG|macro|PMU_REG_1P0D_SET_REG
DECL|PMU_REG_1P0D_SET_RSVD0_MASK|macro|PMU_REG_1P0D_SET_RSVD0_MASK
DECL|PMU_REG_1P0D_SET_RSVD0_SHIFT|macro|PMU_REG_1P0D_SET_RSVD0_SHIFT
DECL|PMU_REG_1P0D_SET_RSVD0|macro|PMU_REG_1P0D_SET_RSVD0
DECL|PMU_REG_1P0D_SET_RSVD1_MASK|macro|PMU_REG_1P0D_SET_RSVD1_MASK
DECL|PMU_REG_1P0D_SET_RSVD1_SHIFT|macro|PMU_REG_1P0D_SET_RSVD1_SHIFT
DECL|PMU_REG_1P0D_SET_RSVD1|macro|PMU_REG_1P0D_SET_RSVD1
DECL|PMU_REG_1P0D_SET_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P0D_SET_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P0D_SET_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0D_SET_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0D_SET|macro|PMU_REG_1P0D_SET
DECL|PMU_REG_1P0D_TOG_BO_MASK|macro|PMU_REG_1P0D_TOG_BO_MASK
DECL|PMU_REG_1P0D_TOG_BO_OFFSET_MASK|macro|PMU_REG_1P0D_TOG_BO_OFFSET_MASK
DECL|PMU_REG_1P0D_TOG_BO_OFFSET_SHIFT|macro|PMU_REG_1P0D_TOG_BO_OFFSET_SHIFT
DECL|PMU_REG_1P0D_TOG_BO_OFFSET|macro|PMU_REG_1P0D_TOG_BO_OFFSET
DECL|PMU_REG_1P0D_TOG_BO_SHIFT|macro|PMU_REG_1P0D_TOG_BO_SHIFT
DECL|PMU_REG_1P0D_TOG_ENABLE_BO_MASK|macro|PMU_REG_1P0D_TOG_ENABLE_BO_MASK
DECL|PMU_REG_1P0D_TOG_ENABLE_BO_SHIFT|macro|PMU_REG_1P0D_TOG_ENABLE_BO_SHIFT
DECL|PMU_REG_1P0D_TOG_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P0D_TOG_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P0D_TOG_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P0D_TOG_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P0D_TOG_ENABLE_LINREG_MASK|macro|PMU_REG_1P0D_TOG_ENABLE_LINREG_MASK
DECL|PMU_REG_1P0D_TOG_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P0D_TOG_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P0D_TOG_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P0D_TOG_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P0D_TOG_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P0D_TOG_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P0D_TOG_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_1P0D_TOG_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_1P0D_TOG_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_1P0D_TOG_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_1P0D_TOG_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P0D_TOG_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P0D_TOG_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0D_TOG_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0D_TOG_OK_MASK|macro|PMU_REG_1P0D_TOG_OK_MASK
DECL|PMU_REG_1P0D_TOG_OK_SHIFT|macro|PMU_REG_1P0D_TOG_OK_SHIFT
DECL|PMU_REG_1P0D_TOG_OUTPUT_TRG_MASK|macro|PMU_REG_1P0D_TOG_OUTPUT_TRG_MASK
DECL|PMU_REG_1P0D_TOG_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P0D_TOG_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P0D_TOG_OUTPUT_TRG|macro|PMU_REG_1P0D_TOG_OUTPUT_TRG
DECL|PMU_REG_1P0D_TOG_OVERRIDE_MASK|macro|PMU_REG_1P0D_TOG_OVERRIDE_MASK
DECL|PMU_REG_1P0D_TOG_OVERRIDE_SHIFT|macro|PMU_REG_1P0D_TOG_OVERRIDE_SHIFT
DECL|PMU_REG_1P0D_TOG_REG_TEST_MASK|macro|PMU_REG_1P0D_TOG_REG_TEST_MASK
DECL|PMU_REG_1P0D_TOG_REG_TEST_SHIFT|macro|PMU_REG_1P0D_TOG_REG_TEST_SHIFT
DECL|PMU_REG_1P0D_TOG_REG_TEST|macro|PMU_REG_1P0D_TOG_REG_TEST
DECL|PMU_REG_1P0D_TOG_REG|macro|PMU_REG_1P0D_TOG_REG
DECL|PMU_REG_1P0D_TOG_RSVD0_MASK|macro|PMU_REG_1P0D_TOG_RSVD0_MASK
DECL|PMU_REG_1P0D_TOG_RSVD0_SHIFT|macro|PMU_REG_1P0D_TOG_RSVD0_SHIFT
DECL|PMU_REG_1P0D_TOG_RSVD0|macro|PMU_REG_1P0D_TOG_RSVD0
DECL|PMU_REG_1P0D_TOG_RSVD1_MASK|macro|PMU_REG_1P0D_TOG_RSVD1_MASK
DECL|PMU_REG_1P0D_TOG_RSVD1_SHIFT|macro|PMU_REG_1P0D_TOG_RSVD1_SHIFT
DECL|PMU_REG_1P0D_TOG_RSVD1|macro|PMU_REG_1P0D_TOG_RSVD1
DECL|PMU_REG_1P0D_TOG_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P0D_TOG_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P0D_TOG_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P0D_TOG_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P0D_TOG|macro|PMU_REG_1P0D_TOG
DECL|PMU_REG_1P0D|macro|PMU_REG_1P0D
DECL|PMU_REG_HSIC_1P2_BO_MASK|macro|PMU_REG_HSIC_1P2_BO_MASK
DECL|PMU_REG_HSIC_1P2_BO_OFFSET_MASK|macro|PMU_REG_HSIC_1P2_BO_OFFSET_MASK
DECL|PMU_REG_HSIC_1P2_BO_OFFSET_SHIFT|macro|PMU_REG_HSIC_1P2_BO_OFFSET_SHIFT
DECL|PMU_REG_HSIC_1P2_BO_OFFSET|macro|PMU_REG_HSIC_1P2_BO_OFFSET
DECL|PMU_REG_HSIC_1P2_BO_SHIFT|macro|PMU_REG_HSIC_1P2_BO_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_BO_MASK|macro|PMU_REG_HSIC_1P2_CLR_BO_MASK
DECL|PMU_REG_HSIC_1P2_CLR_BO_OFFSET_MASK|macro|PMU_REG_HSIC_1P2_CLR_BO_OFFSET_MASK
DECL|PMU_REG_HSIC_1P2_CLR_BO_OFFSET_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_BO_OFFSET_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_BO_OFFSET|macro|PMU_REG_HSIC_1P2_CLR_BO_OFFSET
DECL|PMU_REG_HSIC_1P2_CLR_BO_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_BO_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_BO_MASK|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_BO_MASK
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_BO_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_BO_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_ILIMIT_MASK|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_ILIMIT_MASK
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_LINREG_MASK|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_PULLDOWN_MASK|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_CLR_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_OK_MASK|macro|PMU_REG_HSIC_1P2_CLR_OK_MASK
DECL|PMU_REG_HSIC_1P2_CLR_OK_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_OK_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_OUTPUT_TRG_MASK|macro|PMU_REG_HSIC_1P2_CLR_OUTPUT_TRG_MASK
DECL|PMU_REG_HSIC_1P2_CLR_OUTPUT_TRG_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_OUTPUT_TRG_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_OUTPUT_TRG|macro|PMU_REG_HSIC_1P2_CLR_OUTPUT_TRG
DECL|PMU_REG_HSIC_1P2_CLR_OVERRIDE_MASK|macro|PMU_REG_HSIC_1P2_CLR_OVERRIDE_MASK
DECL|PMU_REG_HSIC_1P2_CLR_OVERRIDE_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_OVERRIDE_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_REG_TEST_MASK|macro|PMU_REG_HSIC_1P2_CLR_REG_TEST_MASK
DECL|PMU_REG_HSIC_1P2_CLR_REG_TEST_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_REG_TEST_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_REG_TEST|macro|PMU_REG_HSIC_1P2_CLR_REG_TEST
DECL|PMU_REG_HSIC_1P2_CLR_REG|macro|PMU_REG_HSIC_1P2_CLR_REG
DECL|PMU_REG_HSIC_1P2_CLR_RSVD0_MASK|macro|PMU_REG_HSIC_1P2_CLR_RSVD0_MASK
DECL|PMU_REG_HSIC_1P2_CLR_RSVD0_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_RSVD0_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_RSVD0|macro|PMU_REG_HSIC_1P2_CLR_RSVD0
DECL|PMU_REG_HSIC_1P2_CLR_RSVD1_MASK|macro|PMU_REG_HSIC_1P2_CLR_RSVD1_MASK
DECL|PMU_REG_HSIC_1P2_CLR_RSVD1_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_RSVD1_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR_RSVD1|macro|PMU_REG_HSIC_1P2_CLR_RSVD1
DECL|PMU_REG_HSIC_1P2_CLR_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_HSIC_1P2_CLR_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_CLR_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_CLR_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_CLR|macro|PMU_REG_HSIC_1P2_CLR
DECL|PMU_REG_HSIC_1P2_ENABLE_BO_MASK|macro|PMU_REG_HSIC_1P2_ENABLE_BO_MASK
DECL|PMU_REG_HSIC_1P2_ENABLE_BO_SHIFT|macro|PMU_REG_HSIC_1P2_ENABLE_BO_SHIFT
DECL|PMU_REG_HSIC_1P2_ENABLE_ILIMIT_MASK|macro|PMU_REG_HSIC_1P2_ENABLE_ILIMIT_MASK
DECL|PMU_REG_HSIC_1P2_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_HSIC_1P2_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_HSIC_1P2_ENABLE_LINREG_MASK|macro|PMU_REG_HSIC_1P2_ENABLE_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_ENABLE_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_ENABLE_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_ENABLE_PULLDOWN_MASK|macro|PMU_REG_HSIC_1P2_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_HSIC_1P2_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_HSIC_1P2_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_HSIC_1P2_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_HSIC_1P2_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_HSIC_1P2_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_HSIC_1P2_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_HSIC_1P2_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_HSIC_1P2_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_OK_MASK|macro|PMU_REG_HSIC_1P2_OK_MASK
DECL|PMU_REG_HSIC_1P2_OK_SHIFT|macro|PMU_REG_HSIC_1P2_OK_SHIFT
DECL|PMU_REG_HSIC_1P2_OUTPUT_TRG_MASK|macro|PMU_REG_HSIC_1P2_OUTPUT_TRG_MASK
DECL|PMU_REG_HSIC_1P2_OUTPUT_TRG_SHIFT|macro|PMU_REG_HSIC_1P2_OUTPUT_TRG_SHIFT
DECL|PMU_REG_HSIC_1P2_OUTPUT_TRG|macro|PMU_REG_HSIC_1P2_OUTPUT_TRG
DECL|PMU_REG_HSIC_1P2_OVERRIDE_MASK|macro|PMU_REG_HSIC_1P2_OVERRIDE_MASK
DECL|PMU_REG_HSIC_1P2_OVERRIDE_SHIFT|macro|PMU_REG_HSIC_1P2_OVERRIDE_SHIFT
DECL|PMU_REG_HSIC_1P2_REG_TEST_MASK|macro|PMU_REG_HSIC_1P2_REG_TEST_MASK
DECL|PMU_REG_HSIC_1P2_REG_TEST_SHIFT|macro|PMU_REG_HSIC_1P2_REG_TEST_SHIFT
DECL|PMU_REG_HSIC_1P2_REG_TEST|macro|PMU_REG_HSIC_1P2_REG_TEST
DECL|PMU_REG_HSIC_1P2_REG|macro|PMU_REG_HSIC_1P2_REG
DECL|PMU_REG_HSIC_1P2_RSVD0_MASK|macro|PMU_REG_HSIC_1P2_RSVD0_MASK
DECL|PMU_REG_HSIC_1P2_RSVD0_SHIFT|macro|PMU_REG_HSIC_1P2_RSVD0_SHIFT
DECL|PMU_REG_HSIC_1P2_RSVD0|macro|PMU_REG_HSIC_1P2_RSVD0
DECL|PMU_REG_HSIC_1P2_RSVD1_MASK|macro|PMU_REG_HSIC_1P2_RSVD1_MASK
DECL|PMU_REG_HSIC_1P2_RSVD1_SHIFT|macro|PMU_REG_HSIC_1P2_RSVD1_SHIFT
DECL|PMU_REG_HSIC_1P2_RSVD1|macro|PMU_REG_HSIC_1P2_RSVD1
DECL|PMU_REG_HSIC_1P2_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_HSIC_1P2_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_BO_MASK|macro|PMU_REG_HSIC_1P2_SET_BO_MASK
DECL|PMU_REG_HSIC_1P2_SET_BO_OFFSET_MASK|macro|PMU_REG_HSIC_1P2_SET_BO_OFFSET_MASK
DECL|PMU_REG_HSIC_1P2_SET_BO_OFFSET_SHIFT|macro|PMU_REG_HSIC_1P2_SET_BO_OFFSET_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_BO_OFFSET|macro|PMU_REG_HSIC_1P2_SET_BO_OFFSET
DECL|PMU_REG_HSIC_1P2_SET_BO_SHIFT|macro|PMU_REG_HSIC_1P2_SET_BO_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_BO_MASK|macro|PMU_REG_HSIC_1P2_SET_ENABLE_BO_MASK
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_BO_SHIFT|macro|PMU_REG_HSIC_1P2_SET_ENABLE_BO_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_ILIMIT_MASK|macro|PMU_REG_HSIC_1P2_SET_ENABLE_ILIMIT_MASK
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_HSIC_1P2_SET_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_LINREG_MASK|macro|PMU_REG_HSIC_1P2_SET_ENABLE_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_SET_ENABLE_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_PULLDOWN_MASK|macro|PMU_REG_HSIC_1P2_SET_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_HSIC_1P2_SET_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_HSIC_1P2_SET_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_HSIC_1P2_SET_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_HSIC_1P2_SET_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_SET_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_SET_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_OK_MASK|macro|PMU_REG_HSIC_1P2_SET_OK_MASK
DECL|PMU_REG_HSIC_1P2_SET_OK_SHIFT|macro|PMU_REG_HSIC_1P2_SET_OK_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_OUTPUT_TRG_MASK|macro|PMU_REG_HSIC_1P2_SET_OUTPUT_TRG_MASK
DECL|PMU_REG_HSIC_1P2_SET_OUTPUT_TRG_SHIFT|macro|PMU_REG_HSIC_1P2_SET_OUTPUT_TRG_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_OUTPUT_TRG|macro|PMU_REG_HSIC_1P2_SET_OUTPUT_TRG
DECL|PMU_REG_HSIC_1P2_SET_OVERRIDE_MASK|macro|PMU_REG_HSIC_1P2_SET_OVERRIDE_MASK
DECL|PMU_REG_HSIC_1P2_SET_OVERRIDE_SHIFT|macro|PMU_REG_HSIC_1P2_SET_OVERRIDE_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_REG_TEST_MASK|macro|PMU_REG_HSIC_1P2_SET_REG_TEST_MASK
DECL|PMU_REG_HSIC_1P2_SET_REG_TEST_SHIFT|macro|PMU_REG_HSIC_1P2_SET_REG_TEST_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_REG_TEST|macro|PMU_REG_HSIC_1P2_SET_REG_TEST
DECL|PMU_REG_HSIC_1P2_SET_REG|macro|PMU_REG_HSIC_1P2_SET_REG
DECL|PMU_REG_HSIC_1P2_SET_RSVD0_MASK|macro|PMU_REG_HSIC_1P2_SET_RSVD0_MASK
DECL|PMU_REG_HSIC_1P2_SET_RSVD0_SHIFT|macro|PMU_REG_HSIC_1P2_SET_RSVD0_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_RSVD0|macro|PMU_REG_HSIC_1P2_SET_RSVD0
DECL|PMU_REG_HSIC_1P2_SET_RSVD1_MASK|macro|PMU_REG_HSIC_1P2_SET_RSVD1_MASK
DECL|PMU_REG_HSIC_1P2_SET_RSVD1_SHIFT|macro|PMU_REG_HSIC_1P2_SET_RSVD1_SHIFT
DECL|PMU_REG_HSIC_1P2_SET_RSVD1|macro|PMU_REG_HSIC_1P2_SET_RSVD1
DECL|PMU_REG_HSIC_1P2_SET_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_HSIC_1P2_SET_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_SET_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_SET_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_SET|macro|PMU_REG_HSIC_1P2_SET
DECL|PMU_REG_HSIC_1P2_TOG_BO_MASK|macro|PMU_REG_HSIC_1P2_TOG_BO_MASK
DECL|PMU_REG_HSIC_1P2_TOG_BO_OFFSET_MASK|macro|PMU_REG_HSIC_1P2_TOG_BO_OFFSET_MASK
DECL|PMU_REG_HSIC_1P2_TOG_BO_OFFSET_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_BO_OFFSET_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_BO_OFFSET|macro|PMU_REG_HSIC_1P2_TOG_BO_OFFSET
DECL|PMU_REG_HSIC_1P2_TOG_BO_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_BO_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_BO_MASK|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_BO_MASK
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_BO_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_BO_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_ILIMIT_MASK|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_ILIMIT_MASK
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_LINREG_MASK|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_PULLDOWN_MASK|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_TOG_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_OK_MASK|macro|PMU_REG_HSIC_1P2_TOG_OK_MASK
DECL|PMU_REG_HSIC_1P2_TOG_OK_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_OK_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_OUTPUT_TRG_MASK|macro|PMU_REG_HSIC_1P2_TOG_OUTPUT_TRG_MASK
DECL|PMU_REG_HSIC_1P2_TOG_OUTPUT_TRG_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_OUTPUT_TRG_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_OUTPUT_TRG|macro|PMU_REG_HSIC_1P2_TOG_OUTPUT_TRG
DECL|PMU_REG_HSIC_1P2_TOG_OVERRIDE_MASK|macro|PMU_REG_HSIC_1P2_TOG_OVERRIDE_MASK
DECL|PMU_REG_HSIC_1P2_TOG_OVERRIDE_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_OVERRIDE_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_REG_TEST_MASK|macro|PMU_REG_HSIC_1P2_TOG_REG_TEST_MASK
DECL|PMU_REG_HSIC_1P2_TOG_REG_TEST_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_REG_TEST_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_REG_TEST|macro|PMU_REG_HSIC_1P2_TOG_REG_TEST
DECL|PMU_REG_HSIC_1P2_TOG_REG|macro|PMU_REG_HSIC_1P2_TOG_REG
DECL|PMU_REG_HSIC_1P2_TOG_RSVD0_MASK|macro|PMU_REG_HSIC_1P2_TOG_RSVD0_MASK
DECL|PMU_REG_HSIC_1P2_TOG_RSVD0_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_RSVD0_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_RSVD0|macro|PMU_REG_HSIC_1P2_TOG_RSVD0
DECL|PMU_REG_HSIC_1P2_TOG_RSVD1_MASK|macro|PMU_REG_HSIC_1P2_TOG_RSVD1_MASK
DECL|PMU_REG_HSIC_1P2_TOG_RSVD1_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_RSVD1_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG_RSVD1|macro|PMU_REG_HSIC_1P2_TOG_RSVD1
DECL|PMU_REG_HSIC_1P2_TOG_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_HSIC_1P2_TOG_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_HSIC_1P2_TOG_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_HSIC_1P2_TOG_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_HSIC_1P2_TOG|macro|PMU_REG_HSIC_1P2_TOG
DECL|PMU_REG_HSIC_1P2|macro|PMU_REG_HSIC_1P2
DECL|PMU_REG_LPSR_1P0_BO_MASK|macro|PMU_REG_LPSR_1P0_BO_MASK
DECL|PMU_REG_LPSR_1P0_BO_OFFSET_MASK|macro|PMU_REG_LPSR_1P0_BO_OFFSET_MASK
DECL|PMU_REG_LPSR_1P0_BO_OFFSET_SHIFT|macro|PMU_REG_LPSR_1P0_BO_OFFSET_SHIFT
DECL|PMU_REG_LPSR_1P0_BO_OFFSET|macro|PMU_REG_LPSR_1P0_BO_OFFSET
DECL|PMU_REG_LPSR_1P0_BO_SHIFT|macro|PMU_REG_LPSR_1P0_BO_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_BO_MASK|macro|PMU_REG_LPSR_1P0_CLR_BO_MASK
DECL|PMU_REG_LPSR_1P0_CLR_BO_OFFSET_MASK|macro|PMU_REG_LPSR_1P0_CLR_BO_OFFSET_MASK
DECL|PMU_REG_LPSR_1P0_CLR_BO_OFFSET_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_BO_OFFSET_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_BO_OFFSET|macro|PMU_REG_LPSR_1P0_CLR_BO_OFFSET
DECL|PMU_REG_LPSR_1P0_CLR_BO_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_BO_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_BO_MASK|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_BO_MASK
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_BO_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_BO_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_ILIMIT_MASK|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_ILIMIT_MASK
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_LINREG_MASK|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_PULLDOWN_MASK|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_CLR_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_OK_MASK|macro|PMU_REG_LPSR_1P0_CLR_OK_MASK
DECL|PMU_REG_LPSR_1P0_CLR_OK_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_OK_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_OUTPUT_TRG_MASK|macro|PMU_REG_LPSR_1P0_CLR_OUTPUT_TRG_MASK
DECL|PMU_REG_LPSR_1P0_CLR_OUTPUT_TRG_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_OUTPUT_TRG_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_OUTPUT_TRG|macro|PMU_REG_LPSR_1P0_CLR_OUTPUT_TRG
DECL|PMU_REG_LPSR_1P0_CLR_REG_TEST_MASK|macro|PMU_REG_LPSR_1P0_CLR_REG_TEST_MASK
DECL|PMU_REG_LPSR_1P0_CLR_REG_TEST_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_REG_TEST_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_REG_TEST|macro|PMU_REG_LPSR_1P0_CLR_REG_TEST
DECL|PMU_REG_LPSR_1P0_CLR_REG|macro|PMU_REG_LPSR_1P0_CLR_REG
DECL|PMU_REG_LPSR_1P0_CLR_RSVD0_MASK|macro|PMU_REG_LPSR_1P0_CLR_RSVD0_MASK
DECL|PMU_REG_LPSR_1P0_CLR_RSVD0_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_RSVD0_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_RSVD0|macro|PMU_REG_LPSR_1P0_CLR_RSVD0
DECL|PMU_REG_LPSR_1P0_CLR_RSVD1_MASK|macro|PMU_REG_LPSR_1P0_CLR_RSVD1_MASK
DECL|PMU_REG_LPSR_1P0_CLR_RSVD1_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_RSVD1_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR_RSVD1|macro|PMU_REG_LPSR_1P0_CLR_RSVD1
DECL|PMU_REG_LPSR_1P0_CLR_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_LPSR_1P0_CLR_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_CLR_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_CLR_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_CLR|macro|PMU_REG_LPSR_1P0_CLR
DECL|PMU_REG_LPSR_1P0_ENABLE_BO_MASK|macro|PMU_REG_LPSR_1P0_ENABLE_BO_MASK
DECL|PMU_REG_LPSR_1P0_ENABLE_BO_SHIFT|macro|PMU_REG_LPSR_1P0_ENABLE_BO_SHIFT
DECL|PMU_REG_LPSR_1P0_ENABLE_ILIMIT_MASK|macro|PMU_REG_LPSR_1P0_ENABLE_ILIMIT_MASK
DECL|PMU_REG_LPSR_1P0_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_LPSR_1P0_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_LPSR_1P0_ENABLE_LINREG_MASK|macro|PMU_REG_LPSR_1P0_ENABLE_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_ENABLE_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_ENABLE_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_ENABLE_PULLDOWN_MASK|macro|PMU_REG_LPSR_1P0_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_LPSR_1P0_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_LPSR_1P0_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_LPSR_1P0_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_LPSR_1P0_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_LPSR_1P0_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_LPSR_1P0_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_LPSR_1P0_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_LPSR_1P0_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_OK_MASK|macro|PMU_REG_LPSR_1P0_OK_MASK
DECL|PMU_REG_LPSR_1P0_OK_SHIFT|macro|PMU_REG_LPSR_1P0_OK_SHIFT
DECL|PMU_REG_LPSR_1P0_OUTPUT_TRG_MASK|macro|PMU_REG_LPSR_1P0_OUTPUT_TRG_MASK
DECL|PMU_REG_LPSR_1P0_OUTPUT_TRG_SHIFT|macro|PMU_REG_LPSR_1P0_OUTPUT_TRG_SHIFT
DECL|PMU_REG_LPSR_1P0_OUTPUT_TRG|macro|PMU_REG_LPSR_1P0_OUTPUT_TRG
DECL|PMU_REG_LPSR_1P0_REG_TEST_MASK|macro|PMU_REG_LPSR_1P0_REG_TEST_MASK
DECL|PMU_REG_LPSR_1P0_REG_TEST_SHIFT|macro|PMU_REG_LPSR_1P0_REG_TEST_SHIFT
DECL|PMU_REG_LPSR_1P0_REG_TEST|macro|PMU_REG_LPSR_1P0_REG_TEST
DECL|PMU_REG_LPSR_1P0_REG|macro|PMU_REG_LPSR_1P0_REG
DECL|PMU_REG_LPSR_1P0_RSVD0_MASK|macro|PMU_REG_LPSR_1P0_RSVD0_MASK
DECL|PMU_REG_LPSR_1P0_RSVD0_SHIFT|macro|PMU_REG_LPSR_1P0_RSVD0_SHIFT
DECL|PMU_REG_LPSR_1P0_RSVD0|macro|PMU_REG_LPSR_1P0_RSVD0
DECL|PMU_REG_LPSR_1P0_RSVD1_MASK|macro|PMU_REG_LPSR_1P0_RSVD1_MASK
DECL|PMU_REG_LPSR_1P0_RSVD1_SHIFT|macro|PMU_REG_LPSR_1P0_RSVD1_SHIFT
DECL|PMU_REG_LPSR_1P0_RSVD1|macro|PMU_REG_LPSR_1P0_RSVD1
DECL|PMU_REG_LPSR_1P0_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_LPSR_1P0_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_BO_MASK|macro|PMU_REG_LPSR_1P0_SET_BO_MASK
DECL|PMU_REG_LPSR_1P0_SET_BO_OFFSET_MASK|macro|PMU_REG_LPSR_1P0_SET_BO_OFFSET_MASK
DECL|PMU_REG_LPSR_1P0_SET_BO_OFFSET_SHIFT|macro|PMU_REG_LPSR_1P0_SET_BO_OFFSET_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_BO_OFFSET|macro|PMU_REG_LPSR_1P0_SET_BO_OFFSET
DECL|PMU_REG_LPSR_1P0_SET_BO_SHIFT|macro|PMU_REG_LPSR_1P0_SET_BO_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_BO_MASK|macro|PMU_REG_LPSR_1P0_SET_ENABLE_BO_MASK
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_BO_SHIFT|macro|PMU_REG_LPSR_1P0_SET_ENABLE_BO_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_ILIMIT_MASK|macro|PMU_REG_LPSR_1P0_SET_ENABLE_ILIMIT_MASK
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_LPSR_1P0_SET_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_LINREG_MASK|macro|PMU_REG_LPSR_1P0_SET_ENABLE_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_SET_ENABLE_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_PULLDOWN_MASK|macro|PMU_REG_LPSR_1P0_SET_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_LPSR_1P0_SET_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_LPSR_1P0_SET_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_LPSR_1P0_SET_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_LPSR_1P0_SET_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_SET_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_SET_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_OK_MASK|macro|PMU_REG_LPSR_1P0_SET_OK_MASK
DECL|PMU_REG_LPSR_1P0_SET_OK_SHIFT|macro|PMU_REG_LPSR_1P0_SET_OK_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_OUTPUT_TRG_MASK|macro|PMU_REG_LPSR_1P0_SET_OUTPUT_TRG_MASK
DECL|PMU_REG_LPSR_1P0_SET_OUTPUT_TRG_SHIFT|macro|PMU_REG_LPSR_1P0_SET_OUTPUT_TRG_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_OUTPUT_TRG|macro|PMU_REG_LPSR_1P0_SET_OUTPUT_TRG
DECL|PMU_REG_LPSR_1P0_SET_REG_TEST_MASK|macro|PMU_REG_LPSR_1P0_SET_REG_TEST_MASK
DECL|PMU_REG_LPSR_1P0_SET_REG_TEST_SHIFT|macro|PMU_REG_LPSR_1P0_SET_REG_TEST_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_REG_TEST|macro|PMU_REG_LPSR_1P0_SET_REG_TEST
DECL|PMU_REG_LPSR_1P0_SET_REG|macro|PMU_REG_LPSR_1P0_SET_REG
DECL|PMU_REG_LPSR_1P0_SET_RSVD0_MASK|macro|PMU_REG_LPSR_1P0_SET_RSVD0_MASK
DECL|PMU_REG_LPSR_1P0_SET_RSVD0_SHIFT|macro|PMU_REG_LPSR_1P0_SET_RSVD0_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_RSVD0|macro|PMU_REG_LPSR_1P0_SET_RSVD0
DECL|PMU_REG_LPSR_1P0_SET_RSVD1_MASK|macro|PMU_REG_LPSR_1P0_SET_RSVD1_MASK
DECL|PMU_REG_LPSR_1P0_SET_RSVD1_SHIFT|macro|PMU_REG_LPSR_1P0_SET_RSVD1_SHIFT
DECL|PMU_REG_LPSR_1P0_SET_RSVD1|macro|PMU_REG_LPSR_1P0_SET_RSVD1
DECL|PMU_REG_LPSR_1P0_SET_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_LPSR_1P0_SET_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_SET_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_SET_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_SET|macro|PMU_REG_LPSR_1P0_SET
DECL|PMU_REG_LPSR_1P0_TOG_BO_MASK|macro|PMU_REG_LPSR_1P0_TOG_BO_MASK
DECL|PMU_REG_LPSR_1P0_TOG_BO_OFFSET_MASK|macro|PMU_REG_LPSR_1P0_TOG_BO_OFFSET_MASK
DECL|PMU_REG_LPSR_1P0_TOG_BO_OFFSET_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_BO_OFFSET_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_BO_OFFSET|macro|PMU_REG_LPSR_1P0_TOG_BO_OFFSET
DECL|PMU_REG_LPSR_1P0_TOG_BO_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_BO_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_BO_MASK|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_BO_MASK
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_BO_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_BO_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_ILIMIT_MASK|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_ILIMIT_MASK
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_LINREG_MASK|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_PULLDOWN_MASK|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_PWRUPLOAD_MASK|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_PWRUPLOAD_MASK
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_PWRUPLOAD_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_PWRUPLOAD_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_TOG_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_OK_MASK|macro|PMU_REG_LPSR_1P0_TOG_OK_MASK
DECL|PMU_REG_LPSR_1P0_TOG_OK_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_OK_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_OUTPUT_TRG_MASK|macro|PMU_REG_LPSR_1P0_TOG_OUTPUT_TRG_MASK
DECL|PMU_REG_LPSR_1P0_TOG_OUTPUT_TRG_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_OUTPUT_TRG_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_OUTPUT_TRG|macro|PMU_REG_LPSR_1P0_TOG_OUTPUT_TRG
DECL|PMU_REG_LPSR_1P0_TOG_REG_TEST_MASK|macro|PMU_REG_LPSR_1P0_TOG_REG_TEST_MASK
DECL|PMU_REG_LPSR_1P0_TOG_REG_TEST_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_REG_TEST_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_REG_TEST|macro|PMU_REG_LPSR_1P0_TOG_REG_TEST
DECL|PMU_REG_LPSR_1P0_TOG_REG|macro|PMU_REG_LPSR_1P0_TOG_REG
DECL|PMU_REG_LPSR_1P0_TOG_RSVD0_MASK|macro|PMU_REG_LPSR_1P0_TOG_RSVD0_MASK
DECL|PMU_REG_LPSR_1P0_TOG_RSVD0_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_RSVD0_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_RSVD0|macro|PMU_REG_LPSR_1P0_TOG_RSVD0
DECL|PMU_REG_LPSR_1P0_TOG_RSVD1_MASK|macro|PMU_REG_LPSR_1P0_TOG_RSVD1_MASK
DECL|PMU_REG_LPSR_1P0_TOG_RSVD1_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_RSVD1_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG_RSVD1|macro|PMU_REG_LPSR_1P0_TOG_RSVD1
DECL|PMU_REG_LPSR_1P0_TOG_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_LPSR_1P0_TOG_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_LPSR_1P0_TOG_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_LPSR_1P0_TOG_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_LPSR_1P0_TOG|macro|PMU_REG_LPSR_1P0_TOG
DECL|PMU_REG_LPSR_1P0|macro|PMU_REG_LPSR_1P0
DECL|PMU_Type|typedef|} PMU_Type, *PMU_MemMapPtr;
DECL|PMU|macro|PMU
DECL|POL|member|__IO uint32_t POL; /**< Channels Polarity, offset: 0x70 */
DECL|PORT0_CNTL|member|__IO uint32_t PORT0_CNTL; /**< SIM Port0 Control Register, offset: 0x14 */
DECL|PORT0_DETECT|member|__IO uint32_t PORT0_DETECT; /**< SIM Port0 Detect Register, offset: 0x3C */
DECL|PORT1_CNTL|member|__IO uint32_t PORT1_CNTL; /**< SIM Port1 Control Register, offset: 0x0 */
DECL|PORT1_DETECT|member|__IO uint32_t PORT1_DETECT; /**< SIM Port 1 Detect Register, offset: 0x8 */
DECL|PORTSC1|member|__IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */
DECL|POST_ROOT_CLR|member|__IO uint32_t POST_ROOT_CLR; /**< Post Divider Register, array offset: 0x8028, array step: 0x80 */
DECL|POST_ROOT_SET|member|__IO uint32_t POST_ROOT_SET; /**< Post Divider Register, array offset: 0x8024, array step: 0x80 */
DECL|POST_ROOT_TOG|member|__IO uint32_t POST_ROOT_TOG; /**< Post Divider Register, array offset: 0x802C, array step: 0x80 */
DECL|POST|member|__IO uint32_t POST; /**< Post Divider Register, array offset: 0x8020, array step: 0x80 */
DECL|PRES_STATE|member|__I uint32_t PRES_STATE; /**< Present State, offset: 0x24 */
DECL|PRE_ROOT_CLR|member|__IO uint32_t PRE_ROOT_CLR; /**< Pre Divider Register, array offset: 0x8038, array step: 0x80 */
DECL|PRE_ROOT_SET|member|__IO uint32_t PRE_ROOT_SET; /**< Pre Divider Register, array offset: 0x8034, array step: 0x80 */
DECL|PRE_ROOT_TOG|member|__IO uint32_t PRE_ROOT_TOG; /**< Pre Divider Register, array offset: 0x803C, array step: 0x80 */
DECL|PRE|member|__IO uint32_t PRE; /**< Pre Divider Register, array offset: 0x8030, array step: 0x80 */
DECL|PROT_CTRL|member|__IO uint32_t PROT_CTRL; /**< Protocol Control, offset: 0x28 */
DECL|PRR|member|__IO uint32_t PRR[32]; /**< Peripheral Rights Register, array offset: 0x0, array step: 0x4 */
DECL|PR|member|__IO uint32_t PR; /**< GPT Prescaler Register, offset: 0x4 */
DECL|PSCCR|member|__IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */
DECL|PSCCVR|member|__IO uint32_t PSCCVR; /**< Cache read/write value register, offset: 0x80C */
DECL|PSCLCR|member|__IO uint32_t PSCLCR; /**< Cache line control register, offset: 0x804 */
DECL|PSCSAR|member|__IO uint32_t PSCSAR; /**< Cache search address register, offset: 0x808 */
DECL|PSR|member|__I uint32_t PSR; /**< GPIO pad status register, offset: 0x8 */
DECL|PSTAT|member|__IO uint32_t PSTAT; /**< Port Status Register, offset: 0x3FC */
DECL|PSW|member|__I uint32_t PSW; /**< Schedule Status, offset: 0x30 */
DECL|PU_PGC_SW_PDN_REQ|member|__IO uint32_t PU_PGC_SW_PDN_REQ; /**< PU PGC software down trigger, offset: 0x104 */
DECL|PU_PGC_SW_PUP_REQ|member|__IO uint32_t PU_PGC_SW_PUP_REQ; /**< PU PGC software up trigger, offset: 0xF8 */
DECL|PWM1_BASE_PTR|macro|PWM1_BASE_PTR
DECL|PWM1_BASE|macro|PWM1_BASE
DECL|PWM1_IRQn|enumerator|PWM1_IRQn = 81, /**< Cumulative interrupt line. OR of Rollover Interrupt line, Compare Interrupt line and FIFO Waterlevel crossing interrupt line */
DECL|PWM1_PWMCNR|macro|PWM1_PWMCNR
DECL|PWM1_PWMCR|macro|PWM1_PWMCR
DECL|PWM1_PWMIR|macro|PWM1_PWMIR
DECL|PWM1_PWMPR|macro|PWM1_PWMPR
DECL|PWM1_PWMSAR|macro|PWM1_PWMSAR
DECL|PWM1_PWMSR|macro|PWM1_PWMSR
DECL|PWM1|macro|PWM1
DECL|PWM2_BASE_PTR|macro|PWM2_BASE_PTR
DECL|PWM2_BASE|macro|PWM2_BASE
DECL|PWM2_IRQn|enumerator|PWM2_IRQn = 82, /**< Cumulative interrupt line. OR of Rollover Interrupt line, Compare Interrupt line and FIFO Waterlevel crossing interrupt line */
DECL|PWM2_PWMCNR|macro|PWM2_PWMCNR
DECL|PWM2_PWMCR|macro|PWM2_PWMCR
DECL|PWM2_PWMIR|macro|PWM2_PWMIR
DECL|PWM2_PWMPR|macro|PWM2_PWMPR
DECL|PWM2_PWMSAR|macro|PWM2_PWMSAR
DECL|PWM2_PWMSR|macro|PWM2_PWMSR
DECL|PWM2|macro|PWM2
DECL|PWM3_BASE_PTR|macro|PWM3_BASE_PTR
DECL|PWM3_BASE|macro|PWM3_BASE
DECL|PWM3_IRQn|enumerator|PWM3_IRQn = 83, /**< Cumulative interrupt line. OR of Rollover Interrupt line, Compare Interrupt line and FIFO Waterlevel crossing interrupt line */
DECL|PWM3_PWMCNR|macro|PWM3_PWMCNR
DECL|PWM3_PWMCR|macro|PWM3_PWMCR
DECL|PWM3_PWMIR|macro|PWM3_PWMIR
DECL|PWM3_PWMPR|macro|PWM3_PWMPR
DECL|PWM3_PWMSAR|macro|PWM3_PWMSAR
DECL|PWM3_PWMSR|macro|PWM3_PWMSR
DECL|PWM3|macro|PWM3
DECL|PWM4_BASE_PTR|macro|PWM4_BASE_PTR
DECL|PWM4_BASE|macro|PWM4_BASE
DECL|PWM4_IRQn|enumerator|PWM4_IRQn = 84, /**< Cumulative interrupt line. OR of Rollover Interrupt line, Compare Interrupt line and FIFO Waterlevel crossing interrupt line */
DECL|PWM4_PWMCNR|macro|PWM4_PWMCNR
DECL|PWM4_PWMCR|macro|PWM4_PWMCR
DECL|PWM4_PWMIR|macro|PWM4_PWMIR
DECL|PWM4_PWMPR|macro|PWM4_PWMPR
DECL|PWM4_PWMSAR|macro|PWM4_PWMSAR
DECL|PWM4_PWMSR|macro|PWM4_PWMSR
DECL|PWM4|macro|PWM4
DECL|PWMCNR|member|__I uint32_t PWMCNR; /**< PWM Counter Register, offset: 0x14 */
DECL|PWMCR|member|__IO uint32_t PWMCR; /**< PWM Control Register, offset: 0x0 */
DECL|PWMIR|member|__IO uint32_t PWMIR; /**< PWM Interrupt Register, offset: 0x8 */
DECL|PWMLOAD|member|__IO uint32_t PWMLOAD; /**< FTM PWM Load, offset: 0x98 */
DECL|PWMPR|member|__IO uint32_t PWMPR; /**< PWM Period Register, offset: 0x10 */
DECL|PWMSAR|member|__IO uint32_t PWMSAR; /**< PWM Sample Register, offset: 0xC */
DECL|PWMSR|member|__IO uint32_t PWMSR; /**< PWM Status Register, offset: 0x4 */
DECL|PWM_BASE_ADDRS|macro|PWM_BASE_ADDRS
DECL|PWM_BASE_PTRS|macro|PWM_BASE_PTRS
DECL|PWM_IRQS|macro|PWM_IRQS
DECL|PWM_MemMapPtr|typedef|} PWM_Type, *PWM_MemMapPtr;
DECL|PWM_PWMCNR_COUNT_MASK|macro|PWM_PWMCNR_COUNT_MASK
DECL|PWM_PWMCNR_COUNT_SHIFT|macro|PWM_PWMCNR_COUNT_SHIFT
DECL|PWM_PWMCNR_COUNT|macro|PWM_PWMCNR_COUNT
DECL|PWM_PWMCNR_REG|macro|PWM_PWMCNR_REG
DECL|PWM_PWMCR_BCTR_MASK|macro|PWM_PWMCR_BCTR_MASK
DECL|PWM_PWMCR_BCTR_SHIFT|macro|PWM_PWMCR_BCTR_SHIFT
DECL|PWM_PWMCR_CLKSRC_MASK|macro|PWM_PWMCR_CLKSRC_MASK
DECL|PWM_PWMCR_CLKSRC_SHIFT|macro|PWM_PWMCR_CLKSRC_SHIFT
DECL|PWM_PWMCR_CLKSRC|macro|PWM_PWMCR_CLKSRC
DECL|PWM_PWMCR_DBGEN_MASK|macro|PWM_PWMCR_DBGEN_MASK
DECL|PWM_PWMCR_DBGEN_SHIFT|macro|PWM_PWMCR_DBGEN_SHIFT
DECL|PWM_PWMCR_DOZEN_MASK|macro|PWM_PWMCR_DOZEN_MASK
DECL|PWM_PWMCR_DOZEN_SHIFT|macro|PWM_PWMCR_DOZEN_SHIFT
DECL|PWM_PWMCR_EN_MASK|macro|PWM_PWMCR_EN_MASK
DECL|PWM_PWMCR_EN_SHIFT|macro|PWM_PWMCR_EN_SHIFT
DECL|PWM_PWMCR_FWM_MASK|macro|PWM_PWMCR_FWM_MASK
DECL|PWM_PWMCR_FWM_SHIFT|macro|PWM_PWMCR_FWM_SHIFT
DECL|PWM_PWMCR_FWM|macro|PWM_PWMCR_FWM
DECL|PWM_PWMCR_HCTR_MASK|macro|PWM_PWMCR_HCTR_MASK
DECL|PWM_PWMCR_HCTR_SHIFT|macro|PWM_PWMCR_HCTR_SHIFT
DECL|PWM_PWMCR_POUTC_MASK|macro|PWM_PWMCR_POUTC_MASK
DECL|PWM_PWMCR_POUTC_SHIFT|macro|PWM_PWMCR_POUTC_SHIFT
DECL|PWM_PWMCR_POUTC|macro|PWM_PWMCR_POUTC
DECL|PWM_PWMCR_PRESCALER_MASK|macro|PWM_PWMCR_PRESCALER_MASK
DECL|PWM_PWMCR_PRESCALER_SHIFT|macro|PWM_PWMCR_PRESCALER_SHIFT
DECL|PWM_PWMCR_PRESCALER|macro|PWM_PWMCR_PRESCALER
DECL|PWM_PWMCR_REG|macro|PWM_PWMCR_REG
DECL|PWM_PWMCR_REPEAT_MASK|macro|PWM_PWMCR_REPEAT_MASK
DECL|PWM_PWMCR_REPEAT_SHIFT|macro|PWM_PWMCR_REPEAT_SHIFT
DECL|PWM_PWMCR_REPEAT|macro|PWM_PWMCR_REPEAT
DECL|PWM_PWMCR_STOPEN_MASK|macro|PWM_PWMCR_STOPEN_MASK
DECL|PWM_PWMCR_STOPEN_SHIFT|macro|PWM_PWMCR_STOPEN_SHIFT
DECL|PWM_PWMCR_SWR_MASK|macro|PWM_PWMCR_SWR_MASK
DECL|PWM_PWMCR_SWR_SHIFT|macro|PWM_PWMCR_SWR_SHIFT
DECL|PWM_PWMCR_WAITEN_MASK|macro|PWM_PWMCR_WAITEN_MASK
DECL|PWM_PWMCR_WAITEN_SHIFT|macro|PWM_PWMCR_WAITEN_SHIFT
DECL|PWM_PWMIR_CIE_MASK|macro|PWM_PWMIR_CIE_MASK
DECL|PWM_PWMIR_CIE_SHIFT|macro|PWM_PWMIR_CIE_SHIFT
DECL|PWM_PWMIR_FIE_MASK|macro|PWM_PWMIR_FIE_MASK
DECL|PWM_PWMIR_FIE_SHIFT|macro|PWM_PWMIR_FIE_SHIFT
DECL|PWM_PWMIR_REG|macro|PWM_PWMIR_REG
DECL|PWM_PWMIR_RIE_MASK|macro|PWM_PWMIR_RIE_MASK
DECL|PWM_PWMIR_RIE_SHIFT|macro|PWM_PWMIR_RIE_SHIFT
DECL|PWM_PWMPR_PERIOD_MASK|macro|PWM_PWMPR_PERIOD_MASK
DECL|PWM_PWMPR_PERIOD_SHIFT|macro|PWM_PWMPR_PERIOD_SHIFT
DECL|PWM_PWMPR_PERIOD|macro|PWM_PWMPR_PERIOD
DECL|PWM_PWMPR_REG|macro|PWM_PWMPR_REG
DECL|PWM_PWMSAR_REG|macro|PWM_PWMSAR_REG
DECL|PWM_PWMSAR_SAMPLE_MASK|macro|PWM_PWMSAR_SAMPLE_MASK
DECL|PWM_PWMSAR_SAMPLE_SHIFT|macro|PWM_PWMSAR_SAMPLE_SHIFT
DECL|PWM_PWMSAR_SAMPLE|macro|PWM_PWMSAR_SAMPLE
DECL|PWM_PWMSR_CMP_MASK|macro|PWM_PWMSR_CMP_MASK
DECL|PWM_PWMSR_CMP_SHIFT|macro|PWM_PWMSR_CMP_SHIFT
DECL|PWM_PWMSR_FE_MASK|macro|PWM_PWMSR_FE_MASK
DECL|PWM_PWMSR_FE_SHIFT|macro|PWM_PWMSR_FE_SHIFT
DECL|PWM_PWMSR_FIFOAV_MASK|macro|PWM_PWMSR_FIFOAV_MASK
DECL|PWM_PWMSR_FIFOAV_SHIFT|macro|PWM_PWMSR_FIFOAV_SHIFT
DECL|PWM_PWMSR_FIFOAV|macro|PWM_PWMSR_FIFOAV
DECL|PWM_PWMSR_FWE_MASK|macro|PWM_PWMSR_FWE_MASK
DECL|PWM_PWMSR_FWE_SHIFT|macro|PWM_PWMSR_FWE_SHIFT
DECL|PWM_PWMSR_REG|macro|PWM_PWMSR_REG
DECL|PWM_PWMSR_ROV_MASK|macro|PWM_PWMSR_ROV_MASK
DECL|PWM_PWMSR_ROV_SHIFT|macro|PWM_PWMSR_ROV_SHIFT
DECL|PWM_Type|typedef|} PWM_Type, *PWM_MemMapPtr;
DECL|PWRCTL|member|__IO uint32_t PWRCTL; /**< Low Power Control Register, offset: 0x30 */
DECL|PWRTMG|member|__IO uint32_t PWRTMG; /**< Low Power Timing Register, offset: 0x34 */
DECL|PXP1_IRQn|enumerator|PXP1_IRQn = 8, /**< PXP Interrupt */
DECL|PXP2_IRQn|enumerator|PXP2_IRQn = 46, /**< PXP interrupt */
DECL|PXP_BASE_ADDRS|macro|PXP_BASE_ADDRS
DECL|PXP_BASE_PTRS|macro|PXP_BASE_PTRS
DECL|PXP_BASE_PTR|macro|PXP_BASE_PTR
DECL|PXP_BASE|macro|PXP_BASE
DECL|PXP_HW_PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_REG|macro|PXP_HW_PXP_ALPHA_A_CTRL_REG
DECL|PXP_HW_PXP_ALPHA_A_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_RSVD0|macro|PXP_HW_PXP_ALPHA_A_CTRL_RSVD0
DECL|PXP_HW_PXP_ALPHA_A_CTRL_RSVD1_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_RSVD1_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_RSVD1_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_RSVD1_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_ALPHA_MODE_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_ALPHA_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_ALPHA_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_ALPHA_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_COLOR_MODE_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_COLOR_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_COLOR_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_COLOR_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE|macro|PXP_HW_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_ALPHA_MODE_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_ALPHA_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_ALPHA_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_ALPHA_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_COLOR_MODE_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_COLOR_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_COLOR_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_COLOR_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE_MASK|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE|macro|PXP_HW_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE
DECL|PXP_HW_PXP_ALPHA_A_CTRL|macro|PXP_HW_PXP_ALPHA_A_CTRL
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_OL_CLRKEY_ENABLE_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_OL_CLRKEY_ENABLE_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_OL_CLRKEY_ENABLE_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_OL_CLRKEY_ENABLE_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_REG|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_REG
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_ROP_ENABLE_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_ROP_ENABLE_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_ROP_ENABLE_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_ROP_ENABLE_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_ROP_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_ROP_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_ROP_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_ROP_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_ROP|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_ROP
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD0_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD0_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD0_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD0_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD0|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD0
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD1_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD1_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD1_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD1_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD1|macro|PXP_HW_PXP_ALPHA_B_CTRL_1_RSVD1
DECL|PXP_HW_PXP_ALPHA_B_CTRL_1|macro|PXP_HW_PXP_ALPHA_B_CTRL_1
DECL|PXP_HW_PXP_ALPHA_B_CTRL_POTER_DUFF_ENABLE_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_POTER_DUFF_ENABLE_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_POTER_DUFF_ENABLE_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_POTER_DUFF_ENABLE_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_REG|macro|PXP_HW_PXP_ALPHA_B_CTRL_REG
DECL|PXP_HW_PXP_ALPHA_B_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_RSVD0|macro|PXP_HW_PXP_ALPHA_B_CTRL_RSVD0
DECL|PXP_HW_PXP_ALPHA_B_CTRL_RSVD1_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_RSVD1_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_RSVD1_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_RSVD1_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_ALPHA_MODE_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_ALPHA_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_ALPHA_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_ALPHA_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_COLOR_MODE_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_COLOR_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_COLOR_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_COLOR_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE|macro|PXP_HW_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_ALPHA_MODE_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_ALPHA_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_ALPHA_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_ALPHA_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_COLOR_MODE_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_COLOR_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_COLOR_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_COLOR_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE_MASK|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE_MASK
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE_SHIFT|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE_SHIFT
DECL|PXP_HW_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE|macro|PXP_HW_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE
DECL|PXP_HW_PXP_ALPHA_B_CTRL|macro|PXP_HW_PXP_ALPHA_B_CTRL
DECL|PXP_HW_PXP_AS_BUF_ADDR_MASK|macro|PXP_HW_PXP_AS_BUF_ADDR_MASK
DECL|PXP_HW_PXP_AS_BUF_ADDR_SHIFT|macro|PXP_HW_PXP_AS_BUF_ADDR_SHIFT
DECL|PXP_HW_PXP_AS_BUF_ADDR|macro|PXP_HW_PXP_AS_BUF_ADDR
DECL|PXP_HW_PXP_AS_BUF_REG|macro|PXP_HW_PXP_AS_BUF_REG
DECL|PXP_HW_PXP_AS_BUF|macro|PXP_HW_PXP_AS_BUF
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_0_PIXEL_MASK|macro|PXP_HW_PXP_AS_CLRKEYHIGH_0_PIXEL_MASK
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_0_PIXEL_SHIFT|macro|PXP_HW_PXP_AS_CLRKEYHIGH_0_PIXEL_SHIFT
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_0_PIXEL|macro|PXP_HW_PXP_AS_CLRKEYHIGH_0_PIXEL
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_0_REG|macro|PXP_HW_PXP_AS_CLRKEYHIGH_0_REG
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_0_RSVD1_MASK|macro|PXP_HW_PXP_AS_CLRKEYHIGH_0_RSVD1_MASK
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_0_RSVD1_SHIFT|macro|PXP_HW_PXP_AS_CLRKEYHIGH_0_RSVD1_SHIFT
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_0_RSVD1|macro|PXP_HW_PXP_AS_CLRKEYHIGH_0_RSVD1
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_0|macro|PXP_HW_PXP_AS_CLRKEYHIGH_0
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_1_PIXEL_MASK|macro|PXP_HW_PXP_AS_CLRKEYHIGH_1_PIXEL_MASK
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_1_PIXEL_SHIFT|macro|PXP_HW_PXP_AS_CLRKEYHIGH_1_PIXEL_SHIFT
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_1_PIXEL|macro|PXP_HW_PXP_AS_CLRKEYHIGH_1_PIXEL
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_1_REG|macro|PXP_HW_PXP_AS_CLRKEYHIGH_1_REG
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_1_RSVD1_MASK|macro|PXP_HW_PXP_AS_CLRKEYHIGH_1_RSVD1_MASK
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_1_RSVD1_SHIFT|macro|PXP_HW_PXP_AS_CLRKEYHIGH_1_RSVD1_SHIFT
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_1_RSVD1|macro|PXP_HW_PXP_AS_CLRKEYHIGH_1_RSVD1
DECL|PXP_HW_PXP_AS_CLRKEYHIGH_1|macro|PXP_HW_PXP_AS_CLRKEYHIGH_1
DECL|PXP_HW_PXP_AS_CLRKEYLOW_0_PIXEL_MASK|macro|PXP_HW_PXP_AS_CLRKEYLOW_0_PIXEL_MASK
DECL|PXP_HW_PXP_AS_CLRKEYLOW_0_PIXEL_SHIFT|macro|PXP_HW_PXP_AS_CLRKEYLOW_0_PIXEL_SHIFT
DECL|PXP_HW_PXP_AS_CLRKEYLOW_0_PIXEL|macro|PXP_HW_PXP_AS_CLRKEYLOW_0_PIXEL
DECL|PXP_HW_PXP_AS_CLRKEYLOW_0_REG|macro|PXP_HW_PXP_AS_CLRKEYLOW_0_REG
DECL|PXP_HW_PXP_AS_CLRKEYLOW_0_RSVD1_MASK|macro|PXP_HW_PXP_AS_CLRKEYLOW_0_RSVD1_MASK
DECL|PXP_HW_PXP_AS_CLRKEYLOW_0_RSVD1_SHIFT|macro|PXP_HW_PXP_AS_CLRKEYLOW_0_RSVD1_SHIFT
DECL|PXP_HW_PXP_AS_CLRKEYLOW_0_RSVD1|macro|PXP_HW_PXP_AS_CLRKEYLOW_0_RSVD1
DECL|PXP_HW_PXP_AS_CLRKEYLOW_0|macro|PXP_HW_PXP_AS_CLRKEYLOW_0
DECL|PXP_HW_PXP_AS_CLRKEYLOW_1_PIXEL_MASK|macro|PXP_HW_PXP_AS_CLRKEYLOW_1_PIXEL_MASK
DECL|PXP_HW_PXP_AS_CLRKEYLOW_1_PIXEL_SHIFT|macro|PXP_HW_PXP_AS_CLRKEYLOW_1_PIXEL_SHIFT
DECL|PXP_HW_PXP_AS_CLRKEYLOW_1_PIXEL|macro|PXP_HW_PXP_AS_CLRKEYLOW_1_PIXEL
DECL|PXP_HW_PXP_AS_CLRKEYLOW_1_REG|macro|PXP_HW_PXP_AS_CLRKEYLOW_1_REG
DECL|PXP_HW_PXP_AS_CLRKEYLOW_1_RSVD1_MASK|macro|PXP_HW_PXP_AS_CLRKEYLOW_1_RSVD1_MASK
DECL|PXP_HW_PXP_AS_CLRKEYLOW_1_RSVD1_SHIFT|macro|PXP_HW_PXP_AS_CLRKEYLOW_1_RSVD1_SHIFT
DECL|PXP_HW_PXP_AS_CLRKEYLOW_1_RSVD1|macro|PXP_HW_PXP_AS_CLRKEYLOW_1_RSVD1
DECL|PXP_HW_PXP_AS_CLRKEYLOW_1|macro|PXP_HW_PXP_AS_CLRKEYLOW_1
DECL|PXP_HW_PXP_AS_CTRL_ALPHA0_INVERT_MASK|macro|PXP_HW_PXP_AS_CTRL_ALPHA0_INVERT_MASK
DECL|PXP_HW_PXP_AS_CTRL_ALPHA0_INVERT_SHIFT|macro|PXP_HW_PXP_AS_CTRL_ALPHA0_INVERT_SHIFT
DECL|PXP_HW_PXP_AS_CTRL_ALPHA1_INVERT_MASK|macro|PXP_HW_PXP_AS_CTRL_ALPHA1_INVERT_MASK
DECL|PXP_HW_PXP_AS_CTRL_ALPHA1_INVERT_SHIFT|macro|PXP_HW_PXP_AS_CTRL_ALPHA1_INVERT_SHIFT
DECL|PXP_HW_PXP_AS_CTRL_ALPHA_CTRL_MASK|macro|PXP_HW_PXP_AS_CTRL_ALPHA_CTRL_MASK
DECL|PXP_HW_PXP_AS_CTRL_ALPHA_CTRL_SHIFT|macro|PXP_HW_PXP_AS_CTRL_ALPHA_CTRL_SHIFT
DECL|PXP_HW_PXP_AS_CTRL_ALPHA_CTRL|macro|PXP_HW_PXP_AS_CTRL_ALPHA_CTRL
DECL|PXP_HW_PXP_AS_CTRL_ALPHA_MASK|macro|PXP_HW_PXP_AS_CTRL_ALPHA_MASK
DECL|PXP_HW_PXP_AS_CTRL_ALPHA_SHIFT|macro|PXP_HW_PXP_AS_CTRL_ALPHA_SHIFT
DECL|PXP_HW_PXP_AS_CTRL_ALPHA|macro|PXP_HW_PXP_AS_CTRL_ALPHA
DECL|PXP_HW_PXP_AS_CTRL_ENABLE_COLORKEY_MASK|macro|PXP_HW_PXP_AS_CTRL_ENABLE_COLORKEY_MASK
DECL|PXP_HW_PXP_AS_CTRL_ENABLE_COLORKEY_SHIFT|macro|PXP_HW_PXP_AS_CTRL_ENABLE_COLORKEY_SHIFT
DECL|PXP_HW_PXP_AS_CTRL_FORMAT_MASK|macro|PXP_HW_PXP_AS_CTRL_FORMAT_MASK
DECL|PXP_HW_PXP_AS_CTRL_FORMAT_SHIFT|macro|PXP_HW_PXP_AS_CTRL_FORMAT_SHIFT
DECL|PXP_HW_PXP_AS_CTRL_FORMAT|macro|PXP_HW_PXP_AS_CTRL_FORMAT
DECL|PXP_HW_PXP_AS_CTRL_REG|macro|PXP_HW_PXP_AS_CTRL_REG
DECL|PXP_HW_PXP_AS_CTRL_ROP_MASK|macro|PXP_HW_PXP_AS_CTRL_ROP_MASK
DECL|PXP_HW_PXP_AS_CTRL_ROP_SHIFT|macro|PXP_HW_PXP_AS_CTRL_ROP_SHIFT
DECL|PXP_HW_PXP_AS_CTRL_ROP|macro|PXP_HW_PXP_AS_CTRL_ROP
DECL|PXP_HW_PXP_AS_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_AS_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_AS_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_AS_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_AS_CTRL_RSVD1_MASK|macro|PXP_HW_PXP_AS_CTRL_RSVD1_MASK
DECL|PXP_HW_PXP_AS_CTRL_RSVD1_SHIFT|macro|PXP_HW_PXP_AS_CTRL_RSVD1_SHIFT
DECL|PXP_HW_PXP_AS_CTRL_RSVD1|macro|PXP_HW_PXP_AS_CTRL_RSVD1
DECL|PXP_HW_PXP_AS_CTRL|macro|PXP_HW_PXP_AS_CTRL
DECL|PXP_HW_PXP_AS_PITCH_PITCH_MASK|macro|PXP_HW_PXP_AS_PITCH_PITCH_MASK
DECL|PXP_HW_PXP_AS_PITCH_PITCH_SHIFT|macro|PXP_HW_PXP_AS_PITCH_PITCH_SHIFT
DECL|PXP_HW_PXP_AS_PITCH_PITCH|macro|PXP_HW_PXP_AS_PITCH_PITCH
DECL|PXP_HW_PXP_AS_PITCH_REG|macro|PXP_HW_PXP_AS_PITCH_REG
DECL|PXP_HW_PXP_AS_PITCH_RSVD_MASK|macro|PXP_HW_PXP_AS_PITCH_RSVD_MASK
DECL|PXP_HW_PXP_AS_PITCH_RSVD_SHIFT|macro|PXP_HW_PXP_AS_PITCH_RSVD_SHIFT
DECL|PXP_HW_PXP_AS_PITCH_RSVD|macro|PXP_HW_PXP_AS_PITCH_RSVD
DECL|PXP_HW_PXP_AS_PITCH|macro|PXP_HW_PXP_AS_PITCH
DECL|PXP_HW_PXP_BUS_MUX_RD_SEL_MASK|macro|PXP_HW_PXP_BUS_MUX_RD_SEL_MASK
DECL|PXP_HW_PXP_BUS_MUX_RD_SEL_SHIFT|macro|PXP_HW_PXP_BUS_MUX_RD_SEL_SHIFT
DECL|PXP_HW_PXP_BUS_MUX_RD_SEL|macro|PXP_HW_PXP_BUS_MUX_RD_SEL
DECL|PXP_HW_PXP_BUS_MUX_REG|macro|PXP_HW_PXP_BUS_MUX_REG
DECL|PXP_HW_PXP_BUS_MUX_RSVD0_MASK|macro|PXP_HW_PXP_BUS_MUX_RSVD0_MASK
DECL|PXP_HW_PXP_BUS_MUX_RSVD0_SHIFT|macro|PXP_HW_PXP_BUS_MUX_RSVD0_SHIFT
DECL|PXP_HW_PXP_BUS_MUX_RSVD0|macro|PXP_HW_PXP_BUS_MUX_RSVD0
DECL|PXP_HW_PXP_BUS_MUX_RSVD1_MASK|macro|PXP_HW_PXP_BUS_MUX_RSVD1_MASK
DECL|PXP_HW_PXP_BUS_MUX_RSVD1_SHIFT|macro|PXP_HW_PXP_BUS_MUX_RSVD1_SHIFT
DECL|PXP_HW_PXP_BUS_MUX_RSVD1|macro|PXP_HW_PXP_BUS_MUX_RSVD1
DECL|PXP_HW_PXP_BUS_MUX_WR_SEL_MASK|macro|PXP_HW_PXP_BUS_MUX_WR_SEL_MASK
DECL|PXP_HW_PXP_BUS_MUX_WR_SEL_SHIFT|macro|PXP_HW_PXP_BUS_MUX_WR_SEL_SHIFT
DECL|PXP_HW_PXP_BUS_MUX_WR_SEL|macro|PXP_HW_PXP_BUS_MUX_WR_SEL
DECL|PXP_HW_PXP_BUS_MUX|macro|PXP_HW_PXP_BUS_MUX
DECL|PXP_HW_PXP_CFA_DATA_MASK|macro|PXP_HW_PXP_CFA_DATA_MASK
DECL|PXP_HW_PXP_CFA_DATA_SHIFT|macro|PXP_HW_PXP_CFA_DATA_SHIFT
DECL|PXP_HW_PXP_CFA_DATA|macro|PXP_HW_PXP_CFA_DATA
DECL|PXP_HW_PXP_CFA_REG|macro|PXP_HW_PXP_CFA_REG
DECL|PXP_HW_PXP_CFA|macro|PXP_HW_PXP_CFA
DECL|PXP_HW_PXP_COMP_BUFFER_A_A_SRAM_ADDR_MASK|macro|PXP_HW_PXP_COMP_BUFFER_A_A_SRAM_ADDR_MASK
DECL|PXP_HW_PXP_COMP_BUFFER_A_A_SRAM_ADDR_SHIFT|macro|PXP_HW_PXP_COMP_BUFFER_A_A_SRAM_ADDR_SHIFT
DECL|PXP_HW_PXP_COMP_BUFFER_A_A_SRAM_ADDR|macro|PXP_HW_PXP_COMP_BUFFER_A_A_SRAM_ADDR
DECL|PXP_HW_PXP_COMP_BUFFER_A_REG|macro|PXP_HW_PXP_COMP_BUFFER_A_REG
DECL|PXP_HW_PXP_COMP_BUFFER_A|macro|PXP_HW_PXP_COMP_BUFFER_A
DECL|PXP_HW_PXP_COMP_BUFFER_B_B_SRAM_ADDR_MASK|macro|PXP_HW_PXP_COMP_BUFFER_B_B_SRAM_ADDR_MASK
DECL|PXP_HW_PXP_COMP_BUFFER_B_B_SRAM_ADDR_SHIFT|macro|PXP_HW_PXP_COMP_BUFFER_B_B_SRAM_ADDR_SHIFT
DECL|PXP_HW_PXP_COMP_BUFFER_B_B_SRAM_ADDR|macro|PXP_HW_PXP_COMP_BUFFER_B_B_SRAM_ADDR
DECL|PXP_HW_PXP_COMP_BUFFER_B_REG|macro|PXP_HW_PXP_COMP_BUFFER_B_REG
DECL|PXP_HW_PXP_COMP_BUFFER_B|macro|PXP_HW_PXP_COMP_BUFFER_B
DECL|PXP_HW_PXP_COMP_BUFFER_C_C_SRAM_ADDR_MASK|macro|PXP_HW_PXP_COMP_BUFFER_C_C_SRAM_ADDR_MASK
DECL|PXP_HW_PXP_COMP_BUFFER_C_C_SRAM_ADDR_SHIFT|macro|PXP_HW_PXP_COMP_BUFFER_C_C_SRAM_ADDR_SHIFT
DECL|PXP_HW_PXP_COMP_BUFFER_C_C_SRAM_ADDR|macro|PXP_HW_PXP_COMP_BUFFER_C_C_SRAM_ADDR
DECL|PXP_HW_PXP_COMP_BUFFER_C_REG|macro|PXP_HW_PXP_COMP_BUFFER_C_REG
DECL|PXP_HW_PXP_COMP_BUFFER_C|macro|PXP_HW_PXP_COMP_BUFFER_C
DECL|PXP_HW_PXP_COMP_BUFFER_D_D_SRAM_ADDR_MASK|macro|PXP_HW_PXP_COMP_BUFFER_D_D_SRAM_ADDR_MASK
DECL|PXP_HW_PXP_COMP_BUFFER_D_D_SRAM_ADDR_SHIFT|macro|PXP_HW_PXP_COMP_BUFFER_D_D_SRAM_ADDR_SHIFT
DECL|PXP_HW_PXP_COMP_BUFFER_D_D_SRAM_ADDR|macro|PXP_HW_PXP_COMP_BUFFER_D_D_SRAM_ADDR
DECL|PXP_HW_PXP_COMP_BUFFER_D_REG|macro|PXP_HW_PXP_COMP_BUFFER_D_REG
DECL|PXP_HW_PXP_COMP_BUFFER_D|macro|PXP_HW_PXP_COMP_BUFFER_D
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_LENGTH_MASK|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_LENGTH_MASK
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_LENGTH_SHIFT|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_LENGTH_SHIFT
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_LENGTH|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_LENGTH
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_WIDTH_MASK|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_WIDTH_MASK
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_WIDTH_SHIFT|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_WIDTH_SHIFT
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_WIDTH|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_PIXEL_WIDTH
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_REG|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_REG
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD0_MASK|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD0_MASK
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD0_SHIFT|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD0_SHIFT
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD0|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD0
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD1_MASK|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD1_MASK
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD1_SHIFT|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD1_SHIFT
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD1|macro|PXP_HW_PXP_COMP_BUFFER_SIZE_RSVD1
DECL|PXP_HW_PXP_COMP_BUFFER_SIZE|macro|PXP_HW_PXP_COMP_BUFFER_SIZE
DECL|PXP_HW_PXP_COMP_CTRL_REG|macro|PXP_HW_PXP_COMP_CTRL_REG
DECL|PXP_HW_PXP_COMP_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_COMP_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_COMP_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_COMP_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_COMP_CTRL_RSVD0|macro|PXP_HW_PXP_COMP_CTRL_RSVD0
DECL|PXP_HW_PXP_COMP_CTRL_RSVD1_MASK|macro|PXP_HW_PXP_COMP_CTRL_RSVD1_MASK
DECL|PXP_HW_PXP_COMP_CTRL_RSVD1_SHIFT|macro|PXP_HW_PXP_COMP_CTRL_RSVD1_SHIFT
DECL|PXP_HW_PXP_COMP_CTRL_RSVD1|macro|PXP_HW_PXP_COMP_CTRL_RSVD1
DECL|PXP_HW_PXP_COMP_CTRL_START_MASK|macro|PXP_HW_PXP_COMP_CTRL_START_MASK
DECL|PXP_HW_PXP_COMP_CTRL_START_SHIFT|macro|PXP_HW_PXP_COMP_CTRL_START_SHIFT
DECL|PXP_HW_PXP_COMP_CTRL_SW_RESET_MASK|macro|PXP_HW_PXP_COMP_CTRL_SW_RESET_MASK
DECL|PXP_HW_PXP_COMP_CTRL_SW_RESET_SHIFT|macro|PXP_HW_PXP_COMP_CTRL_SW_RESET_SHIFT
DECL|PXP_HW_PXP_COMP_CTRL|macro|PXP_HW_PXP_COMP_CTRL
DECL|PXP_HW_PXP_COMP_DEBUG_DEBUG_SEL_MASK|macro|PXP_HW_PXP_COMP_DEBUG_DEBUG_SEL_MASK
DECL|PXP_HW_PXP_COMP_DEBUG_DEBUG_SEL_SHIFT|macro|PXP_HW_PXP_COMP_DEBUG_DEBUG_SEL_SHIFT
DECL|PXP_HW_PXP_COMP_DEBUG_DEBUG_SEL|macro|PXP_HW_PXP_COMP_DEBUG_DEBUG_SEL
DECL|PXP_HW_PXP_COMP_DEBUG_DEBUG_VALUE_MASK|macro|PXP_HW_PXP_COMP_DEBUG_DEBUG_VALUE_MASK
DECL|PXP_HW_PXP_COMP_DEBUG_DEBUG_VALUE_SHIFT|macro|PXP_HW_PXP_COMP_DEBUG_DEBUG_VALUE_SHIFT
DECL|PXP_HW_PXP_COMP_DEBUG_DEBUG_VALUE|macro|PXP_HW_PXP_COMP_DEBUG_DEBUG_VALUE
DECL|PXP_HW_PXP_COMP_DEBUG_REG|macro|PXP_HW_PXP_COMP_DEBUG_REG
DECL|PXP_HW_PXP_COMP_DEBUG|macro|PXP_HW_PXP_COMP_DEBUG
DECL|PXP_HW_PXP_COMP_FORMAT0_ERR_PRONE_MASK|macro|PXP_HW_PXP_COMP_FORMAT0_ERR_PRONE_MASK
DECL|PXP_HW_PXP_COMP_FORMAT0_ERR_PRONE_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT0_ERR_PRONE_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT0_FIELD_NUM_MASK|macro|PXP_HW_PXP_COMP_FORMAT0_FIELD_NUM_MASK
DECL|PXP_HW_PXP_COMP_FORMAT0_FIELD_NUM_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT0_FIELD_NUM_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT0_FIELD_NUM|macro|PXP_HW_PXP_COMP_FORMAT0_FIELD_NUM
DECL|PXP_HW_PXP_COMP_FORMAT0_FIFOFULL_MASK|macro|PXP_HW_PXP_COMP_FORMAT0_FIFOFULL_MASK
DECL|PXP_HW_PXP_COMP_FORMAT0_FIFOFULL_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT0_FIFOFULL_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT0_FLAG_32B_MASK|macro|PXP_HW_PXP_COMP_FORMAT0_FLAG_32B_MASK
DECL|PXP_HW_PXP_COMP_FORMAT0_FLAG_32B_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT0_FLAG_32B_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT0_MASK_INDEX_MASK|macro|PXP_HW_PXP_COMP_FORMAT0_MASK_INDEX_MASK
DECL|PXP_HW_PXP_COMP_FORMAT0_MASK_INDEX_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT0_MASK_INDEX_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT0_MASK_INDEX|macro|PXP_HW_PXP_COMP_FORMAT0_MASK_INDEX
DECL|PXP_HW_PXP_COMP_FORMAT0_PIXEL_PITCH_64B_MASK|macro|PXP_HW_PXP_COMP_FORMAT0_PIXEL_PITCH_64B_MASK
DECL|PXP_HW_PXP_COMP_FORMAT0_PIXEL_PITCH_64B_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT0_PIXEL_PITCH_64B_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT0_PIXEL_PITCH_64B|macro|PXP_HW_PXP_COMP_FORMAT0_PIXEL_PITCH_64B
DECL|PXP_HW_PXP_COMP_FORMAT0_REG|macro|PXP_HW_PXP_COMP_FORMAT0_REG
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD0_MASK|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD0_MASK
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD0_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD0_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD0|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD0
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD1_MASK|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD1_MASK
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD1_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD1_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD1|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD1
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD2_MASK|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD2_MASK
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD2_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD2_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD2|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD2
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD3_MASK|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD3_MASK
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD3_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD3_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT0_RSVD3|macro|PXP_HW_PXP_COMP_FORMAT0_RSVD3
DECL|PXP_HW_PXP_COMP_FORMAT0|macro|PXP_HW_PXP_COMP_FORMAT0
DECL|PXP_HW_PXP_COMP_FORMAT1_A_LEN_MASK|macro|PXP_HW_PXP_COMP_FORMAT1_A_LEN_MASK
DECL|PXP_HW_PXP_COMP_FORMAT1_A_LEN_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT1_A_LEN_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT1_A_LEN|macro|PXP_HW_PXP_COMP_FORMAT1_A_LEN
DECL|PXP_HW_PXP_COMP_FORMAT1_A_OFFSET_MASK|macro|PXP_HW_PXP_COMP_FORMAT1_A_OFFSET_MASK
DECL|PXP_HW_PXP_COMP_FORMAT1_A_OFFSET_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT1_A_OFFSET_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT1_A_OFFSET|macro|PXP_HW_PXP_COMP_FORMAT1_A_OFFSET
DECL|PXP_HW_PXP_COMP_FORMAT1_B_LEN_MASK|macro|PXP_HW_PXP_COMP_FORMAT1_B_LEN_MASK
DECL|PXP_HW_PXP_COMP_FORMAT1_B_LEN_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT1_B_LEN_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT1_B_LEN|macro|PXP_HW_PXP_COMP_FORMAT1_B_LEN
DECL|PXP_HW_PXP_COMP_FORMAT1_B_OFFSET_MASK|macro|PXP_HW_PXP_COMP_FORMAT1_B_OFFSET_MASK
DECL|PXP_HW_PXP_COMP_FORMAT1_B_OFFSET_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT1_B_OFFSET_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT1_B_OFFSET|macro|PXP_HW_PXP_COMP_FORMAT1_B_OFFSET
DECL|PXP_HW_PXP_COMP_FORMAT1_C_LEN_MASK|macro|PXP_HW_PXP_COMP_FORMAT1_C_LEN_MASK
DECL|PXP_HW_PXP_COMP_FORMAT1_C_LEN_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT1_C_LEN_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT1_C_LEN|macro|PXP_HW_PXP_COMP_FORMAT1_C_LEN
DECL|PXP_HW_PXP_COMP_FORMAT1_C_OFFSET_MASK|macro|PXP_HW_PXP_COMP_FORMAT1_C_OFFSET_MASK
DECL|PXP_HW_PXP_COMP_FORMAT1_C_OFFSET_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT1_C_OFFSET_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT1_C_OFFSET|macro|PXP_HW_PXP_COMP_FORMAT1_C_OFFSET
DECL|PXP_HW_PXP_COMP_FORMAT1_D_LEN_MASK|macro|PXP_HW_PXP_COMP_FORMAT1_D_LEN_MASK
DECL|PXP_HW_PXP_COMP_FORMAT1_D_LEN_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT1_D_LEN_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT1_D_LEN|macro|PXP_HW_PXP_COMP_FORMAT1_D_LEN
DECL|PXP_HW_PXP_COMP_FORMAT1_D_OFFSET_MASK|macro|PXP_HW_PXP_COMP_FORMAT1_D_OFFSET_MASK
DECL|PXP_HW_PXP_COMP_FORMAT1_D_OFFSET_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT1_D_OFFSET_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT1_D_OFFSET|macro|PXP_HW_PXP_COMP_FORMAT1_D_OFFSET
DECL|PXP_HW_PXP_COMP_FORMAT1_REG|macro|PXP_HW_PXP_COMP_FORMAT1_REG
DECL|PXP_HW_PXP_COMP_FORMAT1|macro|PXP_HW_PXP_COMP_FORMAT1
DECL|PXP_HW_PXP_COMP_FORMAT2_A_RUNLEN_MASK|macro|PXP_HW_PXP_COMP_FORMAT2_A_RUNLEN_MASK
DECL|PXP_HW_PXP_COMP_FORMAT2_A_RUNLEN_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT2_A_RUNLEN_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT2_A_RUNLEN|macro|PXP_HW_PXP_COMP_FORMAT2_A_RUNLEN
DECL|PXP_HW_PXP_COMP_FORMAT2_B_RUNLEN_MASK|macro|PXP_HW_PXP_COMP_FORMAT2_B_RUNLEN_MASK
DECL|PXP_HW_PXP_COMP_FORMAT2_B_RUNLEN_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT2_B_RUNLEN_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT2_B_RUNLEN|macro|PXP_HW_PXP_COMP_FORMAT2_B_RUNLEN
DECL|PXP_HW_PXP_COMP_FORMAT2_C_RUNLEN_MASK|macro|PXP_HW_PXP_COMP_FORMAT2_C_RUNLEN_MASK
DECL|PXP_HW_PXP_COMP_FORMAT2_C_RUNLEN_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT2_C_RUNLEN_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT2_C_RUNLEN|macro|PXP_HW_PXP_COMP_FORMAT2_C_RUNLEN
DECL|PXP_HW_PXP_COMP_FORMAT2_D_RUNLEN_MASK|macro|PXP_HW_PXP_COMP_FORMAT2_D_RUNLEN_MASK
DECL|PXP_HW_PXP_COMP_FORMAT2_D_RUNLEN_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT2_D_RUNLEN_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT2_D_RUNLEN|macro|PXP_HW_PXP_COMP_FORMAT2_D_RUNLEN
DECL|PXP_HW_PXP_COMP_FORMAT2_REG|macro|PXP_HW_PXP_COMP_FORMAT2_REG
DECL|PXP_HW_PXP_COMP_FORMAT2_RSVD_MASK|macro|PXP_HW_PXP_COMP_FORMAT2_RSVD_MASK
DECL|PXP_HW_PXP_COMP_FORMAT2_RSVD_SHIFT|macro|PXP_HW_PXP_COMP_FORMAT2_RSVD_SHIFT
DECL|PXP_HW_PXP_COMP_FORMAT2_RSVD|macro|PXP_HW_PXP_COMP_FORMAT2_RSVD
DECL|PXP_HW_PXP_COMP_FORMAT2|macro|PXP_HW_PXP_COMP_FORMAT2
DECL|PXP_HW_PXP_COMP_MASK0_REG|macro|PXP_HW_PXP_COMP_MASK0_REG
DECL|PXP_HW_PXP_COMP_MASK0_VLD_MASK_LOW_MASK|macro|PXP_HW_PXP_COMP_MASK0_VLD_MASK_LOW_MASK
DECL|PXP_HW_PXP_COMP_MASK0_VLD_MASK_LOW_SHIFT|macro|PXP_HW_PXP_COMP_MASK0_VLD_MASK_LOW_SHIFT
DECL|PXP_HW_PXP_COMP_MASK0_VLD_MASK_LOW|macro|PXP_HW_PXP_COMP_MASK0_VLD_MASK_LOW
DECL|PXP_HW_PXP_COMP_MASK0|macro|PXP_HW_PXP_COMP_MASK0
DECL|PXP_HW_PXP_COMP_MASK1_REG|macro|PXP_HW_PXP_COMP_MASK1_REG
DECL|PXP_HW_PXP_COMP_MASK1_VLD_MASK_HIGH_MASK|macro|PXP_HW_PXP_COMP_MASK1_VLD_MASK_HIGH_MASK
DECL|PXP_HW_PXP_COMP_MASK1_VLD_MASK_HIGH_SHIFT|macro|PXP_HW_PXP_COMP_MASK1_VLD_MASK_HIGH_SHIFT
DECL|PXP_HW_PXP_COMP_MASK1_VLD_MASK_HIGH|macro|PXP_HW_PXP_COMP_MASK1_VLD_MASK_HIGH
DECL|PXP_HW_PXP_COMP_MASK1|macro|PXP_HW_PXP_COMP_MASK1
DECL|PXP_HW_PXP_COMP_SOURCE_REG|macro|PXP_HW_PXP_COMP_SOURCE_REG
DECL|PXP_HW_PXP_COMP_SOURCE_SOURCE_ADDR_MASK|macro|PXP_HW_PXP_COMP_SOURCE_SOURCE_ADDR_MASK
DECL|PXP_HW_PXP_COMP_SOURCE_SOURCE_ADDR_SHIFT|macro|PXP_HW_PXP_COMP_SOURCE_SOURCE_ADDR_SHIFT
DECL|PXP_HW_PXP_COMP_SOURCE_SOURCE_ADDR|macro|PXP_HW_PXP_COMP_SOURCE_SOURCE_ADDR
DECL|PXP_HW_PXP_COMP_SOURCE|macro|PXP_HW_PXP_COMP_SOURCE
DECL|PXP_HW_PXP_COMP_TARGET_REG|macro|PXP_HW_PXP_COMP_TARGET_REG
DECL|PXP_HW_PXP_COMP_TARGET_TARGET_ADDR_MASK|macro|PXP_HW_PXP_COMP_TARGET_TARGET_ADDR_MASK
DECL|PXP_HW_PXP_COMP_TARGET_TARGET_ADDR_SHIFT|macro|PXP_HW_PXP_COMP_TARGET_TARGET_ADDR_SHIFT
DECL|PXP_HW_PXP_COMP_TARGET_TARGET_ADDR|macro|PXP_HW_PXP_COMP_TARGET_TARGET_ADDR
DECL|PXP_HW_PXP_COMP_TARGET|macro|PXP_HW_PXP_COMP_TARGET
DECL|PXP_HW_PXP_CSC1_COEF0_BYPASS_MASK|macro|PXP_HW_PXP_CSC1_COEF0_BYPASS_MASK
DECL|PXP_HW_PXP_CSC1_COEF0_BYPASS_SHIFT|macro|PXP_HW_PXP_CSC1_COEF0_BYPASS_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF0_C0_MASK|macro|PXP_HW_PXP_CSC1_COEF0_C0_MASK
DECL|PXP_HW_PXP_CSC1_COEF0_C0_SHIFT|macro|PXP_HW_PXP_CSC1_COEF0_C0_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF0_C0|macro|PXP_HW_PXP_CSC1_COEF0_C0
DECL|PXP_HW_PXP_CSC1_COEF0_REG|macro|PXP_HW_PXP_CSC1_COEF0_REG
DECL|PXP_HW_PXP_CSC1_COEF0_RSVD1_MASK|macro|PXP_HW_PXP_CSC1_COEF0_RSVD1_MASK
DECL|PXP_HW_PXP_CSC1_COEF0_RSVD1_SHIFT|macro|PXP_HW_PXP_CSC1_COEF0_RSVD1_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF0_UV_OFFSET_MASK|macro|PXP_HW_PXP_CSC1_COEF0_UV_OFFSET_MASK
DECL|PXP_HW_PXP_CSC1_COEF0_UV_OFFSET_SHIFT|macro|PXP_HW_PXP_CSC1_COEF0_UV_OFFSET_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF0_UV_OFFSET|macro|PXP_HW_PXP_CSC1_COEF0_UV_OFFSET
DECL|PXP_HW_PXP_CSC1_COEF0_YCBCR_MODE_MASK|macro|PXP_HW_PXP_CSC1_COEF0_YCBCR_MODE_MASK
DECL|PXP_HW_PXP_CSC1_COEF0_YCBCR_MODE_SHIFT|macro|PXP_HW_PXP_CSC1_COEF0_YCBCR_MODE_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF0_Y_OFFSET_MASK|macro|PXP_HW_PXP_CSC1_COEF0_Y_OFFSET_MASK
DECL|PXP_HW_PXP_CSC1_COEF0_Y_OFFSET_SHIFT|macro|PXP_HW_PXP_CSC1_COEF0_Y_OFFSET_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF0_Y_OFFSET|macro|PXP_HW_PXP_CSC1_COEF0_Y_OFFSET
DECL|PXP_HW_PXP_CSC1_COEF0|macro|PXP_HW_PXP_CSC1_COEF0
DECL|PXP_HW_PXP_CSC1_COEF1_C1_MASK|macro|PXP_HW_PXP_CSC1_COEF1_C1_MASK
DECL|PXP_HW_PXP_CSC1_COEF1_C1_SHIFT|macro|PXP_HW_PXP_CSC1_COEF1_C1_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF1_C1|macro|PXP_HW_PXP_CSC1_COEF1_C1
DECL|PXP_HW_PXP_CSC1_COEF1_C4_MASK|macro|PXP_HW_PXP_CSC1_COEF1_C4_MASK
DECL|PXP_HW_PXP_CSC1_COEF1_C4_SHIFT|macro|PXP_HW_PXP_CSC1_COEF1_C4_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF1_C4|macro|PXP_HW_PXP_CSC1_COEF1_C4
DECL|PXP_HW_PXP_CSC1_COEF1_REG|macro|PXP_HW_PXP_CSC1_COEF1_REG
DECL|PXP_HW_PXP_CSC1_COEF1_RSVD0_MASK|macro|PXP_HW_PXP_CSC1_COEF1_RSVD0_MASK
DECL|PXP_HW_PXP_CSC1_COEF1_RSVD0_SHIFT|macro|PXP_HW_PXP_CSC1_COEF1_RSVD0_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF1_RSVD0|macro|PXP_HW_PXP_CSC1_COEF1_RSVD0
DECL|PXP_HW_PXP_CSC1_COEF1_RSVD1_MASK|macro|PXP_HW_PXP_CSC1_COEF1_RSVD1_MASK
DECL|PXP_HW_PXP_CSC1_COEF1_RSVD1_SHIFT|macro|PXP_HW_PXP_CSC1_COEF1_RSVD1_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF1_RSVD1|macro|PXP_HW_PXP_CSC1_COEF1_RSVD1
DECL|PXP_HW_PXP_CSC1_COEF1|macro|PXP_HW_PXP_CSC1_COEF1
DECL|PXP_HW_PXP_CSC1_COEF2_C2_MASK|macro|PXP_HW_PXP_CSC1_COEF2_C2_MASK
DECL|PXP_HW_PXP_CSC1_COEF2_C2_SHIFT|macro|PXP_HW_PXP_CSC1_COEF2_C2_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF2_C2|macro|PXP_HW_PXP_CSC1_COEF2_C2
DECL|PXP_HW_PXP_CSC1_COEF2_C3_MASK|macro|PXP_HW_PXP_CSC1_COEF2_C3_MASK
DECL|PXP_HW_PXP_CSC1_COEF2_C3_SHIFT|macro|PXP_HW_PXP_CSC1_COEF2_C3_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF2_C3|macro|PXP_HW_PXP_CSC1_COEF2_C3
DECL|PXP_HW_PXP_CSC1_COEF2_REG|macro|PXP_HW_PXP_CSC1_COEF2_REG
DECL|PXP_HW_PXP_CSC1_COEF2_RSVD0_MASK|macro|PXP_HW_PXP_CSC1_COEF2_RSVD0_MASK
DECL|PXP_HW_PXP_CSC1_COEF2_RSVD0_SHIFT|macro|PXP_HW_PXP_CSC1_COEF2_RSVD0_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF2_RSVD0|macro|PXP_HW_PXP_CSC1_COEF2_RSVD0
DECL|PXP_HW_PXP_CSC1_COEF2_RSVD1_MASK|macro|PXP_HW_PXP_CSC1_COEF2_RSVD1_MASK
DECL|PXP_HW_PXP_CSC1_COEF2_RSVD1_SHIFT|macro|PXP_HW_PXP_CSC1_COEF2_RSVD1_SHIFT
DECL|PXP_HW_PXP_CSC1_COEF2_RSVD1|macro|PXP_HW_PXP_CSC1_COEF2_RSVD1
DECL|PXP_HW_PXP_CSC1_COEF2|macro|PXP_HW_PXP_CSC1_COEF2
DECL|PXP_HW_PXP_CSC2_COEF0_A1_MASK|macro|PXP_HW_PXP_CSC2_COEF0_A1_MASK
DECL|PXP_HW_PXP_CSC2_COEF0_A1_SHIFT|macro|PXP_HW_PXP_CSC2_COEF0_A1_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF0_A1|macro|PXP_HW_PXP_CSC2_COEF0_A1
DECL|PXP_HW_PXP_CSC2_COEF0_A2_MASK|macro|PXP_HW_PXP_CSC2_COEF0_A2_MASK
DECL|PXP_HW_PXP_CSC2_COEF0_A2_SHIFT|macro|PXP_HW_PXP_CSC2_COEF0_A2_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF0_A2|macro|PXP_HW_PXP_CSC2_COEF0_A2
DECL|PXP_HW_PXP_CSC2_COEF0_REG|macro|PXP_HW_PXP_CSC2_COEF0_REG
DECL|PXP_HW_PXP_CSC2_COEF0_RSVD0_MASK|macro|PXP_HW_PXP_CSC2_COEF0_RSVD0_MASK
DECL|PXP_HW_PXP_CSC2_COEF0_RSVD0_SHIFT|macro|PXP_HW_PXP_CSC2_COEF0_RSVD0_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF0_RSVD0|macro|PXP_HW_PXP_CSC2_COEF0_RSVD0
DECL|PXP_HW_PXP_CSC2_COEF0_RSVD1_MASK|macro|PXP_HW_PXP_CSC2_COEF0_RSVD1_MASK
DECL|PXP_HW_PXP_CSC2_COEF0_RSVD1_SHIFT|macro|PXP_HW_PXP_CSC2_COEF0_RSVD1_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF0_RSVD1|macro|PXP_HW_PXP_CSC2_COEF0_RSVD1
DECL|PXP_HW_PXP_CSC2_COEF0|macro|PXP_HW_PXP_CSC2_COEF0
DECL|PXP_HW_PXP_CSC2_COEF1_A3_MASK|macro|PXP_HW_PXP_CSC2_COEF1_A3_MASK
DECL|PXP_HW_PXP_CSC2_COEF1_A3_SHIFT|macro|PXP_HW_PXP_CSC2_COEF1_A3_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF1_A3|macro|PXP_HW_PXP_CSC2_COEF1_A3
DECL|PXP_HW_PXP_CSC2_COEF1_B1_MASK|macro|PXP_HW_PXP_CSC2_COEF1_B1_MASK
DECL|PXP_HW_PXP_CSC2_COEF1_B1_SHIFT|macro|PXP_HW_PXP_CSC2_COEF1_B1_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF1_B1|macro|PXP_HW_PXP_CSC2_COEF1_B1
DECL|PXP_HW_PXP_CSC2_COEF1_REG|macro|PXP_HW_PXP_CSC2_COEF1_REG
DECL|PXP_HW_PXP_CSC2_COEF1_RSVD0_MASK|macro|PXP_HW_PXP_CSC2_COEF1_RSVD0_MASK
DECL|PXP_HW_PXP_CSC2_COEF1_RSVD0_SHIFT|macro|PXP_HW_PXP_CSC2_COEF1_RSVD0_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF1_RSVD0|macro|PXP_HW_PXP_CSC2_COEF1_RSVD0
DECL|PXP_HW_PXP_CSC2_COEF1_RSVD1_MASK|macro|PXP_HW_PXP_CSC2_COEF1_RSVD1_MASK
DECL|PXP_HW_PXP_CSC2_COEF1_RSVD1_SHIFT|macro|PXP_HW_PXP_CSC2_COEF1_RSVD1_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF1_RSVD1|macro|PXP_HW_PXP_CSC2_COEF1_RSVD1
DECL|PXP_HW_PXP_CSC2_COEF1|macro|PXP_HW_PXP_CSC2_COEF1
DECL|PXP_HW_PXP_CSC2_COEF2_B2_MASK|macro|PXP_HW_PXP_CSC2_COEF2_B2_MASK
DECL|PXP_HW_PXP_CSC2_COEF2_B2_SHIFT|macro|PXP_HW_PXP_CSC2_COEF2_B2_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF2_B2|macro|PXP_HW_PXP_CSC2_COEF2_B2
DECL|PXP_HW_PXP_CSC2_COEF2_B3_MASK|macro|PXP_HW_PXP_CSC2_COEF2_B3_MASK
DECL|PXP_HW_PXP_CSC2_COEF2_B3_SHIFT|macro|PXP_HW_PXP_CSC2_COEF2_B3_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF2_B3|macro|PXP_HW_PXP_CSC2_COEF2_B3
DECL|PXP_HW_PXP_CSC2_COEF2_REG|macro|PXP_HW_PXP_CSC2_COEF2_REG
DECL|PXP_HW_PXP_CSC2_COEF2_RSVD0_MASK|macro|PXP_HW_PXP_CSC2_COEF2_RSVD0_MASK
DECL|PXP_HW_PXP_CSC2_COEF2_RSVD0_SHIFT|macro|PXP_HW_PXP_CSC2_COEF2_RSVD0_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF2_RSVD0|macro|PXP_HW_PXP_CSC2_COEF2_RSVD0
DECL|PXP_HW_PXP_CSC2_COEF2_RSVD1_MASK|macro|PXP_HW_PXP_CSC2_COEF2_RSVD1_MASK
DECL|PXP_HW_PXP_CSC2_COEF2_RSVD1_SHIFT|macro|PXP_HW_PXP_CSC2_COEF2_RSVD1_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF2_RSVD1|macro|PXP_HW_PXP_CSC2_COEF2_RSVD1
DECL|PXP_HW_PXP_CSC2_COEF2|macro|PXP_HW_PXP_CSC2_COEF2
DECL|PXP_HW_PXP_CSC2_COEF3_C1_MASK|macro|PXP_HW_PXP_CSC2_COEF3_C1_MASK
DECL|PXP_HW_PXP_CSC2_COEF3_C1_SHIFT|macro|PXP_HW_PXP_CSC2_COEF3_C1_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF3_C1|macro|PXP_HW_PXP_CSC2_COEF3_C1
DECL|PXP_HW_PXP_CSC2_COEF3_C2_MASK|macro|PXP_HW_PXP_CSC2_COEF3_C2_MASK
DECL|PXP_HW_PXP_CSC2_COEF3_C2_SHIFT|macro|PXP_HW_PXP_CSC2_COEF3_C2_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF3_C2|macro|PXP_HW_PXP_CSC2_COEF3_C2
DECL|PXP_HW_PXP_CSC2_COEF3_REG|macro|PXP_HW_PXP_CSC2_COEF3_REG
DECL|PXP_HW_PXP_CSC2_COEF3_RSVD0_MASK|macro|PXP_HW_PXP_CSC2_COEF3_RSVD0_MASK
DECL|PXP_HW_PXP_CSC2_COEF3_RSVD0_SHIFT|macro|PXP_HW_PXP_CSC2_COEF3_RSVD0_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF3_RSVD0|macro|PXP_HW_PXP_CSC2_COEF3_RSVD0
DECL|PXP_HW_PXP_CSC2_COEF3_RSVD1_MASK|macro|PXP_HW_PXP_CSC2_COEF3_RSVD1_MASK
DECL|PXP_HW_PXP_CSC2_COEF3_RSVD1_SHIFT|macro|PXP_HW_PXP_CSC2_COEF3_RSVD1_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF3_RSVD1|macro|PXP_HW_PXP_CSC2_COEF3_RSVD1
DECL|PXP_HW_PXP_CSC2_COEF3|macro|PXP_HW_PXP_CSC2_COEF3
DECL|PXP_HW_PXP_CSC2_COEF4_C3_MASK|macro|PXP_HW_PXP_CSC2_COEF4_C3_MASK
DECL|PXP_HW_PXP_CSC2_COEF4_C3_SHIFT|macro|PXP_HW_PXP_CSC2_COEF4_C3_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF4_C3|macro|PXP_HW_PXP_CSC2_COEF4_C3
DECL|PXP_HW_PXP_CSC2_COEF4_D1_MASK|macro|PXP_HW_PXP_CSC2_COEF4_D1_MASK
DECL|PXP_HW_PXP_CSC2_COEF4_D1_SHIFT|macro|PXP_HW_PXP_CSC2_COEF4_D1_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF4_D1|macro|PXP_HW_PXP_CSC2_COEF4_D1
DECL|PXP_HW_PXP_CSC2_COEF4_REG|macro|PXP_HW_PXP_CSC2_COEF4_REG
DECL|PXP_HW_PXP_CSC2_COEF4_RSVD0_MASK|macro|PXP_HW_PXP_CSC2_COEF4_RSVD0_MASK
DECL|PXP_HW_PXP_CSC2_COEF4_RSVD0_SHIFT|macro|PXP_HW_PXP_CSC2_COEF4_RSVD0_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF4_RSVD0|macro|PXP_HW_PXP_CSC2_COEF4_RSVD0
DECL|PXP_HW_PXP_CSC2_COEF4_RSVD1_MASK|macro|PXP_HW_PXP_CSC2_COEF4_RSVD1_MASK
DECL|PXP_HW_PXP_CSC2_COEF4_RSVD1_SHIFT|macro|PXP_HW_PXP_CSC2_COEF4_RSVD1_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF4_RSVD1|macro|PXP_HW_PXP_CSC2_COEF4_RSVD1
DECL|PXP_HW_PXP_CSC2_COEF4|macro|PXP_HW_PXP_CSC2_COEF4
DECL|PXP_HW_PXP_CSC2_COEF5_D2_MASK|macro|PXP_HW_PXP_CSC2_COEF5_D2_MASK
DECL|PXP_HW_PXP_CSC2_COEF5_D2_SHIFT|macro|PXP_HW_PXP_CSC2_COEF5_D2_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF5_D2|macro|PXP_HW_PXP_CSC2_COEF5_D2
DECL|PXP_HW_PXP_CSC2_COEF5_D3_MASK|macro|PXP_HW_PXP_CSC2_COEF5_D3_MASK
DECL|PXP_HW_PXP_CSC2_COEF5_D3_SHIFT|macro|PXP_HW_PXP_CSC2_COEF5_D3_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF5_D3|macro|PXP_HW_PXP_CSC2_COEF5_D3
DECL|PXP_HW_PXP_CSC2_COEF5_REG|macro|PXP_HW_PXP_CSC2_COEF5_REG
DECL|PXP_HW_PXP_CSC2_COEF5_RSVD0_MASK|macro|PXP_HW_PXP_CSC2_COEF5_RSVD0_MASK
DECL|PXP_HW_PXP_CSC2_COEF5_RSVD0_SHIFT|macro|PXP_HW_PXP_CSC2_COEF5_RSVD0_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF5_RSVD0|macro|PXP_HW_PXP_CSC2_COEF5_RSVD0
DECL|PXP_HW_PXP_CSC2_COEF5_RSVD1_MASK|macro|PXP_HW_PXP_CSC2_COEF5_RSVD1_MASK
DECL|PXP_HW_PXP_CSC2_COEF5_RSVD1_SHIFT|macro|PXP_HW_PXP_CSC2_COEF5_RSVD1_SHIFT
DECL|PXP_HW_PXP_CSC2_COEF5_RSVD1|macro|PXP_HW_PXP_CSC2_COEF5_RSVD1
DECL|PXP_HW_PXP_CSC2_COEF5|macro|PXP_HW_PXP_CSC2_COEF5
DECL|PXP_HW_PXP_CSC2_CTRL_BYPASS_MASK|macro|PXP_HW_PXP_CSC2_CTRL_BYPASS_MASK
DECL|PXP_HW_PXP_CSC2_CTRL_BYPASS_SHIFT|macro|PXP_HW_PXP_CSC2_CTRL_BYPASS_SHIFT
DECL|PXP_HW_PXP_CSC2_CTRL_CSC_MODE_MASK|macro|PXP_HW_PXP_CSC2_CTRL_CSC_MODE_MASK
DECL|PXP_HW_PXP_CSC2_CTRL_CSC_MODE_SHIFT|macro|PXP_HW_PXP_CSC2_CTRL_CSC_MODE_SHIFT
DECL|PXP_HW_PXP_CSC2_CTRL_CSC_MODE|macro|PXP_HW_PXP_CSC2_CTRL_CSC_MODE
DECL|PXP_HW_PXP_CSC2_CTRL_REG|macro|PXP_HW_PXP_CSC2_CTRL_REG
DECL|PXP_HW_PXP_CSC2_CTRL_RSVD_MASK|macro|PXP_HW_PXP_CSC2_CTRL_RSVD_MASK
DECL|PXP_HW_PXP_CSC2_CTRL_RSVD_SHIFT|macro|PXP_HW_PXP_CSC2_CTRL_RSVD_SHIFT
DECL|PXP_HW_PXP_CSC2_CTRL_RSVD|macro|PXP_HW_PXP_CSC2_CTRL_RSVD
DECL|PXP_HW_PXP_CSC2_CTRL|macro|PXP_HW_PXP_CSC2_CTRL
DECL|PXP_HW_PXP_CTRL2_BLOCK_SIZE_MASK|macro|PXP_HW_PXP_CTRL2_BLOCK_SIZE_MASK
DECL|PXP_HW_PXP_CTRL2_BLOCK_SIZE_SHIFT|macro|PXP_HW_PXP_CTRL2_BLOCK_SIZE_SHIFT
DECL|PXP_HW_PXP_CTRL2_ENABLE_ALPHA_B_MASK|macro|PXP_HW_PXP_CTRL2_ENABLE_ALPHA_B_MASK
DECL|PXP_HW_PXP_CTRL2_ENABLE_ALPHA_B_SHIFT|macro|PXP_HW_PXP_CTRL2_ENABLE_ALPHA_B_SHIFT
DECL|PXP_HW_PXP_CTRL2_ENABLE_CSC2_MASK|macro|PXP_HW_PXP_CTRL2_ENABLE_CSC2_MASK
DECL|PXP_HW_PXP_CTRL2_ENABLE_CSC2_SHIFT|macro|PXP_HW_PXP_CTRL2_ENABLE_CSC2_SHIFT
DECL|PXP_HW_PXP_CTRL2_ENABLE_DITHER_MASK|macro|PXP_HW_PXP_CTRL2_ENABLE_DITHER_MASK
DECL|PXP_HW_PXP_CTRL2_ENABLE_DITHER_SHIFT|macro|PXP_HW_PXP_CTRL2_ENABLE_DITHER_SHIFT
DECL|PXP_HW_PXP_CTRL2_ENABLE_INPUT_FETCH_STORE_MASK|macro|PXP_HW_PXP_CTRL2_ENABLE_INPUT_FETCH_STORE_MASK
DECL|PXP_HW_PXP_CTRL2_ENABLE_INPUT_FETCH_STORE_SHIFT|macro|PXP_HW_PXP_CTRL2_ENABLE_INPUT_FETCH_STORE_SHIFT
DECL|PXP_HW_PXP_CTRL2_ENABLE_LUT_MASK|macro|PXP_HW_PXP_CTRL2_ENABLE_LUT_MASK
DECL|PXP_HW_PXP_CTRL2_ENABLE_LUT_SHIFT|macro|PXP_HW_PXP_CTRL2_ENABLE_LUT_SHIFT
DECL|PXP_HW_PXP_CTRL2_ENABLE_MASK|macro|PXP_HW_PXP_CTRL2_ENABLE_MASK
DECL|PXP_HW_PXP_CTRL2_ENABLE_ROTATE0_MASK|macro|PXP_HW_PXP_CTRL2_ENABLE_ROTATE0_MASK
DECL|PXP_HW_PXP_CTRL2_ENABLE_ROTATE0_SHIFT|macro|PXP_HW_PXP_CTRL2_ENABLE_ROTATE0_SHIFT
DECL|PXP_HW_PXP_CTRL2_ENABLE_ROTATE1_MASK|macro|PXP_HW_PXP_CTRL2_ENABLE_ROTATE1_MASK
DECL|PXP_HW_PXP_CTRL2_ENABLE_ROTATE1_SHIFT|macro|PXP_HW_PXP_CTRL2_ENABLE_ROTATE1_SHIFT
DECL|PXP_HW_PXP_CTRL2_ENABLE_SHIFT|macro|PXP_HW_PXP_CTRL2_ENABLE_SHIFT
DECL|PXP_HW_PXP_CTRL2_ENABLE_WFE_A_MASK|macro|PXP_HW_PXP_CTRL2_ENABLE_WFE_A_MASK
DECL|PXP_HW_PXP_CTRL2_ENABLE_WFE_A_SHIFT|macro|PXP_HW_PXP_CTRL2_ENABLE_WFE_A_SHIFT
DECL|PXP_HW_PXP_CTRL2_ENABLE_WFE_B_MASK|macro|PXP_HW_PXP_CTRL2_ENABLE_WFE_B_MASK
DECL|PXP_HW_PXP_CTRL2_ENABLE_WFE_B_SHIFT|macro|PXP_HW_PXP_CTRL2_ENABLE_WFE_B_SHIFT
DECL|PXP_HW_PXP_CTRL2_HFLIP0_MASK|macro|PXP_HW_PXP_CTRL2_HFLIP0_MASK
DECL|PXP_HW_PXP_CTRL2_HFLIP0_SHIFT|macro|PXP_HW_PXP_CTRL2_HFLIP0_SHIFT
DECL|PXP_HW_PXP_CTRL2_HFLIP1_MASK|macro|PXP_HW_PXP_CTRL2_HFLIP1_MASK
DECL|PXP_HW_PXP_CTRL2_HFLIP1_SHIFT|macro|PXP_HW_PXP_CTRL2_HFLIP1_SHIFT
DECL|PXP_HW_PXP_CTRL2_REG|macro|PXP_HW_PXP_CTRL2_REG
DECL|PXP_HW_PXP_CTRL2_ROTATE0_MASK|macro|PXP_HW_PXP_CTRL2_ROTATE0_MASK
DECL|PXP_HW_PXP_CTRL2_ROTATE0_SHIFT|macro|PXP_HW_PXP_CTRL2_ROTATE0_SHIFT
DECL|PXP_HW_PXP_CTRL2_ROTATE0|macro|PXP_HW_PXP_CTRL2_ROTATE0
DECL|PXP_HW_PXP_CTRL2_ROTATE1_MASK|macro|PXP_HW_PXP_CTRL2_ROTATE1_MASK
DECL|PXP_HW_PXP_CTRL2_ROTATE1_SHIFT|macro|PXP_HW_PXP_CTRL2_ROTATE1_SHIFT
DECL|PXP_HW_PXP_CTRL2_ROTATE1|macro|PXP_HW_PXP_CTRL2_ROTATE1
DECL|PXP_HW_PXP_CTRL2_RSVD0_MASK|macro|PXP_HW_PXP_CTRL2_RSVD0_MASK
DECL|PXP_HW_PXP_CTRL2_RSVD0_SHIFT|macro|PXP_HW_PXP_CTRL2_RSVD0_SHIFT
DECL|PXP_HW_PXP_CTRL2_RSVD0|macro|PXP_HW_PXP_CTRL2_RSVD0
DECL|PXP_HW_PXP_CTRL2_RSVD1_MASK|macro|PXP_HW_PXP_CTRL2_RSVD1_MASK
DECL|PXP_HW_PXP_CTRL2_RSVD1_SHIFT|macro|PXP_HW_PXP_CTRL2_RSVD1_SHIFT
DECL|PXP_HW_PXP_CTRL2_RSVD2_MASK|macro|PXP_HW_PXP_CTRL2_RSVD2_MASK
DECL|PXP_HW_PXP_CTRL2_RSVD2_SHIFT|macro|PXP_HW_PXP_CTRL2_RSVD2_SHIFT
DECL|PXP_HW_PXP_CTRL2_RSVD3_MASK|macro|PXP_HW_PXP_CTRL2_RSVD3_MASK
DECL|PXP_HW_PXP_CTRL2_RSVD3_SHIFT|macro|PXP_HW_PXP_CTRL2_RSVD3_SHIFT
DECL|PXP_HW_PXP_CTRL2_RSVD3|macro|PXP_HW_PXP_CTRL2_RSVD3
DECL|PXP_HW_PXP_CTRL2_VFLIP0_MASK|macro|PXP_HW_PXP_CTRL2_VFLIP0_MASK
DECL|PXP_HW_PXP_CTRL2_VFLIP0_SHIFT|macro|PXP_HW_PXP_CTRL2_VFLIP0_SHIFT
DECL|PXP_HW_PXP_CTRL2_VFLIP1_MASK|macro|PXP_HW_PXP_CTRL2_VFLIP1_MASK
DECL|PXP_HW_PXP_CTRL2_VFLIP1_SHIFT|macro|PXP_HW_PXP_CTRL2_VFLIP1_SHIFT
DECL|PXP_HW_PXP_CTRL2|macro|PXP_HW_PXP_CTRL2
DECL|PXP_HW_PXP_CTRL_BLOCK_SIZE_MASK|macro|PXP_HW_PXP_CTRL_BLOCK_SIZE_MASK
DECL|PXP_HW_PXP_CTRL_BLOCK_SIZE_SHIFT|macro|PXP_HW_PXP_CTRL_BLOCK_SIZE_SHIFT
DECL|PXP_HW_PXP_CTRL_CLKGATE_MASK|macro|PXP_HW_PXP_CTRL_CLKGATE_MASK
DECL|PXP_HW_PXP_CTRL_CLKGATE_SHIFT|macro|PXP_HW_PXP_CTRL_CLKGATE_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_ALPHA_B_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_ALPHA_B_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_ALPHA_B_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_ALPHA_B_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_CSC2_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_CSC2_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_CSC2_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_CSC2_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_DITHER_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_DITHER_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_DITHER_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_DITHER_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_INPUT_FETCH_STORE_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_INPUT_FETCH_STORE_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_INPUT_FETCH_STORE_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_INPUT_FETCH_STORE_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_LCD0_HANDSHAKE_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_LCD0_HANDSHAKE_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_LCD0_HANDSHAKE_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_LCD0_HANDSHAKE_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_LUT_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_LUT_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_LUT_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_LUT_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_PS_AS_OUT_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_PS_AS_OUT_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_PS_AS_OUT_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_PS_AS_OUT_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_ROTATE0_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_ROTATE0_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_ROTATE0_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_ROTATE0_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_ROTATE1_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_ROTATE1_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_ROTATE1_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_ROTATE1_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_WFE_A_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_WFE_A_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_WFE_A_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_WFE_A_SHIFT
DECL|PXP_HW_PXP_CTRL_ENABLE_WFE_B_MASK|macro|PXP_HW_PXP_CTRL_ENABLE_WFE_B_MASK
DECL|PXP_HW_PXP_CTRL_ENABLE_WFE_B_SHIFT|macro|PXP_HW_PXP_CTRL_ENABLE_WFE_B_SHIFT
DECL|PXP_HW_PXP_CTRL_EN_REPEAT_MASK|macro|PXP_HW_PXP_CTRL_EN_REPEAT_MASK
DECL|PXP_HW_PXP_CTRL_EN_REPEAT_SHIFT|macro|PXP_HW_PXP_CTRL_EN_REPEAT_SHIFT
DECL|PXP_HW_PXP_CTRL_HANDSHAKE_ABORT_SKIP_MASK|macro|PXP_HW_PXP_CTRL_HANDSHAKE_ABORT_SKIP_MASK
DECL|PXP_HW_PXP_CTRL_HANDSHAKE_ABORT_SKIP_SHIFT|macro|PXP_HW_PXP_CTRL_HANDSHAKE_ABORT_SKIP_SHIFT
DECL|PXP_HW_PXP_CTRL_HFLIP0_MASK|macro|PXP_HW_PXP_CTRL_HFLIP0_MASK
DECL|PXP_HW_PXP_CTRL_HFLIP0_SHIFT|macro|PXP_HW_PXP_CTRL_HFLIP0_SHIFT
DECL|PXP_HW_PXP_CTRL_HFLIP1_MASK|macro|PXP_HW_PXP_CTRL_HFLIP1_MASK
DECL|PXP_HW_PXP_CTRL_HFLIP1_SHIFT|macro|PXP_HW_PXP_CTRL_HFLIP1_SHIFT
DECL|PXP_HW_PXP_CTRL_IRQ_ENABLE_MASK|macro|PXP_HW_PXP_CTRL_IRQ_ENABLE_MASK
DECL|PXP_HW_PXP_CTRL_IRQ_ENABLE_SHIFT|macro|PXP_HW_PXP_CTRL_IRQ_ENABLE_SHIFT
DECL|PXP_HW_PXP_CTRL_LUT_DMA_IRQ_ENABLE_MASK|macro|PXP_HW_PXP_CTRL_LUT_DMA_IRQ_ENABLE_MASK
DECL|PXP_HW_PXP_CTRL_LUT_DMA_IRQ_ENABLE_SHIFT|macro|PXP_HW_PXP_CTRL_LUT_DMA_IRQ_ENABLE_SHIFT
DECL|PXP_HW_PXP_CTRL_NEXT_IRQ_ENABLE_MASK|macro|PXP_HW_PXP_CTRL_NEXT_IRQ_ENABLE_MASK
DECL|PXP_HW_PXP_CTRL_NEXT_IRQ_ENABLE_SHIFT|macro|PXP_HW_PXP_CTRL_NEXT_IRQ_ENABLE_SHIFT
DECL|PXP_HW_PXP_CTRL_REG|macro|PXP_HW_PXP_CTRL_REG
DECL|PXP_HW_PXP_CTRL_ROTATE0_MASK|macro|PXP_HW_PXP_CTRL_ROTATE0_MASK
DECL|PXP_HW_PXP_CTRL_ROTATE0_SHIFT|macro|PXP_HW_PXP_CTRL_ROTATE0_SHIFT
DECL|PXP_HW_PXP_CTRL_ROTATE0|macro|PXP_HW_PXP_CTRL_ROTATE0
DECL|PXP_HW_PXP_CTRL_ROTATE1_MASK|macro|PXP_HW_PXP_CTRL_ROTATE1_MASK
DECL|PXP_HW_PXP_CTRL_ROTATE1_SHIFT|macro|PXP_HW_PXP_CTRL_ROTATE1_SHIFT
DECL|PXP_HW_PXP_CTRL_ROTATE1|macro|PXP_HW_PXP_CTRL_ROTATE1
DECL|PXP_HW_PXP_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_CTRL_RSVD0|macro|PXP_HW_PXP_CTRL_RSVD0
DECL|PXP_HW_PXP_CTRL_RSVD1_MASK|macro|PXP_HW_PXP_CTRL_RSVD1_MASK
DECL|PXP_HW_PXP_CTRL_RSVD1_SHIFT|macro|PXP_HW_PXP_CTRL_RSVD1_SHIFT
DECL|PXP_HW_PXP_CTRL_RSVD4_MASK|macro|PXP_HW_PXP_CTRL_RSVD4_MASK
DECL|PXP_HW_PXP_CTRL_RSVD4_SHIFT|macro|PXP_HW_PXP_CTRL_RSVD4_SHIFT
DECL|PXP_HW_PXP_CTRL_SFTRST_MASK|macro|PXP_HW_PXP_CTRL_SFTRST_MASK
DECL|PXP_HW_PXP_CTRL_SFTRST_SHIFT|macro|PXP_HW_PXP_CTRL_SFTRST_SHIFT
DECL|PXP_HW_PXP_CTRL_VFLIP0_MASK|macro|PXP_HW_PXP_CTRL_VFLIP0_MASK
DECL|PXP_HW_PXP_CTRL_VFLIP0_SHIFT|macro|PXP_HW_PXP_CTRL_VFLIP0_SHIFT
DECL|PXP_HW_PXP_CTRL_VFLIP1_MASK|macro|PXP_HW_PXP_CTRL_VFLIP1_MASK
DECL|PXP_HW_PXP_CTRL_VFLIP1_SHIFT|macro|PXP_HW_PXP_CTRL_VFLIP1_SHIFT
DECL|PXP_HW_PXP_CTRL|macro|PXP_HW_PXP_CTRL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX0_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX0_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX0_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX0_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX0_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX0_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX10_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX10_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX10_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX10_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX10_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX10_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX11_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX11_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX11_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX11_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX11_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX11_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX12_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX12_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX12_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX12_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX12_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX12_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX13_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX13_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX13_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX13_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX13_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX13_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX14_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX14_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX14_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX14_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX14_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX14_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX15_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX15_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX15_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX15_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX15_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX15_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX1_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX1_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX1_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX1_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX1_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX1_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX2_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX2_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX2_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX2_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX2_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX2_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX3_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX3_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX3_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX3_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX3_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX3_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX4_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX4_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX4_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX4_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX4_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX4_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX5_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX5_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX5_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX5_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX5_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX5_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX6_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX6_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX6_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX6_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX6_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX6_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX7_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX7_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX7_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX7_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX7_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX7_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX8_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX8_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX8_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX8_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX8_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX8_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX9_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX9_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX9_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX9_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_MUX9_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL0_MUX9_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL0_REG|macro|PXP_HW_PXP_DATA_PATH_CTRL0_REG
DECL|PXP_HW_PXP_DATA_PATH_CTRL0|macro|PXP_HW_PXP_DATA_PATH_CTRL0
DECL|PXP_HW_PXP_DATA_PATH_CTRL1_MUX16_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL1_MUX16_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL1_MUX16_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL1_MUX16_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL1_MUX16_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL1_MUX16_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL1_MUX17_SEL_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL1_MUX17_SEL_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL1_MUX17_SEL_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL1_MUX17_SEL_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL1_MUX17_SEL|macro|PXP_HW_PXP_DATA_PATH_CTRL1_MUX17_SEL
DECL|PXP_HW_PXP_DATA_PATH_CTRL1_REG|macro|PXP_HW_PXP_DATA_PATH_CTRL1_REG
DECL|PXP_HW_PXP_DATA_PATH_CTRL1_RSVD0_MASK|macro|PXP_HW_PXP_DATA_PATH_CTRL1_RSVD0_MASK
DECL|PXP_HW_PXP_DATA_PATH_CTRL1_RSVD0_SHIFT|macro|PXP_HW_PXP_DATA_PATH_CTRL1_RSVD0_SHIFT
DECL|PXP_HW_PXP_DATA_PATH_CTRL1_RSVD0|macro|PXP_HW_PXP_DATA_PATH_CTRL1_RSVD0
DECL|PXP_HW_PXP_DATA_PATH_CTRL1|macro|PXP_HW_PXP_DATA_PATH_CTRL1
DECL|PXP_HW_PXP_DITHER_CTRL_BUSY0_MASK|macro|PXP_HW_PXP_DITHER_CTRL_BUSY0_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_BUSY0_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_BUSY0_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_BUSY1_MASK|macro|PXP_HW_PXP_DITHER_CTRL_BUSY1_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_BUSY1_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_BUSY1_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_BUSY2_MASK|macro|PXP_HW_PXP_DITHER_CTRL_BUSY2_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_BUSY2_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_BUSY2_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE0_MASK|macro|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE0_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE0_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE0_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE0|macro|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE0
DECL|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE1_MASK|macro|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE1_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE1_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE1_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE1|macro|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE1
DECL|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE2_MASK|macro|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE2_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE2_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE2_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE2|macro|PXP_HW_PXP_DITHER_CTRL_DITHER_MODE2
DECL|PXP_HW_PXP_DITHER_CTRL_ENABLE0_MASK|macro|PXP_HW_PXP_DITHER_CTRL_ENABLE0_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_ENABLE0_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_ENABLE0_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_ENABLE1_MASK|macro|PXP_HW_PXP_DITHER_CTRL_ENABLE1_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_ENABLE1_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_ENABLE1_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_ENABLE2_MASK|macro|PXP_HW_PXP_DITHER_CTRL_ENABLE2_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_ENABLE2_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_ENABLE2_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_FINAL_LUT_ENABLE_MASK|macro|PXP_HW_PXP_DITHER_CTRL_FINAL_LUT_ENABLE_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_FINAL_LUT_ENABLE_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_FINAL_LUT_ENABLE_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX0_SIZE_MASK|macro|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX0_SIZE_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX0_SIZE_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX0_SIZE_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX0_SIZE|macro|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX0_SIZE
DECL|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX1_SIZE_MASK|macro|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX1_SIZE_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX1_SIZE_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX1_SIZE_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX1_SIZE|macro|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX1_SIZE
DECL|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX2_SIZE_MASK|macro|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX2_SIZE_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX2_SIZE_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX2_SIZE_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX2_SIZE|macro|PXP_HW_PXP_DITHER_CTRL_IDX_MATRIX2_SIZE
DECL|PXP_HW_PXP_DITHER_CTRL_LUT_MODE_MASK|macro|PXP_HW_PXP_DITHER_CTRL_LUT_MODE_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_LUT_MODE_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_LUT_MODE_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_LUT_MODE|macro|PXP_HW_PXP_DITHER_CTRL_LUT_MODE
DECL|PXP_HW_PXP_DITHER_CTRL_NUM_QUANT_BIT_MASK|macro|PXP_HW_PXP_DITHER_CTRL_NUM_QUANT_BIT_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_NUM_QUANT_BIT_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_NUM_QUANT_BIT_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_NUM_QUANT_BIT|macro|PXP_HW_PXP_DITHER_CTRL_NUM_QUANT_BIT
DECL|PXP_HW_PXP_DITHER_CTRL_ORDERED_ROUND_MODE_MASK|macro|PXP_HW_PXP_DITHER_CTRL_ORDERED_ROUND_MODE_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_ORDERED_ROUND_MODE_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_ORDERED_ROUND_MODE_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_REG|macro|PXP_HW_PXP_DITHER_CTRL_REG
DECL|PXP_HW_PXP_DITHER_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_CTRL_RSVD0|macro|PXP_HW_PXP_DITHER_CTRL_RSVD0
DECL|PXP_HW_PXP_DITHER_CTRL|macro|PXP_HW_PXP_DITHER_CTRL
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_REG|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0_REG
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH0
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_REG|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1_REG
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_LRC_CH1
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_REG|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0_REG
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH0
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_REG|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1_REG
DECL|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1|macro|PXP_HW_PXP_DITHER_FETCH_ACTIVE_SIZE_ULC_CH1
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH0_REG|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH0_REG
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH0|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH0
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH1_REG|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH1_REG
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH1|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_0_CH1
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH0_REG|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH0_REG
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH0|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH0
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH1_REG|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH1_REG
DECL|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH1|macro|PXP_HW_PXP_DITHER_FETCH_ADDR_1_CH1
DECL|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR_MASK|macro|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR|macro|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR
DECL|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0_REG|macro|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0_REG
DECL|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0|macro|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH0
DECL|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR_MASK|macro|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR|macro|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR
DECL|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1_REG|macro|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1_REG
DECL|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1|macro|PXP_HW_PXP_DITHER_FETCH_BACKGROUND_COLOR_CH1
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_ARBIT_EN_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_ARBIT_EN_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_ARBIT_EN_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_ARBIT_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BLOCK_16_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BLOCK_16_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BLOCK_16_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BLOCK_16_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BLOCK_EN_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BLOCK_EN_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BLOCK_EN_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BLOCK_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BYPASS_PIXEL_EN_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BYPASS_PIXEL_EN_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BYPASS_PIXEL_EN_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_BYPASS_PIXEL_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_CH_EN_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_CH_EN_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_CH_EN_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_CH_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HANDSHAKE_EN_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HANDSHAKE_EN_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HANDSHAKE_EN_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HANDSHAKE_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HFLIP_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HFLIP_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HFLIP_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HFLIP_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HIGH_BYTE_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HIGH_BYTE_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HIGH_BYTE_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_HIGH_BYTE_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RD_NUM_BYTES_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RD_NUM_BYTES_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RD_NUM_BYTES_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RD_NUM_BYTES_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RD_NUM_BYTES|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RD_NUM_BYTES
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_REG|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_REG
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_ROTATION_ANGLE_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_ROTATION_ANGLE_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_ROTATION_ANGLE_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_ROTATION_ANGLE_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_ROTATION_ANGLE|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_ROTATION_ANGLE
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD0|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD0
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD1|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD1
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD2_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD2|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD2
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD3_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD4_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD4_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD4_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD4_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD4|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_RSVD4
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_VFLIP_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_VFLIP_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_VFLIP_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0_VFLIP_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH0
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BLOCK_16_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BLOCK_16_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BLOCK_16_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BLOCK_16_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BLOCK_EN_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BLOCK_EN_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BLOCK_EN_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BLOCK_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BYPASS_PIXEL_EN_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BYPASS_PIXEL_EN_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BYPASS_PIXEL_EN_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_BYPASS_PIXEL_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_CH_EN_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_CH_EN_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_CH_EN_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_CH_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HANDSHAKE_EN_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HANDSHAKE_EN_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HANDSHAKE_EN_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HANDSHAKE_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HFLIP_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HFLIP_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HFLIP_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_HFLIP_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RD_NUM_BYTES_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RD_NUM_BYTES_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RD_NUM_BYTES_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RD_NUM_BYTES_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RD_NUM_BYTES|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RD_NUM_BYTES
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_REG|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_REG
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_ROTATION_ANGLE_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_ROTATION_ANGLE_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_ROTATION_ANGLE_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_ROTATION_ANGLE_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_ROTATION_ANGLE|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_ROTATION_ANGLE
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD0|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD0
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD1|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD1
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD2_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD2_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD2_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD2_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD2|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD2
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD3_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD3_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD3_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD3_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD4_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD4_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD4_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD4_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD4|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_RSVD4
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_VFLIP_MASK|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_VFLIP_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_VFLIP_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1_VFLIP_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1|macro|PXP_HW_PXP_DITHER_FETCH_CTRL_CH1
DECL|PXP_HW_PXP_DITHER_FETCH_PITCH_CH0_INPUT_PITCH_MASK|macro|PXP_HW_PXP_DITHER_FETCH_PITCH_CH0_INPUT_PITCH_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_PITCH_CH0_INPUT_PITCH_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_PITCH_CH0_INPUT_PITCH_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_PITCH_CH0_INPUT_PITCH|macro|PXP_HW_PXP_DITHER_FETCH_PITCH_CH0_INPUT_PITCH
DECL|PXP_HW_PXP_DITHER_FETCH_PITCH_CH1_INPUT_PITCH_MASK|macro|PXP_HW_PXP_DITHER_FETCH_PITCH_CH1_INPUT_PITCH_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_PITCH_CH1_INPUT_PITCH_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_PITCH_CH1_INPUT_PITCH_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_PITCH_CH1_INPUT_PITCH|macro|PXP_HW_PXP_DITHER_FETCH_PITCH_CH1_INPUT_PITCH
DECL|PXP_HW_PXP_DITHER_FETCH_PITCH_REG|macro|PXP_HW_PXP_DITHER_FETCH_PITCH_REG
DECL|PXP_HW_PXP_DITHER_FETCH_PITCH|macro|PXP_HW_PXP_DITHER_FETCH_PITCH
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_EXPAND_EN_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_EXPAND_EN_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_EXPAND_EN_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_EXPAND_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_REG|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_REG
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD1|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_RSVD1
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_SHIFT_BYPASS_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_SHIFT_BYPASS_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_SHIFT_BYPASS_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0_SHIFT_BYPASS_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_EXPAND_EN_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_EXPAND_EN_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_EXPAND_EN_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_EXPAND_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_REG|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_REG
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD1|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_RSVD1
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_SHIFT_BYPASS_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_SHIFT_BYPASS_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_SHIFT_BYPASS_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1_SHIFT_BYPASS_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_CTRL_CH1
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET1|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET1
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET2_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET2_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET2_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET2_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET2|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET2
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET3_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET3_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET3_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET3_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET3|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_OFFSET3
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_REG|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_REG
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD1|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD1
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD2_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD2|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD2
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD3_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD3|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0_RSVD3
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET1|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET1
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET2_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET2_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET2_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET2_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET2|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET2
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET3_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET3_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET3_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET3_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET3|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_OFFSET3
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_REG|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_REG
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD1|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD1
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD2_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD2_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD2_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD2_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD2|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD2
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD3_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD3_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD3_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD3_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD3|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1_RSVD3
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_OFFSET_CH1
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_REG|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_REG
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_RSVD0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_RSVD0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH1|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH1
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH2_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH2_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH2_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH2_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH2|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH2
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH3_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH3_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH3_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH3_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH3|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0_WIDTH3
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_REG|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_REG
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_RSVD0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_RSVD0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH0_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH0_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH0_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH0_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH0|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH0
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH1_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH1_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH1_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH1_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH1|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH1
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH2_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH2_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH2_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH2_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH2|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH2
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH3_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH3_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH3_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH3_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH3|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1_WIDTH3
DECL|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1|macro|PXP_HW_PXP_DITHER_FETCH_SHIFT_WIDTH_CH1
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_REG|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0_REG
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH0
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH_MASK|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_REG|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1_REG
DECL|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1|macro|PXP_HW_PXP_DITHER_FETCH_SIZE_CH1
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_X_MASK|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_X_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_X_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_X_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_X|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_X
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y_MASK|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_REG|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0_REG
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH0
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_X_MASK|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_X_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_X_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_X_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_X|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_X
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y_MASK|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y_MASK
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y_SHIFT|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y_SHIFT
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_REG|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1_REG
DECL|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1|macro|PXP_HW_PXP_DITHER_FETCH_STATUS_CH1
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA0_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA0_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA0_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA0_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA0|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA0
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA1_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA1_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA1_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA1_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA1|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA1
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA2_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA2_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA2_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA2_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA2|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA2
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA3_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA3_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA3_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA3_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA3|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_DATA3
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_REG|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0_REG
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA0
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA4_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA4_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA4_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA4_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA4|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA4
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA5_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA5_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA5_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA5_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA5|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA5
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA6_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA6_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA6_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA6_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA6|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA6
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA7_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA7_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA7_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA7_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA7|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_DATA7
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_REG|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1_REG
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA1
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA10_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA10_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA10_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA10_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA10|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA10
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA11_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA11_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA11_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA11_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA11|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA11
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA8_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA8_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA8_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA8_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA8|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA8
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA9_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA9_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA9_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA9_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA9|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_DATA9
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_REG|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2_REG
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA2
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA12_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA12_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA12_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA12_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA12|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA12
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA13_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA13_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA13_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA13_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA13|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA13
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA14_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA14_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA14_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA14_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA14|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA14
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA15_MASK|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA15_MASK
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA15_SHIFT|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA15_SHIFT
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA15|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_DATA15
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_REG|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3_REG
DECL|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3|macro|PXP_HW_PXP_DITHER_FINAL_LUT_DATA3
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_MASK|macro|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH0_OUT_BASE_ADDR0|macro|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH0_OUT_BASE_ADDR0
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH0|macro|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH0
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_MASK|macro|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH1_OUT_BASE_ADDR0|macro|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH1_OUT_BASE_ADDR0
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH1_REG|macro|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH1_REG
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH1|macro|PXP_HW_PXP_DITHER_STORE_ADDR_0_CH1
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_MASK|macro|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH0_OUT_BASE_ADDR1|macro|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH0_OUT_BASE_ADDR1
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH0|macro|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH0
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_MASK|macro|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH1_OUT_BASE_ADDR1|macro|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH1_OUT_BASE_ADDR1
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH1_REG|macro|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH1_REG
DECL|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH1|macro|PXP_HW_PXP_DITHER_STORE_ADDR_1_CH1
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARBIT_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARBIT_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARBIT_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARBIT_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARRAY_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARRAY_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARRAY_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARRAY_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARRAY_LINE_NUM_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARRAY_LINE_NUM_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARRAY_LINE_NUM_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARRAY_LINE_NUM_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARRAY_LINE_NUM|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_ARRAY_LINE_NUM
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_BLOCK_16_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_BLOCK_16_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_BLOCK_16_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_BLOCK_16_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_BLOCK_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_BLOCK_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_BLOCK_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_BLOCK_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_CH_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_CH_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_CH_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_CH_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_COMBINE_2CHANNEL_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_COMBINE_2CHANNEL_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_COMBINE_2CHANNEL_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_COMBINE_2CHANNEL_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_FILL_DATA_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_FILL_DATA_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_FILL_DATA_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_FILL_DATA_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_HANDSHAKE_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_HANDSHAKE_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_HANDSHAKE_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_HANDSHAKE_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_PACK_IN_SEL_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_PACK_IN_SEL_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_PACK_IN_SEL_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_PACK_IN_SEL_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD0|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD0
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD1|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD1
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD2_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD2|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD2
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD3_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_STORE_BYPASS_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_STORE_BYPASS_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_STORE_BYPASS_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_STORE_BYPASS_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_STORE_MEMORY_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_STORE_MEMORY_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_STORE_MEMORY_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_STORE_MEMORY_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_WR_NUM_BYTES_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_WR_NUM_BYTES_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_WR_NUM_BYTES_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_WR_NUM_BYTES_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_WR_NUM_BYTES|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0_WR_NUM_BYTES
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH0|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH0
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_ARRAY_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_ARRAY_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_ARRAY_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_ARRAY_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_ARRAY_LINE_NUM_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_ARRAY_LINE_NUM_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_ARRAY_LINE_NUM_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_ARRAY_LINE_NUM_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_ARRAY_LINE_NUM|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_ARRAY_LINE_NUM
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_BLOCK_16_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_BLOCK_16_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_BLOCK_16_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_BLOCK_16_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_BLOCK_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_BLOCK_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_BLOCK_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_BLOCK_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_CH_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_CH_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_CH_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_CH_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_HANDSHAKE_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_HANDSHAKE_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_HANDSHAKE_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_HANDSHAKE_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_PACK_IN_SEL_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_PACK_IN_SEL_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_PACK_IN_SEL_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_PACK_IN_SEL_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_REG|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_REG
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD0|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD0
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD1|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD1
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD3_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD3_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD3_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_RSVD3_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_STORE_BYPASS_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_STORE_BYPASS_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_STORE_BYPASS_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_STORE_BYPASS_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_STORE_MEMORY_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_STORE_MEMORY_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_STORE_MEMORY_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_STORE_MEMORY_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_WR_NUM_BYTES_MASK|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_WR_NUM_BYTES_MASK
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_WR_NUM_BYTES_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_WR_NUM_BYTES_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_WR_NUM_BYTES|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1_WR_NUM_BYTES
DECL|PXP_HW_PXP_DITHER_STORE_CTRL_CH1|macro|PXP_HW_PXP_DITHER_STORE_CTRL_CH1
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK0_H_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK0_H_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK0_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK0_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK0_L_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK0_L_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK0_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK0_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK1_H_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK1_H_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK1_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK1_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK1_L_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK1_L_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK1_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK1_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK2_H_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK2_H_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK2_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK2_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK2_L_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK2_L_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK2_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK2_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK3_H_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK3_H_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK3_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK3_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK3_L_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK3_L_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK3_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK3_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK4_H_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK4_H_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK4_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK4_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK4_L_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK4_L_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK4_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK4_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK5_H_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK5_H_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK5_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK5_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK5_L_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK5_L_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK5_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK5_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK6_H_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK6_H_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK6_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK6_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK6_L_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK6_L_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK6_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK6_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK7_H_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK7_H_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK7_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK7_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK7_L_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_MASK7_L_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_MASK7_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_MASK7_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD2_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD3_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD2_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD3_MASK|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_D_SHIFT_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_FILL_DATA_CH0_FILL_DATA_CH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_FILL_DATA_CH0_FILL_DATA_CH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_FILL_DATA_CH0_FILL_DATA_CH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_FILL_DATA_CH0_FILL_DATA_CH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_FILL_DATA_CH0_FILL_DATA_CH0|macro|PXP_HW_PXP_DITHER_STORE_FILL_DATA_CH0_FILL_DATA_CH0
DECL|PXP_HW_PXP_DITHER_STORE_FILL_DATA_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_FILL_DATA_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_FILL_DATA_CH0|macro|PXP_HW_PXP_DITHER_STORE_FILL_DATA_CH0
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK4_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK4_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK4_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK4_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK4|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK4
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK5_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK5_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK5_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK5_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK5|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK5
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK6_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK6_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK6_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK6_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK6|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK6
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK7_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK7_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK7_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK7_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK7|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_F_MASK7
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK0_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK0|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK0
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK1_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK1|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK1
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK2_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK2|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK2
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK3_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK3_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK3_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK3_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK3|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_F_MASK3
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_F_MASK_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD2_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD3_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_H_CH0
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD2_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD3_MASK|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0|macro|PXP_HW_PXP_DITHER_STORE_F_SHIFT_L_CH0
DECL|PXP_HW_PXP_DITHER_STORE_PITCH_CH0_OUT_PITCH_MASK|macro|PXP_HW_PXP_DITHER_STORE_PITCH_CH0_OUT_PITCH_MASK
DECL|PXP_HW_PXP_DITHER_STORE_PITCH_CH0_OUT_PITCH_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_PITCH_CH0_OUT_PITCH_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_PITCH_CH0_OUT_PITCH|macro|PXP_HW_PXP_DITHER_STORE_PITCH_CH0_OUT_PITCH
DECL|PXP_HW_PXP_DITHER_STORE_PITCH_CH1_OUT_PITCH_MASK|macro|PXP_HW_PXP_DITHER_STORE_PITCH_CH1_OUT_PITCH_MASK
DECL|PXP_HW_PXP_DITHER_STORE_PITCH_CH1_OUT_PITCH_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_PITCH_CH1_OUT_PITCH_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_PITCH_CH1_OUT_PITCH|macro|PXP_HW_PXP_DITHER_STORE_PITCH_CH1_OUT_PITCH
DECL|PXP_HW_PXP_DITHER_STORE_PITCH_REG|macro|PXP_HW_PXP_DITHER_STORE_PITCH_REG
DECL|PXP_HW_PXP_DITHER_STORE_PITCH|macro|PXP_HW_PXP_DITHER_STORE_PITCH
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD0|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD0
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD1_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD2_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD2|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_RSVD2
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH0
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_REG|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_REG
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD0_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD0|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD0
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD2_MASK|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD2_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD2_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD2_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD2|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1_RSVD2
DECL|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1|macro|PXP_HW_PXP_DITHER_STORE_SHIFT_CTRL_CH1
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_HEIGHT_MASK|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_HEIGHT_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_HEIGHT_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_HEIGHT_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_HEIGHT|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_HEIGHT
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_WIDTH_MASK|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_WIDTH_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_WIDTH_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_WIDTH_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_WIDTH|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_OUT_WIDTH
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH0|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH0
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_HEIGHT_MASK|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_HEIGHT_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_HEIGHT_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_HEIGHT_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_HEIGHT|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_HEIGHT
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_WIDTH_MASK|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_WIDTH_MASK
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_WIDTH_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_WIDTH_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_WIDTH|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_OUT_WIDTH
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_REG|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH1_REG
DECL|PXP_HW_PXP_DITHER_STORE_SIZE_CH1|macro|PXP_HW_PXP_DITHER_STORE_SIZE_CH1
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_REG|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_REG
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_X_MASK|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_X_MASK
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_X_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_X_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_X|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_X
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_Y_MASK|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_Y_MASK
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_Y_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_Y_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_Y|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH0_STORE_BLOCK_Y
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH0|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH0
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_REG|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_REG
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_X_MASK|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_X_MASK
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_X_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_X_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_X|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_X
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_Y_MASK|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_Y_MASK
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_Y_SHIFT|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_Y_SHIFT
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_Y|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH1_STORE_BLOCK_Y
DECL|PXP_HW_PXP_DITHER_STORE_STATUS_CH1|macro|PXP_HW_PXP_DITHER_STORE_STATUS_CH1
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_REG|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_REG
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD0_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD0_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD0_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD0_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD0|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD0
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD1_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD1_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD1_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD1_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD1|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_RSVD1
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B0_DONE_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B0_DONE_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B0_DONE_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B0_DONE_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B0_READY_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B0_READY_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B0_READY_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B0_READY_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B1_DONE_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B1_DONE_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B1_DONE_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B1_DONE_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B1_READY_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B1_READY_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B1_READY_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_B1_READY_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_BUF_LINES_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_BUF_LINES_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_BUF_LINES_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_BUF_LINES_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_BUF_LINES|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_BUF_LINES
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_HSK_EN_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_HSK_EN_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_HSK_EN_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW0_HSK_EN_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B0_DONE_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B0_DONE_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B0_DONE_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B0_DONE_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B0_READY_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B0_READY_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B0_READY_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B0_READY_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B1_DONE_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B1_DONE_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B1_DONE_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B1_DONE_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B1_READY_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B1_READY_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B1_READY_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_B1_READY_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_BUF_LINES_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_BUF_LINES_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_BUF_LINES_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_BUF_LINES_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_BUF_LINES|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_BUF_LINES
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_HSK_EN_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_HSK_EN_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_HSK_EN_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH_SW1_HSK_EN_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_FETCH|macro|PXP_HW_PXP_HANDSHAKE_CPU_FETCH
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_REG|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_REG
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD0_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD0_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD0_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD0_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD0|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD0
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD1_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD1_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD1_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD1_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD1|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_RSVD1
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B0_DONE_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B0_DONE_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B0_DONE_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B0_DONE_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B0_READY_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B0_READY_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B0_READY_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B0_READY_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B1_DONE_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B1_DONE_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B1_DONE_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B1_DONE_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B1_READY_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B1_READY_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B1_READY_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_B1_READY_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_BUF_LINES_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_BUF_LINES_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_BUF_LINES_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_BUF_LINES_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_BUF_LINES|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_BUF_LINES
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_HSK_EN_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_HSK_EN_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_HSK_EN_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW0_HSK_EN_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B0_DONE_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B0_DONE_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B0_DONE_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B0_DONE_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B0_READY_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B0_READY_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B0_READY_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B0_READY_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B1_DONE_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B1_DONE_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B1_DONE_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B1_DONE_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B1_READY_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B1_READY_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B1_READY_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_B1_READY_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_BUF_LINES_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_BUF_LINES_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_BUF_LINES_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_BUF_LINES_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_BUF_LINES|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_BUF_LINES
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_HSK_EN_MASK|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_HSK_EN_MASK
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_HSK_EN_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE_SW1_HSK_EN_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_CPU_STORE|macro|PXP_HW_PXP_HANDSHAKE_CPU_STORE
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK0_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK0_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK0_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK0_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK0|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK0
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK1_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK1_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK1_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK1_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK1|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK1
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK2_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK2_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK2_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK2_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK2|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK2
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK3_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK3_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK3_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK3_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK3|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK3
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK4_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK4_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK4_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK4_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK4|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK4
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK5_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK5_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK5_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK5_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK5|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK5
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK6_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK6_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK6_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK6_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK6|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK6
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK7_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK7_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK7_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK7_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK7|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_HSK7
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_REG|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0_REG
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX0|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX0
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK10_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK10_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK10_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK10_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK10|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK10
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK11_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK11_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK11_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK11_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK11|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK11
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK12_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK12_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK12_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK12_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK12|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK12
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK13_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK13_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK13_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK13_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK13|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK13
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK14_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK14_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK14_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK14_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK14|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK14
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK15_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK15_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK15_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK15_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK15|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK15
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK8_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK8_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK8_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK8_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK8|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK8
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK9_MASK|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK9_MASK
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK9_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK9_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK9|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_HSK9
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_REG|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1_REG
DECL|PXP_HW_PXP_HANDSHAKE_DONE_MUX1|macro|PXP_HW_PXP_HANDSHAKE_DONE_MUX1
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK0_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK0_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK0_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK0_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK0|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK0
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK1_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK1_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK1_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK1_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK1|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK1
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK2_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK2_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK2_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK2_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK2|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK2
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK3_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK3_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK3_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK3_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK3|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK3
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK4_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK4_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK4_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK4_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK4|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK4
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK5_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK5_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK5_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK5_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK5|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK5
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK6_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK6_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK6_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK6_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK6|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK6
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK7_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK7_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK7_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK7_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK7|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_HSK7
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0_REG|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0_REG
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX0|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX0
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK10_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK10_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK10_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK10_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK10|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK10
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK11_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK11_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK11_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK11_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK11|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK11
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK12_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK12_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK12_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK12_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK12|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK12
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK13_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK13_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK13_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK13_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK13|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK13
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK14_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK14_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK14_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK14_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK14|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK14
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK15_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK15_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK15_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK15_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK15|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK15
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK8_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK8_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK8_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK8_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK8|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK8
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK9_MASK|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK9_MASK
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK9_SHIFT|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK9_SHIFT
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK9|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_HSK9
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1_REG|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1_REG
DECL|PXP_HW_PXP_HANDSHAKE_READY_MUX1|macro|PXP_HW_PXP_HANDSHAKE_READY_MUX1
DECL|PXP_HW_PXP_HIST16_PARAM0_REG|macro|PXP_HW_PXP_HIST16_PARAM0_REG
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD0_MASK|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD0_MASK
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD0|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD0
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD1_MASK|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD1_MASK
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD1|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD1
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD2_MASK|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD2_MASK
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD2_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD2_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD2|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD2
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD3_MASK|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD3_MASK
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD3_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD3_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM0_RSVD3|macro|PXP_HW_PXP_HIST16_PARAM0_RSVD3
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE0_MASK|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE0_MASK
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE0_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE0_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE0|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE0
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE1_MASK|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE1_MASK
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE1_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE1_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE1|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE1
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE2_MASK|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE2_MASK
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE2_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE2_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE2|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE2
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE3_MASK|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE3_MASK
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE3_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE3_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM0_VALUE3|macro|PXP_HW_PXP_HIST16_PARAM0_VALUE3
DECL|PXP_HW_PXP_HIST16_PARAM0|macro|PXP_HW_PXP_HIST16_PARAM0
DECL|PXP_HW_PXP_HIST16_PARAM1_REG|macro|PXP_HW_PXP_HIST16_PARAM1_REG
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD4_MASK|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD4_MASK
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD4_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD4_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD4|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD4
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD5_MASK|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD5_MASK
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD5_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD5_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD5|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD5
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD6_MASK|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD6_MASK
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD6_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD6_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD6|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD6
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD7_MASK|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD7_MASK
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD7_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD7_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM1_RSVD7|macro|PXP_HW_PXP_HIST16_PARAM1_RSVD7
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE4_MASK|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE4_MASK
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE4_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE4_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE4|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE4
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE5_MASK|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE5_MASK
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE5_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE5_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE5|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE5
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE6_MASK|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE6_MASK
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE6_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE6_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE6|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE6
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE7_MASK|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE7_MASK
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE7_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE7_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM1_VALUE7|macro|PXP_HW_PXP_HIST16_PARAM1_VALUE7
DECL|PXP_HW_PXP_HIST16_PARAM1|macro|PXP_HW_PXP_HIST16_PARAM1
DECL|PXP_HW_PXP_HIST16_PARAM2_REG|macro|PXP_HW_PXP_HIST16_PARAM2_REG
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD10_MASK|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD10_MASK
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD10_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD10_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD10|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD10
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD11_MASK|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD11_MASK
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD11_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD11_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD11|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD11
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD8_MASK|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD8_MASK
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD8_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD8_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD8|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD8
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD9_MASK|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD9_MASK
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD9_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD9_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM2_RSVD9|macro|PXP_HW_PXP_HIST16_PARAM2_RSVD9
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE10_MASK|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE10_MASK
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE10_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE10_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE10|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE10
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE11_MASK|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE11_MASK
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE11_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE11_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE11|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE11
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE8_MASK|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE8_MASK
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE8_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE8_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE8|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE8
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE9_MASK|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE9_MASK
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE9_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE9_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM2_VALUE9|macro|PXP_HW_PXP_HIST16_PARAM2_VALUE9
DECL|PXP_HW_PXP_HIST16_PARAM2|macro|PXP_HW_PXP_HIST16_PARAM2
DECL|PXP_HW_PXP_HIST16_PARAM3_REG|macro|PXP_HW_PXP_HIST16_PARAM3_REG
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD12_MASK|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD12_MASK
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD12_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD12_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD12|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD12
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD13_MASK|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD13_MASK
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD13_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD13_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD13|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD13
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD14_MASK|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD14_MASK
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD14_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD14_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD14|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD14
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD15_MASK|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD15_MASK
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD15_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD15_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM3_RSVD15|macro|PXP_HW_PXP_HIST16_PARAM3_RSVD15
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE12_MASK|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE12_MASK
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE12_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE12_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE12|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE12
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE13_MASK|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE13_MASK
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE13_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE13_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE13|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE13
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE14_MASK|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE14_MASK
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE14_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE14_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE14|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE14
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE15_MASK|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE15_MASK
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE15_SHIFT|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE15_SHIFT
DECL|PXP_HW_PXP_HIST16_PARAM3_VALUE15|macro|PXP_HW_PXP_HIST16_PARAM3_VALUE15
DECL|PXP_HW_PXP_HIST16_PARAM3|macro|PXP_HW_PXP_HIST16_PARAM3
DECL|PXP_HW_PXP_HIST2_PARAM_REG|macro|PXP_HW_PXP_HIST2_PARAM_REG
DECL|PXP_HW_PXP_HIST2_PARAM_RSVD0_MASK|macro|PXP_HW_PXP_HIST2_PARAM_RSVD0_MASK
DECL|PXP_HW_PXP_HIST2_PARAM_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST2_PARAM_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST2_PARAM_RSVD0|macro|PXP_HW_PXP_HIST2_PARAM_RSVD0
DECL|PXP_HW_PXP_HIST2_PARAM_RSVD1_MASK|macro|PXP_HW_PXP_HIST2_PARAM_RSVD1_MASK
DECL|PXP_HW_PXP_HIST2_PARAM_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST2_PARAM_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST2_PARAM_RSVD1|macro|PXP_HW_PXP_HIST2_PARAM_RSVD1
DECL|PXP_HW_PXP_HIST2_PARAM_RSVD_MASK|macro|PXP_HW_PXP_HIST2_PARAM_RSVD_MASK
DECL|PXP_HW_PXP_HIST2_PARAM_RSVD_SHIFT|macro|PXP_HW_PXP_HIST2_PARAM_RSVD_SHIFT
DECL|PXP_HW_PXP_HIST2_PARAM_RSVD|macro|PXP_HW_PXP_HIST2_PARAM_RSVD
DECL|PXP_HW_PXP_HIST2_PARAM_VALUE0_MASK|macro|PXP_HW_PXP_HIST2_PARAM_VALUE0_MASK
DECL|PXP_HW_PXP_HIST2_PARAM_VALUE0_SHIFT|macro|PXP_HW_PXP_HIST2_PARAM_VALUE0_SHIFT
DECL|PXP_HW_PXP_HIST2_PARAM_VALUE0|macro|PXP_HW_PXP_HIST2_PARAM_VALUE0
DECL|PXP_HW_PXP_HIST2_PARAM_VALUE1_MASK|macro|PXP_HW_PXP_HIST2_PARAM_VALUE1_MASK
DECL|PXP_HW_PXP_HIST2_PARAM_VALUE1_SHIFT|macro|PXP_HW_PXP_HIST2_PARAM_VALUE1_SHIFT
DECL|PXP_HW_PXP_HIST2_PARAM_VALUE1|macro|PXP_HW_PXP_HIST2_PARAM_VALUE1
DECL|PXP_HW_PXP_HIST2_PARAM|macro|PXP_HW_PXP_HIST2_PARAM
DECL|PXP_HW_PXP_HIST32_PARAM0_REG|macro|PXP_HW_PXP_HIST32_PARAM0_REG
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD0_MASK|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD0_MASK
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD0|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD0
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD1_MASK|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD1_MASK
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD1|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD1
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD2_MASK|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD2_MASK
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD2_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD2_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD2|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD2
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD3_MASK|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD3_MASK
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD3_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD3_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM0_RSVD3|macro|PXP_HW_PXP_HIST32_PARAM0_RSVD3
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE0_MASK|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE0_MASK
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE0_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE0_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE0|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE0
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE1_MASK|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE1_MASK
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE1_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE1_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE1|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE1
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE2_MASK|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE2_MASK
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE2_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE2_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE2|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE2
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE3_MASK|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE3_MASK
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE3_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE3_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM0_VALUE3|macro|PXP_HW_PXP_HIST32_PARAM0_VALUE3
DECL|PXP_HW_PXP_HIST32_PARAM0|macro|PXP_HW_PXP_HIST32_PARAM0
DECL|PXP_HW_PXP_HIST32_PARAM1_REG|macro|PXP_HW_PXP_HIST32_PARAM1_REG
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD4_MASK|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD4_MASK
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD4_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD4_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD4|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD4
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD5_MASK|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD5_MASK
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD5_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD5_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD5|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD5
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD6_MASK|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD6_MASK
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD6_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD6_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD6|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD6
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD7_MASK|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD7_MASK
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD7_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD7_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM1_RSVD7|macro|PXP_HW_PXP_HIST32_PARAM1_RSVD7
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE4_MASK|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE4_MASK
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE4_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE4_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE4|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE4
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE5_MASK|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE5_MASK
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE5_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE5_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE5|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE5
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE6_MASK|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE6_MASK
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE6_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE6_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE6|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE6
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE7_MASK|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE7_MASK
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE7_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE7_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM1_VALUE7|macro|PXP_HW_PXP_HIST32_PARAM1_VALUE7
DECL|PXP_HW_PXP_HIST32_PARAM1|macro|PXP_HW_PXP_HIST32_PARAM1
DECL|PXP_HW_PXP_HIST32_PARAM2_REG|macro|PXP_HW_PXP_HIST32_PARAM2_REG
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD10_MASK|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD10_MASK
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD10_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD10_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD10|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD10
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD11_MASK|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD11_MASK
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD11_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD11_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD11|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD11
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD8_MASK|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD8_MASK
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD8_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD8_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD8|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD8
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD9_MASK|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD9_MASK
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD9_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD9_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM2_RSVD9|macro|PXP_HW_PXP_HIST32_PARAM2_RSVD9
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE10_MASK|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE10_MASK
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE10_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE10_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE10|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE10
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE11_MASK|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE11_MASK
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE11_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE11_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE11|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE11
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE8_MASK|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE8_MASK
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE8_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE8_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE8|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE8
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE9_MASK|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE9_MASK
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE9_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE9_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM2_VALUE9|macro|PXP_HW_PXP_HIST32_PARAM2_VALUE9
DECL|PXP_HW_PXP_HIST32_PARAM2|macro|PXP_HW_PXP_HIST32_PARAM2
DECL|PXP_HW_PXP_HIST32_PARAM3_REG|macro|PXP_HW_PXP_HIST32_PARAM3_REG
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD12_MASK|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD12_MASK
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD12_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD12_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD12|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD12
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD13_MASK|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD13_MASK
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD13_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD13_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD13|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD13
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD14_MASK|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD14_MASK
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD14_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD14_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD14|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD14
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD15_MASK|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD15_MASK
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD15_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD15_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM3_RSVD15|macro|PXP_HW_PXP_HIST32_PARAM3_RSVD15
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE12_MASK|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE12_MASK
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE12_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE12_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE12|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE12
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE13_MASK|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE13_MASK
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE13_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE13_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE13|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE13
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE14_MASK|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE14_MASK
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE14_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE14_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE14|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE14
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE15_MASK|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE15_MASK
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE15_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE15_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM3_VALUE15|macro|PXP_HW_PXP_HIST32_PARAM3_VALUE15
DECL|PXP_HW_PXP_HIST32_PARAM3|macro|PXP_HW_PXP_HIST32_PARAM3
DECL|PXP_HW_PXP_HIST32_PARAM4_REG|macro|PXP_HW_PXP_HIST32_PARAM4_REG
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD0_MASK|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD0_MASK
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD0|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD0
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD1_MASK|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD1_MASK
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD1|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD1
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD2_MASK|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD2_MASK
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD2_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD2_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD2|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD2
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD3_MASK|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD3_MASK
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD3_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD3_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM4_RSVD3|macro|PXP_HW_PXP_HIST32_PARAM4_RSVD3
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE16_MASK|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE16_MASK
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE16_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE16_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE16|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE16
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE17_MASK|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE17_MASK
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE17_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE17_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE17|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE17
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE18_MASK|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE18_MASK
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE18_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE18_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE18|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE18
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE19_MASK|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE19_MASK
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE19_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE19_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM4_VALUE19|macro|PXP_HW_PXP_HIST32_PARAM4_VALUE19
DECL|PXP_HW_PXP_HIST32_PARAM4|macro|PXP_HW_PXP_HIST32_PARAM4
DECL|PXP_HW_PXP_HIST32_PARAM5_REG|macro|PXP_HW_PXP_HIST32_PARAM5_REG
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD4_MASK|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD4_MASK
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD4_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD4_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD4|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD4
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD5_MASK|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD5_MASK
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD5_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD5_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD5|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD5
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD6_MASK|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD6_MASK
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD6_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD6_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD6|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD6
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD7_MASK|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD7_MASK
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD7_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD7_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM5_RSVD7|macro|PXP_HW_PXP_HIST32_PARAM5_RSVD7
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE20_MASK|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE20_MASK
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE20_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE20_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE20|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE20
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE21_MASK|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE21_MASK
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE21_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE21_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE21|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE21
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE22_MASK|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE22_MASK
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE22_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE22_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE22|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE22
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE23_MASK|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE23_MASK
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE23_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE23_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM5_VALUE23|macro|PXP_HW_PXP_HIST32_PARAM5_VALUE23
DECL|PXP_HW_PXP_HIST32_PARAM5|macro|PXP_HW_PXP_HIST32_PARAM5
DECL|PXP_HW_PXP_HIST32_PARAM6_REG|macro|PXP_HW_PXP_HIST32_PARAM6_REG
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD10_MASK|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD10_MASK
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD10_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD10_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD10|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD10
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD11_MASK|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD11_MASK
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD11_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD11_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD11|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD11
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD8_MASK|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD8_MASK
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD8_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD8_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD8|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD8
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD9_MASK|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD9_MASK
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD9_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD9_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM6_RSVD9|macro|PXP_HW_PXP_HIST32_PARAM6_RSVD9
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE24_MASK|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE24_MASK
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE24_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE24_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE24|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE24
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE25_MASK|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE25_MASK
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE25_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE25_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE25|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE25
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE26_MASK|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE26_MASK
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE26_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE26_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE26|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE26
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE27_MASK|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE27_MASK
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE27_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE27_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM6_VALUE27|macro|PXP_HW_PXP_HIST32_PARAM6_VALUE27
DECL|PXP_HW_PXP_HIST32_PARAM6|macro|PXP_HW_PXP_HIST32_PARAM6
DECL|PXP_HW_PXP_HIST32_PARAM7_REG|macro|PXP_HW_PXP_HIST32_PARAM7_REG
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD13_MASK|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD13_MASK
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD13_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD13_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD13|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD13
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD14_MASK|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD14_MASK
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD14_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD14_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD14|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD14
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD15_MASK|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD15_MASK
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD15_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD15_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD15|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD15
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD2_MASK|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD2_MASK
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD2_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD2_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM7_RSVD2|macro|PXP_HW_PXP_HIST32_PARAM7_RSVD2
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE28_MASK|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE28_MASK
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE28_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE28_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE28|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE28
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE29_MASK|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE29_MASK
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE29_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE29_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE29|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE29
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE30_MASK|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE30_MASK
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE30_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE30_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE30|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE30
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE31_MASK|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE31_MASK
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE31_SHIFT|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE31_SHIFT
DECL|PXP_HW_PXP_HIST32_PARAM7_VALUE31|macro|PXP_HW_PXP_HIST32_PARAM7_VALUE31
DECL|PXP_HW_PXP_HIST32_PARAM7|macro|PXP_HW_PXP_HIST32_PARAM7
DECL|PXP_HW_PXP_HIST4_PARAM_REG|macro|PXP_HW_PXP_HIST4_PARAM_REG
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD0_MASK|macro|PXP_HW_PXP_HIST4_PARAM_RSVD0_MASK
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST4_PARAM_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD0|macro|PXP_HW_PXP_HIST4_PARAM_RSVD0
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD1_MASK|macro|PXP_HW_PXP_HIST4_PARAM_RSVD1_MASK
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST4_PARAM_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD1|macro|PXP_HW_PXP_HIST4_PARAM_RSVD1
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD2_MASK|macro|PXP_HW_PXP_HIST4_PARAM_RSVD2_MASK
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD2_SHIFT|macro|PXP_HW_PXP_HIST4_PARAM_RSVD2_SHIFT
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD2|macro|PXP_HW_PXP_HIST4_PARAM_RSVD2
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD3_MASK|macro|PXP_HW_PXP_HIST4_PARAM_RSVD3_MASK
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD3_SHIFT|macro|PXP_HW_PXP_HIST4_PARAM_RSVD3_SHIFT
DECL|PXP_HW_PXP_HIST4_PARAM_RSVD3|macro|PXP_HW_PXP_HIST4_PARAM_RSVD3
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE0_MASK|macro|PXP_HW_PXP_HIST4_PARAM_VALUE0_MASK
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE0_SHIFT|macro|PXP_HW_PXP_HIST4_PARAM_VALUE0_SHIFT
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE0|macro|PXP_HW_PXP_HIST4_PARAM_VALUE0
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE1_MASK|macro|PXP_HW_PXP_HIST4_PARAM_VALUE1_MASK
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE1_SHIFT|macro|PXP_HW_PXP_HIST4_PARAM_VALUE1_SHIFT
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE1|macro|PXP_HW_PXP_HIST4_PARAM_VALUE1
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE2_MASK|macro|PXP_HW_PXP_HIST4_PARAM_VALUE2_MASK
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE2_SHIFT|macro|PXP_HW_PXP_HIST4_PARAM_VALUE2_SHIFT
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE2|macro|PXP_HW_PXP_HIST4_PARAM_VALUE2
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE3_MASK|macro|PXP_HW_PXP_HIST4_PARAM_VALUE3_MASK
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE3_SHIFT|macro|PXP_HW_PXP_HIST4_PARAM_VALUE3_SHIFT
DECL|PXP_HW_PXP_HIST4_PARAM_VALUE3|macro|PXP_HW_PXP_HIST4_PARAM_VALUE3
DECL|PXP_HW_PXP_HIST4_PARAM|macro|PXP_HW_PXP_HIST4_PARAM
DECL|PXP_HW_PXP_HIST8_PARAM0_REG|macro|PXP_HW_PXP_HIST8_PARAM0_REG
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD0_MASK|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD0_MASK
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD0|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD0
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD1_MASK|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD1_MASK
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD1|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD1
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD2_MASK|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD2_MASK
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD2_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD2_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD2|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD2
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD3_MASK|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD3_MASK
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD3_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD3_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM0_RSVD3|macro|PXP_HW_PXP_HIST8_PARAM0_RSVD3
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE0_MASK|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE0_MASK
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE0_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE0_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE0|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE0
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE1_MASK|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE1_MASK
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE1_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE1_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE1|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE1
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE2_MASK|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE2_MASK
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE2_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE2_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE2|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE2
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE3_MASK|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE3_MASK
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE3_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE3_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM0_VALUE3|macro|PXP_HW_PXP_HIST8_PARAM0_VALUE3
DECL|PXP_HW_PXP_HIST8_PARAM0|macro|PXP_HW_PXP_HIST8_PARAM0
DECL|PXP_HW_PXP_HIST8_PARAM1_REG|macro|PXP_HW_PXP_HIST8_PARAM1_REG
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD4_MASK|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD4_MASK
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD4_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD4_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD4|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD4
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD5_MASK|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD5_MASK
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD5_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD5_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD5|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD5
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD6_MASK|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD6_MASK
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD6_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD6_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD6|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD6
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD7_MASK|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD7_MASK
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD7_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD7_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM1_RSVD7|macro|PXP_HW_PXP_HIST8_PARAM1_RSVD7
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE4_MASK|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE4_MASK
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE4_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE4_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE4|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE4
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE5_MASK|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE5_MASK
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE5_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE5_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE5|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE5
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE6_MASK|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE6_MASK
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE6_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE6_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE6|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE6
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE7_MASK|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE7_MASK
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE7_SHIFT|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE7_SHIFT
DECL|PXP_HW_PXP_HIST8_PARAM1_VALUE7|macro|PXP_HW_PXP_HIST8_PARAM1_VALUE7
DECL|PXP_HW_PXP_HIST8_PARAM1|macro|PXP_HW_PXP_HIST8_PARAM1
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MAX_X_OFFSET_MASK|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MAX_X_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MAX_X_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MAX_X_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MAX_X_OFFSET|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MAX_X_OFFSET
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MIN_X_OFFSET_MASK|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MIN_X_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MIN_X_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MIN_X_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MIN_X_OFFSET|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_MIN_X_OFFSET
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_REG|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_REG
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD0_MASK|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD0|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD0
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD1_MASK|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD1_MASK
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD1|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X_RSVD1
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_X
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MAX_Y_OFFSET_MASK|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MAX_Y_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MAX_Y_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MAX_Y_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MAX_Y_OFFSET|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MAX_Y_OFFSET
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MIN_Y_OFFSET_MASK|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MIN_Y_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MIN_Y_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MIN_Y_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MIN_Y_OFFSET|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_MIN_Y_OFFSET
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_REG|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_REG
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD0_MASK|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD0|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD0
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD1_MASK|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD1_MASK
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD1|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y_RSVD1
DECL|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y|macro|PXP_HW_PXP_HIST_A_ACTIVE_AREA_Y
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_HEIGHT_MASK|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_HEIGHT_MASK
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_HEIGHT_SHIFT|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_HEIGHT_SHIFT
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_HEIGHT|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_HEIGHT
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_REG|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_REG
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD0_MASK|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD0|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD0
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD1_MASK|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD1_MASK
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD1|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_RSVD1
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_WIDTH_MASK|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_WIDTH_MASK
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_WIDTH_SHIFT|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_WIDTH_SHIFT
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE_WIDTH|macro|PXP_HW_PXP_HIST_A_BUF_SIZE_WIDTH
DECL|PXP_HW_PXP_HIST_A_BUF_SIZE|macro|PXP_HW_PXP_HIST_A_BUF_SIZE
DECL|PXP_HW_PXP_HIST_A_CTRL_CLEAR_MASK|macro|PXP_HW_PXP_HIST_A_CTRL_CLEAR_MASK
DECL|PXP_HW_PXP_HIST_A_CTRL_CLEAR_SHIFT|macro|PXP_HW_PXP_HIST_A_CTRL_CLEAR_SHIFT
DECL|PXP_HW_PXP_HIST_A_CTRL_ENABLE_MASK|macro|PXP_HW_PXP_HIST_A_CTRL_ENABLE_MASK
DECL|PXP_HW_PXP_HIST_A_CTRL_ENABLE_SHIFT|macro|PXP_HW_PXP_HIST_A_CTRL_ENABLE_SHIFT
DECL|PXP_HW_PXP_HIST_A_CTRL_PIXEL_OFFSET_MASK|macro|PXP_HW_PXP_HIST_A_CTRL_PIXEL_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_A_CTRL_PIXEL_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_A_CTRL_PIXEL_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_A_CTRL_PIXEL_OFFSET|macro|PXP_HW_PXP_HIST_A_CTRL_PIXEL_OFFSET
DECL|PXP_HW_PXP_HIST_A_CTRL_PIXEL_WIDTH_MASK|macro|PXP_HW_PXP_HIST_A_CTRL_PIXEL_WIDTH_MASK
DECL|PXP_HW_PXP_HIST_A_CTRL_PIXEL_WIDTH_SHIFT|macro|PXP_HW_PXP_HIST_A_CTRL_PIXEL_WIDTH_SHIFT
DECL|PXP_HW_PXP_HIST_A_CTRL_PIXEL_WIDTH|macro|PXP_HW_PXP_HIST_A_CTRL_PIXEL_WIDTH
DECL|PXP_HW_PXP_HIST_A_CTRL_REG|macro|PXP_HW_PXP_HIST_A_CTRL_REG
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD0|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD0
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD1_MASK|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD1_MASK
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD1|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD1
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD2_MASK|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD2_MASK
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD2_SHIFT|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD2_SHIFT
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD2|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD2
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD3_MASK|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD3_MASK
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD3_SHIFT|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD3_SHIFT
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD4_MASK|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD4_MASK
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD4_SHIFT|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD4_SHIFT
DECL|PXP_HW_PXP_HIST_A_CTRL_RSVD4|macro|PXP_HW_PXP_HIST_A_CTRL_RSVD4
DECL|PXP_HW_PXP_HIST_A_CTRL_STATUS_MASK|macro|PXP_HW_PXP_HIST_A_CTRL_STATUS_MASK
DECL|PXP_HW_PXP_HIST_A_CTRL_STATUS_SHIFT|macro|PXP_HW_PXP_HIST_A_CTRL_STATUS_SHIFT
DECL|PXP_HW_PXP_HIST_A_CTRL_STATUS|macro|PXP_HW_PXP_HIST_A_CTRL_STATUS
DECL|PXP_HW_PXP_HIST_A_CTRL|macro|PXP_HW_PXP_HIST_A_CTRL
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_EN_MASK|macro|PXP_HW_PXP_HIST_A_MASK_MASK_EN_MASK
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_EN_SHIFT|macro|PXP_HW_PXP_HIST_A_MASK_MASK_EN_SHIFT
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_MODE_MASK|macro|PXP_HW_PXP_HIST_A_MASK_MASK_MODE_MASK
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_MODE_SHIFT|macro|PXP_HW_PXP_HIST_A_MASK_MASK_MODE_SHIFT
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_MODE|macro|PXP_HW_PXP_HIST_A_MASK_MASK_MODE
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_OFFSET_MASK|macro|PXP_HW_PXP_HIST_A_MASK_MASK_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_A_MASK_MASK_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_OFFSET|macro|PXP_HW_PXP_HIST_A_MASK_MASK_OFFSET
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE0_MASK|macro|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE0_MASK
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE0_SHIFT|macro|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE0_SHIFT
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE0|macro|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE0
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE1_MASK|macro|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE1_MASK
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE1_SHIFT|macro|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE1_SHIFT
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE1|macro|PXP_HW_PXP_HIST_A_MASK_MASK_VALUE1
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_WIDTH_MASK|macro|PXP_HW_PXP_HIST_A_MASK_MASK_WIDTH_MASK
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_WIDTH_SHIFT|macro|PXP_HW_PXP_HIST_A_MASK_MASK_WIDTH_SHIFT
DECL|PXP_HW_PXP_HIST_A_MASK_MASK_WIDTH|macro|PXP_HW_PXP_HIST_A_MASK_MASK_WIDTH
DECL|PXP_HW_PXP_HIST_A_MASK_REG|macro|PXP_HW_PXP_HIST_A_MASK_REG
DECL|PXP_HW_PXP_HIST_A_MASK_RSVD0_MASK|macro|PXP_HW_PXP_HIST_A_MASK_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_A_MASK_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_A_MASK_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_A_MASK_RSVD0|macro|PXP_HW_PXP_HIST_A_MASK_RSVD0
DECL|PXP_HW_PXP_HIST_A_MASK|macro|PXP_HW_PXP_HIST_A_MASK
DECL|PXP_HW_PXP_HIST_A_RAW_STAT0_REG|macro|PXP_HW_PXP_HIST_A_RAW_STAT0_REG
DECL|PXP_HW_PXP_HIST_A_RAW_STAT0_STAT0_MASK|macro|PXP_HW_PXP_HIST_A_RAW_STAT0_STAT0_MASK
DECL|PXP_HW_PXP_HIST_A_RAW_STAT0_STAT0_SHIFT|macro|PXP_HW_PXP_HIST_A_RAW_STAT0_STAT0_SHIFT
DECL|PXP_HW_PXP_HIST_A_RAW_STAT0_STAT0|macro|PXP_HW_PXP_HIST_A_RAW_STAT0_STAT0
DECL|PXP_HW_PXP_HIST_A_RAW_STAT0|macro|PXP_HW_PXP_HIST_A_RAW_STAT0
DECL|PXP_HW_PXP_HIST_A_RAW_STAT1_REG|macro|PXP_HW_PXP_HIST_A_RAW_STAT1_REG
DECL|PXP_HW_PXP_HIST_A_RAW_STAT1_STAT1_MASK|macro|PXP_HW_PXP_HIST_A_RAW_STAT1_STAT1_MASK
DECL|PXP_HW_PXP_HIST_A_RAW_STAT1_STAT1_SHIFT|macro|PXP_HW_PXP_HIST_A_RAW_STAT1_STAT1_SHIFT
DECL|PXP_HW_PXP_HIST_A_RAW_STAT1_STAT1|macro|PXP_HW_PXP_HIST_A_RAW_STAT1_STAT1
DECL|PXP_HW_PXP_HIST_A_RAW_STAT1|macro|PXP_HW_PXP_HIST_A_RAW_STAT1
DECL|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_REG|macro|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_REG
DECL|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_RSVD0_MASK|macro|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_RSVD0|macro|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_RSVD0
DECL|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_TOTAL_PIXEL_MASK|macro|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_TOTAL_PIXEL_MASK
DECL|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_TOTAL_PIXEL_SHIFT|macro|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_TOTAL_PIXEL_SHIFT
DECL|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_TOTAL_PIXEL|macro|PXP_HW_PXP_HIST_A_TOTAL_PIXEL_TOTAL_PIXEL
DECL|PXP_HW_PXP_HIST_A_TOTAL_PIXEL|macro|PXP_HW_PXP_HIST_A_TOTAL_PIXEL
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MAX_X_OFFSET_MASK|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MAX_X_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MAX_X_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MAX_X_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MAX_X_OFFSET|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MAX_X_OFFSET
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MIN_X_OFFSET_MASK|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MIN_X_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MIN_X_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MIN_X_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MIN_X_OFFSET|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_MIN_X_OFFSET
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_REG|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_REG
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD0_MASK|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD0|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD0
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD1_MASK|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD1_MASK
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD1|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X_RSVD1
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_X
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MAX_Y_OFFSET_MASK|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MAX_Y_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MAX_Y_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MAX_Y_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MAX_Y_OFFSET|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MAX_Y_OFFSET
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MIN_Y_OFFSET_MASK|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MIN_Y_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MIN_Y_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MIN_Y_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MIN_Y_OFFSET|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_MIN_Y_OFFSET
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_REG|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_REG
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD0_MASK|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD0|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD0
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD1_MASK|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD1_MASK
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD1|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y_RSVD1
DECL|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y|macro|PXP_HW_PXP_HIST_B_ACTIVE_AREA_Y
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_HEIGHT_MASK|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_HEIGHT_MASK
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_HEIGHT_SHIFT|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_HEIGHT_SHIFT
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_HEIGHT|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_HEIGHT
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_REG|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_REG
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD0_MASK|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD0|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD0
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD1_MASK|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD1_MASK
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD1|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_RSVD1
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_WIDTH_MASK|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_WIDTH_MASK
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_WIDTH_SHIFT|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_WIDTH_SHIFT
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE_WIDTH|macro|PXP_HW_PXP_HIST_B_BUF_SIZE_WIDTH
DECL|PXP_HW_PXP_HIST_B_BUF_SIZE|macro|PXP_HW_PXP_HIST_B_BUF_SIZE
DECL|PXP_HW_PXP_HIST_B_CTRL_CLEAR_MASK|macro|PXP_HW_PXP_HIST_B_CTRL_CLEAR_MASK
DECL|PXP_HW_PXP_HIST_B_CTRL_CLEAR_SHIFT|macro|PXP_HW_PXP_HIST_B_CTRL_CLEAR_SHIFT
DECL|PXP_HW_PXP_HIST_B_CTRL_ENABLE_MASK|macro|PXP_HW_PXP_HIST_B_CTRL_ENABLE_MASK
DECL|PXP_HW_PXP_HIST_B_CTRL_ENABLE_SHIFT|macro|PXP_HW_PXP_HIST_B_CTRL_ENABLE_SHIFT
DECL|PXP_HW_PXP_HIST_B_CTRL_PIXEL_OFFSET_MASK|macro|PXP_HW_PXP_HIST_B_CTRL_PIXEL_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_B_CTRL_PIXEL_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_B_CTRL_PIXEL_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_B_CTRL_PIXEL_OFFSET|macro|PXP_HW_PXP_HIST_B_CTRL_PIXEL_OFFSET
DECL|PXP_HW_PXP_HIST_B_CTRL_PIXEL_WIDTH_MASK|macro|PXP_HW_PXP_HIST_B_CTRL_PIXEL_WIDTH_MASK
DECL|PXP_HW_PXP_HIST_B_CTRL_PIXEL_WIDTH_SHIFT|macro|PXP_HW_PXP_HIST_B_CTRL_PIXEL_WIDTH_SHIFT
DECL|PXP_HW_PXP_HIST_B_CTRL_PIXEL_WIDTH|macro|PXP_HW_PXP_HIST_B_CTRL_PIXEL_WIDTH
DECL|PXP_HW_PXP_HIST_B_CTRL_REG|macro|PXP_HW_PXP_HIST_B_CTRL_REG
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD0|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD0
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD1_MASK|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD1_MASK
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD1_SHIFT|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD1_SHIFT
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD1|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD1
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD2_MASK|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD2_MASK
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD2_SHIFT|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD2_SHIFT
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD2|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD2
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD3_MASK|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD3_MASK
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD3_SHIFT|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD3_SHIFT
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD4_MASK|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD4_MASK
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD4_SHIFT|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD4_SHIFT
DECL|PXP_HW_PXP_HIST_B_CTRL_RSVD4|macro|PXP_HW_PXP_HIST_B_CTRL_RSVD4
DECL|PXP_HW_PXP_HIST_B_CTRL_STATUS_MASK|macro|PXP_HW_PXP_HIST_B_CTRL_STATUS_MASK
DECL|PXP_HW_PXP_HIST_B_CTRL_STATUS_SHIFT|macro|PXP_HW_PXP_HIST_B_CTRL_STATUS_SHIFT
DECL|PXP_HW_PXP_HIST_B_CTRL_STATUS|macro|PXP_HW_PXP_HIST_B_CTRL_STATUS
DECL|PXP_HW_PXP_HIST_B_CTRL|macro|PXP_HW_PXP_HIST_B_CTRL
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_EN_MASK|macro|PXP_HW_PXP_HIST_B_MASK_MASK_EN_MASK
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_EN_SHIFT|macro|PXP_HW_PXP_HIST_B_MASK_MASK_EN_SHIFT
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_MODE_MASK|macro|PXP_HW_PXP_HIST_B_MASK_MASK_MODE_MASK
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_MODE_SHIFT|macro|PXP_HW_PXP_HIST_B_MASK_MASK_MODE_SHIFT
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_MODE|macro|PXP_HW_PXP_HIST_B_MASK_MASK_MODE
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_OFFSET_MASK|macro|PXP_HW_PXP_HIST_B_MASK_MASK_OFFSET_MASK
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_OFFSET_SHIFT|macro|PXP_HW_PXP_HIST_B_MASK_MASK_OFFSET_SHIFT
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_OFFSET|macro|PXP_HW_PXP_HIST_B_MASK_MASK_OFFSET
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE0_MASK|macro|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE0_MASK
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE0_SHIFT|macro|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE0_SHIFT
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE0|macro|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE0
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE1_MASK|macro|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE1_MASK
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE1_SHIFT|macro|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE1_SHIFT
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE1|macro|PXP_HW_PXP_HIST_B_MASK_MASK_VALUE1
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_WIDTH_MASK|macro|PXP_HW_PXP_HIST_B_MASK_MASK_WIDTH_MASK
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_WIDTH_SHIFT|macro|PXP_HW_PXP_HIST_B_MASK_MASK_WIDTH_SHIFT
DECL|PXP_HW_PXP_HIST_B_MASK_MASK_WIDTH|macro|PXP_HW_PXP_HIST_B_MASK_MASK_WIDTH
DECL|PXP_HW_PXP_HIST_B_MASK_REG|macro|PXP_HW_PXP_HIST_B_MASK_REG
DECL|PXP_HW_PXP_HIST_B_MASK_RSVD0_MASK|macro|PXP_HW_PXP_HIST_B_MASK_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_B_MASK_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_B_MASK_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_B_MASK_RSVD0|macro|PXP_HW_PXP_HIST_B_MASK_RSVD0
DECL|PXP_HW_PXP_HIST_B_MASK|macro|PXP_HW_PXP_HIST_B_MASK
DECL|PXP_HW_PXP_HIST_B_RAW_STAT0_REG|macro|PXP_HW_PXP_HIST_B_RAW_STAT0_REG
DECL|PXP_HW_PXP_HIST_B_RAW_STAT0_STAT0_MASK|macro|PXP_HW_PXP_HIST_B_RAW_STAT0_STAT0_MASK
DECL|PXP_HW_PXP_HIST_B_RAW_STAT0_STAT0_SHIFT|macro|PXP_HW_PXP_HIST_B_RAW_STAT0_STAT0_SHIFT
DECL|PXP_HW_PXP_HIST_B_RAW_STAT0_STAT0|macro|PXP_HW_PXP_HIST_B_RAW_STAT0_STAT0
DECL|PXP_HW_PXP_HIST_B_RAW_STAT0|macro|PXP_HW_PXP_HIST_B_RAW_STAT0
DECL|PXP_HW_PXP_HIST_B_RAW_STAT1_REG|macro|PXP_HW_PXP_HIST_B_RAW_STAT1_REG
DECL|PXP_HW_PXP_HIST_B_RAW_STAT1_STAT1_MASK|macro|PXP_HW_PXP_HIST_B_RAW_STAT1_STAT1_MASK
DECL|PXP_HW_PXP_HIST_B_RAW_STAT1_STAT1_SHIFT|macro|PXP_HW_PXP_HIST_B_RAW_STAT1_STAT1_SHIFT
DECL|PXP_HW_PXP_HIST_B_RAW_STAT1_STAT1|macro|PXP_HW_PXP_HIST_B_RAW_STAT1_STAT1
DECL|PXP_HW_PXP_HIST_B_RAW_STAT1|macro|PXP_HW_PXP_HIST_B_RAW_STAT1
DECL|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_REG|macro|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_REG
DECL|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_RSVD0_MASK|macro|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_RSVD0_MASK
DECL|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_RSVD0_SHIFT|macro|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_RSVD0_SHIFT
DECL|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_RSVD0|macro|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_RSVD0
DECL|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_TOTAL_PIXEL_MASK|macro|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_TOTAL_PIXEL_MASK
DECL|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_TOTAL_PIXEL_SHIFT|macro|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_TOTAL_PIXEL_SHIFT
DECL|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_TOTAL_PIXEL|macro|PXP_HW_PXP_HIST_B_TOTAL_PIXEL_TOTAL_PIXEL
DECL|PXP_HW_PXP_HIST_B_TOTAL_PIXEL|macro|PXP_HW_PXP_HIST_B_TOTAL_PIXEL
DECL|PXP_HW_PXP_INIT_MEM_CTRL_ADDR_MASK|macro|PXP_HW_PXP_INIT_MEM_CTRL_ADDR_MASK
DECL|PXP_HW_PXP_INIT_MEM_CTRL_ADDR_SHIFT|macro|PXP_HW_PXP_INIT_MEM_CTRL_ADDR_SHIFT
DECL|PXP_HW_PXP_INIT_MEM_CTRL_ADDR|macro|PXP_HW_PXP_INIT_MEM_CTRL_ADDR
DECL|PXP_HW_PXP_INIT_MEM_CTRL_REG|macro|PXP_HW_PXP_INIT_MEM_CTRL_REG
DECL|PXP_HW_PXP_INIT_MEM_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_INIT_MEM_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_INIT_MEM_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_INIT_MEM_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_INIT_MEM_CTRL_RSVD0|macro|PXP_HW_PXP_INIT_MEM_CTRL_RSVD0
DECL|PXP_HW_PXP_INIT_MEM_CTRL_SELECT_MASK|macro|PXP_HW_PXP_INIT_MEM_CTRL_SELECT_MASK
DECL|PXP_HW_PXP_INIT_MEM_CTRL_SELECT_SHIFT|macro|PXP_HW_PXP_INIT_MEM_CTRL_SELECT_SHIFT
DECL|PXP_HW_PXP_INIT_MEM_CTRL_SELECT|macro|PXP_HW_PXP_INIT_MEM_CTRL_SELECT
DECL|PXP_HW_PXP_INIT_MEM_CTRL_START_MASK|macro|PXP_HW_PXP_INIT_MEM_CTRL_START_MASK
DECL|PXP_HW_PXP_INIT_MEM_CTRL_START_SHIFT|macro|PXP_HW_PXP_INIT_MEM_CTRL_START_SHIFT
DECL|PXP_HW_PXP_INIT_MEM_CTRL|macro|PXP_HW_PXP_INIT_MEM_CTRL
DECL|PXP_HW_PXP_INIT_MEM_DATA_DATA_MASK|macro|PXP_HW_PXP_INIT_MEM_DATA_DATA_MASK
DECL|PXP_HW_PXP_INIT_MEM_DATA_DATA_SHIFT|macro|PXP_HW_PXP_INIT_MEM_DATA_DATA_SHIFT
DECL|PXP_HW_PXP_INIT_MEM_DATA_DATA|macro|PXP_HW_PXP_INIT_MEM_DATA_DATA
DECL|PXP_HW_PXP_INIT_MEM_DATA_HIGH_DATA_MASK|macro|PXP_HW_PXP_INIT_MEM_DATA_HIGH_DATA_MASK
DECL|PXP_HW_PXP_INIT_MEM_DATA_HIGH_DATA_SHIFT|macro|PXP_HW_PXP_INIT_MEM_DATA_HIGH_DATA_SHIFT
DECL|PXP_HW_PXP_INIT_MEM_DATA_HIGH_DATA|macro|PXP_HW_PXP_INIT_MEM_DATA_HIGH_DATA
DECL|PXP_HW_PXP_INIT_MEM_DATA_HIGH_REG|macro|PXP_HW_PXP_INIT_MEM_DATA_HIGH_REG
DECL|PXP_HW_PXP_INIT_MEM_DATA_HIGH|macro|PXP_HW_PXP_INIT_MEM_DATA_HIGH
DECL|PXP_HW_PXP_INIT_MEM_DATA_REG|macro|PXP_HW_PXP_INIT_MEM_DATA_REG
DECL|PXP_HW_PXP_INIT_MEM_DATA|macro|PXP_HW_PXP_INIT_MEM_DATA
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_X
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_ACTIVE_SIZE_LRC_Y
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_REG|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0_REG
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH0
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_X
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_ACTIVE_SIZE_LRC_Y
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_REG|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1_REG
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_LRC_CH1
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_X
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_ACTIVE_SIZE_ULC_Y
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_REG|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0_REG
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH0
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_X
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_ACTIVE_SIZE_ULC_Y
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_REG|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1_REG
DECL|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1|macro|PXP_HW_PXP_INPUT_FETCH_ACTIVE_SIZE_ULC_CH1
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH0_INPUT_BASE_ADDR0
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH0_REG|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH0_REG
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH0|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH0
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH1_INPUT_BASE_ADDR0
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH1_REG|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH1_REG
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH1|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_0_CH1
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH0_INPUT_BASE_ADDR1
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH0_REG|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH0_REG
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH0|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH0
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH1_INPUT_BASE_ADDR1
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH1_REG|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH1_REG
DECL|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH1|macro|PXP_HW_PXP_INPUT_FETCH_ADDR_1_CH1
DECL|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR_MASK|macro|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR|macro|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0_BACKGROUND_COLOR
DECL|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0_REG|macro|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0_REG
DECL|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0|macro|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH0
DECL|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR_MASK|macro|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR|macro|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1_BACKGROUND_COLOR
DECL|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1_REG|macro|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1_REG
DECL|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1|macro|PXP_HW_PXP_INPUT_FETCH_BACKGROUND_COLOR_CH1
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_ARBIT_EN_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_ARBIT_EN_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_ARBIT_EN_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_ARBIT_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BLOCK_16_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BLOCK_16_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BLOCK_16_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BLOCK_16_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BLOCK_EN_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BLOCK_EN_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BLOCK_EN_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BLOCK_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BYPASS_PIXEL_EN_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BYPASS_PIXEL_EN_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BYPASS_PIXEL_EN_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_BYPASS_PIXEL_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_CH_EN_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_CH_EN_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_CH_EN_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_CH_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HANDSHAKE_EN_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HANDSHAKE_EN_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HANDSHAKE_EN_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HANDSHAKE_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HANDSHAKE_SCAN_LINE_NUM
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HFLIP_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HFLIP_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HFLIP_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HFLIP_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HIGH_BYTE_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HIGH_BYTE_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HIGH_BYTE_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_HIGH_BYTE_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RD_NUM_BYTES_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RD_NUM_BYTES_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RD_NUM_BYTES_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RD_NUM_BYTES_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RD_NUM_BYTES|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RD_NUM_BYTES
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_REG|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_REG
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_ROTATION_ANGLE_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_ROTATION_ANGLE_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_ROTATION_ANGLE_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_ROTATION_ANGLE_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_ROTATION_ANGLE|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_ROTATION_ANGLE
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD0|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD0
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD1|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD1
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD2_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD2|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD2
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD3_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD4_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD4_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD4_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD4_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD4|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_RSVD4
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_VFLIP_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_VFLIP_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_VFLIP_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0_VFLIP_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH0
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BLOCK_16_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BLOCK_16_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BLOCK_16_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BLOCK_16_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BLOCK_EN_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BLOCK_EN_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BLOCK_EN_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BLOCK_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BYPASS_PIXEL_EN_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BYPASS_PIXEL_EN_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BYPASS_PIXEL_EN_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_BYPASS_PIXEL_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_CH_EN_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_CH_EN_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_CH_EN_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_CH_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HANDSHAKE_EN_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HANDSHAKE_EN_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HANDSHAKE_EN_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HANDSHAKE_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HANDSHAKE_SCAN_LINE_NUM
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HFLIP_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HFLIP_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HFLIP_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_HFLIP_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RD_NUM_BYTES_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RD_NUM_BYTES_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RD_NUM_BYTES_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RD_NUM_BYTES_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RD_NUM_BYTES|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RD_NUM_BYTES
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_REG|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_REG
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_ROTATION_ANGLE_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_ROTATION_ANGLE_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_ROTATION_ANGLE_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_ROTATION_ANGLE_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_ROTATION_ANGLE|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_ROTATION_ANGLE
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD0|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD0
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD1|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD1
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD2_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD2_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD2_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD2_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD2|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD2
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD3_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD3_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD3_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD3_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD4_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD4_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD4_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD4_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD4|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_RSVD4
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_VFLIP_MASK|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_VFLIP_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_VFLIP_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1_VFLIP_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1|macro|PXP_HW_PXP_INPUT_FETCH_CTRL_CH1
DECL|PXP_HW_PXP_INPUT_FETCH_PITCH_CH0_INPUT_PITCH_MASK|macro|PXP_HW_PXP_INPUT_FETCH_PITCH_CH0_INPUT_PITCH_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_PITCH_CH0_INPUT_PITCH_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_PITCH_CH0_INPUT_PITCH_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_PITCH_CH0_INPUT_PITCH|macro|PXP_HW_PXP_INPUT_FETCH_PITCH_CH0_INPUT_PITCH
DECL|PXP_HW_PXP_INPUT_FETCH_PITCH_CH1_INPUT_PITCH_MASK|macro|PXP_HW_PXP_INPUT_FETCH_PITCH_CH1_INPUT_PITCH_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_PITCH_CH1_INPUT_PITCH_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_PITCH_CH1_INPUT_PITCH_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_PITCH_CH1_INPUT_PITCH|macro|PXP_HW_PXP_INPUT_FETCH_PITCH_CH1_INPUT_PITCH
DECL|PXP_HW_PXP_INPUT_FETCH_PITCH_REG|macro|PXP_HW_PXP_INPUT_FETCH_PITCH_REG
DECL|PXP_HW_PXP_INPUT_FETCH_PITCH|macro|PXP_HW_PXP_INPUT_FETCH_PITCH
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_EXPAND_EN_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_EXPAND_EN_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_EXPAND_EN_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_EXPAND_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_EXPAND_FORMAT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_INPUT_ACTIVE_BPP
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_REG|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_REG
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD1|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_RSVD1
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_SHIFT_BYPASS_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_SHIFT_BYPASS_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_SHIFT_BYPASS_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0_SHIFT_BYPASS_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_EXPAND_EN_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_EXPAND_EN_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_EXPAND_EN_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_EXPAND_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_EXPAND_FORMAT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_INPUT_ACTIVE_BPP
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_REG|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_REG
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD1|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_RSVD1
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_SHIFT_BYPASS_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_SHIFT_BYPASS_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_SHIFT_BYPASS_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1_SHIFT_BYPASS_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_CTRL_CH1
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET1|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET1
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET2_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET2_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET2_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET2_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET2|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET2
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET3_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET3_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET3_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET3_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET3|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_OFFSET3
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_REG|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_REG
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD1|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD1
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD2_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD2|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD2
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD3_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD3|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0_RSVD3
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET1|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET1
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET2_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET2_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET2_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET2_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET2|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET2
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET3_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET3_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET3_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET3_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET3|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_OFFSET3
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_REG|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_REG
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD1|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD1
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD2_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD2_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD2_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD2_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD2|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD2
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD3_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD3_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD3_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD3_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD3|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1_RSVD3
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_OFFSET_CH1
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_REG|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_REG
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_RSVD0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_RSVD0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH1|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH1
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH2_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH2_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH2_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH2_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH2|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH2
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH3_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH3_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH3_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH3_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH3|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0_WIDTH3
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_REG|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_REG
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_RSVD0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_RSVD0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH0_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH0_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH0_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH0_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH0|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH0
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH1_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH1_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH1_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH1_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH1|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH1
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH2_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH2_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH2_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH2_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH2|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH2
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH3_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH3_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH3_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH3_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH3|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1_WIDTH3
DECL|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1|macro|PXP_HW_PXP_INPUT_FETCH_SHIFT_WIDTH_CH1
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_HEIGHT
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_INPUT_TOTAL_WIDTH
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_REG|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0_REG
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH0
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_HEIGHT
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH_MASK|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_INPUT_TOTAL_WIDTH
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_REG|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1_REG
DECL|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1|macro|PXP_HW_PXP_INPUT_FETCH_SIZE_CH1
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_X_MASK|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_X_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_X_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_X_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_X|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_X
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y_MASK|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_PREFETCH_BLOCK_Y
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_REG|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0_REG
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH0
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_X_MASK|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_X_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_X_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_X_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_X|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_X
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y_MASK|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y_MASK
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y_SHIFT|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y_SHIFT
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_PREFETCH_BLOCK_Y
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_REG|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1_REG
DECL|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1|macro|PXP_HW_PXP_INPUT_FETCH_STATUS_CH1
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_MASK|macro|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH0_OUT_BASE_ADDR0|macro|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH0_OUT_BASE_ADDR0
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH0|macro|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH0
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_MASK|macro|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH1_OUT_BASE_ADDR0|macro|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH1_OUT_BASE_ADDR0
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH1_REG|macro|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH1_REG
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH1|macro|PXP_HW_PXP_INPUT_STORE_ADDR_0_CH1
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_MASK|macro|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH0_OUT_BASE_ADDR1|macro|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH0_OUT_BASE_ADDR1
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH0|macro|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH0
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_MASK|macro|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH1_OUT_BASE_ADDR1|macro|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH1_OUT_BASE_ADDR1
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH1_REG|macro|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH1_REG
DECL|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH1|macro|PXP_HW_PXP_INPUT_STORE_ADDR_1_CH1
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARBIT_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARBIT_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARBIT_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARBIT_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARRAY_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARRAY_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARRAY_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARRAY_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARRAY_LINE_NUM_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARRAY_LINE_NUM_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARRAY_LINE_NUM_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARRAY_LINE_NUM_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARRAY_LINE_NUM|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_ARRAY_LINE_NUM
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_BLOCK_16_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_BLOCK_16_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_BLOCK_16_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_BLOCK_16_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_BLOCK_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_BLOCK_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_BLOCK_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_BLOCK_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_CH_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_CH_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_CH_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_CH_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_COMBINE_2CHANNEL_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_COMBINE_2CHANNEL_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_COMBINE_2CHANNEL_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_COMBINE_2CHANNEL_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_FILL_DATA_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_FILL_DATA_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_FILL_DATA_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_FILL_DATA_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_HANDSHAKE_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_HANDSHAKE_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_HANDSHAKE_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_HANDSHAKE_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_PACK_IN_SEL_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_PACK_IN_SEL_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_PACK_IN_SEL_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_PACK_IN_SEL_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD0|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD0
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD1|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD1
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD2_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD2|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD2
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD3_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_STORE_BYPASS_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_STORE_BYPASS_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_STORE_BYPASS_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_STORE_BYPASS_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_STORE_MEMORY_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_STORE_MEMORY_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_STORE_MEMORY_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_STORE_MEMORY_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_WR_NUM_BYTES_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_WR_NUM_BYTES_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_WR_NUM_BYTES_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_WR_NUM_BYTES_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_WR_NUM_BYTES|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0_WR_NUM_BYTES
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH0|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH0
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_ARRAY_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_ARRAY_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_ARRAY_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_ARRAY_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_ARRAY_LINE_NUM_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_ARRAY_LINE_NUM_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_ARRAY_LINE_NUM_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_ARRAY_LINE_NUM_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_ARRAY_LINE_NUM|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_ARRAY_LINE_NUM
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_BLOCK_16_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_BLOCK_16_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_BLOCK_16_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_BLOCK_16_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_BLOCK_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_BLOCK_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_BLOCK_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_BLOCK_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_CH_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_CH_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_CH_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_CH_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_HANDSHAKE_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_HANDSHAKE_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_HANDSHAKE_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_HANDSHAKE_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_PACK_IN_SEL_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_PACK_IN_SEL_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_PACK_IN_SEL_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_PACK_IN_SEL_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_REG|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_REG
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD0|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD0
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD1|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD1
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD3_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD3_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD3_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_RSVD3_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_STORE_BYPASS_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_STORE_BYPASS_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_STORE_BYPASS_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_STORE_BYPASS_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_STORE_MEMORY_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_STORE_MEMORY_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_STORE_MEMORY_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_STORE_MEMORY_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_WR_NUM_BYTES_MASK|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_WR_NUM_BYTES_MASK
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_WR_NUM_BYTES_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_WR_NUM_BYTES_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_WR_NUM_BYTES|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1_WR_NUM_BYTES
DECL|PXP_HW_PXP_INPUT_STORE_CTRL_CH1|macro|PXP_HW_PXP_INPUT_STORE_CTRL_CH1
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK0_H_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK0_H_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK0_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK0_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK0_L_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK0_L_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK0_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK0_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK1_H_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK1_H_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK1_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK1_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK1_L_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK1_L_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK1_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK1_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK2_H_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK2_H_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK2_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK2_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK2_L_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK2_L_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK2_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK2_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK3_H_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK3_H_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK3_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK3_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK3_L_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK3_L_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK3_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK3_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK4_H_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK4_H_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK4_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK4_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK4_L_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK4_L_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK4_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK4_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK5_H_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK5_H_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK5_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK5_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK5_L_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK5_L_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK5_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK5_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK6_H_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK6_H_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK6_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK6_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK6_L_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK6_L_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK6_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK6_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK7_H_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK7_H_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK7_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK7_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK7_L_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_MASK7_L_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_MASK7_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_MASK7_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD2_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD3_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD2_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD3_MASK|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_D_SHIFT_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_FILL_DATA_CH0_FILL_DATA_CH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_FILL_DATA_CH0_FILL_DATA_CH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_FILL_DATA_CH0_FILL_DATA_CH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_FILL_DATA_CH0_FILL_DATA_CH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_FILL_DATA_CH0_FILL_DATA_CH0|macro|PXP_HW_PXP_INPUT_STORE_FILL_DATA_CH0_FILL_DATA_CH0
DECL|PXP_HW_PXP_INPUT_STORE_FILL_DATA_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_FILL_DATA_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_FILL_DATA_CH0|macro|PXP_HW_PXP_INPUT_STORE_FILL_DATA_CH0
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK4_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK4_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK4_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK4_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK4|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK4
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK5_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK5_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK5_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK5_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK5|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK5
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK6_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK6_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK6_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK6_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK6|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK6
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK7_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK7_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK7_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK7_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK7|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_F_MASK7
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK0_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK0|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK0
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK1_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK1|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK1
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK2_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK2|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK2
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK3_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK3_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK3_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK3_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK3|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_F_MASK3
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_F_MASK_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD2_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD3_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_H_CH0
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD2_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD3_MASK|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD3_MASK
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD3_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0_RSVD3_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0|macro|PXP_HW_PXP_INPUT_STORE_F_SHIFT_L_CH0
DECL|PXP_HW_PXP_INPUT_STORE_PITCH_CH0_OUT_PITCH_MASK|macro|PXP_HW_PXP_INPUT_STORE_PITCH_CH0_OUT_PITCH_MASK
DECL|PXP_HW_PXP_INPUT_STORE_PITCH_CH0_OUT_PITCH_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_PITCH_CH0_OUT_PITCH_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_PITCH_CH0_OUT_PITCH|macro|PXP_HW_PXP_INPUT_STORE_PITCH_CH0_OUT_PITCH
DECL|PXP_HW_PXP_INPUT_STORE_PITCH_CH1_OUT_PITCH_MASK|macro|PXP_HW_PXP_INPUT_STORE_PITCH_CH1_OUT_PITCH_MASK
DECL|PXP_HW_PXP_INPUT_STORE_PITCH_CH1_OUT_PITCH_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_PITCH_CH1_OUT_PITCH_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_PITCH_CH1_OUT_PITCH|macro|PXP_HW_PXP_INPUT_STORE_PITCH_CH1_OUT_PITCH
DECL|PXP_HW_PXP_INPUT_STORE_PITCH_REG|macro|PXP_HW_PXP_INPUT_STORE_PITCH_REG
DECL|PXP_HW_PXP_INPUT_STORE_PITCH|macro|PXP_HW_PXP_INPUT_STORE_PITCH
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD0|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD0
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD1_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD1_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD1_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD1_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD2_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD2|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_RSVD2
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH0
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_REG|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_REG
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD0_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD0_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD0_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD0_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD0|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD0
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD2_MASK|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD2_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD2_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD2_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD2|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1_RSVD2
DECL|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1|macro|PXP_HW_PXP_INPUT_STORE_SHIFT_CTRL_CH1
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_HEIGHT_MASK|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_HEIGHT_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_HEIGHT_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_HEIGHT_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_HEIGHT|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_HEIGHT
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_WIDTH_MASK|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_WIDTH_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_WIDTH_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_WIDTH_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_WIDTH|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_OUT_WIDTH
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH0|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH0
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_HEIGHT_MASK|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_HEIGHT_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_HEIGHT_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_HEIGHT_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_HEIGHT|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_HEIGHT
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_WIDTH_MASK|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_WIDTH_MASK
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_WIDTH_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_WIDTH_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_WIDTH|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_OUT_WIDTH
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_REG|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH1_REG
DECL|PXP_HW_PXP_INPUT_STORE_SIZE_CH1|macro|PXP_HW_PXP_INPUT_STORE_SIZE_CH1
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_REG|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_REG
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_X_MASK|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_X_MASK
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_X_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_X_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_X|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_X
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_Y_MASK|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_Y_MASK
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_Y_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_Y_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_Y|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH0_STORE_BLOCK_Y
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH0|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH0
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_REG|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_REG
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_X_MASK|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_X_MASK
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_X_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_X_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_X|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_X
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_Y_MASK|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_Y_MASK
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_Y_SHIFT|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_Y_SHIFT
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_Y|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH1_STORE_BLOCK_Y
DECL|PXP_HW_PXP_INPUT_STORE_STATUS_CH1|macro|PXP_HW_PXP_INPUT_STORE_STATUS_CH1
DECL|PXP_HW_PXP_IRQ_COMPRESS_DONE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_COMPRESS_DONE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_COMPRESS_DONE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_COMPRESS_DONE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_DITHER_CH0_PREFETCH_IRQ_MASK|macro|PXP_HW_PXP_IRQ_DITHER_CH0_PREFETCH_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_DITHER_CH0_PREFETCH_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_DITHER_CH0_PREFETCH_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_DITHER_CH0_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_DITHER_CH0_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_DITHER_CH0_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_DITHER_CH0_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_DITHER_CH1_PREFETCH_IRQ_MASK|macro|PXP_HW_PXP_IRQ_DITHER_CH1_PREFETCH_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_DITHER_CH1_PREFETCH_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_DITHER_CH1_PREFETCH_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_DITHER_CH1_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_DITHER_CH1_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_DITHER_CH1_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_DITHER_CH1_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_DITHER_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_DITHER_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_DITHER_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_DITHER_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_FIRST_CH0_PREFETCH_IRQ_MASK|macro|PXP_HW_PXP_IRQ_FIRST_CH0_PREFETCH_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_FIRST_CH0_PREFETCH_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_FIRST_CH0_PREFETCH_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_FIRST_CH0_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_FIRST_CH0_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_FIRST_CH0_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_FIRST_CH0_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_FIRST_CH1_PREFETCH_IRQ_MASK|macro|PXP_HW_PXP_IRQ_FIRST_CH1_PREFETCH_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_FIRST_CH1_PREFETCH_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_FIRST_CH1_PREFETCH_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_FIRST_CH1_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_FIRST_CH1_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_FIRST_CH1_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_FIRST_CH1_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_FIRST_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_FIRST_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_FIRST_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_FIRST_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_COMPRESS_DONE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_COMPRESS_DONE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_COMPRESS_DONE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_COMPRESS_DONE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_DITHER_CH0_PREFETCH_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_DITHER_CH0_PREFETCH_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_DITHER_CH0_PREFETCH_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_DITHER_CH0_PREFETCH_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_DITHER_CH0_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_DITHER_CH0_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_DITHER_CH0_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_DITHER_CH0_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_DITHER_CH1_PREFETCH_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_DITHER_CH1_PREFETCH_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_DITHER_CH1_PREFETCH_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_DITHER_CH1_PREFETCH_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_DITHER_CH1_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_DITHER_CH1_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_DITHER_CH1_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_DITHER_CH1_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_DITHER_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_DITHER_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_DITHER_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_DITHER_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_FIRST_CH0_PREFETCH_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_FIRST_CH0_PREFETCH_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_FIRST_CH0_PREFETCH_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_FIRST_CH0_PREFETCH_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_FIRST_CH0_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_FIRST_CH0_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_FIRST_CH0_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_FIRST_CH0_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_FIRST_CH1_PREFETCH_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_FIRST_CH1_PREFETCH_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_FIRST_CH1_PREFETCH_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_FIRST_CH1_PREFETCH_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_FIRST_CH1_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_FIRST_CH1_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_FIRST_CH1_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_FIRST_CH1_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_FIRST_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_FIRST_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_FIRST_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_FIRST_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_REG|macro|PXP_HW_PXP_IRQ_MASK_REG
DECL|PXP_HW_PXP_IRQ_MASK_RSVD1_MASK|macro|PXP_HW_PXP_IRQ_MASK_RSVD1_MASK
DECL|PXP_HW_PXP_IRQ_MASK_RSVD1_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_RSVD1_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_RSVD1|macro|PXP_HW_PXP_IRQ_MASK_RSVD1
DECL|PXP_HW_PXP_IRQ_MASK_WFE_A_CH0_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_WFE_A_CH0_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_WFE_A_CH0_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_WFE_A_CH0_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_WFE_A_CH1_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_WFE_A_CH1_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_WFE_A_CH1_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_WFE_A_CH1_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_WFE_A_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_WFE_A_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_WFE_A_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_WFE_A_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN_MASK|macro|PXP_HW_PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN_MASK
DECL|PXP_HW_PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN_SHIFT|macro|PXP_HW_PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN_SHIFT
DECL|PXP_HW_PXP_IRQ_MASK|macro|PXP_HW_PXP_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_REG|macro|PXP_HW_PXP_IRQ_REG
DECL|PXP_HW_PXP_IRQ_RSVD1_MASK|macro|PXP_HW_PXP_IRQ_RSVD1_MASK
DECL|PXP_HW_PXP_IRQ_RSVD1_SHIFT|macro|PXP_HW_PXP_IRQ_RSVD1_SHIFT
DECL|PXP_HW_PXP_IRQ_RSVD1|macro|PXP_HW_PXP_IRQ_RSVD1
DECL|PXP_HW_PXP_IRQ_WFE_A_CH0_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_WFE_A_CH0_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_WFE_A_CH0_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_WFE_A_CH0_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_WFE_A_CH1_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_WFE_A_CH1_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_WFE_A_CH1_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_WFE_A_CH1_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_WFE_A_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_WFE_A_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_WFE_A_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_WFE_A_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_WFE_B_CH0_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_WFE_B_CH0_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_WFE_B_CH0_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_WFE_B_CH0_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_WFE_B_CH1_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_WFE_B_CH1_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_WFE_B_CH1_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_WFE_B_CH1_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ_WFE_B_STORE_IRQ_MASK|macro|PXP_HW_PXP_IRQ_WFE_B_STORE_IRQ_MASK
DECL|PXP_HW_PXP_IRQ_WFE_B_STORE_IRQ_SHIFT|macro|PXP_HW_PXP_IRQ_WFE_B_STORE_IRQ_SHIFT
DECL|PXP_HW_PXP_IRQ|macro|PXP_HW_PXP_IRQ
DECL|PXP_HW_PXP_LUT_ADDR_ADDR_MASK|macro|PXP_HW_PXP_LUT_ADDR_ADDR_MASK
DECL|PXP_HW_PXP_LUT_ADDR_ADDR_SHIFT|macro|PXP_HW_PXP_LUT_ADDR_ADDR_SHIFT
DECL|PXP_HW_PXP_LUT_ADDR_ADDR|macro|PXP_HW_PXP_LUT_ADDR_ADDR
DECL|PXP_HW_PXP_LUT_ADDR_NUM_BYTES_MASK|macro|PXP_HW_PXP_LUT_ADDR_NUM_BYTES_MASK
DECL|PXP_HW_PXP_LUT_ADDR_NUM_BYTES_SHIFT|macro|PXP_HW_PXP_LUT_ADDR_NUM_BYTES_SHIFT
DECL|PXP_HW_PXP_LUT_ADDR_NUM_BYTES|macro|PXP_HW_PXP_LUT_ADDR_NUM_BYTES
DECL|PXP_HW_PXP_LUT_ADDR_REG|macro|PXP_HW_PXP_LUT_ADDR_REG
DECL|PXP_HW_PXP_LUT_ADDR_RSVD1_MASK|macro|PXP_HW_PXP_LUT_ADDR_RSVD1_MASK
DECL|PXP_HW_PXP_LUT_ADDR_RSVD1_SHIFT|macro|PXP_HW_PXP_LUT_ADDR_RSVD1_SHIFT
DECL|PXP_HW_PXP_LUT_ADDR_RSVD1|macro|PXP_HW_PXP_LUT_ADDR_RSVD1
DECL|PXP_HW_PXP_LUT_ADDR_RSVD2_MASK|macro|PXP_HW_PXP_LUT_ADDR_RSVD2_MASK
DECL|PXP_HW_PXP_LUT_ADDR_RSVD2_SHIFT|macro|PXP_HW_PXP_LUT_ADDR_RSVD2_SHIFT
DECL|PXP_HW_PXP_LUT_ADDR|macro|PXP_HW_PXP_LUT_ADDR
DECL|PXP_HW_PXP_LUT_CTRL_BYPASS_MASK|macro|PXP_HW_PXP_LUT_CTRL_BYPASS_MASK
DECL|PXP_HW_PXP_LUT_CTRL_BYPASS_SHIFT|macro|PXP_HW_PXP_LUT_CTRL_BYPASS_SHIFT
DECL|PXP_HW_PXP_LUT_CTRL_DMA_START_MASK|macro|PXP_HW_PXP_LUT_CTRL_DMA_START_MASK
DECL|PXP_HW_PXP_LUT_CTRL_DMA_START_SHIFT|macro|PXP_HW_PXP_LUT_CTRL_DMA_START_SHIFT
DECL|PXP_HW_PXP_LUT_CTRL_INVALID_MASK|macro|PXP_HW_PXP_LUT_CTRL_INVALID_MASK
DECL|PXP_HW_PXP_LUT_CTRL_INVALID_SHIFT|macro|PXP_HW_PXP_LUT_CTRL_INVALID_SHIFT
DECL|PXP_HW_PXP_LUT_CTRL_LOOKUP_MODE_MASK|macro|PXP_HW_PXP_LUT_CTRL_LOOKUP_MODE_MASK
DECL|PXP_HW_PXP_LUT_CTRL_LOOKUP_MODE_SHIFT|macro|PXP_HW_PXP_LUT_CTRL_LOOKUP_MODE_SHIFT
DECL|PXP_HW_PXP_LUT_CTRL_LOOKUP_MODE|macro|PXP_HW_PXP_LUT_CTRL_LOOKUP_MODE
DECL|PXP_HW_PXP_LUT_CTRL_LRU_UPD_MASK|macro|PXP_HW_PXP_LUT_CTRL_LRU_UPD_MASK
DECL|PXP_HW_PXP_LUT_CTRL_LRU_UPD_SHIFT|macro|PXP_HW_PXP_LUT_CTRL_LRU_UPD_SHIFT
DECL|PXP_HW_PXP_LUT_CTRL_OUT_MODE_MASK|macro|PXP_HW_PXP_LUT_CTRL_OUT_MODE_MASK
DECL|PXP_HW_PXP_LUT_CTRL_OUT_MODE_SHIFT|macro|PXP_HW_PXP_LUT_CTRL_OUT_MODE_SHIFT
DECL|PXP_HW_PXP_LUT_CTRL_OUT_MODE|macro|PXP_HW_PXP_LUT_CTRL_OUT_MODE
DECL|PXP_HW_PXP_LUT_CTRL_REG|macro|PXP_HW_PXP_LUT_CTRL_REG
DECL|PXP_HW_PXP_LUT_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_LUT_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_LUT_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_LUT_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_LUT_CTRL_RSVD0|macro|PXP_HW_PXP_LUT_CTRL_RSVD0
DECL|PXP_HW_PXP_LUT_CTRL_RSVD1_MASK|macro|PXP_HW_PXP_LUT_CTRL_RSVD1_MASK
DECL|PXP_HW_PXP_LUT_CTRL_RSVD1_SHIFT|macro|PXP_HW_PXP_LUT_CTRL_RSVD1_SHIFT
DECL|PXP_HW_PXP_LUT_CTRL_RSVD1|macro|PXP_HW_PXP_LUT_CTRL_RSVD1
DECL|PXP_HW_PXP_LUT_CTRL_RSVD2_MASK|macro|PXP_HW_PXP_LUT_CTRL_RSVD2_MASK
DECL|PXP_HW_PXP_LUT_CTRL_RSVD2_SHIFT|macro|PXP_HW_PXP_LUT_CTRL_RSVD2_SHIFT
DECL|PXP_HW_PXP_LUT_CTRL_RSVD2|macro|PXP_HW_PXP_LUT_CTRL_RSVD2
DECL|PXP_HW_PXP_LUT_CTRL_RSVD3_MASK|macro|PXP_HW_PXP_LUT_CTRL_RSVD3_MASK
DECL|PXP_HW_PXP_LUT_CTRL_RSVD3_SHIFT|macro|PXP_HW_PXP_LUT_CTRL_RSVD3_SHIFT
DECL|PXP_HW_PXP_LUT_CTRL_RSVD3|macro|PXP_HW_PXP_LUT_CTRL_RSVD3
DECL|PXP_HW_PXP_LUT_CTRL_SEL_8KB_MASK|macro|PXP_HW_PXP_LUT_CTRL_SEL_8KB_MASK
DECL|PXP_HW_PXP_LUT_CTRL_SEL_8KB_SHIFT|macro|PXP_HW_PXP_LUT_CTRL_SEL_8KB_SHIFT
DECL|PXP_HW_PXP_LUT_CTRL|macro|PXP_HW_PXP_LUT_CTRL
DECL|PXP_HW_PXP_LUT_DATA_DATA_MASK|macro|PXP_HW_PXP_LUT_DATA_DATA_MASK
DECL|PXP_HW_PXP_LUT_DATA_DATA_SHIFT|macro|PXP_HW_PXP_LUT_DATA_DATA_SHIFT
DECL|PXP_HW_PXP_LUT_DATA_DATA|macro|PXP_HW_PXP_LUT_DATA_DATA
DECL|PXP_HW_PXP_LUT_DATA_REG|macro|PXP_HW_PXP_LUT_DATA_REG
DECL|PXP_HW_PXP_LUT_DATA|macro|PXP_HW_PXP_LUT_DATA
DECL|PXP_HW_PXP_LUT_EXTMEM_ADDR_MASK|macro|PXP_HW_PXP_LUT_EXTMEM_ADDR_MASK
DECL|PXP_HW_PXP_LUT_EXTMEM_ADDR_SHIFT|macro|PXP_HW_PXP_LUT_EXTMEM_ADDR_SHIFT
DECL|PXP_HW_PXP_LUT_EXTMEM_ADDR|macro|PXP_HW_PXP_LUT_EXTMEM_ADDR
DECL|PXP_HW_PXP_LUT_EXTMEM_REG|macro|PXP_HW_PXP_LUT_EXTMEM_REG
DECL|PXP_HW_PXP_LUT_EXTMEM|macro|PXP_HW_PXP_LUT_EXTMEM
DECL|PXP_HW_PXP_NEXT_ENABLED_MASK|macro|PXP_HW_PXP_NEXT_ENABLED_MASK
DECL|PXP_HW_PXP_NEXT_ENABLED_SHIFT|macro|PXP_HW_PXP_NEXT_ENABLED_SHIFT
DECL|PXP_HW_PXP_NEXT_POINTER_MASK|macro|PXP_HW_PXP_NEXT_POINTER_MASK
DECL|PXP_HW_PXP_NEXT_POINTER_SHIFT|macro|PXP_HW_PXP_NEXT_POINTER_SHIFT
DECL|PXP_HW_PXP_NEXT_POINTER|macro|PXP_HW_PXP_NEXT_POINTER
DECL|PXP_HW_PXP_NEXT_REG|macro|PXP_HW_PXP_NEXT_REG
DECL|PXP_HW_PXP_NEXT_RSVD_MASK|macro|PXP_HW_PXP_NEXT_RSVD_MASK
DECL|PXP_HW_PXP_NEXT_RSVD_SHIFT|macro|PXP_HW_PXP_NEXT_RSVD_SHIFT
DECL|PXP_HW_PXP_NEXT|macro|PXP_HW_PXP_NEXT
DECL|PXP_HW_PXP_OUT_AS_LRC_REG|macro|PXP_HW_PXP_OUT_AS_LRC_REG
DECL|PXP_HW_PXP_OUT_AS_LRC_RSVD0_MASK|macro|PXP_HW_PXP_OUT_AS_LRC_RSVD0_MASK
DECL|PXP_HW_PXP_OUT_AS_LRC_RSVD0_SHIFT|macro|PXP_HW_PXP_OUT_AS_LRC_RSVD0_SHIFT
DECL|PXP_HW_PXP_OUT_AS_LRC_RSVD0|macro|PXP_HW_PXP_OUT_AS_LRC_RSVD0
DECL|PXP_HW_PXP_OUT_AS_LRC_RSVD1_MASK|macro|PXP_HW_PXP_OUT_AS_LRC_RSVD1_MASK
DECL|PXP_HW_PXP_OUT_AS_LRC_RSVD1_SHIFT|macro|PXP_HW_PXP_OUT_AS_LRC_RSVD1_SHIFT
DECL|PXP_HW_PXP_OUT_AS_LRC_RSVD1|macro|PXP_HW_PXP_OUT_AS_LRC_RSVD1
DECL|PXP_HW_PXP_OUT_AS_LRC_X_MASK|macro|PXP_HW_PXP_OUT_AS_LRC_X_MASK
DECL|PXP_HW_PXP_OUT_AS_LRC_X_SHIFT|macro|PXP_HW_PXP_OUT_AS_LRC_X_SHIFT
DECL|PXP_HW_PXP_OUT_AS_LRC_X|macro|PXP_HW_PXP_OUT_AS_LRC_X
DECL|PXP_HW_PXP_OUT_AS_LRC_Y_MASK|macro|PXP_HW_PXP_OUT_AS_LRC_Y_MASK
DECL|PXP_HW_PXP_OUT_AS_LRC_Y_SHIFT|macro|PXP_HW_PXP_OUT_AS_LRC_Y_SHIFT
DECL|PXP_HW_PXP_OUT_AS_LRC_Y|macro|PXP_HW_PXP_OUT_AS_LRC_Y
DECL|PXP_HW_PXP_OUT_AS_LRC|macro|PXP_HW_PXP_OUT_AS_LRC
DECL|PXP_HW_PXP_OUT_AS_ULC_REG|macro|PXP_HW_PXP_OUT_AS_ULC_REG
DECL|PXP_HW_PXP_OUT_AS_ULC_RSVD0_MASK|macro|PXP_HW_PXP_OUT_AS_ULC_RSVD0_MASK
DECL|PXP_HW_PXP_OUT_AS_ULC_RSVD0_SHIFT|macro|PXP_HW_PXP_OUT_AS_ULC_RSVD0_SHIFT
DECL|PXP_HW_PXP_OUT_AS_ULC_RSVD0|macro|PXP_HW_PXP_OUT_AS_ULC_RSVD0
DECL|PXP_HW_PXP_OUT_AS_ULC_RSVD1_MASK|macro|PXP_HW_PXP_OUT_AS_ULC_RSVD1_MASK
DECL|PXP_HW_PXP_OUT_AS_ULC_RSVD1_SHIFT|macro|PXP_HW_PXP_OUT_AS_ULC_RSVD1_SHIFT
DECL|PXP_HW_PXP_OUT_AS_ULC_RSVD1|macro|PXP_HW_PXP_OUT_AS_ULC_RSVD1
DECL|PXP_HW_PXP_OUT_AS_ULC_X_MASK|macro|PXP_HW_PXP_OUT_AS_ULC_X_MASK
DECL|PXP_HW_PXP_OUT_AS_ULC_X_SHIFT|macro|PXP_HW_PXP_OUT_AS_ULC_X_SHIFT
DECL|PXP_HW_PXP_OUT_AS_ULC_X|macro|PXP_HW_PXP_OUT_AS_ULC_X
DECL|PXP_HW_PXP_OUT_AS_ULC_Y_MASK|macro|PXP_HW_PXP_OUT_AS_ULC_Y_MASK
DECL|PXP_HW_PXP_OUT_AS_ULC_Y_SHIFT|macro|PXP_HW_PXP_OUT_AS_ULC_Y_SHIFT
DECL|PXP_HW_PXP_OUT_AS_ULC_Y|macro|PXP_HW_PXP_OUT_AS_ULC_Y
DECL|PXP_HW_PXP_OUT_AS_ULC|macro|PXP_HW_PXP_OUT_AS_ULC
DECL|PXP_HW_PXP_OUT_BUF2_ADDR_MASK|macro|PXP_HW_PXP_OUT_BUF2_ADDR_MASK
DECL|PXP_HW_PXP_OUT_BUF2_ADDR_SHIFT|macro|PXP_HW_PXP_OUT_BUF2_ADDR_SHIFT
DECL|PXP_HW_PXP_OUT_BUF2_ADDR|macro|PXP_HW_PXP_OUT_BUF2_ADDR
DECL|PXP_HW_PXP_OUT_BUF2_REG|macro|PXP_HW_PXP_OUT_BUF2_REG
DECL|PXP_HW_PXP_OUT_BUF2|macro|PXP_HW_PXP_OUT_BUF2
DECL|PXP_HW_PXP_OUT_BUF_ADDR_MASK|macro|PXP_HW_PXP_OUT_BUF_ADDR_MASK
DECL|PXP_HW_PXP_OUT_BUF_ADDR_SHIFT|macro|PXP_HW_PXP_OUT_BUF_ADDR_SHIFT
DECL|PXP_HW_PXP_OUT_BUF_ADDR|macro|PXP_HW_PXP_OUT_BUF_ADDR
DECL|PXP_HW_PXP_OUT_BUF_REG|macro|PXP_HW_PXP_OUT_BUF_REG
DECL|PXP_HW_PXP_OUT_BUF|macro|PXP_HW_PXP_OUT_BUF
DECL|PXP_HW_PXP_OUT_CTRL_ALPHA_MASK|macro|PXP_HW_PXP_OUT_CTRL_ALPHA_MASK
DECL|PXP_HW_PXP_OUT_CTRL_ALPHA_OUTPUT_MASK|macro|PXP_HW_PXP_OUT_CTRL_ALPHA_OUTPUT_MASK
DECL|PXP_HW_PXP_OUT_CTRL_ALPHA_OUTPUT_SHIFT|macro|PXP_HW_PXP_OUT_CTRL_ALPHA_OUTPUT_SHIFT
DECL|PXP_HW_PXP_OUT_CTRL_ALPHA_SHIFT|macro|PXP_HW_PXP_OUT_CTRL_ALPHA_SHIFT
DECL|PXP_HW_PXP_OUT_CTRL_ALPHA|macro|PXP_HW_PXP_OUT_CTRL_ALPHA
DECL|PXP_HW_PXP_OUT_CTRL_FORMAT_MASK|macro|PXP_HW_PXP_OUT_CTRL_FORMAT_MASK
DECL|PXP_HW_PXP_OUT_CTRL_FORMAT_SHIFT|macro|PXP_HW_PXP_OUT_CTRL_FORMAT_SHIFT
DECL|PXP_HW_PXP_OUT_CTRL_FORMAT|macro|PXP_HW_PXP_OUT_CTRL_FORMAT
DECL|PXP_HW_PXP_OUT_CTRL_INTERLACED_OUTPUT_MASK|macro|PXP_HW_PXP_OUT_CTRL_INTERLACED_OUTPUT_MASK
DECL|PXP_HW_PXP_OUT_CTRL_INTERLACED_OUTPUT_SHIFT|macro|PXP_HW_PXP_OUT_CTRL_INTERLACED_OUTPUT_SHIFT
DECL|PXP_HW_PXP_OUT_CTRL_INTERLACED_OUTPUT|macro|PXP_HW_PXP_OUT_CTRL_INTERLACED_OUTPUT
DECL|PXP_HW_PXP_OUT_CTRL_REG|macro|PXP_HW_PXP_OUT_CTRL_REG
DECL|PXP_HW_PXP_OUT_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_OUT_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_OUT_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_OUT_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_OUT_CTRL_RSVD0|macro|PXP_HW_PXP_OUT_CTRL_RSVD0
DECL|PXP_HW_PXP_OUT_CTRL_RSVD1_MASK|macro|PXP_HW_PXP_OUT_CTRL_RSVD1_MASK
DECL|PXP_HW_PXP_OUT_CTRL_RSVD1_SHIFT|macro|PXP_HW_PXP_OUT_CTRL_RSVD1_SHIFT
DECL|PXP_HW_PXP_OUT_CTRL_RSVD1|macro|PXP_HW_PXP_OUT_CTRL_RSVD1
DECL|PXP_HW_PXP_OUT_CTRL|macro|PXP_HW_PXP_OUT_CTRL
DECL|PXP_HW_PXP_OUT_LRC_REG|macro|PXP_HW_PXP_OUT_LRC_REG
DECL|PXP_HW_PXP_OUT_LRC_RSVD0_MASK|macro|PXP_HW_PXP_OUT_LRC_RSVD0_MASK
DECL|PXP_HW_PXP_OUT_LRC_RSVD0_SHIFT|macro|PXP_HW_PXP_OUT_LRC_RSVD0_SHIFT
DECL|PXP_HW_PXP_OUT_LRC_RSVD0|macro|PXP_HW_PXP_OUT_LRC_RSVD0
DECL|PXP_HW_PXP_OUT_LRC_RSVD1_MASK|macro|PXP_HW_PXP_OUT_LRC_RSVD1_MASK
DECL|PXP_HW_PXP_OUT_LRC_RSVD1_SHIFT|macro|PXP_HW_PXP_OUT_LRC_RSVD1_SHIFT
DECL|PXP_HW_PXP_OUT_LRC_RSVD1|macro|PXP_HW_PXP_OUT_LRC_RSVD1
DECL|PXP_HW_PXP_OUT_LRC_X_MASK|macro|PXP_HW_PXP_OUT_LRC_X_MASK
DECL|PXP_HW_PXP_OUT_LRC_X_SHIFT|macro|PXP_HW_PXP_OUT_LRC_X_SHIFT
DECL|PXP_HW_PXP_OUT_LRC_X|macro|PXP_HW_PXP_OUT_LRC_X
DECL|PXP_HW_PXP_OUT_LRC_Y_MASK|macro|PXP_HW_PXP_OUT_LRC_Y_MASK
DECL|PXP_HW_PXP_OUT_LRC_Y_SHIFT|macro|PXP_HW_PXP_OUT_LRC_Y_SHIFT
DECL|PXP_HW_PXP_OUT_LRC_Y|macro|PXP_HW_PXP_OUT_LRC_Y
DECL|PXP_HW_PXP_OUT_LRC|macro|PXP_HW_PXP_OUT_LRC
DECL|PXP_HW_PXP_OUT_PITCH_PITCH_MASK|macro|PXP_HW_PXP_OUT_PITCH_PITCH_MASK
DECL|PXP_HW_PXP_OUT_PITCH_PITCH_SHIFT|macro|PXP_HW_PXP_OUT_PITCH_PITCH_SHIFT
DECL|PXP_HW_PXP_OUT_PITCH_PITCH|macro|PXP_HW_PXP_OUT_PITCH_PITCH
DECL|PXP_HW_PXP_OUT_PITCH_REG|macro|PXP_HW_PXP_OUT_PITCH_REG
DECL|PXP_HW_PXP_OUT_PITCH_RSVD_MASK|macro|PXP_HW_PXP_OUT_PITCH_RSVD_MASK
DECL|PXP_HW_PXP_OUT_PITCH_RSVD_SHIFT|macro|PXP_HW_PXP_OUT_PITCH_RSVD_SHIFT
DECL|PXP_HW_PXP_OUT_PITCH_RSVD|macro|PXP_HW_PXP_OUT_PITCH_RSVD
DECL|PXP_HW_PXP_OUT_PITCH|macro|PXP_HW_PXP_OUT_PITCH
DECL|PXP_HW_PXP_OUT_PS_LRC_REG|macro|PXP_HW_PXP_OUT_PS_LRC_REG
DECL|PXP_HW_PXP_OUT_PS_LRC_RSVD0_MASK|macro|PXP_HW_PXP_OUT_PS_LRC_RSVD0_MASK
DECL|PXP_HW_PXP_OUT_PS_LRC_RSVD0_SHIFT|macro|PXP_HW_PXP_OUT_PS_LRC_RSVD0_SHIFT
DECL|PXP_HW_PXP_OUT_PS_LRC_RSVD0|macro|PXP_HW_PXP_OUT_PS_LRC_RSVD0
DECL|PXP_HW_PXP_OUT_PS_LRC_RSVD1_MASK|macro|PXP_HW_PXP_OUT_PS_LRC_RSVD1_MASK
DECL|PXP_HW_PXP_OUT_PS_LRC_RSVD1_SHIFT|macro|PXP_HW_PXP_OUT_PS_LRC_RSVD1_SHIFT
DECL|PXP_HW_PXP_OUT_PS_LRC_RSVD1|macro|PXP_HW_PXP_OUT_PS_LRC_RSVD1
DECL|PXP_HW_PXP_OUT_PS_LRC_X_MASK|macro|PXP_HW_PXP_OUT_PS_LRC_X_MASK
DECL|PXP_HW_PXP_OUT_PS_LRC_X_SHIFT|macro|PXP_HW_PXP_OUT_PS_LRC_X_SHIFT
DECL|PXP_HW_PXP_OUT_PS_LRC_X|macro|PXP_HW_PXP_OUT_PS_LRC_X
DECL|PXP_HW_PXP_OUT_PS_LRC_Y_MASK|macro|PXP_HW_PXP_OUT_PS_LRC_Y_MASK
DECL|PXP_HW_PXP_OUT_PS_LRC_Y_SHIFT|macro|PXP_HW_PXP_OUT_PS_LRC_Y_SHIFT
DECL|PXP_HW_PXP_OUT_PS_LRC_Y|macro|PXP_HW_PXP_OUT_PS_LRC_Y
DECL|PXP_HW_PXP_OUT_PS_LRC|macro|PXP_HW_PXP_OUT_PS_LRC
DECL|PXP_HW_PXP_OUT_PS_ULC_REG|macro|PXP_HW_PXP_OUT_PS_ULC_REG
DECL|PXP_HW_PXP_OUT_PS_ULC_RSVD0_MASK|macro|PXP_HW_PXP_OUT_PS_ULC_RSVD0_MASK
DECL|PXP_HW_PXP_OUT_PS_ULC_RSVD0_SHIFT|macro|PXP_HW_PXP_OUT_PS_ULC_RSVD0_SHIFT
DECL|PXP_HW_PXP_OUT_PS_ULC_RSVD0|macro|PXP_HW_PXP_OUT_PS_ULC_RSVD0
DECL|PXP_HW_PXP_OUT_PS_ULC_RSVD1_MASK|macro|PXP_HW_PXP_OUT_PS_ULC_RSVD1_MASK
DECL|PXP_HW_PXP_OUT_PS_ULC_RSVD1_SHIFT|macro|PXP_HW_PXP_OUT_PS_ULC_RSVD1_SHIFT
DECL|PXP_HW_PXP_OUT_PS_ULC_RSVD1|macro|PXP_HW_PXP_OUT_PS_ULC_RSVD1
DECL|PXP_HW_PXP_OUT_PS_ULC_X_MASK|macro|PXP_HW_PXP_OUT_PS_ULC_X_MASK
DECL|PXP_HW_PXP_OUT_PS_ULC_X_SHIFT|macro|PXP_HW_PXP_OUT_PS_ULC_X_SHIFT
DECL|PXP_HW_PXP_OUT_PS_ULC_X|macro|PXP_HW_PXP_OUT_PS_ULC_X
DECL|PXP_HW_PXP_OUT_PS_ULC_Y_MASK|macro|PXP_HW_PXP_OUT_PS_ULC_Y_MASK
DECL|PXP_HW_PXP_OUT_PS_ULC_Y_SHIFT|macro|PXP_HW_PXP_OUT_PS_ULC_Y_SHIFT
DECL|PXP_HW_PXP_OUT_PS_ULC_Y|macro|PXP_HW_PXP_OUT_PS_ULC_Y
DECL|PXP_HW_PXP_OUT_PS_ULC|macro|PXP_HW_PXP_OUT_PS_ULC
DECL|PXP_HW_PXP_POWER_REG0_CTRL_MASK|macro|PXP_HW_PXP_POWER_REG0_CTRL_MASK
DECL|PXP_HW_PXP_POWER_REG0_CTRL_SHIFT|macro|PXP_HW_PXP_POWER_REG0_CTRL_SHIFT
DECL|PXP_HW_PXP_POWER_REG0_CTRL|macro|PXP_HW_PXP_POWER_REG0_CTRL
DECL|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0_MASK|macro|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0_MASK
DECL|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0_SHIFT|macro|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0_SHIFT
DECL|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0|macro|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0
DECL|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN_MASK|macro|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN_MASK
DECL|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN_SHIFT|macro|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN_SHIFT
DECL|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN|macro|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN
DECL|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN_MASK|macro|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN_MASK
DECL|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN_SHIFT|macro|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN_SHIFT
DECL|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN|macro|PXP_HW_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN
DECL|PXP_HW_PXP_POWER_REG0_REG|macro|PXP_HW_PXP_POWER_REG0_REG
DECL|PXP_HW_PXP_POWER_REG0_ROT0_MEM_LP_STATE_MASK|macro|PXP_HW_PXP_POWER_REG0_ROT0_MEM_LP_STATE_MASK
DECL|PXP_HW_PXP_POWER_REG0_ROT0_MEM_LP_STATE_SHIFT|macro|PXP_HW_PXP_POWER_REG0_ROT0_MEM_LP_STATE_SHIFT
DECL|PXP_HW_PXP_POWER_REG0_ROT0_MEM_LP_STATE|macro|PXP_HW_PXP_POWER_REG0_ROT0_MEM_LP_STATE
DECL|PXP_HW_PXP_POWER_REG0|macro|PXP_HW_PXP_POWER_REG0
DECL|PXP_HW_PXP_POWER_REG1_ALU_A_MEM_LP_STATE_MASK|macro|PXP_HW_PXP_POWER_REG1_ALU_A_MEM_LP_STATE_MASK
DECL|PXP_HW_PXP_POWER_REG1_ALU_A_MEM_LP_STATE_SHIFT|macro|PXP_HW_PXP_POWER_REG1_ALU_A_MEM_LP_STATE_SHIFT
DECL|PXP_HW_PXP_POWER_REG1_ALU_A_MEM_LP_STATE|macro|PXP_HW_PXP_POWER_REG1_ALU_A_MEM_LP_STATE
DECL|PXP_HW_PXP_POWER_REG1_ALU_B_MEM_LP_STATE_MASK|macro|PXP_HW_PXP_POWER_REG1_ALU_B_MEM_LP_STATE_MASK
DECL|PXP_HW_PXP_POWER_REG1_ALU_B_MEM_LP_STATE_SHIFT|macro|PXP_HW_PXP_POWER_REG1_ALU_B_MEM_LP_STATE_SHIFT
DECL|PXP_HW_PXP_POWER_REG1_ALU_B_MEM_LP_STATE|macro|PXP_HW_PXP_POWER_REG1_ALU_B_MEM_LP_STATE
DECL|PXP_HW_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE_MASK|macro|PXP_HW_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE_MASK
DECL|PXP_HW_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE_SHIFT|macro|PXP_HW_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE_SHIFT
DECL|PXP_HW_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE|macro|PXP_HW_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE
DECL|PXP_HW_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE_MASK|macro|PXP_HW_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE_MASK
DECL|PXP_HW_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE_SHIFT|macro|PXP_HW_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE_SHIFT
DECL|PXP_HW_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE|macro|PXP_HW_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE
DECL|PXP_HW_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE_MASK|macro|PXP_HW_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE_MASK
DECL|PXP_HW_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE_SHIFT|macro|PXP_HW_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE_SHIFT
DECL|PXP_HW_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE|macro|PXP_HW_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE
DECL|PXP_HW_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE_MASK|macro|PXP_HW_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE_MASK
DECL|PXP_HW_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE_SHIFT|macro|PXP_HW_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE_SHIFT
DECL|PXP_HW_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE|macro|PXP_HW_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE
DECL|PXP_HW_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE_MASK|macro|PXP_HW_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE_MASK
DECL|PXP_HW_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE_SHIFT|macro|PXP_HW_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE_SHIFT
DECL|PXP_HW_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE|macro|PXP_HW_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE
DECL|PXP_HW_PXP_POWER_REG1_REG|macro|PXP_HW_PXP_POWER_REG1_REG
DECL|PXP_HW_PXP_POWER_REG1_ROT1_MEM_LP_STATE_MASK|macro|PXP_HW_PXP_POWER_REG1_ROT1_MEM_LP_STATE_MASK
DECL|PXP_HW_PXP_POWER_REG1_ROT1_MEM_LP_STATE_SHIFT|macro|PXP_HW_PXP_POWER_REG1_ROT1_MEM_LP_STATE_SHIFT
DECL|PXP_HW_PXP_POWER_REG1_ROT1_MEM_LP_STATE|macro|PXP_HW_PXP_POWER_REG1_ROT1_MEM_LP_STATE
DECL|PXP_HW_PXP_POWER_REG1_RSVD0_MASK|macro|PXP_HW_PXP_POWER_REG1_RSVD0_MASK
DECL|PXP_HW_PXP_POWER_REG1_RSVD0_SHIFT|macro|PXP_HW_PXP_POWER_REG1_RSVD0_SHIFT
DECL|PXP_HW_PXP_POWER_REG1_RSVD0|macro|PXP_HW_PXP_POWER_REG1_RSVD0
DECL|PXP_HW_PXP_POWER_REG1|macro|PXP_HW_PXP_POWER_REG1
DECL|PXP_HW_PXP_PS_BACKGROUND_0_COLOR_MASK|macro|PXP_HW_PXP_PS_BACKGROUND_0_COLOR_MASK
DECL|PXP_HW_PXP_PS_BACKGROUND_0_COLOR_SHIFT|macro|PXP_HW_PXP_PS_BACKGROUND_0_COLOR_SHIFT
DECL|PXP_HW_PXP_PS_BACKGROUND_0_COLOR|macro|PXP_HW_PXP_PS_BACKGROUND_0_COLOR
DECL|PXP_HW_PXP_PS_BACKGROUND_0_REG|macro|PXP_HW_PXP_PS_BACKGROUND_0_REG
DECL|PXP_HW_PXP_PS_BACKGROUND_0_RSVD_MASK|macro|PXP_HW_PXP_PS_BACKGROUND_0_RSVD_MASK
DECL|PXP_HW_PXP_PS_BACKGROUND_0_RSVD_SHIFT|macro|PXP_HW_PXP_PS_BACKGROUND_0_RSVD_SHIFT
DECL|PXP_HW_PXP_PS_BACKGROUND_0_RSVD|macro|PXP_HW_PXP_PS_BACKGROUND_0_RSVD
DECL|PXP_HW_PXP_PS_BACKGROUND_0|macro|PXP_HW_PXP_PS_BACKGROUND_0
DECL|PXP_HW_PXP_PS_BACKGROUND_1_COLOR_MASK|macro|PXP_HW_PXP_PS_BACKGROUND_1_COLOR_MASK
DECL|PXP_HW_PXP_PS_BACKGROUND_1_COLOR_SHIFT|macro|PXP_HW_PXP_PS_BACKGROUND_1_COLOR_SHIFT
DECL|PXP_HW_PXP_PS_BACKGROUND_1_COLOR|macro|PXP_HW_PXP_PS_BACKGROUND_1_COLOR
DECL|PXP_HW_PXP_PS_BACKGROUND_1_REG|macro|PXP_HW_PXP_PS_BACKGROUND_1_REG
DECL|PXP_HW_PXP_PS_BACKGROUND_1_RSVD_MASK|macro|PXP_HW_PXP_PS_BACKGROUND_1_RSVD_MASK
DECL|PXP_HW_PXP_PS_BACKGROUND_1_RSVD_SHIFT|macro|PXP_HW_PXP_PS_BACKGROUND_1_RSVD_SHIFT
DECL|PXP_HW_PXP_PS_BACKGROUND_1_RSVD|macro|PXP_HW_PXP_PS_BACKGROUND_1_RSVD
DECL|PXP_HW_PXP_PS_BACKGROUND_1|macro|PXP_HW_PXP_PS_BACKGROUND_1
DECL|PXP_HW_PXP_PS_BUF_ADDR_MASK|macro|PXP_HW_PXP_PS_BUF_ADDR_MASK
DECL|PXP_HW_PXP_PS_BUF_ADDR_SHIFT|macro|PXP_HW_PXP_PS_BUF_ADDR_SHIFT
DECL|PXP_HW_PXP_PS_BUF_ADDR|macro|PXP_HW_PXP_PS_BUF_ADDR
DECL|PXP_HW_PXP_PS_BUF_REG|macro|PXP_HW_PXP_PS_BUF_REG
DECL|PXP_HW_PXP_PS_BUF|macro|PXP_HW_PXP_PS_BUF
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_0_PIXEL_MASK|macro|PXP_HW_PXP_PS_CLRKEYHIGH_0_PIXEL_MASK
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_0_PIXEL_SHIFT|macro|PXP_HW_PXP_PS_CLRKEYHIGH_0_PIXEL_SHIFT
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_0_PIXEL|macro|PXP_HW_PXP_PS_CLRKEYHIGH_0_PIXEL
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_0_REG|macro|PXP_HW_PXP_PS_CLRKEYHIGH_0_REG
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_0_RSVD1_MASK|macro|PXP_HW_PXP_PS_CLRKEYHIGH_0_RSVD1_MASK
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_0_RSVD1_SHIFT|macro|PXP_HW_PXP_PS_CLRKEYHIGH_0_RSVD1_SHIFT
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_0_RSVD1|macro|PXP_HW_PXP_PS_CLRKEYHIGH_0_RSVD1
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_0|macro|PXP_HW_PXP_PS_CLRKEYHIGH_0
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_1_PIXEL_MASK|macro|PXP_HW_PXP_PS_CLRKEYHIGH_1_PIXEL_MASK
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_1_PIXEL_SHIFT|macro|PXP_HW_PXP_PS_CLRKEYHIGH_1_PIXEL_SHIFT
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_1_PIXEL|macro|PXP_HW_PXP_PS_CLRKEYHIGH_1_PIXEL
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_1_REG|macro|PXP_HW_PXP_PS_CLRKEYHIGH_1_REG
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_1_RSVD1_MASK|macro|PXP_HW_PXP_PS_CLRKEYHIGH_1_RSVD1_MASK
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_1_RSVD1_SHIFT|macro|PXP_HW_PXP_PS_CLRKEYHIGH_1_RSVD1_SHIFT
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_1_RSVD1|macro|PXP_HW_PXP_PS_CLRKEYHIGH_1_RSVD1
DECL|PXP_HW_PXP_PS_CLRKEYHIGH_1|macro|PXP_HW_PXP_PS_CLRKEYHIGH_1
DECL|PXP_HW_PXP_PS_CLRKEYLOW_0_PIXEL_MASK|macro|PXP_HW_PXP_PS_CLRKEYLOW_0_PIXEL_MASK
DECL|PXP_HW_PXP_PS_CLRKEYLOW_0_PIXEL_SHIFT|macro|PXP_HW_PXP_PS_CLRKEYLOW_0_PIXEL_SHIFT
DECL|PXP_HW_PXP_PS_CLRKEYLOW_0_PIXEL|macro|PXP_HW_PXP_PS_CLRKEYLOW_0_PIXEL
DECL|PXP_HW_PXP_PS_CLRKEYLOW_0_REG|macro|PXP_HW_PXP_PS_CLRKEYLOW_0_REG
DECL|PXP_HW_PXP_PS_CLRKEYLOW_0_RSVD1_MASK|macro|PXP_HW_PXP_PS_CLRKEYLOW_0_RSVD1_MASK
DECL|PXP_HW_PXP_PS_CLRKEYLOW_0_RSVD1_SHIFT|macro|PXP_HW_PXP_PS_CLRKEYLOW_0_RSVD1_SHIFT
DECL|PXP_HW_PXP_PS_CLRKEYLOW_0_RSVD1|macro|PXP_HW_PXP_PS_CLRKEYLOW_0_RSVD1
DECL|PXP_HW_PXP_PS_CLRKEYLOW_0|macro|PXP_HW_PXP_PS_CLRKEYLOW_0
DECL|PXP_HW_PXP_PS_CLRKEYLOW_1_PIXEL_MASK|macro|PXP_HW_PXP_PS_CLRKEYLOW_1_PIXEL_MASK
DECL|PXP_HW_PXP_PS_CLRKEYLOW_1_PIXEL_SHIFT|macro|PXP_HW_PXP_PS_CLRKEYLOW_1_PIXEL_SHIFT
DECL|PXP_HW_PXP_PS_CLRKEYLOW_1_PIXEL|macro|PXP_HW_PXP_PS_CLRKEYLOW_1_PIXEL
DECL|PXP_HW_PXP_PS_CLRKEYLOW_1_REG|macro|PXP_HW_PXP_PS_CLRKEYLOW_1_REG
DECL|PXP_HW_PXP_PS_CLRKEYLOW_1_RSVD1_MASK|macro|PXP_HW_PXP_PS_CLRKEYLOW_1_RSVD1_MASK
DECL|PXP_HW_PXP_PS_CLRKEYLOW_1_RSVD1_SHIFT|macro|PXP_HW_PXP_PS_CLRKEYLOW_1_RSVD1_SHIFT
DECL|PXP_HW_PXP_PS_CLRKEYLOW_1_RSVD1|macro|PXP_HW_PXP_PS_CLRKEYLOW_1_RSVD1
DECL|PXP_HW_PXP_PS_CLRKEYLOW_1|macro|PXP_HW_PXP_PS_CLRKEYLOW_1
DECL|PXP_HW_PXP_PS_CTRL_DECX_MASK|macro|PXP_HW_PXP_PS_CTRL_DECX_MASK
DECL|PXP_HW_PXP_PS_CTRL_DECX_SHIFT|macro|PXP_HW_PXP_PS_CTRL_DECX_SHIFT
DECL|PXP_HW_PXP_PS_CTRL_DECX|macro|PXP_HW_PXP_PS_CTRL_DECX
DECL|PXP_HW_PXP_PS_CTRL_DECY_MASK|macro|PXP_HW_PXP_PS_CTRL_DECY_MASK
DECL|PXP_HW_PXP_PS_CTRL_DECY_SHIFT|macro|PXP_HW_PXP_PS_CTRL_DECY_SHIFT
DECL|PXP_HW_PXP_PS_CTRL_DECY|macro|PXP_HW_PXP_PS_CTRL_DECY
DECL|PXP_HW_PXP_PS_CTRL_FORMAT_MASK|macro|PXP_HW_PXP_PS_CTRL_FORMAT_MASK
DECL|PXP_HW_PXP_PS_CTRL_FORMAT_SHIFT|macro|PXP_HW_PXP_PS_CTRL_FORMAT_SHIFT
DECL|PXP_HW_PXP_PS_CTRL_FORMAT|macro|PXP_HW_PXP_PS_CTRL_FORMAT
DECL|PXP_HW_PXP_PS_CTRL_REG|macro|PXP_HW_PXP_PS_CTRL_REG
DECL|PXP_HW_PXP_PS_CTRL_RSVD0_MASK|macro|PXP_HW_PXP_PS_CTRL_RSVD0_MASK
DECL|PXP_HW_PXP_PS_CTRL_RSVD0_SHIFT|macro|PXP_HW_PXP_PS_CTRL_RSVD0_SHIFT
DECL|PXP_HW_PXP_PS_CTRL_RSVD1_MASK|macro|PXP_HW_PXP_PS_CTRL_RSVD1_MASK
DECL|PXP_HW_PXP_PS_CTRL_RSVD1_SHIFT|macro|PXP_HW_PXP_PS_CTRL_RSVD1_SHIFT
DECL|PXP_HW_PXP_PS_CTRL_RSVD1|macro|PXP_HW_PXP_PS_CTRL_RSVD1
DECL|PXP_HW_PXP_PS_CTRL_WB_SWAP_MASK|macro|PXP_HW_PXP_PS_CTRL_WB_SWAP_MASK
DECL|PXP_HW_PXP_PS_CTRL_WB_SWAP_SHIFT|macro|PXP_HW_PXP_PS_CTRL_WB_SWAP_SHIFT
DECL|PXP_HW_PXP_PS_CTRL|macro|PXP_HW_PXP_PS_CTRL
DECL|PXP_HW_PXP_PS_OFFSET_REG|macro|PXP_HW_PXP_PS_OFFSET_REG
DECL|PXP_HW_PXP_PS_OFFSET_RSVD1_MASK|macro|PXP_HW_PXP_PS_OFFSET_RSVD1_MASK
DECL|PXP_HW_PXP_PS_OFFSET_RSVD1_SHIFT|macro|PXP_HW_PXP_PS_OFFSET_RSVD1_SHIFT
DECL|PXP_HW_PXP_PS_OFFSET_RSVD1|macro|PXP_HW_PXP_PS_OFFSET_RSVD1
DECL|PXP_HW_PXP_PS_OFFSET_RSVD2_MASK|macro|PXP_HW_PXP_PS_OFFSET_RSVD2_MASK
DECL|PXP_HW_PXP_PS_OFFSET_RSVD2_SHIFT|macro|PXP_HW_PXP_PS_OFFSET_RSVD2_SHIFT
DECL|PXP_HW_PXP_PS_OFFSET_RSVD2|macro|PXP_HW_PXP_PS_OFFSET_RSVD2
DECL|PXP_HW_PXP_PS_OFFSET_XOFFSET_MASK|macro|PXP_HW_PXP_PS_OFFSET_XOFFSET_MASK
DECL|PXP_HW_PXP_PS_OFFSET_XOFFSET_SHIFT|macro|PXP_HW_PXP_PS_OFFSET_XOFFSET_SHIFT
DECL|PXP_HW_PXP_PS_OFFSET_XOFFSET|macro|PXP_HW_PXP_PS_OFFSET_XOFFSET
DECL|PXP_HW_PXP_PS_OFFSET_YOFFSET_MASK|macro|PXP_HW_PXP_PS_OFFSET_YOFFSET_MASK
DECL|PXP_HW_PXP_PS_OFFSET_YOFFSET_SHIFT|macro|PXP_HW_PXP_PS_OFFSET_YOFFSET_SHIFT
DECL|PXP_HW_PXP_PS_OFFSET_YOFFSET|macro|PXP_HW_PXP_PS_OFFSET_YOFFSET
DECL|PXP_HW_PXP_PS_OFFSET|macro|PXP_HW_PXP_PS_OFFSET
DECL|PXP_HW_PXP_PS_PITCH_PITCH_MASK|macro|PXP_HW_PXP_PS_PITCH_PITCH_MASK
DECL|PXP_HW_PXP_PS_PITCH_PITCH_SHIFT|macro|PXP_HW_PXP_PS_PITCH_PITCH_SHIFT
DECL|PXP_HW_PXP_PS_PITCH_PITCH|macro|PXP_HW_PXP_PS_PITCH_PITCH
DECL|PXP_HW_PXP_PS_PITCH_REG|macro|PXP_HW_PXP_PS_PITCH_REG
DECL|PXP_HW_PXP_PS_PITCH_RSVD_MASK|macro|PXP_HW_PXP_PS_PITCH_RSVD_MASK
DECL|PXP_HW_PXP_PS_PITCH_RSVD_SHIFT|macro|PXP_HW_PXP_PS_PITCH_RSVD_SHIFT
DECL|PXP_HW_PXP_PS_PITCH_RSVD|macro|PXP_HW_PXP_PS_PITCH_RSVD
DECL|PXP_HW_PXP_PS_PITCH|macro|PXP_HW_PXP_PS_PITCH
DECL|PXP_HW_PXP_PS_SCALE_REG|macro|PXP_HW_PXP_PS_SCALE_REG
DECL|PXP_HW_PXP_PS_SCALE_RSVD1_MASK|macro|PXP_HW_PXP_PS_SCALE_RSVD1_MASK
DECL|PXP_HW_PXP_PS_SCALE_RSVD1_SHIFT|macro|PXP_HW_PXP_PS_SCALE_RSVD1_SHIFT
DECL|PXP_HW_PXP_PS_SCALE_RSVD2_MASK|macro|PXP_HW_PXP_PS_SCALE_RSVD2_MASK
DECL|PXP_HW_PXP_PS_SCALE_RSVD2_SHIFT|macro|PXP_HW_PXP_PS_SCALE_RSVD2_SHIFT
DECL|PXP_HW_PXP_PS_SCALE_XSCALE_MASK|macro|PXP_HW_PXP_PS_SCALE_XSCALE_MASK
DECL|PXP_HW_PXP_PS_SCALE_XSCALE_SHIFT|macro|PXP_HW_PXP_PS_SCALE_XSCALE_SHIFT
DECL|PXP_HW_PXP_PS_SCALE_XSCALE|macro|PXP_HW_PXP_PS_SCALE_XSCALE
DECL|PXP_HW_PXP_PS_SCALE_YSCALE_MASK|macro|PXP_HW_PXP_PS_SCALE_YSCALE_MASK
DECL|PXP_HW_PXP_PS_SCALE_YSCALE_SHIFT|macro|PXP_HW_PXP_PS_SCALE_YSCALE_SHIFT
DECL|PXP_HW_PXP_PS_SCALE_YSCALE|macro|PXP_HW_PXP_PS_SCALE_YSCALE
DECL|PXP_HW_PXP_PS_SCALE|macro|PXP_HW_PXP_PS_SCALE
DECL|PXP_HW_PXP_PS_UBUF_ADDR_MASK|macro|PXP_HW_PXP_PS_UBUF_ADDR_MASK
DECL|PXP_HW_PXP_PS_UBUF_ADDR_SHIFT|macro|PXP_HW_PXP_PS_UBUF_ADDR_SHIFT
DECL|PXP_HW_PXP_PS_UBUF_ADDR|macro|PXP_HW_PXP_PS_UBUF_ADDR
DECL|PXP_HW_PXP_PS_UBUF_REG|macro|PXP_HW_PXP_PS_UBUF_REG
DECL|PXP_HW_PXP_PS_UBUF|macro|PXP_HW_PXP_PS_UBUF
DECL|PXP_HW_PXP_PS_VBUF_ADDR_MASK|macro|PXP_HW_PXP_PS_VBUF_ADDR_MASK
DECL|PXP_HW_PXP_PS_VBUF_ADDR_SHIFT|macro|PXP_HW_PXP_PS_VBUF_ADDR_SHIFT
DECL|PXP_HW_PXP_PS_VBUF_ADDR|macro|PXP_HW_PXP_PS_VBUF_ADDR
DECL|PXP_HW_PXP_PS_VBUF_REG|macro|PXP_HW_PXP_PS_VBUF_REG
DECL|PXP_HW_PXP_PS_VBUF|macro|PXP_HW_PXP_PS_VBUF
DECL|PXP_HW_PXP_STAT_AXI_ERROR_ID_0_MASK|macro|PXP_HW_PXP_STAT_AXI_ERROR_ID_0_MASK
DECL|PXP_HW_PXP_STAT_AXI_ERROR_ID_0_SHIFT|macro|PXP_HW_PXP_STAT_AXI_ERROR_ID_0_SHIFT
DECL|PXP_HW_PXP_STAT_AXI_ERROR_ID_0|macro|PXP_HW_PXP_STAT_AXI_ERROR_ID_0
DECL|PXP_HW_PXP_STAT_AXI_ERROR_ID_1_MASK|macro|PXP_HW_PXP_STAT_AXI_ERROR_ID_1_MASK
DECL|PXP_HW_PXP_STAT_AXI_ERROR_ID_1_SHIFT|macro|PXP_HW_PXP_STAT_AXI_ERROR_ID_1_SHIFT
DECL|PXP_HW_PXP_STAT_AXI_ERROR_ID_1|macro|PXP_HW_PXP_STAT_AXI_ERROR_ID_1
DECL|PXP_HW_PXP_STAT_AXI_READ_ERROR_0_MASK|macro|PXP_HW_PXP_STAT_AXI_READ_ERROR_0_MASK
DECL|PXP_HW_PXP_STAT_AXI_READ_ERROR_0_SHIFT|macro|PXP_HW_PXP_STAT_AXI_READ_ERROR_0_SHIFT
DECL|PXP_HW_PXP_STAT_AXI_READ_ERROR_1_MASK|macro|PXP_HW_PXP_STAT_AXI_READ_ERROR_1_MASK
DECL|PXP_HW_PXP_STAT_AXI_READ_ERROR_1_SHIFT|macro|PXP_HW_PXP_STAT_AXI_READ_ERROR_1_SHIFT
DECL|PXP_HW_PXP_STAT_AXI_WRITE_ERROR_0_MASK|macro|PXP_HW_PXP_STAT_AXI_WRITE_ERROR_0_MASK
DECL|PXP_HW_PXP_STAT_AXI_WRITE_ERROR_0_SHIFT|macro|PXP_HW_PXP_STAT_AXI_WRITE_ERROR_0_SHIFT
DECL|PXP_HW_PXP_STAT_AXI_WRITE_ERROR_1_MASK|macro|PXP_HW_PXP_STAT_AXI_WRITE_ERROR_1_MASK
DECL|PXP_HW_PXP_STAT_AXI_WRITE_ERROR_1_SHIFT|macro|PXP_HW_PXP_STAT_AXI_WRITE_ERROR_1_SHIFT
DECL|PXP_HW_PXP_STAT_BLOCKX_MASK|macro|PXP_HW_PXP_STAT_BLOCKX_MASK
DECL|PXP_HW_PXP_STAT_BLOCKX_SHIFT|macro|PXP_HW_PXP_STAT_BLOCKX_SHIFT
DECL|PXP_HW_PXP_STAT_BLOCKX|macro|PXP_HW_PXP_STAT_BLOCKX
DECL|PXP_HW_PXP_STAT_BLOCKY_MASK|macro|PXP_HW_PXP_STAT_BLOCKY_MASK
DECL|PXP_HW_PXP_STAT_BLOCKY_SHIFT|macro|PXP_HW_PXP_STAT_BLOCKY_SHIFT
DECL|PXP_HW_PXP_STAT_BLOCKY|macro|PXP_HW_PXP_STAT_BLOCKY
DECL|PXP_HW_PXP_STAT_IRQ0_MASK|macro|PXP_HW_PXP_STAT_IRQ0_MASK
DECL|PXP_HW_PXP_STAT_IRQ0_SHIFT|macro|PXP_HW_PXP_STAT_IRQ0_SHIFT
DECL|PXP_HW_PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_MASK|macro|PXP_HW_PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_MASK
DECL|PXP_HW_PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_SHIFT|macro|PXP_HW_PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_SHIFT
DECL|PXP_HW_PXP_STAT_NEXT_IRQ_MASK|macro|PXP_HW_PXP_STAT_NEXT_IRQ_MASK
DECL|PXP_HW_PXP_STAT_NEXT_IRQ_SHIFT|macro|PXP_HW_PXP_STAT_NEXT_IRQ_SHIFT
DECL|PXP_HW_PXP_STAT_REG|macro|PXP_HW_PXP_STAT_REG
DECL|PXP_HW_PXP_STAT_RSVD2_MASK|macro|PXP_HW_PXP_STAT_RSVD2_MASK
DECL|PXP_HW_PXP_STAT_RSVD2_SHIFT|macro|PXP_HW_PXP_STAT_RSVD2_SHIFT
DECL|PXP_HW_PXP_STAT|macro|PXP_HW_PXP_STAT
DECL|PXP_MemMapPtr|typedef|} PXP_Type, *PXP_MemMapPtr;
DECL|PXP_Type|typedef|} PXP_Type, *PXP_MemMapPtr;
DECL|PXP|macro|PXP
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /**< Cortex-M4 Pend SV Interrupt */
DECL|QDCTRL|member|__IO uint32_t QDCTRL; /**< Quadrature Decoder Control And Status, offset: 0x80 */
DECL|QOS|member|__IO uint32_t QOS; /**< QOS Scheme, offset: 0x1F0 */
DECL|QSPI_IRQn|enumerator|QSPI_IRQn = 107, /**< QSPI Interrupt */
DECL|QuadSPI1_BASE_PTR|macro|QuadSPI1_BASE_PTR
DECL|QuadSPI1_BASE|macro|QuadSPI1_BASE
DECL|QuadSPI1_BFGENCR|macro|QuadSPI1_BFGENCR
DECL|QuadSPI1_BUF0CR|macro|QuadSPI1_BUF0CR
DECL|QuadSPI1_BUF0IND|macro|QuadSPI1_BUF0IND
DECL|QuadSPI1_BUF1CR|macro|QuadSPI1_BUF1CR
DECL|QuadSPI1_BUF1IND|macro|QuadSPI1_BUF1IND
DECL|QuadSPI1_BUF2CR|macro|QuadSPI1_BUF2CR
DECL|QuadSPI1_BUF2IND|macro|QuadSPI1_BUF2IND
DECL|QuadSPI1_BUF3CR|macro|QuadSPI1_BUF3CR
DECL|QuadSPI1_FLSHCR|macro|QuadSPI1_FLSHCR
DECL|QuadSPI1_FR|macro|QuadSPI1_FR
DECL|QuadSPI1_IPCR|macro|QuadSPI1_IPCR
DECL|QuadSPI1_LCKCR|macro|QuadSPI1_LCKCR
DECL|QuadSPI1_LUT0|macro|QuadSPI1_LUT0
DECL|QuadSPI1_LUT10|macro|QuadSPI1_LUT10
DECL|QuadSPI1_LUT11|macro|QuadSPI1_LUT11
DECL|QuadSPI1_LUT12|macro|QuadSPI1_LUT12
DECL|QuadSPI1_LUT13|macro|QuadSPI1_LUT13
DECL|QuadSPI1_LUT14|macro|QuadSPI1_LUT14
DECL|QuadSPI1_LUT15|macro|QuadSPI1_LUT15
DECL|QuadSPI1_LUT16|macro|QuadSPI1_LUT16
DECL|QuadSPI1_LUT17|macro|QuadSPI1_LUT17
DECL|QuadSPI1_LUT18|macro|QuadSPI1_LUT18
DECL|QuadSPI1_LUT19|macro|QuadSPI1_LUT19
DECL|QuadSPI1_LUT1|macro|QuadSPI1_LUT1
DECL|QuadSPI1_LUT20|macro|QuadSPI1_LUT20
DECL|QuadSPI1_LUT21|macro|QuadSPI1_LUT21
DECL|QuadSPI1_LUT22|macro|QuadSPI1_LUT22
DECL|QuadSPI1_LUT23|macro|QuadSPI1_LUT23
DECL|QuadSPI1_LUT24|macro|QuadSPI1_LUT24
DECL|QuadSPI1_LUT25|macro|QuadSPI1_LUT25
DECL|QuadSPI1_LUT26|macro|QuadSPI1_LUT26
DECL|QuadSPI1_LUT27|macro|QuadSPI1_LUT27
DECL|QuadSPI1_LUT28|macro|QuadSPI1_LUT28
DECL|QuadSPI1_LUT29|macro|QuadSPI1_LUT29
DECL|QuadSPI1_LUT2|macro|QuadSPI1_LUT2
DECL|QuadSPI1_LUT30|macro|QuadSPI1_LUT30
DECL|QuadSPI1_LUT31|macro|QuadSPI1_LUT31
DECL|QuadSPI1_LUT32|macro|QuadSPI1_LUT32
DECL|QuadSPI1_LUT33|macro|QuadSPI1_LUT33
DECL|QuadSPI1_LUT34|macro|QuadSPI1_LUT34
DECL|QuadSPI1_LUT35|macro|QuadSPI1_LUT35
DECL|QuadSPI1_LUT36|macro|QuadSPI1_LUT36
DECL|QuadSPI1_LUT37|macro|QuadSPI1_LUT37
DECL|QuadSPI1_LUT38|macro|QuadSPI1_LUT38
DECL|QuadSPI1_LUT39|macro|QuadSPI1_LUT39
DECL|QuadSPI1_LUT3|macro|QuadSPI1_LUT3
DECL|QuadSPI1_LUT40|macro|QuadSPI1_LUT40
DECL|QuadSPI1_LUT41|macro|QuadSPI1_LUT41
DECL|QuadSPI1_LUT42|macro|QuadSPI1_LUT42
DECL|QuadSPI1_LUT43|macro|QuadSPI1_LUT43
DECL|QuadSPI1_LUT44|macro|QuadSPI1_LUT44
DECL|QuadSPI1_LUT45|macro|QuadSPI1_LUT45
DECL|QuadSPI1_LUT46|macro|QuadSPI1_LUT46
DECL|QuadSPI1_LUT47|macro|QuadSPI1_LUT47
DECL|QuadSPI1_LUT48|macro|QuadSPI1_LUT48
DECL|QuadSPI1_LUT49|macro|QuadSPI1_LUT49
DECL|QuadSPI1_LUT4|macro|QuadSPI1_LUT4
DECL|QuadSPI1_LUT50|macro|QuadSPI1_LUT50
DECL|QuadSPI1_LUT51|macro|QuadSPI1_LUT51
DECL|QuadSPI1_LUT52|macro|QuadSPI1_LUT52
DECL|QuadSPI1_LUT53|macro|QuadSPI1_LUT53
DECL|QuadSPI1_LUT54|macro|QuadSPI1_LUT54
DECL|QuadSPI1_LUT55|macro|QuadSPI1_LUT55
DECL|QuadSPI1_LUT56|macro|QuadSPI1_LUT56
DECL|QuadSPI1_LUT57|macro|QuadSPI1_LUT57
DECL|QuadSPI1_LUT58|macro|QuadSPI1_LUT58
DECL|QuadSPI1_LUT59|macro|QuadSPI1_LUT59
DECL|QuadSPI1_LUT5|macro|QuadSPI1_LUT5
DECL|QuadSPI1_LUT60|macro|QuadSPI1_LUT60
DECL|QuadSPI1_LUT61|macro|QuadSPI1_LUT61
DECL|QuadSPI1_LUT62|macro|QuadSPI1_LUT62
DECL|QuadSPI1_LUT63|macro|QuadSPI1_LUT63
DECL|QuadSPI1_LUT6|macro|QuadSPI1_LUT6
DECL|QuadSPI1_LUT7|macro|QuadSPI1_LUT7
DECL|QuadSPI1_LUT8|macro|QuadSPI1_LUT8
DECL|QuadSPI1_LUT9|macro|QuadSPI1_LUT9
DECL|QuadSPI1_LUTKEY|macro|QuadSPI1_LUTKEY
DECL|QuadSPI1_LUT|macro|QuadSPI1_LUT
DECL|QuadSPI1_MCR|macro|QuadSPI1_MCR
DECL|QuadSPI1_RBCT|macro|QuadSPI1_RBCT
DECL|QuadSPI1_RBDR0|macro|QuadSPI1_RBDR0
DECL|QuadSPI1_RBDR10|macro|QuadSPI1_RBDR10
DECL|QuadSPI1_RBDR11|macro|QuadSPI1_RBDR11
DECL|QuadSPI1_RBDR12|macro|QuadSPI1_RBDR12
DECL|QuadSPI1_RBDR13|macro|QuadSPI1_RBDR13
DECL|QuadSPI1_RBDR14|macro|QuadSPI1_RBDR14
DECL|QuadSPI1_RBDR15|macro|QuadSPI1_RBDR15
DECL|QuadSPI1_RBDR16|macro|QuadSPI1_RBDR16
DECL|QuadSPI1_RBDR17|macro|QuadSPI1_RBDR17
DECL|QuadSPI1_RBDR18|macro|QuadSPI1_RBDR18
DECL|QuadSPI1_RBDR19|macro|QuadSPI1_RBDR19
DECL|QuadSPI1_RBDR1|macro|QuadSPI1_RBDR1
DECL|QuadSPI1_RBDR20|macro|QuadSPI1_RBDR20
DECL|QuadSPI1_RBDR21|macro|QuadSPI1_RBDR21
DECL|QuadSPI1_RBDR22|macro|QuadSPI1_RBDR22
DECL|QuadSPI1_RBDR23|macro|QuadSPI1_RBDR23
DECL|QuadSPI1_RBDR24|macro|QuadSPI1_RBDR24
DECL|QuadSPI1_RBDR25|macro|QuadSPI1_RBDR25
DECL|QuadSPI1_RBDR26|macro|QuadSPI1_RBDR26
DECL|QuadSPI1_RBDR27|macro|QuadSPI1_RBDR27
DECL|QuadSPI1_RBDR28|macro|QuadSPI1_RBDR28
DECL|QuadSPI1_RBDR29|macro|QuadSPI1_RBDR29
DECL|QuadSPI1_RBDR2|macro|QuadSPI1_RBDR2
DECL|QuadSPI1_RBDR30|macro|QuadSPI1_RBDR30
DECL|QuadSPI1_RBDR31|macro|QuadSPI1_RBDR31
DECL|QuadSPI1_RBDR3|macro|QuadSPI1_RBDR3
DECL|QuadSPI1_RBDR4|macro|QuadSPI1_RBDR4
DECL|QuadSPI1_RBDR5|macro|QuadSPI1_RBDR5
DECL|QuadSPI1_RBDR6|macro|QuadSPI1_RBDR6
DECL|QuadSPI1_RBDR7|macro|QuadSPI1_RBDR7
DECL|QuadSPI1_RBDR8|macro|QuadSPI1_RBDR8
DECL|QuadSPI1_RBDR9|macro|QuadSPI1_RBDR9
DECL|QuadSPI1_RBDR|macro|QuadSPI1_RBDR
DECL|QuadSPI1_RBSR|macro|QuadSPI1_RBSR
DECL|QuadSPI1_RSER|macro|QuadSPI1_RSER
DECL|QuadSPI1_SFA1AD|macro|QuadSPI1_SFA1AD
DECL|QuadSPI1_SFA2AD|macro|QuadSPI1_SFA2AD
DECL|QuadSPI1_SFAR|macro|QuadSPI1_SFAR
DECL|QuadSPI1_SFB1AD|macro|QuadSPI1_SFB1AD
DECL|QuadSPI1_SFB2AD|macro|QuadSPI1_SFB2AD
DECL|QuadSPI1_SMPR|macro|QuadSPI1_SMPR
DECL|QuadSPI1_SPNDST|macro|QuadSPI1_SPNDST
DECL|QuadSPI1_SPTRCLR|macro|QuadSPI1_SPTRCLR
DECL|QuadSPI1_SR|macro|QuadSPI1_SR
DECL|QuadSPI1_TBDR|macro|QuadSPI1_TBDR
DECL|QuadSPI1_TBSR|macro|QuadSPI1_TBSR
DECL|QuadSPI1|macro|QuadSPI1
DECL|QuadSPI2_BASE_PTR|macro|QuadSPI2_BASE_PTR
DECL|QuadSPI2_BASE|macro|QuadSPI2_BASE
DECL|QuadSPI2_BFGENCR|macro|QuadSPI2_BFGENCR
DECL|QuadSPI2_BUF0CR|macro|QuadSPI2_BUF0CR
DECL|QuadSPI2_BUF0IND|macro|QuadSPI2_BUF0IND
DECL|QuadSPI2_BUF1CR|macro|QuadSPI2_BUF1CR
DECL|QuadSPI2_BUF1IND|macro|QuadSPI2_BUF1IND
DECL|QuadSPI2_BUF2CR|macro|QuadSPI2_BUF2CR
DECL|QuadSPI2_BUF2IND|macro|QuadSPI2_BUF2IND
DECL|QuadSPI2_BUF3CR|macro|QuadSPI2_BUF3CR
DECL|QuadSPI2_FLSHCR|macro|QuadSPI2_FLSHCR
DECL|QuadSPI2_FR|macro|QuadSPI2_FR
DECL|QuadSPI2_IPCR|macro|QuadSPI2_IPCR
DECL|QuadSPI2_LCKCR|macro|QuadSPI2_LCKCR
DECL|QuadSPI2_LUT0|macro|QuadSPI2_LUT0
DECL|QuadSPI2_LUT10|macro|QuadSPI2_LUT10
DECL|QuadSPI2_LUT11|macro|QuadSPI2_LUT11
DECL|QuadSPI2_LUT12|macro|QuadSPI2_LUT12
DECL|QuadSPI2_LUT13|macro|QuadSPI2_LUT13
DECL|QuadSPI2_LUT14|macro|QuadSPI2_LUT14
DECL|QuadSPI2_LUT15|macro|QuadSPI2_LUT15
DECL|QuadSPI2_LUT16|macro|QuadSPI2_LUT16
DECL|QuadSPI2_LUT17|macro|QuadSPI2_LUT17
DECL|QuadSPI2_LUT18|macro|QuadSPI2_LUT18
DECL|QuadSPI2_LUT19|macro|QuadSPI2_LUT19
DECL|QuadSPI2_LUT1|macro|QuadSPI2_LUT1
DECL|QuadSPI2_LUT20|macro|QuadSPI2_LUT20
DECL|QuadSPI2_LUT21|macro|QuadSPI2_LUT21
DECL|QuadSPI2_LUT22|macro|QuadSPI2_LUT22
DECL|QuadSPI2_LUT23|macro|QuadSPI2_LUT23
DECL|QuadSPI2_LUT24|macro|QuadSPI2_LUT24
DECL|QuadSPI2_LUT25|macro|QuadSPI2_LUT25
DECL|QuadSPI2_LUT26|macro|QuadSPI2_LUT26
DECL|QuadSPI2_LUT27|macro|QuadSPI2_LUT27
DECL|QuadSPI2_LUT28|macro|QuadSPI2_LUT28
DECL|QuadSPI2_LUT29|macro|QuadSPI2_LUT29
DECL|QuadSPI2_LUT2|macro|QuadSPI2_LUT2
DECL|QuadSPI2_LUT30|macro|QuadSPI2_LUT30
DECL|QuadSPI2_LUT31|macro|QuadSPI2_LUT31
DECL|QuadSPI2_LUT32|macro|QuadSPI2_LUT32
DECL|QuadSPI2_LUT33|macro|QuadSPI2_LUT33
DECL|QuadSPI2_LUT34|macro|QuadSPI2_LUT34
DECL|QuadSPI2_LUT35|macro|QuadSPI2_LUT35
DECL|QuadSPI2_LUT36|macro|QuadSPI2_LUT36
DECL|QuadSPI2_LUT37|macro|QuadSPI2_LUT37
DECL|QuadSPI2_LUT38|macro|QuadSPI2_LUT38
DECL|QuadSPI2_LUT39|macro|QuadSPI2_LUT39
DECL|QuadSPI2_LUT3|macro|QuadSPI2_LUT3
DECL|QuadSPI2_LUT40|macro|QuadSPI2_LUT40
DECL|QuadSPI2_LUT41|macro|QuadSPI2_LUT41
DECL|QuadSPI2_LUT42|macro|QuadSPI2_LUT42
DECL|QuadSPI2_LUT43|macro|QuadSPI2_LUT43
DECL|QuadSPI2_LUT44|macro|QuadSPI2_LUT44
DECL|QuadSPI2_LUT45|macro|QuadSPI2_LUT45
DECL|QuadSPI2_LUT46|macro|QuadSPI2_LUT46
DECL|QuadSPI2_LUT47|macro|QuadSPI2_LUT47
DECL|QuadSPI2_LUT48|macro|QuadSPI2_LUT48
DECL|QuadSPI2_LUT49|macro|QuadSPI2_LUT49
DECL|QuadSPI2_LUT4|macro|QuadSPI2_LUT4
DECL|QuadSPI2_LUT50|macro|QuadSPI2_LUT50
DECL|QuadSPI2_LUT51|macro|QuadSPI2_LUT51
DECL|QuadSPI2_LUT52|macro|QuadSPI2_LUT52
DECL|QuadSPI2_LUT53|macro|QuadSPI2_LUT53
DECL|QuadSPI2_LUT54|macro|QuadSPI2_LUT54
DECL|QuadSPI2_LUT55|macro|QuadSPI2_LUT55
DECL|QuadSPI2_LUT56|macro|QuadSPI2_LUT56
DECL|QuadSPI2_LUT57|macro|QuadSPI2_LUT57
DECL|QuadSPI2_LUT58|macro|QuadSPI2_LUT58
DECL|QuadSPI2_LUT59|macro|QuadSPI2_LUT59
DECL|QuadSPI2_LUT5|macro|QuadSPI2_LUT5
DECL|QuadSPI2_LUT60|macro|QuadSPI2_LUT60
DECL|QuadSPI2_LUT61|macro|QuadSPI2_LUT61
DECL|QuadSPI2_LUT62|macro|QuadSPI2_LUT62
DECL|QuadSPI2_LUT63|macro|QuadSPI2_LUT63
DECL|QuadSPI2_LUT6|macro|QuadSPI2_LUT6
DECL|QuadSPI2_LUT7|macro|QuadSPI2_LUT7
DECL|QuadSPI2_LUT8|macro|QuadSPI2_LUT8
DECL|QuadSPI2_LUT9|macro|QuadSPI2_LUT9
DECL|QuadSPI2_LUTKEY|macro|QuadSPI2_LUTKEY
DECL|QuadSPI2_LUT|macro|QuadSPI2_LUT
DECL|QuadSPI2_MCR|macro|QuadSPI2_MCR
DECL|QuadSPI2_RBCT|macro|QuadSPI2_RBCT
DECL|QuadSPI2_RBDR0|macro|QuadSPI2_RBDR0
DECL|QuadSPI2_RBDR10|macro|QuadSPI2_RBDR10
DECL|QuadSPI2_RBDR11|macro|QuadSPI2_RBDR11
DECL|QuadSPI2_RBDR12|macro|QuadSPI2_RBDR12
DECL|QuadSPI2_RBDR13|macro|QuadSPI2_RBDR13
DECL|QuadSPI2_RBDR14|macro|QuadSPI2_RBDR14
DECL|QuadSPI2_RBDR15|macro|QuadSPI2_RBDR15
DECL|QuadSPI2_RBDR16|macro|QuadSPI2_RBDR16
DECL|QuadSPI2_RBDR17|macro|QuadSPI2_RBDR17
DECL|QuadSPI2_RBDR18|macro|QuadSPI2_RBDR18
DECL|QuadSPI2_RBDR19|macro|QuadSPI2_RBDR19
DECL|QuadSPI2_RBDR1|macro|QuadSPI2_RBDR1
DECL|QuadSPI2_RBDR20|macro|QuadSPI2_RBDR20
DECL|QuadSPI2_RBDR21|macro|QuadSPI2_RBDR21
DECL|QuadSPI2_RBDR22|macro|QuadSPI2_RBDR22
DECL|QuadSPI2_RBDR23|macro|QuadSPI2_RBDR23
DECL|QuadSPI2_RBDR24|macro|QuadSPI2_RBDR24
DECL|QuadSPI2_RBDR25|macro|QuadSPI2_RBDR25
DECL|QuadSPI2_RBDR26|macro|QuadSPI2_RBDR26
DECL|QuadSPI2_RBDR27|macro|QuadSPI2_RBDR27
DECL|QuadSPI2_RBDR28|macro|QuadSPI2_RBDR28
DECL|QuadSPI2_RBDR29|macro|QuadSPI2_RBDR29
DECL|QuadSPI2_RBDR2|macro|QuadSPI2_RBDR2
DECL|QuadSPI2_RBDR30|macro|QuadSPI2_RBDR30
DECL|QuadSPI2_RBDR31|macro|QuadSPI2_RBDR31
DECL|QuadSPI2_RBDR3|macro|QuadSPI2_RBDR3
DECL|QuadSPI2_RBDR4|macro|QuadSPI2_RBDR4
DECL|QuadSPI2_RBDR5|macro|QuadSPI2_RBDR5
DECL|QuadSPI2_RBDR6|macro|QuadSPI2_RBDR6
DECL|QuadSPI2_RBDR7|macro|QuadSPI2_RBDR7
DECL|QuadSPI2_RBDR8|macro|QuadSPI2_RBDR8
DECL|QuadSPI2_RBDR9|macro|QuadSPI2_RBDR9
DECL|QuadSPI2_RBDR|macro|QuadSPI2_RBDR
DECL|QuadSPI2_RBSR|macro|QuadSPI2_RBSR
DECL|QuadSPI2_RSER|macro|QuadSPI2_RSER
DECL|QuadSPI2_SFA1AD|macro|QuadSPI2_SFA1AD
DECL|QuadSPI2_SFA2AD|macro|QuadSPI2_SFA2AD
DECL|QuadSPI2_SFAR|macro|QuadSPI2_SFAR
DECL|QuadSPI2_SFB1AD|macro|QuadSPI2_SFB1AD
DECL|QuadSPI2_SFB2AD|macro|QuadSPI2_SFB2AD
DECL|QuadSPI2_SMPR|macro|QuadSPI2_SMPR
DECL|QuadSPI2_SPNDST|macro|QuadSPI2_SPNDST
DECL|QuadSPI2_SPTRCLR|macro|QuadSPI2_SPTRCLR
DECL|QuadSPI2_SR|macro|QuadSPI2_SR
DECL|QuadSPI2_TBDR|macro|QuadSPI2_TBDR
DECL|QuadSPI2_TBSR|macro|QuadSPI2_TBSR
DECL|QuadSPI2|macro|QuadSPI2
DECL|QuadSPI_BASE_ADDRS|macro|QuadSPI_BASE_ADDRS
DECL|QuadSPI_BASE_PTRS|macro|QuadSPI_BASE_PTRS
DECL|QuadSPI_BFGENCR_PAR_EN_MASK|macro|QuadSPI_BFGENCR_PAR_EN_MASK
DECL|QuadSPI_BFGENCR_PAR_EN_SHIFT|macro|QuadSPI_BFGENCR_PAR_EN_SHIFT
DECL|QuadSPI_BFGENCR_REG|macro|QuadSPI_BFGENCR_REG
DECL|QuadSPI_BFGENCR_SEQID_MASK|macro|QuadSPI_BFGENCR_SEQID_MASK
DECL|QuadSPI_BFGENCR_SEQID_SHIFT|macro|QuadSPI_BFGENCR_SEQID_SHIFT
DECL|QuadSPI_BFGENCR_SEQID|macro|QuadSPI_BFGENCR_SEQID
DECL|QuadSPI_BUF0CR_ADATSZ_MASK|macro|QuadSPI_BUF0CR_ADATSZ_MASK
DECL|QuadSPI_BUF0CR_ADATSZ_SHIFT|macro|QuadSPI_BUF0CR_ADATSZ_SHIFT
DECL|QuadSPI_BUF0CR_ADATSZ|macro|QuadSPI_BUF0CR_ADATSZ
DECL|QuadSPI_BUF0CR_HP_EN_MASK|macro|QuadSPI_BUF0CR_HP_EN_MASK
DECL|QuadSPI_BUF0CR_HP_EN_SHIFT|macro|QuadSPI_BUF0CR_HP_EN_SHIFT
DECL|QuadSPI_BUF0CR_MSTRID_MASK|macro|QuadSPI_BUF0CR_MSTRID_MASK
DECL|QuadSPI_BUF0CR_MSTRID_SHIFT|macro|QuadSPI_BUF0CR_MSTRID_SHIFT
DECL|QuadSPI_BUF0CR_MSTRID|macro|QuadSPI_BUF0CR_MSTRID
DECL|QuadSPI_BUF0CR_REG|macro|QuadSPI_BUF0CR_REG
DECL|QuadSPI_BUF0IND_REG|macro|QuadSPI_BUF0IND_REG
DECL|QuadSPI_BUF0IND_TPINDX0_MASK|macro|QuadSPI_BUF0IND_TPINDX0_MASK
DECL|QuadSPI_BUF0IND_TPINDX0_SHIFT|macro|QuadSPI_BUF0IND_TPINDX0_SHIFT
DECL|QuadSPI_BUF0IND_TPINDX0|macro|QuadSPI_BUF0IND_TPINDX0
DECL|QuadSPI_BUF1CR_ADATSZ_MASK|macro|QuadSPI_BUF1CR_ADATSZ_MASK
DECL|QuadSPI_BUF1CR_ADATSZ_SHIFT|macro|QuadSPI_BUF1CR_ADATSZ_SHIFT
DECL|QuadSPI_BUF1CR_ADATSZ|macro|QuadSPI_BUF1CR_ADATSZ
DECL|QuadSPI_BUF1CR_MSTRID_MASK|macro|QuadSPI_BUF1CR_MSTRID_MASK
DECL|QuadSPI_BUF1CR_MSTRID_SHIFT|macro|QuadSPI_BUF1CR_MSTRID_SHIFT
DECL|QuadSPI_BUF1CR_MSTRID|macro|QuadSPI_BUF1CR_MSTRID
DECL|QuadSPI_BUF1CR_REG|macro|QuadSPI_BUF1CR_REG
DECL|QuadSPI_BUF1IND_REG|macro|QuadSPI_BUF1IND_REG
DECL|QuadSPI_BUF1IND_TPINDX1_MASK|macro|QuadSPI_BUF1IND_TPINDX1_MASK
DECL|QuadSPI_BUF1IND_TPINDX1_SHIFT|macro|QuadSPI_BUF1IND_TPINDX1_SHIFT
DECL|QuadSPI_BUF1IND_TPINDX1|macro|QuadSPI_BUF1IND_TPINDX1
DECL|QuadSPI_BUF2CR_ADATSZ_MASK|macro|QuadSPI_BUF2CR_ADATSZ_MASK
DECL|QuadSPI_BUF2CR_ADATSZ_SHIFT|macro|QuadSPI_BUF2CR_ADATSZ_SHIFT
DECL|QuadSPI_BUF2CR_ADATSZ|macro|QuadSPI_BUF2CR_ADATSZ
DECL|QuadSPI_BUF2CR_MSTRID_MASK|macro|QuadSPI_BUF2CR_MSTRID_MASK
DECL|QuadSPI_BUF2CR_MSTRID_SHIFT|macro|QuadSPI_BUF2CR_MSTRID_SHIFT
DECL|QuadSPI_BUF2CR_MSTRID|macro|QuadSPI_BUF2CR_MSTRID
DECL|QuadSPI_BUF2CR_REG|macro|QuadSPI_BUF2CR_REG
DECL|QuadSPI_BUF2IND_REG|macro|QuadSPI_BUF2IND_REG
DECL|QuadSPI_BUF2IND_TPINDX2_MASK|macro|QuadSPI_BUF2IND_TPINDX2_MASK
DECL|QuadSPI_BUF2IND_TPINDX2_SHIFT|macro|QuadSPI_BUF2IND_TPINDX2_SHIFT
DECL|QuadSPI_BUF2IND_TPINDX2|macro|QuadSPI_BUF2IND_TPINDX2
DECL|QuadSPI_BUF3CR_ADATSZ_MASK|macro|QuadSPI_BUF3CR_ADATSZ_MASK
DECL|QuadSPI_BUF3CR_ADATSZ_SHIFT|macro|QuadSPI_BUF3CR_ADATSZ_SHIFT
DECL|QuadSPI_BUF3CR_ADATSZ|macro|QuadSPI_BUF3CR_ADATSZ
DECL|QuadSPI_BUF3CR_ALLMST_MASK|macro|QuadSPI_BUF3CR_ALLMST_MASK
DECL|QuadSPI_BUF3CR_ALLMST_SHIFT|macro|QuadSPI_BUF3CR_ALLMST_SHIFT
DECL|QuadSPI_BUF3CR_MSTRID_MASK|macro|QuadSPI_BUF3CR_MSTRID_MASK
DECL|QuadSPI_BUF3CR_MSTRID_SHIFT|macro|QuadSPI_BUF3CR_MSTRID_SHIFT
DECL|QuadSPI_BUF3CR_MSTRID|macro|QuadSPI_BUF3CR_MSTRID
DECL|QuadSPI_BUF3CR_REG|macro|QuadSPI_BUF3CR_REG
DECL|QuadSPI_FLSHCR_REG|macro|QuadSPI_FLSHCR_REG
DECL|QuadSPI_FLSHCR_TCSH_MASK|macro|QuadSPI_FLSHCR_TCSH_MASK
DECL|QuadSPI_FLSHCR_TCSH_SHIFT|macro|QuadSPI_FLSHCR_TCSH_SHIFT
DECL|QuadSPI_FLSHCR_TCSH|macro|QuadSPI_FLSHCR_TCSH
DECL|QuadSPI_FLSHCR_TCSS_MASK|macro|QuadSPI_FLSHCR_TCSS_MASK
DECL|QuadSPI_FLSHCR_TCSS_SHIFT|macro|QuadSPI_FLSHCR_TCSS_SHIFT
DECL|QuadSPI_FLSHCR_TCSS|macro|QuadSPI_FLSHCR_TCSS
DECL|QuadSPI_FLSHCR_TDH_MASK|macro|QuadSPI_FLSHCR_TDH_MASK
DECL|QuadSPI_FLSHCR_TDH_SHIFT|macro|QuadSPI_FLSHCR_TDH_SHIFT
DECL|QuadSPI_FLSHCR_TDH|macro|QuadSPI_FLSHCR_TDH
DECL|QuadSPI_FR_ABOF_MASK|macro|QuadSPI_FR_ABOF_MASK
DECL|QuadSPI_FR_ABOF_SHIFT|macro|QuadSPI_FR_ABOF_SHIFT
DECL|QuadSPI_FR_ABSEF_MASK|macro|QuadSPI_FR_ABSEF_MASK
DECL|QuadSPI_FR_ABSEF_SHIFT|macro|QuadSPI_FR_ABSEF_SHIFT
DECL|QuadSPI_FR_DLPFF_MASK|macro|QuadSPI_FR_DLPFF_MASK
DECL|QuadSPI_FR_DLPFF_SHIFT|macro|QuadSPI_FR_DLPFF_SHIFT
DECL|QuadSPI_FR_ILLINE_MASK|macro|QuadSPI_FR_ILLINE_MASK
DECL|QuadSPI_FR_ILLINE_SHIFT|macro|QuadSPI_FR_ILLINE_SHIFT
DECL|QuadSPI_FR_IPAEF_MASK|macro|QuadSPI_FR_IPAEF_MASK
DECL|QuadSPI_FR_IPAEF_SHIFT|macro|QuadSPI_FR_IPAEF_SHIFT
DECL|QuadSPI_FR_IPGEF_MASK|macro|QuadSPI_FR_IPGEF_MASK
DECL|QuadSPI_FR_IPGEF_SHIFT|macro|QuadSPI_FR_IPGEF_SHIFT
DECL|QuadSPI_FR_IPIEF_MASK|macro|QuadSPI_FR_IPIEF_MASK
DECL|QuadSPI_FR_IPIEF_SHIFT|macro|QuadSPI_FR_IPIEF_SHIFT
DECL|QuadSPI_FR_IUEF_MASK|macro|QuadSPI_FR_IUEF_MASK
DECL|QuadSPI_FR_IUEF_SHIFT|macro|QuadSPI_FR_IUEF_SHIFT
DECL|QuadSPI_FR_RBDF_MASK|macro|QuadSPI_FR_RBDF_MASK
DECL|QuadSPI_FR_RBDF_SHIFT|macro|QuadSPI_FR_RBDF_SHIFT
DECL|QuadSPI_FR_RBOF_MASK|macro|QuadSPI_FR_RBOF_MASK
DECL|QuadSPI_FR_RBOF_SHIFT|macro|QuadSPI_FR_RBOF_SHIFT
DECL|QuadSPI_FR_REG|macro|QuadSPI_FR_REG
DECL|QuadSPI_FR_TBFF_MASK|macro|QuadSPI_FR_TBFF_MASK
DECL|QuadSPI_FR_TBFF_SHIFT|macro|QuadSPI_FR_TBFF_SHIFT
DECL|QuadSPI_FR_TBUF_MASK|macro|QuadSPI_FR_TBUF_MASK
DECL|QuadSPI_FR_TBUF_SHIFT|macro|QuadSPI_FR_TBUF_SHIFT
DECL|QuadSPI_FR_TFF_MASK|macro|QuadSPI_FR_TFF_MASK
DECL|QuadSPI_FR_TFF_SHIFT|macro|QuadSPI_FR_TFF_SHIFT
DECL|QuadSPI_IPCR_IDATSZ_MASK|macro|QuadSPI_IPCR_IDATSZ_MASK
DECL|QuadSPI_IPCR_IDATSZ_SHIFT|macro|QuadSPI_IPCR_IDATSZ_SHIFT
DECL|QuadSPI_IPCR_IDATSZ|macro|QuadSPI_IPCR_IDATSZ
DECL|QuadSPI_IPCR_PAR_EN_MASK|macro|QuadSPI_IPCR_PAR_EN_MASK
DECL|QuadSPI_IPCR_PAR_EN_SHIFT|macro|QuadSPI_IPCR_PAR_EN_SHIFT
DECL|QuadSPI_IPCR_REG|macro|QuadSPI_IPCR_REG
DECL|QuadSPI_IPCR_SEQID_MASK|macro|QuadSPI_IPCR_SEQID_MASK
DECL|QuadSPI_IPCR_SEQID_SHIFT|macro|QuadSPI_IPCR_SEQID_SHIFT
DECL|QuadSPI_IPCR_SEQID|macro|QuadSPI_IPCR_SEQID
DECL|QuadSPI_LCKCR_LOCK_MASK|macro|QuadSPI_LCKCR_LOCK_MASK
DECL|QuadSPI_LCKCR_LOCK_SHIFT|macro|QuadSPI_LCKCR_LOCK_SHIFT
DECL|QuadSPI_LCKCR_REG|macro|QuadSPI_LCKCR_REG
DECL|QuadSPI_LCKCR_UNLOCK_MASK|macro|QuadSPI_LCKCR_UNLOCK_MASK
DECL|QuadSPI_LCKCR_UNLOCK_SHIFT|macro|QuadSPI_LCKCR_UNLOCK_SHIFT
DECL|QuadSPI_LUTKEY_KEY_MASK|macro|QuadSPI_LUTKEY_KEY_MASK
DECL|QuadSPI_LUTKEY_KEY_SHIFT|macro|QuadSPI_LUTKEY_KEY_SHIFT
DECL|QuadSPI_LUTKEY_KEY|macro|QuadSPI_LUTKEY_KEY
DECL|QuadSPI_LUTKEY_REG|macro|QuadSPI_LUTKEY_REG
DECL|QuadSPI_LUT_INSTR0_MASK|macro|QuadSPI_LUT_INSTR0_MASK
DECL|QuadSPI_LUT_INSTR0_SHIFT|macro|QuadSPI_LUT_INSTR0_SHIFT
DECL|QuadSPI_LUT_INSTR0|macro|QuadSPI_LUT_INSTR0
DECL|QuadSPI_LUT_INSTR1_MASK|macro|QuadSPI_LUT_INSTR1_MASK
DECL|QuadSPI_LUT_INSTR1_SHIFT|macro|QuadSPI_LUT_INSTR1_SHIFT
DECL|QuadSPI_LUT_INSTR1|macro|QuadSPI_LUT_INSTR1
DECL|QuadSPI_LUT_OPRND0_MASK|macro|QuadSPI_LUT_OPRND0_MASK
DECL|QuadSPI_LUT_OPRND0_SHIFT|macro|QuadSPI_LUT_OPRND0_SHIFT
DECL|QuadSPI_LUT_OPRND0|macro|QuadSPI_LUT_OPRND0
DECL|QuadSPI_LUT_OPRND1_MASK|macro|QuadSPI_LUT_OPRND1_MASK
DECL|QuadSPI_LUT_OPRND1_SHIFT|macro|QuadSPI_LUT_OPRND1_SHIFT
DECL|QuadSPI_LUT_OPRND1|macro|QuadSPI_LUT_OPRND1
DECL|QuadSPI_LUT_PAD0_MASK|macro|QuadSPI_LUT_PAD0_MASK
DECL|QuadSPI_LUT_PAD0_SHIFT|macro|QuadSPI_LUT_PAD0_SHIFT
DECL|QuadSPI_LUT_PAD0|macro|QuadSPI_LUT_PAD0
DECL|QuadSPI_LUT_PAD1_MASK|macro|QuadSPI_LUT_PAD1_MASK
DECL|QuadSPI_LUT_PAD1_SHIFT|macro|QuadSPI_LUT_PAD1_SHIFT
DECL|QuadSPI_LUT_PAD1|macro|QuadSPI_LUT_PAD1
DECL|QuadSPI_LUT_REG|macro|QuadSPI_LUT_REG
DECL|QuadSPI_MCR_CLR_RXF_MASK|macro|QuadSPI_MCR_CLR_RXF_MASK
DECL|QuadSPI_MCR_CLR_RXF_SHIFT|macro|QuadSPI_MCR_CLR_RXF_SHIFT
DECL|QuadSPI_MCR_CLR_TXF_MASK|macro|QuadSPI_MCR_CLR_TXF_MASK
DECL|QuadSPI_MCR_CLR_TXF_SHIFT|macro|QuadSPI_MCR_CLR_TXF_SHIFT
DECL|QuadSPI_MCR_DDR_EN_MASK|macro|QuadSPI_MCR_DDR_EN_MASK
DECL|QuadSPI_MCR_DDR_EN_SHIFT|macro|QuadSPI_MCR_DDR_EN_SHIFT
DECL|QuadSPI_MCR_DQS_EN_MASK|macro|QuadSPI_MCR_DQS_EN_MASK
DECL|QuadSPI_MCR_DQS_EN_SHIFT|macro|QuadSPI_MCR_DQS_EN_SHIFT
DECL|QuadSPI_MCR_DQS_LOOPBACK_EN_MASK|macro|QuadSPI_MCR_DQS_LOOPBACK_EN_MASK
DECL|QuadSPI_MCR_DQS_LOOPBACK_EN_SHIFT|macro|QuadSPI_MCR_DQS_LOOPBACK_EN_SHIFT
DECL|QuadSPI_MCR_DQS_LOOPBACK_FROM_PAD_MASK|macro|QuadSPI_MCR_DQS_LOOPBACK_FROM_PAD_MASK
DECL|QuadSPI_MCR_DQS_LOOPBACK_FROM_PAD_SHIFT|macro|QuadSPI_MCR_DQS_LOOPBACK_FROM_PAD_SHIFT
DECL|QuadSPI_MCR_DQS_PHASE_EN_MASK|macro|QuadSPI_MCR_DQS_PHASE_EN_MASK
DECL|QuadSPI_MCR_DQS_PHASE_EN_SHIFT|macro|QuadSPI_MCR_DQS_PHASE_EN_SHIFT
DECL|QuadSPI_MCR_END_CFG_MASK|macro|QuadSPI_MCR_END_CFG_MASK
DECL|QuadSPI_MCR_END_CFG_SHIFT|macro|QuadSPI_MCR_END_CFG_SHIFT
DECL|QuadSPI_MCR_END_CFG|macro|QuadSPI_MCR_END_CFG
DECL|QuadSPI_MCR_MDIS_MASK|macro|QuadSPI_MCR_MDIS_MASK
DECL|QuadSPI_MCR_MDIS_SHIFT|macro|QuadSPI_MCR_MDIS_SHIFT
DECL|QuadSPI_MCR_REG|macro|QuadSPI_MCR_REG
DECL|QuadSPI_MCR_SWRSTHD_MASK|macro|QuadSPI_MCR_SWRSTHD_MASK
DECL|QuadSPI_MCR_SWRSTHD_SHIFT|macro|QuadSPI_MCR_SWRSTHD_SHIFT
DECL|QuadSPI_MCR_SWRSTSD_MASK|macro|QuadSPI_MCR_SWRSTSD_MASK
DECL|QuadSPI_MCR_SWRSTSD_SHIFT|macro|QuadSPI_MCR_SWRSTSD_SHIFT
DECL|QuadSPI_MemMapPtr|typedef|} QuadSPI_Type, *QuadSPI_MemMapPtr;
DECL|QuadSPI_RBCT_REG|macro|QuadSPI_RBCT_REG
DECL|QuadSPI_RBCT_RXBRD_MASK|macro|QuadSPI_RBCT_RXBRD_MASK
DECL|QuadSPI_RBCT_RXBRD_SHIFT|macro|QuadSPI_RBCT_RXBRD_SHIFT
DECL|QuadSPI_RBCT_WMRK_MASK|macro|QuadSPI_RBCT_WMRK_MASK
DECL|QuadSPI_RBCT_WMRK_SHIFT|macro|QuadSPI_RBCT_WMRK_SHIFT
DECL|QuadSPI_RBCT_WMRK|macro|QuadSPI_RBCT_WMRK
DECL|QuadSPI_RBDR_REG|macro|QuadSPI_RBDR_REG
DECL|QuadSPI_RBDR_RXDATA_MASK|macro|QuadSPI_RBDR_RXDATA_MASK
DECL|QuadSPI_RBDR_RXDATA_SHIFT|macro|QuadSPI_RBDR_RXDATA_SHIFT
DECL|QuadSPI_RBDR_RXDATA|macro|QuadSPI_RBDR_RXDATA
DECL|QuadSPI_RBSR_RDBFL_MASK|macro|QuadSPI_RBSR_RDBFL_MASK
DECL|QuadSPI_RBSR_RDBFL_SHIFT|macro|QuadSPI_RBSR_RDBFL_SHIFT
DECL|QuadSPI_RBSR_RDBFL|macro|QuadSPI_RBSR_RDBFL
DECL|QuadSPI_RBSR_RDCTR_MASK|macro|QuadSPI_RBSR_RDCTR_MASK
DECL|QuadSPI_RBSR_RDCTR_SHIFT|macro|QuadSPI_RBSR_RDCTR_SHIFT
DECL|QuadSPI_RBSR_RDCTR|macro|QuadSPI_RBSR_RDCTR
DECL|QuadSPI_RBSR_REG|macro|QuadSPI_RBSR_REG
DECL|QuadSPI_RSER_ABOIE_MASK|macro|QuadSPI_RSER_ABOIE_MASK
DECL|QuadSPI_RSER_ABOIE_SHIFT|macro|QuadSPI_RSER_ABOIE_SHIFT
DECL|QuadSPI_RSER_ABSEIE_MASK|macro|QuadSPI_RSER_ABSEIE_MASK
DECL|QuadSPI_RSER_ABSEIE_SHIFT|macro|QuadSPI_RSER_ABSEIE_SHIFT
DECL|QuadSPI_RSER_DLPFIE_MASK|macro|QuadSPI_RSER_DLPFIE_MASK
DECL|QuadSPI_RSER_DLPFIE_SHIFT|macro|QuadSPI_RSER_DLPFIE_SHIFT
DECL|QuadSPI_RSER_ILLINIE_MASK|macro|QuadSPI_RSER_ILLINIE_MASK
DECL|QuadSPI_RSER_ILLINIE_SHIFT|macro|QuadSPI_RSER_ILLINIE_SHIFT
DECL|QuadSPI_RSER_IPAEIE_MASK|macro|QuadSPI_RSER_IPAEIE_MASK
DECL|QuadSPI_RSER_IPAEIE_SHIFT|macro|QuadSPI_RSER_IPAEIE_SHIFT
DECL|QuadSPI_RSER_IPGEIE_MASK|macro|QuadSPI_RSER_IPGEIE_MASK
DECL|QuadSPI_RSER_IPGEIE_SHIFT|macro|QuadSPI_RSER_IPGEIE_SHIFT
DECL|QuadSPI_RSER_IPIEIE_MASK|macro|QuadSPI_RSER_IPIEIE_MASK
DECL|QuadSPI_RSER_IPIEIE_SHIFT|macro|QuadSPI_RSER_IPIEIE_SHIFT
DECL|QuadSPI_RSER_IUEIE_MASK|macro|QuadSPI_RSER_IUEIE_MASK
DECL|QuadSPI_RSER_IUEIE_SHIFT|macro|QuadSPI_RSER_IUEIE_SHIFT
DECL|QuadSPI_RSER_RBDDE_MASK|macro|QuadSPI_RSER_RBDDE_MASK
DECL|QuadSPI_RSER_RBDDE_SHIFT|macro|QuadSPI_RSER_RBDDE_SHIFT
DECL|QuadSPI_RSER_RBDIE_MASK|macro|QuadSPI_RSER_RBDIE_MASK
DECL|QuadSPI_RSER_RBDIE_SHIFT|macro|QuadSPI_RSER_RBDIE_SHIFT
DECL|QuadSPI_RSER_RBOIE_MASK|macro|QuadSPI_RSER_RBOIE_MASK
DECL|QuadSPI_RSER_RBOIE_SHIFT|macro|QuadSPI_RSER_RBOIE_SHIFT
DECL|QuadSPI_RSER_REG|macro|QuadSPI_RSER_REG
DECL|QuadSPI_RSER_RESERVED_MASK|macro|QuadSPI_RSER_RESERVED_MASK
DECL|QuadSPI_RSER_RESERVED_SHIFT|macro|QuadSPI_RSER_RESERVED_SHIFT
DECL|QuadSPI_RSER_RESERVED|macro|QuadSPI_RSER_RESERVED
DECL|QuadSPI_RSER_TBFIE_MASK|macro|QuadSPI_RSER_TBFIE_MASK
DECL|QuadSPI_RSER_TBFIE_SHIFT|macro|QuadSPI_RSER_TBFIE_SHIFT
DECL|QuadSPI_RSER_TBUIE_MASK|macro|QuadSPI_RSER_TBUIE_MASK
DECL|QuadSPI_RSER_TBUIE_SHIFT|macro|QuadSPI_RSER_TBUIE_SHIFT
DECL|QuadSPI_RSER_TFIE_MASK|macro|QuadSPI_RSER_TFIE_MASK
DECL|QuadSPI_RSER_TFIE_SHIFT|macro|QuadSPI_RSER_TFIE_SHIFT
DECL|QuadSPI_SFA1AD_REG|macro|QuadSPI_SFA1AD_REG
DECL|QuadSPI_SFA1AD_TPADA1_MASK|macro|QuadSPI_SFA1AD_TPADA1_MASK
DECL|QuadSPI_SFA1AD_TPADA1_SHIFT|macro|QuadSPI_SFA1AD_TPADA1_SHIFT
DECL|QuadSPI_SFA1AD_TPADA1|macro|QuadSPI_SFA1AD_TPADA1
DECL|QuadSPI_SFA2AD_REG|macro|QuadSPI_SFA2AD_REG
DECL|QuadSPI_SFA2AD_TPADA2_MASK|macro|QuadSPI_SFA2AD_TPADA2_MASK
DECL|QuadSPI_SFA2AD_TPADA2_SHIFT|macro|QuadSPI_SFA2AD_TPADA2_SHIFT
DECL|QuadSPI_SFA2AD_TPADA2|macro|QuadSPI_SFA2AD_TPADA2
DECL|QuadSPI_SFAR_REG|macro|QuadSPI_SFAR_REG
DECL|QuadSPI_SFAR_SFADR_MASK|macro|QuadSPI_SFAR_SFADR_MASK
DECL|QuadSPI_SFAR_SFADR_SHIFT|macro|QuadSPI_SFAR_SFADR_SHIFT
DECL|QuadSPI_SFAR_SFADR|macro|QuadSPI_SFAR_SFADR
DECL|QuadSPI_SFB1AD_REG|macro|QuadSPI_SFB1AD_REG
DECL|QuadSPI_SFB1AD_TPADB1_MASK|macro|QuadSPI_SFB1AD_TPADB1_MASK
DECL|QuadSPI_SFB1AD_TPADB1_SHIFT|macro|QuadSPI_SFB1AD_TPADB1_SHIFT
DECL|QuadSPI_SFB1AD_TPADB1|macro|QuadSPI_SFB1AD_TPADB1
DECL|QuadSPI_SFB2AD_REG|macro|QuadSPI_SFB2AD_REG
DECL|QuadSPI_SFB2AD_TPADB2_MASK|macro|QuadSPI_SFB2AD_TPADB2_MASK
DECL|QuadSPI_SFB2AD_TPADB2_SHIFT|macro|QuadSPI_SFB2AD_TPADB2_SHIFT
DECL|QuadSPI_SFB2AD_TPADB2|macro|QuadSPI_SFB2AD_TPADB2
DECL|QuadSPI_SMPR_DDRSMP_MASK|macro|QuadSPI_SMPR_DDRSMP_MASK
DECL|QuadSPI_SMPR_DDRSMP_SHIFT|macro|QuadSPI_SMPR_DDRSMP_SHIFT
DECL|QuadSPI_SMPR_DDRSMP|macro|QuadSPI_SMPR_DDRSMP
DECL|QuadSPI_SMPR_REG|macro|QuadSPI_SMPR_REG
DECL|QuadSPI_SMPR_SDRSMP_MASK|macro|QuadSPI_SMPR_SDRSMP_MASK
DECL|QuadSPI_SMPR_SDRSMP_SHIFT|macro|QuadSPI_SMPR_SDRSMP_SHIFT
DECL|QuadSPI_SMPR_SDRSMP|macro|QuadSPI_SMPR_SDRSMP
DECL|QuadSPI_SPNDST_DATLFT_MASK|macro|QuadSPI_SPNDST_DATLFT_MASK
DECL|QuadSPI_SPNDST_DATLFT_SHIFT|macro|QuadSPI_SPNDST_DATLFT_SHIFT
DECL|QuadSPI_SPNDST_DATLFT|macro|QuadSPI_SPNDST_DATLFT
DECL|QuadSPI_SPNDST_REG|macro|QuadSPI_SPNDST_REG
DECL|QuadSPI_SPNDST_SPDBUF_MASK|macro|QuadSPI_SPNDST_SPDBUF_MASK
DECL|QuadSPI_SPNDST_SPDBUF_SHIFT|macro|QuadSPI_SPNDST_SPDBUF_SHIFT
DECL|QuadSPI_SPNDST_SPDBUF|macro|QuadSPI_SPNDST_SPDBUF
DECL|QuadSPI_SPNDST_SUSPND_MASK|macro|QuadSPI_SPNDST_SUSPND_MASK
DECL|QuadSPI_SPNDST_SUSPND_SHIFT|macro|QuadSPI_SPNDST_SUSPND_SHIFT
DECL|QuadSPI_SPTRCLR_BFPTRC_MASK|macro|QuadSPI_SPTRCLR_BFPTRC_MASK
DECL|QuadSPI_SPTRCLR_BFPTRC_SHIFT|macro|QuadSPI_SPTRCLR_BFPTRC_SHIFT
DECL|QuadSPI_SPTRCLR_IPPTRC_MASK|macro|QuadSPI_SPTRCLR_IPPTRC_MASK
DECL|QuadSPI_SPTRCLR_IPPTRC_SHIFT|macro|QuadSPI_SPTRCLR_IPPTRC_SHIFT
DECL|QuadSPI_SPTRCLR_REG|macro|QuadSPI_SPTRCLR_REG
DECL|QuadSPI_SR_AHB0FUL_MASK|macro|QuadSPI_SR_AHB0FUL_MASK
DECL|QuadSPI_SR_AHB0FUL_SHIFT|macro|QuadSPI_SR_AHB0FUL_SHIFT
DECL|QuadSPI_SR_AHB0NE_MASK|macro|QuadSPI_SR_AHB0NE_MASK
DECL|QuadSPI_SR_AHB0NE_SHIFT|macro|QuadSPI_SR_AHB0NE_SHIFT
DECL|QuadSPI_SR_AHB1FUL_MASK|macro|QuadSPI_SR_AHB1FUL_MASK
DECL|QuadSPI_SR_AHB1FUL_SHIFT|macro|QuadSPI_SR_AHB1FUL_SHIFT
DECL|QuadSPI_SR_AHB1NE_MASK|macro|QuadSPI_SR_AHB1NE_MASK
DECL|QuadSPI_SR_AHB1NE_SHIFT|macro|QuadSPI_SR_AHB1NE_SHIFT
DECL|QuadSPI_SR_AHB2FUL_MASK|macro|QuadSPI_SR_AHB2FUL_MASK
DECL|QuadSPI_SR_AHB2FUL_SHIFT|macro|QuadSPI_SR_AHB2FUL_SHIFT
DECL|QuadSPI_SR_AHB2NE_MASK|macro|QuadSPI_SR_AHB2NE_MASK
DECL|QuadSPI_SR_AHB2NE_SHIFT|macro|QuadSPI_SR_AHB2NE_SHIFT
DECL|QuadSPI_SR_AHB3FUL_MASK|macro|QuadSPI_SR_AHB3FUL_MASK
DECL|QuadSPI_SR_AHB3FUL_SHIFT|macro|QuadSPI_SR_AHB3FUL_SHIFT
DECL|QuadSPI_SR_AHB3NE_MASK|macro|QuadSPI_SR_AHB3NE_MASK
DECL|QuadSPI_SR_AHB3NE_SHIFT|macro|QuadSPI_SR_AHB3NE_SHIFT
DECL|QuadSPI_SR_AHBGNT_MASK|macro|QuadSPI_SR_AHBGNT_MASK
DECL|QuadSPI_SR_AHBGNT_SHIFT|macro|QuadSPI_SR_AHBGNT_SHIFT
DECL|QuadSPI_SR_AHBTRN_MASK|macro|QuadSPI_SR_AHBTRN_MASK
DECL|QuadSPI_SR_AHBTRN_SHIFT|macro|QuadSPI_SR_AHBTRN_SHIFT
DECL|QuadSPI_SR_AHB_ACC_MASK|macro|QuadSPI_SR_AHB_ACC_MASK
DECL|QuadSPI_SR_AHB_ACC_SHIFT|macro|QuadSPI_SR_AHB_ACC_SHIFT
DECL|QuadSPI_SR_BUSY_MASK|macro|QuadSPI_SR_BUSY_MASK
DECL|QuadSPI_SR_BUSY_SHIFT|macro|QuadSPI_SR_BUSY_SHIFT
DECL|QuadSPI_SR_DLPSMP_MASK|macro|QuadSPI_SR_DLPSMP_MASK
DECL|QuadSPI_SR_DLPSMP_SHIFT|macro|QuadSPI_SR_DLPSMP_SHIFT
DECL|QuadSPI_SR_DLPSMP|macro|QuadSPI_SR_DLPSMP
DECL|QuadSPI_SR_IP_ACC_MASK|macro|QuadSPI_SR_IP_ACC_MASK
DECL|QuadSPI_SR_IP_ACC_SHIFT|macro|QuadSPI_SR_IP_ACC_SHIFT
DECL|QuadSPI_SR_REG|macro|QuadSPI_SR_REG
DECL|QuadSPI_SR_RESERVED_MASK|macro|QuadSPI_SR_RESERVED_MASK
DECL|QuadSPI_SR_RESERVED_SHIFT|macro|QuadSPI_SR_RESERVED_SHIFT
DECL|QuadSPI_SR_RXDMA_MASK|macro|QuadSPI_SR_RXDMA_MASK
DECL|QuadSPI_SR_RXDMA_SHIFT|macro|QuadSPI_SR_RXDMA_SHIFT
DECL|QuadSPI_SR_RXFULL_MASK|macro|QuadSPI_SR_RXFULL_MASK
DECL|QuadSPI_SR_RXFULL_SHIFT|macro|QuadSPI_SR_RXFULL_SHIFT
DECL|QuadSPI_SR_RXWE_MASK|macro|QuadSPI_SR_RXWE_MASK
DECL|QuadSPI_SR_RXWE_SHIFT|macro|QuadSPI_SR_RXWE_SHIFT
DECL|QuadSPI_SR_TXEDA_MASK|macro|QuadSPI_SR_TXEDA_MASK
DECL|QuadSPI_SR_TXEDA_SHIFT|macro|QuadSPI_SR_TXEDA_SHIFT
DECL|QuadSPI_SR_TXFULL_MASK|macro|QuadSPI_SR_TXFULL_MASK
DECL|QuadSPI_SR_TXFULL_SHIFT|macro|QuadSPI_SR_TXFULL_SHIFT
DECL|QuadSPI_TBDR_REG|macro|QuadSPI_TBDR_REG
DECL|QuadSPI_TBDR_TXDATA_MASK|macro|QuadSPI_TBDR_TXDATA_MASK
DECL|QuadSPI_TBDR_TXDATA_SHIFT|macro|QuadSPI_TBDR_TXDATA_SHIFT
DECL|QuadSPI_TBDR_TXDATA|macro|QuadSPI_TBDR_TXDATA
DECL|QuadSPI_TBSR_REG|macro|QuadSPI_TBSR_REG
DECL|QuadSPI_TBSR_TRBFL_MASK|macro|QuadSPI_TBSR_TRBFL_MASK
DECL|QuadSPI_TBSR_TRBFL_SHIFT|macro|QuadSPI_TBSR_TRBFL_SHIFT
DECL|QuadSPI_TBSR_TRBFL|macro|QuadSPI_TBSR_TRBFL
DECL|QuadSPI_TBSR_TRCTR_MASK|macro|QuadSPI_TBSR_TRCTR_MASK
DECL|QuadSPI_TBSR_TRCTR_SHIFT|macro|QuadSPI_TBSR_TRCTR_SHIFT
DECL|QuadSPI_TBSR_TRCTR|macro|QuadSPI_TBSR_TRCTR
DECL|QuadSPI_Type|typedef|} QuadSPI_Type, *QuadSPI_MemMapPtr;
DECL|RACC|member|__IO uint32_t RACC; /**< Receive Accelerator Function Configuration, offset: 0x1C4 */
DECL|RAEM|member|__IO uint32_t RAEM; /**< Receive FIFO Almost Empty Threshold, offset: 0x198 */
DECL|RAFL|member|__IO uint32_t RAFL; /**< Receive FIFO Almost Full Threshold, offset: 0x19C */
DECL|RANKCTL|member|__IO uint32_t RANKCTL; /**< Rank Control Register, offset: 0xF4 */
DECL|RBCT|member|__IO uint32_t RBCT; /**< RX Buffer Control Register, offset: 0x110 */
DECL|RBDR|member|__IO uint32_t RBDR[32]; /**< RX Buffer Data Register, array offset: 0x200, array step: 0x4 */
DECL|RBSR|member|__I uint32_t RBSR; /**< RX Buffer Status Register, offset: 0x10C */
DECL|RCMR|member|__IO uint32_t RCMR[2]; /**< Receive Classification Match Register for Class n, array offset: 0x1C8, array step: 0x4 */
DECL|RCOSC_CONFIG0_CLR|member|__IO uint32_t RCOSC_CONFIG0_CLR; /**< Anadig 24MHz RC Osc. config0 Register, offset: 0x18 */
DECL|RCOSC_CONFIG0_SET|member|__IO uint32_t RCOSC_CONFIG0_SET; /**< Anadig 24MHz RC Osc. config0 Register, offset: 0x14 */
DECL|RCOSC_CONFIG0_TOG|member|__IO uint32_t RCOSC_CONFIG0_TOG; /**< Anadig 24MHz RC Osc. config0 Register, offset: 0x1C */
DECL|RCOSC_CONFIG0|member|__IO uint32_t RCOSC_CONFIG0; /**< Anadig 24MHz RC Osc. config0 Register, offset: 0x10 */
DECL|RCOSC_CONFIG1_CLR|member|__IO uint32_t RCOSC_CONFIG1_CLR; /**< Anadig 24MHz RC Osc. config1 Register, offset: 0x28 */
DECL|RCOSC_CONFIG1_SET|member|__IO uint32_t RCOSC_CONFIG1_SET; /**< Anadig 24MHz RC Osc. config1 Register, offset: 0x24 */
DECL|RCOSC_CONFIG1_TOG|member|__IO uint32_t RCOSC_CONFIG1_TOG; /**< Anadig 24MHz RC Osc. config1 Register, offset: 0x2C */
DECL|RCOSC_CONFIG1|member|__IO uint32_t RCOSC_CONFIG1; /**< Anadig 24MHz RC Osc. config1 Register, offset: 0x20 */
DECL|RCOSC_CONFIG2_CLR|member|__IO uint32_t RCOSC_CONFIG2_CLR; /**< Anadig 24MHz RC Osc. config2 Register, offset: 0x38 */
DECL|RCOSC_CONFIG2_SET|member|__IO uint32_t RCOSC_CONFIG2_SET; /**< Anadig 24MHz RC Osc. config2 Register, offset: 0x34 */
DECL|RCOSC_CONFIG2_TOG|member|__IO uint32_t RCOSC_CONFIG2_TOG; /**< Anadig 24MHz RC Osc. config2 Register, offset: 0x3C */
DECL|RCOSC_CONFIG2|member|__IO uint32_t RCOSC_CONFIG2; /**< Anadig 24MHz RC Osc. config2 Register, offset: 0x30 */
DECL|RCR1|member|__IO uint32_t RCR1; /**< SAI Receive Configuration 1 Register, offset: 0x84 */
DECL|RCR2|member|__IO uint32_t RCR2; /**< SAI Receive Configuration 2 Register, offset: 0x88 */
DECL|RCR3|member|__IO uint32_t RCR3; /**< SAI Receive Configuration 3 Register, offset: 0x8C */
DECL|RCR4|member|__IO uint32_t RCR4; /**< SAI Receive Configuration 4 Register, offset: 0x90 */
DECL|RCR5|member|__IO uint32_t RCR5; /**< SAI Receive Configuration 5 Register, offset: 0x94 */
DECL|RCR|member|__IO uint32_t RCR; /**< Receive Control Register, offset: 0x84 */
DECL|RCSR|member|__IO uint32_t RCSR; /**< SAI Receive Control Register, offset: 0x80 */
DECL|RCV_BUF|member|__I uint32_t RCV_BUF; /**< SIM Receive Buffer Register, offset: 0x10 */
DECL|RCV_FIFO_CNT|member|__I uint32_t RCV_FIFO_CNT; /**< SIM Receive FIFO Counter Register, offset: 0x70 */
DECL|RCV_FIFO_RPTR|member|__I uint32_t RCV_FIFO_RPTR; /**< SIM Receive FIFO Read Pointer Register, offset: 0x78 */
DECL|RCV_FIFO_WPTR|member|__I uint32_t RCV_FIFO_WPTR; /**< SIM Receive FIFO Write Pointer Register, offset: 0x74 */
DECL|RCV_STATUS|member|__IO uint32_t RCV_STATUS; /**< SIM Receive Status Register, offset: 0x2C */
DECL|RCV_THRESHOLD|member|__IO uint32_t RCV_THRESHOLD; /**< SIM Receive Threshold Register, offset: 0x20 */
DECL|RDAR1|member|__IO uint32_t RDAR1; /**< Receive Descriptor Active Register - Ring 1, offset: 0x1E0 */
DECL|RDAR2|member|__IO uint32_t RDAR2; /**< Receive Descriptor Active Register - Ring 2, offset: 0x1E8 */
DECL|RDAR|member|__IO uint32_t RDAR; /**< Receive Descriptor Active Register, offset: 0x10 */
DECL|RDATA0|member|__IO uint32_t RDATA0; /**< , offset: 0x3A0 */
DECL|RDC_BASE_ADDRS|macro|RDC_BASE_ADDRS
DECL|RDC_BASE_PTRS|macro|RDC_BASE_PTRS
DECL|RDC_BASE_PTR|macro|RDC_BASE_PTR
DECL|RDC_BASE|macro|RDC_BASE
DECL|RDC_INTCTRL_RCI_EN_MASK|macro|RDC_INTCTRL_RCI_EN_MASK
DECL|RDC_INTCTRL_RCI_EN_SHIFT|macro|RDC_INTCTRL_RCI_EN_SHIFT
DECL|RDC_INTCTRL_REG|macro|RDC_INTCTRL_REG
DECL|RDC_INTCTRL|macro|RDC_INTCTRL
DECL|RDC_INTSTAT_INT_MASK|macro|RDC_INTSTAT_INT_MASK
DECL|RDC_INTSTAT_INT_SHIFT|macro|RDC_INTSTAT_INT_SHIFT
DECL|RDC_INTSTAT_REG|macro|RDC_INTSTAT_REG
DECL|RDC_INTSTAT|macro|RDC_INTSTAT
DECL|RDC_IRQS|macro|RDC_IRQS
DECL|RDC_IRQn|enumerator|RDC_IRQn = 39, /**< RDC interrupt */
DECL|RDC_MDA0|macro|RDC_MDA0
DECL|RDC_MDA10|macro|RDC_MDA10
DECL|RDC_MDA11|macro|RDC_MDA11
DECL|RDC_MDA12|macro|RDC_MDA12
DECL|RDC_MDA13|macro|RDC_MDA13
DECL|RDC_MDA14|macro|RDC_MDA14
DECL|RDC_MDA15|macro|RDC_MDA15
DECL|RDC_MDA16|macro|RDC_MDA16
DECL|RDC_MDA17|macro|RDC_MDA17
DECL|RDC_MDA18|macro|RDC_MDA18
DECL|RDC_MDA19|macro|RDC_MDA19
DECL|RDC_MDA1|macro|RDC_MDA1
DECL|RDC_MDA20|macro|RDC_MDA20
DECL|RDC_MDA21|macro|RDC_MDA21
DECL|RDC_MDA22|macro|RDC_MDA22
DECL|RDC_MDA23|macro|RDC_MDA23
DECL|RDC_MDA24|macro|RDC_MDA24
DECL|RDC_MDA25|macro|RDC_MDA25
DECL|RDC_MDA26|macro|RDC_MDA26
DECL|RDC_MDA2|macro|RDC_MDA2
DECL|RDC_MDA3|macro|RDC_MDA3
DECL|RDC_MDA4|macro|RDC_MDA4
DECL|RDC_MDA5|macro|RDC_MDA5
DECL|RDC_MDA6|macro|RDC_MDA6
DECL|RDC_MDA7|macro|RDC_MDA7
DECL|RDC_MDA8|macro|RDC_MDA8
DECL|RDC_MDA9|macro|RDC_MDA9
DECL|RDC_MDA_DID_MASK|macro|RDC_MDA_DID_MASK
DECL|RDC_MDA_DID_SHIFT|macro|RDC_MDA_DID_SHIFT
DECL|RDC_MDA_DID|macro|RDC_MDA_DID
DECL|RDC_MDA_LCK_MASK|macro|RDC_MDA_LCK_MASK
DECL|RDC_MDA_LCK_SHIFT|macro|RDC_MDA_LCK_SHIFT
DECL|RDC_MDA_REG|macro|RDC_MDA_REG
DECL|RDC_MDA|macro|RDC_MDA
DECL|RDC_MRC0|macro|RDC_MRC0
DECL|RDC_MRC10|macro|RDC_MRC10
DECL|RDC_MRC11|macro|RDC_MRC11
DECL|RDC_MRC12|macro|RDC_MRC12
DECL|RDC_MRC13|macro|RDC_MRC13
DECL|RDC_MRC14|macro|RDC_MRC14
DECL|RDC_MRC15|macro|RDC_MRC15
DECL|RDC_MRC16|macro|RDC_MRC16
DECL|RDC_MRC17|macro|RDC_MRC17
DECL|RDC_MRC18|macro|RDC_MRC18
DECL|RDC_MRC19|macro|RDC_MRC19
DECL|RDC_MRC1|macro|RDC_MRC1
DECL|RDC_MRC20|macro|RDC_MRC20
DECL|RDC_MRC21|macro|RDC_MRC21
DECL|RDC_MRC22|macro|RDC_MRC22
DECL|RDC_MRC23|macro|RDC_MRC23
DECL|RDC_MRC24|macro|RDC_MRC24
DECL|RDC_MRC25|macro|RDC_MRC25
DECL|RDC_MRC26|macro|RDC_MRC26
DECL|RDC_MRC27|macro|RDC_MRC27
DECL|RDC_MRC28|macro|RDC_MRC28
DECL|RDC_MRC29|macro|RDC_MRC29
DECL|RDC_MRC2|macro|RDC_MRC2
DECL|RDC_MRC30|macro|RDC_MRC30
DECL|RDC_MRC31|macro|RDC_MRC31
DECL|RDC_MRC32|macro|RDC_MRC32
DECL|RDC_MRC33|macro|RDC_MRC33
DECL|RDC_MRC34|macro|RDC_MRC34
DECL|RDC_MRC35|macro|RDC_MRC35
DECL|RDC_MRC36|macro|RDC_MRC36
DECL|RDC_MRC37|macro|RDC_MRC37
DECL|RDC_MRC38|macro|RDC_MRC38
DECL|RDC_MRC39|macro|RDC_MRC39
DECL|RDC_MRC3|macro|RDC_MRC3
DECL|RDC_MRC40|macro|RDC_MRC40
DECL|RDC_MRC41|macro|RDC_MRC41
DECL|RDC_MRC42|macro|RDC_MRC42
DECL|RDC_MRC43|macro|RDC_MRC43
DECL|RDC_MRC44|macro|RDC_MRC44
DECL|RDC_MRC45|macro|RDC_MRC45
DECL|RDC_MRC46|macro|RDC_MRC46
DECL|RDC_MRC47|macro|RDC_MRC47
DECL|RDC_MRC48|macro|RDC_MRC48
DECL|RDC_MRC49|macro|RDC_MRC49
DECL|RDC_MRC4|macro|RDC_MRC4
DECL|RDC_MRC50|macro|RDC_MRC50
DECL|RDC_MRC51|macro|RDC_MRC51
DECL|RDC_MRC5|macro|RDC_MRC5
DECL|RDC_MRC6|macro|RDC_MRC6
DECL|RDC_MRC7|macro|RDC_MRC7
DECL|RDC_MRC8|macro|RDC_MRC8
DECL|RDC_MRC9|macro|RDC_MRC9
DECL|RDC_MRC_D0R_MASK|macro|RDC_MRC_D0R_MASK
DECL|RDC_MRC_D0R_SHIFT|macro|RDC_MRC_D0R_SHIFT
DECL|RDC_MRC_D0W_MASK|macro|RDC_MRC_D0W_MASK
DECL|RDC_MRC_D0W_SHIFT|macro|RDC_MRC_D0W_SHIFT
DECL|RDC_MRC_D1R_MASK|macro|RDC_MRC_D1R_MASK
DECL|RDC_MRC_D1R_SHIFT|macro|RDC_MRC_D1R_SHIFT
DECL|RDC_MRC_D1W_MASK|macro|RDC_MRC_D1W_MASK
DECL|RDC_MRC_D1W_SHIFT|macro|RDC_MRC_D1W_SHIFT
DECL|RDC_MRC_D2R_MASK|macro|RDC_MRC_D2R_MASK
DECL|RDC_MRC_D2R_SHIFT|macro|RDC_MRC_D2R_SHIFT
DECL|RDC_MRC_D2W_MASK|macro|RDC_MRC_D2W_MASK
DECL|RDC_MRC_D2W_SHIFT|macro|RDC_MRC_D2W_SHIFT
DECL|RDC_MRC_D3R_MASK|macro|RDC_MRC_D3R_MASK
DECL|RDC_MRC_D3R_SHIFT|macro|RDC_MRC_D3R_SHIFT
DECL|RDC_MRC_D3W_MASK|macro|RDC_MRC_D3W_MASK
DECL|RDC_MRC_D3W_SHIFT|macro|RDC_MRC_D3W_SHIFT
DECL|RDC_MRC_ENA_MASK|macro|RDC_MRC_ENA_MASK
DECL|RDC_MRC_ENA_SHIFT|macro|RDC_MRC_ENA_SHIFT
DECL|RDC_MRC_LCK_MASK|macro|RDC_MRC_LCK_MASK
DECL|RDC_MRC_LCK_SHIFT|macro|RDC_MRC_LCK_SHIFT
DECL|RDC_MRC_REG|macro|RDC_MRC_REG
DECL|RDC_MRC|macro|RDC_MRC
DECL|RDC_MREA0|macro|RDC_MREA0
DECL|RDC_MREA10|macro|RDC_MREA10
DECL|RDC_MREA11|macro|RDC_MREA11
DECL|RDC_MREA12|macro|RDC_MREA12
DECL|RDC_MREA13|macro|RDC_MREA13
DECL|RDC_MREA14|macro|RDC_MREA14
DECL|RDC_MREA15|macro|RDC_MREA15
DECL|RDC_MREA16|macro|RDC_MREA16
DECL|RDC_MREA17|macro|RDC_MREA17
DECL|RDC_MREA18|macro|RDC_MREA18
DECL|RDC_MREA19|macro|RDC_MREA19
DECL|RDC_MREA1|macro|RDC_MREA1
DECL|RDC_MREA20|macro|RDC_MREA20
DECL|RDC_MREA21|macro|RDC_MREA21
DECL|RDC_MREA22|macro|RDC_MREA22
DECL|RDC_MREA23|macro|RDC_MREA23
DECL|RDC_MREA24|macro|RDC_MREA24
DECL|RDC_MREA25|macro|RDC_MREA25
DECL|RDC_MREA26|macro|RDC_MREA26
DECL|RDC_MREA27|macro|RDC_MREA27
DECL|RDC_MREA28|macro|RDC_MREA28
DECL|RDC_MREA29|macro|RDC_MREA29
DECL|RDC_MREA2|macro|RDC_MREA2
DECL|RDC_MREA30|macro|RDC_MREA30
DECL|RDC_MREA31|macro|RDC_MREA31
DECL|RDC_MREA32|macro|RDC_MREA32
DECL|RDC_MREA33|macro|RDC_MREA33
DECL|RDC_MREA34|macro|RDC_MREA34
DECL|RDC_MREA35|macro|RDC_MREA35
DECL|RDC_MREA36|macro|RDC_MREA36
DECL|RDC_MREA37|macro|RDC_MREA37
DECL|RDC_MREA38|macro|RDC_MREA38
DECL|RDC_MREA39|macro|RDC_MREA39
DECL|RDC_MREA3|macro|RDC_MREA3
DECL|RDC_MREA40|macro|RDC_MREA40
DECL|RDC_MREA41|macro|RDC_MREA41
DECL|RDC_MREA42|macro|RDC_MREA42
DECL|RDC_MREA43|macro|RDC_MREA43
DECL|RDC_MREA44|macro|RDC_MREA44
DECL|RDC_MREA45|macro|RDC_MREA45
DECL|RDC_MREA46|macro|RDC_MREA46
DECL|RDC_MREA47|macro|RDC_MREA47
DECL|RDC_MREA48|macro|RDC_MREA48
DECL|RDC_MREA49|macro|RDC_MREA49
DECL|RDC_MREA4|macro|RDC_MREA4
DECL|RDC_MREA50|macro|RDC_MREA50
DECL|RDC_MREA51|macro|RDC_MREA51
DECL|RDC_MREA5|macro|RDC_MREA5
DECL|RDC_MREA6|macro|RDC_MREA6
DECL|RDC_MREA7|macro|RDC_MREA7
DECL|RDC_MREA8|macro|RDC_MREA8
DECL|RDC_MREA9|macro|RDC_MREA9
DECL|RDC_MREA_EADR_MASK|macro|RDC_MREA_EADR_MASK
DECL|RDC_MREA_EADR_SHIFT|macro|RDC_MREA_EADR_SHIFT
DECL|RDC_MREA_EADR|macro|RDC_MREA_EADR
DECL|RDC_MREA_REG|macro|RDC_MREA_REG
DECL|RDC_MREA|macro|RDC_MREA
DECL|RDC_MRSA0|macro|RDC_MRSA0
DECL|RDC_MRSA10|macro|RDC_MRSA10
DECL|RDC_MRSA11|macro|RDC_MRSA11
DECL|RDC_MRSA12|macro|RDC_MRSA12
DECL|RDC_MRSA13|macro|RDC_MRSA13
DECL|RDC_MRSA14|macro|RDC_MRSA14
DECL|RDC_MRSA15|macro|RDC_MRSA15
DECL|RDC_MRSA16|macro|RDC_MRSA16
DECL|RDC_MRSA17|macro|RDC_MRSA17
DECL|RDC_MRSA18|macro|RDC_MRSA18
DECL|RDC_MRSA19|macro|RDC_MRSA19
DECL|RDC_MRSA1|macro|RDC_MRSA1
DECL|RDC_MRSA20|macro|RDC_MRSA20
DECL|RDC_MRSA21|macro|RDC_MRSA21
DECL|RDC_MRSA22|macro|RDC_MRSA22
DECL|RDC_MRSA23|macro|RDC_MRSA23
DECL|RDC_MRSA24|macro|RDC_MRSA24
DECL|RDC_MRSA25|macro|RDC_MRSA25
DECL|RDC_MRSA26|macro|RDC_MRSA26
DECL|RDC_MRSA27|macro|RDC_MRSA27
DECL|RDC_MRSA28|macro|RDC_MRSA28
DECL|RDC_MRSA29|macro|RDC_MRSA29
DECL|RDC_MRSA2|macro|RDC_MRSA2
DECL|RDC_MRSA30|macro|RDC_MRSA30
DECL|RDC_MRSA31|macro|RDC_MRSA31
DECL|RDC_MRSA32|macro|RDC_MRSA32
DECL|RDC_MRSA33|macro|RDC_MRSA33
DECL|RDC_MRSA34|macro|RDC_MRSA34
DECL|RDC_MRSA35|macro|RDC_MRSA35
DECL|RDC_MRSA36|macro|RDC_MRSA36
DECL|RDC_MRSA37|macro|RDC_MRSA37
DECL|RDC_MRSA38|macro|RDC_MRSA38
DECL|RDC_MRSA39|macro|RDC_MRSA39
DECL|RDC_MRSA3|macro|RDC_MRSA3
DECL|RDC_MRSA40|macro|RDC_MRSA40
DECL|RDC_MRSA41|macro|RDC_MRSA41
DECL|RDC_MRSA42|macro|RDC_MRSA42
DECL|RDC_MRSA43|macro|RDC_MRSA43
DECL|RDC_MRSA44|macro|RDC_MRSA44
DECL|RDC_MRSA45|macro|RDC_MRSA45
DECL|RDC_MRSA46|macro|RDC_MRSA46
DECL|RDC_MRSA47|macro|RDC_MRSA47
DECL|RDC_MRSA48|macro|RDC_MRSA48
DECL|RDC_MRSA49|macro|RDC_MRSA49
DECL|RDC_MRSA4|macro|RDC_MRSA4
DECL|RDC_MRSA50|macro|RDC_MRSA50
DECL|RDC_MRSA51|macro|RDC_MRSA51
DECL|RDC_MRSA5|macro|RDC_MRSA5
DECL|RDC_MRSA6|macro|RDC_MRSA6
DECL|RDC_MRSA7|macro|RDC_MRSA7
DECL|RDC_MRSA8|macro|RDC_MRSA8
DECL|RDC_MRSA9|macro|RDC_MRSA9
DECL|RDC_MRSA_REG|macro|RDC_MRSA_REG
DECL|RDC_MRSA_SADR_MASK|macro|RDC_MRSA_SADR_MASK
DECL|RDC_MRSA_SADR_SHIFT|macro|RDC_MRSA_SADR_SHIFT
DECL|RDC_MRSA_SADR|macro|RDC_MRSA_SADR
DECL|RDC_MRSA|macro|RDC_MRSA
DECL|RDC_MRVS0|macro|RDC_MRVS0
DECL|RDC_MRVS10|macro|RDC_MRVS10
DECL|RDC_MRVS11|macro|RDC_MRVS11
DECL|RDC_MRVS12|macro|RDC_MRVS12
DECL|RDC_MRVS13|macro|RDC_MRVS13
DECL|RDC_MRVS14|macro|RDC_MRVS14
DECL|RDC_MRVS15|macro|RDC_MRVS15
DECL|RDC_MRVS16|macro|RDC_MRVS16
DECL|RDC_MRVS17|macro|RDC_MRVS17
DECL|RDC_MRVS18|macro|RDC_MRVS18
DECL|RDC_MRVS19|macro|RDC_MRVS19
DECL|RDC_MRVS1|macro|RDC_MRVS1
DECL|RDC_MRVS20|macro|RDC_MRVS20
DECL|RDC_MRVS21|macro|RDC_MRVS21
DECL|RDC_MRVS22|macro|RDC_MRVS22
DECL|RDC_MRVS23|macro|RDC_MRVS23
DECL|RDC_MRVS24|macro|RDC_MRVS24
DECL|RDC_MRVS25|macro|RDC_MRVS25
DECL|RDC_MRVS26|macro|RDC_MRVS26
DECL|RDC_MRVS27|macro|RDC_MRVS27
DECL|RDC_MRVS28|macro|RDC_MRVS28
DECL|RDC_MRVS29|macro|RDC_MRVS29
DECL|RDC_MRVS2|macro|RDC_MRVS2
DECL|RDC_MRVS30|macro|RDC_MRVS30
DECL|RDC_MRVS31|macro|RDC_MRVS31
DECL|RDC_MRVS32|macro|RDC_MRVS32
DECL|RDC_MRVS33|macro|RDC_MRVS33
DECL|RDC_MRVS34|macro|RDC_MRVS34
DECL|RDC_MRVS35|macro|RDC_MRVS35
DECL|RDC_MRVS36|macro|RDC_MRVS36
DECL|RDC_MRVS37|macro|RDC_MRVS37
DECL|RDC_MRVS38|macro|RDC_MRVS38
DECL|RDC_MRVS39|macro|RDC_MRVS39
DECL|RDC_MRVS3|macro|RDC_MRVS3
DECL|RDC_MRVS40|macro|RDC_MRVS40
DECL|RDC_MRVS41|macro|RDC_MRVS41
DECL|RDC_MRVS42|macro|RDC_MRVS42
DECL|RDC_MRVS43|macro|RDC_MRVS43
DECL|RDC_MRVS44|macro|RDC_MRVS44
DECL|RDC_MRVS45|macro|RDC_MRVS45
DECL|RDC_MRVS46|macro|RDC_MRVS46
DECL|RDC_MRVS47|macro|RDC_MRVS47
DECL|RDC_MRVS48|macro|RDC_MRVS48
DECL|RDC_MRVS49|macro|RDC_MRVS49
DECL|RDC_MRVS4|macro|RDC_MRVS4
DECL|RDC_MRVS50|macro|RDC_MRVS50
DECL|RDC_MRVS51|macro|RDC_MRVS51
DECL|RDC_MRVS5|macro|RDC_MRVS5
DECL|RDC_MRVS6|macro|RDC_MRVS6
DECL|RDC_MRVS7|macro|RDC_MRVS7
DECL|RDC_MRVS8|macro|RDC_MRVS8
DECL|RDC_MRVS9|macro|RDC_MRVS9
DECL|RDC_MRVS_AD_MASK|macro|RDC_MRVS_AD_MASK
DECL|RDC_MRVS_AD_SHIFT|macro|RDC_MRVS_AD_SHIFT
DECL|RDC_MRVS_REG|macro|RDC_MRVS_REG
DECL|RDC_MRVS_VADR_MASK|macro|RDC_MRVS_VADR_MASK
DECL|RDC_MRVS_VADR_SHIFT|macro|RDC_MRVS_VADR_SHIFT
DECL|RDC_MRVS_VADR|macro|RDC_MRVS_VADR
DECL|RDC_MRVS_VDID_MASK|macro|RDC_MRVS_VDID_MASK
DECL|RDC_MRVS_VDID_SHIFT|macro|RDC_MRVS_VDID_SHIFT
DECL|RDC_MRVS_VDID|macro|RDC_MRVS_VDID
DECL|RDC_MRVS|macro|RDC_MRVS
DECL|RDC_MemMapPtr|typedef|} RDC_Type, *RDC_MemMapPtr;
DECL|RDC_PDAP0|macro|RDC_PDAP0
DECL|RDC_PDAP100|macro|RDC_PDAP100
DECL|RDC_PDAP101|macro|RDC_PDAP101
DECL|RDC_PDAP102|macro|RDC_PDAP102
DECL|RDC_PDAP103|macro|RDC_PDAP103
DECL|RDC_PDAP104|macro|RDC_PDAP104
DECL|RDC_PDAP105|macro|RDC_PDAP105
DECL|RDC_PDAP106|macro|RDC_PDAP106
DECL|RDC_PDAP107|macro|RDC_PDAP107
DECL|RDC_PDAP108|macro|RDC_PDAP108
DECL|RDC_PDAP109|macro|RDC_PDAP109
DECL|RDC_PDAP10|macro|RDC_PDAP10
DECL|RDC_PDAP110|macro|RDC_PDAP110
DECL|RDC_PDAP111|macro|RDC_PDAP111
DECL|RDC_PDAP112|macro|RDC_PDAP112
DECL|RDC_PDAP113|macro|RDC_PDAP113
DECL|RDC_PDAP114|macro|RDC_PDAP114
DECL|RDC_PDAP115|macro|RDC_PDAP115
DECL|RDC_PDAP116|macro|RDC_PDAP116
DECL|RDC_PDAP117|macro|RDC_PDAP117
DECL|RDC_PDAP11|macro|RDC_PDAP11
DECL|RDC_PDAP12|macro|RDC_PDAP12
DECL|RDC_PDAP13|macro|RDC_PDAP13
DECL|RDC_PDAP14|macro|RDC_PDAP14
DECL|RDC_PDAP15|macro|RDC_PDAP15
DECL|RDC_PDAP16|macro|RDC_PDAP16
DECL|RDC_PDAP17|macro|RDC_PDAP17
DECL|RDC_PDAP18|macro|RDC_PDAP18
DECL|RDC_PDAP19|macro|RDC_PDAP19
DECL|RDC_PDAP1|macro|RDC_PDAP1
DECL|RDC_PDAP20|macro|RDC_PDAP20
DECL|RDC_PDAP21|macro|RDC_PDAP21
DECL|RDC_PDAP22|macro|RDC_PDAP22
DECL|RDC_PDAP23|macro|RDC_PDAP23
DECL|RDC_PDAP24|macro|RDC_PDAP24
DECL|RDC_PDAP25|macro|RDC_PDAP25
DECL|RDC_PDAP26|macro|RDC_PDAP26
DECL|RDC_PDAP27|macro|RDC_PDAP27
DECL|RDC_PDAP28|macro|RDC_PDAP28
DECL|RDC_PDAP29|macro|RDC_PDAP29
DECL|RDC_PDAP2|macro|RDC_PDAP2
DECL|RDC_PDAP30|macro|RDC_PDAP30
DECL|RDC_PDAP31|macro|RDC_PDAP31
DECL|RDC_PDAP32|macro|RDC_PDAP32
DECL|RDC_PDAP33|macro|RDC_PDAP33
DECL|RDC_PDAP34|macro|RDC_PDAP34
DECL|RDC_PDAP35|macro|RDC_PDAP35
DECL|RDC_PDAP36|macro|RDC_PDAP36
DECL|RDC_PDAP37|macro|RDC_PDAP37
DECL|RDC_PDAP38|macro|RDC_PDAP38
DECL|RDC_PDAP39|macro|RDC_PDAP39
DECL|RDC_PDAP3|macro|RDC_PDAP3
DECL|RDC_PDAP40|macro|RDC_PDAP40
DECL|RDC_PDAP41|macro|RDC_PDAP41
DECL|RDC_PDAP42|macro|RDC_PDAP42
DECL|RDC_PDAP43|macro|RDC_PDAP43
DECL|RDC_PDAP44|macro|RDC_PDAP44
DECL|RDC_PDAP45|macro|RDC_PDAP45
DECL|RDC_PDAP46|macro|RDC_PDAP46
DECL|RDC_PDAP47|macro|RDC_PDAP47
DECL|RDC_PDAP48|macro|RDC_PDAP48
DECL|RDC_PDAP49|macro|RDC_PDAP49
DECL|RDC_PDAP4|macro|RDC_PDAP4
DECL|RDC_PDAP50|macro|RDC_PDAP50
DECL|RDC_PDAP51|macro|RDC_PDAP51
DECL|RDC_PDAP52|macro|RDC_PDAP52
DECL|RDC_PDAP53|macro|RDC_PDAP53
DECL|RDC_PDAP54|macro|RDC_PDAP54
DECL|RDC_PDAP55|macro|RDC_PDAP55
DECL|RDC_PDAP56|macro|RDC_PDAP56
DECL|RDC_PDAP57|macro|RDC_PDAP57
DECL|RDC_PDAP58|macro|RDC_PDAP58
DECL|RDC_PDAP59|macro|RDC_PDAP59
DECL|RDC_PDAP5|macro|RDC_PDAP5
DECL|RDC_PDAP60|macro|RDC_PDAP60
DECL|RDC_PDAP61|macro|RDC_PDAP61
DECL|RDC_PDAP62|macro|RDC_PDAP62
DECL|RDC_PDAP63|macro|RDC_PDAP63
DECL|RDC_PDAP64|macro|RDC_PDAP64
DECL|RDC_PDAP65|macro|RDC_PDAP65
DECL|RDC_PDAP66|macro|RDC_PDAP66
DECL|RDC_PDAP67|macro|RDC_PDAP67
DECL|RDC_PDAP68|macro|RDC_PDAP68
DECL|RDC_PDAP69|macro|RDC_PDAP69
DECL|RDC_PDAP6|macro|RDC_PDAP6
DECL|RDC_PDAP70|macro|RDC_PDAP70
DECL|RDC_PDAP71|macro|RDC_PDAP71
DECL|RDC_PDAP72|macro|RDC_PDAP72
DECL|RDC_PDAP73|macro|RDC_PDAP73
DECL|RDC_PDAP74|macro|RDC_PDAP74
DECL|RDC_PDAP75|macro|RDC_PDAP75
DECL|RDC_PDAP76|macro|RDC_PDAP76
DECL|RDC_PDAP77|macro|RDC_PDAP77
DECL|RDC_PDAP78|macro|RDC_PDAP78
DECL|RDC_PDAP79|macro|RDC_PDAP79
DECL|RDC_PDAP7|macro|RDC_PDAP7
DECL|RDC_PDAP80|macro|RDC_PDAP80
DECL|RDC_PDAP81|macro|RDC_PDAP81
DECL|RDC_PDAP82|macro|RDC_PDAP82
DECL|RDC_PDAP83|macro|RDC_PDAP83
DECL|RDC_PDAP84|macro|RDC_PDAP84
DECL|RDC_PDAP85|macro|RDC_PDAP85
DECL|RDC_PDAP86|macro|RDC_PDAP86
DECL|RDC_PDAP87|macro|RDC_PDAP87
DECL|RDC_PDAP88|macro|RDC_PDAP88
DECL|RDC_PDAP89|macro|RDC_PDAP89
DECL|RDC_PDAP8|macro|RDC_PDAP8
DECL|RDC_PDAP90|macro|RDC_PDAP90
DECL|RDC_PDAP91|macro|RDC_PDAP91
DECL|RDC_PDAP92|macro|RDC_PDAP92
DECL|RDC_PDAP93|macro|RDC_PDAP93
DECL|RDC_PDAP94|macro|RDC_PDAP94
DECL|RDC_PDAP95|macro|RDC_PDAP95
DECL|RDC_PDAP96|macro|RDC_PDAP96
DECL|RDC_PDAP97|macro|RDC_PDAP97
DECL|RDC_PDAP98|macro|RDC_PDAP98
DECL|RDC_PDAP99|macro|RDC_PDAP99
DECL|RDC_PDAP9|macro|RDC_PDAP9
DECL|RDC_PDAP_D0R_MASK|macro|RDC_PDAP_D0R_MASK
DECL|RDC_PDAP_D0R_SHIFT|macro|RDC_PDAP_D0R_SHIFT
DECL|RDC_PDAP_D0W_MASK|macro|RDC_PDAP_D0W_MASK
DECL|RDC_PDAP_D0W_SHIFT|macro|RDC_PDAP_D0W_SHIFT
DECL|RDC_PDAP_D1R_MASK|macro|RDC_PDAP_D1R_MASK
DECL|RDC_PDAP_D1R_SHIFT|macro|RDC_PDAP_D1R_SHIFT
DECL|RDC_PDAP_D1W_MASK|macro|RDC_PDAP_D1W_MASK
DECL|RDC_PDAP_D1W_SHIFT|macro|RDC_PDAP_D1W_SHIFT
DECL|RDC_PDAP_D2R_MASK|macro|RDC_PDAP_D2R_MASK
DECL|RDC_PDAP_D2R_SHIFT|macro|RDC_PDAP_D2R_SHIFT
DECL|RDC_PDAP_D2W_MASK|macro|RDC_PDAP_D2W_MASK
DECL|RDC_PDAP_D2W_SHIFT|macro|RDC_PDAP_D2W_SHIFT
DECL|RDC_PDAP_D3R_MASK|macro|RDC_PDAP_D3R_MASK
DECL|RDC_PDAP_D3R_SHIFT|macro|RDC_PDAP_D3R_SHIFT
DECL|RDC_PDAP_D3W_MASK|macro|RDC_PDAP_D3W_MASK
DECL|RDC_PDAP_D3W_SHIFT|macro|RDC_PDAP_D3W_SHIFT
DECL|RDC_PDAP_LCK_MASK|macro|RDC_PDAP_LCK_MASK
DECL|RDC_PDAP_LCK_SHIFT|macro|RDC_PDAP_LCK_SHIFT
DECL|RDC_PDAP_REG|macro|RDC_PDAP_REG
DECL|RDC_PDAP_SREQ_MASK|macro|RDC_PDAP_SREQ_MASK
DECL|RDC_PDAP_SREQ_SHIFT|macro|RDC_PDAP_SREQ_SHIFT
DECL|RDC_PDAP|macro|RDC_PDAP
DECL|RDC_SEMAPHORE1_BASE_PTR|macro|RDC_SEMAPHORE1_BASE_PTR
DECL|RDC_SEMAPHORE1_BASE|macro|RDC_SEMAPHORE1_BASE
DECL|RDC_SEMAPHORE1_GATE0|macro|RDC_SEMAPHORE1_GATE0
DECL|RDC_SEMAPHORE1_GATE10|macro|RDC_SEMAPHORE1_GATE10
DECL|RDC_SEMAPHORE1_GATE11|macro|RDC_SEMAPHORE1_GATE11
DECL|RDC_SEMAPHORE1_GATE12|macro|RDC_SEMAPHORE1_GATE12
DECL|RDC_SEMAPHORE1_GATE13|macro|RDC_SEMAPHORE1_GATE13
DECL|RDC_SEMAPHORE1_GATE14|macro|RDC_SEMAPHORE1_GATE14
DECL|RDC_SEMAPHORE1_GATE15|macro|RDC_SEMAPHORE1_GATE15
DECL|RDC_SEMAPHORE1_GATE16|macro|RDC_SEMAPHORE1_GATE16
DECL|RDC_SEMAPHORE1_GATE17|macro|RDC_SEMAPHORE1_GATE17
DECL|RDC_SEMAPHORE1_GATE18|macro|RDC_SEMAPHORE1_GATE18
DECL|RDC_SEMAPHORE1_GATE19|macro|RDC_SEMAPHORE1_GATE19
DECL|RDC_SEMAPHORE1_GATE1|macro|RDC_SEMAPHORE1_GATE1
DECL|RDC_SEMAPHORE1_GATE20|macro|RDC_SEMAPHORE1_GATE20
DECL|RDC_SEMAPHORE1_GATE21|macro|RDC_SEMAPHORE1_GATE21
DECL|RDC_SEMAPHORE1_GATE22|macro|RDC_SEMAPHORE1_GATE22
DECL|RDC_SEMAPHORE1_GATE23|macro|RDC_SEMAPHORE1_GATE23
DECL|RDC_SEMAPHORE1_GATE24|macro|RDC_SEMAPHORE1_GATE24
DECL|RDC_SEMAPHORE1_GATE25|macro|RDC_SEMAPHORE1_GATE25
DECL|RDC_SEMAPHORE1_GATE26|macro|RDC_SEMAPHORE1_GATE26
DECL|RDC_SEMAPHORE1_GATE27|macro|RDC_SEMAPHORE1_GATE27
DECL|RDC_SEMAPHORE1_GATE28|macro|RDC_SEMAPHORE1_GATE28
DECL|RDC_SEMAPHORE1_GATE29|macro|RDC_SEMAPHORE1_GATE29
DECL|RDC_SEMAPHORE1_GATE2|macro|RDC_SEMAPHORE1_GATE2
DECL|RDC_SEMAPHORE1_GATE30|macro|RDC_SEMAPHORE1_GATE30
DECL|RDC_SEMAPHORE1_GATE31|macro|RDC_SEMAPHORE1_GATE31
DECL|RDC_SEMAPHORE1_GATE32|macro|RDC_SEMAPHORE1_GATE32
DECL|RDC_SEMAPHORE1_GATE33|macro|RDC_SEMAPHORE1_GATE33
DECL|RDC_SEMAPHORE1_GATE34|macro|RDC_SEMAPHORE1_GATE34
DECL|RDC_SEMAPHORE1_GATE35|macro|RDC_SEMAPHORE1_GATE35
DECL|RDC_SEMAPHORE1_GATE36|macro|RDC_SEMAPHORE1_GATE36
DECL|RDC_SEMAPHORE1_GATE37|macro|RDC_SEMAPHORE1_GATE37
DECL|RDC_SEMAPHORE1_GATE38|macro|RDC_SEMAPHORE1_GATE38
DECL|RDC_SEMAPHORE1_GATE39|macro|RDC_SEMAPHORE1_GATE39
DECL|RDC_SEMAPHORE1_GATE3|macro|RDC_SEMAPHORE1_GATE3
DECL|RDC_SEMAPHORE1_GATE40|macro|RDC_SEMAPHORE1_GATE40
DECL|RDC_SEMAPHORE1_GATE41|macro|RDC_SEMAPHORE1_GATE41
DECL|RDC_SEMAPHORE1_GATE42|macro|RDC_SEMAPHORE1_GATE42
DECL|RDC_SEMAPHORE1_GATE43|macro|RDC_SEMAPHORE1_GATE43
DECL|RDC_SEMAPHORE1_GATE44|macro|RDC_SEMAPHORE1_GATE44
DECL|RDC_SEMAPHORE1_GATE45|macro|RDC_SEMAPHORE1_GATE45
DECL|RDC_SEMAPHORE1_GATE46|macro|RDC_SEMAPHORE1_GATE46
DECL|RDC_SEMAPHORE1_GATE47|macro|RDC_SEMAPHORE1_GATE47
DECL|RDC_SEMAPHORE1_GATE48|macro|RDC_SEMAPHORE1_GATE48
DECL|RDC_SEMAPHORE1_GATE49|macro|RDC_SEMAPHORE1_GATE49
DECL|RDC_SEMAPHORE1_GATE4|macro|RDC_SEMAPHORE1_GATE4
DECL|RDC_SEMAPHORE1_GATE50|macro|RDC_SEMAPHORE1_GATE50
DECL|RDC_SEMAPHORE1_GATE51|macro|RDC_SEMAPHORE1_GATE51
DECL|RDC_SEMAPHORE1_GATE52|macro|RDC_SEMAPHORE1_GATE52
DECL|RDC_SEMAPHORE1_GATE53|macro|RDC_SEMAPHORE1_GATE53
DECL|RDC_SEMAPHORE1_GATE54|macro|RDC_SEMAPHORE1_GATE54
DECL|RDC_SEMAPHORE1_GATE55|macro|RDC_SEMAPHORE1_GATE55
DECL|RDC_SEMAPHORE1_GATE56|macro|RDC_SEMAPHORE1_GATE56
DECL|RDC_SEMAPHORE1_GATE57|macro|RDC_SEMAPHORE1_GATE57
DECL|RDC_SEMAPHORE1_GATE58|macro|RDC_SEMAPHORE1_GATE58
DECL|RDC_SEMAPHORE1_GATE59|macro|RDC_SEMAPHORE1_GATE59
DECL|RDC_SEMAPHORE1_GATE5|macro|RDC_SEMAPHORE1_GATE5
DECL|RDC_SEMAPHORE1_GATE60|macro|RDC_SEMAPHORE1_GATE60
DECL|RDC_SEMAPHORE1_GATE61|macro|RDC_SEMAPHORE1_GATE61
DECL|RDC_SEMAPHORE1_GATE62|macro|RDC_SEMAPHORE1_GATE62
DECL|RDC_SEMAPHORE1_GATE63|macro|RDC_SEMAPHORE1_GATE63
DECL|RDC_SEMAPHORE1_GATE6|macro|RDC_SEMAPHORE1_GATE6
DECL|RDC_SEMAPHORE1_GATE7|macro|RDC_SEMAPHORE1_GATE7
DECL|RDC_SEMAPHORE1_GATE8|macro|RDC_SEMAPHORE1_GATE8
DECL|RDC_SEMAPHORE1_GATE9|macro|RDC_SEMAPHORE1_GATE9
DECL|RDC_SEMAPHORE1_GATE|macro|RDC_SEMAPHORE1_GATE
DECL|RDC_SEMAPHORE1_RSTGT_R|macro|RDC_SEMAPHORE1_RSTGT_R
DECL|RDC_SEMAPHORE1_RSTGT_W|macro|RDC_SEMAPHORE1_RSTGT_W
DECL|RDC_SEMAPHORE1|macro|RDC_SEMAPHORE1
DECL|RDC_SEMAPHORE2_BASE_PTR|macro|RDC_SEMAPHORE2_BASE_PTR
DECL|RDC_SEMAPHORE2_BASE|macro|RDC_SEMAPHORE2_BASE
DECL|RDC_SEMAPHORE2_GATE0|macro|RDC_SEMAPHORE2_GATE0
DECL|RDC_SEMAPHORE2_GATE10|macro|RDC_SEMAPHORE2_GATE10
DECL|RDC_SEMAPHORE2_GATE11|macro|RDC_SEMAPHORE2_GATE11
DECL|RDC_SEMAPHORE2_GATE12|macro|RDC_SEMAPHORE2_GATE12
DECL|RDC_SEMAPHORE2_GATE13|macro|RDC_SEMAPHORE2_GATE13
DECL|RDC_SEMAPHORE2_GATE14|macro|RDC_SEMAPHORE2_GATE14
DECL|RDC_SEMAPHORE2_GATE15|macro|RDC_SEMAPHORE2_GATE15
DECL|RDC_SEMAPHORE2_GATE16|macro|RDC_SEMAPHORE2_GATE16
DECL|RDC_SEMAPHORE2_GATE17|macro|RDC_SEMAPHORE2_GATE17
DECL|RDC_SEMAPHORE2_GATE18|macro|RDC_SEMAPHORE2_GATE18
DECL|RDC_SEMAPHORE2_GATE19|macro|RDC_SEMAPHORE2_GATE19
DECL|RDC_SEMAPHORE2_GATE1|macro|RDC_SEMAPHORE2_GATE1
DECL|RDC_SEMAPHORE2_GATE20|macro|RDC_SEMAPHORE2_GATE20
DECL|RDC_SEMAPHORE2_GATE21|macro|RDC_SEMAPHORE2_GATE21
DECL|RDC_SEMAPHORE2_GATE22|macro|RDC_SEMAPHORE2_GATE22
DECL|RDC_SEMAPHORE2_GATE23|macro|RDC_SEMAPHORE2_GATE23
DECL|RDC_SEMAPHORE2_GATE24|macro|RDC_SEMAPHORE2_GATE24
DECL|RDC_SEMAPHORE2_GATE25|macro|RDC_SEMAPHORE2_GATE25
DECL|RDC_SEMAPHORE2_GATE26|macro|RDC_SEMAPHORE2_GATE26
DECL|RDC_SEMAPHORE2_GATE27|macro|RDC_SEMAPHORE2_GATE27
DECL|RDC_SEMAPHORE2_GATE28|macro|RDC_SEMAPHORE2_GATE28
DECL|RDC_SEMAPHORE2_GATE29|macro|RDC_SEMAPHORE2_GATE29
DECL|RDC_SEMAPHORE2_GATE2|macro|RDC_SEMAPHORE2_GATE2
DECL|RDC_SEMAPHORE2_GATE30|macro|RDC_SEMAPHORE2_GATE30
DECL|RDC_SEMAPHORE2_GATE31|macro|RDC_SEMAPHORE2_GATE31
DECL|RDC_SEMAPHORE2_GATE32|macro|RDC_SEMAPHORE2_GATE32
DECL|RDC_SEMAPHORE2_GATE33|macro|RDC_SEMAPHORE2_GATE33
DECL|RDC_SEMAPHORE2_GATE34|macro|RDC_SEMAPHORE2_GATE34
DECL|RDC_SEMAPHORE2_GATE35|macro|RDC_SEMAPHORE2_GATE35
DECL|RDC_SEMAPHORE2_GATE36|macro|RDC_SEMAPHORE2_GATE36
DECL|RDC_SEMAPHORE2_GATE37|macro|RDC_SEMAPHORE2_GATE37
DECL|RDC_SEMAPHORE2_GATE38|macro|RDC_SEMAPHORE2_GATE38
DECL|RDC_SEMAPHORE2_GATE39|macro|RDC_SEMAPHORE2_GATE39
DECL|RDC_SEMAPHORE2_GATE3|macro|RDC_SEMAPHORE2_GATE3
DECL|RDC_SEMAPHORE2_GATE40|macro|RDC_SEMAPHORE2_GATE40
DECL|RDC_SEMAPHORE2_GATE41|macro|RDC_SEMAPHORE2_GATE41
DECL|RDC_SEMAPHORE2_GATE42|macro|RDC_SEMAPHORE2_GATE42
DECL|RDC_SEMAPHORE2_GATE43|macro|RDC_SEMAPHORE2_GATE43
DECL|RDC_SEMAPHORE2_GATE44|macro|RDC_SEMAPHORE2_GATE44
DECL|RDC_SEMAPHORE2_GATE45|macro|RDC_SEMAPHORE2_GATE45
DECL|RDC_SEMAPHORE2_GATE46|macro|RDC_SEMAPHORE2_GATE46
DECL|RDC_SEMAPHORE2_GATE47|macro|RDC_SEMAPHORE2_GATE47
DECL|RDC_SEMAPHORE2_GATE48|macro|RDC_SEMAPHORE2_GATE48
DECL|RDC_SEMAPHORE2_GATE49|macro|RDC_SEMAPHORE2_GATE49
DECL|RDC_SEMAPHORE2_GATE4|macro|RDC_SEMAPHORE2_GATE4
DECL|RDC_SEMAPHORE2_GATE50|macro|RDC_SEMAPHORE2_GATE50
DECL|RDC_SEMAPHORE2_GATE51|macro|RDC_SEMAPHORE2_GATE51
DECL|RDC_SEMAPHORE2_GATE52|macro|RDC_SEMAPHORE2_GATE52
DECL|RDC_SEMAPHORE2_GATE53|macro|RDC_SEMAPHORE2_GATE53
DECL|RDC_SEMAPHORE2_GATE54|macro|RDC_SEMAPHORE2_GATE54
DECL|RDC_SEMAPHORE2_GATE55|macro|RDC_SEMAPHORE2_GATE55
DECL|RDC_SEMAPHORE2_GATE56|macro|RDC_SEMAPHORE2_GATE56
DECL|RDC_SEMAPHORE2_GATE57|macro|RDC_SEMAPHORE2_GATE57
DECL|RDC_SEMAPHORE2_GATE58|macro|RDC_SEMAPHORE2_GATE58
DECL|RDC_SEMAPHORE2_GATE59|macro|RDC_SEMAPHORE2_GATE59
DECL|RDC_SEMAPHORE2_GATE5|macro|RDC_SEMAPHORE2_GATE5
DECL|RDC_SEMAPHORE2_GATE60|macro|RDC_SEMAPHORE2_GATE60
DECL|RDC_SEMAPHORE2_GATE61|macro|RDC_SEMAPHORE2_GATE61
DECL|RDC_SEMAPHORE2_GATE62|macro|RDC_SEMAPHORE2_GATE62
DECL|RDC_SEMAPHORE2_GATE63|macro|RDC_SEMAPHORE2_GATE63
DECL|RDC_SEMAPHORE2_GATE6|macro|RDC_SEMAPHORE2_GATE6
DECL|RDC_SEMAPHORE2_GATE7|macro|RDC_SEMAPHORE2_GATE7
DECL|RDC_SEMAPHORE2_GATE8|macro|RDC_SEMAPHORE2_GATE8
DECL|RDC_SEMAPHORE2_GATE9|macro|RDC_SEMAPHORE2_GATE9
DECL|RDC_SEMAPHORE2_GATE|macro|RDC_SEMAPHORE2_GATE
DECL|RDC_SEMAPHORE2_RSTGT_R|macro|RDC_SEMAPHORE2_RSTGT_R
DECL|RDC_SEMAPHORE2_RSTGT_W|macro|RDC_SEMAPHORE2_RSTGT_W
DECL|RDC_SEMAPHORE2|macro|RDC_SEMAPHORE2
DECL|RDC_SEMAPHORE_BASE_ADDRS|macro|RDC_SEMAPHORE_BASE_ADDRS
DECL|RDC_SEMAPHORE_BASE_PTRS|macro|RDC_SEMAPHORE_BASE_PTRS
DECL|RDC_SEMAPHORE_GATE_GTFSM_MASK|macro|RDC_SEMAPHORE_GATE_GTFSM_MASK
DECL|RDC_SEMAPHORE_GATE_GTFSM_SHIFT|macro|RDC_SEMAPHORE_GATE_GTFSM_SHIFT
DECL|RDC_SEMAPHORE_GATE_GTFSM|macro|RDC_SEMAPHORE_GATE_GTFSM
DECL|RDC_SEMAPHORE_GATE_LDOM_MASK|macro|RDC_SEMAPHORE_GATE_LDOM_MASK
DECL|RDC_SEMAPHORE_GATE_LDOM_SHIFT|macro|RDC_SEMAPHORE_GATE_LDOM_SHIFT
DECL|RDC_SEMAPHORE_GATE_LDOM|macro|RDC_SEMAPHORE_GATE_LDOM
DECL|RDC_SEMAPHORE_GATE_REG|macro|RDC_SEMAPHORE_GATE_REG
DECL|RDC_SEMAPHORE_MemMapPtr|typedef|} RDC_SEMAPHORE_Type, *RDC_SEMAPHORE_MemMapPtr;
DECL|RDC_SEMAPHORE_RSTGT_R_REG|macro|RDC_SEMAPHORE_RSTGT_R_REG
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGMS_MASK|macro|RDC_SEMAPHORE_RSTGT_R_RSTGMS_MASK
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGMS_SHIFT|macro|RDC_SEMAPHORE_RSTGT_R_RSTGMS_SHIFT
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGMS|macro|RDC_SEMAPHORE_RSTGT_R_RSTGMS
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGSM_MASK|macro|RDC_SEMAPHORE_RSTGT_R_RSTGSM_MASK
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGSM_SHIFT|macro|RDC_SEMAPHORE_RSTGT_R_RSTGSM_SHIFT
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGSM|macro|RDC_SEMAPHORE_RSTGT_R_RSTGSM
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGTN_MASK|macro|RDC_SEMAPHORE_RSTGT_R_RSTGTN_MASK
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGTN_SHIFT|macro|RDC_SEMAPHORE_RSTGT_R_RSTGTN_SHIFT
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGTN|macro|RDC_SEMAPHORE_RSTGT_R_RSTGTN
DECL|RDC_SEMAPHORE_RSTGT_W_REG|macro|RDC_SEMAPHORE_RSTGT_W_REG
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGDP_MASK|macro|RDC_SEMAPHORE_RSTGT_W_RSTGDP_MASK
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGDP_SHIFT|macro|RDC_SEMAPHORE_RSTGT_W_RSTGDP_SHIFT
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGDP|macro|RDC_SEMAPHORE_RSTGT_W_RSTGDP
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGTN_MASK|macro|RDC_SEMAPHORE_RSTGT_W_RSTGTN_MASK
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGTN_SHIFT|macro|RDC_SEMAPHORE_RSTGT_W_RSTGTN_SHIFT
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGTN|macro|RDC_SEMAPHORE_RSTGT_W_RSTGTN
DECL|RDC_SEMAPHORE_Type|typedef|} RDC_SEMAPHORE_Type, *RDC_SEMAPHORE_MemMapPtr;
DECL|RDC_STAT_DID_MASK|macro|RDC_STAT_DID_MASK
DECL|RDC_STAT_DID_SHIFT|macro|RDC_STAT_DID_SHIFT
DECL|RDC_STAT_DID|macro|RDC_STAT_DID
DECL|RDC_STAT_PDS_MASK|macro|RDC_STAT_PDS_MASK
DECL|RDC_STAT_PDS_SHIFT|macro|RDC_STAT_PDS_SHIFT
DECL|RDC_STAT_REG|macro|RDC_STAT_REG
DECL|RDC_STAT|macro|RDC_STAT
DECL|RDC_Type|typedef|} RDC_Type, *RDC_MemMapPtr;
DECL|RDC_VIR_NDID_MASK|macro|RDC_VIR_NDID_MASK
DECL|RDC_VIR_NDID_SHIFT|macro|RDC_VIR_NDID_SHIFT
DECL|RDC_VIR_NDID|macro|RDC_VIR_NDID
DECL|RDC_VIR_NMSTR_MASK|macro|RDC_VIR_NMSTR_MASK
DECL|RDC_VIR_NMSTR_SHIFT|macro|RDC_VIR_NMSTR_SHIFT
DECL|RDC_VIR_NMSTR|macro|RDC_VIR_NMSTR
DECL|RDC_VIR_NPER_MASK|macro|RDC_VIR_NPER_MASK
DECL|RDC_VIR_NPER_SHIFT|macro|RDC_VIR_NPER_SHIFT
DECL|RDC_VIR_NPER|macro|RDC_VIR_NPER
DECL|RDC_VIR_NRGN_MASK|macro|RDC_VIR_NRGN_MASK
DECL|RDC_VIR_NRGN_SHIFT|macro|RDC_VIR_NRGN_SHIFT
DECL|RDC_VIR_NRGN|macro|RDC_VIR_NRGN
DECL|RDC_VIR_REG|macro|RDC_VIR_REG
DECL|RDC_VIR|macro|RDC_VIR
DECL|RDC|macro|RDC
DECL|RDR|member|__I uint32_t RDR[1]; /**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 */
DECL|RDSR1|member|__IO uint32_t RDSR1; /**< Receive Descriptor Ring 1 Start Register, offset: 0x160 */
DECL|RDSR2|member|__IO uint32_t RDSR2; /**< Receive Descriptor Ring 2 Start Register, offset: 0x16C */
DECL|RDSR|member|__IO uint32_t RDSR; /**< Receive Descriptor Ring , offset: 0x180 */
DECL|RD_DESKEW_CON0|member|__IO uint32_t RD_DESKEW_CON0; /**< , offset: 0x190 */
DECL|RD_DESKEW_CON12|member|__IO uint32_t RD_DESKEW_CON12; /**< , offset: 0x1C0 */
DECL|RD_DESKEW_CON15|member|__IO uint32_t RD_DESKEW_CON15; /**< , offset: 0x1CC */
DECL|RD_DESKEW_CON18|member|__IO uint32_t RD_DESKEW_CON18; /**< , offset: 0x1D8 */
DECL|RD_DESKEW_CON21|member|__IO uint32_t RD_DESKEW_CON21; /**< , offset: 0x1E4 */
DECL|RD_DESKEW_CON3|member|__IO uint32_t RD_DESKEW_CON3; /**< , offset: 0x19C */
DECL|RD_DESKEW_CON6|member|__IO uint32_t RD_DESKEW_CON6; /**< , offset: 0x1A8 */
DECL|RD_DESKEW_CON9|member|__IO uint32_t RD_DESKEW_CON9; /**< , offset: 0x1B4 */
DECL|READ_CTRL|member|__IO uint32_t READ_CTRL; /**< OTP Controller Write Data Register, offset: 0x60 */
DECL|READ_DDR_DLL_CTRL|member|__IO uint32_t READ_DDR_DLL_CTRL; /**< GPMI Double Rate Read DLL Control Register Description, offset: 0x100 */
DECL|READ_DDR_DLL_STS|member|__I uint32_t READ_DDR_DLL_STS; /**< GPMI Double Rate Read DLL Status Register Description, offset: 0x120 */
DECL|READ_FUSE_DATA0|member|__IO uint32_t READ_FUSE_DATA0; /**< OTP Controller Read Data Register, offset: 0x70 */
DECL|READ_FUSE_DATA1|member|__IO uint32_t READ_FUSE_DATA1; /**< OTP Controller Read Data Register, offset: 0x80 */
DECL|READ_FUSE_DATA2|member|__IO uint32_t READ_FUSE_DATA2; /**< OTP Controller Read Data Register, offset: 0x90 */
DECL|READ_FUSE_DATA3|member|__IO uint32_t READ_FUSE_DATA3; /**< OTP Controller Read Data Register, offset: 0xA0 */
DECL|REF_CLR|member|__IO uint32_t REF_CLR; /**< Anadig Reference Analog Control and Status Register, offset: 0x278 */
DECL|REF_SET|member|__IO uint32_t REF_SET; /**< Anadig Reference Analog Control and Status Register, offset: 0x274 */
DECL|REF_TOG|member|__IO uint32_t REF_TOG; /**< Anadig Reference Analog Control and Status Register, offset: 0x27C */
DECL|REF|member|__IO uint32_t REF; /**< Anadig Reference Analog Control and Status Register, offset: 0x270 */
DECL|REG01|member|__IO uint32_t REG01; /**< , offset: 0x4 */
DECL|REG02|member|__IO uint32_t REG02; /**< , offset: 0x8 */
DECL|REG03|member|__IO uint32_t REG03; /**< , offset: 0x12 */
DECL|REG04|member|__IO uint32_t REG04; /**< , offset: 0x16 */
DECL|REG05|member|__IO uint32_t REG05; /**< , offset: 0x20 */
DECL|REG06|member|__IO uint32_t REG06; /**< , offset: 0x24 */
DECL|REG07|member|__IO uint32_t REG07; /**< , offset: 0x28 */
DECL|REG08|member|__IO uint32_t REG08; /**< , offset: 0x32 */
DECL|REG09|member|__IO uint32_t REG09; /**< , offset: 0x36 */
DECL|REG0B|member|__IO uint32_t REG0B; /**< , offset: 0x2C */
DECL|REG11|member|__IO uint32_t REG11; /**< , offset: 0x40 */
DECL|REG15|member|__IO uint32_t REG15; /**< , offset: 0x60 */
DECL|REG16|member|__IO uint32_t REG16; /**< , offset: 0x64 */
DECL|REG17|member|__IO uint32_t REG17; /**< , offset: 0x68 */
DECL|REG18|member|__IO uint32_t REG18; /**< , offset: 0x72 */
DECL|REG19|member|__IO uint32_t REG19; /**< , offset: 0x76 */
DECL|REG1A|member|__IO uint32_t REG1A; /**< , offset: 0x80 */
DECL|REG21|member|__IO uint32_t REG21; /**< , offset: 0x84 */
DECL|REG22|member|__IO uint32_t REG22; /**< , offset: 0x88 */
DECL|REG24|member|__IO uint32_t REG24; /**< , offset: 0x96 */
DECL|REG25|member|__IO uint32_t REG25; /**< , offset: 0x100 */
DECL|REG26|member|__IO uint32_t REG26; /**< , offset: 0x104 */
DECL|REG29|member|__IO uint32_t REG29; /**< , offset: 0x116 */
DECL|REG2B|member|__IO uint32_t REG2B; /**< , offset: 0xAC */
DECL|REG31|member|__IO uint32_t REG31; /**< , offset: 0x124 */
DECL|REG33|member|__IO uint32_t REG33; /**< , offset: 0x132 */
DECL|REG36|member|__IO uint32_t REG36; /**< , offset: 0x144 */
DECL|REG37|member|__IO uint32_t REG37; /**< , offset: 0x148 */
DECL|REG38|member|__IO uint32_t REG38; /**< , offset: 0x152 */
DECL|REG39|member|__IO uint32_t REG39; /**< , offset: 0x156 */
DECL|REG3A|member|__IO uint32_t REG3A; /**< , offset: 0xE8 */
DECL|REG3E|member|__IO uint32_t REG3E; /**< , offset: 0xF8 */
DECL|REG40|member|__IO uint32_t REG40; /**< , offset: 0x160 */
DECL|REG42|member|__IO uint32_t REG42; /**< , offset: 0x168 */
DECL|REG_1P0A_CLR|member|__IO uint32_t REG_1P0A_CLR; /**< Anadig 1.0V A Regulator Control Register, offset: 0x208 */
DECL|REG_1P0A_SET|member|__IO uint32_t REG_1P0A_SET; /**< Anadig 1.0V A Regulator Control Register, offset: 0x204 */
DECL|REG_1P0A_TOG|member|__IO uint32_t REG_1P0A_TOG; /**< Anadig 1.0V A Regulator Control Register, offset: 0x20C */
DECL|REG_1P0A|member|__IO uint32_t REG_1P0A; /**< Anadig 1.0V A Regulator Control Register, offset: 0x200 */
DECL|REG_1P0D_CLR|member|__IO uint32_t REG_1P0D_CLR; /**< Anadig 1.0V D Regulator Control Register, offset: 0x218 */
DECL|REG_1P0D_SET|member|__IO uint32_t REG_1P0D_SET; /**< Anadig 1.0V D Regulator Control Register, offset: 0x214 */
DECL|REG_1P0D_TOG|member|__IO uint32_t REG_1P0D_TOG; /**< Anadig 1.0V D Regulator Control Register, offset: 0x21C */
DECL|REG_1P0D|member|__IO uint32_t REG_1P0D; /**< Anadig 1.0V D Regulator Control Register, offset: 0x210 */
DECL|REG_HSIC_1P2_CLR|member|__IO uint32_t REG_HSIC_1P2_CLR; /**< Anadig 1.2V HSIC Regulator Control Register, offset: 0x228 */
DECL|REG_HSIC_1P2_SET|member|__IO uint32_t REG_HSIC_1P2_SET; /**< Anadig 1.2V HSIC Regulator Control Register, offset: 0x224 */
DECL|REG_HSIC_1P2_TOG|member|__IO uint32_t REG_HSIC_1P2_TOG; /**< Anadig 1.2V HSIC Regulator Control Register, offset: 0x22C */
DECL|REG_HSIC_1P2|member|__IO uint32_t REG_HSIC_1P2; /**< Anadig 1.2V HSIC Regulator Control Register, offset: 0x220 */
DECL|REG_LPSR_1P0_CLR|member|__IO uint32_t REG_LPSR_1P0_CLR; /**< Anadig 1.0V Low Power State Retention Regulator Control Register, offset: 0x238 */
DECL|REG_LPSR_1P0_SET|member|__IO uint32_t REG_LPSR_1P0_SET; /**< Anadig 1.0V Low Power State Retention Regulator Control Register, offset: 0x234 */
DECL|REG_LPSR_1P0_TOG|member|__IO uint32_t REG_LPSR_1P0_TOG; /**< Anadig 1.0V Low Power State Retention Regulator Control Register, offset: 0x23C */
DECL|REG_LPSR_1P0|member|__IO uint32_t REG_LPSR_1P0; /**< Anadig 1.0V Low Power State Retention Regulator Control Register, offset: 0x230 */
DECL|RESERVED_0|member|uint8_t RESERVED_0[1020];
DECL|RESERVED_0|member|uint8_t RESERVED_0[104];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[132];
DECL|RESERVED_0|member|uint8_t RESERVED_0[16];
DECL|RESERVED_0|member|uint8_t RESERVED_0[16];
DECL|RESERVED_0|member|uint8_t RESERVED_0[1];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2032];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2032];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2048];
DECL|RESERVED_0|member|uint8_t RESERVED_0[20];
DECL|RESERVED_0|member|uint8_t RESERVED_0[212];
DECL|RESERVED_0|member|uint8_t RESERVED_0[28];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[32];
DECL|RESERVED_0|member|uint8_t RESERVED_0[36];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3];
DECL|RESERVED_0|member|uint8_t RESERVED_0[48];
DECL|RESERVED_0|member|uint8_t RESERVED_0[48];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[512];
DECL|RESERVED_0|member|uint8_t RESERVED_0[512];
DECL|RESERVED_0|member|uint8_t RESERVED_0[5];
DECL|RESERVED_0|member|uint8_t RESERVED_0[60];
DECL|RESERVED_0|member|uint8_t RESERVED_0[6];
DECL|RESERVED_0|member|uint8_t RESERVED_0[6];
DECL|RESERVED_0|member|uint8_t RESERVED_0[768];
DECL|RESERVED_0|member|uint8_t RESERVED_0[7];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[96];
DECL|RESERVED_100|member|uint8_t RESERVED_100[12];
DECL|RESERVED_101|member|uint8_t RESERVED_101[12];
DECL|RESERVED_102|member|uint8_t RESERVED_102[12];
DECL|RESERVED_103|member|uint8_t RESERVED_103[12];
DECL|RESERVED_104|member|uint8_t RESERVED_104[12];
DECL|RESERVED_105|member|uint8_t RESERVED_105[12];
DECL|RESERVED_106|member|uint8_t RESERVED_106[12];
DECL|RESERVED_107|member|uint8_t RESERVED_107[12];
DECL|RESERVED_108|member|uint8_t RESERVED_108[12];
DECL|RESERVED_109|member|uint8_t RESERVED_109[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[196];
DECL|RESERVED_10|member|uint8_t RESERVED_10[24];
DECL|RESERVED_10|member|uint8_t RESERVED_10[28];
DECL|RESERVED_10|member|uint8_t RESERVED_10[6];
DECL|RESERVED_10|member|uint8_t RESERVED_10[76];
DECL|RESERVED_110|member|uint8_t RESERVED_110[12];
DECL|RESERVED_111|member|uint8_t RESERVED_111[28];
DECL|RESERVED_112|member|uint8_t RESERVED_112[12];
DECL|RESERVED_113|member|uint8_t RESERVED_113[12];
DECL|RESERVED_114|member|uint8_t RESERVED_114[12];
DECL|RESERVED_115|member|uint8_t RESERVED_115[12];
DECL|RESERVED_116|member|uint8_t RESERVED_116[12];
DECL|RESERVED_117|member|uint8_t RESERVED_117[12];
DECL|RESERVED_118|member|uint8_t RESERVED_118[12];
DECL|RESERVED_119|member|uint8_t RESERVED_119[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[24];
DECL|RESERVED_11|member|uint8_t RESERVED_11[28];
DECL|RESERVED_11|member|uint8_t RESERVED_11[36];
DECL|RESERVED_11|member|uint8_t RESERVED_11[6];
DECL|RESERVED_11|member|uint8_t RESERVED_11[8];
DECL|RESERVED_120|member|uint8_t RESERVED_120[12];
DECL|RESERVED_121|member|uint8_t RESERVED_121[12];
DECL|RESERVED_122|member|uint8_t RESERVED_122[12];
DECL|RESERVED_123|member|uint8_t RESERVED_123[12];
DECL|RESERVED_124|member|uint8_t RESERVED_124[12];
DECL|RESERVED_125|member|uint8_t RESERVED_125[12];
DECL|RESERVED_126|member|uint8_t RESERVED_126[12];
DECL|RESERVED_127|member|uint8_t RESERVED_127[12];
DECL|RESERVED_128|member|uint8_t RESERVED_128[12];
DECL|RESERVED_129|member|uint8_t RESERVED_129[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[28];
DECL|RESERVED_12|member|uint8_t RESERVED_12[4];
DECL|RESERVED_12|member|uint8_t RESERVED_12[8];
DECL|RESERVED_12|member|uint8_t RESERVED_12[8];
DECL|RESERVED_12|member|uint8_t RESERVED_12[8];
DECL|RESERVED_130|member|uint8_t RESERVED_130[12];
DECL|RESERVED_131|member|uint8_t RESERVED_131[12];
DECL|RESERVED_132|member|uint8_t RESERVED_132[12];
DECL|RESERVED_133|member|uint8_t RESERVED_133[12];
DECL|RESERVED_134|member|uint8_t RESERVED_134[12];
DECL|RESERVED_135|member|uint8_t RESERVED_135[12];
DECL|RESERVED_136|member|uint8_t RESERVED_136[12];
DECL|RESERVED_137|member|uint8_t RESERVED_137[12];
DECL|RESERVED_138|member|uint8_t RESERVED_138[12];
DECL|RESERVED_139|member|uint8_t RESERVED_139[12];
DECL|RESERVED_13|member|uint8_t RESERVED_13[12];
DECL|RESERVED_13|member|uint8_t RESERVED_13[12];
DECL|RESERVED_13|member|uint8_t RESERVED_13[12];
DECL|RESERVED_13|member|uint8_t RESERVED_13[16];
DECL|RESERVED_13|member|uint8_t RESERVED_13[28];
DECL|RESERVED_13|member|uint8_t RESERVED_13[4];
DECL|RESERVED_13|member|uint8_t RESERVED_13[4];
DECL|RESERVED_13|member|uint8_t RESERVED_13[780];
DECL|RESERVED_13|member|uint8_t RESERVED_13[8];
DECL|RESERVED_140|member|uint8_t RESERVED_140[12];
DECL|RESERVED_141|member|uint8_t RESERVED_141[12];
DECL|RESERVED_142|member|uint8_t RESERVED_142[12];
DECL|RESERVED_143|member|uint8_t RESERVED_143[12];
DECL|RESERVED_144|member|uint8_t RESERVED_144[12];
DECL|RESERVED_145|member|uint8_t RESERVED_145[12];
DECL|RESERVED_146|member|uint8_t RESERVED_146[12];
DECL|RESERVED_147|member|uint8_t RESERVED_147[12];
DECL|RESERVED_148|member|uint8_t RESERVED_148[12];
DECL|RESERVED_149|member|uint8_t RESERVED_149[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[16];
DECL|RESERVED_14|member|uint8_t RESERVED_14[4];
DECL|RESERVED_14|member|uint8_t RESERVED_14[8];
DECL|RESERVED_150|member|uint8_t RESERVED_150[76];
DECL|RESERVED_151|member|uint8_t RESERVED_151[12];
DECL|RESERVED_152|member|uint8_t RESERVED_152[12];
DECL|RESERVED_153|member|uint8_t RESERVED_153[12];
DECL|RESERVED_154|member|uint8_t RESERVED_154[12];
DECL|RESERVED_155|member|uint8_t RESERVED_155[12];
DECL|RESERVED_156|member|uint8_t RESERVED_156[12];
DECL|RESERVED_157|member|uint8_t RESERVED_157[12];
DECL|RESERVED_158|member|uint8_t RESERVED_158[12];
DECL|RESERVED_159|member|uint8_t RESERVED_159[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[28];
DECL|RESERVED_15|member|uint8_t RESERVED_15[4];
DECL|RESERVED_15|member|uint8_t RESERVED_15[8];
DECL|RESERVED_15|member|uint8_t RESERVED_15[8];
DECL|RESERVED_160|member|uint8_t RESERVED_160[12];
DECL|RESERVED_161|member|uint8_t RESERVED_161[12];
DECL|RESERVED_162|member|uint8_t RESERVED_162[12];
DECL|RESERVED_163|member|uint8_t RESERVED_163[12];
DECL|RESERVED_164|member|uint8_t RESERVED_164[12];
DECL|RESERVED_165|member|uint8_t RESERVED_165[12];
DECL|RESERVED_166|member|uint8_t RESERVED_166[12];
DECL|RESERVED_167|member|uint8_t RESERVED_167[12];
DECL|RESERVED_168|member|uint8_t RESERVED_168[12];
DECL|RESERVED_169|member|uint8_t RESERVED_169[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[28];
DECL|RESERVED_16|member|uint8_t RESERVED_16[4];
DECL|RESERVED_16|member|uint8_t RESERVED_16[8];
DECL|RESERVED_170|member|uint8_t RESERVED_170[12];
DECL|RESERVED_171|member|uint8_t RESERVED_171[12];
DECL|RESERVED_172|member|uint8_t RESERVED_172[12];
DECL|RESERVED_173|member|uint8_t RESERVED_173[12];
DECL|RESERVED_174|member|uint8_t RESERVED_174[12];
DECL|RESERVED_175|member|uint8_t RESERVED_175[12];
DECL|RESERVED_176|member|uint8_t RESERVED_176[12];
DECL|RESERVED_177|member|uint8_t RESERVED_177[2620];
DECL|RESERVED_178|member|uint8_t RESERVED_178[12];
DECL|RESERVED_179|member|uint8_t RESERVED_179[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[132];
DECL|RESERVED_17|member|uint8_t RESERVED_17[16];
DECL|RESERVED_17|member|uint8_t RESERVED_17[8];
DECL|RESERVED_180|member|uint8_t RESERVED_180[12];
DECL|RESERVED_181|member|uint8_t RESERVED_181[12];
DECL|RESERVED_182|member|uint8_t RESERVED_182[4940];
DECL|RESERVED_183|member|uint8_t RESERVED_183[12];
DECL|RESERVED_184|member|uint8_t RESERVED_184[12];
DECL|RESERVED_185|member|uint8_t RESERVED_185[12];
DECL|RESERVED_186|member|uint8_t RESERVED_186[12];
DECL|RESERVED_187|member|uint8_t RESERVED_187[12];
DECL|RESERVED_188|member|uint8_t RESERVED_188[12];
DECL|RESERVED_189|member|uint8_t RESERVED_189[12];
DECL|RESERVED_18|member|uint8_t RESERVED_18[12];
DECL|RESERVED_18|member|uint8_t RESERVED_18[12];
DECL|RESERVED_18|member|uint8_t RESERVED_18[12];
DECL|RESERVED_18|member|uint8_t RESERVED_18[12];
DECL|RESERVED_18|member|uint8_t RESERVED_18[12];
DECL|RESERVED_18|member|uint8_t RESERVED_18[16];
DECL|RESERVED_18|member|uint8_t RESERVED_18[284];
DECL|RESERVED_18|member|uint8_t RESERVED_18[8];
DECL|RESERVED_190|member|uint8_t RESERVED_190[12];
DECL|RESERVED_191|member|uint8_t RESERVED_191[12];
DECL|RESERVED_192|member|uint8_t RESERVED_192[12];
DECL|RESERVED_193|member|uint8_t RESERVED_193[12];
DECL|RESERVED_194|member|uint8_t RESERVED_194[12];
DECL|RESERVED_195|member|uint8_t RESERVED_195[12];
DECL|RESERVED_196|member|uint8_t RESERVED_196[12];
DECL|RESERVED_197|member|uint8_t RESERVED_197[12];
DECL|RESERVED_198|member|uint8_t RESERVED_198[12];
DECL|RESERVED_199|member|uint8_t RESERVED_199[12];
DECL|RESERVED_19|member|uint8_t RESERVED_19[12];
DECL|RESERVED_19|member|uint8_t RESERVED_19[12];
DECL|RESERVED_19|member|uint8_t RESERVED_19[12];
DECL|RESERVED_19|member|uint8_t RESERVED_19[16];
DECL|RESERVED_19|member|uint8_t RESERVED_19[488];
DECL|RESERVED_19|member|uint8_t RESERVED_19[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[108];
DECL|RESERVED_1|member|uint8_t RESERVED_1[10];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[13808];
DECL|RESERVED_1|member|uint8_t RESERVED_1[16];
DECL|RESERVED_1|member|uint8_t RESERVED_1[200];
DECL|RESERVED_1|member|uint8_t RESERVED_1[20];
DECL|RESERVED_1|member|uint8_t RESERVED_1[20];
DECL|RESERVED_1|member|uint8_t RESERVED_1[28];
DECL|RESERVED_1|member|uint8_t RESERVED_1[2];
DECL|RESERVED_1|member|uint8_t RESERVED_1[40];
DECL|RESERVED_1|member|uint8_t RESERVED_1[464];
DECL|RESERVED_1|member|uint8_t RESERVED_1[48];
DECL|RESERVED_1|member|uint8_t RESERVED_1[48];
DECL|RESERVED_1|member|uint8_t RESERVED_1[48];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[60];
DECL|RESERVED_1|member|uint8_t RESERVED_1[6];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_200|member|uint8_t RESERVED_200[12];
DECL|RESERVED_201|member|uint8_t RESERVED_201[12];
DECL|RESERVED_202|member|uint8_t RESERVED_202[12];
DECL|RESERVED_203|member|uint8_t RESERVED_203[12];
DECL|RESERVED_204|member|uint8_t RESERVED_204[12];
DECL|RESERVED_205|member|uint8_t RESERVED_205[12];
DECL|RESERVED_206|member|uint8_t RESERVED_206[12];
DECL|RESERVED_207|member|uint8_t RESERVED_207[12];
DECL|RESERVED_208|member|uint8_t RESERVED_208[12];
DECL|RESERVED_209|member|uint8_t RESERVED_209[12];
DECL|RESERVED_20|member|uint8_t RESERVED_20[12];
DECL|RESERVED_20|member|uint8_t RESERVED_20[12];
DECL|RESERVED_20|member|uint8_t RESERVED_20[12];
DECL|RESERVED_20|member|uint8_t RESERVED_20[16];
DECL|RESERVED_20|member|uint8_t RESERVED_20[8];
DECL|RESERVED_210|member|uint8_t RESERVED_210[12];
DECL|RESERVED_211|member|uint8_t RESERVED_211[12];
DECL|RESERVED_212|member|uint8_t RESERVED_212[12];
DECL|RESERVED_213|member|uint8_t RESERVED_213[12];
DECL|RESERVED_214|member|uint8_t RESERVED_214[12];
DECL|RESERVED_215|member|uint8_t RESERVED_215[12];
DECL|RESERVED_216|member|uint8_t RESERVED_216[12];
DECL|RESERVED_217|member|uint8_t RESERVED_217[12];
DECL|RESERVED_218|member|uint8_t RESERVED_218[12];
DECL|RESERVED_219|member|uint8_t RESERVED_219[12];
DECL|RESERVED_21|member|uint8_t RESERVED_21[12];
DECL|RESERVED_21|member|uint8_t RESERVED_21[12];
DECL|RESERVED_21|member|uint8_t RESERVED_21[12];
DECL|RESERVED_21|member|uint8_t RESERVED_21[16];
DECL|RESERVED_21|member|uint8_t RESERVED_21[8];
DECL|RESERVED_220|member|uint8_t RESERVED_220[12];
DECL|RESERVED_221|member|uint8_t RESERVED_221[12];
DECL|RESERVED_222|member|uint8_t RESERVED_222[12];
DECL|RESERVED_223|member|uint8_t RESERVED_223[12];
DECL|RESERVED_224|member|uint8_t RESERVED_224[12];
DECL|RESERVED_225|member|uint8_t RESERVED_225[12];
DECL|RESERVED_226|member|uint8_t RESERVED_226[12];
DECL|RESERVED_227|member|uint8_t RESERVED_227[12];
DECL|RESERVED_228|member|uint8_t RESERVED_228[12];
DECL|RESERVED_229|member|uint8_t RESERVED_229[12];
DECL|RESERVED_22|member|uint8_t RESERVED_22[12];
DECL|RESERVED_22|member|uint8_t RESERVED_22[12];
DECL|RESERVED_22|member|uint8_t RESERVED_22[12];
DECL|RESERVED_22|member|uint8_t RESERVED_22[16];
DECL|RESERVED_22|member|uint8_t RESERVED_22[8];
DECL|RESERVED_230|member|uint8_t RESERVED_230[12];
DECL|RESERVED_231|member|uint8_t RESERVED_231[12];
DECL|RESERVED_232|member|uint8_t RESERVED_232[12];
DECL|RESERVED_233|member|uint8_t RESERVED_233[12];
DECL|RESERVED_234|member|uint8_t RESERVED_234[12];
DECL|RESERVED_23|member|uint8_t RESERVED_23[12];
DECL|RESERVED_23|member|uint8_t RESERVED_23[12];
DECL|RESERVED_23|member|uint8_t RESERVED_23[12];
DECL|RESERVED_23|member|uint8_t RESERVED_23[16];
DECL|RESERVED_23|member|uint8_t RESERVED_23[8];
DECL|RESERVED_24|member|uint8_t RESERVED_24[12];
DECL|RESERVED_24|member|uint8_t RESERVED_24[12];
DECL|RESERVED_24|member|uint8_t RESERVED_24[12];
DECL|RESERVED_24|member|uint8_t RESERVED_24[16];
DECL|RESERVED_24|member|uint8_t RESERVED_24[8];
DECL|RESERVED_25|member|uint8_t RESERVED_25[12];
DECL|RESERVED_25|member|uint8_t RESERVED_25[12];
DECL|RESERVED_25|member|uint8_t RESERVED_25[12];
DECL|RESERVED_25|member|uint8_t RESERVED_25[80];
DECL|RESERVED_25|member|uint8_t RESERVED_25[8];
DECL|RESERVED_26|member|uint8_t RESERVED_26[12];
DECL|RESERVED_26|member|uint8_t RESERVED_26[12];
DECL|RESERVED_26|member|uint8_t RESERVED_26[12];
DECL|RESERVED_26|member|uint8_t RESERVED_26[32];
DECL|RESERVED_26|member|uint8_t RESERVED_26[8];
DECL|RESERVED_27|member|uint8_t RESERVED_27[12];
DECL|RESERVED_27|member|uint8_t RESERVED_27[12];
DECL|RESERVED_27|member|uint8_t RESERVED_27[12];
DECL|RESERVED_27|member|uint8_t RESERVED_27[16];
DECL|RESERVED_27|member|uint8_t RESERVED_27[332];
DECL|RESERVED_28|member|uint8_t RESERVED_28[12];
DECL|RESERVED_28|member|uint8_t RESERVED_28[12];
DECL|RESERVED_28|member|uint8_t RESERVED_28[12];
DECL|RESERVED_28|member|uint8_t RESERVED_28[16];
DECL|RESERVED_28|member|uint8_t RESERVED_28[8];
DECL|RESERVED_29|member|uint8_t RESERVED_29[12];
DECL|RESERVED_29|member|uint8_t RESERVED_29[12];
DECL|RESERVED_29|member|uint8_t RESERVED_29[12];
DECL|RESERVED_29|member|uint8_t RESERVED_29[28];
DECL|RESERVED_2|member|uint8_t RESERVED_2[112];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[13328];
DECL|RESERVED_2|member|uint8_t RESERVED_2[156];
DECL|RESERVED_2|member|uint8_t RESERVED_2[16];
DECL|RESERVED_2|member|uint8_t RESERVED_2[16];
DECL|RESERVED_2|member|uint8_t RESERVED_2[176];
DECL|RESERVED_2|member|uint8_t RESERVED_2[18];
DECL|RESERVED_2|member|uint8_t RESERVED_2[196];
DECL|RESERVED_2|member|uint8_t RESERVED_2[1];
DECL|RESERVED_2|member|uint8_t RESERVED_2[2656];
DECL|RESERVED_2|member|uint8_t RESERVED_2[28];
DECL|RESERVED_2|member|uint8_t RESERVED_2[2];
DECL|RESERVED_2|member|uint8_t RESERVED_2[404];
DECL|RESERVED_2|member|uint8_t RESERVED_2[40];
DECL|RESERVED_2|member|uint8_t RESERVED_2[48];
DECL|RESERVED_2|member|uint8_t RESERVED_2[48];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[6];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_30|member|uint8_t RESERVED_30[12];
DECL|RESERVED_30|member|uint8_t RESERVED_30[12];
DECL|RESERVED_30|member|uint8_t RESERVED_30[12];
DECL|RESERVED_30|member|uint8_t RESERVED_30[16];
DECL|RESERVED_31|member|uint8_t RESERVED_31[12];
DECL|RESERVED_31|member|uint8_t RESERVED_31[12];
DECL|RESERVED_31|member|uint8_t RESERVED_31[12];
DECL|RESERVED_31|member|uint8_t RESERVED_31[28];
DECL|RESERVED_32|member|uint8_t RESERVED_32[12];
DECL|RESERVED_32|member|uint8_t RESERVED_32[12];
DECL|RESERVED_32|member|uint8_t RESERVED_32[12];
DECL|RESERVED_32|member|uint8_t RESERVED_32[284];
DECL|RESERVED_33|member|uint8_t RESERVED_33[12];
DECL|RESERVED_33|member|uint8_t RESERVED_33[12];
DECL|RESERVED_33|member|uint8_t RESERVED_33[12];
DECL|RESERVED_33|member|uint8_t RESERVED_33[12];
DECL|RESERVED_34|member|uint8_t RESERVED_34[12];
DECL|RESERVED_34|member|uint8_t RESERVED_34[12];
DECL|RESERVED_34|member|uint8_t RESERVED_34[12];
DECL|RESERVED_34|member|uint8_t RESERVED_34[12];
DECL|RESERVED_35|member|uint8_t RESERVED_35[12];
DECL|RESERVED_35|member|uint8_t RESERVED_35[12];
DECL|RESERVED_35|member|uint8_t RESERVED_35[12];
DECL|RESERVED_35|member|uint8_t RESERVED_35[12];
DECL|RESERVED_36|member|uint8_t RESERVED_36[12];
DECL|RESERVED_36|member|uint8_t RESERVED_36[12];
DECL|RESERVED_36|member|uint8_t RESERVED_36[12];
DECL|RESERVED_36|member|uint8_t RESERVED_36[12];
DECL|RESERVED_37|member|uint8_t RESERVED_37[12];
DECL|RESERVED_37|member|uint8_t RESERVED_37[12];
DECL|RESERVED_37|member|uint8_t RESERVED_37[12];
DECL|RESERVED_38|member|uint8_t RESERVED_38[12];
DECL|RESERVED_38|member|uint8_t RESERVED_38[12];
DECL|RESERVED_38|member|uint8_t RESERVED_38[12];
DECL|RESERVED_39|member|uint8_t RESERVED_39[12];
DECL|RESERVED_39|member|uint8_t RESERVED_39[12];
DECL|RESERVED_39|member|uint8_t RESERVED_39[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[1024];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[136];
DECL|RESERVED_3|member|uint8_t RESERVED_3[16];
DECL|RESERVED_3|member|uint8_t RESERVED_3[20];
DECL|RESERVED_3|member|uint8_t RESERVED_3[20];
DECL|RESERVED_3|member|uint8_t RESERVED_3[24];
DECL|RESERVED_3|member|uint8_t RESERVED_3[28];
DECL|RESERVED_3|member|uint8_t RESERVED_3[2];
DECL|RESERVED_3|member|uint8_t RESERVED_3[2];
DECL|RESERVED_3|member|uint8_t RESERVED_3[2];
DECL|RESERVED_3|member|uint8_t RESERVED_3[32];
DECL|RESERVED_3|member|uint8_t RESERVED_3[364];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[552];
DECL|RESERVED_3|member|uint8_t RESERVED_3[56];
DECL|RESERVED_3|member|uint8_t RESERVED_3[72];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_40|member|uint8_t RESERVED_40[12];
DECL|RESERVED_40|member|uint8_t RESERVED_40[12];
DECL|RESERVED_40|member|uint8_t RESERVED_40[12];
DECL|RESERVED_41|member|uint8_t RESERVED_41[124];
DECL|RESERVED_41|member|uint8_t RESERVED_41[12];
DECL|RESERVED_41|member|uint8_t RESERVED_41[12];
DECL|RESERVED_42|member|uint8_t RESERVED_42[12];
DECL|RESERVED_42|member|uint8_t RESERVED_42[12];
DECL|RESERVED_42|member|uint8_t RESERVED_42[224];
DECL|RESERVED_43|member|uint8_t RESERVED_43[12];
DECL|RESERVED_43|member|uint8_t RESERVED_43[12];
DECL|RESERVED_43|member|uint8_t RESERVED_43[12];
DECL|RESERVED_44|member|uint8_t RESERVED_44[12];
DECL|RESERVED_44|member|uint8_t RESERVED_44[12];
DECL|RESERVED_44|member|uint8_t RESERVED_44[12];
DECL|RESERVED_45|member|uint8_t RESERVED_45[12];
DECL|RESERVED_45|member|uint8_t RESERVED_45[12];
DECL|RESERVED_45|member|uint8_t RESERVED_45[12];
DECL|RESERVED_46|member|uint8_t RESERVED_46[12];
DECL|RESERVED_46|member|uint8_t RESERVED_46[12];
DECL|RESERVED_46|member|uint8_t RESERVED_46[28];
DECL|RESERVED_47|member|uint8_t RESERVED_47[12];
DECL|RESERVED_47|member|uint8_t RESERVED_47[12];
DECL|RESERVED_47|member|uint8_t RESERVED_47[12];
DECL|RESERVED_48|member|uint8_t RESERVED_48[12];
DECL|RESERVED_48|member|uint8_t RESERVED_48[12];
DECL|RESERVED_48|member|uint8_t RESERVED_48[12];
DECL|RESERVED_49|member|uint8_t RESERVED_49[12];
DECL|RESERVED_49|member|uint8_t RESERVED_49[12];
DECL|RESERVED_49|member|uint8_t RESERVED_49[28];
DECL|RESERVED_4|member|uint8_t RESERVED_4[128];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[20];
DECL|RESERVED_4|member|uint8_t RESERVED_4[24];
DECL|RESERVED_4|member|uint8_t RESERVED_4[28];
DECL|RESERVED_4|member|uint8_t RESERVED_4[2];
DECL|RESERVED_4|member|uint8_t RESERVED_4[3940];
DECL|RESERVED_4|member|uint8_t RESERVED_4[496];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[52];
DECL|RESERVED_4|member|uint8_t RESERVED_4[60];
DECL|RESERVED_4|member|uint8_t RESERVED_4[65444];
DECL|RESERVED_4|member|uint8_t RESERVED_4[6];
DECL|RESERVED_4|member|uint8_t RESERVED_4[8];
DECL|RESERVED_4|member|uint8_t RESERVED_4[8];
DECL|RESERVED_4|member|uint8_t RESERVED_4[96];
DECL|RESERVED_50|member|uint8_t RESERVED_50[12];
DECL|RESERVED_50|member|uint8_t RESERVED_50[12];
DECL|RESERVED_50|member|uint8_t RESERVED_50[12];
DECL|RESERVED_51|member|uint8_t RESERVED_51[12];
DECL|RESERVED_51|member|uint8_t RESERVED_51[12];
DECL|RESERVED_51|member|uint8_t RESERVED_51[12];
DECL|RESERVED_52|member|uint8_t RESERVED_52[12];
DECL|RESERVED_52|member|uint8_t RESERVED_52[12];
DECL|RESERVED_52|member|uint8_t RESERVED_52[28];
DECL|RESERVED_53|member|uint8_t RESERVED_53[12];
DECL|RESERVED_53|member|uint8_t RESERVED_53[12];
DECL|RESERVED_53|member|uint8_t RESERVED_53[12];
DECL|RESERVED_54|member|uint8_t RESERVED_54[12];
DECL|RESERVED_54|member|uint8_t RESERVED_54[12];
DECL|RESERVED_54|member|uint8_t RESERVED_54[12];
DECL|RESERVED_55|member|uint8_t RESERVED_55[12];
DECL|RESERVED_55|member|uint8_t RESERVED_55[12];
DECL|RESERVED_55|member|uint8_t RESERVED_55[28];
DECL|RESERVED_56|member|uint8_t RESERVED_56[12];
DECL|RESERVED_56|member|uint8_t RESERVED_56[12];
DECL|RESERVED_56|member|uint8_t RESERVED_56[12];
DECL|RESERVED_57|member|uint8_t RESERVED_57[12];
DECL|RESERVED_57|member|uint8_t RESERVED_57[12];
DECL|RESERVED_57|member|uint8_t RESERVED_57[12];
DECL|RESERVED_58|member|uint8_t RESERVED_58[12];
DECL|RESERVED_58|member|uint8_t RESERVED_58[28];
DECL|RESERVED_58|member|uint8_t RESERVED_58[92];
DECL|RESERVED_59|member|uint8_t RESERVED_59[12];
DECL|RESERVED_59|member|uint8_t RESERVED_59[12];
DECL|RESERVED_59|member|uint8_t RESERVED_59[76];
DECL|RESERVED_5|member|uint8_t RESERVED_5[104];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[24];
DECL|RESERVED_5|member|uint8_t RESERVED_5[28];
DECL|RESERVED_5|member|uint8_t RESERVED_5[28];
DECL|RESERVED_5|member|uint8_t RESERVED_5[28];
DECL|RESERVED_5|member|uint8_t RESERVED_5[2956];
DECL|RESERVED_5|member|uint8_t RESERVED_5[40];
DECL|RESERVED_5|member|uint8_t RESERVED_5[44];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_5|member|uint8_t RESERVED_5[52];
DECL|RESERVED_5|member|uint8_t RESERVED_5[8];
DECL|RESERVED_60|member|uint8_t RESERVED_60[12];
DECL|RESERVED_60|member|uint8_t RESERVED_60[12];
DECL|RESERVED_60|member|uint8_t RESERVED_60[12];
DECL|RESERVED_61|member|uint8_t RESERVED_61[12];
DECL|RESERVED_61|member|uint8_t RESERVED_61[140];
DECL|RESERVED_61|member|uint8_t RESERVED_61[28];
DECL|RESERVED_62|member|uint8_t RESERVED_62[12];
DECL|RESERVED_62|member|uint8_t RESERVED_62[12];
DECL|RESERVED_62|member|uint8_t RESERVED_62[12];
DECL|RESERVED_63|member|uint8_t RESERVED_63[12];
DECL|RESERVED_63|member|uint8_t RESERVED_63[12];
DECL|RESERVED_63|member|uint8_t RESERVED_63[12];
DECL|RESERVED_64|member|uint8_t RESERVED_64[12];
DECL|RESERVED_64|member|uint8_t RESERVED_64[12];
DECL|RESERVED_64|member|uint8_t RESERVED_64[28];
DECL|RESERVED_65|member|uint8_t RESERVED_65[12];
DECL|RESERVED_65|member|uint8_t RESERVED_65[12];
DECL|RESERVED_65|member|uint8_t RESERVED_65[12];
DECL|RESERVED_66|member|uint8_t RESERVED_66[12];
DECL|RESERVED_66|member|uint8_t RESERVED_66[12];
DECL|RESERVED_66|member|uint8_t RESERVED_66[12];
DECL|RESERVED_67|member|uint8_t RESERVED_67[12];
DECL|RESERVED_67|member|uint8_t RESERVED_67[12];
DECL|RESERVED_67|member|uint8_t RESERVED_67[28];
DECL|RESERVED_68|member|uint8_t RESERVED_68[12];
DECL|RESERVED_68|member|uint8_t RESERVED_68[12];
DECL|RESERVED_68|member|uint8_t RESERVED_68[12];
DECL|RESERVED_69|member|uint8_t RESERVED_69[12];
DECL|RESERVED_69|member|uint8_t RESERVED_69[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[14];
DECL|RESERVED_6|member|uint8_t RESERVED_6[16];
DECL|RESERVED_6|member|uint8_t RESERVED_6[172];
DECL|RESERVED_6|member|uint8_t RESERVED_6[28];
DECL|RESERVED_6|member|uint8_t RESERVED_6[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[60];
DECL|RESERVED_6|member|uint8_t RESERVED_6[6];
DECL|RESERVED_6|member|uint8_t RESERVED_6[7988];
DECL|RESERVED_6|member|uint8_t RESERVED_6[8];
DECL|RESERVED_70|member|uint8_t RESERVED_70[12];
DECL|RESERVED_70|member|uint8_t RESERVED_70[28];
DECL|RESERVED_71|member|uint8_t RESERVED_71[12];
DECL|RESERVED_71|member|uint8_t RESERVED_71[12];
DECL|RESERVED_72|member|uint8_t RESERVED_72[12];
DECL|RESERVED_72|member|uint8_t RESERVED_72[12];
DECL|RESERVED_73|member|uint8_t RESERVED_73[12];
DECL|RESERVED_73|member|uint8_t RESERVED_73[28];
DECL|RESERVED_74|member|uint8_t RESERVED_74[12];
DECL|RESERVED_74|member|uint8_t RESERVED_74[12];
DECL|RESERVED_75|member|uint8_t RESERVED_75[12];
DECL|RESERVED_75|member|uint8_t RESERVED_75[12];
DECL|RESERVED_76|member|uint8_t RESERVED_76[12];
DECL|RESERVED_76|member|uint8_t RESERVED_76[28];
DECL|RESERVED_77|member|uint8_t RESERVED_77[12];
DECL|RESERVED_77|member|uint8_t RESERVED_77[12];
DECL|RESERVED_78|member|uint8_t RESERVED_78[12];
DECL|RESERVED_78|member|uint8_t RESERVED_78[12];
DECL|RESERVED_79|member|uint8_t RESERVED_79[12];
DECL|RESERVED_79|member|uint8_t RESERVED_79[28];
DECL|RESERVED_7|member|uint8_t RESERVED_7[10];
DECL|RESERVED_7|member|uint8_t RESERVED_7[112];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[28];
DECL|RESERVED_7|member|uint8_t RESERVED_7[4];
DECL|RESERVED_7|member|uint8_t RESERVED_7[4];
DECL|RESERVED_7|member|uint8_t RESERVED_7[65472];
DECL|RESERVED_7|member|uint8_t RESERVED_7[6];
DECL|RESERVED_7|member|uint8_t RESERVED_7[8];
DECL|RESERVED_7|member|uint8_t RESERVED_7[8];
DECL|RESERVED_80|member|uint8_t RESERVED_80[12];
DECL|RESERVED_80|member|uint8_t RESERVED_80[12];
DECL|RESERVED_81|member|uint8_t RESERVED_81[12];
DECL|RESERVED_81|member|uint8_t RESERVED_81[12];
DECL|RESERVED_82|member|uint8_t RESERVED_82[12];
DECL|RESERVED_82|member|uint8_t RESERVED_82[28];
DECL|RESERVED_83|member|uint8_t RESERVED_83[12];
DECL|RESERVED_83|member|uint8_t RESERVED_83[12];
DECL|RESERVED_84|member|uint8_t RESERVED_84[12];
DECL|RESERVED_84|member|uint8_t RESERVED_84[12];
DECL|RESERVED_85|member|uint8_t RESERVED_85[12];
DECL|RESERVED_85|member|uint8_t RESERVED_85[28];
DECL|RESERVED_86|member|uint8_t RESERVED_86[12];
DECL|RESERVED_86|member|uint8_t RESERVED_86[12];
DECL|RESERVED_87|member|uint8_t RESERVED_87[12];
DECL|RESERVED_87|member|uint8_t RESERVED_87[12];
DECL|RESERVED_88|member|uint8_t RESERVED_88[12];
DECL|RESERVED_88|member|uint8_t RESERVED_88[28];
DECL|RESERVED_89|member|uint8_t RESERVED_89[12];
DECL|RESERVED_89|member|uint8_t RESERVED_89[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[10];
DECL|RESERVED_8|member|uint8_t RESERVED_8[128];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[16];
DECL|RESERVED_8|member|uint8_t RESERVED_8[16];
DECL|RESERVED_8|member|uint8_t RESERVED_8[4];
DECL|RESERVED_8|member|uint8_t RESERVED_8[56];
DECL|RESERVED_8|member|uint8_t RESERVED_8[80];
DECL|RESERVED_8|member|uint8_t RESERVED_8[8];
DECL|RESERVED_8|member|uint8_t RESERVED_8[92];
DECL|RESERVED_90|member|uint8_t RESERVED_90[12];
DECL|RESERVED_90|member|uint8_t RESERVED_90[12];
DECL|RESERVED_91|member|uint8_t RESERVED_91[28];
DECL|RESERVED_91|member|uint8_t RESERVED_91[76];
DECL|RESERVED_92|member|uint8_t RESERVED_92[12];
DECL|RESERVED_92|member|uint8_t RESERVED_92[12];
DECL|RESERVED_93|member|uint8_t RESERVED_93[12];
DECL|RESERVED_93|member|uint8_t RESERVED_93[12];
DECL|RESERVED_94|member|uint8_t RESERVED_94[12];
DECL|RESERVED_95|member|uint8_t RESERVED_95[12];
DECL|RESERVED_96|member|uint8_t RESERVED_96[12];
DECL|RESERVED_97|member|uint8_t RESERVED_97[12];
DECL|RESERVED_98|member|uint8_t RESERVED_98[12];
DECL|RESERVED_99|member|uint8_t RESERVED_99[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[14];
DECL|RESERVED_9|member|uint8_t RESERVED_9[28];
DECL|RESERVED_9|member|uint8_t RESERVED_9[36];
DECL|RESERVED_9|member|uint8_t RESERVED_9[4];
DECL|RESERVED_9|member|uint8_t RESERVED_9[8];
DECL|RESERVED_9|member|uint8_t RESERVED_9[8];
DECL|RESET_CNTL|member|__IO uint32_t RESET_CNTL; /**< SIM Reset Control Register, offset: 0x50 */
DECL|RESET|member|__I uint32_t RESET; /**< Reset Register, offset: 0x24 */
DECL|RES|member|__IO uint32_t RES; /**< EPDC Screen Resolution, offset: 0x40 */
DECL|RFR|member|__I uint32_t RFR[1]; /**< SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 */
DECL|RFSHCTL0|member|__IO uint32_t RFSHCTL0; /**< Refresh Control Register 0, offset: 0x50 */
DECL|RFSHCTL1|member|__IO uint32_t RFSHCTL1; /**< Refresh Control Register 1, offset: 0x54 */
DECL|RFSHCTL3|member|__IO uint32_t RFSHCTL3; /**< Refresh Control Register 0, offset: 0x60 */
DECL|RFSHTMG|member|__IO uint32_t RFSHTMG; /**< Refresh Timing Register, offset: 0x64 */
DECL|RGB_STATUS|member|__IO uint32_t RGB_STATUS; /**< RGB Status Register, offset: 0x8 */
DECL|RL_CLR|member|__IO uint32_t RL_CLR; /**< eLCDIF General Control Register, offset: 0x8 */
DECL|RL_SET|member|__IO uint32_t RL_SET; /**< eLCDIF General Control Register, offset: 0x4 */
DECL|RL_TOG|member|__IO uint32_t RL_TOG; /**< eLCDIF General Control Register, offset: 0xC */
DECL|RL|member|__IO uint32_t RL; /**< eLCDIF General Control Register, offset: 0x0 */
DECL|RMON_R_BC_PKT|member|__I uint32_t RMON_R_BC_PKT; /**< Rx Broadcast Packets Statistic Register, offset: 0x288 */
DECL|RMON_R_CRC_ALIGN|member|__I uint32_t RMON_R_CRC_ALIGN; /**< Rx Packets with CRC/Align Error Statistic Register, offset: 0x290 */
DECL|RMON_R_FRAG|member|__I uint32_t RMON_R_FRAG; /**< Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C */
DECL|RMON_R_JAB|member|__I uint32_t RMON_R_JAB; /**< Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0 */
DECL|RMON_R_MC_PKT|member|__I uint32_t RMON_R_MC_PKT; /**< Rx Multicast Packets Statistic Register, offset: 0x28C */
DECL|RMON_R_OCTETS|member|__I uint32_t RMON_R_OCTETS; /**< Rx Octets Statistic Register, offset: 0x2C4 */
DECL|RMON_R_OVERSIZE|member|__I uint32_t RMON_R_OVERSIZE; /**< Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298 */
DECL|RMON_R_P1024TO2047|member|__I uint32_t RMON_R_P1024TO2047; /**< Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC */
DECL|RMON_R_P128TO255|member|__I uint32_t RMON_R_P128TO255; /**< Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0 */
DECL|RMON_R_P256TO511|member|__I uint32_t RMON_R_P256TO511; /**< Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4 */
DECL|RMON_R_P512TO1023|member|__I uint32_t RMON_R_P512TO1023; /**< Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8 */
DECL|RMON_R_P64|member|__I uint32_t RMON_R_P64; /**< Rx 64-Byte Packets Statistic Register, offset: 0x2A8 */
DECL|RMON_R_P65TO127|member|__I uint32_t RMON_R_P65TO127; /**< Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC */
DECL|RMON_R_PACKETS|member|__I uint32_t RMON_R_PACKETS; /**< Rx Packet Count Statistic Register, offset: 0x284 */
DECL|RMON_R_P_GTE2048|member|__I uint32_t RMON_R_P_GTE2048; /**< Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0 */
DECL|RMON_R_RESVD_0|member|__I uint32_t RMON_R_RESVD_0; /**< Reserved Statistic Register, offset: 0x2A4 */
DECL|RMON_R_UNDERSIZE|member|__I uint32_t RMON_R_UNDERSIZE; /**< Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294 */
DECL|RMON_T_BC_PKT|member|__I uint32_t RMON_T_BC_PKT; /**< Tx Broadcast Packets Statistic Register, offset: 0x208 */
DECL|RMON_T_COL|member|__I uint32_t RMON_T_COL; /**< Tx Collision Count Statistic Register, offset: 0x224 */
DECL|RMON_T_CRC_ALIGN|member|__I uint32_t RMON_T_CRC_ALIGN; /**< Tx Packets with CRC/Align Error Statistic Register, offset: 0x210 */
DECL|RMON_T_DROP|member|__I uint32_t RMON_T_DROP; /**< Reserved Statistic Register, offset: 0x200 */
DECL|RMON_T_FRAG|member|__I uint32_t RMON_T_FRAG; /**< Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C */
DECL|RMON_T_JAB|member|__I uint32_t RMON_T_JAB; /**< Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220 */
DECL|RMON_T_MC_PKT|member|__I uint32_t RMON_T_MC_PKT; /**< Tx Multicast Packets Statistic Register, offset: 0x20C */
DECL|RMON_T_OCTETS|member|__I uint32_t RMON_T_OCTETS; /**< Tx Octets Statistic Register, offset: 0x244 */
DECL|RMON_T_OVERSIZE|member|__I uint32_t RMON_T_OVERSIZE; /**< Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218 */
DECL|RMON_T_P1024TO2047|member|__I uint32_t RMON_T_P1024TO2047; /**< Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C */
DECL|RMON_T_P128TO255|member|__I uint32_t RMON_T_P128TO255; /**< Tx 128- to 255-byte Packets Statistic Register, offset: 0x230 */
DECL|RMON_T_P256TO511|member|__I uint32_t RMON_T_P256TO511; /**< Tx 256- to 511-byte Packets Statistic Register, offset: 0x234 */
DECL|RMON_T_P512TO1023|member|__I uint32_t RMON_T_P512TO1023; /**< Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238 */
DECL|RMON_T_P64|member|__I uint32_t RMON_T_P64; /**< Tx 64-Byte Packets Statistic Register, offset: 0x228 */
DECL|RMON_T_P65TO127|member|__I uint32_t RMON_T_P65TO127; /**< Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C */
DECL|RMON_T_PACKETS|member|__I uint32_t RMON_T_PACKETS; /**< Tx Packet Count Statistic Register, offset: 0x204 */
DECL|RMON_T_P_GTE2048|member|__I uint32_t RMON_T_P_GTE2048; /**< Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240 */
DECL|RMON_T_UNDERSIZE|member|__I uint32_t RMON_T_UNDERSIZE; /**< Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214 */
DECL|RMR|member|__IO uint32_t RMR; /**< SAI Receive Mask Register, offset: 0xE0 */
DECL|RODT_CON0|member|__IO uint32_t RODT_CON0; /**< ,offset: 0x18 */
DECL|ROMC_BASE_ADDRS|macro|ROMC_BASE_ADDRS
DECL|ROMC_BASE_PTRS|macro|ROMC_BASE_PTRS
DECL|ROMC_BASE_PTR|macro|ROMC_BASE_PTR
DECL|ROMC_BASE|macro|ROMC_BASE
DECL|ROMC_MemMapPtr|typedef|} ROMC_Type, *ROMC_MemMapPtr;
DECL|ROMC_ROMPATCH0A|macro|ROMC_ROMPATCH0A
DECL|ROMC_ROMPATCH0D|macro|ROMC_ROMPATCH0D
DECL|ROMC_ROMPATCH10A|macro|ROMC_ROMPATCH10A
DECL|ROMC_ROMPATCH11A|macro|ROMC_ROMPATCH11A
DECL|ROMC_ROMPATCH12A|macro|ROMC_ROMPATCH12A
DECL|ROMC_ROMPATCH13A|macro|ROMC_ROMPATCH13A
DECL|ROMC_ROMPATCH14A|macro|ROMC_ROMPATCH14A
DECL|ROMC_ROMPATCH15A|macro|ROMC_ROMPATCH15A
DECL|ROMC_ROMPATCH1A|macro|ROMC_ROMPATCH1A
DECL|ROMC_ROMPATCH1D|macro|ROMC_ROMPATCH1D
DECL|ROMC_ROMPATCH2A|macro|ROMC_ROMPATCH2A
DECL|ROMC_ROMPATCH2D|macro|ROMC_ROMPATCH2D
DECL|ROMC_ROMPATCH3A|macro|ROMC_ROMPATCH3A
DECL|ROMC_ROMPATCH3D|macro|ROMC_ROMPATCH3D
DECL|ROMC_ROMPATCH4A|macro|ROMC_ROMPATCH4A
DECL|ROMC_ROMPATCH4D|macro|ROMC_ROMPATCH4D
DECL|ROMC_ROMPATCH5A|macro|ROMC_ROMPATCH5A
DECL|ROMC_ROMPATCH5D|macro|ROMC_ROMPATCH5D
DECL|ROMC_ROMPATCH6A|macro|ROMC_ROMPATCH6A
DECL|ROMC_ROMPATCH6D|macro|ROMC_ROMPATCH6D
DECL|ROMC_ROMPATCH7A|macro|ROMC_ROMPATCH7A
DECL|ROMC_ROMPATCH7D|macro|ROMC_ROMPATCH7D
DECL|ROMC_ROMPATCH8A|macro|ROMC_ROMPATCH8A
DECL|ROMC_ROMPATCH9A|macro|ROMC_ROMPATCH9A
DECL|ROMC_ROMPATCHA_ADDRX_MASK|macro|ROMC_ROMPATCHA_ADDRX_MASK
DECL|ROMC_ROMPATCHA_ADDRX_SHIFT|macro|ROMC_ROMPATCHA_ADDRX_SHIFT
DECL|ROMC_ROMPATCHA_ADDRX|macro|ROMC_ROMPATCHA_ADDRX
DECL|ROMC_ROMPATCHA_REG|macro|ROMC_ROMPATCHA_REG
DECL|ROMC_ROMPATCHA_THUMBX_MASK|macro|ROMC_ROMPATCHA_THUMBX_MASK
DECL|ROMC_ROMPATCHA_THUMBX_SHIFT|macro|ROMC_ROMPATCHA_THUMBX_SHIFT
DECL|ROMC_ROMPATCHA|macro|ROMC_ROMPATCHA
DECL|ROMC_ROMPATCHCNTL_DATAFIX_MASK|macro|ROMC_ROMPATCHCNTL_DATAFIX_MASK
DECL|ROMC_ROMPATCHCNTL_DATAFIX_SHIFT|macro|ROMC_ROMPATCHCNTL_DATAFIX_SHIFT
DECL|ROMC_ROMPATCHCNTL_DATAFIX|macro|ROMC_ROMPATCHCNTL_DATAFIX
DECL|ROMC_ROMPATCHCNTL_DIS_MASK|macro|ROMC_ROMPATCHCNTL_DIS_MASK
DECL|ROMC_ROMPATCHCNTL_DIS_SHIFT|macro|ROMC_ROMPATCHCNTL_DIS_SHIFT
DECL|ROMC_ROMPATCHCNTL_REG|macro|ROMC_ROMPATCHCNTL_REG
DECL|ROMC_ROMPATCHCNTL|macro|ROMC_ROMPATCHCNTL
DECL|ROMC_ROMPATCHD_DATAX_MASK|macro|ROMC_ROMPATCHD_DATAX_MASK
DECL|ROMC_ROMPATCHD_DATAX_SHIFT|macro|ROMC_ROMPATCHD_DATAX_SHIFT
DECL|ROMC_ROMPATCHD_DATAX|macro|ROMC_ROMPATCHD_DATAX
DECL|ROMC_ROMPATCHD_REG|macro|ROMC_ROMPATCHD_REG
DECL|ROMC_ROMPATCHD|macro|ROMC_ROMPATCHD
DECL|ROMC_ROMPATCHENH_REG|macro|ROMC_ROMPATCHENH_REG
DECL|ROMC_ROMPATCHENH|macro|ROMC_ROMPATCHENH
DECL|ROMC_ROMPATCHENL_ENABLE_MASK|macro|ROMC_ROMPATCHENL_ENABLE_MASK
DECL|ROMC_ROMPATCHENL_ENABLE_SHIFT|macro|ROMC_ROMPATCHENL_ENABLE_SHIFT
DECL|ROMC_ROMPATCHENL_ENABLE|macro|ROMC_ROMPATCHENL_ENABLE
DECL|ROMC_ROMPATCHENL_REG|macro|ROMC_ROMPATCHENL_REG
DECL|ROMC_ROMPATCHENL|macro|ROMC_ROMPATCHENL
DECL|ROMC_ROMPATCHSR_REG|macro|ROMC_ROMPATCHSR_REG
DECL|ROMC_ROMPATCHSR_SOURCE_MASK|macro|ROMC_ROMPATCHSR_SOURCE_MASK
DECL|ROMC_ROMPATCHSR_SOURCE_SHIFT|macro|ROMC_ROMPATCHSR_SOURCE_SHIFT
DECL|ROMC_ROMPATCHSR_SOURCE|macro|ROMC_ROMPATCHSR_SOURCE
DECL|ROMC_ROMPATCHSR_SW_MASK|macro|ROMC_ROMPATCHSR_SW_MASK
DECL|ROMC_ROMPATCHSR_SW_SHIFT|macro|ROMC_ROMPATCHSR_SW_SHIFT
DECL|ROMC_ROMPATCHSR|macro|ROMC_ROMPATCHSR
DECL|ROMC_Type|typedef|} ROMC_Type, *ROMC_MemMapPtr;
DECL|ROMC|macro|ROMC
DECL|ROMPATCHA|member|__IO uint32_t ROMPATCHA[16]; /**< ROMC Address Registers, array offset: 0x100, array step: 0x4 */
DECL|ROMPATCHCNTL|member|__IO uint32_t ROMPATCHCNTL; /**< ROMC Control Register, offset: 0xF4 */
DECL|ROMPATCHD|member|__IO uint32_t ROMPATCHD[8]; /**< ROMC Data Registers, array offset: 0xD4, array step: 0x4 */
DECL|ROMPATCHENH|member|__I uint32_t ROMPATCHENH; /**< ROMC Enable Register High, offset: 0xF8 */
DECL|ROMPATCHENL|member|__IO uint32_t ROMPATCHENL; /**< ROMC Enable Register Low, offset: 0xFC */
DECL|ROMPATCHSR|member|__IO uint32_t ROMPATCHSR; /**< ROMC Status Register, offset: 0x208 */
DECL|RR|member|__I uint32_t RR[4]; /**< Processor B Receive Register 0, array offset: 0x10, array step: 0x4 */
DECL|RSEM|member|__IO uint32_t RSEM; /**< Receive FIFO Section Empty Threshold, offset: 0x194 */
DECL|RSER|member|__IO uint32_t RSER; /**< Interrupt and DMA Request Select and Enable Register, offset: 0x164 */
DECL|RSFL|member|__IO uint32_t RSFL; /**< Receive FIFO Section Full Threshold, offset: 0x190 */
DECL|RSTGT_R|member|__IO uint16_t RSTGT_R; /**< Reset Gate Read,offset: 0x40 */
DECL|RSTGT_W|member|__IO uint16_t RSTGT_W; /**< Reset Gate Write,offset: 0x40 */
DECL|RSTGT|member|__IO uint16_t RSTGT; /**< Semaphores (Secure) Reset Gate n, offset: 0x100 */
DECL|RSTNTF|member|__IO uint16_t RSTNTF; /**< Semaphores (Secure) Reset IRQ Notification, offset: 0x104 */
DECL|RTIC_IRQn|enumerator|RTIC_IRQn = 91, /**< RTIC Interrupt */
DECL|RX14MASK|member|__IO uint32_t RX14MASK; /**< Rx Buffer 14 Mask Register, offset: 0x14 */
DECL|RX15MASK|member|__IO uint32_t RX15MASK; /**< Rx Buffer 15 Mask Register, offset: 0x18 */
DECL|RXDATA|member|__I uint32_t RXDATA; /**< Receive Data Register, offset: 0x0 */
DECL|RXFGMASK|member|__IO uint32_t RXFGMASK; /**< Rx FIFO Global Mask Register, offset: 0x48 */
DECL|RXFIFO|member|__IO uint32_t RXFIFO; /**< Payload FIFO Register, offset: 0x44 */
DECL|RXFIR|member|__I uint32_t RXFIR; /**< Rx FIFO Information Register, offset: 0x4C */
DECL|RXIC|member|__IO uint32_t RXIC[3]; /**< Receive Interrupt Coalescing Register, array offset: 0x100, array step: 0x4 */
DECL|RXIMR|member|__IO uint32_t RXIMR[64]; /**< Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 */
DECL|RXMGMASK|member|__IO uint32_t RXMGMASK; /**< Rx Mailboxes Global Mask Register, offset: 0x10 */
DECL|Reserved_IRQn|enumerator|Reserved_IRQn = 9, /**< Reserved */
DECL|SAI1_IRQn|enumerator|SAI1_IRQn = 95, /**< SAI1 Receive / Transmit Interrupt */
DECL|SAI1_RX_BCLK_SELECT_INPUT|member|__IO uint32_t SAI1_RX_BCLK_SELECT_INPUT; /**< SAI1_RX_BCLK_SELECT_INPUT DAISY Register, offset: 0x69C */
DECL|SAI1_RX_DATA_SELECT_INPUT|member|__IO uint32_t SAI1_RX_DATA_SELECT_INPUT; /**< SAI1_RX_DATA_SELECT_INPUT DAISY Register, offset: 0x6A0 */
DECL|SAI1_RX_SYNC_SELECT_INPUT|member|__IO uint32_t SAI1_RX_SYNC_SELECT_INPUT; /**< SAI1_RX_SYNC_SELECT_INPUT DAISY Register, offset: 0x6A4 */
DECL|SAI1_TX_BCLK_SELECT_INPUT|member|__IO uint32_t SAI1_TX_BCLK_SELECT_INPUT; /**< SAI1_TX_BCLK_SELECT_INPUT DAISY Register, offset: 0x6A8 */
DECL|SAI1_TX_SYNC_SELECT_INPUT|member|__IO uint32_t SAI1_TX_SYNC_SELECT_INPUT; /**< SAI1_TX_SYNC_SELECT_INPUT DAISY Register, offset: 0x6AC */
DECL|SAI2_IRQn|enumerator|SAI2_IRQn = 96, /**< SAI2 Receive / Transmit Interrupt */
DECL|SAI2_RX_BCLK_SELECT_INPUT|member|__IO uint32_t SAI2_RX_BCLK_SELECT_INPUT; /**< SAI2_RX_BCLK_SELECT_INPUT DAISY Register, offset: 0x6B0 */
DECL|SAI2_RX_DATA_SELECT_INPUT|member|__IO uint32_t SAI2_RX_DATA_SELECT_INPUT; /**< SAI2_RX_DATA_SELECT_INPUT DAISY Register, offset: 0x6B4 */
DECL|SAI2_RX_SYNC_SELECT_INPUT|member|__IO uint32_t SAI2_RX_SYNC_SELECT_INPUT; /**< SAI2_RX_SYNC_SELECT_INPUT DAISY Register, offset: 0x6B8 */
DECL|SAI2_TX_BCLK_SELECT_INPUT|member|__IO uint32_t SAI2_TX_BCLK_SELECT_INPUT; /**< SAI2_TX_BCLK_SELECT_INPUT DAISY Register, offset: 0x6BC */
DECL|SAI2_TX_SYNC_SELECT_INPUT|member|__IO uint32_t SAI2_TX_SYNC_SELECT_INPUT; /**< SAI2_TX_SYNC_SELECT_INPUT DAISY Register, offset: 0x6C0 */
DECL|SAI3_IRQn|enumerator|SAI3_IRQn = 50, /**< SAI3 Receive / Transmit Interrupt */
DECL|SAI3_RX_BCLK_SELECT_INPUT|member|__IO uint32_t SAI3_RX_BCLK_SELECT_INPUT; /**< SAI3_RX_BCLK_SELECT_INPUT DAISY Register, offset: 0x6C4 */
DECL|SAI3_RX_DATA_SELECT_INPUT|member|__IO uint32_t SAI3_RX_DATA_SELECT_INPUT; /**< SAI3_RX_DATA_SELECT_INPUT DAISY Register, offset: 0x6C8 */
DECL|SAI3_RX_SYNC_SELECT_INPUT|member|__IO uint32_t SAI3_RX_SYNC_SELECT_INPUT; /**< SAI3_RX_SYNC_SELECT_INPUT DAISY Register, offset: 0x6CC */
DECL|SAI3_TX_BCLK_SELECT_INPUT|member|__IO uint32_t SAI3_TX_BCLK_SELECT_INPUT; /**< SAI3_TX_BCLK_SELECT_INPUT DAISY Register, offset: 0x6D0 */
DECL|SAI3_TX_SYNC_SELECT_INPUT|member|__IO uint32_t SAI3_TX_SYNC_SELECT_INPUT; /**< SAI3_TX_SYNC_SELECT_INPUT DAISY Register, offset: 0x6D4 */
DECL|SAI_IRQS|macro|SAI_IRQS
DECL|SARBASE|member|__IO uint32_t SARBASE; /**< SAR Base Address Register n, array offset: 0xF04, array step: 0x8 */
DECL|SARSIZE|member|__IO uint32_t SARSIZE; /**< SAR Size Register n, array offset: 0xF08, array step: 0x8 */
DECL|SAR|member|} SAR[4];
DECL|SBMR1|member|__I uint32_t SBMR1; /**< SRC Boot Mode Register 1, offset: 0x58 */
DECL|SBMR2|member|__I uint32_t SBMR2; /**< SRC Boot Mode Register 2, offset: 0x70 */
DECL|SBUSCFG|member|__IO uint32_t SBUSCFG; /**< System Bus Config, offset: 0x90 */
DECL|SCHED1|member|__IO uint32_t SCHED1; /**< Scheduler Control Register 1, offset: 0x254 */
DECL|SCHED|member|__IO uint32_t SCHED; /**< Scheduler Control Register, offset: 0x250 */
DECL|SCR|member|__IO uint32_t SCR; /**< SRC Reset Control Register, offset: 0x0 */
DECL|SCS_CLR|member|__IO uint32_t SCS_CLR; /**< Software Controllable Signals Register, offset: 0xC8 */
DECL|SCS_SET|member|__IO uint32_t SCS_SET; /**< Software Controllable Signals Register, offset: 0xC4 */
DECL|SCS_TOG|member|__IO uint32_t SCS_TOG; /**< Software Controllable Signals Register, offset: 0xCC */
DECL|SCS|member|__IO uint32_t SCS; /**< Software Controllable Signals Register, offset: 0xC0 */
DECL|SCTR1_IRQn|enumerator|SCTR1_IRQn = 47, /**< ISO7816IP Interrupt */
DECL|SCTR2_IRQn|enumerator|SCTR2_IRQn = 48, /**< ISO7816IP Interrupt */
DECL|SCTR_IRQS|macro|SCTR_IRQS
DECL|SCU_AUXSW|member|__IO uint32_t SCU_AUXSW; /**< GPC PGC Auxiliary Power Switch SCU Control Register, offset: 0x890 */
DECL|SC|member|__IO uint32_t SC; /**< Status And Control, offset: 0x0 */
DECL|SD3_CD_B_SELECT_INPUT|member|__IO uint32_t SD3_CD_B_SELECT_INPUT; /**< SD3_CD_B_SELECT_INPUT DAISY Register, offset: 0x738 */
DECL|SD3_WP_SELECT_INPUT|member|__IO uint32_t SD3_WP_SELECT_INPUT; /**< SD3_WP_SELECT_INPUT DAISY Register, offset: 0x73C */
DECL|SDMAARM_BASE_ADDRS|macro|SDMAARM_BASE_ADDRS
DECL|SDMAARM_BASE_PTRS|macro|SDMAARM_BASE_PTRS
DECL|SDMAARM_BASE_PTR|macro|SDMAARM_BASE_PTR
DECL|SDMAARM_BASE|macro|SDMAARM_BASE
DECL|SDMAARM_CHN0ADDR_CHN0ADDR_MASK|macro|SDMAARM_CHN0ADDR_CHN0ADDR_MASK
DECL|SDMAARM_CHN0ADDR_CHN0ADDR_SHIFT|macro|SDMAARM_CHN0ADDR_CHN0ADDR_SHIFT
DECL|SDMAARM_CHN0ADDR_CHN0ADDR|macro|SDMAARM_CHN0ADDR_CHN0ADDR
DECL|SDMAARM_CHN0ADDR_REG|macro|SDMAARM_CHN0ADDR_REG
DECL|SDMAARM_CHN0ADDR_SMSZ_MASK|macro|SDMAARM_CHN0ADDR_SMSZ_MASK
DECL|SDMAARM_CHN0ADDR_SMSZ_SHIFT|macro|SDMAARM_CHN0ADDR_SMSZ_SHIFT
DECL|SDMAARM_CHN0ADDR|macro|SDMAARM_CHN0ADDR
DECL|SDMAARM_CHNENBL0|macro|SDMAARM_CHNENBL0
DECL|SDMAARM_CHNENBL10|macro|SDMAARM_CHNENBL10
DECL|SDMAARM_CHNENBL11|macro|SDMAARM_CHNENBL11
DECL|SDMAARM_CHNENBL12|macro|SDMAARM_CHNENBL12
DECL|SDMAARM_CHNENBL13|macro|SDMAARM_CHNENBL13
DECL|SDMAARM_CHNENBL14|macro|SDMAARM_CHNENBL14
DECL|SDMAARM_CHNENBL15|macro|SDMAARM_CHNENBL15
DECL|SDMAARM_CHNENBL16|macro|SDMAARM_CHNENBL16
DECL|SDMAARM_CHNENBL17|macro|SDMAARM_CHNENBL17
DECL|SDMAARM_CHNENBL18|macro|SDMAARM_CHNENBL18
DECL|SDMAARM_CHNENBL19|macro|SDMAARM_CHNENBL19
DECL|SDMAARM_CHNENBL1|macro|SDMAARM_CHNENBL1
DECL|SDMAARM_CHNENBL20|macro|SDMAARM_CHNENBL20
DECL|SDMAARM_CHNENBL21|macro|SDMAARM_CHNENBL21
DECL|SDMAARM_CHNENBL22|macro|SDMAARM_CHNENBL22
DECL|SDMAARM_CHNENBL23|macro|SDMAARM_CHNENBL23
DECL|SDMAARM_CHNENBL24|macro|SDMAARM_CHNENBL24
DECL|SDMAARM_CHNENBL25|macro|SDMAARM_CHNENBL25
DECL|SDMAARM_CHNENBL26|macro|SDMAARM_CHNENBL26
DECL|SDMAARM_CHNENBL27|macro|SDMAARM_CHNENBL27
DECL|SDMAARM_CHNENBL28|macro|SDMAARM_CHNENBL28
DECL|SDMAARM_CHNENBL29|macro|SDMAARM_CHNENBL29
DECL|SDMAARM_CHNENBL2|macro|SDMAARM_CHNENBL2
DECL|SDMAARM_CHNENBL30|macro|SDMAARM_CHNENBL30
DECL|SDMAARM_CHNENBL31|macro|SDMAARM_CHNENBL31
DECL|SDMAARM_CHNENBL32|macro|SDMAARM_CHNENBL32
DECL|SDMAARM_CHNENBL33|macro|SDMAARM_CHNENBL33
DECL|SDMAARM_CHNENBL34|macro|SDMAARM_CHNENBL34
DECL|SDMAARM_CHNENBL35|macro|SDMAARM_CHNENBL35
DECL|SDMAARM_CHNENBL36|macro|SDMAARM_CHNENBL36
DECL|SDMAARM_CHNENBL37|macro|SDMAARM_CHNENBL37
DECL|SDMAARM_CHNENBL38|macro|SDMAARM_CHNENBL38
DECL|SDMAARM_CHNENBL39|macro|SDMAARM_CHNENBL39
DECL|SDMAARM_CHNENBL3|macro|SDMAARM_CHNENBL3
DECL|SDMAARM_CHNENBL40|macro|SDMAARM_CHNENBL40
DECL|SDMAARM_CHNENBL41|macro|SDMAARM_CHNENBL41
DECL|SDMAARM_CHNENBL42|macro|SDMAARM_CHNENBL42
DECL|SDMAARM_CHNENBL43|macro|SDMAARM_CHNENBL43
DECL|SDMAARM_CHNENBL44|macro|SDMAARM_CHNENBL44
DECL|SDMAARM_CHNENBL45|macro|SDMAARM_CHNENBL45
DECL|SDMAARM_CHNENBL46|macro|SDMAARM_CHNENBL46
DECL|SDMAARM_CHNENBL47|macro|SDMAARM_CHNENBL47
DECL|SDMAARM_CHNENBL4|macro|SDMAARM_CHNENBL4
DECL|SDMAARM_CHNENBL5|macro|SDMAARM_CHNENBL5
DECL|SDMAARM_CHNENBL6|macro|SDMAARM_CHNENBL6
DECL|SDMAARM_CHNENBL7|macro|SDMAARM_CHNENBL7
DECL|SDMAARM_CHNENBL8|macro|SDMAARM_CHNENBL8
DECL|SDMAARM_CHNENBL9|macro|SDMAARM_CHNENBL9
DECL|SDMAARM_CHNENBL_ENBLn_MASK|macro|SDMAARM_CHNENBL_ENBLn_MASK
DECL|SDMAARM_CHNENBL_ENBLn_SHIFT|macro|SDMAARM_CHNENBL_ENBLn_SHIFT
DECL|SDMAARM_CHNENBL_ENBLn|macro|SDMAARM_CHNENBL_ENBLn
DECL|SDMAARM_CHNENBL_REG|macro|SDMAARM_CHNENBL_REG
DECL|SDMAARM_CHNENBL|macro|SDMAARM_CHNENBL
DECL|SDMAARM_CONFIG_ACR_MASK|macro|SDMAARM_CONFIG_ACR_MASK
DECL|SDMAARM_CONFIG_ACR_SHIFT|macro|SDMAARM_CONFIG_ACR_SHIFT
DECL|SDMAARM_CONFIG_CSM_MASK|macro|SDMAARM_CONFIG_CSM_MASK
DECL|SDMAARM_CONFIG_CSM_SHIFT|macro|SDMAARM_CONFIG_CSM_SHIFT
DECL|SDMAARM_CONFIG_CSM|macro|SDMAARM_CONFIG_CSM
DECL|SDMAARM_CONFIG_DSPDMA_MASK|macro|SDMAARM_CONFIG_DSPDMA_MASK
DECL|SDMAARM_CONFIG_DSPDMA_SHIFT|macro|SDMAARM_CONFIG_DSPDMA_SHIFT
DECL|SDMAARM_CONFIG_REG|macro|SDMAARM_CONFIG_REG
DECL|SDMAARM_CONFIG_RTDOBS_MASK|macro|SDMAARM_CONFIG_RTDOBS_MASK
DECL|SDMAARM_CONFIG_RTDOBS_SHIFT|macro|SDMAARM_CONFIG_RTDOBS_SHIFT
DECL|SDMAARM_CONFIG|macro|SDMAARM_CONFIG
DECL|SDMAARM_DSPOVR_DO_MASK|macro|SDMAARM_DSPOVR_DO_MASK
DECL|SDMAARM_DSPOVR_DO_SHIFT|macro|SDMAARM_DSPOVR_DO_SHIFT
DECL|SDMAARM_DSPOVR_DO|macro|SDMAARM_DSPOVR_DO
DECL|SDMAARM_DSPOVR_REG|macro|SDMAARM_DSPOVR_REG
DECL|SDMAARM_DSPOVR|macro|SDMAARM_DSPOVR
DECL|SDMAARM_EVTERRDBG_CHNERR_MASK|macro|SDMAARM_EVTERRDBG_CHNERR_MASK
DECL|SDMAARM_EVTERRDBG_CHNERR_SHIFT|macro|SDMAARM_EVTERRDBG_CHNERR_SHIFT
DECL|SDMAARM_EVTERRDBG_CHNERR|macro|SDMAARM_EVTERRDBG_CHNERR
DECL|SDMAARM_EVTERRDBG_REG|macro|SDMAARM_EVTERRDBG_REG
DECL|SDMAARM_EVTERRDBG|macro|SDMAARM_EVTERRDBG
DECL|SDMAARM_EVTERR_CHNERR_MASK|macro|SDMAARM_EVTERR_CHNERR_MASK
DECL|SDMAARM_EVTERR_CHNERR_SHIFT|macro|SDMAARM_EVTERR_CHNERR_SHIFT
DECL|SDMAARM_EVTERR_CHNERR|macro|SDMAARM_EVTERR_CHNERR
DECL|SDMAARM_EVTERR_REG|macro|SDMAARM_EVTERR_REG
DECL|SDMAARM_EVTERR|macro|SDMAARM_EVTERR
DECL|SDMAARM_EVTOVR_EO_MASK|macro|SDMAARM_EVTOVR_EO_MASK
DECL|SDMAARM_EVTOVR_EO_SHIFT|macro|SDMAARM_EVTOVR_EO_SHIFT
DECL|SDMAARM_EVTOVR_EO|macro|SDMAARM_EVTOVR_EO
DECL|SDMAARM_EVTOVR_REG|macro|SDMAARM_EVTOVR_REG
DECL|SDMAARM_EVTOVR|macro|SDMAARM_EVTOVR
DECL|SDMAARM_EVTPEND_EP_MASK|macro|SDMAARM_EVTPEND_EP_MASK
DECL|SDMAARM_EVTPEND_EP_SHIFT|macro|SDMAARM_EVTPEND_EP_SHIFT
DECL|SDMAARM_EVTPEND_EP|macro|SDMAARM_EVTPEND_EP
DECL|SDMAARM_EVTPEND_REG|macro|SDMAARM_EVTPEND_REG
DECL|SDMAARM_EVTPEND|macro|SDMAARM_EVTPEND
DECL|SDMAARM_EVT_MIRROR2_EVENTS_MASK|macro|SDMAARM_EVT_MIRROR2_EVENTS_MASK
DECL|SDMAARM_EVT_MIRROR2_EVENTS_SHIFT|macro|SDMAARM_EVT_MIRROR2_EVENTS_SHIFT
DECL|SDMAARM_EVT_MIRROR2_EVENTS|macro|SDMAARM_EVT_MIRROR2_EVENTS
DECL|SDMAARM_EVT_MIRROR2_REG|macro|SDMAARM_EVT_MIRROR2_REG
DECL|SDMAARM_EVT_MIRROR2|macro|SDMAARM_EVT_MIRROR2
DECL|SDMAARM_EVT_MIRROR_EVENTS_MASK|macro|SDMAARM_EVT_MIRROR_EVENTS_MASK
DECL|SDMAARM_EVT_MIRROR_EVENTS_SHIFT|macro|SDMAARM_EVT_MIRROR_EVENTS_SHIFT
DECL|SDMAARM_EVT_MIRROR_EVENTS|macro|SDMAARM_EVT_MIRROR_EVENTS
DECL|SDMAARM_EVT_MIRROR_REG|macro|SDMAARM_EVT_MIRROR_REG
DECL|SDMAARM_EVT_MIRROR|macro|SDMAARM_EVT_MIRROR
DECL|SDMAARM_HOSTOVR_HO_MASK|macro|SDMAARM_HOSTOVR_HO_MASK
DECL|SDMAARM_HOSTOVR_HO_SHIFT|macro|SDMAARM_HOSTOVR_HO_SHIFT
DECL|SDMAARM_HOSTOVR_HO|macro|SDMAARM_HOSTOVR_HO
DECL|SDMAARM_HOSTOVR_REG|macro|SDMAARM_HOSTOVR_REG
DECL|SDMAARM_HOSTOVR|macro|SDMAARM_HOSTOVR
DECL|SDMAARM_HSTART_HSTART_HE_MASK|macro|SDMAARM_HSTART_HSTART_HE_MASK
DECL|SDMAARM_HSTART_HSTART_HE_SHIFT|macro|SDMAARM_HSTART_HSTART_HE_SHIFT
DECL|SDMAARM_HSTART_HSTART_HE|macro|SDMAARM_HSTART_HSTART_HE
DECL|SDMAARM_HSTART_REG|macro|SDMAARM_HSTART_REG
DECL|SDMAARM_HSTART|macro|SDMAARM_HSTART
DECL|SDMAARM_ILLINSTADDR_ILLINSTADDR_MASK|macro|SDMAARM_ILLINSTADDR_ILLINSTADDR_MASK
DECL|SDMAARM_ILLINSTADDR_ILLINSTADDR_SHIFT|macro|SDMAARM_ILLINSTADDR_ILLINSTADDR_SHIFT
DECL|SDMAARM_ILLINSTADDR_ILLINSTADDR|macro|SDMAARM_ILLINSTADDR_ILLINSTADDR
DECL|SDMAARM_ILLINSTADDR_REG|macro|SDMAARM_ILLINSTADDR_REG
DECL|SDMAARM_ILLINSTADDR|macro|SDMAARM_ILLINSTADDR
DECL|SDMAARM_INTRMASK_HIMASK_MASK|macro|SDMAARM_INTRMASK_HIMASK_MASK
DECL|SDMAARM_INTRMASK_HIMASK_SHIFT|macro|SDMAARM_INTRMASK_HIMASK_SHIFT
DECL|SDMAARM_INTRMASK_HIMASK|macro|SDMAARM_INTRMASK_HIMASK
DECL|SDMAARM_INTRMASK_REG|macro|SDMAARM_INTRMASK_REG
DECL|SDMAARM_INTRMASK|macro|SDMAARM_INTRMASK
DECL|SDMAARM_INTR_HI_MASK|macro|SDMAARM_INTR_HI_MASK
DECL|SDMAARM_INTR_HI_SHIFT|macro|SDMAARM_INTR_HI_SHIFT
DECL|SDMAARM_INTR_HI|macro|SDMAARM_INTR_HI
DECL|SDMAARM_INTR_REG|macro|SDMAARM_INTR_REG
DECL|SDMAARM_INTR|macro|SDMAARM_INTR
DECL|SDMAARM_IRQS|macro|SDMAARM_IRQS
DECL|SDMAARM_MC0PTR_MC0PTR_MASK|macro|SDMAARM_MC0PTR_MC0PTR_MASK
DECL|SDMAARM_MC0PTR_MC0PTR_SHIFT|macro|SDMAARM_MC0PTR_MC0PTR_SHIFT
DECL|SDMAARM_MC0PTR_MC0PTR|macro|SDMAARM_MC0PTR_MC0PTR
DECL|SDMAARM_MC0PTR_REG|macro|SDMAARM_MC0PTR_REG
DECL|SDMAARM_MC0PTR|macro|SDMAARM_MC0PTR
DECL|SDMAARM_MemMapPtr|typedef|} SDMAARM_Type, *SDMAARM_MemMapPtr;
DECL|SDMAARM_ONCE_CMD_CMD_MASK|macro|SDMAARM_ONCE_CMD_CMD_MASK
DECL|SDMAARM_ONCE_CMD_CMD_SHIFT|macro|SDMAARM_ONCE_CMD_CMD_SHIFT
DECL|SDMAARM_ONCE_CMD_CMD|macro|SDMAARM_ONCE_CMD_CMD
DECL|SDMAARM_ONCE_CMD_REG|macro|SDMAARM_ONCE_CMD_REG
DECL|SDMAARM_ONCE_CMD|macro|SDMAARM_ONCE_CMD
DECL|SDMAARM_ONCE_DATA_DATA_MASK|macro|SDMAARM_ONCE_DATA_DATA_MASK
DECL|SDMAARM_ONCE_DATA_DATA_SHIFT|macro|SDMAARM_ONCE_DATA_DATA_SHIFT
DECL|SDMAARM_ONCE_DATA_DATA|macro|SDMAARM_ONCE_DATA_DATA
DECL|SDMAARM_ONCE_DATA_REG|macro|SDMAARM_ONCE_DATA_REG
DECL|SDMAARM_ONCE_DATA|macro|SDMAARM_ONCE_DATA
DECL|SDMAARM_ONCE_ENB_ENB_MASK|macro|SDMAARM_ONCE_ENB_ENB_MASK
DECL|SDMAARM_ONCE_ENB_ENB_SHIFT|macro|SDMAARM_ONCE_ENB_ENB_SHIFT
DECL|SDMAARM_ONCE_ENB_REG|macro|SDMAARM_ONCE_ENB_REG
DECL|SDMAARM_ONCE_ENB|macro|SDMAARM_ONCE_ENB
DECL|SDMAARM_ONCE_INSTR_INSTR_MASK|macro|SDMAARM_ONCE_INSTR_INSTR_MASK
DECL|SDMAARM_ONCE_INSTR_INSTR_SHIFT|macro|SDMAARM_ONCE_INSTR_INSTR_SHIFT
DECL|SDMAARM_ONCE_INSTR_INSTR|macro|SDMAARM_ONCE_INSTR_INSTR
DECL|SDMAARM_ONCE_INSTR_REG|macro|SDMAARM_ONCE_INSTR_REG
DECL|SDMAARM_ONCE_INSTR|macro|SDMAARM_ONCE_INSTR
DECL|SDMAARM_ONCE_STAT_ECDR_MASK|macro|SDMAARM_ONCE_STAT_ECDR_MASK
DECL|SDMAARM_ONCE_STAT_ECDR_SHIFT|macro|SDMAARM_ONCE_STAT_ECDR_SHIFT
DECL|SDMAARM_ONCE_STAT_ECDR|macro|SDMAARM_ONCE_STAT_ECDR
DECL|SDMAARM_ONCE_STAT_EDR_MASK|macro|SDMAARM_ONCE_STAT_EDR_MASK
DECL|SDMAARM_ONCE_STAT_EDR_SHIFT|macro|SDMAARM_ONCE_STAT_EDR_SHIFT
DECL|SDMAARM_ONCE_STAT_MST_MASK|macro|SDMAARM_ONCE_STAT_MST_MASK
DECL|SDMAARM_ONCE_STAT_MST_SHIFT|macro|SDMAARM_ONCE_STAT_MST_SHIFT
DECL|SDMAARM_ONCE_STAT_ODR_MASK|macro|SDMAARM_ONCE_STAT_ODR_MASK
DECL|SDMAARM_ONCE_STAT_ODR_SHIFT|macro|SDMAARM_ONCE_STAT_ODR_SHIFT
DECL|SDMAARM_ONCE_STAT_PST_MASK|macro|SDMAARM_ONCE_STAT_PST_MASK
DECL|SDMAARM_ONCE_STAT_PST_SHIFT|macro|SDMAARM_ONCE_STAT_PST_SHIFT
DECL|SDMAARM_ONCE_STAT_PST|macro|SDMAARM_ONCE_STAT_PST
DECL|SDMAARM_ONCE_STAT_RCV_MASK|macro|SDMAARM_ONCE_STAT_RCV_MASK
DECL|SDMAARM_ONCE_STAT_RCV_SHIFT|macro|SDMAARM_ONCE_STAT_RCV_SHIFT
DECL|SDMAARM_ONCE_STAT_REG|macro|SDMAARM_ONCE_STAT_REG
DECL|SDMAARM_ONCE_STAT_SWB_MASK|macro|SDMAARM_ONCE_STAT_SWB_MASK
DECL|SDMAARM_ONCE_STAT_SWB_SHIFT|macro|SDMAARM_ONCE_STAT_SWB_SHIFT
DECL|SDMAARM_ONCE_STAT|macro|SDMAARM_ONCE_STAT
DECL|SDMAARM_PSW_CCP_MASK|macro|SDMAARM_PSW_CCP_MASK
DECL|SDMAARM_PSW_CCP_SHIFT|macro|SDMAARM_PSW_CCP_SHIFT
DECL|SDMAARM_PSW_CCP|macro|SDMAARM_PSW_CCP
DECL|SDMAARM_PSW_CCR_MASK|macro|SDMAARM_PSW_CCR_MASK
DECL|SDMAARM_PSW_CCR_SHIFT|macro|SDMAARM_PSW_CCR_SHIFT
DECL|SDMAARM_PSW_CCR|macro|SDMAARM_PSW_CCR
DECL|SDMAARM_PSW_NCP_MASK|macro|SDMAARM_PSW_NCP_MASK
DECL|SDMAARM_PSW_NCP_SHIFT|macro|SDMAARM_PSW_NCP_SHIFT
DECL|SDMAARM_PSW_NCP|macro|SDMAARM_PSW_NCP
DECL|SDMAARM_PSW_NCR_MASK|macro|SDMAARM_PSW_NCR_MASK
DECL|SDMAARM_PSW_NCR_SHIFT|macro|SDMAARM_PSW_NCR_SHIFT
DECL|SDMAARM_PSW_NCR|macro|SDMAARM_PSW_NCR
DECL|SDMAARM_PSW_REG|macro|SDMAARM_PSW_REG
DECL|SDMAARM_PSW|macro|SDMAARM_PSW
DECL|SDMAARM_RESET_REG|macro|SDMAARM_RESET_REG
DECL|SDMAARM_RESET_RESCHED_MASK|macro|SDMAARM_RESET_RESCHED_MASK
DECL|SDMAARM_RESET_RESCHED_SHIFT|macro|SDMAARM_RESET_RESCHED_SHIFT
DECL|SDMAARM_RESET_RESET_MASK|macro|SDMAARM_RESET_RESET_MASK
DECL|SDMAARM_RESET_RESET_SHIFT|macro|SDMAARM_RESET_RESET_SHIFT
DECL|SDMAARM_RESET|macro|SDMAARM_RESET
DECL|SDMAARM_SDMA_CHNPRI0|macro|SDMAARM_SDMA_CHNPRI0
DECL|SDMAARM_SDMA_CHNPRI10|macro|SDMAARM_SDMA_CHNPRI10
DECL|SDMAARM_SDMA_CHNPRI11|macro|SDMAARM_SDMA_CHNPRI11
DECL|SDMAARM_SDMA_CHNPRI12|macro|SDMAARM_SDMA_CHNPRI12
DECL|SDMAARM_SDMA_CHNPRI13|macro|SDMAARM_SDMA_CHNPRI13
DECL|SDMAARM_SDMA_CHNPRI14|macro|SDMAARM_SDMA_CHNPRI14
DECL|SDMAARM_SDMA_CHNPRI15|macro|SDMAARM_SDMA_CHNPRI15
DECL|SDMAARM_SDMA_CHNPRI16|macro|SDMAARM_SDMA_CHNPRI16
DECL|SDMAARM_SDMA_CHNPRI17|macro|SDMAARM_SDMA_CHNPRI17
DECL|SDMAARM_SDMA_CHNPRI18|macro|SDMAARM_SDMA_CHNPRI18
DECL|SDMAARM_SDMA_CHNPRI19|macro|SDMAARM_SDMA_CHNPRI19
DECL|SDMAARM_SDMA_CHNPRI1|macro|SDMAARM_SDMA_CHNPRI1
DECL|SDMAARM_SDMA_CHNPRI20|macro|SDMAARM_SDMA_CHNPRI20
DECL|SDMAARM_SDMA_CHNPRI21|macro|SDMAARM_SDMA_CHNPRI21
DECL|SDMAARM_SDMA_CHNPRI22|macro|SDMAARM_SDMA_CHNPRI22
DECL|SDMAARM_SDMA_CHNPRI23|macro|SDMAARM_SDMA_CHNPRI23
DECL|SDMAARM_SDMA_CHNPRI24|macro|SDMAARM_SDMA_CHNPRI24
DECL|SDMAARM_SDMA_CHNPRI25|macro|SDMAARM_SDMA_CHNPRI25
DECL|SDMAARM_SDMA_CHNPRI26|macro|SDMAARM_SDMA_CHNPRI26
DECL|SDMAARM_SDMA_CHNPRI27|macro|SDMAARM_SDMA_CHNPRI27
DECL|SDMAARM_SDMA_CHNPRI28|macro|SDMAARM_SDMA_CHNPRI28
DECL|SDMAARM_SDMA_CHNPRI29|macro|SDMAARM_SDMA_CHNPRI29
DECL|SDMAARM_SDMA_CHNPRI2|macro|SDMAARM_SDMA_CHNPRI2
DECL|SDMAARM_SDMA_CHNPRI30|macro|SDMAARM_SDMA_CHNPRI30
DECL|SDMAARM_SDMA_CHNPRI31|macro|SDMAARM_SDMA_CHNPRI31
DECL|SDMAARM_SDMA_CHNPRI3|macro|SDMAARM_SDMA_CHNPRI3
DECL|SDMAARM_SDMA_CHNPRI4|macro|SDMAARM_SDMA_CHNPRI4
DECL|SDMAARM_SDMA_CHNPRI5|macro|SDMAARM_SDMA_CHNPRI5
DECL|SDMAARM_SDMA_CHNPRI6|macro|SDMAARM_SDMA_CHNPRI6
DECL|SDMAARM_SDMA_CHNPRI7|macro|SDMAARM_SDMA_CHNPRI7
DECL|SDMAARM_SDMA_CHNPRI8|macro|SDMAARM_SDMA_CHNPRI8
DECL|SDMAARM_SDMA_CHNPRI9|macro|SDMAARM_SDMA_CHNPRI9
DECL|SDMAARM_SDMA_CHNPRI_CHNPRIn_MASK|macro|SDMAARM_SDMA_CHNPRI_CHNPRIn_MASK
DECL|SDMAARM_SDMA_CHNPRI_CHNPRIn_SHIFT|macro|SDMAARM_SDMA_CHNPRI_CHNPRIn_SHIFT
DECL|SDMAARM_SDMA_CHNPRI_CHNPRIn|macro|SDMAARM_SDMA_CHNPRI_CHNPRIn
DECL|SDMAARM_SDMA_CHNPRI_REG|macro|SDMAARM_SDMA_CHNPRI_REG
DECL|SDMAARM_SDMA_CHNPRI|macro|SDMAARM_SDMA_CHNPRI
DECL|SDMAARM_SDMA_LOCK_LOCK_MASK|macro|SDMAARM_SDMA_LOCK_LOCK_MASK
DECL|SDMAARM_SDMA_LOCK_LOCK_SHIFT|macro|SDMAARM_SDMA_LOCK_LOCK_SHIFT
DECL|SDMAARM_SDMA_LOCK_REG|macro|SDMAARM_SDMA_LOCK_REG
DECL|SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_MASK|macro|SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_MASK
DECL|SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_SHIFT|macro|SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_SHIFT
DECL|SDMAARM_SDMA_LOCK|macro|SDMAARM_SDMA_LOCK
DECL|SDMAARM_STOP_STAT_HE_MASK|macro|SDMAARM_STOP_STAT_HE_MASK
DECL|SDMAARM_STOP_STAT_HE_SHIFT|macro|SDMAARM_STOP_STAT_HE_SHIFT
DECL|SDMAARM_STOP_STAT_HE|macro|SDMAARM_STOP_STAT_HE
DECL|SDMAARM_STOP_STAT_REG|macro|SDMAARM_STOP_STAT_REG
DECL|SDMAARM_STOP_STAT|macro|SDMAARM_STOP_STAT
DECL|SDMAARM_Type|typedef|} SDMAARM_Type, *SDMAARM_MemMapPtr;
DECL|SDMAARM_XTRIG_CONF1_CNF0_MASK|macro|SDMAARM_XTRIG_CONF1_CNF0_MASK
DECL|SDMAARM_XTRIG_CONF1_CNF0_SHIFT|macro|SDMAARM_XTRIG_CONF1_CNF0_SHIFT
DECL|SDMAARM_XTRIG_CONF1_CNF1_MASK|macro|SDMAARM_XTRIG_CONF1_CNF1_MASK
DECL|SDMAARM_XTRIG_CONF1_CNF1_SHIFT|macro|SDMAARM_XTRIG_CONF1_CNF1_SHIFT
DECL|SDMAARM_XTRIG_CONF1_CNF2_MASK|macro|SDMAARM_XTRIG_CONF1_CNF2_MASK
DECL|SDMAARM_XTRIG_CONF1_CNF2_SHIFT|macro|SDMAARM_XTRIG_CONF1_CNF2_SHIFT
DECL|SDMAARM_XTRIG_CONF1_CNF3_MASK|macro|SDMAARM_XTRIG_CONF1_CNF3_MASK
DECL|SDMAARM_XTRIG_CONF1_CNF3_SHIFT|macro|SDMAARM_XTRIG_CONF1_CNF3_SHIFT
DECL|SDMAARM_XTRIG_CONF1_NUM0_MASK|macro|SDMAARM_XTRIG_CONF1_NUM0_MASK
DECL|SDMAARM_XTRIG_CONF1_NUM0_SHIFT|macro|SDMAARM_XTRIG_CONF1_NUM0_SHIFT
DECL|SDMAARM_XTRIG_CONF1_NUM0|macro|SDMAARM_XTRIG_CONF1_NUM0
DECL|SDMAARM_XTRIG_CONF1_NUM1_MASK|macro|SDMAARM_XTRIG_CONF1_NUM1_MASK
DECL|SDMAARM_XTRIG_CONF1_NUM1_SHIFT|macro|SDMAARM_XTRIG_CONF1_NUM1_SHIFT
DECL|SDMAARM_XTRIG_CONF1_NUM1|macro|SDMAARM_XTRIG_CONF1_NUM1
DECL|SDMAARM_XTRIG_CONF1_NUM2_MASK|macro|SDMAARM_XTRIG_CONF1_NUM2_MASK
DECL|SDMAARM_XTRIG_CONF1_NUM2_SHIFT|macro|SDMAARM_XTRIG_CONF1_NUM2_SHIFT
DECL|SDMAARM_XTRIG_CONF1_NUM2|macro|SDMAARM_XTRIG_CONF1_NUM2
DECL|SDMAARM_XTRIG_CONF1_NUM3_MASK|macro|SDMAARM_XTRIG_CONF1_NUM3_MASK
DECL|SDMAARM_XTRIG_CONF1_NUM3_SHIFT|macro|SDMAARM_XTRIG_CONF1_NUM3_SHIFT
DECL|SDMAARM_XTRIG_CONF1_NUM3|macro|SDMAARM_XTRIG_CONF1_NUM3
DECL|SDMAARM_XTRIG_CONF1_REG|macro|SDMAARM_XTRIG_CONF1_REG
DECL|SDMAARM_XTRIG_CONF1|macro|SDMAARM_XTRIG_CONF1
DECL|SDMAARM_XTRIG_CONF2_CNF4_MASK|macro|SDMAARM_XTRIG_CONF2_CNF4_MASK
DECL|SDMAARM_XTRIG_CONF2_CNF4_SHIFT|macro|SDMAARM_XTRIG_CONF2_CNF4_SHIFT
DECL|SDMAARM_XTRIG_CONF2_CNF5_MASK|macro|SDMAARM_XTRIG_CONF2_CNF5_MASK
DECL|SDMAARM_XTRIG_CONF2_CNF5_SHIFT|macro|SDMAARM_XTRIG_CONF2_CNF5_SHIFT
DECL|SDMAARM_XTRIG_CONF2_CNF6_MASK|macro|SDMAARM_XTRIG_CONF2_CNF6_MASK
DECL|SDMAARM_XTRIG_CONF2_CNF6_SHIFT|macro|SDMAARM_XTRIG_CONF2_CNF6_SHIFT
DECL|SDMAARM_XTRIG_CONF2_CNF7_MASK|macro|SDMAARM_XTRIG_CONF2_CNF7_MASK
DECL|SDMAARM_XTRIG_CONF2_CNF7_SHIFT|macro|SDMAARM_XTRIG_CONF2_CNF7_SHIFT
DECL|SDMAARM_XTRIG_CONF2_NUM4_MASK|macro|SDMAARM_XTRIG_CONF2_NUM4_MASK
DECL|SDMAARM_XTRIG_CONF2_NUM4_SHIFT|macro|SDMAARM_XTRIG_CONF2_NUM4_SHIFT
DECL|SDMAARM_XTRIG_CONF2_NUM4|macro|SDMAARM_XTRIG_CONF2_NUM4
DECL|SDMAARM_XTRIG_CONF2_NUM5_MASK|macro|SDMAARM_XTRIG_CONF2_NUM5_MASK
DECL|SDMAARM_XTRIG_CONF2_NUM5_SHIFT|macro|SDMAARM_XTRIG_CONF2_NUM5_SHIFT
DECL|SDMAARM_XTRIG_CONF2_NUM5|macro|SDMAARM_XTRIG_CONF2_NUM5
DECL|SDMAARM_XTRIG_CONF2_NUM6_MASK|macro|SDMAARM_XTRIG_CONF2_NUM6_MASK
DECL|SDMAARM_XTRIG_CONF2_NUM6_SHIFT|macro|SDMAARM_XTRIG_CONF2_NUM6_SHIFT
DECL|SDMAARM_XTRIG_CONF2_NUM6|macro|SDMAARM_XTRIG_CONF2_NUM6
DECL|SDMAARM_XTRIG_CONF2_NUM7_MASK|macro|SDMAARM_XTRIG_CONF2_NUM7_MASK
DECL|SDMAARM_XTRIG_CONF2_NUM7_SHIFT|macro|SDMAARM_XTRIG_CONF2_NUM7_SHIFT
DECL|SDMAARM_XTRIG_CONF2_NUM7|macro|SDMAARM_XTRIG_CONF2_NUM7
DECL|SDMAARM_XTRIG_CONF2_REG|macro|SDMAARM_XTRIG_CONF2_REG
DECL|SDMAARM_XTRIG_CONF2|macro|SDMAARM_XTRIG_CONF2
DECL|SDMAARM|macro|SDMAARM
DECL|SDMA_CHNPRI|member|__IO uint32_t SDMA_CHNPRI[32]; /**< Channel Priority Registers, array offset: 0x100, array step: 0x4 */
DECL|SDMA_EVENTS0_SELECT_INPUT|member|__IO uint32_t SDMA_EVENTS0_SELECT_INPUT; /**< SDMA_EVENTS0_SELECT_INPUT DAISY Register, offset: 0x6D8 */
DECL|SDMA_EVENTS1_SELECT_INPUT|member|__IO uint32_t SDMA_EVENTS1_SELECT_INPUT; /**< SDMA_EVENTS1_SELECT_INPUT DAISY Register, offset: 0x6DC */
DECL|SDMA_IRQn|enumerator|SDMA_IRQn = 2, /**< AND of all 48 SDMA interrupts (events) from all the channels */
DECL|SDMA_LOCK|member|__IO uint32_t SDMA_LOCK; /**< SDMA LOCK, offset: 0x3C */
DECL|SDRESOL|member|__IO uint32_t SDRESOL; /**< Sub Display Image Resolution Register, offset: 0x30 */
DECL|SDW_CONFIG_CH0|member|__I uint32_t SDW_CONFIG_CH0; /**< Shadow Configuration register of CH0, offset: 0x80 */
DECL|SDW_RESOL_CH0|member|__I uint32_t SDW_RESOL_CH0; /**< Shadow Resolution register of CH0, offset: 0x84 */
DECL|SDW_SYNC_CH0|member|__IO uint32_t SDW_SYNC_CH0; /**< Shadow SYNC register of CH0, offset: 0x88 */
DECL|SEMA4_BASE_ADDRS|macro|SEMA4_BASE_ADDRS
DECL|SEMA4_BASE_PTRS|macro|SEMA4_BASE_PTRS
DECL|SEMA4_BASE_PTR|macro|SEMA4_BASE_PTR
DECL|SEMA4_BASE|macro|SEMA4_BASE
DECL|SEMA4_CP0INE|macro|SEMA4_CP0INE
DECL|SEMA4_CP0NTF|macro|SEMA4_CP0NTF
DECL|SEMA4_CP1INE|macro|SEMA4_CP1INE
DECL|SEMA4_CP1NTF|macro|SEMA4_CP1NTF
DECL|SEMA4_CPINE_INE0_MASK|macro|SEMA4_CPINE_INE0_MASK
DECL|SEMA4_CPINE_INE0_SHIFT|macro|SEMA4_CPINE_INE0_SHIFT
DECL|SEMA4_CPINE_INE10_MASK|macro|SEMA4_CPINE_INE10_MASK
DECL|SEMA4_CPINE_INE10_SHIFT|macro|SEMA4_CPINE_INE10_SHIFT
DECL|SEMA4_CPINE_INE11_MASK|macro|SEMA4_CPINE_INE11_MASK
DECL|SEMA4_CPINE_INE11_SHIFT|macro|SEMA4_CPINE_INE11_SHIFT
DECL|SEMA4_CPINE_INE12_MASK|macro|SEMA4_CPINE_INE12_MASK
DECL|SEMA4_CPINE_INE12_SHIFT|macro|SEMA4_CPINE_INE12_SHIFT
DECL|SEMA4_CPINE_INE13_MASK|macro|SEMA4_CPINE_INE13_MASK
DECL|SEMA4_CPINE_INE13_SHIFT|macro|SEMA4_CPINE_INE13_SHIFT
DECL|SEMA4_CPINE_INE14_MASK|macro|SEMA4_CPINE_INE14_MASK
DECL|SEMA4_CPINE_INE14_SHIFT|macro|SEMA4_CPINE_INE14_SHIFT
DECL|SEMA4_CPINE_INE15_MASK|macro|SEMA4_CPINE_INE15_MASK
DECL|SEMA4_CPINE_INE15_SHIFT|macro|SEMA4_CPINE_INE15_SHIFT
DECL|SEMA4_CPINE_INE1_MASK|macro|SEMA4_CPINE_INE1_MASK
DECL|SEMA4_CPINE_INE1_SHIFT|macro|SEMA4_CPINE_INE1_SHIFT
DECL|SEMA4_CPINE_INE2_MASK|macro|SEMA4_CPINE_INE2_MASK
DECL|SEMA4_CPINE_INE2_SHIFT|macro|SEMA4_CPINE_INE2_SHIFT
DECL|SEMA4_CPINE_INE3_MASK|macro|SEMA4_CPINE_INE3_MASK
DECL|SEMA4_CPINE_INE3_SHIFT|macro|SEMA4_CPINE_INE3_SHIFT
DECL|SEMA4_CPINE_INE4_MASK|macro|SEMA4_CPINE_INE4_MASK
DECL|SEMA4_CPINE_INE4_SHIFT|macro|SEMA4_CPINE_INE4_SHIFT
DECL|SEMA4_CPINE_INE5_MASK|macro|SEMA4_CPINE_INE5_MASK
DECL|SEMA4_CPINE_INE5_SHIFT|macro|SEMA4_CPINE_INE5_SHIFT
DECL|SEMA4_CPINE_INE6_MASK|macro|SEMA4_CPINE_INE6_MASK
DECL|SEMA4_CPINE_INE6_SHIFT|macro|SEMA4_CPINE_INE6_SHIFT
DECL|SEMA4_CPINE_INE7_MASK|macro|SEMA4_CPINE_INE7_MASK
DECL|SEMA4_CPINE_INE7_SHIFT|macro|SEMA4_CPINE_INE7_SHIFT
DECL|SEMA4_CPINE_INE8_MASK|macro|SEMA4_CPINE_INE8_MASK
DECL|SEMA4_CPINE_INE8_SHIFT|macro|SEMA4_CPINE_INE8_SHIFT
DECL|SEMA4_CPINE_INE9_MASK|macro|SEMA4_CPINE_INE9_MASK
DECL|SEMA4_CPINE_INE9_SHIFT|macro|SEMA4_CPINE_INE9_SHIFT
DECL|SEMA4_CPINE_REG|macro|SEMA4_CPINE_REG
DECL|SEMA4_CPINE|macro|SEMA4_CPINE
DECL|SEMA4_CPNTF_GN0_MASK|macro|SEMA4_CPNTF_GN0_MASK
DECL|SEMA4_CPNTF_GN0_SHIFT|macro|SEMA4_CPNTF_GN0_SHIFT
DECL|SEMA4_CPNTF_GN10_MASK|macro|SEMA4_CPNTF_GN10_MASK
DECL|SEMA4_CPNTF_GN10_SHIFT|macro|SEMA4_CPNTF_GN10_SHIFT
DECL|SEMA4_CPNTF_GN11_MASK|macro|SEMA4_CPNTF_GN11_MASK
DECL|SEMA4_CPNTF_GN11_SHIFT|macro|SEMA4_CPNTF_GN11_SHIFT
DECL|SEMA4_CPNTF_GN12_MASK|macro|SEMA4_CPNTF_GN12_MASK
DECL|SEMA4_CPNTF_GN12_SHIFT|macro|SEMA4_CPNTF_GN12_SHIFT
DECL|SEMA4_CPNTF_GN13_MASK|macro|SEMA4_CPNTF_GN13_MASK
DECL|SEMA4_CPNTF_GN13_SHIFT|macro|SEMA4_CPNTF_GN13_SHIFT
DECL|SEMA4_CPNTF_GN14_MASK|macro|SEMA4_CPNTF_GN14_MASK
DECL|SEMA4_CPNTF_GN14_SHIFT|macro|SEMA4_CPNTF_GN14_SHIFT
DECL|SEMA4_CPNTF_GN15_MASK|macro|SEMA4_CPNTF_GN15_MASK
DECL|SEMA4_CPNTF_GN15_SHIFT|macro|SEMA4_CPNTF_GN15_SHIFT
DECL|SEMA4_CPNTF_GN1_MASK|macro|SEMA4_CPNTF_GN1_MASK
DECL|SEMA4_CPNTF_GN1_SHIFT|macro|SEMA4_CPNTF_GN1_SHIFT
DECL|SEMA4_CPNTF_GN2_MASK|macro|SEMA4_CPNTF_GN2_MASK
DECL|SEMA4_CPNTF_GN2_SHIFT|macro|SEMA4_CPNTF_GN2_SHIFT
DECL|SEMA4_CPNTF_GN3_MASK|macro|SEMA4_CPNTF_GN3_MASK
DECL|SEMA4_CPNTF_GN3_SHIFT|macro|SEMA4_CPNTF_GN3_SHIFT
DECL|SEMA4_CPNTF_GN4_MASK|macro|SEMA4_CPNTF_GN4_MASK
DECL|SEMA4_CPNTF_GN4_SHIFT|macro|SEMA4_CPNTF_GN4_SHIFT
DECL|SEMA4_CPNTF_GN5_MASK|macro|SEMA4_CPNTF_GN5_MASK
DECL|SEMA4_CPNTF_GN5_SHIFT|macro|SEMA4_CPNTF_GN5_SHIFT
DECL|SEMA4_CPNTF_GN6_MASK|macro|SEMA4_CPNTF_GN6_MASK
DECL|SEMA4_CPNTF_GN6_SHIFT|macro|SEMA4_CPNTF_GN6_SHIFT
DECL|SEMA4_CPNTF_GN7_MASK|macro|SEMA4_CPNTF_GN7_MASK
DECL|SEMA4_CPNTF_GN7_SHIFT|macro|SEMA4_CPNTF_GN7_SHIFT
DECL|SEMA4_CPNTF_GN8_MASK|macro|SEMA4_CPNTF_GN8_MASK
DECL|SEMA4_CPNTF_GN8_SHIFT|macro|SEMA4_CPNTF_GN8_SHIFT
DECL|SEMA4_CPNTF_GN9_MASK|macro|SEMA4_CPNTF_GN9_MASK
DECL|SEMA4_CPNTF_GN9_SHIFT|macro|SEMA4_CPNTF_GN9_SHIFT
DECL|SEMA4_CPNTF_REG|macro|SEMA4_CPNTF_REG
DECL|SEMA4_CPNTF|macro|SEMA4_CPNTF
DECL|SEMA4_GATE00_GTFSM_MASK|macro|SEMA4_GATE00_GTFSM_MASK
DECL|SEMA4_GATE00_GTFSM_SHIFT|macro|SEMA4_GATE00_GTFSM_SHIFT
DECL|SEMA4_GATE00_GTFSM|macro|SEMA4_GATE00_GTFSM
DECL|SEMA4_GATE00_REG|macro|SEMA4_GATE00_REG
DECL|SEMA4_GATE00|macro|SEMA4_GATE00
DECL|SEMA4_GATE01_GTFSM_MASK|macro|SEMA4_GATE01_GTFSM_MASK
DECL|SEMA4_GATE01_GTFSM_SHIFT|macro|SEMA4_GATE01_GTFSM_SHIFT
DECL|SEMA4_GATE01_GTFSM|macro|SEMA4_GATE01_GTFSM
DECL|SEMA4_GATE01_REG|macro|SEMA4_GATE01_REG
DECL|SEMA4_GATE01|macro|SEMA4_GATE01
DECL|SEMA4_GATE02_GTFSM_MASK|macro|SEMA4_GATE02_GTFSM_MASK
DECL|SEMA4_GATE02_GTFSM_SHIFT|macro|SEMA4_GATE02_GTFSM_SHIFT
DECL|SEMA4_GATE02_GTFSM|macro|SEMA4_GATE02_GTFSM
DECL|SEMA4_GATE02_REG|macro|SEMA4_GATE02_REG
DECL|SEMA4_GATE02|macro|SEMA4_GATE02
DECL|SEMA4_GATE03_GTFSM_MASK|macro|SEMA4_GATE03_GTFSM_MASK
DECL|SEMA4_GATE03_GTFSM_SHIFT|macro|SEMA4_GATE03_GTFSM_SHIFT
DECL|SEMA4_GATE03_GTFSM|macro|SEMA4_GATE03_GTFSM
DECL|SEMA4_GATE03_REG|macro|SEMA4_GATE03_REG
DECL|SEMA4_GATE03|macro|SEMA4_GATE03
DECL|SEMA4_GATE04_GTFSM_MASK|macro|SEMA4_GATE04_GTFSM_MASK
DECL|SEMA4_GATE04_GTFSM_SHIFT|macro|SEMA4_GATE04_GTFSM_SHIFT
DECL|SEMA4_GATE04_GTFSM|macro|SEMA4_GATE04_GTFSM
DECL|SEMA4_GATE04_REG|macro|SEMA4_GATE04_REG
DECL|SEMA4_GATE04|macro|SEMA4_GATE04
DECL|SEMA4_GATE05_GTFSM_MASK|macro|SEMA4_GATE05_GTFSM_MASK
DECL|SEMA4_GATE05_GTFSM_SHIFT|macro|SEMA4_GATE05_GTFSM_SHIFT
DECL|SEMA4_GATE05_GTFSM|macro|SEMA4_GATE05_GTFSM
DECL|SEMA4_GATE05_REG|macro|SEMA4_GATE05_REG
DECL|SEMA4_GATE05|macro|SEMA4_GATE05
DECL|SEMA4_GATE06_GTFSM_MASK|macro|SEMA4_GATE06_GTFSM_MASK
DECL|SEMA4_GATE06_GTFSM_SHIFT|macro|SEMA4_GATE06_GTFSM_SHIFT
DECL|SEMA4_GATE06_GTFSM|macro|SEMA4_GATE06_GTFSM
DECL|SEMA4_GATE06_REG|macro|SEMA4_GATE06_REG
DECL|SEMA4_GATE06|macro|SEMA4_GATE06
DECL|SEMA4_GATE07_GTFSM_MASK|macro|SEMA4_GATE07_GTFSM_MASK
DECL|SEMA4_GATE07_GTFSM_SHIFT|macro|SEMA4_GATE07_GTFSM_SHIFT
DECL|SEMA4_GATE07_GTFSM|macro|SEMA4_GATE07_GTFSM
DECL|SEMA4_GATE07_REG|macro|SEMA4_GATE07_REG
DECL|SEMA4_GATE07|macro|SEMA4_GATE07
DECL|SEMA4_GATE08_GTFSM_MASK|macro|SEMA4_GATE08_GTFSM_MASK
DECL|SEMA4_GATE08_GTFSM_SHIFT|macro|SEMA4_GATE08_GTFSM_SHIFT
DECL|SEMA4_GATE08_GTFSM|macro|SEMA4_GATE08_GTFSM
DECL|SEMA4_GATE08_REG|macro|SEMA4_GATE08_REG
DECL|SEMA4_GATE08|macro|SEMA4_GATE08
DECL|SEMA4_GATE09_GTFSM_MASK|macro|SEMA4_GATE09_GTFSM_MASK
DECL|SEMA4_GATE09_GTFSM_SHIFT|macro|SEMA4_GATE09_GTFSM_SHIFT
DECL|SEMA4_GATE09_GTFSM|macro|SEMA4_GATE09_GTFSM
DECL|SEMA4_GATE09_REG|macro|SEMA4_GATE09_REG
DECL|SEMA4_GATE09|macro|SEMA4_GATE09
DECL|SEMA4_GATE10_GTFSM_MASK|macro|SEMA4_GATE10_GTFSM_MASK
DECL|SEMA4_GATE10_GTFSM_SHIFT|macro|SEMA4_GATE10_GTFSM_SHIFT
DECL|SEMA4_GATE10_GTFSM|macro|SEMA4_GATE10_GTFSM
DECL|SEMA4_GATE10_REG|macro|SEMA4_GATE10_REG
DECL|SEMA4_GATE10|macro|SEMA4_GATE10
DECL|SEMA4_GATE11_GTFSM_MASK|macro|SEMA4_GATE11_GTFSM_MASK
DECL|SEMA4_GATE11_GTFSM_SHIFT|macro|SEMA4_GATE11_GTFSM_SHIFT
DECL|SEMA4_GATE11_GTFSM|macro|SEMA4_GATE11_GTFSM
DECL|SEMA4_GATE11_REG|macro|SEMA4_GATE11_REG
DECL|SEMA4_GATE11|macro|SEMA4_GATE11
DECL|SEMA4_GATE12_GTFSM_MASK|macro|SEMA4_GATE12_GTFSM_MASK
DECL|SEMA4_GATE12_GTFSM_SHIFT|macro|SEMA4_GATE12_GTFSM_SHIFT
DECL|SEMA4_GATE12_GTFSM|macro|SEMA4_GATE12_GTFSM
DECL|SEMA4_GATE12_REG|macro|SEMA4_GATE12_REG
DECL|SEMA4_GATE12|macro|SEMA4_GATE12
DECL|SEMA4_GATE13_GTFSM_MASK|macro|SEMA4_GATE13_GTFSM_MASK
DECL|SEMA4_GATE13_GTFSM_SHIFT|macro|SEMA4_GATE13_GTFSM_SHIFT
DECL|SEMA4_GATE13_GTFSM|macro|SEMA4_GATE13_GTFSM
DECL|SEMA4_GATE13_REG|macro|SEMA4_GATE13_REG
DECL|SEMA4_GATE13|macro|SEMA4_GATE13
DECL|SEMA4_GATE14_GTFSM_MASK|macro|SEMA4_GATE14_GTFSM_MASK
DECL|SEMA4_GATE14_GTFSM_SHIFT|macro|SEMA4_GATE14_GTFSM_SHIFT
DECL|SEMA4_GATE14_GTFSM|macro|SEMA4_GATE14_GTFSM
DECL|SEMA4_GATE14_REG|macro|SEMA4_GATE14_REG
DECL|SEMA4_GATE14|macro|SEMA4_GATE14
DECL|SEMA4_GATE15_GTFSM_MASK|macro|SEMA4_GATE15_GTFSM_MASK
DECL|SEMA4_GATE15_GTFSM_SHIFT|macro|SEMA4_GATE15_GTFSM_SHIFT
DECL|SEMA4_GATE15_GTFSM|macro|SEMA4_GATE15_GTFSM
DECL|SEMA4_GATE15_REG|macro|SEMA4_GATE15_REG
DECL|SEMA4_GATE15|macro|SEMA4_GATE15
DECL|SEMA4_HS_A7_IRQn|enumerator|SEMA4_HS_A7_IRQn = 116, /**< SEMA4-HS processor A7 Interrupt Request */
DECL|SEMA4_HS_M4_IRQn|enumerator|SEMA4_HS_M4_IRQn = 11, /**< SEMA4-HS M4 Interrupt Request */
DECL|SEMA4_IRQS|macro|SEMA4_IRQS
DECL|SEMA4_MemMapPtr|typedef|} SEMA4_Type, *SEMA4_MemMapPtr;
DECL|SEMA4_RSTGT_REG|macro|SEMA4_RSTGT_REG
DECL|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP_MASK|macro|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP_MASK
DECL|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP_SHIFT|macro|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP_SHIFT
DECL|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP|macro|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP
DECL|SEMA4_RSTGT_RSTGTN_MASK|macro|SEMA4_RSTGT_RSTGTN_MASK
DECL|SEMA4_RSTGT_RSTGTN_SHIFT|macro|SEMA4_RSTGT_RSTGTN_SHIFT
DECL|SEMA4_RSTGT_RSTGTN|macro|SEMA4_RSTGT_RSTGTN
DECL|SEMA4_RSTGT|macro|SEMA4_RSTGT
DECL|SEMA4_RSTNTF_REG|macro|SEMA4_RSTNTF_REG
DECL|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP_MASK|macro|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP_MASK
DECL|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP_SHIFT|macro|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP_SHIFT
DECL|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP|macro|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP
DECL|SEMA4_RSTNTF_RSTNTN_MASK|macro|SEMA4_RSTNTF_RSTNTN_MASK
DECL|SEMA4_RSTNTF_RSTNTN_SHIFT|macro|SEMA4_RSTNTF_RSTNTN_SHIFT
DECL|SEMA4_RSTNTF_RSTNTN|macro|SEMA4_RSTNTF_RSTNTN
DECL|SEMA4_RSTNTF|macro|SEMA4_RSTNTF
DECL|SEMA4_Type|typedef|} SEMA4_Type, *SEMA4_MemMapPtr;
DECL|SEMA4|macro|SEMA4
DECL|SETUP|member|__IO uint32_t SETUP; /**< SIM Setup Register, offset: 0x4 */
DECL|SFA1AD|member|__IO uint32_t SFA1AD; /**< Serial Flash A1 Top Address, offset: 0x180 */
DECL|SFA2AD|member|__IO uint32_t SFA2AD; /**< Serial Flash A2 Top Address, offset: 0x184 */
DECL|SFAR|member|__IO uint32_t SFAR; /**< Serial Flash Address Register, offset: 0x100 */
DECL|SFB1AD|member|__IO uint32_t SFB1AD; /**< Serial Flash B1Top Address, offset: 0x188 */
DECL|SFB2AD|member|__IO uint32_t SFB2AD; /**< Serial Flash B2Top Address, offset: 0x18C */
DECL|SHIFTC_CON0|member|__IO uint32_t SHIFTC_CON0; /**< , offset: 0x4C */
DECL|SIM1_BASE_PTR|macro|SIM1_BASE_PTR
DECL|SIM1_BASE|macro|SIM1_BASE
DECL|SIM1_BGT|macro|SIM1_BGT
DECL|SIM1_BWT_H|macro|SIM1_BWT_H
DECL|SIM1_BWT|macro|SIM1_BWT
DECL|SIM1_CHAR_WAIT|macro|SIM1_CHAR_WAIT
DECL|SIM1_CLK_PRESCALER|macro|SIM1_CLK_PRESCALER
DECL|SIM1_CNTL|macro|SIM1_CNTL
DECL|SIM1_DATA_FORMAT|macro|SIM1_DATA_FORMAT
DECL|SIM1_DIVISOR|macro|SIM1_DIVISOR
DECL|SIM1_ENABLE|macro|SIM1_ENABLE
DECL|SIM1_GPCNT|macro|SIM1_GPCNT
DECL|SIM1_GUARD_CNTL|macro|SIM1_GUARD_CNTL
DECL|SIM1_INT_MASK|macro|SIM1_INT_MASK
DECL|SIM1_IRQn|enumerator|SIM1_IRQn = 90, /**< Sim Interrupt */
DECL|SIM1_OD_CONFIG|macro|SIM1_OD_CONFIG
DECL|SIM1_PORT0_CNTL|macro|SIM1_PORT0_CNTL
DECL|SIM1_PORT0_DETECT|macro|SIM1_PORT0_DETECT
DECL|SIM1_PORT1_CNTL|macro|SIM1_PORT1_CNTL
DECL|SIM1_PORT1_DETECT|macro|SIM1_PORT1_DETECT
DECL|SIM1_PORT1_PD_SELECT_INPUT|member|__IO uint32_t SIM1_PORT1_PD_SELECT_INPUT; /**< SIM1_PORT1_PD_SELECT_INPUT DAISY Register, offset: 0x6E0 */
DECL|SIM1_PORT1_TRXD_SELECT_INPUT|member|__IO uint32_t SIM1_PORT1_TRXD_SELECT_INPUT; /**< SIM1_PORT1_TRXD_SELECT_INPUT DAISY Register, offset: 0x6E4 */
DECL|SIM1_RCV_BUF|macro|SIM1_RCV_BUF
DECL|SIM1_RCV_FIFO_CNT|macro|SIM1_RCV_FIFO_CNT
DECL|SIM1_RCV_FIFO_RPTR|macro|SIM1_RCV_FIFO_RPTR
DECL|SIM1_RCV_FIFO_WPTR|macro|SIM1_RCV_FIFO_WPTR
DECL|SIM1_RCV_STATUS|macro|SIM1_RCV_STATUS
DECL|SIM1_RCV_THRESHOLD|macro|SIM1_RCV_THRESHOLD
DECL|SIM1_RESET_CNTL|macro|SIM1_RESET_CNTL
DECL|SIM1_SETUP|macro|SIM1_SETUP
DECL|SIM1_XMT_BUF|macro|SIM1_XMT_BUF
DECL|SIM1_XMT_FIFO_STAT|macro|SIM1_XMT_FIFO_STAT
DECL|SIM1_XMT_STATUS|macro|SIM1_XMT_STATUS
DECL|SIM1_XMT_THRESHOLD|macro|SIM1_XMT_THRESHOLD
DECL|SIM1|macro|SIM1
DECL|SIM2_BASE_PTR|macro|SIM2_BASE_PTR
DECL|SIM2_BASE|macro|SIM2_BASE
DECL|SIM2_BGT|macro|SIM2_BGT
DECL|SIM2_BWT_H|macro|SIM2_BWT_H
DECL|SIM2_BWT|macro|SIM2_BWT
DECL|SIM2_CHAR_WAIT|macro|SIM2_CHAR_WAIT
DECL|SIM2_CLK_PRESCALER|macro|SIM2_CLK_PRESCALER
DECL|SIM2_CNTL|macro|SIM2_CNTL
DECL|SIM2_DATA_FORMAT|macro|SIM2_DATA_FORMAT
DECL|SIM2_DIVISOR|macro|SIM2_DIVISOR
DECL|SIM2_ENABLE|macro|SIM2_ENABLE
DECL|SIM2_GPCNT|macro|SIM2_GPCNT
DECL|SIM2_GUARD_CNTL|macro|SIM2_GUARD_CNTL
DECL|SIM2_INT_MASK|macro|SIM2_INT_MASK
DECL|SIM2_IRQn|enumerator|SIM2_IRQn = 6, /**< SIM Interrupt */
DECL|SIM2_OD_CONFIG|macro|SIM2_OD_CONFIG
DECL|SIM2_PORT0_CNTL|macro|SIM2_PORT0_CNTL
DECL|SIM2_PORT0_DETECT|macro|SIM2_PORT0_DETECT
DECL|SIM2_PORT1_CNTL|macro|SIM2_PORT1_CNTL
DECL|SIM2_PORT1_DETECT|macro|SIM2_PORT1_DETECT
DECL|SIM2_PORT1_PD_SELECT_INPUT|member|__IO uint32_t SIM2_PORT1_PD_SELECT_INPUT; /**< SIM2_PORT1_PD_SELECT_INPUT DAISY Register, offset: 0x6E8 */
DECL|SIM2_PORT1_TRXD_SELECT_INPUT|member|__IO uint32_t SIM2_PORT1_TRXD_SELECT_INPUT; /**< SIM2_PORT1_TRXD_SELECT_INPUT DAISY Register, offset: 0x6EC */
DECL|SIM2_RCV_BUF|macro|SIM2_RCV_BUF
DECL|SIM2_RCV_FIFO_CNT|macro|SIM2_RCV_FIFO_CNT
DECL|SIM2_RCV_FIFO_RPTR|macro|SIM2_RCV_FIFO_RPTR
DECL|SIM2_RCV_FIFO_WPTR|macro|SIM2_RCV_FIFO_WPTR
DECL|SIM2_RCV_STATUS|macro|SIM2_RCV_STATUS
DECL|SIM2_RCV_THRESHOLD|macro|SIM2_RCV_THRESHOLD
DECL|SIM2_RESET_CNTL|macro|SIM2_RESET_CNTL
DECL|SIM2_SETUP|macro|SIM2_SETUP
DECL|SIM2_XMT_BUF|macro|SIM2_XMT_BUF
DECL|SIM2_XMT_FIFO_STAT|macro|SIM2_XMT_FIFO_STAT
DECL|SIM2_XMT_STATUS|macro|SIM2_XMT_STATUS
DECL|SIM2_XMT_THRESHOLD|macro|SIM2_XMT_THRESHOLD
DECL|SIM2|macro|SIM2
DECL|SIMR|member|__IO uint32_t SIMR; /**< SRC Interrupt Mask Register, offset: 0x6C */
DECL|SIM_BASE_ADDRS|macro|SIM_BASE_ADDRS
DECL|SIM_BASE_PTRS|macro|SIM_BASE_PTRS
DECL|SIM_BGT_BGT_MASK|macro|SIM_BGT_BGT_MASK
DECL|SIM_BGT_BGT_SHIFT|macro|SIM_BGT_BGT_SHIFT
DECL|SIM_BGT_BGT|macro|SIM_BGT_BGT
DECL|SIM_BGT_REG|macro|SIM_BGT_REG
DECL|SIM_BWT_BWT_MASK|macro|SIM_BWT_BWT_MASK
DECL|SIM_BWT_BWT_SHIFT|macro|SIM_BWT_BWT_SHIFT
DECL|SIM_BWT_BWT|macro|SIM_BWT_BWT
DECL|SIM_BWT_H_BWT_H_MASK|macro|SIM_BWT_H_BWT_H_MASK
DECL|SIM_BWT_H_BWT_H_SHIFT|macro|SIM_BWT_H_BWT_H_SHIFT
DECL|SIM_BWT_H_BWT_H|macro|SIM_BWT_H_BWT_H
DECL|SIM_BWT_H_REG|macro|SIM_BWT_H_REG
DECL|SIM_BWT_REG|macro|SIM_BWT_REG
DECL|SIM_CHAR_WAIT_CWT_MASK|macro|SIM_CHAR_WAIT_CWT_MASK
DECL|SIM_CHAR_WAIT_CWT_SHIFT|macro|SIM_CHAR_WAIT_CWT_SHIFT
DECL|SIM_CHAR_WAIT_CWT|macro|SIM_CHAR_WAIT_CWT
DECL|SIM_CHAR_WAIT_REG|macro|SIM_CHAR_WAIT_REG
DECL|SIM_CLK_PRESCALER_CLK_PRESCALER_MASK|macro|SIM_CLK_PRESCALER_CLK_PRESCALER_MASK
DECL|SIM_CLK_PRESCALER_CLK_PRESCALER_SHIFT|macro|SIM_CLK_PRESCALER_CLK_PRESCALER_SHIFT
DECL|SIM_CLK_PRESCALER_CLK_PRESCALER|macro|SIM_CLK_PRESCALER_CLK_PRESCALER
DECL|SIM_CLK_PRESCALER_REG|macro|SIM_CLK_PRESCALER_REG
DECL|SIM_CNTL_ANACK_MASK|macro|SIM_CNTL_ANACK_MASK
DECL|SIM_CNTL_ANACK_SHIFT|macro|SIM_CNTL_ANACK_SHIFT
DECL|SIM_CNTL_BWTEN_MASK|macro|SIM_CNTL_BWTEN_MASK
DECL|SIM_CNTL_BWTEN_SHIFT|macro|SIM_CNTL_BWTEN_SHIFT
DECL|SIM_CNTL_CRCEN_MASK|macro|SIM_CNTL_CRCEN_MASK
DECL|SIM_CNTL_CRCEN_SHIFT|macro|SIM_CNTL_CRCEN_SHIFT
DECL|SIM_CNTL_CWTEN_MASK|macro|SIM_CNTL_CWTEN_MASK
DECL|SIM_CNTL_CWTEN_SHIFT|macro|SIM_CNTL_CWTEN_SHIFT
DECL|SIM_CNTL_ICM_MASK|macro|SIM_CNTL_ICM_MASK
DECL|SIM_CNTL_ICM_SHIFT|macro|SIM_CNTL_ICM_SHIFT
DECL|SIM_CNTL_LRCEN_MASK|macro|SIM_CNTL_LRCEN_MASK
DECL|SIM_CNTL_LRCEN_SHIFT|macro|SIM_CNTL_LRCEN_SHIFT
DECL|SIM_CNTL_ONACK_MASK|macro|SIM_CNTL_ONACK_MASK
DECL|SIM_CNTL_ONACK_SHIFT|macro|SIM_CNTL_ONACK_SHIFT
DECL|SIM_CNTL_REG|macro|SIM_CNTL_REG
DECL|SIM_CNTL_Sample12_MASK|macro|SIM_CNTL_Sample12_MASK
DECL|SIM_CNTL_Sample12_SHIFT|macro|SIM_CNTL_Sample12_SHIFT
DECL|SIM_CNTL_baud_sel_MASK|macro|SIM_CNTL_baud_sel_MASK
DECL|SIM_CNTL_baud_sel_SHIFT|macro|SIM_CNTL_baud_sel_SHIFT
DECL|SIM_CNTL_baud_sel|macro|SIM_CNTL_baud_sel
DECL|SIM_CNTL_gpcnt_clk_sel_MASK|macro|SIM_CNTL_gpcnt_clk_sel_MASK
DECL|SIM_CNTL_gpcnt_clk_sel_SHIFT|macro|SIM_CNTL_gpcnt_clk_sel_SHIFT
DECL|SIM_CNTL_gpcnt_clk_sel|macro|SIM_CNTL_gpcnt_clk_sel
DECL|SIM_CNTL_xmt_crc_lrc_MASK|macro|SIM_CNTL_xmt_crc_lrc_MASK
DECL|SIM_CNTL_xmt_crc_lrc_SHIFT|macro|SIM_CNTL_xmt_crc_lrc_SHIFT
DECL|SIM_DATA_FORMAT_IC_MASK|macro|SIM_DATA_FORMAT_IC_MASK
DECL|SIM_DATA_FORMAT_IC_SHIFT|macro|SIM_DATA_FORMAT_IC_SHIFT
DECL|SIM_DATA_FORMAT_REG|macro|SIM_DATA_FORMAT_REG
DECL|SIM_DIVISOR_DIVISOR_MASK|macro|SIM_DIVISOR_DIVISOR_MASK
DECL|SIM_DIVISOR_DIVISOR_SHIFT|macro|SIM_DIVISOR_DIVISOR_SHIFT
DECL|SIM_DIVISOR_DIVISOR|macro|SIM_DIVISOR_DIVISOR
DECL|SIM_DIVISOR_REG|macro|SIM_DIVISOR_REG
DECL|SIM_ENABLE_ESTOP_EN_MASK|macro|SIM_ENABLE_ESTOP_EN_MASK
DECL|SIM_ENABLE_ESTOP_EN_SHIFT|macro|SIM_ENABLE_ESTOP_EN_SHIFT
DECL|SIM_ENABLE_ESTOP_EXE_MASK|macro|SIM_ENABLE_ESTOP_EXE_MASK
DECL|SIM_ENABLE_ESTOP_EXE_SHIFT|macro|SIM_ENABLE_ESTOP_EXE_SHIFT
DECL|SIM_ENABLE_NACK_DD_EN_MASK|macro|SIM_ENABLE_NACK_DD_EN_MASK
DECL|SIM_ENABLE_NACK_DD_EN_SHIFT|macro|SIM_ENABLE_NACK_DD_EN_SHIFT
DECL|SIM_ENABLE_RCV_EN_MASK|macro|SIM_ENABLE_RCV_EN_MASK
DECL|SIM_ENABLE_RCV_EN_SHIFT|macro|SIM_ENABLE_RCV_EN_SHIFT
DECL|SIM_ENABLE_REG|macro|SIM_ENABLE_REG
DECL|SIM_ENABLE_RXCL_MASK|macro|SIM_ENABLE_RXCL_MASK
DECL|SIM_ENABLE_RXCL_SHIFT|macro|SIM_ENABLE_RXCL_SHIFT
DECL|SIM_ENABLE_RXDMA_EN_MASK|macro|SIM_ENABLE_RXDMA_EN_MASK
DECL|SIM_ENABLE_RXDMA_EN_SHIFT|macro|SIM_ENABLE_RXDMA_EN_SHIFT
DECL|SIM_ENABLE_TXDMA_EN_MASK|macro|SIM_ENABLE_TXDMA_EN_MASK
DECL|SIM_ENABLE_TXDMA_EN_SHIFT|macro|SIM_ENABLE_TXDMA_EN_SHIFT
DECL|SIM_ENABLE_XMT_EN_MASK|macro|SIM_ENABLE_XMT_EN_MASK
DECL|SIM_ENABLE_XMT_EN_SHIFT|macro|SIM_ENABLE_XMT_EN_SHIFT
DECL|SIM_GPCNT_GPCNT_MASK|macro|SIM_GPCNT_GPCNT_MASK
DECL|SIM_GPCNT_GPCNT_SHIFT|macro|SIM_GPCNT_GPCNT_SHIFT
DECL|SIM_GPCNT_GPCNT|macro|SIM_GPCNT_GPCNT
DECL|SIM_GPCNT_REG|macro|SIM_GPCNT_REG
DECL|SIM_GUARD_CNTL_GETU_MASK|macro|SIM_GUARD_CNTL_GETU_MASK
DECL|SIM_GUARD_CNTL_GETU_SHIFT|macro|SIM_GUARD_CNTL_GETU_SHIFT
DECL|SIM_GUARD_CNTL_GETU|macro|SIM_GUARD_CNTL_GETU
DECL|SIM_GUARD_CNTL_RCVR11_MASK|macro|SIM_GUARD_CNTL_RCVR11_MASK
DECL|SIM_GUARD_CNTL_RCVR11_SHIFT|macro|SIM_GUARD_CNTL_RCVR11_SHIFT
DECL|SIM_GUARD_CNTL_REG|macro|SIM_GUARD_CNTL_REG
DECL|SIM_INT_MASK_BGTM_MASK|macro|SIM_INT_MASK_BGTM_MASK
DECL|SIM_INT_MASK_BGTM_SHIFT|macro|SIM_INT_MASK_BGTM_SHIFT
DECL|SIM_INT_MASK_BWTM_MASK|macro|SIM_INT_MASK_BWTM_MASK
DECL|SIM_INT_MASK_BWTM_SHIFT|macro|SIM_INT_MASK_BWTM_SHIFT
DECL|SIM_INT_MASK_CWTM_MASK|macro|SIM_INT_MASK_CWTM_MASK
DECL|SIM_INT_MASK_CWTM_SHIFT|macro|SIM_INT_MASK_CWTM_SHIFT
DECL|SIM_INT_MASK_ETCIM_MASK|macro|SIM_INT_MASK_ETCIM_MASK
DECL|SIM_INT_MASK_ETCIM_SHIFT|macro|SIM_INT_MASK_ETCIM_SHIFT
DECL|SIM_INT_MASK_GPCNTM_MASK|macro|SIM_INT_MASK_GPCNTM_MASK
DECL|SIM_INT_MASK_GPCNTM_SHIFT|macro|SIM_INT_MASK_GPCNTM_SHIFT
DECL|SIM_INT_MASK_OIM_MASK|macro|SIM_INT_MASK_OIM_MASK
DECL|SIM_INT_MASK_OIM_SHIFT|macro|SIM_INT_MASK_OIM_SHIFT
DECL|SIM_INT_MASK_REG|macro|SIM_INT_MASK_REG
DECL|SIM_INT_MASK_RFEM_MASK|macro|SIM_INT_MASK_RFEM_MASK
DECL|SIM_INT_MASK_RFEM_SHIFT|macro|SIM_INT_MASK_RFEM_SHIFT
DECL|SIM_INT_MASK_RIM_MASK|macro|SIM_INT_MASK_RIM_MASK
DECL|SIM_INT_MASK_RIM_SHIFT|macro|SIM_INT_MASK_RIM_SHIFT
DECL|SIM_INT_MASK_RTM_MASK|macro|SIM_INT_MASK_RTM_MASK
DECL|SIM_INT_MASK_RTM_SHIFT|macro|SIM_INT_MASK_RTM_SHIFT
DECL|SIM_INT_MASK_TCIM_MASK|macro|SIM_INT_MASK_TCIM_MASK
DECL|SIM_INT_MASK_TCIM_SHIFT|macro|SIM_INT_MASK_TCIM_SHIFT
DECL|SIM_INT_MASK_TDTFM_MASK|macro|SIM_INT_MASK_TDTFM_MASK
DECL|SIM_INT_MASK_TDTFM_SHIFT|macro|SIM_INT_MASK_TDTFM_SHIFT
DECL|SIM_INT_MASK_TFEIM_MASK|macro|SIM_INT_MASK_TFEIM_MASK
DECL|SIM_INT_MASK_TFEIM_SHIFT|macro|SIM_INT_MASK_TFEIM_SHIFT
DECL|SIM_INT_MASK_TFOM_MASK|macro|SIM_INT_MASK_TFOM_MASK
DECL|SIM_INT_MASK_TFOM_SHIFT|macro|SIM_INT_MASK_TFOM_SHIFT
DECL|SIM_INT_MASK_XTM_MASK|macro|SIM_INT_MASK_XTM_MASK
DECL|SIM_INT_MASK_XTM_SHIFT|macro|SIM_INT_MASK_XTM_SHIFT
DECL|SIM_IRQS|macro|SIM_IRQS
DECL|SIM_MemMapPtr|typedef|} SIM_Type, *SIM_MemMapPtr;
DECL|SIM_OD_CONFIG_OD_P0_MASK|macro|SIM_OD_CONFIG_OD_P0_MASK
DECL|SIM_OD_CONFIG_OD_P0_SHIFT|macro|SIM_OD_CONFIG_OD_P0_SHIFT
DECL|SIM_OD_CONFIG_OD_P1_MASK|macro|SIM_OD_CONFIG_OD_P1_MASK
DECL|SIM_OD_CONFIG_OD_P1_SHIFT|macro|SIM_OD_CONFIG_OD_P1_SHIFT
DECL|SIM_OD_CONFIG_REG|macro|SIM_OD_CONFIG_REG
DECL|SIM_PORT0_CNTL_REG|macro|SIM_PORT0_CNTL_REG
DECL|SIM_PORT0_CNTL_SAPD0_MASK|macro|SIM_PORT0_CNTL_SAPD0_MASK
DECL|SIM_PORT0_CNTL_SAPD0_SHIFT|macro|SIM_PORT0_CNTL_SAPD0_SHIFT
DECL|SIM_PORT0_CNTL_SCEN0_MASK|macro|SIM_PORT0_CNTL_SCEN0_MASK
DECL|SIM_PORT0_CNTL_SCEN0_SHIFT|macro|SIM_PORT0_CNTL_SCEN0_SHIFT
DECL|SIM_PORT0_CNTL_SCSP0_MASK|macro|SIM_PORT0_CNTL_SCSP0_MASK
DECL|SIM_PORT0_CNTL_SCSP0_SHIFT|macro|SIM_PORT0_CNTL_SCSP0_SHIFT
DECL|SIM_PORT0_CNTL_SFPD0_MASK|macro|SIM_PORT0_CNTL_SFPD0_MASK
DECL|SIM_PORT0_CNTL_SFPD0_SHIFT|macro|SIM_PORT0_CNTL_SFPD0_SHIFT
DECL|SIM_PORT0_CNTL_SRST0_MASK|macro|SIM_PORT0_CNTL_SRST0_MASK
DECL|SIM_PORT0_CNTL_SRST0_SHIFT|macro|SIM_PORT0_CNTL_SRST0_SHIFT
DECL|SIM_PORT0_CNTL_STEN0_MASK|macro|SIM_PORT0_CNTL_STEN0_MASK
DECL|SIM_PORT0_CNTL_STEN0_SHIFT|macro|SIM_PORT0_CNTL_STEN0_SHIFT
DECL|SIM_PORT0_CNTL_SVEN0_MASK|macro|SIM_PORT0_CNTL_SVEN0_MASK
DECL|SIM_PORT0_CNTL_SVEN0_SHIFT|macro|SIM_PORT0_CNTL_SVEN0_SHIFT
DECL|SIM_PORT0_CNTL_VOLT3_0_MASK|macro|SIM_PORT0_CNTL_VOLT3_0_MASK
DECL|SIM_PORT0_CNTL_VOLT3_0_SHIFT|macro|SIM_PORT0_CNTL_VOLT3_0_SHIFT
DECL|SIM_PORT0_DETECT_REG|macro|SIM_PORT0_DETECT_REG
DECL|SIM_PORT0_DETECT_SDI0_MASK|macro|SIM_PORT0_DETECT_SDI0_MASK
DECL|SIM_PORT0_DETECT_SDI0_SHIFT|macro|SIM_PORT0_DETECT_SDI0_SHIFT
DECL|SIM_PORT0_DETECT_SDIM0_MASK|macro|SIM_PORT0_DETECT_SDIM0_MASK
DECL|SIM_PORT0_DETECT_SDIM0_SHIFT|macro|SIM_PORT0_DETECT_SDIM0_SHIFT
DECL|SIM_PORT0_DETECT_SPDP0_MASK|macro|SIM_PORT0_DETECT_SPDP0_MASK
DECL|SIM_PORT0_DETECT_SPDP0_SHIFT|macro|SIM_PORT0_DETECT_SPDP0_SHIFT
DECL|SIM_PORT0_DETECT_SPDS0_MASK|macro|SIM_PORT0_DETECT_SPDS0_MASK
DECL|SIM_PORT0_DETECT_SPDS0_SHIFT|macro|SIM_PORT0_DETECT_SPDS0_SHIFT
DECL|SIM_PORT1_CNTL_REG|macro|SIM_PORT1_CNTL_REG
DECL|SIM_PORT1_CNTL_SAPD1_MASK|macro|SIM_PORT1_CNTL_SAPD1_MASK
DECL|SIM_PORT1_CNTL_SAPD1_SHIFT|macro|SIM_PORT1_CNTL_SAPD1_SHIFT
DECL|SIM_PORT1_CNTL_SCEN1_MASK|macro|SIM_PORT1_CNTL_SCEN1_MASK
DECL|SIM_PORT1_CNTL_SCEN1_SHIFT|macro|SIM_PORT1_CNTL_SCEN1_SHIFT
DECL|SIM_PORT1_CNTL_SCSP1_MASK|macro|SIM_PORT1_CNTL_SCSP1_MASK
DECL|SIM_PORT1_CNTL_SCSP1_SHIFT|macro|SIM_PORT1_CNTL_SCSP1_SHIFT
DECL|SIM_PORT1_CNTL_SFPD1_MASK|macro|SIM_PORT1_CNTL_SFPD1_MASK
DECL|SIM_PORT1_CNTL_SFPD1_SHIFT|macro|SIM_PORT1_CNTL_SFPD1_SHIFT
DECL|SIM_PORT1_CNTL_SRST1_MASK|macro|SIM_PORT1_CNTL_SRST1_MASK
DECL|SIM_PORT1_CNTL_SRST1_SHIFT|macro|SIM_PORT1_CNTL_SRST1_SHIFT
DECL|SIM_PORT1_CNTL_STEN1_MASK|macro|SIM_PORT1_CNTL_STEN1_MASK
DECL|SIM_PORT1_CNTL_STEN1_SHIFT|macro|SIM_PORT1_CNTL_STEN1_SHIFT
DECL|SIM_PORT1_CNTL_SVEN1_MASK|macro|SIM_PORT1_CNTL_SVEN1_MASK
DECL|SIM_PORT1_CNTL_SVEN1_SHIFT|macro|SIM_PORT1_CNTL_SVEN1_SHIFT
DECL|SIM_PORT1_CNTL_VOLT3_1_MASK|macro|SIM_PORT1_CNTL_VOLT3_1_MASK
DECL|SIM_PORT1_CNTL_VOLT3_1_SHIFT|macro|SIM_PORT1_CNTL_VOLT3_1_SHIFT
DECL|SIM_PORT1_DETECT_REG|macro|SIM_PORT1_DETECT_REG
DECL|SIM_PORT1_DETECT_SDI1_MASK|macro|SIM_PORT1_DETECT_SDI1_MASK
DECL|SIM_PORT1_DETECT_SDI1_SHIFT|macro|SIM_PORT1_DETECT_SDI1_SHIFT
DECL|SIM_PORT1_DETECT_SDIM1_MASK|macro|SIM_PORT1_DETECT_SDIM1_MASK
DECL|SIM_PORT1_DETECT_SDIM1_SHIFT|macro|SIM_PORT1_DETECT_SDIM1_SHIFT
DECL|SIM_PORT1_DETECT_SPDP1_MASK|macro|SIM_PORT1_DETECT_SPDP1_MASK
DECL|SIM_PORT1_DETECT_SPDP1_SHIFT|macro|SIM_PORT1_DETECT_SPDP1_SHIFT
DECL|SIM_PORT1_DETECT_SPDS1_MASK|macro|SIM_PORT1_DETECT_SPDS1_MASK
DECL|SIM_PORT1_DETECT_SPDS1_SHIFT|macro|SIM_PORT1_DETECT_SPDS1_SHIFT
DECL|SIM_RCV_BUF_CWT_MASK|macro|SIM_RCV_BUF_CWT_MASK
DECL|SIM_RCV_BUF_CWT_SHIFT|macro|SIM_RCV_BUF_CWT_SHIFT
DECL|SIM_RCV_BUF_FE_MASK|macro|SIM_RCV_BUF_FE_MASK
DECL|SIM_RCV_BUF_FE_SHIFT|macro|SIM_RCV_BUF_FE_SHIFT
DECL|SIM_RCV_BUF_PE_MASK|macro|SIM_RCV_BUF_PE_MASK
DECL|SIM_RCV_BUF_PE_SHIFT|macro|SIM_RCV_BUF_PE_SHIFT
DECL|SIM_RCV_BUF_RCV_MASK|macro|SIM_RCV_BUF_RCV_MASK
DECL|SIM_RCV_BUF_RCV_SHIFT|macro|SIM_RCV_BUF_RCV_SHIFT
DECL|SIM_RCV_BUF_RCV|macro|SIM_RCV_BUF_RCV
DECL|SIM_RCV_BUF_REG|macro|SIM_RCV_BUF_REG
DECL|SIM_RCV_FIFO_CNT_RCV_CNT_MASK|macro|SIM_RCV_FIFO_CNT_RCV_CNT_MASK
DECL|SIM_RCV_FIFO_CNT_RCV_CNT_SHIFT|macro|SIM_RCV_FIFO_CNT_RCV_CNT_SHIFT
DECL|SIM_RCV_FIFO_CNT_RCV_CNT|macro|SIM_RCV_FIFO_CNT_RCV_CNT
DECL|SIM_RCV_FIFO_CNT_REG|macro|SIM_RCV_FIFO_CNT_REG
DECL|SIM_RCV_FIFO_RPTR_RCV_RPTR_MASK|macro|SIM_RCV_FIFO_RPTR_RCV_RPTR_MASK
DECL|SIM_RCV_FIFO_RPTR_RCV_RPTR_SHIFT|macro|SIM_RCV_FIFO_RPTR_RCV_RPTR_SHIFT
DECL|SIM_RCV_FIFO_RPTR_RCV_RPTR|macro|SIM_RCV_FIFO_RPTR_RCV_RPTR
DECL|SIM_RCV_FIFO_RPTR_REG|macro|SIM_RCV_FIFO_RPTR_REG
DECL|SIM_RCV_FIFO_WPTR_RCV_WPTR_MASK|macro|SIM_RCV_FIFO_WPTR_RCV_WPTR_MASK
DECL|SIM_RCV_FIFO_WPTR_RCV_WPTR_SHIFT|macro|SIM_RCV_FIFO_WPTR_RCV_WPTR_SHIFT
DECL|SIM_RCV_FIFO_WPTR_RCV_WPTR|macro|SIM_RCV_FIFO_WPTR_RCV_WPTR
DECL|SIM_RCV_FIFO_WPTR_REG|macro|SIM_RCV_FIFO_WPTR_REG
DECL|SIM_RCV_STATUS_BGT_MASK|macro|SIM_RCV_STATUS_BGT_MASK
DECL|SIM_RCV_STATUS_BGT_SHIFT|macro|SIM_RCV_STATUS_BGT_SHIFT
DECL|SIM_RCV_STATUS_BWT_MASK|macro|SIM_RCV_STATUS_BWT_MASK
DECL|SIM_RCV_STATUS_BWT_SHIFT|macro|SIM_RCV_STATUS_BWT_SHIFT
DECL|SIM_RCV_STATUS_CRCOK_MASK|macro|SIM_RCV_STATUS_CRCOK_MASK
DECL|SIM_RCV_STATUS_CRCOK_SHIFT|macro|SIM_RCV_STATUS_CRCOK_SHIFT
DECL|SIM_RCV_STATUS_CWT_MASK|macro|SIM_RCV_STATUS_CWT_MASK
DECL|SIM_RCV_STATUS_CWT_SHIFT|macro|SIM_RCV_STATUS_CWT_SHIFT
DECL|SIM_RCV_STATUS_LRCOK_MASK|macro|SIM_RCV_STATUS_LRCOK_MASK
DECL|SIM_RCV_STATUS_LRCOK_SHIFT|macro|SIM_RCV_STATUS_LRCOK_SHIFT
DECL|SIM_RCV_STATUS_OEF_MASK|macro|SIM_RCV_STATUS_OEF_MASK
DECL|SIM_RCV_STATUS_OEF_SHIFT|macro|SIM_RCV_STATUS_OEF_SHIFT
DECL|SIM_RCV_STATUS_RDRF_MASK|macro|SIM_RCV_STATUS_RDRF_MASK
DECL|SIM_RCV_STATUS_RDRF_SHIFT|macro|SIM_RCV_STATUS_RDRF_SHIFT
DECL|SIM_RCV_STATUS_REG|macro|SIM_RCV_STATUS_REG
DECL|SIM_RCV_STATUS_RFD_MASK|macro|SIM_RCV_STATUS_RFD_MASK
DECL|SIM_RCV_STATUS_RFD_SHIFT|macro|SIM_RCV_STATUS_RFD_SHIFT
DECL|SIM_RCV_STATUS_RFE_MASK|macro|SIM_RCV_STATUS_RFE_MASK
DECL|SIM_RCV_STATUS_RFE_SHIFT|macro|SIM_RCV_STATUS_RFE_SHIFT
DECL|SIM_RCV_STATUS_RTE_MASK|macro|SIM_RCV_STATUS_RTE_MASK
DECL|SIM_RCV_STATUS_RTE_SHIFT|macro|SIM_RCV_STATUS_RTE_SHIFT
DECL|SIM_RCV_THRESHOLD_RDT_MASK|macro|SIM_RCV_THRESHOLD_RDT_MASK
DECL|SIM_RCV_THRESHOLD_RDT_SHIFT|macro|SIM_RCV_THRESHOLD_RDT_SHIFT
DECL|SIM_RCV_THRESHOLD_RDT|macro|SIM_RCV_THRESHOLD_RDT
DECL|SIM_RCV_THRESHOLD_REG|macro|SIM_RCV_THRESHOLD_REG
DECL|SIM_RCV_THRESHOLD_RTH_MASK|macro|SIM_RCV_THRESHOLD_RTH_MASK
DECL|SIM_RCV_THRESHOLD_RTH_SHIFT|macro|SIM_RCV_THRESHOLD_RTH_SHIFT
DECL|SIM_RCV_THRESHOLD_RTH|macro|SIM_RCV_THRESHOLD_RTH
DECL|SIM_RESET_CNTL_DOZE_MASK|macro|SIM_RESET_CNTL_DOZE_MASK
DECL|SIM_RESET_CNTL_DOZE_SHIFT|macro|SIM_RESET_CNTL_DOZE_SHIFT
DECL|SIM_RESET_CNTL_FLUSH_RCV_MASK|macro|SIM_RESET_CNTL_FLUSH_RCV_MASK
DECL|SIM_RESET_CNTL_FLUSH_RCV_SHIFT|macro|SIM_RESET_CNTL_FLUSH_RCV_SHIFT
DECL|SIM_RESET_CNTL_FLUSH_XMT_MASK|macro|SIM_RESET_CNTL_FLUSH_XMT_MASK
DECL|SIM_RESET_CNTL_FLUSH_XMT_SHIFT|macro|SIM_RESET_CNTL_FLUSH_XMT_SHIFT
DECL|SIM_RESET_CNTL_KILL_CLOCK_MASK|macro|SIM_RESET_CNTL_KILL_CLOCK_MASK
DECL|SIM_RESET_CNTL_KILL_CLOCK_SHIFT|macro|SIM_RESET_CNTL_KILL_CLOCK_SHIFT
DECL|SIM_RESET_CNTL_REG|macro|SIM_RESET_CNTL_REG
DECL|SIM_RESET_CNTL_SOFT_RST_MASK|macro|SIM_RESET_CNTL_SOFT_RST_MASK
DECL|SIM_RESET_CNTL_SOFT_RST_SHIFT|macro|SIM_RESET_CNTL_SOFT_RST_SHIFT
DECL|SIM_RESET_CNTL_STOP_MASK|macro|SIM_RESET_CNTL_STOP_MASK
DECL|SIM_RESET_CNTL_STOP_SHIFT|macro|SIM_RESET_CNTL_STOP_SHIFT
DECL|SIM_SETUP_AMODE_MASK|macro|SIM_SETUP_AMODE_MASK
DECL|SIM_SETUP_AMODE_SHIFT|macro|SIM_SETUP_AMODE_SHIFT
DECL|SIM_SETUP_REG|macro|SIM_SETUP_REG
DECL|SIM_SETUP_SPS_MASK|macro|SIM_SETUP_SPS_MASK
DECL|SIM_SETUP_SPS_SHIFT|macro|SIM_SETUP_SPS_SHIFT
DECL|SIM_Type|typedef|} SIM_Type, *SIM_MemMapPtr;
DECL|SIM_XMT_BUF_REG|macro|SIM_XMT_BUF_REG
DECL|SIM_XMT_BUF_XMT_MASK|macro|SIM_XMT_BUF_XMT_MASK
DECL|SIM_XMT_BUF_XMT_SHIFT|macro|SIM_XMT_BUF_XMT_SHIFT
DECL|SIM_XMT_BUF_XMT|macro|SIM_XMT_BUF_XMT
DECL|SIM_XMT_FIFO_STAT_REG|macro|SIM_XMT_FIFO_STAT_REG
DECL|SIM_XMT_FIFO_STAT_XMT_CNT_MASK|macro|SIM_XMT_FIFO_STAT_XMT_CNT_MASK
DECL|SIM_XMT_FIFO_STAT_XMT_CNT_SHIFT|macro|SIM_XMT_FIFO_STAT_XMT_CNT_SHIFT
DECL|SIM_XMT_FIFO_STAT_XMT_CNT|macro|SIM_XMT_FIFO_STAT_XMT_CNT
DECL|SIM_XMT_FIFO_STAT_XMT_RPTR_MASK|macro|SIM_XMT_FIFO_STAT_XMT_RPTR_MASK
DECL|SIM_XMT_FIFO_STAT_XMT_RPTR_SHIFT|macro|SIM_XMT_FIFO_STAT_XMT_RPTR_SHIFT
DECL|SIM_XMT_FIFO_STAT_XMT_RPTR|macro|SIM_XMT_FIFO_STAT_XMT_RPTR
DECL|SIM_XMT_FIFO_STAT_XMT_WPTR_MASK|macro|SIM_XMT_FIFO_STAT_XMT_WPTR_MASK
DECL|SIM_XMT_FIFO_STAT_XMT_WPTR_SHIFT|macro|SIM_XMT_FIFO_STAT_XMT_WPTR_SHIFT
DECL|SIM_XMT_FIFO_STAT_XMT_WPTR|macro|SIM_XMT_FIFO_STAT_XMT_WPTR
DECL|SIM_XMT_STATUS_ETC_MASK|macro|SIM_XMT_STATUS_ETC_MASK
DECL|SIM_XMT_STATUS_ETC_SHIFT|macro|SIM_XMT_STATUS_ETC_SHIFT
DECL|SIM_XMT_STATUS_GPCNT_MASK|macro|SIM_XMT_STATUS_GPCNT_MASK
DECL|SIM_XMT_STATUS_GPCNT_SHIFT|macro|SIM_XMT_STATUS_GPCNT_SHIFT
DECL|SIM_XMT_STATUS_REG|macro|SIM_XMT_STATUS_REG
DECL|SIM_XMT_STATUS_TC_MASK|macro|SIM_XMT_STATUS_TC_MASK
DECL|SIM_XMT_STATUS_TC_SHIFT|macro|SIM_XMT_STATUS_TC_SHIFT
DECL|SIM_XMT_STATUS_TDTF_MASK|macro|SIM_XMT_STATUS_TDTF_MASK
DECL|SIM_XMT_STATUS_TDTF_SHIFT|macro|SIM_XMT_STATUS_TDTF_SHIFT
DECL|SIM_XMT_STATUS_TFE_MASK|macro|SIM_XMT_STATUS_TFE_MASK
DECL|SIM_XMT_STATUS_TFE_SHIFT|macro|SIM_XMT_STATUS_TFE_SHIFT
DECL|SIM_XMT_STATUS_TFO_MASK|macro|SIM_XMT_STATUS_TFO_MASK
DECL|SIM_XMT_STATUS_TFO_SHIFT|macro|SIM_XMT_STATUS_TFO_SHIFT
DECL|SIM_XMT_STATUS_XTE_MASK|macro|SIM_XMT_STATUS_XTE_MASK
DECL|SIM_XMT_STATUS_XTE_SHIFT|macro|SIM_XMT_STATUS_XTE_SHIFT
DECL|SIM_XMT_THRESHOLD_REG|macro|SIM_XMT_THRESHOLD_REG
DECL|SIM_XMT_THRESHOLD_TDT_MASK|macro|SIM_XMT_THRESHOLD_TDT_MASK
DECL|SIM_XMT_THRESHOLD_TDT_SHIFT|macro|SIM_XMT_THRESHOLD_TDT_SHIFT
DECL|SIM_XMT_THRESHOLD_TDT|macro|SIM_XMT_THRESHOLD_TDT
DECL|SIM_XMT_THRESHOLD_XTH_MASK|macro|SIM_XMT_THRESHOLD_XTH_MASK
DECL|SIM_XMT_THRESHOLD_XTH_SHIFT|macro|SIM_XMT_THRESHOLD_XTH_SHIFT
DECL|SIM_XMT_THRESHOLD_XTH|macro|SIM_XMT_THRESHOLD_XTH
DECL|SISR|member|__I uint32_t SISR; /**< SRC Interrupt Status Register, offset: 0x68 */
DECL|SJC_BASE_ADDRS|macro|SJC_BASE_ADDRS
DECL|SJC_BASE_PTRS|macro|SJC_BASE_PTRS
DECL|SJC_BASE_PTR|macro|SJC_BASE_PTR
DECL|SJC_BASE|macro|SJC_BASE
DECL|SJC_DCR_DEBUG_OBS_MASK|macro|SJC_DCR_DEBUG_OBS_MASK
DECL|SJC_DCR_DEBUG_OBS_SHIFT|macro|SJC_DCR_DEBUG_OBS_SHIFT
DECL|SJC_DCR_DE_TO_ARM_MASK|macro|SJC_DCR_DE_TO_ARM_MASK
DECL|SJC_DCR_DE_TO_ARM_SHIFT|macro|SJC_DCR_DE_TO_ARM_SHIFT
DECL|SJC_DCR_DE_TO_SDMA_MASK|macro|SJC_DCR_DE_TO_SDMA_MASK
DECL|SJC_DCR_DE_TO_SDMA_SHIFT|macro|SJC_DCR_DE_TO_SDMA_SHIFT
DECL|SJC_DCR_DIRECT_ARM_REQ_EN_MASK|macro|SJC_DCR_DIRECT_ARM_REQ_EN_MASK
DECL|SJC_DCR_DIRECT_ARM_REQ_EN_SHIFT|macro|SJC_DCR_DIRECT_ARM_REQ_EN_SHIFT
DECL|SJC_DCR_DIRECT_SDMA_REQ_EN_MASK|macro|SJC_DCR_DIRECT_SDMA_REQ_EN_MASK
DECL|SJC_DCR_DIRECT_SDMA_REQ_EN_SHIFT|macro|SJC_DCR_DIRECT_SDMA_REQ_EN_SHIFT
DECL|SJC_DCR_REG|macro|SJC_DCR_REG
DECL|SJC_DCR|macro|SJC_DCR
DECL|SJC_GPCCR_ACLKOFFDIS_MASK|macro|SJC_GPCCR_ACLKOFFDIS_MASK
DECL|SJC_GPCCR_ACLKOFFDIS_SHIFT|macro|SJC_GPCCR_ACLKOFFDIS_SHIFT
DECL|SJC_GPCCR_REG|macro|SJC_GPCCR_REG
DECL|SJC_GPCCR_SCLKR_MASK|macro|SJC_GPCCR_SCLKR_MASK
DECL|SJC_GPCCR_SCLKR_SHIFT|macro|SJC_GPCCR_SCLKR_SHIFT
DECL|SJC_GPCCR|macro|SJC_GPCCR
DECL|SJC_GPSSR_GPSSR_MASK|macro|SJC_GPSSR_GPSSR_MASK
DECL|SJC_GPSSR_GPSSR_SHIFT|macro|SJC_GPSSR_GPSSR_SHIFT
DECL|SJC_GPSSR_GPSSR|macro|SJC_GPSSR_GPSSR
DECL|SJC_GPSSR_REG|macro|SJC_GPSSR_REG
DECL|SJC_GPSSR|macro|SJC_GPSSR
DECL|SJC_GPUSR1_A_DBG_MASK|macro|SJC_GPUSR1_A_DBG_MASK
DECL|SJC_GPUSR1_A_DBG_SHIFT|macro|SJC_GPUSR1_A_DBG_SHIFT
DECL|SJC_GPUSR1_A_WFI_MASK|macro|SJC_GPUSR1_A_WFI_MASK
DECL|SJC_GPUSR1_A_WFI_SHIFT|macro|SJC_GPUSR1_A_WFI_SHIFT
DECL|SJC_GPUSR1_PLL_LOCK_MASK|macro|SJC_GPUSR1_PLL_LOCK_MASK
DECL|SJC_GPUSR1_PLL_LOCK_SHIFT|macro|SJC_GPUSR1_PLL_LOCK_SHIFT
DECL|SJC_GPUSR1_REG|macro|SJC_GPUSR1_REG
DECL|SJC_GPUSR1_S_STAT_MASK|macro|SJC_GPUSR1_S_STAT_MASK
DECL|SJC_GPUSR1_S_STAT_SHIFT|macro|SJC_GPUSR1_S_STAT_SHIFT
DECL|SJC_GPUSR1_S_STAT|macro|SJC_GPUSR1_S_STAT
DECL|SJC_GPUSR1|macro|SJC_GPUSR1
DECL|SJC_GPUSR2_REG|macro|SJC_GPUSR2_REG
DECL|SJC_GPUSR2_STBYWFE_MASK|macro|SJC_GPUSR2_STBYWFE_MASK
DECL|SJC_GPUSR2_STBYWFE_SHIFT|macro|SJC_GPUSR2_STBYWFE_SHIFT
DECL|SJC_GPUSR2_STBYWFE|macro|SJC_GPUSR2_STBYWFE
DECL|SJC_GPUSR2_STBYWFI_MASK|macro|SJC_GPUSR2_STBYWFI_MASK
DECL|SJC_GPUSR2_STBYWFI_SHIFT|macro|SJC_GPUSR2_STBYWFI_SHIFT
DECL|SJC_GPUSR2_STBYWFI|macro|SJC_GPUSR2_STBYWFI
DECL|SJC_GPUSR2_S_STAT_MASK|macro|SJC_GPUSR2_S_STAT_MASK
DECL|SJC_GPUSR2_S_STAT_SHIFT|macro|SJC_GPUSR2_S_STAT_SHIFT
DECL|SJC_GPUSR2_S_STAT|macro|SJC_GPUSR2_S_STAT
DECL|SJC_GPUSR2|macro|SJC_GPUSR2
DECL|SJC_GPUSR3_IPG_STOP_MASK|macro|SJC_GPUSR3_IPG_STOP_MASK
DECL|SJC_GPUSR3_IPG_STOP_SHIFT|macro|SJC_GPUSR3_IPG_STOP_SHIFT
DECL|SJC_GPUSR3_IPG_WAIT_MASK|macro|SJC_GPUSR3_IPG_WAIT_MASK
DECL|SJC_GPUSR3_IPG_WAIT_SHIFT|macro|SJC_GPUSR3_IPG_WAIT_SHIFT
DECL|SJC_GPUSR3_REG|macro|SJC_GPUSR3_REG
DECL|SJC_GPUSR3_SYS_WAIT_MASK|macro|SJC_GPUSR3_SYS_WAIT_MASK
DECL|SJC_GPUSR3_SYS_WAIT_SHIFT|macro|SJC_GPUSR3_SYS_WAIT_SHIFT
DECL|SJC_GPUSR3|macro|SJC_GPUSR3
DECL|SJC_MemMapPtr|typedef|} SJC_Type, *SJC_MemMapPtr;
DECL|SJC_RESP0|member|__IO uint32_t SJC_RESP0; /**< Value of OTP Bank8 Word0 (Secure JTAG Response Field), offset: 0x600 */
DECL|SJC_RESP1|member|__IO uint32_t SJC_RESP1; /**< Value of OTP Bank8 Word1 (Secure JTAG Response Field), offset: 0x610 */
DECL|SJC_SSR_BOOTIND_MASK|macro|SJC_SSR_BOOTIND_MASK
DECL|SJC_SSR_BOOTIND_SHIFT|macro|SJC_SSR_BOOTIND_SHIFT
DECL|SJC_SSR_EBF_MASK|macro|SJC_SSR_EBF_MASK
DECL|SJC_SSR_EBF_SHIFT|macro|SJC_SSR_EBF_SHIFT
DECL|SJC_SSR_EBG_MASK|macro|SJC_SSR_EBG_MASK
DECL|SJC_SSR_EBG_SHIFT|macro|SJC_SSR_EBG_SHIFT
DECL|SJC_SSR_FT_MASK|macro|SJC_SSR_FT_MASK
DECL|SJC_SSR_FT_SHIFT|macro|SJC_SSR_FT_SHIFT
DECL|SJC_SSR_KTA_MASK|macro|SJC_SSR_KTA_MASK
DECL|SJC_SSR_KTA_SHIFT|macro|SJC_SSR_KTA_SHIFT
DECL|SJC_SSR_KTF_MASK|macro|SJC_SSR_KTF_MASK
DECL|SJC_SSR_KTF_SHIFT|macro|SJC_SSR_KTF_SHIFT
DECL|SJC_SSR_REG|macro|SJC_SSR_REG
DECL|SJC_SSR_RSSTAT_MASK|macro|SJC_SSR_RSSTAT_MASK
DECL|SJC_SSR_RSSTAT_SHIFT|macro|SJC_SSR_RSSTAT_SHIFT
DECL|SJC_SSR_RSSTAT|macro|SJC_SSR_RSSTAT
DECL|SJC_SSR_SJM_MASK|macro|SJC_SSR_SJM_MASK
DECL|SJC_SSR_SJM_SHIFT|macro|SJC_SSR_SJM_SHIFT
DECL|SJC_SSR_SJM|macro|SJC_SSR_SJM
DECL|SJC_SSR_SWE_MASK|macro|SJC_SSR_SWE_MASK
DECL|SJC_SSR_SWE_SHIFT|macro|SJC_SSR_SWE_SHIFT
DECL|SJC_SSR_SWF_MASK|macro|SJC_SSR_SWF_MASK
DECL|SJC_SSR_SWF_SHIFT|macro|SJC_SSR_SWF_SHIFT
DECL|SJC_SSR|macro|SJC_SSR
DECL|SJC_Type|typedef|} SJC_Type, *SJC_MemMapPtr;
DECL|SJC|macro|SJC
DECL|SLPCR|member|__IO uint32_t SLPCR; /**< System low power control register, offset: 0x14 */
DECL|SLT_CFG|member|__IO uint32_t SLT_CFG[10]; /**< Slot configure register, array offset: 0xB0, array step: 0x4 */
DECL|SMPR|member|__IO uint32_t SMPR; /**< Sampling Register, offset: 0x108 */
DECL|SNVS_BASE_ADDRS|macro|SNVS_BASE_ADDRS
DECL|SNVS_BASE_PTRS|macro|SNVS_BASE_PTRS
DECL|SNVS_BASE_PTR|macro|SNVS_BASE_PTR
DECL|SNVS_BASE|macro|SNVS_BASE
DECL|SNVS_CONSOLIDATED_IRQn|enumerator|SNVS_CONSOLIDATED_IRQn = 19, /**< SRTC Consolidated Interrupt. Non TZ. */
DECL|SNVS_HPCOMR_LP_SWR_DIS_MASK|macro|SNVS_HPCOMR_LP_SWR_DIS_MASK
DECL|SNVS_HPCOMR_LP_SWR_DIS_SHIFT|macro|SNVS_HPCOMR_LP_SWR_DIS_SHIFT
DECL|SNVS_HPCOMR_LP_SWR_MASK|macro|SNVS_HPCOMR_LP_SWR_MASK
DECL|SNVS_HPCOMR_LP_SWR_SHIFT|macro|SNVS_HPCOMR_LP_SWR_SHIFT
DECL|SNVS_HPCOMR_NPSWA_EN_MASK|macro|SNVS_HPCOMR_NPSWA_EN_MASK
DECL|SNVS_HPCOMR_NPSWA_EN_SHIFT|macro|SNVS_HPCOMR_NPSWA_EN_SHIFT
DECL|SNVS_HPCOMR_REG|macro|SNVS_HPCOMR_REG
DECL|SNVS_HPCOMR|macro|SNVS_HPCOMR
DECL|SNVS_HPCR_BTN_CONFIG_MASK|macro|SNVS_HPCR_BTN_CONFIG_MASK
DECL|SNVS_HPCR_BTN_CONFIG_SHIFT|macro|SNVS_HPCR_BTN_CONFIG_SHIFT
DECL|SNVS_HPCR_BTN_CONFIG|macro|SNVS_HPCR_BTN_CONFIG
DECL|SNVS_HPCR_BTN_MASK_MASK|macro|SNVS_HPCR_BTN_MASK_MASK
DECL|SNVS_HPCR_BTN_MASK_SHIFT|macro|SNVS_HPCR_BTN_MASK_SHIFT
DECL|SNVS_HPCR_HPCALB_EN_MASK|macro|SNVS_HPCR_HPCALB_EN_MASK
DECL|SNVS_HPCR_HPCALB_EN_SHIFT|macro|SNVS_HPCR_HPCALB_EN_SHIFT
DECL|SNVS_HPCR_HPCALB_VAL_MASK|macro|SNVS_HPCR_HPCALB_VAL_MASK
DECL|SNVS_HPCR_HPCALB_VAL_SHIFT|macro|SNVS_HPCR_HPCALB_VAL_SHIFT
DECL|SNVS_HPCR_HPCALB_VAL|macro|SNVS_HPCR_HPCALB_VAL
DECL|SNVS_HPCR_HPTA_EN_MASK|macro|SNVS_HPCR_HPTA_EN_MASK
DECL|SNVS_HPCR_HPTA_EN_SHIFT|macro|SNVS_HPCR_HPTA_EN_SHIFT
DECL|SNVS_HPCR_PI_EN_MASK|macro|SNVS_HPCR_PI_EN_MASK
DECL|SNVS_HPCR_PI_EN_SHIFT|macro|SNVS_HPCR_PI_EN_SHIFT
DECL|SNVS_HPCR_PI_FREQ_MASK|macro|SNVS_HPCR_PI_FREQ_MASK
DECL|SNVS_HPCR_PI_FREQ_SHIFT|macro|SNVS_HPCR_PI_FREQ_SHIFT
DECL|SNVS_HPCR_PI_FREQ|macro|SNVS_HPCR_PI_FREQ
DECL|SNVS_HPCR_REG|macro|SNVS_HPCR_REG
DECL|SNVS_HPCR_RTC_EN_MASK|macro|SNVS_HPCR_RTC_EN_MASK
DECL|SNVS_HPCR_RTC_EN_SHIFT|macro|SNVS_HPCR_RTC_EN_SHIFT
DECL|SNVS_HPCR|macro|SNVS_HPCR
DECL|SNVS_HPLR_GPR_SL_MASK|macro|SNVS_HPLR_GPR_SL_MASK
DECL|SNVS_HPLR_GPR_SL_SHIFT|macro|SNVS_HPLR_GPR_SL_SHIFT
DECL|SNVS_HPLR_MC_SL_MASK|macro|SNVS_HPLR_MC_SL_MASK
DECL|SNVS_HPLR_MC_SL_SHIFT|macro|SNVS_HPLR_MC_SL_SHIFT
DECL|SNVS_HPLR_REG|macro|SNVS_HPLR_REG
DECL|SNVS_HPLR|macro|SNVS_HPLR
DECL|SNVS_HPRTCLR_REG|macro|SNVS_HPRTCLR_REG
DECL|SNVS_HPRTCLR_RTC_MASK|macro|SNVS_HPRTCLR_RTC_MASK
DECL|SNVS_HPRTCLR_RTC_SHIFT|macro|SNVS_HPRTCLR_RTC_SHIFT
DECL|SNVS_HPRTCLR_RTC|macro|SNVS_HPRTCLR_RTC
DECL|SNVS_HPRTCLR|macro|SNVS_HPRTCLR
DECL|SNVS_HPRTCMR_REG|macro|SNVS_HPRTCMR_REG
DECL|SNVS_HPRTCMR_RTC_MASK|macro|SNVS_HPRTCMR_RTC_MASK
DECL|SNVS_HPRTCMR_RTC_SHIFT|macro|SNVS_HPRTCMR_RTC_SHIFT
DECL|SNVS_HPRTCMR_RTC|macro|SNVS_HPRTCMR_RTC
DECL|SNVS_HPRTCMR|macro|SNVS_HPRTCMR
DECL|SNVS_HPSR_BI_MASK|macro|SNVS_HPSR_BI_MASK
DECL|SNVS_HPSR_BI_SHIFT|macro|SNVS_HPSR_BI_SHIFT
DECL|SNVS_HPSR_BTN_MASK|macro|SNVS_HPSR_BTN_MASK
DECL|SNVS_HPSR_BTN_SHIFT|macro|SNVS_HPSR_BTN_SHIFT
DECL|SNVS_HPSR_REG|macro|SNVS_HPSR_REG
DECL|SNVS_HPSR|macro|SNVS_HPSR
DECL|SNVS_HPTALR_HPTA_MASK|macro|SNVS_HPTALR_HPTA_MASK
DECL|SNVS_HPTALR_HPTA_SHIFT|macro|SNVS_HPTALR_HPTA_SHIFT
DECL|SNVS_HPTALR_HPTA|macro|SNVS_HPTALR_HPTA
DECL|SNVS_HPTALR_REG|macro|SNVS_HPTALR_REG
DECL|SNVS_HPTALR|macro|SNVS_HPTALR
DECL|SNVS_HPTAMR_HPTA_MASK|macro|SNVS_HPTAMR_HPTA_MASK
DECL|SNVS_HPTAMR_HPTA_SHIFT|macro|SNVS_HPTAMR_HPTA_SHIFT
DECL|SNVS_HPTAMR_HPTA|macro|SNVS_HPTAMR_HPTA
DECL|SNVS_HPTAMR_REG|macro|SNVS_HPTAMR_REG
DECL|SNVS_HPTAMR|macro|SNVS_HPTAMR
DECL|SNVS_HPVIDR1_IP_ID_MASK|macro|SNVS_HPVIDR1_IP_ID_MASK
DECL|SNVS_HPVIDR1_IP_ID_SHIFT|macro|SNVS_HPVIDR1_IP_ID_SHIFT
DECL|SNVS_HPVIDR1_IP_ID|macro|SNVS_HPVIDR1_IP_ID
DECL|SNVS_HPVIDR1_MAJOR_REV_MASK|macro|SNVS_HPVIDR1_MAJOR_REV_MASK
DECL|SNVS_HPVIDR1_MAJOR_REV_SHIFT|macro|SNVS_HPVIDR1_MAJOR_REV_SHIFT
DECL|SNVS_HPVIDR1_MAJOR_REV|macro|SNVS_HPVIDR1_MAJOR_REV
DECL|SNVS_HPVIDR1_MINOR_REV_MASK|macro|SNVS_HPVIDR1_MINOR_REV_MASK
DECL|SNVS_HPVIDR1_MINOR_REV_SHIFT|macro|SNVS_HPVIDR1_MINOR_REV_SHIFT
DECL|SNVS_HPVIDR1_MINOR_REV|macro|SNVS_HPVIDR1_MINOR_REV
DECL|SNVS_HPVIDR1_REG|macro|SNVS_HPVIDR1_REG
DECL|SNVS_HPVIDR1|macro|SNVS_HPVIDR1
DECL|SNVS_HPVIDR2_CONFIG_OPT_MASK|macro|SNVS_HPVIDR2_CONFIG_OPT_MASK
DECL|SNVS_HPVIDR2_CONFIG_OPT_SHIFT|macro|SNVS_HPVIDR2_CONFIG_OPT_SHIFT
DECL|SNVS_HPVIDR2_CONFIG_OPT|macro|SNVS_HPVIDR2_CONFIG_OPT
DECL|SNVS_HPVIDR2_ECO_REV_MASK|macro|SNVS_HPVIDR2_ECO_REV_MASK
DECL|SNVS_HPVIDR2_ECO_REV_SHIFT|macro|SNVS_HPVIDR2_ECO_REV_SHIFT
DECL|SNVS_HPVIDR2_ECO_REV|macro|SNVS_HPVIDR2_ECO_REV
DECL|SNVS_HPVIDR2_INTG_OPT_MASK|macro|SNVS_HPVIDR2_INTG_OPT_MASK
DECL|SNVS_HPVIDR2_INTG_OPT_SHIFT|macro|SNVS_HPVIDR2_INTG_OPT_SHIFT
DECL|SNVS_HPVIDR2_INTG_OPT|macro|SNVS_HPVIDR2_INTG_OPT
DECL|SNVS_HPVIDR2_IP_ERA_MASK|macro|SNVS_HPVIDR2_IP_ERA_MASK
DECL|SNVS_HPVIDR2_IP_ERA_SHIFT|macro|SNVS_HPVIDR2_IP_ERA_SHIFT
DECL|SNVS_HPVIDR2_IP_ERA|macro|SNVS_HPVIDR2_IP_ERA
DECL|SNVS_HPVIDR2_REG|macro|SNVS_HPVIDR2_REG
DECL|SNVS_HPVIDR2|macro|SNVS_HPVIDR2
DECL|SNVS_IRQS|macro|SNVS_IRQS
DECL|SNVS_IRQn|enumerator|SNVS_IRQn = 4, /**< ON-OFF button press shorter than 5 seconds (pulse event) */
DECL|SNVS_LPCR_BTN_PRESS_TIME_MASK|macro|SNVS_LPCR_BTN_PRESS_TIME_MASK
DECL|SNVS_LPCR_BTN_PRESS_TIME_SHIFT|macro|SNVS_LPCR_BTN_PRESS_TIME_SHIFT
DECL|SNVS_LPCR_BTN_PRESS_TIME|macro|SNVS_LPCR_BTN_PRESS_TIME
DECL|SNVS_LPCR_DEBOUNCE_MASK|macro|SNVS_LPCR_DEBOUNCE_MASK
DECL|SNVS_LPCR_DEBOUNCE_SHIFT|macro|SNVS_LPCR_DEBOUNCE_SHIFT
DECL|SNVS_LPCR_DEBOUNCE|macro|SNVS_LPCR_DEBOUNCE
DECL|SNVS_LPCR_DP_EN_MASK|macro|SNVS_LPCR_DP_EN_MASK
DECL|SNVS_LPCR_DP_EN_SHIFT|macro|SNVS_LPCR_DP_EN_SHIFT
DECL|SNVS_LPCR_MC_ENV_MASK|macro|SNVS_LPCR_MC_ENV_MASK
DECL|SNVS_LPCR_MC_ENV_SHIFT|macro|SNVS_LPCR_MC_ENV_SHIFT
DECL|SNVS_LPCR_ON_TIME_MASK|macro|SNVS_LPCR_ON_TIME_MASK
DECL|SNVS_LPCR_ON_TIME_SHIFT|macro|SNVS_LPCR_ON_TIME_SHIFT
DECL|SNVS_LPCR_ON_TIME|macro|SNVS_LPCR_ON_TIME
DECL|SNVS_LPCR_PK_EN_MASK|macro|SNVS_LPCR_PK_EN_MASK
DECL|SNVS_LPCR_PK_EN_SHIFT|macro|SNVS_LPCR_PK_EN_SHIFT
DECL|SNVS_LPCR_PK_OVERRIDE_MASK|macro|SNVS_LPCR_PK_OVERRIDE_MASK
DECL|SNVS_LPCR_PK_OVERRIDE_SHIFT|macro|SNVS_LPCR_PK_OVERRIDE_SHIFT
DECL|SNVS_LPCR_PWR_GLITCH_EN_MASK|macro|SNVS_LPCR_PWR_GLITCH_EN_MASK
DECL|SNVS_LPCR_PWR_GLITCH_EN_SHIFT|macro|SNVS_LPCR_PWR_GLITCH_EN_SHIFT
DECL|SNVS_LPCR_REG|macro|SNVS_LPCR_REG
DECL|SNVS_LPCR_TOP_MASK|macro|SNVS_LPCR_TOP_MASK
DECL|SNVS_LPCR_TOP_SHIFT|macro|SNVS_LPCR_TOP_SHIFT
DECL|SNVS_LPCR|macro|SNVS_LPCR
DECL|SNVS_LPGPR_GPR_MASK|macro|SNVS_LPGPR_GPR_MASK
DECL|SNVS_LPGPR_GPR_SHIFT|macro|SNVS_LPGPR_GPR_SHIFT
DECL|SNVS_LPGPR_GPR|macro|SNVS_LPGPR_GPR
DECL|SNVS_LPGPR_REG|macro|SNVS_LPGPR_REG
DECL|SNVS_LPGPR|macro|SNVS_LPGPR
DECL|SNVS_LPLR_GPR_HL_MASK|macro|SNVS_LPLR_GPR_HL_MASK
DECL|SNVS_LPLR_GPR_HL_SHIFT|macro|SNVS_LPLR_GPR_HL_SHIFT
DECL|SNVS_LPLR_MC_HL_MASK|macro|SNVS_LPLR_MC_HL_MASK
DECL|SNVS_LPLR_MC_HL_SHIFT|macro|SNVS_LPLR_MC_HL_SHIFT
DECL|SNVS_LPLR_REG|macro|SNVS_LPLR_REG
DECL|SNVS_LPLR|macro|SNVS_LPLR
DECL|SNVS_LPSMCLR_MON_COUNTER_MASK|macro|SNVS_LPSMCLR_MON_COUNTER_MASK
DECL|SNVS_LPSMCLR_MON_COUNTER_SHIFT|macro|SNVS_LPSMCLR_MON_COUNTER_SHIFT
DECL|SNVS_LPSMCLR_MON_COUNTER|macro|SNVS_LPSMCLR_MON_COUNTER
DECL|SNVS_LPSMCLR_REG|macro|SNVS_LPSMCLR_REG
DECL|SNVS_LPSMCLR|macro|SNVS_LPSMCLR
DECL|SNVS_LPSMCMR_MC_ERA_BITS_MASK|macro|SNVS_LPSMCMR_MC_ERA_BITS_MASK
DECL|SNVS_LPSMCMR_MC_ERA_BITS_SHIFT|macro|SNVS_LPSMCMR_MC_ERA_BITS_SHIFT
DECL|SNVS_LPSMCMR_MC_ERA_BITS|macro|SNVS_LPSMCMR_MC_ERA_BITS
DECL|SNVS_LPSMCMR_MON_COUNTER_MASK|macro|SNVS_LPSMCMR_MON_COUNTER_MASK
DECL|SNVS_LPSMCMR_MON_COUNTER_SHIFT|macro|SNVS_LPSMCMR_MON_COUNTER_SHIFT
DECL|SNVS_LPSMCMR_MON_COUNTER|macro|SNVS_LPSMCMR_MON_COUNTER
DECL|SNVS_LPSMCMR_REG|macro|SNVS_LPSMCMR_REG
DECL|SNVS_LPSMCMR|macro|SNVS_LPSMCMR
DECL|SNVS_LPSR_EO_MASK|macro|SNVS_LPSR_EO_MASK
DECL|SNVS_LPSR_EO_SHIFT|macro|SNVS_LPSR_EO_SHIFT
DECL|SNVS_LPSR_MCR_MASK|macro|SNVS_LPSR_MCR_MASK
DECL|SNVS_LPSR_MCR_SHIFT|macro|SNVS_LPSR_MCR_SHIFT
DECL|SNVS_LPSR_REG|macro|SNVS_LPSR_REG
DECL|SNVS_LPSR_SPO_MASK|macro|SNVS_LPSR_SPO_MASK
DECL|SNVS_LPSR_SPO_SHIFT|macro|SNVS_LPSR_SPO_SHIFT
DECL|SNVS_LPSR|macro|SNVS_LPSR
DECL|SNVS_MemMapPtr|typedef|} SNVS_Type, *SNVS_MemMapPtr;
DECL|SNVS_SECURITY_IRQn|enumerator|SNVS_SECURITY_IRQn = 20, /**< SRTC Security Interrupt. TZ. */
DECL|SNVS_Type|typedef|} SNVS_Type, *SNVS_MemMapPtr;
DECL|SNVS|macro|SNVS
DECL|SPBA_BASE_ADDRS|macro|SPBA_BASE_ADDRS
DECL|SPBA_BASE_PTRS|macro|SPBA_BASE_PTRS
DECL|SPBA_BASE_PTR|macro|SPBA_BASE_PTR
DECL|SPBA_BASE|macro|SPBA_BASE
DECL|SPBA_MemMapPtr|typedef|} SPBA_Type, *SPBA_MemMapPtr;
DECL|SPBA_PRR0|macro|SPBA_PRR0
DECL|SPBA_PRR10|macro|SPBA_PRR10
DECL|SPBA_PRR11|macro|SPBA_PRR11
DECL|SPBA_PRR12|macro|SPBA_PRR12
DECL|SPBA_PRR13|macro|SPBA_PRR13
DECL|SPBA_PRR14|macro|SPBA_PRR14
DECL|SPBA_PRR15|macro|SPBA_PRR15
DECL|SPBA_PRR16|macro|SPBA_PRR16
DECL|SPBA_PRR17|macro|SPBA_PRR17
DECL|SPBA_PRR18|macro|SPBA_PRR18
DECL|SPBA_PRR19|macro|SPBA_PRR19
DECL|SPBA_PRR1|macro|SPBA_PRR1
DECL|SPBA_PRR20|macro|SPBA_PRR20
DECL|SPBA_PRR21|macro|SPBA_PRR21
DECL|SPBA_PRR22|macro|SPBA_PRR22
DECL|SPBA_PRR23|macro|SPBA_PRR23
DECL|SPBA_PRR24|macro|SPBA_PRR24
DECL|SPBA_PRR25|macro|SPBA_PRR25
DECL|SPBA_PRR26|macro|SPBA_PRR26
DECL|SPBA_PRR27|macro|SPBA_PRR27
DECL|SPBA_PRR28|macro|SPBA_PRR28
DECL|SPBA_PRR29|macro|SPBA_PRR29
DECL|SPBA_PRR2|macro|SPBA_PRR2
DECL|SPBA_PRR30|macro|SPBA_PRR30
DECL|SPBA_PRR31|macro|SPBA_PRR31
DECL|SPBA_PRR3|macro|SPBA_PRR3
DECL|SPBA_PRR4|macro|SPBA_PRR4
DECL|SPBA_PRR5|macro|SPBA_PRR5
DECL|SPBA_PRR6|macro|SPBA_PRR6
DECL|SPBA_PRR7|macro|SPBA_PRR7
DECL|SPBA_PRR8|macro|SPBA_PRR8
DECL|SPBA_PRR9|macro|SPBA_PRR9
DECL|SPBA_PRR_RARA_MASK|macro|SPBA_PRR_RARA_MASK
DECL|SPBA_PRR_RARA_SHIFT|macro|SPBA_PRR_RARA_SHIFT
DECL|SPBA_PRR_RARB_MASK|macro|SPBA_PRR_RARB_MASK
DECL|SPBA_PRR_RARB_SHIFT|macro|SPBA_PRR_RARB_SHIFT
DECL|SPBA_PRR_RARC_MASK|macro|SPBA_PRR_RARC_MASK
DECL|SPBA_PRR_RARC_SHIFT|macro|SPBA_PRR_RARC_SHIFT
DECL|SPBA_PRR_REG|macro|SPBA_PRR_REG
DECL|SPBA_PRR_RMO_MASK|macro|SPBA_PRR_RMO_MASK
DECL|SPBA_PRR_RMO_SHIFT|macro|SPBA_PRR_RMO_SHIFT
DECL|SPBA_PRR_RMO|macro|SPBA_PRR_RMO
DECL|SPBA_PRR_ROI_MASK|macro|SPBA_PRR_ROI_MASK
DECL|SPBA_PRR_ROI_SHIFT|macro|SPBA_PRR_ROI_SHIFT
DECL|SPBA_PRR_ROI|macro|SPBA_PRR_ROI
DECL|SPBA_PRR|macro|SPBA_PRR
DECL|SPBA_Type|typedef|} SPBA_Type, *SPBA_MemMapPtr;
DECL|SPBA|macro|SPBA
DECL|SPNDST|member|__I uint32_t SPNDST; /**< Sequence Suspend Status Register, offset: 0x168 */
DECL|SPTRCLR|member|__IO uint32_t SPTRCLR; /**< Sequence Pointer Clear Register, offset: 0x16C */
DECL|SRC_A7RCR0_A7_CORE_POR_RESET0_MASK|macro|SRC_A7RCR0_A7_CORE_POR_RESET0_MASK
DECL|SRC_A7RCR0_A7_CORE_POR_RESET0_SHIFT|macro|SRC_A7RCR0_A7_CORE_POR_RESET0_SHIFT
DECL|SRC_A7RCR0_A7_CORE_POR_RESET1_MASK|macro|SRC_A7RCR0_A7_CORE_POR_RESET1_MASK
DECL|SRC_A7RCR0_A7_CORE_POR_RESET1_SHIFT|macro|SRC_A7RCR0_A7_CORE_POR_RESET1_SHIFT
DECL|SRC_A7RCR0_A7_CORE_RESET0_MASK|macro|SRC_A7RCR0_A7_CORE_RESET0_MASK
DECL|SRC_A7RCR0_A7_CORE_RESET0_SHIFT|macro|SRC_A7RCR0_A7_CORE_RESET0_SHIFT
DECL|SRC_A7RCR0_A7_CORE_RESET1_MASK|macro|SRC_A7RCR0_A7_CORE_RESET1_MASK
DECL|SRC_A7RCR0_A7_CORE_RESET1_SHIFT|macro|SRC_A7RCR0_A7_CORE_RESET1_SHIFT
DECL|SRC_A7RCR0_A7_DBG_RESET0_MASK|macro|SRC_A7RCR0_A7_DBG_RESET0_MASK
DECL|SRC_A7RCR0_A7_DBG_RESET0_SHIFT|macro|SRC_A7RCR0_A7_DBG_RESET0_SHIFT
DECL|SRC_A7RCR0_A7_DBG_RESET1_MASK|macro|SRC_A7RCR0_A7_DBG_RESET1_MASK
DECL|SRC_A7RCR0_A7_DBG_RESET1_SHIFT|macro|SRC_A7RCR0_A7_DBG_RESET1_SHIFT
DECL|SRC_A7RCR0_A7_ETM_RESET0_MASK|macro|SRC_A7RCR0_A7_ETM_RESET0_MASK
DECL|SRC_A7RCR0_A7_ETM_RESET0_SHIFT|macro|SRC_A7RCR0_A7_ETM_RESET0_SHIFT
DECL|SRC_A7RCR0_A7_ETM_RESET1_MASK|macro|SRC_A7RCR0_A7_ETM_RESET1_MASK
DECL|SRC_A7RCR0_A7_ETM_RESET1_SHIFT|macro|SRC_A7RCR0_A7_ETM_RESET1_SHIFT
DECL|SRC_A7RCR0_A7_L2RESET_MASK|macro|SRC_A7RCR0_A7_L2RESET_MASK
DECL|SRC_A7RCR0_A7_L2RESET_SHIFT|macro|SRC_A7RCR0_A7_L2RESET_SHIFT
DECL|SRC_A7RCR0_A7_SOC_DBG_RESET_MASK|macro|SRC_A7RCR0_A7_SOC_DBG_RESET_MASK
DECL|SRC_A7RCR0_A7_SOC_DBG_RESET_SHIFT|macro|SRC_A7RCR0_A7_SOC_DBG_RESET_SHIFT
DECL|SRC_A7RCR0_DOMAIN0_MASK|macro|SRC_A7RCR0_DOMAIN0_MASK
DECL|SRC_A7RCR0_DOMAIN0_SHIFT|macro|SRC_A7RCR0_DOMAIN0_SHIFT
DECL|SRC_A7RCR0_DOMAIN1_MASK|macro|SRC_A7RCR0_DOMAIN1_MASK
DECL|SRC_A7RCR0_DOMAIN1_SHIFT|macro|SRC_A7RCR0_DOMAIN1_SHIFT
DECL|SRC_A7RCR0_DOMAIN2_MASK|macro|SRC_A7RCR0_DOMAIN2_MASK
DECL|SRC_A7RCR0_DOMAIN2_SHIFT|macro|SRC_A7RCR0_DOMAIN2_SHIFT
DECL|SRC_A7RCR0_DOMAIN3_MASK|macro|SRC_A7RCR0_DOMAIN3_MASK
DECL|SRC_A7RCR0_DOMAIN3_SHIFT|macro|SRC_A7RCR0_DOMAIN3_SHIFT
DECL|SRC_A7RCR0_DOM_EN_MASK|macro|SRC_A7RCR0_DOM_EN_MASK
DECL|SRC_A7RCR0_DOM_EN_SHIFT|macro|SRC_A7RCR0_DOM_EN_SHIFT
DECL|SRC_A7RCR0_LOCK_MASK|macro|SRC_A7RCR0_LOCK_MASK
DECL|SRC_A7RCR0_LOCK_SHIFT|macro|SRC_A7RCR0_LOCK_SHIFT
DECL|SRC_A7RCR0_MASK_WDOG1_RST_MASK|macro|SRC_A7RCR0_MASK_WDOG1_RST_MASK
DECL|SRC_A7RCR0_MASK_WDOG1_RST_SHIFT|macro|SRC_A7RCR0_MASK_WDOG1_RST_SHIFT
DECL|SRC_A7RCR0_MASK_WDOG1_RST|macro|SRC_A7RCR0_MASK_WDOG1_RST
DECL|SRC_A7RCR0_REG|macro|SRC_A7RCR0_REG
DECL|SRC_A7RCR0|macro|SRC_A7RCR0
DECL|SRC_A7RCR1_A7_CORE1_ENABLE_MASK|macro|SRC_A7RCR1_A7_CORE1_ENABLE_MASK
DECL|SRC_A7RCR1_A7_CORE1_ENABLE_SHIFT|macro|SRC_A7RCR1_A7_CORE1_ENABLE_SHIFT
DECL|SRC_A7RCR1_DOMAIN0_MASK|macro|SRC_A7RCR1_DOMAIN0_MASK
DECL|SRC_A7RCR1_DOMAIN0_SHIFT|macro|SRC_A7RCR1_DOMAIN0_SHIFT
DECL|SRC_A7RCR1_DOMAIN1_MASK|macro|SRC_A7RCR1_DOMAIN1_MASK
DECL|SRC_A7RCR1_DOMAIN1_SHIFT|macro|SRC_A7RCR1_DOMAIN1_SHIFT
DECL|SRC_A7RCR1_DOMAIN2_MASK|macro|SRC_A7RCR1_DOMAIN2_MASK
DECL|SRC_A7RCR1_DOMAIN2_SHIFT|macro|SRC_A7RCR1_DOMAIN2_SHIFT
DECL|SRC_A7RCR1_DOMAIN3_MASK|macro|SRC_A7RCR1_DOMAIN3_MASK
DECL|SRC_A7RCR1_DOMAIN3_SHIFT|macro|SRC_A7RCR1_DOMAIN3_SHIFT
DECL|SRC_A7RCR1_DOM_EN_MASK|macro|SRC_A7RCR1_DOM_EN_MASK
DECL|SRC_A7RCR1_DOM_EN_SHIFT|macro|SRC_A7RCR1_DOM_EN_SHIFT
DECL|SRC_A7RCR1_LOCK_MASK|macro|SRC_A7RCR1_LOCK_MASK
DECL|SRC_A7RCR1_LOCK_SHIFT|macro|SRC_A7RCR1_LOCK_SHIFT
DECL|SRC_A7RCR1_REG|macro|SRC_A7RCR1_REG
DECL|SRC_A7RCR1|macro|SRC_A7RCR1
DECL|SRC_BASE_ADDRS|macro|SRC_BASE_ADDRS
DECL|SRC_BASE_PTRS|macro|SRC_BASE_PTRS
DECL|SRC_BASE_PTR|macro|SRC_BASE_PTR
DECL|SRC_BASE|macro|SRC_BASE
DECL|SRC_DDRC_RCR_DDRC_CORE_RST_MASK|macro|SRC_DDRC_RCR_DDRC_CORE_RST_MASK
DECL|SRC_DDRC_RCR_DDRC_CORE_RST_SHIFT|macro|SRC_DDRC_RCR_DDRC_CORE_RST_SHIFT
DECL|SRC_DDRC_RCR_DDRC_PRST_MASK|macro|SRC_DDRC_RCR_DDRC_PRST_MASK
DECL|SRC_DDRC_RCR_DDRC_PRST_SHIFT|macro|SRC_DDRC_RCR_DDRC_PRST_SHIFT
DECL|SRC_DDRC_RCR_DOMAIN0_MASK|macro|SRC_DDRC_RCR_DOMAIN0_MASK
DECL|SRC_DDRC_RCR_DOMAIN0_SHIFT|macro|SRC_DDRC_RCR_DOMAIN0_SHIFT
DECL|SRC_DDRC_RCR_DOMAIN1_MASK|macro|SRC_DDRC_RCR_DOMAIN1_MASK
DECL|SRC_DDRC_RCR_DOMAIN1_SHIFT|macro|SRC_DDRC_RCR_DOMAIN1_SHIFT
DECL|SRC_DDRC_RCR_DOMAIN2_MASK|macro|SRC_DDRC_RCR_DOMAIN2_MASK
DECL|SRC_DDRC_RCR_DOMAIN2_SHIFT|macro|SRC_DDRC_RCR_DOMAIN2_SHIFT
DECL|SRC_DDRC_RCR_DOMAIN3_MASK|macro|SRC_DDRC_RCR_DOMAIN3_MASK
DECL|SRC_DDRC_RCR_DOMAIN3_SHIFT|macro|SRC_DDRC_RCR_DOMAIN3_SHIFT
DECL|SRC_DDRC_RCR_DOM_EN_MASK|macro|SRC_DDRC_RCR_DOM_EN_MASK
DECL|SRC_DDRC_RCR_DOM_EN_SHIFT|macro|SRC_DDRC_RCR_DOM_EN_SHIFT
DECL|SRC_DDRC_RCR_LOCK_MASK|macro|SRC_DDRC_RCR_LOCK_MASK
DECL|SRC_DDRC_RCR_LOCK_SHIFT|macro|SRC_DDRC_RCR_LOCK_SHIFT
DECL|SRC_DDRC_RCR_REG|macro|SRC_DDRC_RCR_REG
DECL|SRC_DDRC_RCR|macro|SRC_DDRC_RCR
DECL|SRC_ERCR_DOMAIN0_MASK|macro|SRC_ERCR_DOMAIN0_MASK
DECL|SRC_ERCR_DOMAIN0_SHIFT|macro|SRC_ERCR_DOMAIN0_SHIFT
DECL|SRC_ERCR_DOMAIN1_MASK|macro|SRC_ERCR_DOMAIN1_MASK
DECL|SRC_ERCR_DOMAIN1_SHIFT|macro|SRC_ERCR_DOMAIN1_SHIFT
DECL|SRC_ERCR_DOMAIN2_MASK|macro|SRC_ERCR_DOMAIN2_MASK
DECL|SRC_ERCR_DOMAIN2_SHIFT|macro|SRC_ERCR_DOMAIN2_SHIFT
DECL|SRC_ERCR_DOMAIN3_MASK|macro|SRC_ERCR_DOMAIN3_MASK
DECL|SRC_ERCR_DOMAIN3_SHIFT|macro|SRC_ERCR_DOMAIN3_SHIFT
DECL|SRC_ERCR_DOM_EN_MASK|macro|SRC_ERCR_DOM_EN_MASK
DECL|SRC_ERCR_DOM_EN_SHIFT|macro|SRC_ERCR_DOM_EN_SHIFT
DECL|SRC_ERCR_EIM_RST_MASK|macro|SRC_ERCR_EIM_RST_MASK
DECL|SRC_ERCR_EIM_RST_SHIFT|macro|SRC_ERCR_EIM_RST_SHIFT
DECL|SRC_ERCR_LOCK_MASK|macro|SRC_ERCR_LOCK_MASK
DECL|SRC_ERCR_LOCK_SHIFT|macro|SRC_ERCR_LOCK_SHIFT
DECL|SRC_ERCR_REG|macro|SRC_ERCR_REG
DECL|SRC_ERCR|macro|SRC_ERCR
DECL|SRC_GPR10_REG|macro|SRC_GPR10_REG
DECL|SRC_GPR10|macro|SRC_GPR10
DECL|SRC_GPR1_PERSISTENT_ENTRY0_MASK|macro|SRC_GPR1_PERSISTENT_ENTRY0_MASK
DECL|SRC_GPR1_PERSISTENT_ENTRY0_SHIFT|macro|SRC_GPR1_PERSISTENT_ENTRY0_SHIFT
DECL|SRC_GPR1_PERSISTENT_ENTRY0|macro|SRC_GPR1_PERSISTENT_ENTRY0
DECL|SRC_GPR1_REG|macro|SRC_GPR1_REG
DECL|SRC_GPR1|macro|SRC_GPR1
DECL|SRC_GPR2_PERSISTENT_ARG0_MASK|macro|SRC_GPR2_PERSISTENT_ARG0_MASK
DECL|SRC_GPR2_PERSISTENT_ARG0_SHIFT|macro|SRC_GPR2_PERSISTENT_ARG0_SHIFT
DECL|SRC_GPR2_PERSISTENT_ARG0|macro|SRC_GPR2_PERSISTENT_ARG0
DECL|SRC_GPR2_REG|macro|SRC_GPR2_REG
DECL|SRC_GPR2|macro|SRC_GPR2
DECL|SRC_GPR3_PERSISTENT_ENTRY1_MASK|macro|SRC_GPR3_PERSISTENT_ENTRY1_MASK
DECL|SRC_GPR3_PERSISTENT_ENTRY1_SHIFT|macro|SRC_GPR3_PERSISTENT_ENTRY1_SHIFT
DECL|SRC_GPR3_PERSISTENT_ENTRY1|macro|SRC_GPR3_PERSISTENT_ENTRY1
DECL|SRC_GPR3_REG|macro|SRC_GPR3_REG
DECL|SRC_GPR3|macro|SRC_GPR3
DECL|SRC_GPR4_PERSISTENT_ARG1_MASK|macro|SRC_GPR4_PERSISTENT_ARG1_MASK
DECL|SRC_GPR4_PERSISTENT_ARG1_SHIFT|macro|SRC_GPR4_PERSISTENT_ARG1_SHIFT
DECL|SRC_GPR4_PERSISTENT_ARG1|macro|SRC_GPR4_PERSISTENT_ARG1
DECL|SRC_GPR4_REG|macro|SRC_GPR4_REG
DECL|SRC_GPR4|macro|SRC_GPR4
DECL|SRC_GPR5_REG|macro|SRC_GPR5_REG
DECL|SRC_GPR5|macro|SRC_GPR5
DECL|SRC_GPR6_REG|macro|SRC_GPR6_REG
DECL|SRC_GPR6|macro|SRC_GPR6
DECL|SRC_GPR7_REG|macro|SRC_GPR7_REG
DECL|SRC_GPR7|macro|SRC_GPR7
DECL|SRC_GPR8_REG|macro|SRC_GPR8_REG
DECL|SRC_GPR8|macro|SRC_GPR8
DECL|SRC_GPR9_REG|macro|SRC_GPR9_REG
DECL|SRC_GPR9|macro|SRC_GPR9
DECL|SRC_HSICPHY_RCR_DOMAIN0_MASK|macro|SRC_HSICPHY_RCR_DOMAIN0_MASK
DECL|SRC_HSICPHY_RCR_DOMAIN0_SHIFT|macro|SRC_HSICPHY_RCR_DOMAIN0_SHIFT
DECL|SRC_HSICPHY_RCR_DOMAIN1_MASK|macro|SRC_HSICPHY_RCR_DOMAIN1_MASK
DECL|SRC_HSICPHY_RCR_DOMAIN1_SHIFT|macro|SRC_HSICPHY_RCR_DOMAIN1_SHIFT
DECL|SRC_HSICPHY_RCR_DOMAIN2_MASK|macro|SRC_HSICPHY_RCR_DOMAIN2_MASK
DECL|SRC_HSICPHY_RCR_DOMAIN2_SHIFT|macro|SRC_HSICPHY_RCR_DOMAIN2_SHIFT
DECL|SRC_HSICPHY_RCR_DOMAIN3_MASK|macro|SRC_HSICPHY_RCR_DOMAIN3_MASK
DECL|SRC_HSICPHY_RCR_DOMAIN3_SHIFT|macro|SRC_HSICPHY_RCR_DOMAIN3_SHIFT
DECL|SRC_HSICPHY_RCR_DOM_EN_MASK|macro|SRC_HSICPHY_RCR_DOM_EN_MASK
DECL|SRC_HSICPHY_RCR_DOM_EN_SHIFT|macro|SRC_HSICPHY_RCR_DOM_EN_SHIFT
DECL|SRC_HSICPHY_RCR_HSICPHY_PORT_RST_MASK|macro|SRC_HSICPHY_RCR_HSICPHY_PORT_RST_MASK
DECL|SRC_HSICPHY_RCR_HSICPHY_PORT_RST_SHIFT|macro|SRC_HSICPHY_RCR_HSICPHY_PORT_RST_SHIFT
DECL|SRC_HSICPHY_RCR_HSIC_PHY_POR_MASK|macro|SRC_HSICPHY_RCR_HSIC_PHY_POR_MASK
DECL|SRC_HSICPHY_RCR_HSIC_PHY_POR_SHIFT|macro|SRC_HSICPHY_RCR_HSIC_PHY_POR_SHIFT
DECL|SRC_HSICPHY_RCR_LOCK_MASK|macro|SRC_HSICPHY_RCR_LOCK_MASK
DECL|SRC_HSICPHY_RCR_LOCK_SHIFT|macro|SRC_HSICPHY_RCR_LOCK_SHIFT
DECL|SRC_HSICPHY_RCR_REG|macro|SRC_HSICPHY_RCR_REG
DECL|SRC_HSICPHY_RCR|macro|SRC_HSICPHY_RCR
DECL|SRC_IRQS|macro|SRC_IRQS
DECL|SRC_IRQn|enumerator|SRC_IRQn = 89, /**< SRC interrupt request */
DECL|SRC_M4RCR_DOMAIN0_MASK|macro|SRC_M4RCR_DOMAIN0_MASK
DECL|SRC_M4RCR_DOMAIN0_SHIFT|macro|SRC_M4RCR_DOMAIN0_SHIFT
DECL|SRC_M4RCR_DOMAIN1_MASK|macro|SRC_M4RCR_DOMAIN1_MASK
DECL|SRC_M4RCR_DOMAIN1_SHIFT|macro|SRC_M4RCR_DOMAIN1_SHIFT
DECL|SRC_M4RCR_DOMAIN2_MASK|macro|SRC_M4RCR_DOMAIN2_MASK
DECL|SRC_M4RCR_DOMAIN2_SHIFT|macro|SRC_M4RCR_DOMAIN2_SHIFT
DECL|SRC_M4RCR_DOMAIN3_MASK|macro|SRC_M4RCR_DOMAIN3_MASK
DECL|SRC_M4RCR_DOMAIN3_SHIFT|macro|SRC_M4RCR_DOMAIN3_SHIFT
DECL|SRC_M4RCR_DOM_EN_MASK|macro|SRC_M4RCR_DOM_EN_MASK
DECL|SRC_M4RCR_DOM_EN_SHIFT|macro|SRC_M4RCR_DOM_EN_SHIFT
DECL|SRC_M4RCR_ENABLE_M4_MASK|macro|SRC_M4RCR_ENABLE_M4_MASK
DECL|SRC_M4RCR_ENABLE_M4_SHIFT|macro|SRC_M4RCR_ENABLE_M4_SHIFT
DECL|SRC_M4RCR_LOCK_MASK|macro|SRC_M4RCR_LOCK_MASK
DECL|SRC_M4RCR_LOCK_SHIFT|macro|SRC_M4RCR_LOCK_SHIFT
DECL|SRC_M4RCR_MASK_WDOG3_RST_MASK|macro|SRC_M4RCR_MASK_WDOG3_RST_MASK
DECL|SRC_M4RCR_MASK_WDOG3_RST_SHIFT|macro|SRC_M4RCR_MASK_WDOG3_RST_SHIFT
DECL|SRC_M4RCR_MASK_WDOG3_RST|macro|SRC_M4RCR_MASK_WDOG3_RST
DECL|SRC_M4RCR_REG|macro|SRC_M4RCR_REG
DECL|SRC_M4RCR_SW_M4C_NON_SCLR_RST_MASK|macro|SRC_M4RCR_SW_M4C_NON_SCLR_RST_MASK
DECL|SRC_M4RCR_SW_M4C_NON_SCLR_RST_SHIFT|macro|SRC_M4RCR_SW_M4C_NON_SCLR_RST_SHIFT
DECL|SRC_M4RCR_SW_M4C_RST_MASK|macro|SRC_M4RCR_SW_M4C_RST_MASK
DECL|SRC_M4RCR_SW_M4C_RST_SHIFT|macro|SRC_M4RCR_SW_M4C_RST_SHIFT
DECL|SRC_M4RCR_SW_M4P_RST_MASK|macro|SRC_M4RCR_SW_M4P_RST_MASK
DECL|SRC_M4RCR_SW_M4P_RST_SHIFT|macro|SRC_M4RCR_SW_M4P_RST_SHIFT
DECL|SRC_M4RCR_WDOG3_RST_OPTION_M4_MASK|macro|SRC_M4RCR_WDOG3_RST_OPTION_M4_MASK
DECL|SRC_M4RCR_WDOG3_RST_OPTION_M4_SHIFT|macro|SRC_M4RCR_WDOG3_RST_OPTION_M4_SHIFT
DECL|SRC_M4RCR_WDOG3_RST_OPTION_MASK|macro|SRC_M4RCR_WDOG3_RST_OPTION_MASK
DECL|SRC_M4RCR_WDOG3_RST_OPTION_SHIFT|macro|SRC_M4RCR_WDOG3_RST_OPTION_SHIFT
DECL|SRC_M4RCR|macro|SRC_M4RCR
DECL|SRC_MIPIPHY_RCR_DOMAIN0_MASK|macro|SRC_MIPIPHY_RCR_DOMAIN0_MASK
DECL|SRC_MIPIPHY_RCR_DOMAIN0_SHIFT|macro|SRC_MIPIPHY_RCR_DOMAIN0_SHIFT
DECL|SRC_MIPIPHY_RCR_DOMAIN1_MASK|macro|SRC_MIPIPHY_RCR_DOMAIN1_MASK
DECL|SRC_MIPIPHY_RCR_DOMAIN1_SHIFT|macro|SRC_MIPIPHY_RCR_DOMAIN1_SHIFT
DECL|SRC_MIPIPHY_RCR_DOMAIN2_MASK|macro|SRC_MIPIPHY_RCR_DOMAIN2_MASK
DECL|SRC_MIPIPHY_RCR_DOMAIN2_SHIFT|macro|SRC_MIPIPHY_RCR_DOMAIN2_SHIFT
DECL|SRC_MIPIPHY_RCR_DOMAIN3_MASK|macro|SRC_MIPIPHY_RCR_DOMAIN3_MASK
DECL|SRC_MIPIPHY_RCR_DOMAIN3_SHIFT|macro|SRC_MIPIPHY_RCR_DOMAIN3_SHIFT
DECL|SRC_MIPIPHY_RCR_DOM_EN_MASK|macro|SRC_MIPIPHY_RCR_DOM_EN_MASK
DECL|SRC_MIPIPHY_RCR_DOM_EN_SHIFT|macro|SRC_MIPIPHY_RCR_DOM_EN_SHIFT
DECL|SRC_MIPIPHY_RCR_LOCK_MASK|macro|SRC_MIPIPHY_RCR_LOCK_MASK
DECL|SRC_MIPIPHY_RCR_LOCK_SHIFT|macro|SRC_MIPIPHY_RCR_LOCK_SHIFT
DECL|SRC_MIPIPHY_RCR_MIPI_PHY_MRST_MASK|macro|SRC_MIPIPHY_RCR_MIPI_PHY_MRST_MASK
DECL|SRC_MIPIPHY_RCR_MIPI_PHY_MRST_SHIFT|macro|SRC_MIPIPHY_RCR_MIPI_PHY_MRST_SHIFT
DECL|SRC_MIPIPHY_RCR_MIPI_PHY_SRST_MASK|macro|SRC_MIPIPHY_RCR_MIPI_PHY_SRST_MASK
DECL|SRC_MIPIPHY_RCR_MIPI_PHY_SRST_SHIFT|macro|SRC_MIPIPHY_RCR_MIPI_PHY_SRST_SHIFT
DECL|SRC_MIPIPHY_RCR_REG|macro|SRC_MIPIPHY_RCR_REG
DECL|SRC_MIPIPHY_RCR|macro|SRC_MIPIPHY_RCR
DECL|SRC_MemMapPtr|typedef|} SRC_Type, *SRC_MemMapPtr;
DECL|SRC_PCIEPHY_RCR_DOMAIN0_MASK|macro|SRC_PCIEPHY_RCR_DOMAIN0_MASK
DECL|SRC_PCIEPHY_RCR_DOMAIN0_SHIFT|macro|SRC_PCIEPHY_RCR_DOMAIN0_SHIFT
DECL|SRC_PCIEPHY_RCR_DOMAIN1_MASK|macro|SRC_PCIEPHY_RCR_DOMAIN1_MASK
DECL|SRC_PCIEPHY_RCR_DOMAIN1_SHIFT|macro|SRC_PCIEPHY_RCR_DOMAIN1_SHIFT
DECL|SRC_PCIEPHY_RCR_DOMAIN2_MASK|macro|SRC_PCIEPHY_RCR_DOMAIN2_MASK
DECL|SRC_PCIEPHY_RCR_DOMAIN2_SHIFT|macro|SRC_PCIEPHY_RCR_DOMAIN2_SHIFT
DECL|SRC_PCIEPHY_RCR_DOMAIN3_MASK|macro|SRC_PCIEPHY_RCR_DOMAIN3_MASK
DECL|SRC_PCIEPHY_RCR_DOMAIN3_SHIFT|macro|SRC_PCIEPHY_RCR_DOMAIN3_SHIFT
DECL|SRC_PCIEPHY_RCR_DOM_EN_MASK|macro|SRC_PCIEPHY_RCR_DOM_EN_MASK
DECL|SRC_PCIEPHY_RCR_DOM_EN_SHIFT|macro|SRC_PCIEPHY_RCR_DOM_EN_SHIFT
DECL|SRC_PCIEPHY_RCR_LOCK_MASK|macro|SRC_PCIEPHY_RCR_LOCK_MASK
DECL|SRC_PCIEPHY_RCR_LOCK_SHIFT|macro|SRC_PCIEPHY_RCR_LOCK_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIEPHY_BTN_MASK|macro|SRC_PCIEPHY_RCR_PCIEPHY_BTN_MASK
DECL|SRC_PCIEPHY_RCR_PCIEPHY_BTN_SHIFT|macro|SRC_PCIEPHY_RCR_PCIEPHY_BTN_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIEPHY_G_RST_MASK|macro|SRC_PCIEPHY_RCR_PCIEPHY_G_RST_MASK
DECL|SRC_PCIEPHY_RCR_PCIEPHY_G_RST_SHIFT|macro|SRC_PCIEPHY_RCR_PCIEPHY_G_RST_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIEPHY_PERST_MASK|macro|SRC_PCIEPHY_RCR_PCIEPHY_PERST_MASK
DECL|SRC_PCIEPHY_RCR_PCIEPHY_PERST_SHIFT|macro|SRC_PCIEPHY_RCR_PCIEPHY_PERST_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_CLK_REQ_MASK|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_CLK_REQ_MASK
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_CLK_REQ_SHIFT|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_CLK_REQ_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_ENTER_MASK|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_ENTER_MASK
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_ENTER_SHIFT|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_ENTER_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_EN_MASK|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_EN_MASK
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_EN_SHIFT|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_EN_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_EXIT_MASK|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_EXIT_MASK
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_EXIT_SHIFT|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_EXIT_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_PME_MASK|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_PME_MASK
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_PME_SHIFT|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_PME_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_READY_MASK|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_READY_MASK
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_READY_SHIFT|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_READY_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_RST_MASK|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_RST_MASK
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_RST_SHIFT|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_RST_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_TURNOFF_MASK|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_TURNOFF_MASK
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_TURNOFF_SHIFT|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_APPS_TURNOFF_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_CFG_L1_AUX_MASK|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_CFG_L1_AUX_MASK
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_CFG_L1_AUX_SHIFT|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_CFG_L1_AUX_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_CFG_L1_MAC_MASK|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_CFG_L1_MAC_MASK
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_CFG_L1_MAC_SHIFT|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_CFG_L1_MAC_SHIFT
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_SYS_INT_MASK|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_SYS_INT_MASK
DECL|SRC_PCIEPHY_RCR_PCIE_CTRL_SYS_INT_SHIFT|macro|SRC_PCIEPHY_RCR_PCIE_CTRL_SYS_INT_SHIFT
DECL|SRC_PCIEPHY_RCR_REG|macro|SRC_PCIEPHY_RCR_REG
DECL|SRC_PCIEPHY_RCR|macro|SRC_PCIEPHY_RCR
DECL|SRC_SBMR1_BOOT_CFG1_MASK|macro|SRC_SBMR1_BOOT_CFG1_MASK
DECL|SRC_SBMR1_BOOT_CFG1_SHIFT|macro|SRC_SBMR1_BOOT_CFG1_SHIFT
DECL|SRC_SBMR1_BOOT_CFG1|macro|SRC_SBMR1_BOOT_CFG1
DECL|SRC_SBMR1_BOOT_CFG2_MASK|macro|SRC_SBMR1_BOOT_CFG2_MASK
DECL|SRC_SBMR1_BOOT_CFG2_SHIFT|macro|SRC_SBMR1_BOOT_CFG2_SHIFT
DECL|SRC_SBMR1_BOOT_CFG2|macro|SRC_SBMR1_BOOT_CFG2
DECL|SRC_SBMR1_BOOT_CFG3_MASK|macro|SRC_SBMR1_BOOT_CFG3_MASK
DECL|SRC_SBMR1_BOOT_CFG3_SHIFT|macro|SRC_SBMR1_BOOT_CFG3_SHIFT
DECL|SRC_SBMR1_BOOT_CFG3|macro|SRC_SBMR1_BOOT_CFG3
DECL|SRC_SBMR1_BOOT_CFG4_MASK|macro|SRC_SBMR1_BOOT_CFG4_MASK
DECL|SRC_SBMR1_BOOT_CFG4_SHIFT|macro|SRC_SBMR1_BOOT_CFG4_SHIFT
DECL|SRC_SBMR1_BOOT_CFG4|macro|SRC_SBMR1_BOOT_CFG4
DECL|SRC_SBMR1_REG|macro|SRC_SBMR1_REG
DECL|SRC_SBMR1|macro|SRC_SBMR1
DECL|SRC_SBMR2_BMOD_MASK|macro|SRC_SBMR2_BMOD_MASK
DECL|SRC_SBMR2_BMOD_SHIFT|macro|SRC_SBMR2_BMOD_SHIFT
DECL|SRC_SBMR2_BMOD|macro|SRC_SBMR2_BMOD
DECL|SRC_SBMR2_BT_FUSE_SEL_MASK|macro|SRC_SBMR2_BT_FUSE_SEL_MASK
DECL|SRC_SBMR2_BT_FUSE_SEL_SHIFT|macro|SRC_SBMR2_BT_FUSE_SEL_SHIFT
DECL|SRC_SBMR2_DIR_BT_DIS_MASK|macro|SRC_SBMR2_DIR_BT_DIS_MASK
DECL|SRC_SBMR2_DIR_BT_DIS_SHIFT|macro|SRC_SBMR2_DIR_BT_DIS_SHIFT
DECL|SRC_SBMR2_REG|macro|SRC_SBMR2_REG
DECL|SRC_SBMR2_SEC_CONFIG_MASK|macro|SRC_SBMR2_SEC_CONFIG_MASK
DECL|SRC_SBMR2_SEC_CONFIG_SHIFT|macro|SRC_SBMR2_SEC_CONFIG_SHIFT
DECL|SRC_SBMR2_SEC_CONFIG|macro|SRC_SBMR2_SEC_CONFIG
DECL|SRC_SBMR2|macro|SRC_SBMR2
DECL|SRC_SCR_DOMAIN0_MASK|macro|SRC_SCR_DOMAIN0_MASK
DECL|SRC_SCR_DOMAIN0_SHIFT|macro|SRC_SCR_DOMAIN0_SHIFT
DECL|SRC_SCR_DOMAIN1_MASK|macro|SRC_SCR_DOMAIN1_MASK
DECL|SRC_SCR_DOMAIN1_SHIFT|macro|SRC_SCR_DOMAIN1_SHIFT
DECL|SRC_SCR_DOMAIN2_MASK|macro|SRC_SCR_DOMAIN2_MASK
DECL|SRC_SCR_DOMAIN2_SHIFT|macro|SRC_SCR_DOMAIN2_SHIFT
DECL|SRC_SCR_DOMAIN3_MASK|macro|SRC_SCR_DOMAIN3_MASK
DECL|SRC_SCR_DOMAIN3_SHIFT|macro|SRC_SCR_DOMAIN3_SHIFT
DECL|SRC_SCR_DOM_EN_MASK|macro|SRC_SCR_DOM_EN_MASK
DECL|SRC_SCR_DOM_EN_SHIFT|macro|SRC_SCR_DOM_EN_SHIFT
DECL|SRC_SCR_LOCK_MASK|macro|SRC_SCR_LOCK_MASK
DECL|SRC_SCR_LOCK_SHIFT|macro|SRC_SCR_LOCK_SHIFT
DECL|SRC_SCR_MASK_TEMPSENSE_RESET_MASK|macro|SRC_SCR_MASK_TEMPSENSE_RESET_MASK
DECL|SRC_SCR_MASK_TEMPSENSE_RESET_SHIFT|macro|SRC_SCR_MASK_TEMPSENSE_RESET_SHIFT
DECL|SRC_SCR_MASK_TEMPSENSE_RESET|macro|SRC_SCR_MASK_TEMPSENSE_RESET
DECL|SRC_SCR_REG|macro|SRC_SCR_REG
DECL|SRC_SCR|macro|SRC_SCR
DECL|SRC_SIMR_MASK_HSICPHY_PASSED_RESET_MASK|macro|SRC_SIMR_MASK_HSICPHY_PASSED_RESET_MASK
DECL|SRC_SIMR_MASK_HSICPHY_PASSED_RESET_SHIFT|macro|SRC_SIMR_MASK_HSICPHY_PASSED_RESET_SHIFT
DECL|SRC_SIMR_MASK_M4C_PASSED_RESET_MASK|macro|SRC_SIMR_MASK_M4C_PASSED_RESET_MASK
DECL|SRC_SIMR_MASK_M4C_PASSED_RESET_SHIFT|macro|SRC_SIMR_MASK_M4C_PASSED_RESET_SHIFT
DECL|SRC_SIMR_MASK_M4P_PASSED_RESET_MASK|macro|SRC_SIMR_MASK_M4P_PASSED_RESET_MASK
DECL|SRC_SIMR_MASK_M4P_PASSED_RESET_SHIFT|macro|SRC_SIMR_MASK_M4P_PASSED_RESET_SHIFT
DECL|SRC_SIMR_MASK_MIPIPHY_PASSED_RESET_MASK|macro|SRC_SIMR_MASK_MIPIPHY_PASSED_RESET_MASK
DECL|SRC_SIMR_MASK_MIPIPHY_PASSED_RESET_SHIFT|macro|SRC_SIMR_MASK_MIPIPHY_PASSED_RESET_SHIFT
DECL|SRC_SIMR_MASK_OTGPHY1_PASSED_RESET_MASK|macro|SRC_SIMR_MASK_OTGPHY1_PASSED_RESET_MASK
DECL|SRC_SIMR_MASK_OTGPHY1_PASSED_RESET_SHIFT|macro|SRC_SIMR_MASK_OTGPHY1_PASSED_RESET_SHIFT
DECL|SRC_SIMR_MASK_OTGPHY2_PASSED_RESET_MASK|macro|SRC_SIMR_MASK_OTGPHY2_PASSED_RESET_MASK
DECL|SRC_SIMR_MASK_OTGPHY2_PASSED_RESET_SHIFT|macro|SRC_SIMR_MASK_OTGPHY2_PASSED_RESET_SHIFT
DECL|SRC_SIMR_REG|macro|SRC_SIMR_REG
DECL|SRC_SIMR|macro|SRC_SIMR
DECL|SRC_SISR_HSICPHY_PASSED_RESET_MASK|macro|SRC_SISR_HSICPHY_PASSED_RESET_MASK
DECL|SRC_SISR_HSICPHY_PASSED_RESET_SHIFT|macro|SRC_SISR_HSICPHY_PASSED_RESET_SHIFT
DECL|SRC_SISR_M4C_PASSED_RESET_MASK|macro|SRC_SISR_M4C_PASSED_RESET_MASK
DECL|SRC_SISR_M4C_PASSED_RESET_SHIFT|macro|SRC_SISR_M4C_PASSED_RESET_SHIFT
DECL|SRC_SISR_M4P_PASSED_RESET_MASK|macro|SRC_SISR_M4P_PASSED_RESET_MASK
DECL|SRC_SISR_M4P_PASSED_RESET_SHIFT|macro|SRC_SISR_M4P_PASSED_RESET_SHIFT
DECL|SRC_SISR_MIPIPHY_PASSED_RESET_MASK|macro|SRC_SISR_MIPIPHY_PASSED_RESET_MASK
DECL|SRC_SISR_MIPIPHY_PASSED_RESET_SHIFT|macro|SRC_SISR_MIPIPHY_PASSED_RESET_SHIFT
DECL|SRC_SISR_OTGPHY1_PASSED_RESET_MASK|macro|SRC_SISR_OTGPHY1_PASSED_RESET_MASK
DECL|SRC_SISR_OTGPHY1_PASSED_RESET_SHIFT|macro|SRC_SISR_OTGPHY1_PASSED_RESET_SHIFT
DECL|SRC_SISR_OTGPHY2_PASSED_RESET_MASK|macro|SRC_SISR_OTGPHY2_PASSED_RESET_MASK
DECL|SRC_SISR_OTGPHY2_PASSED_RESET_SHIFT|macro|SRC_SISR_OTGPHY2_PASSED_RESET_SHIFT
DECL|SRC_SISR_REG|macro|SRC_SISR_REG
DECL|SRC_SISR|macro|SRC_SISR
DECL|SRC_SRSR_REG|macro|SRC_SRSR_REG
DECL|SRC_SRSR_csu_reset_b_MASK|macro|SRC_SRSR_csu_reset_b_MASK
DECL|SRC_SRSR_csu_reset_b_SHIFT|macro|SRC_SRSR_csu_reset_b_SHIFT
DECL|SRC_SRSR_ipp_reset_b_MASK|macro|SRC_SRSR_ipp_reset_b_MASK
DECL|SRC_SRSR_ipp_reset_b_SHIFT|macro|SRC_SRSR_ipp_reset_b_SHIFT
DECL|SRC_SRSR_ipp_user_reset_b_MASK|macro|SRC_SRSR_ipp_user_reset_b_MASK
DECL|SRC_SRSR_ipp_user_reset_b_SHIFT|macro|SRC_SRSR_ipp_user_reset_b_SHIFT
DECL|SRC_SRSR_jtag_rst_b_MASK|macro|SRC_SRSR_jtag_rst_b_MASK
DECL|SRC_SRSR_jtag_rst_b_SHIFT|macro|SRC_SRSR_jtag_rst_b_SHIFT
DECL|SRC_SRSR_jtag_sw_rst_MASK|macro|SRC_SRSR_jtag_sw_rst_MASK
DECL|SRC_SRSR_jtag_sw_rst_SHIFT|macro|SRC_SRSR_jtag_sw_rst_SHIFT
DECL|SRC_SRSR_tempsense_rst_b_MASK|macro|SRC_SRSR_tempsense_rst_b_MASK
DECL|SRC_SRSR_tempsense_rst_b_SHIFT|macro|SRC_SRSR_tempsense_rst_b_SHIFT
DECL|SRC_SRSR_wdog1_rst_b_MASK|macro|SRC_SRSR_wdog1_rst_b_MASK
DECL|SRC_SRSR_wdog1_rst_b_SHIFT|macro|SRC_SRSR_wdog1_rst_b_SHIFT
DECL|SRC_SRSR_wdog3_rst_b_MASK|macro|SRC_SRSR_wdog3_rst_b_MASK
DECL|SRC_SRSR_wdog3_rst_b_SHIFT|macro|SRC_SRSR_wdog3_rst_b_SHIFT
DECL|SRC_SRSR_wdog4_rst_b_MASK|macro|SRC_SRSR_wdog4_rst_b_MASK
DECL|SRC_SRSR_wdog4_rst_b_SHIFT|macro|SRC_SRSR_wdog4_rst_b_SHIFT
DECL|SRC_SRSR|macro|SRC_SRSR
DECL|SRC_Type|typedef|} SRC_Type, *SRC_MemMapPtr;
DECL|SRC_USBOPHY1_RCR_DOMAIN0_MASK|macro|SRC_USBOPHY1_RCR_DOMAIN0_MASK
DECL|SRC_USBOPHY1_RCR_DOMAIN0_SHIFT|macro|SRC_USBOPHY1_RCR_DOMAIN0_SHIFT
DECL|SRC_USBOPHY1_RCR_DOMAIN1_MASK|macro|SRC_USBOPHY1_RCR_DOMAIN1_MASK
DECL|SRC_USBOPHY1_RCR_DOMAIN1_SHIFT|macro|SRC_USBOPHY1_RCR_DOMAIN1_SHIFT
DECL|SRC_USBOPHY1_RCR_DOMAIN2_MASK|macro|SRC_USBOPHY1_RCR_DOMAIN2_MASK
DECL|SRC_USBOPHY1_RCR_DOMAIN2_SHIFT|macro|SRC_USBOPHY1_RCR_DOMAIN2_SHIFT
DECL|SRC_USBOPHY1_RCR_DOMAIN3_MASK|macro|SRC_USBOPHY1_RCR_DOMAIN3_MASK
DECL|SRC_USBOPHY1_RCR_DOMAIN3_SHIFT|macro|SRC_USBOPHY1_RCR_DOMAIN3_SHIFT
DECL|SRC_USBOPHY1_RCR_DOM_EN_MASK|macro|SRC_USBOPHY1_RCR_DOM_EN_MASK
DECL|SRC_USBOPHY1_RCR_DOM_EN_SHIFT|macro|SRC_USBOPHY1_RCR_DOM_EN_SHIFT
DECL|SRC_USBOPHY1_RCR_LOCK_MASK|macro|SRC_USBOPHY1_RCR_LOCK_MASK
DECL|SRC_USBOPHY1_RCR_LOCK_SHIFT|macro|SRC_USBOPHY1_RCR_LOCK_SHIFT
DECL|SRC_USBOPHY1_RCR_REG|macro|SRC_USBOPHY1_RCR_REG
DECL|SRC_USBOPHY1_RCR_USBPHY1_PORT_RST_MASK|macro|SRC_USBOPHY1_RCR_USBPHY1_PORT_RST_MASK
DECL|SRC_USBOPHY1_RCR_USBPHY1_PORT_RST_SHIFT|macro|SRC_USBOPHY1_RCR_USBPHY1_PORT_RST_SHIFT
DECL|SRC_USBOPHY1_RCR_USBPHY1_POR_MASK|macro|SRC_USBOPHY1_RCR_USBPHY1_POR_MASK
DECL|SRC_USBOPHY1_RCR_USBPHY1_POR_SHIFT|macro|SRC_USBOPHY1_RCR_USBPHY1_POR_SHIFT
DECL|SRC_USBOPHY1_RCR|macro|SRC_USBOPHY1_RCR
DECL|SRC_USBOPHY2_RCR_DOMAIN0_MASK|macro|SRC_USBOPHY2_RCR_DOMAIN0_MASK
DECL|SRC_USBOPHY2_RCR_DOMAIN0_SHIFT|macro|SRC_USBOPHY2_RCR_DOMAIN0_SHIFT
DECL|SRC_USBOPHY2_RCR_DOMAIN1_MASK|macro|SRC_USBOPHY2_RCR_DOMAIN1_MASK
DECL|SRC_USBOPHY2_RCR_DOMAIN1_SHIFT|macro|SRC_USBOPHY2_RCR_DOMAIN1_SHIFT
DECL|SRC_USBOPHY2_RCR_DOMAIN2_MASK|macro|SRC_USBOPHY2_RCR_DOMAIN2_MASK
DECL|SRC_USBOPHY2_RCR_DOMAIN2_SHIFT|macro|SRC_USBOPHY2_RCR_DOMAIN2_SHIFT
DECL|SRC_USBOPHY2_RCR_DOMAIN3_MASK|macro|SRC_USBOPHY2_RCR_DOMAIN3_MASK
DECL|SRC_USBOPHY2_RCR_DOMAIN3_SHIFT|macro|SRC_USBOPHY2_RCR_DOMAIN3_SHIFT
DECL|SRC_USBOPHY2_RCR_DOM_EN_MASK|macro|SRC_USBOPHY2_RCR_DOM_EN_MASK
DECL|SRC_USBOPHY2_RCR_DOM_EN_SHIFT|macro|SRC_USBOPHY2_RCR_DOM_EN_SHIFT
DECL|SRC_USBOPHY2_RCR_LOCK_MASK|macro|SRC_USBOPHY2_RCR_LOCK_MASK
DECL|SRC_USBOPHY2_RCR_LOCK_SHIFT|macro|SRC_USBOPHY2_RCR_LOCK_SHIFT
DECL|SRC_USBOPHY2_RCR_REG|macro|SRC_USBOPHY2_RCR_REG
DECL|SRC_USBOPHY2_RCR_USBPHY2_PORT_RST_MASK|macro|SRC_USBOPHY2_RCR_USBPHY2_PORT_RST_MASK
DECL|SRC_USBOPHY2_RCR_USBPHY2_PORT_RST_SHIFT|macro|SRC_USBOPHY2_RCR_USBPHY2_PORT_RST_SHIFT
DECL|SRC_USBOPHY2_RCR_USBPHY2_POR_MASK|macro|SRC_USBOPHY2_RCR_USBPHY2_POR_MASK
DECL|SRC_USBOPHY2_RCR_USBPHY2_POR_SHIFT|macro|SRC_USBOPHY2_RCR_USBPHY2_POR_SHIFT
DECL|SRC_USBOPHY2_RCR|macro|SRC_USBOPHY2_RCR
DECL|SRC|macro|SRC
DECL|SRK0|member|__IO uint32_t SRK0; /**< Shadow Register for OTP Bank6 Word0 (SRK Hash), offset: 0x580 */
DECL|SRK1|member|__IO uint32_t SRK1; /**< Shadow Register for OTP Bank6 Word1 (SRK Hash), offset: 0x590 */
DECL|SRK2|member|__IO uint32_t SRK2; /**< Shadow Register for OTP Bank6 Word2 (SRK Hash), offset: 0x5A0 */
DECL|SRK3|member|__IO uint32_t SRK3; /**< Shadow Register for OTP Bank6 Word3 (SRK Hash), offset: 0x5B0 */
DECL|SRK4|member|__IO uint32_t SRK4; /**< Shadow Register for OTP Bank7 Word0 (SRK Hash), offset: 0x5C0 */
DECL|SRK5|member|__IO uint32_t SRK5; /**< Shadow Register for OTP Bank7 Word1 (SRK Hash), offset: 0x5D0 */
DECL|SRK6|member|__IO uint32_t SRK6; /**< Shadow Register for OTP Bank7 Word2 (SRK Hash), offset: 0x5E0 */
DECL|SRK7|member|__IO uint32_t SRK7; /**< Shadow Register for OTP Bank7 Word3 (SRK Hash), offset: 0x5F0 */
DECL|SRK_REVOKE|member|__IO uint32_t SRK_REVOKE; /**< Value of OTP Bank9 Word3 (SRK Revoke), offset: 0x670 */
DECL|SRSR|member|__IO uint32_t SRSR; /**< SRC Reset Status Register, offset: 0x5C */
DECL|SR|member|__I uint32_t SR; /**< Status Register, offset: 0x15C */
DECL|SR|member|__IO uint32_t SR; /**< GPT Status Register, offset: 0x8 */
DECL|SR|member|__IO uint32_t SR; /**< Processor B Status Register, offset: 0x20 */
DECL|SSR|member|__I uint32_t SSR; /**< Security Status Register,offset: 0x5 */
DECL|SSR|member|} SSR;
DECL|STAT0|member|__IO uint32_t STAT0; /**< , offset: 0x3AC */
DECL|STATREG|member|__IO uint32_t STATREG; /**< Status Register, offset: 0x18 */
DECL|STATUS0_CLR|member|__I uint32_t STATUS0_CLR; /**< Hardware ECC Accelerator Status Register 0, offset: 0x18 */
DECL|STATUS0_SET|member|__I uint32_t STATUS0_SET; /**< Hardware ECC Accelerator Status Register 0, offset: 0x14 */
DECL|STATUS0_TOG|member|__I uint32_t STATUS0_TOG; /**< Hardware ECC Accelerator Status Register 0, offset: 0x1C */
DECL|STATUS0|member|__I uint32_t STATUS0; /**< Hardware ECC Accelerator Status Register 0, offset: 0x10 */
DECL|STATUS_CLR|member|__I uint32_t STATUS_CLR; /**< EPDC General Status Register, offset: 0x4A8 */
DECL|STATUS_COL1_CLR|member|__IO uint32_t STATUS_COL1_CLR; /**< EPDC LUT Collision Status, offset: 0x488 */
DECL|STATUS_COL1_SET|member|__IO uint32_t STATUS_COL1_SET; /**< EPDC LUT Collision Status, offset: 0x484 */
DECL|STATUS_COL1_TOG|member|__IO uint32_t STATUS_COL1_TOG; /**< EPDC LUT Collision Status, offset: 0x48C */
DECL|STATUS_COL1|member|__IO uint32_t STATUS_COL1; /**< EPDC LUT Collision Status, offset: 0x480 */
DECL|STATUS_COL2_CLR|member|__IO uint32_t STATUS_COL2_CLR; /**< EPDC LUT Collision Status, offset: 0x498 */
DECL|STATUS_COL2_SET|member|__IO uint32_t STATUS_COL2_SET; /**< EPDC LUT Collision Status, offset: 0x494 */
DECL|STATUS_COL2_TOG|member|__IO uint32_t STATUS_COL2_TOG; /**< EPDC LUT Collision Status, offset: 0x49C */
DECL|STATUS_COL2|member|__IO uint32_t STATUS_COL2; /**< EPDC LUT Collision Status, offset: 0x490 */
DECL|STATUS_LUTS1_CLR|member|__IO uint32_t STATUS_LUTS1_CLR; /**< EPDC Status Register - LUTs, offset: 0x448 */
DECL|STATUS_LUTS1_SET|member|__IO uint32_t STATUS_LUTS1_SET; /**< EPDC Status Register - LUTs, offset: 0x444 */
DECL|STATUS_LUTS1_TOG|member|__IO uint32_t STATUS_LUTS1_TOG; /**< EPDC Status Register - LUTs, offset: 0x44C */
DECL|STATUS_LUTS1|member|__IO uint32_t STATUS_LUTS1; /**< EPDC Status Register - LUTs, offset: 0x440 */
DECL|STATUS_LUTS2_CLR|member|__IO uint32_t STATUS_LUTS2_CLR; /**< EPDC Status Register - LUTs, offset: 0x458 */
DECL|STATUS_LUTS2_SET|member|__IO uint32_t STATUS_LUTS2_SET; /**< EPDC Status Register - LUTs, offset: 0x454 */
DECL|STATUS_LUTS2_TOG|member|__IO uint32_t STATUS_LUTS2_TOG; /**< EPDC Status Register - LUTs, offset: 0x45C */
DECL|STATUS_LUTS2|member|__IO uint32_t STATUS_LUTS2; /**< EPDC Status Register - LUTs, offset: 0x450 */
DECL|STATUS_NEXTLUT|member|__IO uint32_t STATUS_NEXTLUT; /**< EPDC Status Register - Next Available LUT, offset: 0x460 */
DECL|STATUS_SET|member|__I uint32_t STATUS_SET; /**< EPDC General Status Register, offset: 0x4A4 */
DECL|STATUS_TOG|member|__I uint32_t STATUS_TOG; /**< EPDC General Status Register, offset: 0x4AC */
DECL|STATUS|member|__I uint32_t STATUS; /**< EPDC General Status Register, offset: 0x4A0 */
DECL|STATUS|member|__IO uint32_t STATUS; /**< , offset: 0x4 */
DECL|STATUS|member|__IO uint32_t STATUS; /**< Capture And Compare Status, offset: 0x50 */
DECL|STAT|member|__I uint32_t STAT; /**< GPMI Status Register Description, offset: 0xB0 */
DECL|STAT|member|__I uint32_t STAT; /**< LCD Interface Status Register, offset: 0x1B0 */
DECL|STAT|member|__IO uint32_t STAT; /**< Operating Mode Status Register, offset: 0x4 */
DECL|STAT|member|__IO uint32_t STAT; /**< Status, offset: 0x24 */
DECL|STOP_STAT|member|__IO uint32_t STOP_STAT; /**< Channel Stop/Channel Status, offset: 0x8 */
DECL|STROBE_DLL_CTRL|member|__IO uint32_t STROBE_DLL_CTRL; /**< Strobe DLL Control, offset: 0x70 */
DECL|STROBE_DLL_STATUS|member|__I uint32_t STROBE_DLL_STATUS; /**< Strobe DLL Status, offset: 0x74 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /**< Cortex-M4 SV Call Interrupt */
DECL|SWCTL|member|__IO uint32_t SWCTL; /**< Software Register Programming Control Enable, offset: 0x320 */
DECL|SWOCTRL|member|__IO uint32_t SWOCTRL; /**< FTM Software Output Control, offset: 0x94 */
DECL|SWRST|member|__IO uint32_t SWRST; /**< , offset: 0xC */
DECL|SWSTAT|member|__I uint32_t SWSTAT; /**< Software Register Programming Control Status, offset: 0x324 */
DECL|SW_MUX_CTL_PAD_ECSPI1_MISO|member|__IO uint32_t SW_MUX_CTL_PAD_ECSPI1_MISO; /**< SW_MUX_CTL_PAD_ECSPI1_MISO SW MUX Control Register, offset: 0x170 */
DECL|SW_MUX_CTL_PAD_ECSPI1_MOSI|member|__IO uint32_t SW_MUX_CTL_PAD_ECSPI1_MOSI; /**< SW_MUX_CTL_PAD_ECSPI1_MOSI SW MUX Control Register, offset: 0x16C */
DECL|SW_MUX_CTL_PAD_ECSPI1_SCLK|member|__IO uint32_t SW_MUX_CTL_PAD_ECSPI1_SCLK; /**< SW_MUX_CTL_PAD_ECSPI1_SCLK SW MUX Control Register, offset: 0x168 */
DECL|SW_MUX_CTL_PAD_ECSPI1_SS0|member|__IO uint32_t SW_MUX_CTL_PAD_ECSPI1_SS0; /**< SW_MUX_CTL_PAD_ECSPI1_SS0 SW MUX Control Register, offset: 0x174 */
DECL|SW_MUX_CTL_PAD_ECSPI2_MISO|member|__IO uint32_t SW_MUX_CTL_PAD_ECSPI2_MISO; /**< SW_MUX_CTL_PAD_ECSPI2_MISO SW MUX Control Register, offset: 0x180 */
DECL|SW_MUX_CTL_PAD_ECSPI2_MOSI|member|__IO uint32_t SW_MUX_CTL_PAD_ECSPI2_MOSI; /**< SW_MUX_CTL_PAD_ECSPI2_MOSI SW MUX Control Register, offset: 0x17C */
DECL|SW_MUX_CTL_PAD_ECSPI2_SCLK|member|__IO uint32_t SW_MUX_CTL_PAD_ECSPI2_SCLK; /**< SW_MUX_CTL_PAD_ECSPI2_SCLK SW MUX Control Register, offset: 0x178 */
DECL|SW_MUX_CTL_PAD_ECSPI2_SS0|member|__IO uint32_t SW_MUX_CTL_PAD_ECSPI2_SS0; /**< SW_MUX_CTL_PAD_ECSPI2_SS0 SW MUX Control Register, offset: 0x184 */
DECL|SW_MUX_CTL_PAD_ENET1_COL|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_COL; /**< SW_MUX_CTL_PAD_ENET1_COL SW MUX Control Register, offset: 0x268 */
DECL|SW_MUX_CTL_PAD_ENET1_CRS|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_CRS; /**< SW_MUX_CTL_PAD_ENET1_CRS SW MUX Control Register, offset: 0x264 */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_RD0|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_RD0; /**< SW_MUX_CTL_PAD_ENET1_RGMII_RD0 SW MUX Control Register, offset: 0x22C */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_RD1|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_RD1; /**< SW_MUX_CTL_PAD_ENET1_RGMII_RD1 SW MUX Control Register, offset: 0x230 */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_RD2|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_RD2; /**< SW_MUX_CTL_PAD_ENET1_RGMII_RD2 SW MUX Control Register, offset: 0x234 */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_RD3|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_RD3; /**< SW_MUX_CTL_PAD_ENET1_RGMII_RD3 SW MUX Control Register, offset: 0x238 */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_RXC|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_RXC; /**< SW_MUX_CTL_PAD_ENET1_RGMII_RXC SW MUX Control Register, offset: 0x240 */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL; /**< SW_MUX_CTL_PAD_ENET1_RGMII_RX_CTL SW MUX Control Register, offset: 0x23C */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_TD0|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_TD0; /**< SW_MUX_CTL_PAD_ENET1_RGMII_TD0 SW MUX Control Register, offset: 0x244 */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_TD1|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_TD1; /**< SW_MUX_CTL_PAD_ENET1_RGMII_TD1 SW MUX Control Register, offset: 0x248 */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_TD2|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_TD2; /**< SW_MUX_CTL_PAD_ENET1_RGMII_TD2 SW MUX Control Register, offset: 0x24C */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_TD3|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_TD3; /**< SW_MUX_CTL_PAD_ENET1_RGMII_TD3 SW MUX Control Register, offset: 0x250 */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_TXC|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_TXC; /**< SW_MUX_CTL_PAD_ENET1_RGMII_TXC SW MUX Control Register, offset: 0x258 */
DECL|SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL; /**< SW_MUX_CTL_PAD_ENET1_RGMII_TX_CTL SW MUX Control Register, offset: 0x254 */
DECL|SW_MUX_CTL_PAD_ENET1_RX_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RX_CLK; /**< SW_MUX_CTL_PAD_ENET1_RX_CLK SW MUX Control Register, offset: 0x260 */
DECL|SW_MUX_CTL_PAD_ENET1_TX_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_TX_CLK; /**< SW_MUX_CTL_PAD_ENET1_TX_CLK SW MUX Control Register, offset: 0x25C */
DECL|SW_MUX_CTL_PAD_EPDC_BDR0|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_BDR0; /**< SW_MUX_CTL_PAD_EPDC_BDR0 SW MUX Control Register, offset: 0xA4 */
DECL|SW_MUX_CTL_PAD_EPDC_BDR1|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_BDR1; /**< SW_MUX_CTL_PAD_EPDC_BDR1 SW MUX Control Register, offset: 0xA8 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA00|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA00; /**< SW_MUX_CTL_PAD_EPDC_DATA00 SW MUX Control Register, offset: 0x34 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA01|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA01; /**< SW_MUX_CTL_PAD_EPDC_DATA01 SW MUX Control Register, offset: 0x38 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA02|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA02; /**< SW_MUX_CTL_PAD_EPDC_DATA02 SW MUX Control Register, offset: 0x3C */
DECL|SW_MUX_CTL_PAD_EPDC_DATA03|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA03; /**< SW_MUX_CTL_PAD_EPDC_DATA03 SW MUX Control Register, offset: 0x40 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA04|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA04; /**< SW_MUX_CTL_PAD_EPDC_DATA04 SW MUX Control Register, offset: 0x44 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA05|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA05; /**< SW_MUX_CTL_PAD_EPDC_DATA05 SW MUX Control Register, offset: 0x48 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA06|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA06; /**< SW_MUX_CTL_PAD_EPDC_DATA06 SW MUX Control Register, offset: 0x4C */
DECL|SW_MUX_CTL_PAD_EPDC_DATA07|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA07; /**< SW_MUX_CTL_PAD_EPDC_DATA07 SW MUX Control Register, offset: 0x50 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA08|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA08; /**< SW_MUX_CTL_PAD_EPDC_DATA08 SW MUX Control Register, offset: 0x54 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA09|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA09; /**< SW_MUX_CTL_PAD_EPDC_DATA09 SW MUX Control Register, offset: 0x58 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA10|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA10; /**< SW_MUX_CTL_PAD_EPDC_DATA10 SW MUX Control Register, offset: 0x5C */
DECL|SW_MUX_CTL_PAD_EPDC_DATA11|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA11; /**< SW_MUX_CTL_PAD_EPDC_DATA11 SW MUX Control Register, offset: 0x60 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA12|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA12; /**< SW_MUX_CTL_PAD_EPDC_DATA12 SW MUX Control Register, offset: 0x64 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA13|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA13; /**< SW_MUX_CTL_PAD_EPDC_DATA13 SW MUX Control Register, offset: 0x68 */
DECL|SW_MUX_CTL_PAD_EPDC_DATA14|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA14; /**< SW_MUX_CTL_PAD_EPDC_DATA14 SW MUX Control Register, offset: 0x6C */
DECL|SW_MUX_CTL_PAD_EPDC_DATA15|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_DATA15; /**< SW_MUX_CTL_PAD_EPDC_DATA15 SW MUX Control Register, offset: 0x70 */
DECL|SW_MUX_CTL_PAD_EPDC_GDCLK|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_GDCLK; /**< SW_MUX_CTL_PAD_EPDC_GDCLK SW MUX Control Register, offset: 0x94 */
DECL|SW_MUX_CTL_PAD_EPDC_GDOE|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_GDOE; /**< SW_MUX_CTL_PAD_EPDC_GDOE SW MUX Control Register, offset: 0x98 */
DECL|SW_MUX_CTL_PAD_EPDC_GDRL|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_GDRL; /**< SW_MUX_CTL_PAD_EPDC_GDRL SW MUX Control Register, offset: 0x9C */
DECL|SW_MUX_CTL_PAD_EPDC_GDSP|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_GDSP; /**< SW_MUX_CTL_PAD_EPDC_GDSP SW MUX Control Register, offset: 0xA0 */
DECL|SW_MUX_CTL_PAD_EPDC_PWR_COM|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_PWR_COM; /**< SW_MUX_CTL_PAD_EPDC_PWR_COM SW MUX Control Register, offset: 0xAC */
DECL|SW_MUX_CTL_PAD_EPDC_PWR_STAT|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_PWR_STAT; /**< SW_MUX_CTL_PAD_EPDC_PWR_STAT SW MUX Control Register, offset: 0xB0 */
DECL|SW_MUX_CTL_PAD_EPDC_SDCE0|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_SDCE0; /**< SW_MUX_CTL_PAD_EPDC_SDCE0 SW MUX Control Register, offset: 0x84 */
DECL|SW_MUX_CTL_PAD_EPDC_SDCE1|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_SDCE1; /**< SW_MUX_CTL_PAD_EPDC_SDCE1 SW MUX Control Register, offset: 0x88 */
DECL|SW_MUX_CTL_PAD_EPDC_SDCE2|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_SDCE2; /**< SW_MUX_CTL_PAD_EPDC_SDCE2 SW MUX Control Register, offset: 0x8C */
DECL|SW_MUX_CTL_PAD_EPDC_SDCE3|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_SDCE3; /**< SW_MUX_CTL_PAD_EPDC_SDCE3 SW MUX Control Register, offset: 0x90 */
DECL|SW_MUX_CTL_PAD_EPDC_SDCLK|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_SDCLK; /**< SW_MUX_CTL_PAD_EPDC_SDCLK SW MUX Control Register, offset: 0x74 */
DECL|SW_MUX_CTL_PAD_EPDC_SDLE|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_SDLE; /**< SW_MUX_CTL_PAD_EPDC_SDLE SW MUX Control Register, offset: 0x78 */
DECL|SW_MUX_CTL_PAD_EPDC_SDOE|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_SDOE; /**< SW_MUX_CTL_PAD_EPDC_SDOE SW MUX Control Register, offset: 0x7C */
DECL|SW_MUX_CTL_PAD_EPDC_SDSHR|member|__IO uint32_t SW_MUX_CTL_PAD_EPDC_SDSHR; /**< SW_MUX_CTL_PAD_EPDC_SDSHR SW MUX Control Register, offset: 0x80 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO00|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO00; /**< SW_MUX_CTL_PAD_GPIO1_IO00 SW MUX Control Register, offset: 0x0 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO01|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO01; /**< SW_MUX_CTL_PAD_GPIO1_IO01 SW MUX Control Register, offset: 0x4 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO02|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO02; /**< SW_MUX_CTL_PAD_GPIO1_IO02 SW MUX Control Register, offset: 0x8 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO03|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO03; /**< SW_MUX_CTL_PAD_GPIO1_IO03 SW MUX Control Register, offset: 0xC */
DECL|SW_MUX_CTL_PAD_GPIO1_IO04|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO04; /**< SW_MUX_CTL_PAD_GPIO1_IO04 SW MUX Control Register, offset: 0x10 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO05|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO05; /**< SW_MUX_CTL_PAD_GPIO1_IO05 SW MUX Control Register, offset: 0x14 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO06|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO06; /**< SW_MUX_CTL_PAD_GPIO1_IO06 SW MUX Control Register, offset: 0x18 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO07|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO07; /**< SW_MUX_CTL_PAD_GPIO1_IO07 SW MUX Control Register, offset: 0x1C */
DECL|SW_MUX_CTL_PAD_GPIO1_IO08|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO08; /**< SW_MUX_CTL_PAD_GPIO1_IO08 SW MUX Control Register, offset: 0x14 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO09|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO09; /**< SW_MUX_CTL_PAD_GPIO1_IO09 SW MUX Control Register, offset: 0x18 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO10|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO10; /**< SW_MUX_CTL_PAD_GPIO1_IO10 SW MUX Control Register, offset: 0x1C */
DECL|SW_MUX_CTL_PAD_GPIO1_IO11|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO11; /**< SW_MUX_CTL_PAD_GPIO1_IO11 SW MUX Control Register, offset: 0x20 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO12|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO12; /**< SW_MUX_CTL_PAD_GPIO1_IO12 SW MUX Control Register, offset: 0x24 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO13|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO13; /**< SW_MUX_CTL_PAD_GPIO1_IO13 SW MUX Control Register, offset: 0x28 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO14|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO14; /**< SW_MUX_CTL_PAD_GPIO1_IO14 SW MUX Control Register, offset: 0x2C */
DECL|SW_MUX_CTL_PAD_GPIO1_IO15|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO15; /**< SW_MUX_CTL_PAD_GPIO1_IO15 SW MUX Control Register, offset: 0x30 */
DECL|SW_MUX_CTL_PAD_I2C1_SCL|member|__IO uint32_t SW_MUX_CTL_PAD_I2C1_SCL; /**< SW_MUX_CTL_PAD_I2C1_SCL SW MUX Control Register, offset: 0x148 */
DECL|SW_MUX_CTL_PAD_I2C1_SDA|member|__IO uint32_t SW_MUX_CTL_PAD_I2C1_SDA; /**< SW_MUX_CTL_PAD_I2C1_SDA SW MUX Control Register, offset: 0x14C */
DECL|SW_MUX_CTL_PAD_I2C2_SCL|member|__IO uint32_t SW_MUX_CTL_PAD_I2C2_SCL; /**< SW_MUX_CTL_PAD_I2C2_SCL SW MUX Control Register, offset: 0x150 */
DECL|SW_MUX_CTL_PAD_I2C2_SDA|member|__IO uint32_t SW_MUX_CTL_PAD_I2C2_SDA; /**< SW_MUX_CTL_PAD_I2C2_SDA SW MUX Control Register, offset: 0x154 */
DECL|SW_MUX_CTL_PAD_I2C3_SCL|member|__IO uint32_t SW_MUX_CTL_PAD_I2C3_SCL; /**< SW_MUX_CTL_PAD_I2C3_SCL SW MUX Control Register, offset: 0x158 */
DECL|SW_MUX_CTL_PAD_I2C3_SDA|member|__IO uint32_t SW_MUX_CTL_PAD_I2C3_SDA; /**< SW_MUX_CTL_PAD_I2C3_SDA SW MUX Control Register, offset: 0x15C */
DECL|SW_MUX_CTL_PAD_I2C4_SCL|member|__IO uint32_t SW_MUX_CTL_PAD_I2C4_SCL; /**< SW_MUX_CTL_PAD_I2C4_SCL SW MUX Control Register, offset: 0x160 */
DECL|SW_MUX_CTL_PAD_I2C4_SDA|member|__IO uint32_t SW_MUX_CTL_PAD_I2C4_SDA; /**< SW_MUX_CTL_PAD_I2C4_SDA SW MUX Control Register, offset: 0x164 */
DECL|SW_MUX_CTL_PAD_LCD_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_CLK; /**< SW_MUX_CTL_PAD_LCD_CLK SW MUX Control Register, offset: 0xB4 */
DECL|SW_MUX_CTL_PAD_LCD_DATA00|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA00; /**< SW_MUX_CTL_PAD_LCD_DATA00 SW MUX Control Register, offset: 0xC8 */
DECL|SW_MUX_CTL_PAD_LCD_DATA01|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA01; /**< SW_MUX_CTL_PAD_LCD_DATA01 SW MUX Control Register, offset: 0xCC */
DECL|SW_MUX_CTL_PAD_LCD_DATA02|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA02; /**< SW_MUX_CTL_PAD_LCD_DATA02 SW MUX Control Register, offset: 0xD0 */
DECL|SW_MUX_CTL_PAD_LCD_DATA03|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA03; /**< SW_MUX_CTL_PAD_LCD_DATA03 SW MUX Control Register, offset: 0xD4 */
DECL|SW_MUX_CTL_PAD_LCD_DATA04|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA04; /**< SW_MUX_CTL_PAD_LCD_DATA04 SW MUX Control Register, offset: 0xD8 */
DECL|SW_MUX_CTL_PAD_LCD_DATA05|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA05; /**< SW_MUX_CTL_PAD_LCD_DATA05 SW MUX Control Register, offset: 0xDC */
DECL|SW_MUX_CTL_PAD_LCD_DATA06|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA06; /**< SW_MUX_CTL_PAD_LCD_DATA06 SW MUX Control Register, offset: 0xE0 */
DECL|SW_MUX_CTL_PAD_LCD_DATA07|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA07; /**< SW_MUX_CTL_PAD_LCD_DATA07 SW MUX Control Register, offset: 0xE4 */
DECL|SW_MUX_CTL_PAD_LCD_DATA08|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA08; /**< SW_MUX_CTL_PAD_LCD_DATA08 SW MUX Control Register, offset: 0xE8 */
DECL|SW_MUX_CTL_PAD_LCD_DATA09|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA09; /**< SW_MUX_CTL_PAD_LCD_DATA09 SW MUX Control Register, offset: 0xEC */
DECL|SW_MUX_CTL_PAD_LCD_DATA10|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA10; /**< SW_MUX_CTL_PAD_LCD_DATA10 SW MUX Control Register, offset: 0xF0 */
DECL|SW_MUX_CTL_PAD_LCD_DATA11|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA11; /**< SW_MUX_CTL_PAD_LCD_DATA11 SW MUX Control Register, offset: 0xF4 */
DECL|SW_MUX_CTL_PAD_LCD_DATA12|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA12; /**< SW_MUX_CTL_PAD_LCD_DATA12 SW MUX Control Register, offset: 0xF8 */
DECL|SW_MUX_CTL_PAD_LCD_DATA13|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA13; /**< SW_MUX_CTL_PAD_LCD_DATA13 SW MUX Control Register, offset: 0xFC */
DECL|SW_MUX_CTL_PAD_LCD_DATA14|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA14; /**< SW_MUX_CTL_PAD_LCD_DATA14 SW MUX Control Register, offset: 0x100 */
DECL|SW_MUX_CTL_PAD_LCD_DATA15|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA15; /**< SW_MUX_CTL_PAD_LCD_DATA15 SW MUX Control Register, offset: 0x104 */
DECL|SW_MUX_CTL_PAD_LCD_DATA16|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA16; /**< SW_MUX_CTL_PAD_LCD_DATA16 SW MUX Control Register, offset: 0x108 */
DECL|SW_MUX_CTL_PAD_LCD_DATA17|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA17; /**< SW_MUX_CTL_PAD_LCD_DATA17 SW MUX Control Register, offset: 0x10C */
DECL|SW_MUX_CTL_PAD_LCD_DATA18|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA18; /**< SW_MUX_CTL_PAD_LCD_DATA18 SW MUX Control Register, offset: 0x110 */
DECL|SW_MUX_CTL_PAD_LCD_DATA19|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA19; /**< SW_MUX_CTL_PAD_LCD_DATA19 SW MUX Control Register, offset: 0x114 */
DECL|SW_MUX_CTL_PAD_LCD_DATA20|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA20; /**< SW_MUX_CTL_PAD_LCD_DATA20 SW MUX Control Register, offset: 0x118 */
DECL|SW_MUX_CTL_PAD_LCD_DATA21|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA21; /**< SW_MUX_CTL_PAD_LCD_DATA21 SW MUX Control Register, offset: 0x11C */
DECL|SW_MUX_CTL_PAD_LCD_DATA22|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA22; /**< SW_MUX_CTL_PAD_LCD_DATA22 SW MUX Control Register, offset: 0x120 */
DECL|SW_MUX_CTL_PAD_LCD_DATA23|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_DATA23; /**< SW_MUX_CTL_PAD_LCD_DATA23 SW MUX Control Register, offset: 0x124 */
DECL|SW_MUX_CTL_PAD_LCD_ENABLE|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_ENABLE; /**< SW_MUX_CTL_PAD_LCD_ENABLE SW MUX Control Register, offset: 0xB8 */
DECL|SW_MUX_CTL_PAD_LCD_HSYNC|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_HSYNC; /**< SW_MUX_CTL_PAD_LCD_HSYNC SW MUX Control Register, offset: 0xBC */
DECL|SW_MUX_CTL_PAD_LCD_RESET|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_RESET; /**< SW_MUX_CTL_PAD_LCD_RESET SW MUX Control Register, offset: 0xC4 */
DECL|SW_MUX_CTL_PAD_LCD_VSYNC|member|__IO uint32_t SW_MUX_CTL_PAD_LCD_VSYNC; /**< SW_MUX_CTL_PAD_LCD_VSYNC SW MUX Control Register, offset: 0xC0 */
DECL|SW_MUX_CTL_PAD_SAI1_MCLK|member|__IO uint32_t SW_MUX_CTL_PAD_SAI1_MCLK; /**< SW_MUX_CTL_PAD_SAI1_MCLK SW MUX Control Register, offset: 0x218 */
DECL|SW_MUX_CTL_PAD_SAI1_RX_BCLK|member|__IO uint32_t SW_MUX_CTL_PAD_SAI1_RX_BCLK; /**< SW_MUX_CTL_PAD_SAI1_RX_BCLK SW MUX Control Register, offset: 0x214 */
DECL|SW_MUX_CTL_PAD_SAI1_RX_DATA|member|__IO uint32_t SW_MUX_CTL_PAD_SAI1_RX_DATA; /**< SW_MUX_CTL_PAD_SAI1_RX_DATA SW MUX Control Register, offset: 0x200 */
DECL|SW_MUX_CTL_PAD_SAI1_RX_SYNC|member|__IO uint32_t SW_MUX_CTL_PAD_SAI1_RX_SYNC; /**< SW_MUX_CTL_PAD_SAI1_RX_SYNC SW MUX Control Register, offset: 0x210 */
DECL|SW_MUX_CTL_PAD_SAI1_TX_BCLK|member|__IO uint32_t SW_MUX_CTL_PAD_SAI1_TX_BCLK; /**< SW_MUX_CTL_PAD_SAI1_TX_BCLK SW MUX Control Register, offset: 0x204 */
DECL|SW_MUX_CTL_PAD_SAI1_TX_DATA|member|__IO uint32_t SW_MUX_CTL_PAD_SAI1_TX_DATA; /**< SW_MUX_CTL_PAD_SAI1_TX_DATA SW MUX Control Register, offset: 0x20C */
DECL|SW_MUX_CTL_PAD_SAI1_TX_SYNC|member|__IO uint32_t SW_MUX_CTL_PAD_SAI1_TX_SYNC; /**< SW_MUX_CTL_PAD_SAI1_TX_SYNC SW MUX Control Register, offset: 0x208 */
DECL|SW_MUX_CTL_PAD_SAI2_RX_DATA|member|__IO uint32_t SW_MUX_CTL_PAD_SAI2_RX_DATA; /**< SW_MUX_CTL_PAD_SAI2_RX_DATA SW MUX Control Register, offset: 0x224 */
DECL|SW_MUX_CTL_PAD_SAI2_TX_BCLK|member|__IO uint32_t SW_MUX_CTL_PAD_SAI2_TX_BCLK; /**< SW_MUX_CTL_PAD_SAI2_TX_BCLK SW MUX Control Register, offset: 0x220 */
DECL|SW_MUX_CTL_PAD_SAI2_TX_DATA|member|__IO uint32_t SW_MUX_CTL_PAD_SAI2_TX_DATA; /**< SW_MUX_CTL_PAD_SAI2_TX_DATA SW MUX Control Register, offset: 0x228 */
DECL|SW_MUX_CTL_PAD_SAI2_TX_SYNC|member|__IO uint32_t SW_MUX_CTL_PAD_SAI2_TX_SYNC; /**< SW_MUX_CTL_PAD_SAI2_TX_SYNC SW MUX Control Register, offset: 0x21C */
DECL|SW_MUX_CTL_PAD_SD1_CD_B|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_CD_B; /**< SW_MUX_CTL_PAD_SD1_CD_B SW MUX Control Register, offset: 0x188 */
DECL|SW_MUX_CTL_PAD_SD1_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_CLK; /**< SW_MUX_CTL_PAD_SD1_CLK SW MUX Control Register, offset: 0x194 */
DECL|SW_MUX_CTL_PAD_SD1_CMD|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_CMD; /**< SW_MUX_CTL_PAD_SD1_CMD SW MUX Control Register, offset: 0x198 */
DECL|SW_MUX_CTL_PAD_SD1_DATA0|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_DATA0; /**< SW_MUX_CTL_PAD_SD1_DATA0 SW MUX Control Register, offset: 0x19C */
DECL|SW_MUX_CTL_PAD_SD1_DATA1|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_DATA1; /**< SW_MUX_CTL_PAD_SD1_DATA1 SW MUX Control Register, offset: 0x1A0 */
DECL|SW_MUX_CTL_PAD_SD1_DATA2|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_DATA2; /**< SW_MUX_CTL_PAD_SD1_DATA2 SW MUX Control Register, offset: 0x1A4 */
DECL|SW_MUX_CTL_PAD_SD1_DATA3|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_DATA3; /**< SW_MUX_CTL_PAD_SD1_DATA3 SW MUX Control Register, offset: 0x1A8 */
DECL|SW_MUX_CTL_PAD_SD1_RESET_B|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_RESET_B; /**< SW_MUX_CTL_PAD_SD1_RESET_B SW MUX Control Register, offset: 0x190 */
DECL|SW_MUX_CTL_PAD_SD1_WP|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_WP; /**< SW_MUX_CTL_PAD_SD1_WP SW MUX Control Register, offset: 0x18C */
DECL|SW_MUX_CTL_PAD_SD2_CD_B|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_CD_B; /**< SW_MUX_CTL_PAD_SD2_CD_B SW MUX Control Register, offset: 0x1AC */
DECL|SW_MUX_CTL_PAD_SD2_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_CLK; /**< SW_MUX_CTL_PAD_SD2_CLK SW MUX Control Register, offset: 0x1B8 */
DECL|SW_MUX_CTL_PAD_SD2_CMD|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_CMD; /**< SW_MUX_CTL_PAD_SD2_CMD SW MUX Control Register, offset: 0x1BC */
DECL|SW_MUX_CTL_PAD_SD2_DATA0|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_DATA0; /**< SW_MUX_CTL_PAD_SD2_DATA0 SW MUX Control Register, offset: 0x1C0 */
DECL|SW_MUX_CTL_PAD_SD2_DATA1|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_DATA1; /**< SW_MUX_CTL_PAD_SD2_DATA1 SW MUX Control Register, offset: 0x1C4 */
DECL|SW_MUX_CTL_PAD_SD2_DATA2|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_DATA2; /**< SW_MUX_CTL_PAD_SD2_DATA2 SW MUX Control Register, offset: 0x1C8 */
DECL|SW_MUX_CTL_PAD_SD2_DATA3|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_DATA3; /**< SW_MUX_CTL_PAD_SD2_DATA3 SW MUX Control Register, offset: 0x1CC */
DECL|SW_MUX_CTL_PAD_SD2_RESET_B|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_RESET_B; /**< SW_MUX_CTL_PAD_SD2_RESET_B SW MUX Control Register, offset: 0x1B4 */
DECL|SW_MUX_CTL_PAD_SD2_WP|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_WP; /**< SW_MUX_CTL_PAD_SD2_WP SW MUX Control Register, offset: 0x1B0 */
DECL|SW_MUX_CTL_PAD_SD3_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_CLK; /**< SW_MUX_CTL_PAD_SD3_CLK SW MUX Control Register, offset: 0x1D0 */
DECL|SW_MUX_CTL_PAD_SD3_CMD|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_CMD; /**< SW_MUX_CTL_PAD_SD3_CMD SW MUX Control Register, offset: 0x1D4 */
DECL|SW_MUX_CTL_PAD_SD3_DATA0|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA0; /**< SW_MUX_CTL_PAD_SD3_DATA0 SW MUX Control Register, offset: 0x1D8 */
DECL|SW_MUX_CTL_PAD_SD3_DATA1|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA1; /**< SW_MUX_CTL_PAD_SD3_DATA1 SW MUX Control Register, offset: 0x1DC */
DECL|SW_MUX_CTL_PAD_SD3_DATA2|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA2; /**< SW_MUX_CTL_PAD_SD3_DATA2 SW MUX Control Register, offset: 0x1E0 */
DECL|SW_MUX_CTL_PAD_SD3_DATA3|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA3; /**< SW_MUX_CTL_PAD_SD3_DATA3 SW MUX Control Register, offset: 0x1E4 */
DECL|SW_MUX_CTL_PAD_SD3_DATA4|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA4; /**< SW_MUX_CTL_PAD_SD3_DATA4 SW MUX Control Register, offset: 0x1E8 */
DECL|SW_MUX_CTL_PAD_SD3_DATA5|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA5; /**< SW_MUX_CTL_PAD_SD3_DATA5 SW MUX Control Register, offset: 0x1EC */
DECL|SW_MUX_CTL_PAD_SD3_DATA6|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA6; /**< SW_MUX_CTL_PAD_SD3_DATA6 SW MUX Control Register, offset: 0x1F0 */
DECL|SW_MUX_CTL_PAD_SD3_DATA7|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA7; /**< SW_MUX_CTL_PAD_SD3_DATA7 SW MUX Control Register, offset: 0x1F4 */
DECL|SW_MUX_CTL_PAD_SD3_RESET_B|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_RESET_B; /**< SW_MUX_CTL_PAD_SD3_RESET_B SW MUX Control Register, offset: 0x1FC */
DECL|SW_MUX_CTL_PAD_SD3_STROBE|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_STROBE; /**< SW_MUX_CTL_PAD_SD3_STROBE SW MUX Control Register, offset: 0x1F8 */
DECL|SW_MUX_CTL_PAD_UART1_RX_DATA|member|__IO uint32_t SW_MUX_CTL_PAD_UART1_RX_DATA; /**< SW_MUX_CTL_PAD_UART1_RX_DATA SW MUX Control Register, offset: 0x128 */
DECL|SW_MUX_CTL_PAD_UART1_TX_DATA|member|__IO uint32_t SW_MUX_CTL_PAD_UART1_TX_DATA; /**< SW_MUX_CTL_PAD_UART1_TX_DATA SW MUX Control Register, offset: 0x12C */
DECL|SW_MUX_CTL_PAD_UART2_RX_DATA|member|__IO uint32_t SW_MUX_CTL_PAD_UART2_RX_DATA; /**< SW_MUX_CTL_PAD_UART2_RX_DATA SW MUX Control Register, offset: 0x130 */
DECL|SW_MUX_CTL_PAD_UART2_TX_DATA|member|__IO uint32_t SW_MUX_CTL_PAD_UART2_TX_DATA; /**< SW_MUX_CTL_PAD_UART2_TX_DATA SW MUX Control Register, offset: 0x134 */
DECL|SW_MUX_CTL_PAD_UART3_CTS_B|member|__IO uint32_t SW_MUX_CTL_PAD_UART3_CTS_B; /**< SW_MUX_CTL_PAD_UART3_CTS_B SW MUX Control Register, offset: 0x144 */
DECL|SW_MUX_CTL_PAD_UART3_RTS_B|member|__IO uint32_t SW_MUX_CTL_PAD_UART3_RTS_B; /**< SW_MUX_CTL_PAD_UART3_RTS_B SW MUX Control Register, offset: 0x140 */
DECL|SW_MUX_CTL_PAD_UART3_RX_DATA|member|__IO uint32_t SW_MUX_CTL_PAD_UART3_RX_DATA; /**< SW_MUX_CTL_PAD_UART3_RX_DATA SW MUX Control Register, offset: 0x138 */
DECL|SW_MUX_CTL_PAD_UART3_TX_DATA|member|__IO uint32_t SW_MUX_CTL_PAD_UART3_TX_DATA; /**< SW_MUX_CTL_PAD_UART3_TX_DATA SW MUX Control Register, offset: 0x13C */
DECL|SW_PAD_CTL_PAD_BOOT_MODE0|member|__IO uint32_t SW_PAD_CTL_PAD_BOOT_MODE0; /**< SW_PAD_CTL_PAD_BOOT_MODE0 SW PAD Control Register, offset: 0x28 */
DECL|SW_PAD_CTL_PAD_BOOT_MODE1|member|__IO uint32_t SW_PAD_CTL_PAD_BOOT_MODE1; /**< SW_PAD_CTL_PAD_BOOT_MODE1 SW PAD Control Register, offset: 0x2C */
DECL|SW_PAD_CTL_PAD_ECSPI1_MISO|member|__IO uint32_t SW_PAD_CTL_PAD_ECSPI1_MISO; /**< SW_PAD_CTL_PAD_ECSPI1_MISO SW PAD Control Register, offset: 0x3E0 */
DECL|SW_PAD_CTL_PAD_ECSPI1_MOSI|member|__IO uint32_t SW_PAD_CTL_PAD_ECSPI1_MOSI; /**< SW_PAD_CTL_PAD_ECSPI1_MOSI SW PAD Control Register, offset: 0x3DC */
DECL|SW_PAD_CTL_PAD_ECSPI1_SCLK|member|__IO uint32_t SW_PAD_CTL_PAD_ECSPI1_SCLK; /**< SW_PAD_CTL_PAD_ECSPI1_SCLK SW PAD Control Register, offset: 0x3D8 */
DECL|SW_PAD_CTL_PAD_ECSPI1_SS0|member|__IO uint32_t SW_PAD_CTL_PAD_ECSPI1_SS0; /**< SW_PAD_CTL_PAD_ECSPI1_SS0 SW PAD Control Register, offset: 0x3E4 */
DECL|SW_PAD_CTL_PAD_ECSPI2_MISO|member|__IO uint32_t SW_PAD_CTL_PAD_ECSPI2_MISO; /**< SW_PAD_CTL_PAD_ECSPI2_MISO SW PAD Control Register, offset: 0x3F0 */
DECL|SW_PAD_CTL_PAD_ECSPI2_MOSI|member|__IO uint32_t SW_PAD_CTL_PAD_ECSPI2_MOSI; /**< SW_PAD_CTL_PAD_ECSPI2_MOSI SW PAD Control Register, offset: 0x3EC */
DECL|SW_PAD_CTL_PAD_ECSPI2_SCLK|member|__IO uint32_t SW_PAD_CTL_PAD_ECSPI2_SCLK; /**< SW_PAD_CTL_PAD_ECSPI2_SCLK SW PAD Control Register, offset: 0x3E8 */
DECL|SW_PAD_CTL_PAD_ECSPI2_SS0|member|__IO uint32_t SW_PAD_CTL_PAD_ECSPI2_SS0; /**< SW_PAD_CTL_PAD_ECSPI2_SS0 SW PAD Control Register, offset: 0x3F4 */
DECL|SW_PAD_CTL_PAD_ENET1_COL|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_COL; /**< SW_PAD_CTL_PAD_ENET1_COL SW PAD Control Register, offset: 0x4D8 */
DECL|SW_PAD_CTL_PAD_ENET1_CRS|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_CRS; /**< SW_PAD_CTL_PAD_ENET1_CRS SW PAD Control Register, offset: 0x4D4 */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_RD0|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_RD0; /**< SW_PAD_CTL_PAD_ENET1_RGMII_RD0 SW PAD Control Register, offset: 0x49C */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_RD1|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_RD1; /**< SW_PAD_CTL_PAD_ENET1_RGMII_RD1 SW PAD Control Register, offset: 0x4A0 */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_RD2|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_RD2; /**< SW_PAD_CTL_PAD_ENET1_RGMII_RD2 SW PAD Control Register, offset: 0x4A4 */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_RD3|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_RD3; /**< SW_PAD_CTL_PAD_ENET1_RGMII_RD3 SW PAD Control Register, offset: 0x4A8 */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_RXC|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_RXC; /**< SW_PAD_CTL_PAD_ENET1_RGMII_RXC SW PAD Control Register, offset: 0x4B0 */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL; /**< SW_PAD_CTL_PAD_ENET1_RGMII_RX_CTL SW PAD Control Register, offset: 0x4AC */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_TD0|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_TD0; /**< SW_PAD_CTL_PAD_ENET1_RGMII_TD0 SW PAD Control Register, offset: 0x4B4 */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_TD1|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_TD1; /**< SW_PAD_CTL_PAD_ENET1_RGMII_TD1 SW PAD Control Register, offset: 0x4B8 */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_TD2|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_TD2; /**< SW_PAD_CTL_PAD_ENET1_RGMII_TD2 SW PAD Control Register, offset: 0x4BC */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_TD3|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_TD3; /**< SW_PAD_CTL_PAD_ENET1_RGMII_TD3 SW PAD Control Register, offset: 0x4C0 */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_TXC|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_TXC; /**< SW_PAD_CTL_PAD_ENET1_RGMII_TXC SW PAD Control Register, offset: 0x4C8 */
DECL|SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL; /**< SW_PAD_CTL_PAD_ENET1_RGMII_TX_CTL SW PAD Control Register, offset: 0x4C4 */
DECL|SW_PAD_CTL_PAD_ENET1_RX_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RX_CLK; /**< SW_PAD_CTL_PAD_ENET1_RX_CLK SW PAD Control Register, offset: 0x4D0 */
DECL|SW_PAD_CTL_PAD_ENET1_TX_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_TX_CLK; /**< SW_PAD_CTL_PAD_ENET1_TX_CLK SW PAD Control Register, offset: 0x4CC */
DECL|SW_PAD_CTL_PAD_EPDC_BDR0|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_BDR0; /**< SW_PAD_CTL_PAD_EPDC_BDR0 SW PAD Control Register, offset: 0x314 */
DECL|SW_PAD_CTL_PAD_EPDC_BDR1|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_BDR1; /**< SW_PAD_CTL_PAD_EPDC_BDR1 SW PAD Control Register, offset: 0x318 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA00|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA00; /**< SW_PAD_CTL_PAD_EPDC_DATA00 SW PAD Control Register, offset: 0x2A4 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA01|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA01; /**< SW_PAD_CTL_PAD_EPDC_DATA01 SW PAD Control Register, offset: 0x2A8 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA02|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA02; /**< SW_PAD_CTL_PAD_EPDC_DATA02 SW PAD Control Register, offset: 0x2AC */
DECL|SW_PAD_CTL_PAD_EPDC_DATA03|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA03; /**< SW_PAD_CTL_PAD_EPDC_DATA03 SW PAD Control Register, offset: 0x2B0 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA04|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA04; /**< SW_PAD_CTL_PAD_EPDC_DATA04 SW PAD Control Register, offset: 0x2B4 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA05|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA05; /**< SW_PAD_CTL_PAD_EPDC_DATA05 SW PAD Control Register, offset: 0x2B8 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA06|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA06; /**< SW_PAD_CTL_PAD_EPDC_DATA06 SW PAD Control Register, offset: 0x2BC */
DECL|SW_PAD_CTL_PAD_EPDC_DATA07|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA07; /**< SW_PAD_CTL_PAD_EPDC_DATA07 SW PAD Control Register, offset: 0x2C0 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA08|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA08; /**< SW_PAD_CTL_PAD_EPDC_DATA08 SW PAD Control Register, offset: 0x2C4 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA09|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA09; /**< SW_PAD_CTL_PAD_EPDC_DATA09 SW PAD Control Register, offset: 0x2C8 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA10|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA10; /**< SW_PAD_CTL_PAD_EPDC_DATA10 SW PAD Control Register, offset: 0x2CC */
DECL|SW_PAD_CTL_PAD_EPDC_DATA11|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA11; /**< SW_PAD_CTL_PAD_EPDC_DATA11 SW PAD Control Register, offset: 0x2D0 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA12|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA12; /**< SW_PAD_CTL_PAD_EPDC_DATA12 SW PAD Control Register, offset: 0x2D4 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA13|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA13; /**< SW_PAD_CTL_PAD_EPDC_DATA13 SW PAD Control Register, offset: 0x2D8 */
DECL|SW_PAD_CTL_PAD_EPDC_DATA14|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA14; /**< SW_PAD_CTL_PAD_EPDC_DATA14 SW PAD Control Register, offset: 0x2DC */
DECL|SW_PAD_CTL_PAD_EPDC_DATA15|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_DATA15; /**< SW_PAD_CTL_PAD_EPDC_DATA15 SW PAD Control Register, offset: 0x2E0 */
DECL|SW_PAD_CTL_PAD_EPDC_GDCLK|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_GDCLK; /**< SW_PAD_CTL_PAD_EPDC_GDCLK SW PAD Control Register, offset: 0x304 */
DECL|SW_PAD_CTL_PAD_EPDC_GDOE|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_GDOE; /**< SW_PAD_CTL_PAD_EPDC_GDOE SW PAD Control Register, offset: 0x308 */
DECL|SW_PAD_CTL_PAD_EPDC_GDRL|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_GDRL; /**< SW_PAD_CTL_PAD_EPDC_GDRL SW PAD Control Register, offset: 0x30C */
DECL|SW_PAD_CTL_PAD_EPDC_GDSP|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_GDSP; /**< SW_PAD_CTL_PAD_EPDC_GDSP SW PAD Control Register, offset: 0x310 */
DECL|SW_PAD_CTL_PAD_EPDC_PWR_COM|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_PWR_COM; /**< SW_PAD_CTL_PAD_EPDC_PWR_COM SW PAD Control Register, offset: 0x31C */
DECL|SW_PAD_CTL_PAD_EPDC_PWR_STAT|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_PWR_STAT; /**< SW_PAD_CTL_PAD_EPDC_PWR_STAT SW PAD Control Register, offset: 0x320 */
DECL|SW_PAD_CTL_PAD_EPDC_SDCE0|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_SDCE0; /**< SW_PAD_CTL_PAD_EPDC_SDCE0 SW PAD Control Register, offset: 0x2F4 */
DECL|SW_PAD_CTL_PAD_EPDC_SDCE1|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_SDCE1; /**< SW_PAD_CTL_PAD_EPDC_SDCE1 SW PAD Control Register, offset: 0x2F8 */
DECL|SW_PAD_CTL_PAD_EPDC_SDCE2|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_SDCE2; /**< SW_PAD_CTL_PAD_EPDC_SDCE2 SW PAD Control Register, offset: 0x2FC */
DECL|SW_PAD_CTL_PAD_EPDC_SDCE3|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_SDCE3; /**< SW_PAD_CTL_PAD_EPDC_SDCE3 SW PAD Control Register, offset: 0x300 */
DECL|SW_PAD_CTL_PAD_EPDC_SDCLK|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_SDCLK; /**< SW_PAD_CTL_PAD_EPDC_SDCLK SW PAD Control Register, offset: 0x2E4 */
DECL|SW_PAD_CTL_PAD_EPDC_SDLE|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_SDLE; /**< SW_PAD_CTL_PAD_EPDC_SDLE SW PAD Control Register, offset: 0x2E8 */
DECL|SW_PAD_CTL_PAD_EPDC_SDOE|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_SDOE; /**< SW_PAD_CTL_PAD_EPDC_SDOE SW PAD Control Register, offset: 0x2EC */
DECL|SW_PAD_CTL_PAD_EPDC_SDSHR|member|__IO uint32_t SW_PAD_CTL_PAD_EPDC_SDSHR; /**< SW_PAD_CTL_PAD_EPDC_SDSHR SW PAD Control Register, offset: 0x2F0 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO00|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO00; /**< SW_PAD_CTL_PAD_GPIO1_IO00 SW PAD Control Register, offset: 0x30 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO01|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO01; /**< SW_PAD_CTL_PAD_GPIO1_IO01 SW PAD Control Register, offset: 0x34 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO02|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO02; /**< SW_PAD_CTL_PAD_GPIO1_IO02 SW PAD Control Register, offset: 0x38 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO03|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO03; /**< SW_PAD_CTL_PAD_GPIO1_IO03 SW PAD Control Register, offset: 0x3C */
DECL|SW_PAD_CTL_PAD_GPIO1_IO04|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO04; /**< SW_PAD_CTL_PAD_GPIO1_IO04 SW PAD Control Register, offset: 0x40 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO05|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO05; /**< SW_PAD_CTL_PAD_GPIO1_IO05 SW PAD Control Register, offset: 0x44 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO06|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO06; /**< SW_PAD_CTL_PAD_GPIO1_IO06 SW PAD Control Register, offset: 0x48 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO07|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO07; /**< SW_PAD_CTL_PAD_GPIO1_IO07 SW PAD Control Register, offset: 0x4C */
DECL|SW_PAD_CTL_PAD_GPIO1_IO08|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO08; /**< SW_PAD_CTL_PAD_GPIO1_IO08 SW PAD Control Register, offset: 0x26C */
DECL|SW_PAD_CTL_PAD_GPIO1_IO09|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO09; /**< SW_PAD_CTL_PAD_GPIO1_IO09 SW PAD Control Register, offset: 0x270 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO10|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO10; /**< SW_PAD_CTL_PAD_GPIO1_IO10 SW PAD Control Register, offset: 0x274 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO11|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO11; /**< SW_PAD_CTL_PAD_GPIO1_IO11 SW PAD Control Register, offset: 0x278 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO12|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO12; /**< SW_PAD_CTL_PAD_GPIO1_IO12 SW PAD Control Register, offset: 0x27C */
DECL|SW_PAD_CTL_PAD_GPIO1_IO13|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO13; /**< SW_PAD_CTL_PAD_GPIO1_IO13 SW PAD Control Register, offset: 0x280 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO14|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO14; /**< SW_PAD_CTL_PAD_GPIO1_IO14 SW PAD Control Register, offset: 0x284 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO15|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO15; /**< SW_PAD_CTL_PAD_GPIO1_IO15 SW PAD Control Register, offset: 0x288 */
DECL|SW_PAD_CTL_PAD_I2C1_SCL|member|__IO uint32_t SW_PAD_CTL_PAD_I2C1_SCL; /**< SW_PAD_CTL_PAD_I2C1_SCL SW PAD Control Register, offset: 0x3B8 */
DECL|SW_PAD_CTL_PAD_I2C1_SDA|member|__IO uint32_t SW_PAD_CTL_PAD_I2C1_SDA; /**< SW_PAD_CTL_PAD_I2C1_SDA SW PAD Control Register, offset: 0x3BC */
DECL|SW_PAD_CTL_PAD_I2C2_SCL|member|__IO uint32_t SW_PAD_CTL_PAD_I2C2_SCL; /**< SW_PAD_CTL_PAD_I2C2_SCL SW PAD Control Register, offset: 0x3C0 */
DECL|SW_PAD_CTL_PAD_I2C2_SDA|member|__IO uint32_t SW_PAD_CTL_PAD_I2C2_SDA; /**< SW_PAD_CTL_PAD_I2C2_SDA SW PAD Control Register, offset: 0x3C4 */
DECL|SW_PAD_CTL_PAD_I2C3_SCL|member|__IO uint32_t SW_PAD_CTL_PAD_I2C3_SCL; /**< SW_PAD_CTL_PAD_I2C3_SCL SW PAD Control Register, offset: 0x3C8 */
DECL|SW_PAD_CTL_PAD_I2C3_SDA|member|__IO uint32_t SW_PAD_CTL_PAD_I2C3_SDA; /**< SW_PAD_CTL_PAD_I2C3_SDA SW PAD Control Register, offset: 0x3CC */
DECL|SW_PAD_CTL_PAD_I2C4_SCL|member|__IO uint32_t SW_PAD_CTL_PAD_I2C4_SCL; /**< SW_PAD_CTL_PAD_I2C4_SCL SW PAD Control Register, offset: 0x3D0 */
DECL|SW_PAD_CTL_PAD_I2C4_SDA|member|__IO uint32_t SW_PAD_CTL_PAD_I2C4_SDA; /**< SW_PAD_CTL_PAD_I2C4_SDA SW PAD Control Register, offset: 0x3D4 */
DECL|SW_PAD_CTL_PAD_JTAG_MOD|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_MOD; /**< SW_PAD_CTL_PAD_JTAG_MOD SW PAD Control Register, offset: 0x28C */
DECL|SW_PAD_CTL_PAD_JTAG_TCK|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_TCK; /**< SW_PAD_CTL_PAD_JTAG_TCK SW PAD Control Register, offset: 0x290 */
DECL|SW_PAD_CTL_PAD_JTAG_TDI|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_TDI; /**< SW_PAD_CTL_PAD_JTAG_TDI SW PAD Control Register, offset: 0x294 */
DECL|SW_PAD_CTL_PAD_JTAG_TDO|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_TDO; /**< SW_PAD_CTL_PAD_JTAG_TDO SW PAD Control Register, offset: 0x298 */
DECL|SW_PAD_CTL_PAD_JTAG_TMS|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_TMS; /**< SW_PAD_CTL_PAD_JTAG_TMS SW PAD Control Register, offset: 0x29C */
DECL|SW_PAD_CTL_PAD_JTAG_TRST_B|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_TRST_B; /**< SW_PAD_CTL_PAD_JTAG_TRST_B SW PAD Control Register, offset: 0x2A0 */
DECL|SW_PAD_CTL_PAD_LCD_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_CLK; /**< SW_PAD_CTL_PAD_LCD_CLK SW PAD Control Register, offset: 0x324 */
DECL|SW_PAD_CTL_PAD_LCD_DATA00|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA00; /**< SW_PAD_CTL_PAD_LCD_DATA00 SW PAD Control Register, offset: 0x338 */
DECL|SW_PAD_CTL_PAD_LCD_DATA01|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA01; /**< SW_PAD_CTL_PAD_LCD_DATA01 SW PAD Control Register, offset: 0x33C */
DECL|SW_PAD_CTL_PAD_LCD_DATA02|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA02; /**< SW_PAD_CTL_PAD_LCD_DATA02 SW PAD Control Register, offset: 0x340 */
DECL|SW_PAD_CTL_PAD_LCD_DATA03|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA03; /**< SW_PAD_CTL_PAD_LCD_DATA03 SW PAD Control Register, offset: 0x344 */
DECL|SW_PAD_CTL_PAD_LCD_DATA04|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA04; /**< SW_PAD_CTL_PAD_LCD_DATA04 SW PAD Control Register, offset: 0x348 */
DECL|SW_PAD_CTL_PAD_LCD_DATA05|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA05; /**< SW_PAD_CTL_PAD_LCD_DATA05 SW PAD Control Register, offset: 0x34C */
DECL|SW_PAD_CTL_PAD_LCD_DATA06|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA06; /**< SW_PAD_CTL_PAD_LCD_DATA06 SW PAD Control Register, offset: 0x350 */
DECL|SW_PAD_CTL_PAD_LCD_DATA07|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA07; /**< SW_PAD_CTL_PAD_LCD_DATA07 SW PAD Control Register, offset: 0x354 */
DECL|SW_PAD_CTL_PAD_LCD_DATA08|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA08; /**< SW_PAD_CTL_PAD_LCD_DATA08 SW PAD Control Register, offset: 0x358 */
DECL|SW_PAD_CTL_PAD_LCD_DATA09|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA09; /**< SW_PAD_CTL_PAD_LCD_DATA09 SW PAD Control Register, offset: 0x35C */
DECL|SW_PAD_CTL_PAD_LCD_DATA10|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA10; /**< SW_PAD_CTL_PAD_LCD_DATA10 SW PAD Control Register, offset: 0x360 */
DECL|SW_PAD_CTL_PAD_LCD_DATA11|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA11; /**< SW_PAD_CTL_PAD_LCD_DATA11 SW PAD Control Register, offset: 0x364 */
DECL|SW_PAD_CTL_PAD_LCD_DATA12|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA12; /**< SW_PAD_CTL_PAD_LCD_DATA12 SW PAD Control Register, offset: 0x368 */
DECL|SW_PAD_CTL_PAD_LCD_DATA13|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA13; /**< SW_PAD_CTL_PAD_LCD_DATA13 SW PAD Control Register, offset: 0x36C */
DECL|SW_PAD_CTL_PAD_LCD_DATA14|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA14; /**< SW_PAD_CTL_PAD_LCD_DATA14 SW PAD Control Register, offset: 0x370 */
DECL|SW_PAD_CTL_PAD_LCD_DATA15|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA15; /**< SW_PAD_CTL_PAD_LCD_DATA15 SW PAD Control Register, offset: 0x374 */
DECL|SW_PAD_CTL_PAD_LCD_DATA16|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA16; /**< SW_PAD_CTL_PAD_LCD_DATA16 SW PAD Control Register, offset: 0x378 */
DECL|SW_PAD_CTL_PAD_LCD_DATA17|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA17; /**< SW_PAD_CTL_PAD_LCD_DATA17 SW PAD Control Register, offset: 0x37C */
DECL|SW_PAD_CTL_PAD_LCD_DATA18|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA18; /**< SW_PAD_CTL_PAD_LCD_DATA18 SW PAD Control Register, offset: 0x380 */
DECL|SW_PAD_CTL_PAD_LCD_DATA19|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA19; /**< SW_PAD_CTL_PAD_LCD_DATA19 SW PAD Control Register, offset: 0x384 */
DECL|SW_PAD_CTL_PAD_LCD_DATA20|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA20; /**< SW_PAD_CTL_PAD_LCD_DATA20 SW PAD Control Register, offset: 0x388 */
DECL|SW_PAD_CTL_PAD_LCD_DATA21|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA21; /**< SW_PAD_CTL_PAD_LCD_DATA21 SW PAD Control Register, offset: 0x38C */
DECL|SW_PAD_CTL_PAD_LCD_DATA22|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA22; /**< SW_PAD_CTL_PAD_LCD_DATA22 SW PAD Control Register, offset: 0x390 */
DECL|SW_PAD_CTL_PAD_LCD_DATA23|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_DATA23; /**< SW_PAD_CTL_PAD_LCD_DATA23 SW PAD Control Register, offset: 0x394 */
DECL|SW_PAD_CTL_PAD_LCD_ENABLE|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_ENABLE; /**< SW_PAD_CTL_PAD_LCD_ENABLE SW PAD Control Register, offset: 0x328 */
DECL|SW_PAD_CTL_PAD_LCD_HSYNC|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_HSYNC; /**< SW_PAD_CTL_PAD_LCD_HSYNC SW PAD Control Register, offset: 0x32C */
DECL|SW_PAD_CTL_PAD_LCD_RESET|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_RESET; /**< SW_PAD_CTL_PAD_LCD_RESET SW PAD Control Register, offset: 0x334 */
DECL|SW_PAD_CTL_PAD_LCD_VSYNC|member|__IO uint32_t SW_PAD_CTL_PAD_LCD_VSYNC; /**< SW_PAD_CTL_PAD_LCD_VSYNC SW PAD Control Register, offset: 0x330 */
DECL|SW_PAD_CTL_PAD_SAI1_MCLK|member|__IO uint32_t SW_PAD_CTL_PAD_SAI1_MCLK; /**< SW_PAD_CTL_PAD_SAI1_MCLK SW PAD Control Register, offset: 0x488 */
DECL|SW_PAD_CTL_PAD_SAI1_RX_BCLK|member|__IO uint32_t SW_PAD_CTL_PAD_SAI1_RX_BCLK; /**< SW_PAD_CTL_PAD_SAI1_RX_BCLK SW PAD Control Register, offset: 0x484 */
DECL|SW_PAD_CTL_PAD_SAI1_RX_DATA|member|__IO uint32_t SW_PAD_CTL_PAD_SAI1_RX_DATA; /**< SW_PAD_CTL_PAD_SAI1_RX_DATA SW PAD Control Register, offset: 0x470 */
DECL|SW_PAD_CTL_PAD_SAI1_RX_SYNC|member|__IO uint32_t SW_PAD_CTL_PAD_SAI1_RX_SYNC; /**< SW_PAD_CTL_PAD_SAI1_RX_SYNC SW PAD Control Register, offset: 0x480 */
DECL|SW_PAD_CTL_PAD_SAI1_TX_BCLK|member|__IO uint32_t SW_PAD_CTL_PAD_SAI1_TX_BCLK; /**< SW_PAD_CTL_PAD_SAI1_TX_BCLK SW PAD Control Register, offset: 0x474 */
DECL|SW_PAD_CTL_PAD_SAI1_TX_DATA|member|__IO uint32_t SW_PAD_CTL_PAD_SAI1_TX_DATA; /**< SW_PAD_CTL_PAD_SAI1_TX_DATA SW PAD Control Register, offset: 0x47C */
DECL|SW_PAD_CTL_PAD_SAI1_TX_SYNC|member|__IO uint32_t SW_PAD_CTL_PAD_SAI1_TX_SYNC; /**< SW_PAD_CTL_PAD_SAI1_TX_SYNC SW PAD Control Register, offset: 0x478 */
DECL|SW_PAD_CTL_PAD_SAI2_RX_DATA|member|__IO uint32_t SW_PAD_CTL_PAD_SAI2_RX_DATA; /**< SW_PAD_CTL_PAD_SAI2_RX_DATA SW PAD Control Register, offset: 0x494 */
DECL|SW_PAD_CTL_PAD_SAI2_TX_BCLK|member|__IO uint32_t SW_PAD_CTL_PAD_SAI2_TX_BCLK; /**< SW_PAD_CTL_PAD_SAI2_TX_BCLK SW PAD Control Register, offset: 0x490 */
DECL|SW_PAD_CTL_PAD_SAI2_TX_DATA|member|__IO uint32_t SW_PAD_CTL_PAD_SAI2_TX_DATA; /**< SW_PAD_CTL_PAD_SAI2_TX_DATA SW PAD Control Register, offset: 0x498 */
DECL|SW_PAD_CTL_PAD_SAI2_TX_SYNC|member|__IO uint32_t SW_PAD_CTL_PAD_SAI2_TX_SYNC; /**< SW_PAD_CTL_PAD_SAI2_TX_SYNC SW PAD Control Register, offset: 0x48C */
DECL|SW_PAD_CTL_PAD_SD1_CD_B|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_CD_B; /**< SW_PAD_CTL_PAD_SD1_CD_B SW PAD Control Register, offset: 0x3F8 */
DECL|SW_PAD_CTL_PAD_SD1_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_CLK; /**< SW_PAD_CTL_PAD_SD1_CLK SW PAD Control Register, offset: 0x404 */
DECL|SW_PAD_CTL_PAD_SD1_CMD|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_CMD; /**< SW_PAD_CTL_PAD_SD1_CMD SW PAD Control Register, offset: 0x408 */
DECL|SW_PAD_CTL_PAD_SD1_DATA0|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_DATA0; /**< SW_PAD_CTL_PAD_SD1_DATA0 SW PAD Control Register, offset: 0x40C */
DECL|SW_PAD_CTL_PAD_SD1_DATA1|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_DATA1; /**< SW_PAD_CTL_PAD_SD1_DATA1 SW PAD Control Register, offset: 0x410 */
DECL|SW_PAD_CTL_PAD_SD1_DATA2|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_DATA2; /**< SW_PAD_CTL_PAD_SD1_DATA2 SW PAD Control Register, offset: 0x414 */
DECL|SW_PAD_CTL_PAD_SD1_DATA3|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_DATA3; /**< SW_PAD_CTL_PAD_SD1_DATA3 SW PAD Control Register, offset: 0x418 */
DECL|SW_PAD_CTL_PAD_SD1_RESET_B|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_RESET_B; /**< SW_PAD_CTL_PAD_SD1_RESET_B SW PAD Control Register, offset: 0x400 */
DECL|SW_PAD_CTL_PAD_SD1_WP|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_WP; /**< SW_PAD_CTL_PAD_SD1_WP SW PAD Control Register, offset: 0x3FC */
DECL|SW_PAD_CTL_PAD_SD2_CD_B|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_CD_B; /**< SW_PAD_CTL_PAD_SD2_CD_B SW PAD Control Register, offset: 0x41C */
DECL|SW_PAD_CTL_PAD_SD2_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_CLK; /**< SW_PAD_CTL_PAD_SD2_CLK SW PAD Control Register, offset: 0x428 */
DECL|SW_PAD_CTL_PAD_SD2_CMD|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_CMD; /**< SW_PAD_CTL_PAD_SD2_CMD SW PAD Control Register, offset: 0x42C */
DECL|SW_PAD_CTL_PAD_SD2_DATA0|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_DATA0; /**< SW_PAD_CTL_PAD_SD2_DATA0 SW PAD Control Register, offset: 0x430 */
DECL|SW_PAD_CTL_PAD_SD2_DATA1|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_DATA1; /**< SW_PAD_CTL_PAD_SD2_DATA1 SW PAD Control Register, offset: 0x434 */
DECL|SW_PAD_CTL_PAD_SD2_DATA2|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_DATA2; /**< SW_PAD_CTL_PAD_SD2_DATA2 SW PAD Control Register, offset: 0x438 */
DECL|SW_PAD_CTL_PAD_SD2_DATA3|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_DATA3; /**< SW_PAD_CTL_PAD_SD2_DATA3 SW PAD Control Register, offset: 0x43C */
DECL|SW_PAD_CTL_PAD_SD2_RESET_B|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_RESET_B; /**< SW_PAD_CTL_PAD_SD2_RESET_B SW PAD Control Register, offset: 0x424 */
DECL|SW_PAD_CTL_PAD_SD2_WP|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_WP; /**< SW_PAD_CTL_PAD_SD2_WP SW PAD Control Register, offset: 0x420 */
DECL|SW_PAD_CTL_PAD_SD3_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_CLK; /**< SW_PAD_CTL_PAD_SD3_CLK SW PAD Control Register, offset: 0x440 */
DECL|SW_PAD_CTL_PAD_SD3_CMD|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_CMD; /**< SW_PAD_CTL_PAD_SD3_CMD SW PAD Control Register, offset: 0x444 */
DECL|SW_PAD_CTL_PAD_SD3_DATA0|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA0; /**< SW_PAD_CTL_PAD_SD3_DATA0 SW PAD Control Register, offset: 0x448 */
DECL|SW_PAD_CTL_PAD_SD3_DATA1|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA1; /**< SW_PAD_CTL_PAD_SD3_DATA1 SW PAD Control Register, offset: 0x44C */
DECL|SW_PAD_CTL_PAD_SD3_DATA2|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA2; /**< SW_PAD_CTL_PAD_SD3_DATA2 SW PAD Control Register, offset: 0x450 */
DECL|SW_PAD_CTL_PAD_SD3_DATA3|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA3; /**< SW_PAD_CTL_PAD_SD3_DATA3 SW PAD Control Register, offset: 0x454 */
DECL|SW_PAD_CTL_PAD_SD3_DATA4|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA4; /**< SW_PAD_CTL_PAD_SD3_DATA4 SW PAD Control Register, offset: 0x458 */
DECL|SW_PAD_CTL_PAD_SD3_DATA5|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA5; /**< SW_PAD_CTL_PAD_SD3_DATA5 SW PAD Control Register, offset: 0x45C */
DECL|SW_PAD_CTL_PAD_SD3_DATA6|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA6; /**< SW_PAD_CTL_PAD_SD3_DATA6 SW PAD Control Register, offset: 0x460 */
DECL|SW_PAD_CTL_PAD_SD3_DATA7|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA7; /**< SW_PAD_CTL_PAD_SD3_DATA7 SW PAD Control Register, offset: 0x464 */
DECL|SW_PAD_CTL_PAD_SD3_RESET_B|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_RESET_B; /**< SW_PAD_CTL_PAD_SD3_RESET_B SW PAD Control Register, offset: 0x46C */
DECL|SW_PAD_CTL_PAD_SD3_STROBE|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_STROBE; /**< SW_PAD_CTL_PAD_SD3_STROBE SW PAD Control Register, offset: 0x468 */
DECL|SW_PAD_CTL_PAD_SRC_POR_B|member|__IO uint32_t SW_PAD_CTL_PAD_SRC_POR_B; /**< SW_PAD_CTL_PAD_SRC_POR_B SW PAD Control Register, offset: 0x24 */
DECL|SW_PAD_CTL_PAD_TEST_MODE|member|__IO uint32_t SW_PAD_CTL_PAD_TEST_MODE; /**< SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register, offset: 0x20 */
DECL|SW_PAD_CTL_PAD_UART1_RX_DATA|member|__IO uint32_t SW_PAD_CTL_PAD_UART1_RX_DATA; /**< SW_PAD_CTL_PAD_UART1_RX_DATA SW PAD Control Register, offset: 0x398 */
DECL|SW_PAD_CTL_PAD_UART1_TX_DATA|member|__IO uint32_t SW_PAD_CTL_PAD_UART1_TX_DATA; /**< SW_PAD_CTL_PAD_UART1_TX_DATA SW PAD Control Register, offset: 0x39C */
DECL|SW_PAD_CTL_PAD_UART2_RX_DATA|member|__IO uint32_t SW_PAD_CTL_PAD_UART2_RX_DATA; /**< SW_PAD_CTL_PAD_UART2_RX_DATA SW PAD Control Register, offset: 0x3A0 */
DECL|SW_PAD_CTL_PAD_UART2_TX_DATA|member|__IO uint32_t SW_PAD_CTL_PAD_UART2_TX_DATA; /**< SW_PAD_CTL_PAD_UART2_TX_DATA SW PAD Control Register, offset: 0x3A4 */
DECL|SW_PAD_CTL_PAD_UART3_CTS_B|member|__IO uint32_t SW_PAD_CTL_PAD_UART3_CTS_B; /**< SW_PAD_CTL_PAD_UART3_CTS_B SW PAD Control Register, offset: 0x3B4 */
DECL|SW_PAD_CTL_PAD_UART3_RTS_B|member|__IO uint32_t SW_PAD_CTL_PAD_UART3_RTS_B; /**< SW_PAD_CTL_PAD_UART3_RTS_B SW PAD Control Register, offset: 0x3B0 */
DECL|SW_PAD_CTL_PAD_UART3_RX_DATA|member|__IO uint32_t SW_PAD_CTL_PAD_UART3_RX_DATA; /**< SW_PAD_CTL_PAD_UART3_RX_DATA SW PAD Control Register, offset: 0x3A8 */
DECL|SW_PAD_CTL_PAD_UART3_TX_DATA|member|__IO uint32_t SW_PAD_CTL_PAD_UART3_TX_DATA; /**< SW_PAD_CTL_PAD_UART3_TX_DATA SW PAD Control Register, offset: 0x3AC */
DECL|SW_STICKY|member|__IO uint32_t SW_STICKY; /**< Sticky bit Register, offset: 0xB0 */
DECL|SYNCONF|member|__IO uint32_t SYNCONF; /**< Synchronization Configuration, offset: 0x8C */
DECL|SYNC_DELAY|member|__IO uint32_t SYNC_DELAY; /**< LCD working insync mode with CSI for VSYNC delay, offset: 0x260 */
DECL|SYNC|member|__IO uint32_t SYNC; /**< Synchronization, offset: 0x58 */
DECL|SYS_CTRL|member|__IO uint32_t SYS_CTRL; /**< System Control, offset: 0x2C */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /**< Cortex-M4 System Tick Interrupt */
DECL|TACC|member|__IO uint32_t TACC; /**< Transmit Accelerator Function Configuration, offset: 0x1C0 */
DECL|TAEM|member|__IO uint32_t TAEM; /**< Transmit FIFO Almost Empty Threshold, offset: 0x1A4 */
DECL|TAFL|member|__IO uint32_t TAFL; /**< Transmit FIFO Almost Full Threshold, offset: 0x1A8 */
DECL|TARGET_ROOT_CLR|member|__IO uint32_t TARGET_ROOT_CLR; /**< Target Register, array offset: 0x8008, array step: 0x80 */
DECL|TARGET_ROOT_SET|member|__IO uint32_t TARGET_ROOT_SET; /**< Target Register, array offset: 0x8004, array step: 0x80 */
DECL|TARGET_ROOT_TOG|member|__IO uint32_t TARGET_ROOT_TOG; /**< Target Register, array offset: 0x800C, array step: 0x80 */
DECL|TARGET_ROOT|member|__IO uint32_t TARGET_ROOT; /**< Target Register, array offset: 0x8000, array step: 0x80 */
DECL|TBDR|member|__IO uint32_t TBDR; /**< TX Buffer Data Register, offset: 0x154 */
DECL|TBSR|member|__I uint32_t TBSR; /**< TX Buffer Status Register, offset: 0x150 */
DECL|TCCR|member|__IO uint32_t TCCR; /**< Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 */
DECL|TCE_CTRL_CLR|member|__IO uint32_t TCE_CTRL_CLR; /**< EPDC Timing Control Engine Control Register, offset: 0x208 */
DECL|TCE_CTRL_SET|member|__IO uint32_t TCE_CTRL_SET; /**< EPDC Timing Control Engine Control Register, offset: 0x204 */
DECL|TCE_CTRL_TOG|member|__IO uint32_t TCE_CTRL_TOG; /**< EPDC Timing Control Engine Control Register, offset: 0x20C */
DECL|TCE_CTRL|member|__IO uint32_t TCE_CTRL; /**< EPDC Timing Control Engine Control Register, offset: 0x200 */
DECL|TCE_GDCFG_CLR|member|__IO uint32_t TCE_GDCFG_CLR; /**< EPDC Timing Control Engine Gate-Driver Config Register, offset: 0x248 */
DECL|TCE_GDCFG_SET|member|__IO uint32_t TCE_GDCFG_SET; /**< EPDC Timing Control Engine Gate-Driver Config Register, offset: 0x244 */
DECL|TCE_GDCFG_TOG|member|__IO uint32_t TCE_GDCFG_TOG; /**< EPDC Timing Control Engine Gate-Driver Config Register, offset: 0x24C */
DECL|TCE_GDCFG|member|__IO uint32_t TCE_GDCFG; /**< EPDC Timing Control Engine Gate-Driver Config Register, offset: 0x240 */
DECL|TCE_HSCAN1_CLR|member|__IO uint32_t TCE_HSCAN1_CLR; /**< EPDC Timing Control Engine Horizontal Timing Register 1, offset: 0x268 */
DECL|TCE_HSCAN1_SET|member|__IO uint32_t TCE_HSCAN1_SET; /**< EPDC Timing Control Engine Horizontal Timing Register 1, offset: 0x264 */
DECL|TCE_HSCAN1_TOG|member|__IO uint32_t TCE_HSCAN1_TOG; /**< EPDC Timing Control Engine Horizontal Timing Register 1, offset: 0x26C */
DECL|TCE_HSCAN1|member|__IO uint32_t TCE_HSCAN1; /**< EPDC Timing Control Engine Horizontal Timing Register 1, offset: 0x260 */
DECL|TCE_HSCAN2_CLR|member|__IO uint32_t TCE_HSCAN2_CLR; /**< EPDC Timing Control Engine Horizontal Timing Register 2, offset: 0x288 */
DECL|TCE_HSCAN2_SET|member|__IO uint32_t TCE_HSCAN2_SET; /**< EPDC Timing Control Engine Horizontal Timing Register 2, offset: 0x284 */
DECL|TCE_HSCAN2_TOG|member|__IO uint32_t TCE_HSCAN2_TOG; /**< EPDC Timing Control Engine Horizontal Timing Register 2, offset: 0x28C */
DECL|TCE_HSCAN2|member|__IO uint32_t TCE_HSCAN2; /**< EPDC Timing Control Engine Horizontal Timing Register 2, offset: 0x280 */
DECL|TCE_OE_CLR|member|__IO uint32_t TCE_OE_CLR; /**< EPDC Timing Control Engine OE timing control Register, offset: 0x2C8 */
DECL|TCE_OE_SET|member|__IO uint32_t TCE_OE_SET; /**< EPDC Timing Control Engine OE timing control Register, offset: 0x2C4 */
DECL|TCE_OE_TOG|member|__IO uint32_t TCE_OE_TOG; /**< EPDC Timing Control Engine OE timing control Register, offset: 0x2CC */
DECL|TCE_OE|member|__IO uint32_t TCE_OE; /**< EPDC Timing Control Engine OE timing control Register, offset: 0x2C0 */
DECL|TCE_POLARITY_CLR|member|__IO uint32_t TCE_POLARITY_CLR; /**< EPDC Timing Control Engine Driver Polarity Register, offset: 0x2E8 */
DECL|TCE_POLARITY_SET|member|__IO uint32_t TCE_POLARITY_SET; /**< EPDC Timing Control Engine Driver Polarity Register, offset: 0x2E4 */
DECL|TCE_POLARITY_TOG|member|__IO uint32_t TCE_POLARITY_TOG; /**< EPDC Timing Control Engine Driver Polarity Register, offset: 0x2EC */
DECL|TCE_POLARITY|member|__IO uint32_t TCE_POLARITY; /**< EPDC Timing Control Engine Driver Polarity Register, offset: 0x2E0 */
DECL|TCE_SDCFG_CLR|member|__IO uint32_t TCE_SDCFG_CLR; /**< EPDC Timing Control Engine Source-Driver Config Register, offset: 0x228 */
DECL|TCE_SDCFG_SET|member|__IO uint32_t TCE_SDCFG_SET; /**< EPDC Timing Control Engine Source-Driver Config Register, offset: 0x224 */
DECL|TCE_SDCFG_TOG|member|__IO uint32_t TCE_SDCFG_TOG; /**< EPDC Timing Control Engine Source-Driver Config Register, offset: 0x22C */
DECL|TCE_SDCFG|member|__IO uint32_t TCE_SDCFG; /**< EPDC Timing Control Engine Source-Driver Config Register, offset: 0x220 */
DECL|TCE_TIMING1_CLR|member|__IO uint32_t TCE_TIMING1_CLR; /**< EPDC Timing Control Engine Timing Register 1, offset: 0x308 */
DECL|TCE_TIMING1_SET|member|__IO uint32_t TCE_TIMING1_SET; /**< EPDC Timing Control Engine Timing Register 1, offset: 0x304 */
DECL|TCE_TIMING1_TOG|member|__IO uint32_t TCE_TIMING1_TOG; /**< EPDC Timing Control Engine Timing Register 1, offset: 0x30C */
DECL|TCE_TIMING1|member|__IO uint32_t TCE_TIMING1; /**< EPDC Timing Control Engine Timing Register 1, offset: 0x300 */
DECL|TCE_TIMING2_CLR|member|__IO uint32_t TCE_TIMING2_CLR; /**< EPDC Timing Control Engine Timing Register 2, offset: 0x318 */
DECL|TCE_TIMING2_SET|member|__IO uint32_t TCE_TIMING2_SET; /**< EPDC Timing Control Engine Timing Register 2, offset: 0x314 */
DECL|TCE_TIMING2_TOG|member|__IO uint32_t TCE_TIMING2_TOG; /**< EPDC Timing Control Engine Timing Register 2, offset: 0x31C */
DECL|TCE_TIMING2|member|__IO uint32_t TCE_TIMING2; /**< EPDC Timing Control Engine Timing Register 2, offset: 0x310 */
DECL|TCE_TIMING3_CLR|member|__IO uint32_t TCE_TIMING3_CLR; /**< EPDC Timing Control Engine Timing Register 3, offset: 0x328 */
DECL|TCE_TIMING3_SET|member|__IO uint32_t TCE_TIMING3_SET; /**< EPDC Timing Control Engine Timing Register 3, offset: 0x324 */
DECL|TCE_TIMING3_TOG|member|__IO uint32_t TCE_TIMING3_TOG; /**< EPDC Timing Control Engine Timing Register 3, offset: 0x32C */
DECL|TCE_TIMING3|member|__IO uint32_t TCE_TIMING3; /**< EPDC Timing Control Engine Timing Register 3, offset: 0x320 */
DECL|TCE_VSCAN_CLR|member|__IO uint32_t TCE_VSCAN_CLR; /**< EPDC Timing Control Engine Vertical Timing Register, offset: 0x2A8 */
DECL|TCE_VSCAN_SET|member|__IO uint32_t TCE_VSCAN_SET; /**< EPDC Timing Control Engine Vertical Timing Register, offset: 0x2A4 */
DECL|TCE_VSCAN_TOG|member|__IO uint32_t TCE_VSCAN_TOG; /**< EPDC Timing Control Engine Vertical Timing Register, offset: 0x2AC */
DECL|TCE_VSCAN|member|__IO uint32_t TCE_VSCAN; /**< EPDC Timing Control Engine Vertical Timing Register, offset: 0x2A0 */
DECL|TCR1|member|__IO uint32_t TCR1; /**< SAI Transmit Configuration 1 Register, offset: 0x4 */
DECL|TCR2|member|__IO uint32_t TCR2; /**< SAI Transmit Configuration 2 Register, offset: 0x8 */
DECL|TCR3|member|__IO uint32_t TCR3; /**< SAI Transmit Configuration 3 Register, offset: 0xC */
DECL|TCR4|member|__IO uint32_t TCR4; /**< SAI Transmit Configuration 4 Register, offset: 0x10 */
DECL|TCR5|member|__IO uint32_t TCR5; /**< SAI Transmit Configuration 5 Register, offset: 0x14 */
DECL|TCR|member|__IO uint32_t TCR; /**< Transmit Control Register, offset: 0xC4 */
DECL|TCSR|member|__IO uint32_t TCSR; /**< SAI Transmit Control Register, offset: 0x0 */
DECL|TCSR|member|__IO uint32_t TCSR; /**< Timer Control Status Register, array offset: 0x608, array step: 0x8 */
DECL|TC|member|} TC[4];
DECL|TDAR1|member|__IO uint32_t TDAR1; /**< Transmit Descriptor Active Register - Ring 1, offset: 0x1E4 */
DECL|TDAR2|member|__IO uint32_t TDAR2; /**< Transmit Descriptor Active Register - Ring 2, offset: 0x1EC */
DECL|TDAR|member|__IO uint32_t TDAR; /**< Transmit Descriptor Active Register, offset: 0x14 */
DECL|TDR|member|__O uint32_t TDR[1]; /**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 */
DECL|TDSR1|member|__IO uint32_t TDSR1; /**< Transmit Buffer Descriptor Ring 1 Start Register, offset: 0x164 */
DECL|TDSR2|member|__IO uint32_t TDSR2; /**< Transmit Buffer Descriptor Ring 2 Start Register, offset: 0x170 */
DECL|TDSR|member|__IO uint32_t TDSR; /**< Transmit Buffer Descriptor Ring , offset: 0x184 */
DECL|TEMPMON_BASE_ADDRS|macro|TEMPMON_BASE_ADDRS
DECL|TEMPMON_BASE_PTRS|macro|TEMPMON_BASE_PTRS
DECL|TEMPMON_BASE_PTR|macro|TEMPMON_BASE_PTR
DECL|TEMPMON_BASE|macro|TEMPMON_BASE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_HIGH_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_HIGH_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_HIGH_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_HIGH_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_HIGH_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_HIGH_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_LOW_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_LOW_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_LOW_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_PANIC_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_PANIC_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_RSVD1_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_RSVD1_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_RSVD1_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_RSVD1_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_RSVD1|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_RSVD1
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_CLR
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_HIGH_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_HIGH_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_HIGH_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_HIGH_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_HIGH_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_HIGH_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_LOW_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_LOW_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_LOW_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_PANIC_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_PANIC_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_RSVD1_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_RSVD1_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_RSVD1_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_RSVD1_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_RSVD1|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_RSVD1
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_HIGH_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_HIGH_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_HIGH_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_HIGH_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_HIGH_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_HIGH_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_LOW_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_LOW_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_LOW_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_PANIC_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_PANIC_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_RSVD1_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_RSVD1_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_RSVD1_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_RSVD1_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_RSVD1|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET_RSVD1
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_SET|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_SET
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_HIGH_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_HIGH_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_HIGH_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_HIGH_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_HIGH_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_HIGH_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_LOW_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_LOW_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_LOW_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_PANIC_ALARM_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_PANIC_ALARM_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_RSVD1_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_RSVD1_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_RSVD1_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_RSVD1_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_RSVD1|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG_RSVD1
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG|macro|TEMPMON_HW_ANADIG_TEMPSENSE0_TOG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE0|macro|TEMPMON_HW_ANADIG_TEMPSENSE0
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_FINISHED_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_FINISHED_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_FINISHED_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_FINISHED_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_MEASURE_FREQ_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_MEASURE_FREQ_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_MEASURE_FREQ|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_MEASURE_FREQ
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_MEASURE_TEMP_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_MEASURE_TEMP_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_MEASURE_TEMP_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_MEASURE_TEMP_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_POWER_DOWN_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_POWER_DOWN_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_POWER_DOWN_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_POWER_DOWN_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_RSVD0_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_RSVD0_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_RSVD0_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_RSVD0_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_RSVD0|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_RSVD0
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_TEMP_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_TEMP_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_TEMP_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_TEMP_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_TEMP_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR_TEMP_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_CLR
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_FINISHED_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_FINISHED_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_FINISHED_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_FINISHED_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_MEASURE_FREQ_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_MEASURE_FREQ_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_MEASURE_FREQ_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_MEASURE_FREQ_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_MEASURE_FREQ|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_MEASURE_FREQ
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_MEASURE_TEMP_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_MEASURE_TEMP_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_MEASURE_TEMP_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_MEASURE_TEMP_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_POWER_DOWN_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_POWER_DOWN_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_POWER_DOWN_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_POWER_DOWN_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_RSVD0_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_RSVD0_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_RSVD0_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_RSVD0_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_RSVD0|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_RSVD0
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_FINISHED_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_FINISHED_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_FINISHED_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_FINISHED_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_MEASURE_FREQ_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_MEASURE_FREQ_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_MEASURE_FREQ|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_MEASURE_FREQ
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_MEASURE_TEMP_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_MEASURE_TEMP_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_MEASURE_TEMP_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_MEASURE_TEMP_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_POWER_DOWN_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_POWER_DOWN_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_POWER_DOWN_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_POWER_DOWN_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_RSVD0_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_RSVD0_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_RSVD0_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_RSVD0_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_RSVD0|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_RSVD0
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_TEMP_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_TEMP_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_TEMP_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_TEMP_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_TEMP_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET_TEMP_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_SET|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_SET
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TEMP_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TEMP_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TEMP_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TEMP_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TEMP_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TEMP_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_FINISHED_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_FINISHED_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_FINISHED_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_FINISHED_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_MEASURE_FREQ_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_MEASURE_FREQ_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_MEASURE_FREQ|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_MEASURE_FREQ
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_MEASURE_TEMP_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_MEASURE_TEMP_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_MEASURE_TEMP_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_MEASURE_TEMP_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_POWER_DOWN_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_POWER_DOWN_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_POWER_DOWN_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_POWER_DOWN_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_RSVD0_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_RSVD0_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_RSVD0_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_RSVD0_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_RSVD0|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_RSVD0
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_TEMP_VALUE_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_TEMP_VALUE_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_TEMP_VALUE_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_TEMP_VALUE_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_TEMP_VALUE|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG_TEMP_VALUE
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG|macro|TEMPMON_HW_ANADIG_TEMPSENSE1_TOG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE1|macro|TEMPMON_HW_ANADIG_TEMPSENSE1
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD0_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD0_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD0_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD0_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD0|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD0
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD1_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD1_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD1_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD1_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD1|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD1
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD2_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD2_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD2_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD2_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD2|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_RSVD2
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_SLOPE_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_SLOPE_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_SLOPE_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_SLOPE_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_SLOPE_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_SLOPE_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_VREF_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_VREF_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_VREF_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_VREF_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_VREF_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_BUF_VREF_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_EN_READ_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_EN_READ_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_EN_READ_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_EN_READ_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_MUX_ADDR_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_MUX_ADDR_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_MUX_ADDR_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_MUX_ADDR_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_MUX_ADDR|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_MUX_ADDR
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_VREF_VBE_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_VREF_VBE_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_VREF_VBE_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_VREF_VBE_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_VREF_VBE_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR_T_VREF_VBE_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_CLR
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD0_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD0_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD0_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD0_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD0|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD0
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD1_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD1_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD1_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD1_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD1|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD1
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD2_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD2_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD2_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD2_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD2|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_RSVD2
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD0_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD0_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD0_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD0_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD0|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD0
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD1_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD1_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD1_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD1_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD1|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD1
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD2_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD2_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD2_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD2_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD2|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD2
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_SLOPE_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_SLOPE_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_SLOPE_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_SLOPE_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_SLOPE_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_SLOPE_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_VREF_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_VREF_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_VREF_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_VREF_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_VREF_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_BUF_VREF_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_EN_READ_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_EN_READ_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_EN_READ_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_EN_READ_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_MUX_ADDR_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_MUX_ADDR_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_MUX_ADDR_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_MUX_ADDR_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_MUX_ADDR|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_MUX_ADDR
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_VREF_VBE_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_VREF_VBE_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_VREF_VBE_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_VREF_VBE_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_VREF_VBE_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_T_VREF_VBE_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_REG|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_REG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD0_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD0_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD0_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD0_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD0|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD0
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD1_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD1_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD1_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD1_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD1|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD1
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD2_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD2_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD2_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD2_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD2|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_RSVD2
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_SLOPE_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_SLOPE_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_SLOPE_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_SLOPE_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_SLOPE_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_SLOPE_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_VREF_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_VREF_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_VREF_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_VREF_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_VREF_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_BUF_VREF_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_EN_READ_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_EN_READ_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_EN_READ_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_EN_READ_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_MUX_ADDR_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_MUX_ADDR_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_MUX_ADDR_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_MUX_ADDR_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_MUX_ADDR|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_MUX_ADDR
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_VREF_VBE_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_VREF_VBE_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_VREF_VBE_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_VREF_VBE_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_VREF_VBE_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG_T_VREF_VBE_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_TOG
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_SLOPE_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_SLOPE_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_SLOPE_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_SLOPE_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_SLOPE_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_SLOPE_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_VREF_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_VREF_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_VREF_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_VREF_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_VREF_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_BUF_VREF_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_EN_READ_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_EN_READ_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_EN_READ_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_EN_READ_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_MUX_ADDR_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_MUX_ADDR_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_MUX_ADDR_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_MUX_ADDR_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_MUX_ADDR|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_MUX_ADDR
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_VREF_VBE_SEL_MASK|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_VREF_VBE_SEL_MASK
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_VREF_VBE_SEL_SHIFT|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_VREF_VBE_SEL_SHIFT
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_VREF_VBE_SEL|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_T_VREF_VBE_SEL
DECL|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM|macro|TEMPMON_HW_ANADIG_TEMPSENSE_TRIM
DECL|TEMPMON_MemMapPtr|typedef|} TEMPMON_Type, *TEMPMON_MemMapPtr;
DECL|TEMPMON_Type|typedef|} TEMPMON_Type, *TEMPMON_MemMapPtr;
DECL|TEMPMON|macro|TEMPMON
DECL|TEMP|member|__IO uint32_t TEMP; /**< EPDC Temperature Register, offset: 0x1A0 */
DECL|TESTER0|member|__IO uint32_t TESTER0; /**< Value of OTP Bank0 Word1 (Tester Information), offset: 0x410 */
DECL|TESTER1|member|__IO uint32_t TESTER1; /**< Value of OTP Bank0 Word2 (Tester Information), offset: 0x420 */
DECL|TESTER2|member|__IO uint32_t TESTER2; /**< Value of OTP Bank0 Word3 (Tester Information), offset: 0x430 */
DECL|TESTER3|member|__IO uint32_t TESTER3; /**< Value of OTP Bank1 Word0 (Tester Information), offset: 0x440 */
DECL|TESTER4|member|__IO uint32_t TESTER4; /**< Value of OTP Bank1 Word1 (Tester Information), offset: 0x450 */
DECL|TESTER5|member|__IO uint32_t TESTER5; /**< Value of OTP Bank1 Word2 (Tester Information), offset: 0x460 */
DECL|TESTREG|member|__IO uint32_t TESTREG; /**< Test Control Register, offset: 0x20 */
DECL|TFR|member|__I uint32_t TFR[1]; /**< SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 */
DECL|TFWR|member|__IO uint32_t TFWR; /**< Transmit FIFO Watermark Register, offset: 0x144 */
DECL|TGSR|member|__IO uint32_t TGSR; /**< Timer Global Status Register, offset: 0x604 */
DECL|THRES|member|__IO uint32_t THRES; /**< eLCDIF Threshold Register, offset: 0x200 */
DECL|TIMEOUT|member|__IO uint32_t TIMEOUT; /**< , offset: 0x14 */
DECL|TIMER_UNIT|member|__IO uint32_t TIMER_UNIT; /**< Timer Unit, offset: 0x90 */
DECL|TIMER|member|__IO uint32_t TIMER; /**< Free Running Timer Register, offset: 0x8 */
DECL|TIMING0|member|__IO uint32_t TIMING0; /**< GPMI Timing Register 0 Description, offset: 0x70 */
DECL|TIMING1|member|__IO uint32_t TIMING1; /**< GPMI Timing Register 1 Description, offset: 0x80 */
DECL|TIMING2|member|__IO uint32_t TIMING2; /**< GPMI Timing Register 2 Description, offset: 0x90 */
DECL|TIMING|member|__IO uint32_t TIMING; /**< LCD Interface Timing Register, offset: 0x60 */
DECL|TIMING|member|__IO uint32_t TIMING; /**< OTP Controller Timing Register, offset: 0x10 */
DECL|TIPG|member|__IO uint32_t TIPG; /**< Transmit Inter-Packet Gap, offset: 0x1AC */
DECL|TMR|member|__IO uint32_t TMR; /**< SAI Transmit Mask Register, offset: 0x60 */
DECL|TPR_IRQn|enumerator|TPR_IRQn = 104, /**< IRQ TPR IRQ */
DECL|TRANSFER_COUNT|member|__IO uint32_t TRANSFER_COUNT; /**< eLCDIF Horizontal and Vertical Valid Data Count Register, offset: 0x30 */
DECL|TR|member|__IO uint32_t TR[4]; /**< Processor B Transmit Register 0, array offset: 0x0, array step: 0x4 */
DECL|TSEM|member|__IO uint32_t TSEM; /**< Transmit FIFO Section Empty Threshold, offset: 0x1A0 */
DECL|TUNING_CTRL|member|__IO uint32_t TUNING_CTRL; /**< Tuning Control Register, offset: 0xCC */
DECL|TXDATA|member|__O uint32_t TXDATA; /**< Transmit Data Register, offset: 0x4 */
DECL|TXFILLTUNING|member|__IO uint32_t TXFILLTUNING; /**< TX FIFO Fill Tuning, offset: 0x164 */
DECL|TXIC|member|__IO uint32_t TXIC[3]; /**< Transmit Interrupt Coalescing Register, array offset: 0xF0, array step: 0x4 */
DECL|TZASC1_IRQn|enumerator|TZASC1_IRQn = 108, /**< TZASC (PL380) interrupt */
DECL|UART1_BASE_PTR|macro|UART1_BASE_PTR
DECL|UART1_BASE|macro|UART1_BASE
DECL|UART1_IRQn|enumerator|UART1_IRQn = 26, /**< UART-1 ORed interrupt */
DECL|UART1_ONEMS|macro|UART1_ONEMS
DECL|UART1_RTS_B_SELECT_INPUT|member|__IO uint32_t UART1_RTS_B_SELECT_INPUT; /**< UART1_RTS_B_SELECT_INPUT DAISY Register, offset: 0x6F0 */
DECL|UART1_RX_DATA_SELECT_INPUT|member|__IO uint32_t UART1_RX_DATA_SELECT_INPUT; /**< UART1_RX_DATA_SELECT_INPUT DAISY Register, offset: 0x6F4 */
DECL|UART1_UBIR|macro|UART1_UBIR
DECL|UART1_UBMR|macro|UART1_UBMR
DECL|UART1_UBRC|macro|UART1_UBRC
DECL|UART1_UCR1|macro|UART1_UCR1
DECL|UART1_UCR2|macro|UART1_UCR2
DECL|UART1_UCR3|macro|UART1_UCR3
DECL|UART1_UCR4|macro|UART1_UCR4
DECL|UART1_UESC|macro|UART1_UESC
DECL|UART1_UFCR|macro|UART1_UFCR
DECL|UART1_UMCR|macro|UART1_UMCR
DECL|UART1_URXD|macro|UART1_URXD
DECL|UART1_USR1|macro|UART1_USR1
DECL|UART1_USR2|macro|UART1_USR2
DECL|UART1_UTIM|macro|UART1_UTIM
DECL|UART1_UTS|macro|UART1_UTS
DECL|UART1_UTXD|macro|UART1_UTXD
DECL|UART1|macro|UART1
DECL|UART2_BASE_PTR|macro|UART2_BASE_PTR
DECL|UART2_BASE|macro|UART2_BASE
DECL|UART2_IRQn|enumerator|UART2_IRQn = 27, /**< UART-2 ORed interrupt */
DECL|UART2_ONEMS|macro|UART2_ONEMS
DECL|UART2_RTS_B_SELECT_INPUT|member|__IO uint32_t UART2_RTS_B_SELECT_INPUT; /**< UART2_RTS_B_SELECT_INPUT DAISY Register, offset: 0x6F8 */
DECL|UART2_RX_DATA_SELECT_INPUT|member|__IO uint32_t UART2_RX_DATA_SELECT_INPUT; /**< UART2_RX_DATA_SELECT_INPUT DAISY Register, offset: 0x6FC */
DECL|UART2_UBIR|macro|UART2_UBIR
DECL|UART2_UBMR|macro|UART2_UBMR
DECL|UART2_UBRC|macro|UART2_UBRC
DECL|UART2_UCR1|macro|UART2_UCR1
DECL|UART2_UCR2|macro|UART2_UCR2
DECL|UART2_UCR3|macro|UART2_UCR3
DECL|UART2_UCR4|macro|UART2_UCR4
DECL|UART2_UESC|macro|UART2_UESC
DECL|UART2_UFCR|macro|UART2_UFCR
DECL|UART2_UMCR|macro|UART2_UMCR
DECL|UART2_URXD|macro|UART2_URXD
DECL|UART2_USR1|macro|UART2_USR1
DECL|UART2_USR2|macro|UART2_USR2
DECL|UART2_UTIM|macro|UART2_UTIM
DECL|UART2_UTS|macro|UART2_UTS
DECL|UART2_UTXD|macro|UART2_UTXD
DECL|UART2|macro|UART2
DECL|UART3_BASE_PTR|macro|UART3_BASE_PTR
DECL|UART3_BASE|macro|UART3_BASE
DECL|UART3_IRQn|enumerator|UART3_IRQn = 28, /**< UART-3 ORed interrupt */
DECL|UART3_ONEMS|macro|UART3_ONEMS
DECL|UART3_RTS_B_SELECT_INPUT|member|__IO uint32_t UART3_RTS_B_SELECT_INPUT; /**< UART3_RTS_B_SELECT_INPUT DAISY Register, offset: 0x700 */
DECL|UART3_RX_DATA_SELECT_INPUT|member|__IO uint32_t UART3_RX_DATA_SELECT_INPUT; /**< UART3_RX_DATA_SELECT_INPUT DAISY Register, offset: 0x704 */
DECL|UART3_UBIR|macro|UART3_UBIR
DECL|UART3_UBMR|macro|UART3_UBMR
DECL|UART3_UBRC|macro|UART3_UBRC
DECL|UART3_UCR1|macro|UART3_UCR1
DECL|UART3_UCR2|macro|UART3_UCR2
DECL|UART3_UCR3|macro|UART3_UCR3
DECL|UART3_UCR4|macro|UART3_UCR4
DECL|UART3_UESC|macro|UART3_UESC
DECL|UART3_UFCR|macro|UART3_UFCR
DECL|UART3_UMCR|macro|UART3_UMCR
DECL|UART3_URXD|macro|UART3_URXD
DECL|UART3_USR1|macro|UART3_USR1
DECL|UART3_USR2|macro|UART3_USR2
DECL|UART3_UTIM|macro|UART3_UTIM
DECL|UART3_UTS|macro|UART3_UTS
DECL|UART3_UTXD|macro|UART3_UTXD
DECL|UART3|macro|UART3
DECL|UART4_BASE_PTR|macro|UART4_BASE_PTR
DECL|UART4_BASE|macro|UART4_BASE
DECL|UART4_IRQn|enumerator|UART4_IRQn = 29, /**< UART-4 ORed interrupt */
DECL|UART4_ONEMS|macro|UART4_ONEMS
DECL|UART4_RTS_B_SELECT_INPUT|member|__IO uint32_t UART4_RTS_B_SELECT_INPUT; /**< UART4_RTS_B_SELECT_INPUT DAISY Register, offset: 0x708 */
DECL|UART4_RX_DATA_SELECT_INPUT|member|__IO uint32_t UART4_RX_DATA_SELECT_INPUT; /**< UART4_RX_DATA_SELECT_INPUT DAISY Register, offset: 0x70C */
DECL|UART4_UBIR|macro|UART4_UBIR
DECL|UART4_UBMR|macro|UART4_UBMR
DECL|UART4_UBRC|macro|UART4_UBRC
DECL|UART4_UCR1|macro|UART4_UCR1
DECL|UART4_UCR2|macro|UART4_UCR2
DECL|UART4_UCR3|macro|UART4_UCR3
DECL|UART4_UCR4|macro|UART4_UCR4
DECL|UART4_UESC|macro|UART4_UESC
DECL|UART4_UFCR|macro|UART4_UFCR
DECL|UART4_UMCR|macro|UART4_UMCR
DECL|UART4_URXD|macro|UART4_URXD
DECL|UART4_USR1|macro|UART4_USR1
DECL|UART4_USR2|macro|UART4_USR2
DECL|UART4_UTIM|macro|UART4_UTIM
DECL|UART4_UTS|macro|UART4_UTS
DECL|UART4_UTXD|macro|UART4_UTXD
DECL|UART4|macro|UART4
DECL|UART5_BASE_PTR|macro|UART5_BASE_PTR
DECL|UART5_BASE|macro|UART5_BASE
DECL|UART5_IRQn|enumerator|UART5_IRQn = 30, /**< UART-5 ORed interrupt */
DECL|UART5_ONEMS|macro|UART5_ONEMS
DECL|UART5_RTS_B_SELECT_INPUT|member|__IO uint32_t UART5_RTS_B_SELECT_INPUT; /**< UART5_RTS_B_SELECT_INPUT DAISY Register, offset: 0x710 */
DECL|UART5_RX_DATA_SELECT_INPUT|member|__IO uint32_t UART5_RX_DATA_SELECT_INPUT; /**< UART5_RX_DATA_SELECT_INPUT DAISY Register, offset: 0x714 */
DECL|UART5_UBIR|macro|UART5_UBIR
DECL|UART5_UBMR|macro|UART5_UBMR
DECL|UART5_UBRC|macro|UART5_UBRC
DECL|UART5_UCR1|macro|UART5_UCR1
DECL|UART5_UCR2|macro|UART5_UCR2
DECL|UART5_UCR3|macro|UART5_UCR3
DECL|UART5_UCR4|macro|UART5_UCR4
DECL|UART5_UESC|macro|UART5_UESC
DECL|UART5_UFCR|macro|UART5_UFCR
DECL|UART5_UMCR|macro|UART5_UMCR
DECL|UART5_URXD|macro|UART5_URXD
DECL|UART5_USR1|macro|UART5_USR1
DECL|UART5_USR2|macro|UART5_USR2
DECL|UART5_UTIM|macro|UART5_UTIM
DECL|UART5_UTS|macro|UART5_UTS
DECL|UART5_UTXD|macro|UART5_UTXD
DECL|UART5|macro|UART5
DECL|UART6_BASE_PTR|macro|UART6_BASE_PTR
DECL|UART6_BASE|macro|UART6_BASE
DECL|UART6_IRQn|enumerator|UART6_IRQn = 16, /**< UART-6 ORed interrupt */
DECL|UART6_ONEMS|macro|UART6_ONEMS
DECL|UART6_RTS_B_SELECT_INPUT|member|__IO uint32_t UART6_RTS_B_SELECT_INPUT; /**< UART6_RTS_B_SELECT_INPUT DAISY Register, offset: 0x718 */
DECL|UART6_RX_DATA_SELECT_INPUT|member|__IO uint32_t UART6_RX_DATA_SELECT_INPUT; /**< UART6_RX_DATA_SELECT_INPUT DAISY Register, offset: 0x71C */
DECL|UART6_UBIR|macro|UART6_UBIR
DECL|UART6_UBMR|macro|UART6_UBMR
DECL|UART6_UBRC|macro|UART6_UBRC
DECL|UART6_UCR1|macro|UART6_UCR1
DECL|UART6_UCR2|macro|UART6_UCR2
DECL|UART6_UCR3|macro|UART6_UCR3
DECL|UART6_UCR4|macro|UART6_UCR4
DECL|UART6_UESC|macro|UART6_UESC
DECL|UART6_UFCR|macro|UART6_UFCR
DECL|UART6_UMCR|macro|UART6_UMCR
DECL|UART6_URXD|macro|UART6_URXD
DECL|UART6_USR1|macro|UART6_USR1
DECL|UART6_USR2|macro|UART6_USR2
DECL|UART6_UTIM|macro|UART6_UTIM
DECL|UART6_UTS|macro|UART6_UTS
DECL|UART6_UTXD|macro|UART6_UTXD
DECL|UART6|macro|UART6
DECL|UART7_BASE_PTR|macro|UART7_BASE_PTR
DECL|UART7_BASE|macro|UART7_BASE
DECL|UART7_IRQn|enumerator|UART7_IRQn = 126, /**< UART-7 ORed interrupt */
DECL|UART7_ONEMS|macro|UART7_ONEMS
DECL|UART7_RTS_B_SELECT_INPUT|member|__IO uint32_t UART7_RTS_B_SELECT_INPUT; /**< UART7_RTS_B_SELECT_INPUT DAISY Register, offset: 0x720 */
DECL|UART7_RX_DATA_SELECT_INPUT|member|__IO uint32_t UART7_RX_DATA_SELECT_INPUT; /**< UART7_RX_DATA_SELECT_INPUT DAISY Register, offset: 0x724 */
DECL|UART7_UBIR|macro|UART7_UBIR
DECL|UART7_UBMR|macro|UART7_UBMR
DECL|UART7_UBRC|macro|UART7_UBRC
DECL|UART7_UCR1|macro|UART7_UCR1
DECL|UART7_UCR2|macro|UART7_UCR2
DECL|UART7_UCR3|macro|UART7_UCR3
DECL|UART7_UCR4|macro|UART7_UCR4
DECL|UART7_UESC|macro|UART7_UESC
DECL|UART7_UFCR|macro|UART7_UFCR
DECL|UART7_UMCR|macro|UART7_UMCR
DECL|UART7_URXD|macro|UART7_URXD
DECL|UART7_USR1|macro|UART7_USR1
DECL|UART7_USR2|macro|UART7_USR2
DECL|UART7_UTIM|macro|UART7_UTIM
DECL|UART7_UTS|macro|UART7_UTS
DECL|UART7_UTXD|macro|UART7_UTXD
DECL|UART7|macro|UART7
DECL|UART_BASE_ADDRS|macro|UART_BASE_ADDRS
DECL|UART_BASE_PTRS|macro|UART_BASE_PTRS
DECL|UART_IRQS|macro|UART_IRQS
DECL|UART_MemMapPtr|typedef|} UART_Type, *UART_MemMapPtr;
DECL|UART_ONEMS_ONEMS_MASK|macro|UART_ONEMS_ONEMS_MASK
DECL|UART_ONEMS_ONEMS_SHIFT|macro|UART_ONEMS_ONEMS_SHIFT
DECL|UART_ONEMS_ONEMS|macro|UART_ONEMS_ONEMS
DECL|UART_ONEMS_REG|macro|UART_ONEMS_REG
DECL|UART_Type|typedef|} UART_Type, *UART_MemMapPtr;
DECL|UART_UBIR_INC_MASK|macro|UART_UBIR_INC_MASK
DECL|UART_UBIR_INC_SHIFT|macro|UART_UBIR_INC_SHIFT
DECL|UART_UBIR_INC|macro|UART_UBIR_INC
DECL|UART_UBIR_REG|macro|UART_UBIR_REG
DECL|UART_UBMR_MOD_MASK|macro|UART_UBMR_MOD_MASK
DECL|UART_UBMR_MOD_SHIFT|macro|UART_UBMR_MOD_SHIFT
DECL|UART_UBMR_MOD|macro|UART_UBMR_MOD
DECL|UART_UBMR_REG|macro|UART_UBMR_REG
DECL|UART_UBRC_BCNT_MASK|macro|UART_UBRC_BCNT_MASK
DECL|UART_UBRC_BCNT_SHIFT|macro|UART_UBRC_BCNT_SHIFT
DECL|UART_UBRC_BCNT|macro|UART_UBRC_BCNT
DECL|UART_UBRC_REG|macro|UART_UBRC_REG
DECL|UART_UCR1_ADBR_MASK|macro|UART_UCR1_ADBR_MASK
DECL|UART_UCR1_ADBR_SHIFT|macro|UART_UCR1_ADBR_SHIFT
DECL|UART_UCR1_ADEN_MASK|macro|UART_UCR1_ADEN_MASK
DECL|UART_UCR1_ADEN_SHIFT|macro|UART_UCR1_ADEN_SHIFT
DECL|UART_UCR1_ATDMAEN_MASK|macro|UART_UCR1_ATDMAEN_MASK
DECL|UART_UCR1_ATDMAEN_SHIFT|macro|UART_UCR1_ATDMAEN_SHIFT
DECL|UART_UCR1_DOZE_MASK|macro|UART_UCR1_DOZE_MASK
DECL|UART_UCR1_DOZE_SHIFT|macro|UART_UCR1_DOZE_SHIFT
DECL|UART_UCR1_ICD_MASK|macro|UART_UCR1_ICD_MASK
DECL|UART_UCR1_ICD_SHIFT|macro|UART_UCR1_ICD_SHIFT
DECL|UART_UCR1_ICD|macro|UART_UCR1_ICD
DECL|UART_UCR1_IDEN_MASK|macro|UART_UCR1_IDEN_MASK
DECL|UART_UCR1_IDEN_SHIFT|macro|UART_UCR1_IDEN_SHIFT
DECL|UART_UCR1_IREN_MASK|macro|UART_UCR1_IREN_MASK
DECL|UART_UCR1_IREN_SHIFT|macro|UART_UCR1_IREN_SHIFT
DECL|UART_UCR1_REG|macro|UART_UCR1_REG
DECL|UART_UCR1_RRDYEN_MASK|macro|UART_UCR1_RRDYEN_MASK
DECL|UART_UCR1_RRDYEN_SHIFT|macro|UART_UCR1_RRDYEN_SHIFT
DECL|UART_UCR1_RTSDEN_MASK|macro|UART_UCR1_RTSDEN_MASK
DECL|UART_UCR1_RTSDEN_SHIFT|macro|UART_UCR1_RTSDEN_SHIFT
DECL|UART_UCR1_RXDMAEN_MASK|macro|UART_UCR1_RXDMAEN_MASK
DECL|UART_UCR1_RXDMAEN_SHIFT|macro|UART_UCR1_RXDMAEN_SHIFT
DECL|UART_UCR1_SNDBRK_MASK|macro|UART_UCR1_SNDBRK_MASK
DECL|UART_UCR1_SNDBRK_SHIFT|macro|UART_UCR1_SNDBRK_SHIFT
DECL|UART_UCR1_TRDYEN_MASK|macro|UART_UCR1_TRDYEN_MASK
DECL|UART_UCR1_TRDYEN_SHIFT|macro|UART_UCR1_TRDYEN_SHIFT
DECL|UART_UCR1_TXDMAEN_MASK|macro|UART_UCR1_TXDMAEN_MASK
DECL|UART_UCR1_TXDMAEN_SHIFT|macro|UART_UCR1_TXDMAEN_SHIFT
DECL|UART_UCR1_TXMPTYEN_MASK|macro|UART_UCR1_TXMPTYEN_MASK
DECL|UART_UCR1_TXMPTYEN_SHIFT|macro|UART_UCR1_TXMPTYEN_SHIFT
DECL|UART_UCR1_UARTEN_MASK|macro|UART_UCR1_UARTEN_MASK
DECL|UART_UCR1_UARTEN_SHIFT|macro|UART_UCR1_UARTEN_SHIFT
DECL|UART_UCR2_ATEN_MASK|macro|UART_UCR2_ATEN_MASK
DECL|UART_UCR2_ATEN_SHIFT|macro|UART_UCR2_ATEN_SHIFT
DECL|UART_UCR2_CTSC_MASK|macro|UART_UCR2_CTSC_MASK
DECL|UART_UCR2_CTSC_SHIFT|macro|UART_UCR2_CTSC_SHIFT
DECL|UART_UCR2_CTS_MASK|macro|UART_UCR2_CTS_MASK
DECL|UART_UCR2_CTS_SHIFT|macro|UART_UCR2_CTS_SHIFT
DECL|UART_UCR2_ESCEN_MASK|macro|UART_UCR2_ESCEN_MASK
DECL|UART_UCR2_ESCEN_SHIFT|macro|UART_UCR2_ESCEN_SHIFT
DECL|UART_UCR2_ESCI_MASK|macro|UART_UCR2_ESCI_MASK
DECL|UART_UCR2_ESCI_SHIFT|macro|UART_UCR2_ESCI_SHIFT
DECL|UART_UCR2_IRTS_MASK|macro|UART_UCR2_IRTS_MASK
DECL|UART_UCR2_IRTS_SHIFT|macro|UART_UCR2_IRTS_SHIFT
DECL|UART_UCR2_PREN_MASK|macro|UART_UCR2_PREN_MASK
DECL|UART_UCR2_PREN_SHIFT|macro|UART_UCR2_PREN_SHIFT
DECL|UART_UCR2_PROE_MASK|macro|UART_UCR2_PROE_MASK
DECL|UART_UCR2_PROE_SHIFT|macro|UART_UCR2_PROE_SHIFT
DECL|UART_UCR2_REG|macro|UART_UCR2_REG
DECL|UART_UCR2_RTEC_MASK|macro|UART_UCR2_RTEC_MASK
DECL|UART_UCR2_RTEC_SHIFT|macro|UART_UCR2_RTEC_SHIFT
DECL|UART_UCR2_RTEC|macro|UART_UCR2_RTEC
DECL|UART_UCR2_RTSEN_MASK|macro|UART_UCR2_RTSEN_MASK
DECL|UART_UCR2_RTSEN_SHIFT|macro|UART_UCR2_RTSEN_SHIFT
DECL|UART_UCR2_RXEN_MASK|macro|UART_UCR2_RXEN_MASK
DECL|UART_UCR2_RXEN_SHIFT|macro|UART_UCR2_RXEN_SHIFT
DECL|UART_UCR2_SRST_MASK|macro|UART_UCR2_SRST_MASK
DECL|UART_UCR2_SRST_SHIFT|macro|UART_UCR2_SRST_SHIFT
DECL|UART_UCR2_STPB_MASK|macro|UART_UCR2_STPB_MASK
DECL|UART_UCR2_STPB_SHIFT|macro|UART_UCR2_STPB_SHIFT
DECL|UART_UCR2_TXEN_MASK|macro|UART_UCR2_TXEN_MASK
DECL|UART_UCR2_TXEN_SHIFT|macro|UART_UCR2_TXEN_SHIFT
DECL|UART_UCR2_WS_MASK|macro|UART_UCR2_WS_MASK
DECL|UART_UCR2_WS_SHIFT|macro|UART_UCR2_WS_SHIFT
DECL|UART_UCR3_ACIEN_MASK|macro|UART_UCR3_ACIEN_MASK
DECL|UART_UCR3_ACIEN_SHIFT|macro|UART_UCR3_ACIEN_SHIFT
DECL|UART_UCR3_ADNIMP_MASK|macro|UART_UCR3_ADNIMP_MASK
DECL|UART_UCR3_ADNIMP_SHIFT|macro|UART_UCR3_ADNIMP_SHIFT
DECL|UART_UCR3_AIRINTEN_MASK|macro|UART_UCR3_AIRINTEN_MASK
DECL|UART_UCR3_AIRINTEN_SHIFT|macro|UART_UCR3_AIRINTEN_SHIFT
DECL|UART_UCR3_AWAKEN_MASK|macro|UART_UCR3_AWAKEN_MASK
DECL|UART_UCR3_AWAKEN_SHIFT|macro|UART_UCR3_AWAKEN_SHIFT
DECL|UART_UCR3_DCD_MASK|macro|UART_UCR3_DCD_MASK
DECL|UART_UCR3_DCD_SHIFT|macro|UART_UCR3_DCD_SHIFT
DECL|UART_UCR3_DPEC_MASK|macro|UART_UCR3_DPEC_MASK
DECL|UART_UCR3_DPEC_SHIFT|macro|UART_UCR3_DPEC_SHIFT
DECL|UART_UCR3_DPEC|macro|UART_UCR3_DPEC
DECL|UART_UCR3_DSR_MASK|macro|UART_UCR3_DSR_MASK
DECL|UART_UCR3_DSR_SHIFT|macro|UART_UCR3_DSR_SHIFT
DECL|UART_UCR3_DTRDEN_MASK|macro|UART_UCR3_DTRDEN_MASK
DECL|UART_UCR3_DTRDEN_SHIFT|macro|UART_UCR3_DTRDEN_SHIFT
DECL|UART_UCR3_DTREN_MASK|macro|UART_UCR3_DTREN_MASK
DECL|UART_UCR3_DTREN_SHIFT|macro|UART_UCR3_DTREN_SHIFT
DECL|UART_UCR3_FRAERREN_MASK|macro|UART_UCR3_FRAERREN_MASK
DECL|UART_UCR3_FRAERREN_SHIFT|macro|UART_UCR3_FRAERREN_SHIFT
DECL|UART_UCR3_INVT_MASK|macro|UART_UCR3_INVT_MASK
DECL|UART_UCR3_INVT_SHIFT|macro|UART_UCR3_INVT_SHIFT
DECL|UART_UCR3_PARERREN_MASK|macro|UART_UCR3_PARERREN_MASK
DECL|UART_UCR3_PARERREN_SHIFT|macro|UART_UCR3_PARERREN_SHIFT
DECL|UART_UCR3_REG|macro|UART_UCR3_REG
DECL|UART_UCR3_RI_MASK|macro|UART_UCR3_RI_MASK
DECL|UART_UCR3_RI_SHIFT|macro|UART_UCR3_RI_SHIFT
DECL|UART_UCR3_RXDMUXSEL_MASK|macro|UART_UCR3_RXDMUXSEL_MASK
DECL|UART_UCR3_RXDMUXSEL_SHIFT|macro|UART_UCR3_RXDMUXSEL_SHIFT
DECL|UART_UCR3_RXDSEN_MASK|macro|UART_UCR3_RXDSEN_MASK
DECL|UART_UCR3_RXDSEN_SHIFT|macro|UART_UCR3_RXDSEN_SHIFT
DECL|UART_UCR4_BKEN_MASK|macro|UART_UCR4_BKEN_MASK
DECL|UART_UCR4_BKEN_SHIFT|macro|UART_UCR4_BKEN_SHIFT
DECL|UART_UCR4_CTSTL_MASK|macro|UART_UCR4_CTSTL_MASK
DECL|UART_UCR4_CTSTL_SHIFT|macro|UART_UCR4_CTSTL_SHIFT
DECL|UART_UCR4_CTSTL|macro|UART_UCR4_CTSTL
DECL|UART_UCR4_DREN_MASK|macro|UART_UCR4_DREN_MASK
DECL|UART_UCR4_DREN_SHIFT|macro|UART_UCR4_DREN_SHIFT
DECL|UART_UCR4_ENIRI_MASK|macro|UART_UCR4_ENIRI_MASK
DECL|UART_UCR4_ENIRI_SHIFT|macro|UART_UCR4_ENIRI_SHIFT
DECL|UART_UCR4_IDDMAEN_MASK|macro|UART_UCR4_IDDMAEN_MASK
DECL|UART_UCR4_IDDMAEN_SHIFT|macro|UART_UCR4_IDDMAEN_SHIFT
DECL|UART_UCR4_INVR_MASK|macro|UART_UCR4_INVR_MASK
DECL|UART_UCR4_INVR_SHIFT|macro|UART_UCR4_INVR_SHIFT
DECL|UART_UCR4_IRSC_MASK|macro|UART_UCR4_IRSC_MASK
DECL|UART_UCR4_IRSC_SHIFT|macro|UART_UCR4_IRSC_SHIFT
DECL|UART_UCR4_LPBYP_MASK|macro|UART_UCR4_LPBYP_MASK
DECL|UART_UCR4_LPBYP_SHIFT|macro|UART_UCR4_LPBYP_SHIFT
DECL|UART_UCR4_OREN_MASK|macro|UART_UCR4_OREN_MASK
DECL|UART_UCR4_OREN_SHIFT|macro|UART_UCR4_OREN_SHIFT
DECL|UART_UCR4_REG|macro|UART_UCR4_REG
DECL|UART_UCR4_TCEN_MASK|macro|UART_UCR4_TCEN_MASK
DECL|UART_UCR4_TCEN_SHIFT|macro|UART_UCR4_TCEN_SHIFT
DECL|UART_UCR4_WKEN_MASK|macro|UART_UCR4_WKEN_MASK
DECL|UART_UCR4_WKEN_SHIFT|macro|UART_UCR4_WKEN_SHIFT
DECL|UART_UESC_ESC_CHAR_MASK|macro|UART_UESC_ESC_CHAR_MASK
DECL|UART_UESC_ESC_CHAR_SHIFT|macro|UART_UESC_ESC_CHAR_SHIFT
DECL|UART_UESC_ESC_CHAR|macro|UART_UESC_ESC_CHAR
DECL|UART_UESC_REG|macro|UART_UESC_REG
DECL|UART_UFCR_DCEDTE_MASK|macro|UART_UFCR_DCEDTE_MASK
DECL|UART_UFCR_DCEDTE_SHIFT|macro|UART_UFCR_DCEDTE_SHIFT
DECL|UART_UFCR_REG|macro|UART_UFCR_REG
DECL|UART_UFCR_RFDIV_MASK|macro|UART_UFCR_RFDIV_MASK
DECL|UART_UFCR_RFDIV_SHIFT|macro|UART_UFCR_RFDIV_SHIFT
DECL|UART_UFCR_RFDIV|macro|UART_UFCR_RFDIV
DECL|UART_UFCR_RXTL_MASK|macro|UART_UFCR_RXTL_MASK
DECL|UART_UFCR_RXTL_SHIFT|macro|UART_UFCR_RXTL_SHIFT
DECL|UART_UFCR_RXTL|macro|UART_UFCR_RXTL
DECL|UART_UFCR_TXTL_MASK|macro|UART_UFCR_TXTL_MASK
DECL|UART_UFCR_TXTL_SHIFT|macro|UART_UFCR_TXTL_SHIFT
DECL|UART_UFCR_TXTL|macro|UART_UFCR_TXTL
DECL|UART_UMCR_MDEN_MASK|macro|UART_UMCR_MDEN_MASK
DECL|UART_UMCR_MDEN_SHIFT|macro|UART_UMCR_MDEN_SHIFT
DECL|UART_UMCR_REG|macro|UART_UMCR_REG
DECL|UART_UMCR_SADEN_MASK|macro|UART_UMCR_SADEN_MASK
DECL|UART_UMCR_SADEN_SHIFT|macro|UART_UMCR_SADEN_SHIFT
DECL|UART_UMCR_SLADDR_MASK|macro|UART_UMCR_SLADDR_MASK
DECL|UART_UMCR_SLADDR_SHIFT|macro|UART_UMCR_SLADDR_SHIFT
DECL|UART_UMCR_SLADDR|macro|UART_UMCR_SLADDR
DECL|UART_UMCR_SLAM_MASK|macro|UART_UMCR_SLAM_MASK
DECL|UART_UMCR_SLAM_SHIFT|macro|UART_UMCR_SLAM_SHIFT
DECL|UART_UMCR_TXB8_MASK|macro|UART_UMCR_TXB8_MASK
DECL|UART_UMCR_TXB8_SHIFT|macro|UART_UMCR_TXB8_SHIFT
DECL|UART_URXD_BRK_MASK|macro|UART_URXD_BRK_MASK
DECL|UART_URXD_BRK_SHIFT|macro|UART_URXD_BRK_SHIFT
DECL|UART_URXD_CHARRDY_MASK|macro|UART_URXD_CHARRDY_MASK
DECL|UART_URXD_CHARRDY_SHIFT|macro|UART_URXD_CHARRDY_SHIFT
DECL|UART_URXD_ERR_MASK|macro|UART_URXD_ERR_MASK
DECL|UART_URXD_ERR_SHIFT|macro|UART_URXD_ERR_SHIFT
DECL|UART_URXD_FRMERR_MASK|macro|UART_URXD_FRMERR_MASK
DECL|UART_URXD_FRMERR_SHIFT|macro|UART_URXD_FRMERR_SHIFT
DECL|UART_URXD_OVRRUN_MASK|macro|UART_URXD_OVRRUN_MASK
DECL|UART_URXD_OVRRUN_SHIFT|macro|UART_URXD_OVRRUN_SHIFT
DECL|UART_URXD_PRERR_MASK|macro|UART_URXD_PRERR_MASK
DECL|UART_URXD_PRERR_SHIFT|macro|UART_URXD_PRERR_SHIFT
DECL|UART_URXD_REG|macro|UART_URXD_REG
DECL|UART_URXD_RX_DATA_MASK|macro|UART_URXD_RX_DATA_MASK
DECL|UART_URXD_RX_DATA_SHIFT|macro|UART_URXD_RX_DATA_SHIFT
DECL|UART_URXD_RX_DATA|macro|UART_URXD_RX_DATA
DECL|UART_USR1_AGTIM_MASK|macro|UART_USR1_AGTIM_MASK
DECL|UART_USR1_AGTIM_SHIFT|macro|UART_USR1_AGTIM_SHIFT
DECL|UART_USR1_AIRINT_MASK|macro|UART_USR1_AIRINT_MASK
DECL|UART_USR1_AIRINT_SHIFT|macro|UART_USR1_AIRINT_SHIFT
DECL|UART_USR1_AWAKE_MASK|macro|UART_USR1_AWAKE_MASK
DECL|UART_USR1_AWAKE_SHIFT|macro|UART_USR1_AWAKE_SHIFT
DECL|UART_USR1_DTRD_MASK|macro|UART_USR1_DTRD_MASK
DECL|UART_USR1_DTRD_SHIFT|macro|UART_USR1_DTRD_SHIFT
DECL|UART_USR1_ESCF_MASK|macro|UART_USR1_ESCF_MASK
DECL|UART_USR1_ESCF_SHIFT|macro|UART_USR1_ESCF_SHIFT
DECL|UART_USR1_FRAMERR_MASK|macro|UART_USR1_FRAMERR_MASK
DECL|UART_USR1_FRAMERR_SHIFT|macro|UART_USR1_FRAMERR_SHIFT
DECL|UART_USR1_PARITYERR_MASK|macro|UART_USR1_PARITYERR_MASK
DECL|UART_USR1_PARITYERR_SHIFT|macro|UART_USR1_PARITYERR_SHIFT
DECL|UART_USR1_REG|macro|UART_USR1_REG
DECL|UART_USR1_RRDY_MASK|macro|UART_USR1_RRDY_MASK
DECL|UART_USR1_RRDY_SHIFT|macro|UART_USR1_RRDY_SHIFT
DECL|UART_USR1_RTSD_MASK|macro|UART_USR1_RTSD_MASK
DECL|UART_USR1_RTSD_SHIFT|macro|UART_USR1_RTSD_SHIFT
DECL|UART_USR1_RTSS_MASK|macro|UART_USR1_RTSS_MASK
DECL|UART_USR1_RTSS_SHIFT|macro|UART_USR1_RTSS_SHIFT
DECL|UART_USR1_RXDS_MASK|macro|UART_USR1_RXDS_MASK
DECL|UART_USR1_RXDS_SHIFT|macro|UART_USR1_RXDS_SHIFT
DECL|UART_USR1_SAD_MASK|macro|UART_USR1_SAD_MASK
DECL|UART_USR1_SAD_SHIFT|macro|UART_USR1_SAD_SHIFT
DECL|UART_USR1_TRDY_MASK|macro|UART_USR1_TRDY_MASK
DECL|UART_USR1_TRDY_SHIFT|macro|UART_USR1_TRDY_SHIFT
DECL|UART_USR2_ACST_MASK|macro|UART_USR2_ACST_MASK
DECL|UART_USR2_ACST_SHIFT|macro|UART_USR2_ACST_SHIFT
DECL|UART_USR2_ADET_MASK|macro|UART_USR2_ADET_MASK
DECL|UART_USR2_ADET_SHIFT|macro|UART_USR2_ADET_SHIFT
DECL|UART_USR2_BRCD_MASK|macro|UART_USR2_BRCD_MASK
DECL|UART_USR2_BRCD_SHIFT|macro|UART_USR2_BRCD_SHIFT
DECL|UART_USR2_DCDDELT_MASK|macro|UART_USR2_DCDDELT_MASK
DECL|UART_USR2_DCDDELT_SHIFT|macro|UART_USR2_DCDDELT_SHIFT
DECL|UART_USR2_DCDIN_MASK|macro|UART_USR2_DCDIN_MASK
DECL|UART_USR2_DCDIN_SHIFT|macro|UART_USR2_DCDIN_SHIFT
DECL|UART_USR2_DTRF_MASK|macro|UART_USR2_DTRF_MASK
DECL|UART_USR2_DTRF_SHIFT|macro|UART_USR2_DTRF_SHIFT
DECL|UART_USR2_IDLE_MASK|macro|UART_USR2_IDLE_MASK
DECL|UART_USR2_IDLE_SHIFT|macro|UART_USR2_IDLE_SHIFT
DECL|UART_USR2_IRINT_MASK|macro|UART_USR2_IRINT_MASK
DECL|UART_USR2_IRINT_SHIFT|macro|UART_USR2_IRINT_SHIFT
DECL|UART_USR2_ORE_MASK|macro|UART_USR2_ORE_MASK
DECL|UART_USR2_ORE_SHIFT|macro|UART_USR2_ORE_SHIFT
DECL|UART_USR2_RDR_MASK|macro|UART_USR2_RDR_MASK
DECL|UART_USR2_RDR_SHIFT|macro|UART_USR2_RDR_SHIFT
DECL|UART_USR2_REG|macro|UART_USR2_REG
DECL|UART_USR2_RIDELT_MASK|macro|UART_USR2_RIDELT_MASK
DECL|UART_USR2_RIDELT_SHIFT|macro|UART_USR2_RIDELT_SHIFT
DECL|UART_USR2_RIIN_MASK|macro|UART_USR2_RIIN_MASK
DECL|UART_USR2_RIIN_SHIFT|macro|UART_USR2_RIIN_SHIFT
DECL|UART_USR2_RTSF_MASK|macro|UART_USR2_RTSF_MASK
DECL|UART_USR2_RTSF_SHIFT|macro|UART_USR2_RTSF_SHIFT
DECL|UART_USR2_TXDC_MASK|macro|UART_USR2_TXDC_MASK
DECL|UART_USR2_TXDC_SHIFT|macro|UART_USR2_TXDC_SHIFT
DECL|UART_USR2_TXFE_MASK|macro|UART_USR2_TXFE_MASK
DECL|UART_USR2_TXFE_SHIFT|macro|UART_USR2_TXFE_SHIFT
DECL|UART_USR2_WAKE_MASK|macro|UART_USR2_WAKE_MASK
DECL|UART_USR2_WAKE_SHIFT|macro|UART_USR2_WAKE_SHIFT
DECL|UART_UTIM_REG|macro|UART_UTIM_REG
DECL|UART_UTIM_TIM_MASK|macro|UART_UTIM_TIM_MASK
DECL|UART_UTIM_TIM_SHIFT|macro|UART_UTIM_TIM_SHIFT
DECL|UART_UTIM_TIM|macro|UART_UTIM_TIM
DECL|UART_UTS_DBGEN_MASK|macro|UART_UTS_DBGEN_MASK
DECL|UART_UTS_DBGEN_SHIFT|macro|UART_UTS_DBGEN_SHIFT
DECL|UART_UTS_FRCPERR_MASK|macro|UART_UTS_FRCPERR_MASK
DECL|UART_UTS_FRCPERR_SHIFT|macro|UART_UTS_FRCPERR_SHIFT
DECL|UART_UTS_LOOPIR_MASK|macro|UART_UTS_LOOPIR_MASK
DECL|UART_UTS_LOOPIR_SHIFT|macro|UART_UTS_LOOPIR_SHIFT
DECL|UART_UTS_LOOP_MASK|macro|UART_UTS_LOOP_MASK
DECL|UART_UTS_LOOP_SHIFT|macro|UART_UTS_LOOP_SHIFT
DECL|UART_UTS_REG|macro|UART_UTS_REG
DECL|UART_UTS_RXDBG_MASK|macro|UART_UTS_RXDBG_MASK
DECL|UART_UTS_RXDBG_SHIFT|macro|UART_UTS_RXDBG_SHIFT
DECL|UART_UTS_RXEMPTY_MASK|macro|UART_UTS_RXEMPTY_MASK
DECL|UART_UTS_RXEMPTY_SHIFT|macro|UART_UTS_RXEMPTY_SHIFT
DECL|UART_UTS_RXFULL_MASK|macro|UART_UTS_RXFULL_MASK
DECL|UART_UTS_RXFULL_SHIFT|macro|UART_UTS_RXFULL_SHIFT
DECL|UART_UTS_SOFTRST_MASK|macro|UART_UTS_SOFTRST_MASK
DECL|UART_UTS_SOFTRST_SHIFT|macro|UART_UTS_SOFTRST_SHIFT
DECL|UART_UTS_TXEMPTY_MASK|macro|UART_UTS_TXEMPTY_MASK
DECL|UART_UTS_TXEMPTY_SHIFT|macro|UART_UTS_TXEMPTY_SHIFT
DECL|UART_UTS_TXFULL_MASK|macro|UART_UTS_TXFULL_MASK
DECL|UART_UTS_TXFULL_SHIFT|macro|UART_UTS_TXFULL_SHIFT
DECL|UART_UTXD_REG|macro|UART_UTXD_REG
DECL|UART_UTXD_TX_DATA_MASK|macro|UART_UTXD_TX_DATA_MASK
DECL|UART_UTXD_TX_DATA_SHIFT|macro|UART_UTXD_TX_DATA_SHIFT
DECL|UART_UTXD_TX_DATA|macro|UART_UTXD_TX_DATA
DECL|UBIR|member|__IO uint32_t UBIR; /**< UART BRM Incremental Register, offset: 0xA4 */
DECL|UBMR|member|__IO uint32_t UBMR; /**< UART BRM Modulator Register, offset: 0xA8 */
DECL|UBRC|member|__I uint32_t UBRC; /**< UART Baud Rate Count Register, offset: 0xAC */
DECL|UCR1|member|__IO uint32_t UCR1; /**< UART Control Register 1, offset: 0x80 */
DECL|UCR2|member|__IO uint32_t UCR2; /**< UART Control Register 2, offset: 0x84 */
DECL|UCR3|member|__IO uint32_t UCR3; /**< UART Control Register 3, offset: 0x88 */
DECL|UCR4|member|__IO uint32_t UCR4; /**< UART Control Register 4, offset: 0x8C */
DECL|UESC|member|__IO uint32_t UESC; /**< UART Escape Character Register, offset: 0x9C */
DECL|UFCR|member|__IO uint32_t UFCR; /**< UART FIFO Control Register, offset: 0x90 */
DECL|UH_HSICPHY_CFG1|member|__IO uint32_t UH_HSICPHY_CFG1; /**< , offset: 0x20240 */
DECL|UMCR|member|__IO uint32_t UMCR; /**< UART RS-485 Mode Control Register, offset: 0xB8 */
DECL|UPD_ADDR|member|__IO uint32_t UPD_ADDR; /**< EPDC Update Region Address, offset: 0x100 */
DECL|UPD_COL_CORD|member|__IO uint32_t UPD_COL_CORD; /**< EPDC Collision Region Co-ordinate, offset: 0x4C0 */
DECL|UPD_COL_SIZE|member|__IO uint32_t UPD_COL_SIZE; /**< EPDC Collision Region Size, offset: 0x4E0 */
DECL|UPD_CORD|member|__IO uint32_t UPD_CORD; /**< EPDC Update Command Co-ordinate, offset: 0x120 */
DECL|UPD_CTRL_CLR|member|__IO uint32_t UPD_CTRL_CLR; /**< EPDC Update Command Control, offset: 0x168 */
DECL|UPD_CTRL_SET|member|__IO uint32_t UPD_CTRL_SET; /**< EPDC Update Command Control, offset: 0x164 */
DECL|UPD_CTRL_TOG|member|__IO uint32_t UPD_CTRL_TOG; /**< EPDC Update Command Control, offset: 0x16C */
DECL|UPD_CTRL|member|__IO uint32_t UPD_CTRL; /**< EPDC Update Command Control, offset: 0x160 */
DECL|UPD_FIXED_CLR|member|__IO uint32_t UPD_FIXED_CLR; /**< EPDC Update Fixed Pixel Control, offset: 0x188 */
DECL|UPD_FIXED_SET|member|__IO uint32_t UPD_FIXED_SET; /**< EPDC Update Fixed Pixel Control, offset: 0x184 */
DECL|UPD_FIXED_TOG|member|__IO uint32_t UPD_FIXED_TOG; /**< EPDC Update Fixed Pixel Control, offset: 0x18C */
DECL|UPD_FIXED|member|__IO uint32_t UPD_FIXED; /**< EPDC Update Fixed Pixel Control, offset: 0x180 */
DECL|UPD_SIZE|member|__IO uint32_t UPD_SIZE; /**< EPDC Update Command Size, offset: 0x140 */
DECL|UPD_STRIDE|member|__IO uint32_t UPD_STRIDE; /**< EPDC Update Region Stride, offset: 0x110 */
DECL|URXD|member|__I uint32_t URXD; /**< UART Receiver Register, offset: 0x0 */
DECL|USB1_ASYNCLISTADDR|macro|USB1_ASYNCLISTADDR
DECL|USB1_BASE_PTR|macro|USB1_BASE_PTR
DECL|USB1_BASE|macro|USB1_BASE
DECL|USB1_BURSTSIZE|macro|USB1_BURSTSIZE
DECL|USB1_CAPLENGTH|macro|USB1_CAPLENGTH
DECL|USB1_CONFIGFLAG|macro|USB1_CONFIGFLAG
DECL|USB1_DCCPARAMS|macro|USB1_DCCPARAMS
DECL|USB1_DCIVERSION|macro|USB1_DCIVERSION
DECL|USB1_DEVICEADDR|macro|USB1_DEVICEADDR
DECL|USB1_ENDPTCOMPLETE|macro|USB1_ENDPTCOMPLETE
DECL|USB1_ENDPTCTRL0|macro|USB1_ENDPTCTRL0
DECL|USB1_ENDPTCTRL1|macro|USB1_ENDPTCTRL1
DECL|USB1_ENDPTCTRL2|macro|USB1_ENDPTCTRL2
DECL|USB1_ENDPTCTRL3|macro|USB1_ENDPTCTRL3
DECL|USB1_ENDPTCTRL4|macro|USB1_ENDPTCTRL4
DECL|USB1_ENDPTCTRL5|macro|USB1_ENDPTCTRL5
DECL|USB1_ENDPTCTRL6|macro|USB1_ENDPTCTRL6
DECL|USB1_ENDPTCTRL7|macro|USB1_ENDPTCTRL7
DECL|USB1_ENDPTFLUSH|macro|USB1_ENDPTFLUSH
DECL|USB1_ENDPTLISTADDR|macro|USB1_ENDPTLISTADDR
DECL|USB1_ENDPTNAKEN|macro|USB1_ENDPTNAKEN
DECL|USB1_ENDPTNAK|macro|USB1_ENDPTNAK
DECL|USB1_ENDPTPRIME|macro|USB1_ENDPTPRIME
DECL|USB1_ENDPTSETUPSTAT|macro|USB1_ENDPTSETUPSTAT
DECL|USB1_ENDPTSTAT|macro|USB1_ENDPTSTAT
DECL|USB1_FRINDEX|macro|USB1_FRINDEX
DECL|USB1_GPTIMER0CTRL|macro|USB1_GPTIMER0CTRL
DECL|USB1_GPTIMER0LD|macro|USB1_GPTIMER0LD
DECL|USB1_GPTIMER1CTRL|macro|USB1_GPTIMER1CTRL
DECL|USB1_GPTIMER1LD|macro|USB1_GPTIMER1LD
DECL|USB1_HCCPARAMS|macro|USB1_HCCPARAMS
DECL|USB1_HCIVERSION|macro|USB1_HCIVERSION
DECL|USB1_HCSPARAMS|macro|USB1_HCSPARAMS
DECL|USB1_HWDEVICE|macro|USB1_HWDEVICE
DECL|USB1_HWGENERAL|macro|USB1_HWGENERAL
DECL|USB1_HWHOST|macro|USB1_HWHOST
DECL|USB1_HWRXBUF|macro|USB1_HWRXBUF
DECL|USB1_HWTXBUF|macro|USB1_HWTXBUF
DECL|USB1_ID|macro|USB1_ID
DECL|USB1_OTGSC|macro|USB1_OTGSC
DECL|USB1_PERIODICLISTBASE|macro|USB1_PERIODICLISTBASE
DECL|USB1_PORTSC1|macro|USB1_PORTSC1
DECL|USB1_SBUSCFG|macro|USB1_SBUSCFG
DECL|USB1_TXFILLTUNING|macro|USB1_TXFILLTUNING
DECL|USB1_USBCMD|macro|USB1_USBCMD
DECL|USB1_USBINTR|macro|USB1_USBINTR
DECL|USB1_USBMODE|macro|USB1_USBMODE
DECL|USB1_USBSTS|macro|USB1_USBSTS
DECL|USB1|macro|USB1
DECL|USB2_ASYNCLISTADDR|macro|USB2_ASYNCLISTADDR
DECL|USB2_BASE_PTR|macro|USB2_BASE_PTR
DECL|USB2_BASE|macro|USB2_BASE
DECL|USB2_BURSTSIZE|macro|USB2_BURSTSIZE
DECL|USB2_CAPLENGTH|macro|USB2_CAPLENGTH
DECL|USB2_CONFIGFLAG|macro|USB2_CONFIGFLAG
DECL|USB2_DCCPARAMS|macro|USB2_DCCPARAMS
DECL|USB2_DCIVERSION|macro|USB2_DCIVERSION
DECL|USB2_DEVICEADDR|macro|USB2_DEVICEADDR
DECL|USB2_ENDPTCOMPLETE|macro|USB2_ENDPTCOMPLETE
DECL|USB2_ENDPTCTRL0|macro|USB2_ENDPTCTRL0
DECL|USB2_ENDPTCTRL1|macro|USB2_ENDPTCTRL1
DECL|USB2_ENDPTCTRL2|macro|USB2_ENDPTCTRL2
DECL|USB2_ENDPTCTRL3|macro|USB2_ENDPTCTRL3
DECL|USB2_ENDPTCTRL4|macro|USB2_ENDPTCTRL4
DECL|USB2_ENDPTCTRL5|macro|USB2_ENDPTCTRL5
DECL|USB2_ENDPTCTRL6|macro|USB2_ENDPTCTRL6
DECL|USB2_ENDPTCTRL7|macro|USB2_ENDPTCTRL7
DECL|USB2_ENDPTFLUSH|macro|USB2_ENDPTFLUSH
DECL|USB2_ENDPTLISTADDR|macro|USB2_ENDPTLISTADDR
DECL|USB2_ENDPTNAKEN|macro|USB2_ENDPTNAKEN
DECL|USB2_ENDPTNAK|macro|USB2_ENDPTNAK
DECL|USB2_ENDPTPRIME|macro|USB2_ENDPTPRIME
DECL|USB2_ENDPTSETUPSTAT|macro|USB2_ENDPTSETUPSTAT
DECL|USB2_ENDPTSTAT|macro|USB2_ENDPTSTAT
DECL|USB2_FRINDEX|macro|USB2_FRINDEX
DECL|USB2_GPTIMER0CTRL|macro|USB2_GPTIMER0CTRL
DECL|USB2_GPTIMER0LD|macro|USB2_GPTIMER0LD
DECL|USB2_GPTIMER1CTRL|macro|USB2_GPTIMER1CTRL
DECL|USB2_GPTIMER1LD|macro|USB2_GPTIMER1LD
DECL|USB2_HCCPARAMS|macro|USB2_HCCPARAMS
DECL|USB2_HCIVERSION|macro|USB2_HCIVERSION
DECL|USB2_HCSPARAMS|macro|USB2_HCSPARAMS
DECL|USB2_HWDEVICE|macro|USB2_HWDEVICE
DECL|USB2_HWGENERAL|macro|USB2_HWGENERAL
DECL|USB2_HWHOST|macro|USB2_HWHOST
DECL|USB2_HWRXBUF|macro|USB2_HWRXBUF
DECL|USB2_HWTXBUF|macro|USB2_HWTXBUF
DECL|USB2_ID|macro|USB2_ID
DECL|USB2_OTGSC|macro|USB2_OTGSC
DECL|USB2_PERIODICLISTBASE|macro|USB2_PERIODICLISTBASE
DECL|USB2_PORTSC1|macro|USB2_PORTSC1
DECL|USB2_SBUSCFG|macro|USB2_SBUSCFG
DECL|USB2_TXFILLTUNING|macro|USB2_TXFILLTUNING
DECL|USB2_USBCMD|macro|USB2_USBCMD
DECL|USB2_USBINTR|macro|USB2_USBINTR
DECL|USB2_USBMODE|macro|USB2_USBMODE
DECL|USB2_USBSTS|macro|USB2_USBSTS
DECL|USB2|macro|USB2
DECL|USB3_ASYNCLISTADDR|macro|USB3_ASYNCLISTADDR
DECL|USB3_BASE_PTR|macro|USB3_BASE_PTR
DECL|USB3_BASE|macro|USB3_BASE
DECL|USB3_BURSTSIZE|macro|USB3_BURSTSIZE
DECL|USB3_CAPLENGTH|macro|USB3_CAPLENGTH
DECL|USB3_CONFIGFLAG|macro|USB3_CONFIGFLAG
DECL|USB3_DCCPARAMS|macro|USB3_DCCPARAMS
DECL|USB3_DCIVERSION|macro|USB3_DCIVERSION
DECL|USB3_DEVICEADDR|macro|USB3_DEVICEADDR
DECL|USB3_ENDPTCOMPLETE|macro|USB3_ENDPTCOMPLETE
DECL|USB3_ENDPTCTRL0|macro|USB3_ENDPTCTRL0
DECL|USB3_ENDPTCTRL1|macro|USB3_ENDPTCTRL1
DECL|USB3_ENDPTCTRL2|macro|USB3_ENDPTCTRL2
DECL|USB3_ENDPTCTRL3|macro|USB3_ENDPTCTRL3
DECL|USB3_ENDPTCTRL4|macro|USB3_ENDPTCTRL4
DECL|USB3_ENDPTCTRL5|macro|USB3_ENDPTCTRL5
DECL|USB3_ENDPTCTRL6|macro|USB3_ENDPTCTRL6
DECL|USB3_ENDPTCTRL7|macro|USB3_ENDPTCTRL7
DECL|USB3_ENDPTFLUSH|macro|USB3_ENDPTFLUSH
DECL|USB3_ENDPTLISTADDR|macro|USB3_ENDPTLISTADDR
DECL|USB3_ENDPTNAKEN|macro|USB3_ENDPTNAKEN
DECL|USB3_ENDPTNAK|macro|USB3_ENDPTNAK
DECL|USB3_ENDPTPRIME|macro|USB3_ENDPTPRIME
DECL|USB3_ENDPTSETUPSTAT|macro|USB3_ENDPTSETUPSTAT
DECL|USB3_ENDPTSTAT|macro|USB3_ENDPTSTAT
DECL|USB3_FRINDEX|macro|USB3_FRINDEX
DECL|USB3_GPTIMER0CTRL|macro|USB3_GPTIMER0CTRL
DECL|USB3_GPTIMER0LD|macro|USB3_GPTIMER0LD
DECL|USB3_GPTIMER1CTRL|macro|USB3_GPTIMER1CTRL
DECL|USB3_GPTIMER1LD|macro|USB3_GPTIMER1LD
DECL|USB3_HCCPARAMS|macro|USB3_HCCPARAMS
DECL|USB3_HCIVERSION|macro|USB3_HCIVERSION
DECL|USB3_HCSPARAMS|macro|USB3_HCSPARAMS
DECL|USB3_HWDEVICE|macro|USB3_HWDEVICE
DECL|USB3_HWGENERAL|macro|USB3_HWGENERAL
DECL|USB3_HWHOST|macro|USB3_HWHOST
DECL|USB3_HWRXBUF|macro|USB3_HWRXBUF
DECL|USB3_HWTXBUF|macro|USB3_HWTXBUF
DECL|USB3_ID|macro|USB3_ID
DECL|USB3_OTGSC|macro|USB3_OTGSC
DECL|USB3_PERIODICLISTBASE|macro|USB3_PERIODICLISTBASE
DECL|USB3_PORTSC1|macro|USB3_PORTSC1
DECL|USB3_SBUSCFG|macro|USB3_SBUSCFG
DECL|USB3_TXFILLTUNING|macro|USB3_TXFILLTUNING
DECL|USB3_USBCMD|macro|USB3_USBCMD
DECL|USB3_USBINTR|macro|USB3_USBINTR
DECL|USB3_USBMODE|macro|USB3_USBMODE
DECL|USB3_USBSTS|macro|USB3_USBSTS
DECL|USB3|macro|USB3
DECL|USBCMD|member|__IO uint32_t USBCMD; /**< USB Command Register, offset: 0x140 */
DECL|USBINTR|member|__IO uint32_t USBINTR; /**< Interrupt Enable Register, offset: 0x148 */
DECL|USBMODE|member|__IO uint32_t USBMODE; /**< USB Device Mode, offset: 0x1A8 */
DECL|USBNC_ADP_CFG1_ADP_PRB_EN_MASK|macro|USBNC_ADP_CFG1_ADP_PRB_EN_MASK
DECL|USBNC_ADP_CFG1_ADP_PRB_EN_SHIFT|macro|USBNC_ADP_CFG1_ADP_PRB_EN_SHIFT
DECL|USBNC_ADP_CFG1_ADP_PRB_INT_EN_MASK|macro|USBNC_ADP_CFG1_ADP_PRB_INT_EN_MASK
DECL|USBNC_ADP_CFG1_ADP_PRB_INT_EN_SHIFT|macro|USBNC_ADP_CFG1_ADP_PRB_INT_EN_SHIFT
DECL|USBNC_ADP_CFG1_ADP_SNS_INT_EN_MASK|macro|USBNC_ADP_CFG1_ADP_SNS_INT_EN_MASK
DECL|USBNC_ADP_CFG1_ADP_SNS_INT_EN_SHIFT|macro|USBNC_ADP_CFG1_ADP_SNS_INT_EN_SHIFT
DECL|USBNC_ADP_CFG1_ADP_WAIT_MASK|macro|USBNC_ADP_CFG1_ADP_WAIT_MASK
DECL|USBNC_ADP_CFG1_ADP_WAIT_SHIFT|macro|USBNC_ADP_CFG1_ADP_WAIT_SHIFT
DECL|USBNC_ADP_CFG1_ADP_WAIT|macro|USBNC_ADP_CFG1_ADP_WAIT
DECL|USBNC_ADP_CFG1_REG|macro|USBNC_ADP_CFG1_REG
DECL|USBNC_ADP_CFG1_TIMER_EN_MASK|macro|USBNC_ADP_CFG1_TIMER_EN_MASK
DECL|USBNC_ADP_CFG1_TIMER_EN_SHIFT|macro|USBNC_ADP_CFG1_TIMER_EN_SHIFT
DECL|USBNC_ADP_CFG1|macro|USBNC_ADP_CFG1
DECL|USBNC_ADP_CFG2_ADP_CHRG_DELTA_MASK|macro|USBNC_ADP_CFG2_ADP_CHRG_DELTA_MASK
DECL|USBNC_ADP_CFG2_ADP_CHRG_DELTA_SHIFT|macro|USBNC_ADP_CFG2_ADP_CHRG_DELTA_SHIFT
DECL|USBNC_ADP_CFG2_ADP_CHRG_DELTA|macro|USBNC_ADP_CFG2_ADP_CHRG_DELTA
DECL|USBNC_ADP_CFG2_ADP_CHRG_SWCMP_MASK|macro|USBNC_ADP_CFG2_ADP_CHRG_SWCMP_MASK
DECL|USBNC_ADP_CFG2_ADP_CHRG_SWCMP_SHIFT|macro|USBNC_ADP_CFG2_ADP_CHRG_SWCMP_SHIFT
DECL|USBNC_ADP_CFG2_ADP_CHRG_SWTIME_MASK|macro|USBNC_ADP_CFG2_ADP_CHRG_SWTIME_MASK
DECL|USBNC_ADP_CFG2_ADP_CHRG_SWTIME_SHIFT|macro|USBNC_ADP_CFG2_ADP_CHRG_SWTIME_SHIFT
DECL|USBNC_ADP_CFG2_ADP_CHRG_SWTIME|macro|USBNC_ADP_CFG2_ADP_CHRG_SWTIME
DECL|USBNC_ADP_CFG2_ADP_DISCHG_TIME_MASK|macro|USBNC_ADP_CFG2_ADP_DISCHG_TIME_MASK
DECL|USBNC_ADP_CFG2_ADP_DISCHG_TIME_SHIFT|macro|USBNC_ADP_CFG2_ADP_DISCHG_TIME_SHIFT
DECL|USBNC_ADP_CFG2_ADP_DISCHG_TIME|macro|USBNC_ADP_CFG2_ADP_DISCHG_TIME
DECL|USBNC_ADP_CFG2_REG|macro|USBNC_ADP_CFG2_REG
DECL|USBNC_ADP_CFG2|macro|USBNC_ADP_CFG2
DECL|USBNC_ADP_STATUS_ADP_CNT_MASK|macro|USBNC_ADP_STATUS_ADP_CNT_MASK
DECL|USBNC_ADP_STATUS_ADP_CNT_SHIFT|macro|USBNC_ADP_STATUS_ADP_CNT_SHIFT
DECL|USBNC_ADP_STATUS_ADP_CNT|macro|USBNC_ADP_STATUS_ADP_CNT
DECL|USBNC_ADP_STATUS_ADP_PRB_INT_MASK|macro|USBNC_ADP_STATUS_ADP_PRB_INT_MASK
DECL|USBNC_ADP_STATUS_ADP_PRB_INT_SHIFT|macro|USBNC_ADP_STATUS_ADP_PRB_INT_SHIFT
DECL|USBNC_ADP_STATUS_ADP_PRB_TIMR_MASK|macro|USBNC_ADP_STATUS_ADP_PRB_TIMR_MASK
DECL|USBNC_ADP_STATUS_ADP_PRB_TIMR_SHIFT|macro|USBNC_ADP_STATUS_ADP_PRB_TIMR_SHIFT
DECL|USBNC_ADP_STATUS_ADP_PRB_TIMR|macro|USBNC_ADP_STATUS_ADP_PRB_TIMR
DECL|USBNC_ADP_STATUS_ADP_SNS_INT_MASK|macro|USBNC_ADP_STATUS_ADP_SNS_INT_MASK
DECL|USBNC_ADP_STATUS_ADP_SNS_INT_SHIFT|macro|USBNC_ADP_STATUS_ADP_SNS_INT_SHIFT
DECL|USBNC_ADP_STATUS_REG|macro|USBNC_ADP_STATUS_REG
DECL|USBNC_ADP_STATUS|macro|USBNC_ADP_STATUS
DECL|USBNC_BASE_ADDRS|macro|USBNC_BASE_ADDRS
DECL|USBNC_BASE_PTRS|macro|USBNC_BASE_PTRS
DECL|USBNC_BASE_PTR|macro|USBNC_BASE_PTR
DECL|USBNC_BASE|macro|USBNC_BASE
DECL|USBNC_HSIC_CTRL1_OVER_CUR_DIS_MASK|macro|USBNC_HSIC_CTRL1_OVER_CUR_DIS_MASK
DECL|USBNC_HSIC_CTRL1_OVER_CUR_DIS_SHIFT|macro|USBNC_HSIC_CTRL1_OVER_CUR_DIS_SHIFT
DECL|USBNC_HSIC_CTRL1_OVER_CUR_POL_MASK|macro|USBNC_HSIC_CTRL1_OVER_CUR_POL_MASK
DECL|USBNC_HSIC_CTRL1_OVER_CUR_POL_SHIFT|macro|USBNC_HSIC_CTRL1_OVER_CUR_POL_SHIFT
DECL|USBNC_HSIC_CTRL1_PWR_POL_MASK|macro|USBNC_HSIC_CTRL1_PWR_POL_MASK
DECL|USBNC_HSIC_CTRL1_PWR_POL_SHIFT|macro|USBNC_HSIC_CTRL1_PWR_POL_SHIFT
DECL|USBNC_HSIC_CTRL1_REG|macro|USBNC_HSIC_CTRL1_REG
DECL|USBNC_HSIC_CTRL1_WIE_MASK|macro|USBNC_HSIC_CTRL1_WIE_MASK
DECL|USBNC_HSIC_CTRL1_WIE_SHIFT|macro|USBNC_HSIC_CTRL1_WIE_SHIFT
DECL|USBNC_HSIC_CTRL1_WIR_MASK|macro|USBNC_HSIC_CTRL1_WIR_MASK
DECL|USBNC_HSIC_CTRL1_WIR_SHIFT|macro|USBNC_HSIC_CTRL1_WIR_SHIFT
DECL|USBNC_HSIC_CTRL1_WKUP_DPDM_EN_MASK|macro|USBNC_HSIC_CTRL1_WKUP_DPDM_EN_MASK
DECL|USBNC_HSIC_CTRL1_WKUP_DPDM_EN_SHIFT|macro|USBNC_HSIC_CTRL1_WKUP_DPDM_EN_SHIFT
DECL|USBNC_HSIC_CTRL1_WKUP_ID_EN_MASK|macro|USBNC_HSIC_CTRL1_WKUP_ID_EN_MASK
DECL|USBNC_HSIC_CTRL1_WKUP_ID_EN_SHIFT|macro|USBNC_HSIC_CTRL1_WKUP_ID_EN_SHIFT
DECL|USBNC_HSIC_CTRL1_WKUP_SW_EN_MASK|macro|USBNC_HSIC_CTRL1_WKUP_SW_EN_MASK
DECL|USBNC_HSIC_CTRL1_WKUP_SW_EN_SHIFT|macro|USBNC_HSIC_CTRL1_WKUP_SW_EN_SHIFT
DECL|USBNC_HSIC_CTRL1_WKUP_SW_MASK|macro|USBNC_HSIC_CTRL1_WKUP_SW_MASK
DECL|USBNC_HSIC_CTRL1_WKUP_SW_SHIFT|macro|USBNC_HSIC_CTRL1_WKUP_SW_SHIFT
DECL|USBNC_HSIC_CTRL1_WKUP_VBUS_EN_MASK|macro|USBNC_HSIC_CTRL1_WKUP_VBUS_EN_MASK
DECL|USBNC_HSIC_CTRL1_WKUP_VBUS_EN_SHIFT|macro|USBNC_HSIC_CTRL1_WKUP_VBUS_EN_SHIFT
DECL|USBNC_HSIC_CTRL1|macro|USBNC_HSIC_CTRL1
DECL|USBNC_HSIC_CTRL2_AUTURESUME_EN_MASK|macro|USBNC_HSIC_CTRL2_AUTURESUME_EN_MASK
DECL|USBNC_HSIC_CTRL2_AUTURESUME_EN_SHIFT|macro|USBNC_HSIC_CTRL2_AUTURESUME_EN_SHIFT
DECL|USBNC_HSIC_CTRL2_DIG_ID_SEL_MASK|macro|USBNC_HSIC_CTRL2_DIG_ID_SEL_MASK
DECL|USBNC_HSIC_CTRL2_DIG_ID_SEL_SHIFT|macro|USBNC_HSIC_CTRL2_DIG_ID_SEL_SHIFT
DECL|USBNC_HSIC_CTRL2_LOWSPEED_EN_MASK|macro|USBNC_HSIC_CTRL2_LOWSPEED_EN_MASK
DECL|USBNC_HSIC_CTRL2_LOWSPEED_EN_SHIFT|macro|USBNC_HSIC_CTRL2_LOWSPEED_EN_SHIFT
DECL|USBNC_HSIC_CTRL2_REG|macro|USBNC_HSIC_CTRL2_REG
DECL|USBNC_HSIC_CTRL2_UTMI_CLK_VLD_MASK|macro|USBNC_HSIC_CTRL2_UTMI_CLK_VLD_MASK
DECL|USBNC_HSIC_CTRL2_UTMI_CLK_VLD_SHIFT|macro|USBNC_HSIC_CTRL2_UTMI_CLK_VLD_SHIFT
DECL|USBNC_HSIC_CTRL2_VBUS_SOURCE_SEL_MASK|macro|USBNC_HSIC_CTRL2_VBUS_SOURCE_SEL_MASK
DECL|USBNC_HSIC_CTRL2_VBUS_SOURCE_SEL_SHIFT|macro|USBNC_HSIC_CTRL2_VBUS_SOURCE_SEL_SHIFT
DECL|USBNC_HSIC_CTRL2_VBUS_SOURCE_SEL|macro|USBNC_HSIC_CTRL2_VBUS_SOURCE_SEL
DECL|USBNC_HSIC_CTRL2|macro|USBNC_HSIC_CTRL2
DECL|USBNC_MemMapPtr|typedef|} USBNC_Type, *USBNC_MemMapPtr;
DECL|USBNC_OTG1_CTRL1_OVER_CUR_DIS_MASK|macro|USBNC_OTG1_CTRL1_OVER_CUR_DIS_MASK
DECL|USBNC_OTG1_CTRL1_OVER_CUR_DIS_SHIFT|macro|USBNC_OTG1_CTRL1_OVER_CUR_DIS_SHIFT
DECL|USBNC_OTG1_CTRL1_OVER_CUR_POL_MASK|macro|USBNC_OTG1_CTRL1_OVER_CUR_POL_MASK
DECL|USBNC_OTG1_CTRL1_OVER_CUR_POL_SHIFT|macro|USBNC_OTG1_CTRL1_OVER_CUR_POL_SHIFT
DECL|USBNC_OTG1_CTRL1_PWR_POL_MASK|macro|USBNC_OTG1_CTRL1_PWR_POL_MASK
DECL|USBNC_OTG1_CTRL1_PWR_POL_SHIFT|macro|USBNC_OTG1_CTRL1_PWR_POL_SHIFT
DECL|USBNC_OTG1_CTRL1_REG|macro|USBNC_OTG1_CTRL1_REG
DECL|USBNC_OTG1_CTRL1_WIE_MASK|macro|USBNC_OTG1_CTRL1_WIE_MASK
DECL|USBNC_OTG1_CTRL1_WIE_SHIFT|macro|USBNC_OTG1_CTRL1_WIE_SHIFT
DECL|USBNC_OTG1_CTRL1_WIR_MASK|macro|USBNC_OTG1_CTRL1_WIR_MASK
DECL|USBNC_OTG1_CTRL1_WIR_SHIFT|macro|USBNC_OTG1_CTRL1_WIR_SHIFT
DECL|USBNC_OTG1_CTRL1_WKUP_DPDM_EN_MASK|macro|USBNC_OTG1_CTRL1_WKUP_DPDM_EN_MASK
DECL|USBNC_OTG1_CTRL1_WKUP_DPDM_EN_SHIFT|macro|USBNC_OTG1_CTRL1_WKUP_DPDM_EN_SHIFT
DECL|USBNC_OTG1_CTRL1_WKUP_ID_EN_MASK|macro|USBNC_OTG1_CTRL1_WKUP_ID_EN_MASK
DECL|USBNC_OTG1_CTRL1_WKUP_ID_EN_SHIFT|macro|USBNC_OTG1_CTRL1_WKUP_ID_EN_SHIFT
DECL|USBNC_OTG1_CTRL1_WKUP_SW_EN_MASK|macro|USBNC_OTG1_CTRL1_WKUP_SW_EN_MASK
DECL|USBNC_OTG1_CTRL1_WKUP_SW_EN_SHIFT|macro|USBNC_OTG1_CTRL1_WKUP_SW_EN_SHIFT
DECL|USBNC_OTG1_CTRL1_WKUP_SW_MASK|macro|USBNC_OTG1_CTRL1_WKUP_SW_MASK
DECL|USBNC_OTG1_CTRL1_WKUP_SW_SHIFT|macro|USBNC_OTG1_CTRL1_WKUP_SW_SHIFT
DECL|USBNC_OTG1_CTRL1_WKUP_VBUS_EN_MASK|macro|USBNC_OTG1_CTRL1_WKUP_VBUS_EN_MASK
DECL|USBNC_OTG1_CTRL1_WKUP_VBUS_EN_SHIFT|macro|USBNC_OTG1_CTRL1_WKUP_VBUS_EN_SHIFT
DECL|USBNC_OTG1_CTRL1|macro|USBNC_OTG1_CTRL1
DECL|USBNC_OTG1_CTRL2_AUTURESUME_EN_MASK|macro|USBNC_OTG1_CTRL2_AUTURESUME_EN_MASK
DECL|USBNC_OTG1_CTRL2_AUTURESUME_EN_SHIFT|macro|USBNC_OTG1_CTRL2_AUTURESUME_EN_SHIFT
DECL|USBNC_OTG1_CTRL2_DIG_ID_SEL_MASK|macro|USBNC_OTG1_CTRL2_DIG_ID_SEL_MASK
DECL|USBNC_OTG1_CTRL2_DIG_ID_SEL_SHIFT|macro|USBNC_OTG1_CTRL2_DIG_ID_SEL_SHIFT
DECL|USBNC_OTG1_CTRL2_LOWSPEED_EN_MASK|macro|USBNC_OTG1_CTRL2_LOWSPEED_EN_MASK
DECL|USBNC_OTG1_CTRL2_LOWSPEED_EN_SHIFT|macro|USBNC_OTG1_CTRL2_LOWSPEED_EN_SHIFT
DECL|USBNC_OTG1_CTRL2_REG|macro|USBNC_OTG1_CTRL2_REG
DECL|USBNC_OTG1_CTRL2_UTMI_CLK_VLD_MASK|macro|USBNC_OTG1_CTRL2_UTMI_CLK_VLD_MASK
DECL|USBNC_OTG1_CTRL2_UTMI_CLK_VLD_SHIFT|macro|USBNC_OTG1_CTRL2_UTMI_CLK_VLD_SHIFT
DECL|USBNC_OTG1_CTRL2_VBUS_SOURCE_SEL_MASK|macro|USBNC_OTG1_CTRL2_VBUS_SOURCE_SEL_MASK
DECL|USBNC_OTG1_CTRL2_VBUS_SOURCE_SEL_SHIFT|macro|USBNC_OTG1_CTRL2_VBUS_SOURCE_SEL_SHIFT
DECL|USBNC_OTG1_CTRL2_VBUS_SOURCE_SEL|macro|USBNC_OTG1_CTRL2_VBUS_SOURCE_SEL
DECL|USBNC_OTG1_CTRL2|macro|USBNC_OTG1_CTRL2
DECL|USBNC_OTG1_PHY_CFG1_CHRGDET_Megamix_MASK|macro|USBNC_OTG1_PHY_CFG1_CHRGDET_Megamix_MASK
DECL|USBNC_OTG1_PHY_CFG1_CHRGDET_Megamix_SHIFT|macro|USBNC_OTG1_PHY_CFG1_CHRGDET_Megamix_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_COMMONONN_MASK|macro|USBNC_OTG1_PHY_CFG1_COMMONONN_MASK
DECL|USBNC_OTG1_PHY_CFG1_COMMONONN_SHIFT|macro|USBNC_OTG1_PHY_CFG1_COMMONONN_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_COMPDISTUNE0_MASK|macro|USBNC_OTG1_PHY_CFG1_COMPDISTUNE0_MASK
DECL|USBNC_OTG1_PHY_CFG1_COMPDISTUNE0_SHIFT|macro|USBNC_OTG1_PHY_CFG1_COMPDISTUNE0_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_COMPDISTUNE0|macro|USBNC_OTG1_PHY_CFG1_COMPDISTUNE0
DECL|USBNC_OTG1_PHY_CFG1_FSEL_MASK|macro|USBNC_OTG1_PHY_CFG1_FSEL_MASK
DECL|USBNC_OTG1_PHY_CFG1_FSEL_SHIFT|macro|USBNC_OTG1_PHY_CFG1_FSEL_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_FSEL|macro|USBNC_OTG1_PHY_CFG1_FSEL
DECL|USBNC_OTG1_PHY_CFG1_OTGTUNE0_MASK|macro|USBNC_OTG1_PHY_CFG1_OTGTUNE0_MASK
DECL|USBNC_OTG1_PHY_CFG1_OTGTUNE0_SHIFT|macro|USBNC_OTG1_PHY_CFG1_OTGTUNE0_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_OTGTUNE0|macro|USBNC_OTG1_PHY_CFG1_OTGTUNE0
DECL|USBNC_OTG1_PHY_CFG1_REG|macro|USBNC_OTG1_PHY_CFG1_REG
DECL|USBNC_OTG1_PHY_CFG1_SQRXTUNE0_MASK|macro|USBNC_OTG1_PHY_CFG1_SQRXTUNE0_MASK
DECL|USBNC_OTG1_PHY_CFG1_SQRXTUNE0_SHIFT|macro|USBNC_OTG1_PHY_CFG1_SQRXTUNE0_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_SQRXTUNE0|macro|USBNC_OTG1_PHY_CFG1_SQRXTUNE0
DECL|USBNC_OTG1_PHY_CFG1_TXFSLSTUNE0_MASK|macro|USBNC_OTG1_PHY_CFG1_TXFSLSTUNE0_MASK
DECL|USBNC_OTG1_PHY_CFG1_TXFSLSTUNE0_SHIFT|macro|USBNC_OTG1_PHY_CFG1_TXFSLSTUNE0_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_TXFSLSTUNE0|macro|USBNC_OTG1_PHY_CFG1_TXFSLSTUNE0
DECL|USBNC_OTG1_PHY_CFG1_TXHSXVTUNE0_MASK|macro|USBNC_OTG1_PHY_CFG1_TXHSXVTUNE0_MASK
DECL|USBNC_OTG1_PHY_CFG1_TXHSXVTUNE0_SHIFT|macro|USBNC_OTG1_PHY_CFG1_TXHSXVTUNE0_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_TXHSXVTUNE0|macro|USBNC_OTG1_PHY_CFG1_TXHSXVTUNE0
DECL|USBNC_OTG1_PHY_CFG1_TXPREEMPAMPTUNE0_MASK|macro|USBNC_OTG1_PHY_CFG1_TXPREEMPAMPTUNE0_MASK
DECL|USBNC_OTG1_PHY_CFG1_TXPREEMPAMPTUNE0_SHIFT|macro|USBNC_OTG1_PHY_CFG1_TXPREEMPAMPTUNE0_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_TXPREEMPAMPTUNE0|macro|USBNC_OTG1_PHY_CFG1_TXPREEMPAMPTUNE0
DECL|USBNC_OTG1_PHY_CFG1_TXPREEMPPULSETUNE0_MASK|macro|USBNC_OTG1_PHY_CFG1_TXPREEMPPULSETUNE0_MASK
DECL|USBNC_OTG1_PHY_CFG1_TXPREEMPPULSETUNE0_SHIFT|macro|USBNC_OTG1_PHY_CFG1_TXPREEMPPULSETUNE0_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_TXRESTUNE0_MASK|macro|USBNC_OTG1_PHY_CFG1_TXRESTUNE0_MASK
DECL|USBNC_OTG1_PHY_CFG1_TXRESTUNE0_SHIFT|macro|USBNC_OTG1_PHY_CFG1_TXRESTUNE0_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_TXRESTUNE0|macro|USBNC_OTG1_PHY_CFG1_TXRESTUNE0
DECL|USBNC_OTG1_PHY_CFG1_TXRISETUNE0_MASK|macro|USBNC_OTG1_PHY_CFG1_TXRISETUNE0_MASK
DECL|USBNC_OTG1_PHY_CFG1_TXRISETUNE0_SHIFT|macro|USBNC_OTG1_PHY_CFG1_TXRISETUNE0_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_TXRISETUNE0|macro|USBNC_OTG1_PHY_CFG1_TXRISETUNE0
DECL|USBNC_OTG1_PHY_CFG1_TXVREFTUNE0_MASK|macro|USBNC_OTG1_PHY_CFG1_TXVREFTUNE0_MASK
DECL|USBNC_OTG1_PHY_CFG1_TXVREFTUNE0_SHIFT|macro|USBNC_OTG1_PHY_CFG1_TXVREFTUNE0_SHIFT
DECL|USBNC_OTG1_PHY_CFG1_TXVREFTUNE0|macro|USBNC_OTG1_PHY_CFG1_TXVREFTUNE0
DECL|USBNC_OTG1_PHY_CFG1|macro|USBNC_OTG1_PHY_CFG1
DECL|USBNC_OTG1_PHY_CFG2_ACAENB0_MASK|macro|USBNC_OTG1_PHY_CFG2_ACAENB0_MASK
DECL|USBNC_OTG1_PHY_CFG2_ACAENB0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_ACAENB0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_ADPCHRG0_MASK|macro|USBNC_OTG1_PHY_CFG2_ADPCHRG0_MASK
DECL|USBNC_OTG1_PHY_CFG2_ADPCHRG0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_ADPCHRG0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_ADPDISCHRG0_MASK|macro|USBNC_OTG1_PHY_CFG2_ADPDISCHRG0_MASK
DECL|USBNC_OTG1_PHY_CFG2_ADPDISCHRG0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_ADPDISCHRG0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_ADPPRBENB0_MASK|macro|USBNC_OTG1_PHY_CFG2_ADPPRBENB0_MASK
DECL|USBNC_OTG1_PHY_CFG2_ADPPRBENB0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_ADPPRBENB0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_CHRGSEL_MASK|macro|USBNC_OTG1_PHY_CFG2_CHRGSEL_MASK
DECL|USBNC_OTG1_PHY_CFG2_CHRGSEL_SHIFT|macro|USBNC_OTG1_PHY_CFG2_CHRGSEL_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_DCDENB_MASK|macro|USBNC_OTG1_PHY_CFG2_DCDENB_MASK
DECL|USBNC_OTG1_PHY_CFG2_DCDENB_SHIFT|macro|USBNC_OTG1_PHY_CFG2_DCDENB_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_DRVVBUS0_MASK|macro|USBNC_OTG1_PHY_CFG2_DRVVBUS0_MASK
DECL|USBNC_OTG1_PHY_CFG2_DRVVBUS0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_DRVVBUS0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_LOOPBACKENB0_MASK|macro|USBNC_OTG1_PHY_CFG2_LOOPBACKENB0_MASK
DECL|USBNC_OTG1_PHY_CFG2_LOOPBACKENB0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_LOOPBACKENB0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_OTGDISABLE0_MASK|macro|USBNC_OTG1_PHY_CFG2_OTGDISABLE0_MASK
DECL|USBNC_OTG1_PHY_CFG2_OTGDISABLE0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_OTGDISABLE0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_REG|macro|USBNC_OTG1_PHY_CFG2_REG
DECL|USBNC_OTG1_PHY_CFG2_SLEEPM0_MASK|macro|USBNC_OTG1_PHY_CFG2_SLEEPM0_MASK
DECL|USBNC_OTG1_PHY_CFG2_SLEEPM0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_SLEEPM0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_TXBITSTUFFEN0_MASK|macro|USBNC_OTG1_PHY_CFG2_TXBITSTUFFEN0_MASK
DECL|USBNC_OTG1_PHY_CFG2_TXBITSTUFFEN0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_TXBITSTUFFEN0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_TXBITSTUFFENH0_MASK|macro|USBNC_OTG1_PHY_CFG2_TXBITSTUFFENH0_MASK
DECL|USBNC_OTG1_PHY_CFG2_TXBITSTUFFENH0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_TXBITSTUFFENH0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_VBUSVLDEXTSEL0_MASK|macro|USBNC_OTG1_PHY_CFG2_VBUSVLDEXTSEL0_MASK
DECL|USBNC_OTG1_PHY_CFG2_VBUSVLDEXTSEL0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_VBUSVLDEXTSEL0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_VBUSVLDEXT_MASK|macro|USBNC_OTG1_PHY_CFG2_VBUSVLDEXT_MASK
DECL|USBNC_OTG1_PHY_CFG2_VBUSVLDEXT_SHIFT|macro|USBNC_OTG1_PHY_CFG2_VBUSVLDEXT_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_VDATDETENB0_MASK|macro|USBNC_OTG1_PHY_CFG2_VDATDETENB0_MASK
DECL|USBNC_OTG1_PHY_CFG2_VDATDETENB0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_VDATDETENB0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2_VDATSRCENB0_MASK|macro|USBNC_OTG1_PHY_CFG2_VDATSRCENB0_MASK
DECL|USBNC_OTG1_PHY_CFG2_VDATSRCENB0_SHIFT|macro|USBNC_OTG1_PHY_CFG2_VDATSRCENB0_SHIFT
DECL|USBNC_OTG1_PHY_CFG2|macro|USBNC_OTG1_PHY_CFG2
DECL|USBNC_OTG1_PHY_STATUS_ADPPRB0_MASK|macro|USBNC_OTG1_PHY_STATUS_ADPPRB0_MASK
DECL|USBNC_OTG1_PHY_STATUS_ADPPRB0_SHIFT|macro|USBNC_OTG1_PHY_STATUS_ADPPRB0_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_ADPSNS0_MASK|macro|USBNC_OTG1_PHY_STATUS_ADPSNS0_MASK
DECL|USBNC_OTG1_PHY_STATUS_ADPSNS0_SHIFT|macro|USBNC_OTG1_PHY_STATUS_ADPSNS0_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_CHRGDET_MASK|macro|USBNC_OTG1_PHY_STATUS_CHRGDET_MASK
DECL|USBNC_OTG1_PHY_STATUS_CHRGDET_SHIFT|macro|USBNC_OTG1_PHY_STATUS_CHRGDET_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_HOST_DISCONNECT_MASK|macro|USBNC_OTG1_PHY_STATUS_HOST_DISCONNECT_MASK
DECL|USBNC_OTG1_PHY_STATUS_HOST_DISCONNECT_SHIFT|macro|USBNC_OTG1_PHY_STATUS_HOST_DISCONNECT_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_ID_DIG_MASK|macro|USBNC_OTG1_PHY_STATUS_ID_DIG_MASK
DECL|USBNC_OTG1_PHY_STATUS_ID_DIG_SHIFT|macro|USBNC_OTG1_PHY_STATUS_ID_DIG_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_LINE_STATE_MASK|macro|USBNC_OTG1_PHY_STATUS_LINE_STATE_MASK
DECL|USBNC_OTG1_PHY_STATUS_LINE_STATE_SHIFT|macro|USBNC_OTG1_PHY_STATUS_LINE_STATE_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_LINE_STATE|macro|USBNC_OTG1_PHY_STATUS_LINE_STATE
DECL|USBNC_OTG1_PHY_STATUS_REG|macro|USBNC_OTG1_PHY_STATUS_REG
DECL|USBNC_OTG1_PHY_STATUS_RIDA0_MASK|macro|USBNC_OTG1_PHY_STATUS_RIDA0_MASK
DECL|USBNC_OTG1_PHY_STATUS_RIDA0_SHIFT|macro|USBNC_OTG1_PHY_STATUS_RIDA0_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_RIDB0_MASK|macro|USBNC_OTG1_PHY_STATUS_RIDB0_MASK
DECL|USBNC_OTG1_PHY_STATUS_RIDB0_SHIFT|macro|USBNC_OTG1_PHY_STATUS_RIDB0_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_RIDC0_MASK|macro|USBNC_OTG1_PHY_STATUS_RIDC0_MASK
DECL|USBNC_OTG1_PHY_STATUS_RIDC0_SHIFT|macro|USBNC_OTG1_PHY_STATUS_RIDC0_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_RIDFLOAT0_MASK|macro|USBNC_OTG1_PHY_STATUS_RIDFLOAT0_MASK
DECL|USBNC_OTG1_PHY_STATUS_RIDFLOAT0_SHIFT|macro|USBNC_OTG1_PHY_STATUS_RIDFLOAT0_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_RIDGND0_MASK|macro|USBNC_OTG1_PHY_STATUS_RIDGND0_MASK
DECL|USBNC_OTG1_PHY_STATUS_RIDGND0_SHIFT|macro|USBNC_OTG1_PHY_STATUS_RIDGND0_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_SESS_VLD_MASK|macro|USBNC_OTG1_PHY_STATUS_SESS_VLD_MASK
DECL|USBNC_OTG1_PHY_STATUS_SESS_VLD_SHIFT|macro|USBNC_OTG1_PHY_STATUS_SESS_VLD_SHIFT
DECL|USBNC_OTG1_PHY_STATUS_VBUS_VLD_MASK|macro|USBNC_OTG1_PHY_STATUS_VBUS_VLD_MASK
DECL|USBNC_OTG1_PHY_STATUS_VBUS_VLD_SHIFT|macro|USBNC_OTG1_PHY_STATUS_VBUS_VLD_SHIFT
DECL|USBNC_OTG1_PHY_STATUS|macro|USBNC_OTG1_PHY_STATUS
DECL|USBNC_OTG2_CTRL1_OVER_CUR_DIS_MASK|macro|USBNC_OTG2_CTRL1_OVER_CUR_DIS_MASK
DECL|USBNC_OTG2_CTRL1_OVER_CUR_DIS_SHIFT|macro|USBNC_OTG2_CTRL1_OVER_CUR_DIS_SHIFT
DECL|USBNC_OTG2_CTRL1_OVER_CUR_POL_MASK|macro|USBNC_OTG2_CTRL1_OVER_CUR_POL_MASK
DECL|USBNC_OTG2_CTRL1_OVER_CUR_POL_SHIFT|macro|USBNC_OTG2_CTRL1_OVER_CUR_POL_SHIFT
DECL|USBNC_OTG2_CTRL1_PWR_POL_MASK|macro|USBNC_OTG2_CTRL1_PWR_POL_MASK
DECL|USBNC_OTG2_CTRL1_PWR_POL_SHIFT|macro|USBNC_OTG2_CTRL1_PWR_POL_SHIFT
DECL|USBNC_OTG2_CTRL1_REG|macro|USBNC_OTG2_CTRL1_REG
DECL|USBNC_OTG2_CTRL1_WIE_MASK|macro|USBNC_OTG2_CTRL1_WIE_MASK
DECL|USBNC_OTG2_CTRL1_WIE_SHIFT|macro|USBNC_OTG2_CTRL1_WIE_SHIFT
DECL|USBNC_OTG2_CTRL1_WIR_MASK|macro|USBNC_OTG2_CTRL1_WIR_MASK
DECL|USBNC_OTG2_CTRL1_WIR_SHIFT|macro|USBNC_OTG2_CTRL1_WIR_SHIFT
DECL|USBNC_OTG2_CTRL1_WKUP_DPDM_EN_MASK|macro|USBNC_OTG2_CTRL1_WKUP_DPDM_EN_MASK
DECL|USBNC_OTG2_CTRL1_WKUP_DPDM_EN_SHIFT|macro|USBNC_OTG2_CTRL1_WKUP_DPDM_EN_SHIFT
DECL|USBNC_OTG2_CTRL1_WKUP_ID_EN_MASK|macro|USBNC_OTG2_CTRL1_WKUP_ID_EN_MASK
DECL|USBNC_OTG2_CTRL1_WKUP_ID_EN_SHIFT|macro|USBNC_OTG2_CTRL1_WKUP_ID_EN_SHIFT
DECL|USBNC_OTG2_CTRL1_WKUP_SW_EN_MASK|macro|USBNC_OTG2_CTRL1_WKUP_SW_EN_MASK
DECL|USBNC_OTG2_CTRL1_WKUP_SW_EN_SHIFT|macro|USBNC_OTG2_CTRL1_WKUP_SW_EN_SHIFT
DECL|USBNC_OTG2_CTRL1_WKUP_SW_MASK|macro|USBNC_OTG2_CTRL1_WKUP_SW_MASK
DECL|USBNC_OTG2_CTRL1_WKUP_SW_SHIFT|macro|USBNC_OTG2_CTRL1_WKUP_SW_SHIFT
DECL|USBNC_OTG2_CTRL1_WKUP_VBUS_EN_MASK|macro|USBNC_OTG2_CTRL1_WKUP_VBUS_EN_MASK
DECL|USBNC_OTG2_CTRL1_WKUP_VBUS_EN_SHIFT|macro|USBNC_OTG2_CTRL1_WKUP_VBUS_EN_SHIFT
DECL|USBNC_OTG2_CTRL1|macro|USBNC_OTG2_CTRL1
DECL|USBNC_OTG2_CTRL2_AUTURESUME_EN_MASK|macro|USBNC_OTG2_CTRL2_AUTURESUME_EN_MASK
DECL|USBNC_OTG2_CTRL2_AUTURESUME_EN_SHIFT|macro|USBNC_OTG2_CTRL2_AUTURESUME_EN_SHIFT
DECL|USBNC_OTG2_CTRL2_DIG_ID_SEL_MASK|macro|USBNC_OTG2_CTRL2_DIG_ID_SEL_MASK
DECL|USBNC_OTG2_CTRL2_DIG_ID_SEL_SHIFT|macro|USBNC_OTG2_CTRL2_DIG_ID_SEL_SHIFT
DECL|USBNC_OTG2_CTRL2_LOWSPEED_EN_MASK|macro|USBNC_OTG2_CTRL2_LOWSPEED_EN_MASK
DECL|USBNC_OTG2_CTRL2_LOWSPEED_EN_SHIFT|macro|USBNC_OTG2_CTRL2_LOWSPEED_EN_SHIFT
DECL|USBNC_OTG2_CTRL2_REG|macro|USBNC_OTG2_CTRL2_REG
DECL|USBNC_OTG2_CTRL2_UTMI_CLK_VLD_MASK|macro|USBNC_OTG2_CTRL2_UTMI_CLK_VLD_MASK
DECL|USBNC_OTG2_CTRL2_UTMI_CLK_VLD_SHIFT|macro|USBNC_OTG2_CTRL2_UTMI_CLK_VLD_SHIFT
DECL|USBNC_OTG2_CTRL2_VBUS_SOURCE_SEL_MASK|macro|USBNC_OTG2_CTRL2_VBUS_SOURCE_SEL_MASK
DECL|USBNC_OTG2_CTRL2_VBUS_SOURCE_SEL_SHIFT|macro|USBNC_OTG2_CTRL2_VBUS_SOURCE_SEL_SHIFT
DECL|USBNC_OTG2_CTRL2_VBUS_SOURCE_SEL|macro|USBNC_OTG2_CTRL2_VBUS_SOURCE_SEL
DECL|USBNC_OTG2_CTRL2|macro|USBNC_OTG2_CTRL2
DECL|USBNC_OTG2_PHY_CFG1_CHRGDET_Megamix_MASK|macro|USBNC_OTG2_PHY_CFG1_CHRGDET_Megamix_MASK
DECL|USBNC_OTG2_PHY_CFG1_CHRGDET_Megamix_SHIFT|macro|USBNC_OTG2_PHY_CFG1_CHRGDET_Megamix_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_COMMONONN_MASK|macro|USBNC_OTG2_PHY_CFG1_COMMONONN_MASK
DECL|USBNC_OTG2_PHY_CFG1_COMMONONN_SHIFT|macro|USBNC_OTG2_PHY_CFG1_COMMONONN_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_COMPDISTUNE0_MASK|macro|USBNC_OTG2_PHY_CFG1_COMPDISTUNE0_MASK
DECL|USBNC_OTG2_PHY_CFG1_COMPDISTUNE0_SHIFT|macro|USBNC_OTG2_PHY_CFG1_COMPDISTUNE0_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_COMPDISTUNE0|macro|USBNC_OTG2_PHY_CFG1_COMPDISTUNE0
DECL|USBNC_OTG2_PHY_CFG1_FSEL_MASK|macro|USBNC_OTG2_PHY_CFG1_FSEL_MASK
DECL|USBNC_OTG2_PHY_CFG1_FSEL_SHIFT|macro|USBNC_OTG2_PHY_CFG1_FSEL_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_FSEL|macro|USBNC_OTG2_PHY_CFG1_FSEL
DECL|USBNC_OTG2_PHY_CFG1_OTGTUNE0_MASK|macro|USBNC_OTG2_PHY_CFG1_OTGTUNE0_MASK
DECL|USBNC_OTG2_PHY_CFG1_OTGTUNE0_SHIFT|macro|USBNC_OTG2_PHY_CFG1_OTGTUNE0_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_OTGTUNE0|macro|USBNC_OTG2_PHY_CFG1_OTGTUNE0
DECL|USBNC_OTG2_PHY_CFG1_REG|macro|USBNC_OTG2_PHY_CFG1_REG
DECL|USBNC_OTG2_PHY_CFG1_SQRXTUNE0_MASK|macro|USBNC_OTG2_PHY_CFG1_SQRXTUNE0_MASK
DECL|USBNC_OTG2_PHY_CFG1_SQRXTUNE0_SHIFT|macro|USBNC_OTG2_PHY_CFG1_SQRXTUNE0_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_SQRXTUNE0|macro|USBNC_OTG2_PHY_CFG1_SQRXTUNE0
DECL|USBNC_OTG2_PHY_CFG1_TXFSLSTUNE0_MASK|macro|USBNC_OTG2_PHY_CFG1_TXFSLSTUNE0_MASK
DECL|USBNC_OTG2_PHY_CFG1_TXFSLSTUNE0_SHIFT|macro|USBNC_OTG2_PHY_CFG1_TXFSLSTUNE0_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_TXFSLSTUNE0|macro|USBNC_OTG2_PHY_CFG1_TXFSLSTUNE0
DECL|USBNC_OTG2_PHY_CFG1_TXHSXVTUNE0_MASK|macro|USBNC_OTG2_PHY_CFG1_TXHSXVTUNE0_MASK
DECL|USBNC_OTG2_PHY_CFG1_TXHSXVTUNE0_SHIFT|macro|USBNC_OTG2_PHY_CFG1_TXHSXVTUNE0_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_TXHSXVTUNE0|macro|USBNC_OTG2_PHY_CFG1_TXHSXVTUNE0
DECL|USBNC_OTG2_PHY_CFG1_TXPREEMPAMPTUNE0_MASK|macro|USBNC_OTG2_PHY_CFG1_TXPREEMPAMPTUNE0_MASK
DECL|USBNC_OTG2_PHY_CFG1_TXPREEMPAMPTUNE0_SHIFT|macro|USBNC_OTG2_PHY_CFG1_TXPREEMPAMPTUNE0_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_TXPREEMPAMPTUNE0|macro|USBNC_OTG2_PHY_CFG1_TXPREEMPAMPTUNE0
DECL|USBNC_OTG2_PHY_CFG1_TXPREEMPPULSETUNE0_MASK|macro|USBNC_OTG2_PHY_CFG1_TXPREEMPPULSETUNE0_MASK
DECL|USBNC_OTG2_PHY_CFG1_TXPREEMPPULSETUNE0_SHIFT|macro|USBNC_OTG2_PHY_CFG1_TXPREEMPPULSETUNE0_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_TXRESTUNE0_MASK|macro|USBNC_OTG2_PHY_CFG1_TXRESTUNE0_MASK
DECL|USBNC_OTG2_PHY_CFG1_TXRESTUNE0_SHIFT|macro|USBNC_OTG2_PHY_CFG1_TXRESTUNE0_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_TXRESTUNE0|macro|USBNC_OTG2_PHY_CFG1_TXRESTUNE0
DECL|USBNC_OTG2_PHY_CFG1_TXRISETUNE0_MASK|macro|USBNC_OTG2_PHY_CFG1_TXRISETUNE0_MASK
DECL|USBNC_OTG2_PHY_CFG1_TXRISETUNE0_SHIFT|macro|USBNC_OTG2_PHY_CFG1_TXRISETUNE0_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_TXRISETUNE0|macro|USBNC_OTG2_PHY_CFG1_TXRISETUNE0
DECL|USBNC_OTG2_PHY_CFG1_TXVREFTUNE0_MASK|macro|USBNC_OTG2_PHY_CFG1_TXVREFTUNE0_MASK
DECL|USBNC_OTG2_PHY_CFG1_TXVREFTUNE0_SHIFT|macro|USBNC_OTG2_PHY_CFG1_TXVREFTUNE0_SHIFT
DECL|USBNC_OTG2_PHY_CFG1_TXVREFTUNE0|macro|USBNC_OTG2_PHY_CFG1_TXVREFTUNE0
DECL|USBNC_OTG2_PHY_CFG1|macro|USBNC_OTG2_PHY_CFG1
DECL|USBNC_OTG2_PHY_CFG2_ACAENB0_MASK|macro|USBNC_OTG2_PHY_CFG2_ACAENB0_MASK
DECL|USBNC_OTG2_PHY_CFG2_ACAENB0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_ACAENB0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_ADPCHRG0_MASK|macro|USBNC_OTG2_PHY_CFG2_ADPCHRG0_MASK
DECL|USBNC_OTG2_PHY_CFG2_ADPCHRG0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_ADPCHRG0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_ADPDISCHRG0_MASK|macro|USBNC_OTG2_PHY_CFG2_ADPDISCHRG0_MASK
DECL|USBNC_OTG2_PHY_CFG2_ADPDISCHRG0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_ADPDISCHRG0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_ADPPRBENB0_MASK|macro|USBNC_OTG2_PHY_CFG2_ADPPRBENB0_MASK
DECL|USBNC_OTG2_PHY_CFG2_ADPPRBENB0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_ADPPRBENB0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_CHRGSEL_MASK|macro|USBNC_OTG2_PHY_CFG2_CHRGSEL_MASK
DECL|USBNC_OTG2_PHY_CFG2_CHRGSEL_SHIFT|macro|USBNC_OTG2_PHY_CFG2_CHRGSEL_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_DCDENB_MASK|macro|USBNC_OTG2_PHY_CFG2_DCDENB_MASK
DECL|USBNC_OTG2_PHY_CFG2_DCDENB_SHIFT|macro|USBNC_OTG2_PHY_CFG2_DCDENB_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_DRVVBUS0_MASK|macro|USBNC_OTG2_PHY_CFG2_DRVVBUS0_MASK
DECL|USBNC_OTG2_PHY_CFG2_DRVVBUS0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_DRVVBUS0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_LOOPBACKENB0_MASK|macro|USBNC_OTG2_PHY_CFG2_LOOPBACKENB0_MASK
DECL|USBNC_OTG2_PHY_CFG2_LOOPBACKENB0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_LOOPBACKENB0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_OTGDISABLE0_MASK|macro|USBNC_OTG2_PHY_CFG2_OTGDISABLE0_MASK
DECL|USBNC_OTG2_PHY_CFG2_OTGDISABLE0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_OTGDISABLE0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_REG|macro|USBNC_OTG2_PHY_CFG2_REG
DECL|USBNC_OTG2_PHY_CFG2_SLEEPM0_MASK|macro|USBNC_OTG2_PHY_CFG2_SLEEPM0_MASK
DECL|USBNC_OTG2_PHY_CFG2_SLEEPM0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_SLEEPM0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_TXBITSTUFFEN0_MASK|macro|USBNC_OTG2_PHY_CFG2_TXBITSTUFFEN0_MASK
DECL|USBNC_OTG2_PHY_CFG2_TXBITSTUFFEN0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_TXBITSTUFFEN0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_TXBITSTUFFENH0_MASK|macro|USBNC_OTG2_PHY_CFG2_TXBITSTUFFENH0_MASK
DECL|USBNC_OTG2_PHY_CFG2_TXBITSTUFFENH0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_TXBITSTUFFENH0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_VBUSVLDEXTSEL0_MASK|macro|USBNC_OTG2_PHY_CFG2_VBUSVLDEXTSEL0_MASK
DECL|USBNC_OTG2_PHY_CFG2_VBUSVLDEXTSEL0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_VBUSVLDEXTSEL0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_VBUSVLDEXT_MASK|macro|USBNC_OTG2_PHY_CFG2_VBUSVLDEXT_MASK
DECL|USBNC_OTG2_PHY_CFG2_VBUSVLDEXT_SHIFT|macro|USBNC_OTG2_PHY_CFG2_VBUSVLDEXT_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_VDATDETENB0_MASK|macro|USBNC_OTG2_PHY_CFG2_VDATDETENB0_MASK
DECL|USBNC_OTG2_PHY_CFG2_VDATDETENB0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_VDATDETENB0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2_VDATSRCENB0_MASK|macro|USBNC_OTG2_PHY_CFG2_VDATSRCENB0_MASK
DECL|USBNC_OTG2_PHY_CFG2_VDATSRCENB0_SHIFT|macro|USBNC_OTG2_PHY_CFG2_VDATSRCENB0_SHIFT
DECL|USBNC_OTG2_PHY_CFG2|macro|USBNC_OTG2_PHY_CFG2
DECL|USBNC_OTG2_PHY_STATUS_ADPPRB0_MASK|macro|USBNC_OTG2_PHY_STATUS_ADPPRB0_MASK
DECL|USBNC_OTG2_PHY_STATUS_ADPPRB0_SHIFT|macro|USBNC_OTG2_PHY_STATUS_ADPPRB0_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_ADPSNS0_MASK|macro|USBNC_OTG2_PHY_STATUS_ADPSNS0_MASK
DECL|USBNC_OTG2_PHY_STATUS_ADPSNS0_SHIFT|macro|USBNC_OTG2_PHY_STATUS_ADPSNS0_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_CHRGDET_MASK|macro|USBNC_OTG2_PHY_STATUS_CHRGDET_MASK
DECL|USBNC_OTG2_PHY_STATUS_CHRGDET_SHIFT|macro|USBNC_OTG2_PHY_STATUS_CHRGDET_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_HOST_DISCONNECT_MASK|macro|USBNC_OTG2_PHY_STATUS_HOST_DISCONNECT_MASK
DECL|USBNC_OTG2_PHY_STATUS_HOST_DISCONNECT_SHIFT|macro|USBNC_OTG2_PHY_STATUS_HOST_DISCONNECT_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_ID_DIG_MASK|macro|USBNC_OTG2_PHY_STATUS_ID_DIG_MASK
DECL|USBNC_OTG2_PHY_STATUS_ID_DIG_SHIFT|macro|USBNC_OTG2_PHY_STATUS_ID_DIG_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_LINE_STATE_MASK|macro|USBNC_OTG2_PHY_STATUS_LINE_STATE_MASK
DECL|USBNC_OTG2_PHY_STATUS_LINE_STATE_SHIFT|macro|USBNC_OTG2_PHY_STATUS_LINE_STATE_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_LINE_STATE|macro|USBNC_OTG2_PHY_STATUS_LINE_STATE
DECL|USBNC_OTG2_PHY_STATUS_REG|macro|USBNC_OTG2_PHY_STATUS_REG
DECL|USBNC_OTG2_PHY_STATUS_RIDA0_MASK|macro|USBNC_OTG2_PHY_STATUS_RIDA0_MASK
DECL|USBNC_OTG2_PHY_STATUS_RIDA0_SHIFT|macro|USBNC_OTG2_PHY_STATUS_RIDA0_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_RIDB0_MASK|macro|USBNC_OTG2_PHY_STATUS_RIDB0_MASK
DECL|USBNC_OTG2_PHY_STATUS_RIDB0_SHIFT|macro|USBNC_OTG2_PHY_STATUS_RIDB0_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_RIDC0_MASK|macro|USBNC_OTG2_PHY_STATUS_RIDC0_MASK
DECL|USBNC_OTG2_PHY_STATUS_RIDC0_SHIFT|macro|USBNC_OTG2_PHY_STATUS_RIDC0_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_RIDFLOAT0_MASK|macro|USBNC_OTG2_PHY_STATUS_RIDFLOAT0_MASK
DECL|USBNC_OTG2_PHY_STATUS_RIDFLOAT0_SHIFT|macro|USBNC_OTG2_PHY_STATUS_RIDFLOAT0_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_RIDGND0_MASK|macro|USBNC_OTG2_PHY_STATUS_RIDGND0_MASK
DECL|USBNC_OTG2_PHY_STATUS_RIDGND0_SHIFT|macro|USBNC_OTG2_PHY_STATUS_RIDGND0_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_SESS_VLD_MASK|macro|USBNC_OTG2_PHY_STATUS_SESS_VLD_MASK
DECL|USBNC_OTG2_PHY_STATUS_SESS_VLD_SHIFT|macro|USBNC_OTG2_PHY_STATUS_SESS_VLD_SHIFT
DECL|USBNC_OTG2_PHY_STATUS_VBUS_VLD_MASK|macro|USBNC_OTG2_PHY_STATUS_VBUS_VLD_MASK
DECL|USBNC_OTG2_PHY_STATUS_VBUS_VLD_SHIFT|macro|USBNC_OTG2_PHY_STATUS_VBUS_VLD_SHIFT
DECL|USBNC_OTG2_PHY_STATUS|macro|USBNC_OTG2_PHY_STATUS
DECL|USBNC_Type|typedef|} USBNC_Type, *USBNC_MemMapPtr;
DECL|USBNC_UH_HSICPHY_CFG1_COMMONONN_MASK|macro|USBNC_UH_HSICPHY_CFG1_COMMONONN_MASK
DECL|USBNC_UH_HSICPHY_CFG1_COMMONONN_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_COMMONONN_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_DMPULLDOWN_MASK|macro|USBNC_UH_HSICPHY_CFG1_DMPULLDOWN_MASK
DECL|USBNC_UH_HSICPHY_CFG1_DMPULLDOWN_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_DMPULLDOWN_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_DPPULLDOWN_MASK|macro|USBNC_UH_HSICPHY_CFG1_DPPULLDOWN_MASK
DECL|USBNC_UH_HSICPHY_CFG1_DPPULLDOWN_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_DPPULLDOWN_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_LOOPBACKENB_MASK|macro|USBNC_UH_HSICPHY_CFG1_LOOPBACKENB_MASK
DECL|USBNC_UH_HSICPHY_CFG1_LOOPBACKENB_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_LOOPBACKENB_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_REFCLKDIV_MASK|macro|USBNC_UH_HSICPHY_CFG1_REFCLKDIV_MASK
DECL|USBNC_UH_HSICPHY_CFG1_REFCLKDIV_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_REFCLKDIV_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_REFCLKDIV|macro|USBNC_UH_HSICPHY_CFG1_REFCLKDIV
DECL|USBNC_UH_HSICPHY_CFG1_REFCLKSEL_MASK|macro|USBNC_UH_HSICPHY_CFG1_REFCLKSEL_MASK
DECL|USBNC_UH_HSICPHY_CFG1_REFCLKSEL_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_REFCLKSEL_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_REFCLKSEL|macro|USBNC_UH_HSICPHY_CFG1_REFCLKSEL
DECL|USBNC_UH_HSICPHY_CFG1_REG|macro|USBNC_UH_HSICPHY_CFG1_REG
DECL|USBNC_UH_HSICPHY_CFG1_SLEEPM_MASK|macro|USBNC_UH_HSICPHY_CFG1_SLEEPM_MASK
DECL|USBNC_UH_HSICPHY_CFG1_SLEEPM_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_SLEEPM_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_TXBITSTUFFENH_MASK|macro|USBNC_UH_HSICPHY_CFG1_TXBITSTUFFENH_MASK
DECL|USBNC_UH_HSICPHY_CFG1_TXBITSTUFFENH_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_TXBITSTUFFENH_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_TXBITSTUFFEN_MASK|macro|USBNC_UH_HSICPHY_CFG1_TXBITSTUFFEN_MASK
DECL|USBNC_UH_HSICPHY_CFG1_TXBITSTUFFEN_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_TXBITSTUFFEN_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_TXRPDTUNE_MASK|macro|USBNC_UH_HSICPHY_CFG1_TXRPDTUNE_MASK
DECL|USBNC_UH_HSICPHY_CFG1_TXRPDTUNE_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_TXRPDTUNE_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_TXRPDTUNE|macro|USBNC_UH_HSICPHY_CFG1_TXRPDTUNE
DECL|USBNC_UH_HSICPHY_CFG1_TXRPUTUNE_MASK|macro|USBNC_UH_HSICPHY_CFG1_TXRPUTUNE_MASK
DECL|USBNC_UH_HSICPHY_CFG1_TXRPUTUNE_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_TXRPUTUNE_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_TXRPUTUNE|macro|USBNC_UH_HSICPHY_CFG1_TXRPUTUNE
DECL|USBNC_UH_HSICPHY_CFG1_TXSRTUNE_MASK|macro|USBNC_UH_HSICPHY_CFG1_TXSRTUNE_MASK
DECL|USBNC_UH_HSICPHY_CFG1_TXSRTUNE_SHIFT|macro|USBNC_UH_HSICPHY_CFG1_TXSRTUNE_SHIFT
DECL|USBNC_UH_HSICPHY_CFG1_TXSRTUNE|macro|USBNC_UH_HSICPHY_CFG1_TXSRTUNE
DECL|USBNC_UH_HSICPHY_CFG1|macro|USBNC_UH_HSICPHY_CFG1
DECL|USBNC|macro|USBNC
DECL|USBOPHY1_RCR|member|__IO uint32_t USBOPHY1_RCR; /**< USB OTG PHY1 Reset Control Register, offset: 0x20 */
DECL|USBOPHY2_RCR|member|__IO uint32_t USBOPHY2_RCR; /**< USB OTG PHY2 Reset Control Register, offset: 0x24 */
DECL|USBSTS|member|__IO uint32_t USBSTS; /**< USB Status Register, offset: 0x144 */
DECL|USB_ASYNCLISTADDR_ASYBASE_MASK|macro|USB_ASYNCLISTADDR_ASYBASE_MASK
DECL|USB_ASYNCLISTADDR_ASYBASE_SHIFT|macro|USB_ASYNCLISTADDR_ASYBASE_SHIFT
DECL|USB_ASYNCLISTADDR_ASYBASE|macro|USB_ASYNCLISTADDR_ASYBASE
DECL|USB_ASYNCLISTADDR_REG|macro|USB_ASYNCLISTADDR_REG
DECL|USB_BASE_ADDRS|macro|USB_BASE_ADDRS
DECL|USB_BASE_PTRS|macro|USB_BASE_PTRS
DECL|USB_BURSTSIZE_REG|macro|USB_BURSTSIZE_REG
DECL|USB_BURSTSIZE_RXPBURST_MASK|macro|USB_BURSTSIZE_RXPBURST_MASK
DECL|USB_BURSTSIZE_RXPBURST_SHIFT|macro|USB_BURSTSIZE_RXPBURST_SHIFT
DECL|USB_BURSTSIZE_RXPBURST|macro|USB_BURSTSIZE_RXPBURST
DECL|USB_BURSTSIZE_TXPBURST_MASK|macro|USB_BURSTSIZE_TXPBURST_MASK
DECL|USB_BURSTSIZE_TXPBURST_SHIFT|macro|USB_BURSTSIZE_TXPBURST_SHIFT
DECL|USB_BURSTSIZE_TXPBURST|macro|USB_BURSTSIZE_TXPBURST
DECL|USB_CAPLENGTH_CAPLENGTH_MASK|macro|USB_CAPLENGTH_CAPLENGTH_MASK
DECL|USB_CAPLENGTH_CAPLENGTH_SHIFT|macro|USB_CAPLENGTH_CAPLENGTH_SHIFT
DECL|USB_CAPLENGTH_CAPLENGTH|macro|USB_CAPLENGTH_CAPLENGTH
DECL|USB_CAPLENGTH_REG|macro|USB_CAPLENGTH_REG
DECL|USB_CONFIGFLAG_CF_MASK|macro|USB_CONFIGFLAG_CF_MASK
DECL|USB_CONFIGFLAG_CF_SHIFT|macro|USB_CONFIGFLAG_CF_SHIFT
DECL|USB_CONFIGFLAG_REG|macro|USB_CONFIGFLAG_REG
DECL|USB_DCCPARAMS_DC_MASK|macro|USB_DCCPARAMS_DC_MASK
DECL|USB_DCCPARAMS_DC_SHIFT|macro|USB_DCCPARAMS_DC_SHIFT
DECL|USB_DCCPARAMS_DEN_MASK|macro|USB_DCCPARAMS_DEN_MASK
DECL|USB_DCCPARAMS_DEN_SHIFT|macro|USB_DCCPARAMS_DEN_SHIFT
DECL|USB_DCCPARAMS_DEN|macro|USB_DCCPARAMS_DEN
DECL|USB_DCCPARAMS_HC_MASK|macro|USB_DCCPARAMS_HC_MASK
DECL|USB_DCCPARAMS_HC_SHIFT|macro|USB_DCCPARAMS_HC_SHIFT
DECL|USB_DCCPARAMS_REG|macro|USB_DCCPARAMS_REG
DECL|USB_DCIVERSION_DCIVERSION_MASK|macro|USB_DCIVERSION_DCIVERSION_MASK
DECL|USB_DCIVERSION_DCIVERSION_SHIFT|macro|USB_DCIVERSION_DCIVERSION_SHIFT
DECL|USB_DCIVERSION_DCIVERSION|macro|USB_DCIVERSION_DCIVERSION
DECL|USB_DCIVERSION_REG|macro|USB_DCIVERSION_REG
DECL|USB_DEVICEADDR_REG|macro|USB_DEVICEADDR_REG
DECL|USB_DEVICEADDR_USBADRA_MASK|macro|USB_DEVICEADDR_USBADRA_MASK
DECL|USB_DEVICEADDR_USBADRA_SHIFT|macro|USB_DEVICEADDR_USBADRA_SHIFT
DECL|USB_DEVICEADDR_USBADR_MASK|macro|USB_DEVICEADDR_USBADR_MASK
DECL|USB_DEVICEADDR_USBADR_SHIFT|macro|USB_DEVICEADDR_USBADR_SHIFT
DECL|USB_DEVICEADDR_USBADR|macro|USB_DEVICEADDR_USBADR
DECL|USB_ENDPTCOMPLETE_ERCE_MASK|macro|USB_ENDPTCOMPLETE_ERCE_MASK
DECL|USB_ENDPTCOMPLETE_ERCE_SHIFT|macro|USB_ENDPTCOMPLETE_ERCE_SHIFT
DECL|USB_ENDPTCOMPLETE_ERCE|macro|USB_ENDPTCOMPLETE_ERCE
DECL|USB_ENDPTCOMPLETE_ETCE_MASK|macro|USB_ENDPTCOMPLETE_ETCE_MASK
DECL|USB_ENDPTCOMPLETE_ETCE_SHIFT|macro|USB_ENDPTCOMPLETE_ETCE_SHIFT
DECL|USB_ENDPTCOMPLETE_ETCE|macro|USB_ENDPTCOMPLETE_ETCE
DECL|USB_ENDPTCOMPLETE_REG|macro|USB_ENDPTCOMPLETE_REG
DECL|USB_ENDPTCTRL0_REG|macro|USB_ENDPTCTRL0_REG
DECL|USB_ENDPTCTRL0_RXE_MASK|macro|USB_ENDPTCTRL0_RXE_MASK
DECL|USB_ENDPTCTRL0_RXE_SHIFT|macro|USB_ENDPTCTRL0_RXE_SHIFT
DECL|USB_ENDPTCTRL0_RXS_MASK|macro|USB_ENDPTCTRL0_RXS_MASK
DECL|USB_ENDPTCTRL0_RXS_SHIFT|macro|USB_ENDPTCTRL0_RXS_SHIFT
DECL|USB_ENDPTCTRL0_RXT_MASK|macro|USB_ENDPTCTRL0_RXT_MASK
DECL|USB_ENDPTCTRL0_RXT_SHIFT|macro|USB_ENDPTCTRL0_RXT_SHIFT
DECL|USB_ENDPTCTRL0_RXT|macro|USB_ENDPTCTRL0_RXT
DECL|USB_ENDPTCTRL0_TXE_MASK|macro|USB_ENDPTCTRL0_TXE_MASK
DECL|USB_ENDPTCTRL0_TXE_SHIFT|macro|USB_ENDPTCTRL0_TXE_SHIFT
DECL|USB_ENDPTCTRL0_TXS_MASK|macro|USB_ENDPTCTRL0_TXS_MASK
DECL|USB_ENDPTCTRL0_TXS_SHIFT|macro|USB_ENDPTCTRL0_TXS_SHIFT
DECL|USB_ENDPTCTRL0_TXT_MASK|macro|USB_ENDPTCTRL0_TXT_MASK
DECL|USB_ENDPTCTRL0_TXT_SHIFT|macro|USB_ENDPTCTRL0_TXT_SHIFT
DECL|USB_ENDPTCTRL0_TXT|macro|USB_ENDPTCTRL0_TXT
DECL|USB_ENDPTCTRL1_REG|macro|USB_ENDPTCTRL1_REG
DECL|USB_ENDPTCTRL1_RXD_MASK|macro|USB_ENDPTCTRL1_RXD_MASK
DECL|USB_ENDPTCTRL1_RXD_SHIFT|macro|USB_ENDPTCTRL1_RXD_SHIFT
DECL|USB_ENDPTCTRL1_RXE_MASK|macro|USB_ENDPTCTRL1_RXE_MASK
DECL|USB_ENDPTCTRL1_RXE_SHIFT|macro|USB_ENDPTCTRL1_RXE_SHIFT
DECL|USB_ENDPTCTRL1_RXI_MASK|macro|USB_ENDPTCTRL1_RXI_MASK
DECL|USB_ENDPTCTRL1_RXI_SHIFT|macro|USB_ENDPTCTRL1_RXI_SHIFT
DECL|USB_ENDPTCTRL1_RXR_MASK|macro|USB_ENDPTCTRL1_RXR_MASK
DECL|USB_ENDPTCTRL1_RXR_SHIFT|macro|USB_ENDPTCTRL1_RXR_SHIFT
DECL|USB_ENDPTCTRL1_RXS_MASK|macro|USB_ENDPTCTRL1_RXS_MASK
DECL|USB_ENDPTCTRL1_RXS_SHIFT|macro|USB_ENDPTCTRL1_RXS_SHIFT
DECL|USB_ENDPTCTRL1_RXT_MASK|macro|USB_ENDPTCTRL1_RXT_MASK
DECL|USB_ENDPTCTRL1_RXT_SHIFT|macro|USB_ENDPTCTRL1_RXT_SHIFT
DECL|USB_ENDPTCTRL1_RXT|macro|USB_ENDPTCTRL1_RXT
DECL|USB_ENDPTCTRL1_TXD_MASK|macro|USB_ENDPTCTRL1_TXD_MASK
DECL|USB_ENDPTCTRL1_TXD_SHIFT|macro|USB_ENDPTCTRL1_TXD_SHIFT
DECL|USB_ENDPTCTRL1_TXE_MASK|macro|USB_ENDPTCTRL1_TXE_MASK
DECL|USB_ENDPTCTRL1_TXE_SHIFT|macro|USB_ENDPTCTRL1_TXE_SHIFT
DECL|USB_ENDPTCTRL1_TXI_MASK|macro|USB_ENDPTCTRL1_TXI_MASK
DECL|USB_ENDPTCTRL1_TXI_SHIFT|macro|USB_ENDPTCTRL1_TXI_SHIFT
DECL|USB_ENDPTCTRL1_TXR_MASK|macro|USB_ENDPTCTRL1_TXR_MASK
DECL|USB_ENDPTCTRL1_TXR_SHIFT|macro|USB_ENDPTCTRL1_TXR_SHIFT
DECL|USB_ENDPTCTRL1_TXS_MASK|macro|USB_ENDPTCTRL1_TXS_MASK
DECL|USB_ENDPTCTRL1_TXS_SHIFT|macro|USB_ENDPTCTRL1_TXS_SHIFT
DECL|USB_ENDPTCTRL1_TXT_MASK|macro|USB_ENDPTCTRL1_TXT_MASK
DECL|USB_ENDPTCTRL1_TXT_SHIFT|macro|USB_ENDPTCTRL1_TXT_SHIFT
DECL|USB_ENDPTCTRL1_TXT|macro|USB_ENDPTCTRL1_TXT
DECL|USB_ENDPTCTRL2_REG|macro|USB_ENDPTCTRL2_REG
DECL|USB_ENDPTCTRL2_RXD_MASK|macro|USB_ENDPTCTRL2_RXD_MASK
DECL|USB_ENDPTCTRL2_RXD_SHIFT|macro|USB_ENDPTCTRL2_RXD_SHIFT
DECL|USB_ENDPTCTRL2_RXE_MASK|macro|USB_ENDPTCTRL2_RXE_MASK
DECL|USB_ENDPTCTRL2_RXE_SHIFT|macro|USB_ENDPTCTRL2_RXE_SHIFT
DECL|USB_ENDPTCTRL2_RXI_MASK|macro|USB_ENDPTCTRL2_RXI_MASK
DECL|USB_ENDPTCTRL2_RXI_SHIFT|macro|USB_ENDPTCTRL2_RXI_SHIFT
DECL|USB_ENDPTCTRL2_RXR_MASK|macro|USB_ENDPTCTRL2_RXR_MASK
DECL|USB_ENDPTCTRL2_RXR_SHIFT|macro|USB_ENDPTCTRL2_RXR_SHIFT
DECL|USB_ENDPTCTRL2_RXS_MASK|macro|USB_ENDPTCTRL2_RXS_MASK
DECL|USB_ENDPTCTRL2_RXS_SHIFT|macro|USB_ENDPTCTRL2_RXS_SHIFT
DECL|USB_ENDPTCTRL2_RXT_MASK|macro|USB_ENDPTCTRL2_RXT_MASK
DECL|USB_ENDPTCTRL2_RXT_SHIFT|macro|USB_ENDPTCTRL2_RXT_SHIFT
DECL|USB_ENDPTCTRL2_RXT|macro|USB_ENDPTCTRL2_RXT
DECL|USB_ENDPTCTRL2_TXD_MASK|macro|USB_ENDPTCTRL2_TXD_MASK
DECL|USB_ENDPTCTRL2_TXD_SHIFT|macro|USB_ENDPTCTRL2_TXD_SHIFT
DECL|USB_ENDPTCTRL2_TXE_MASK|macro|USB_ENDPTCTRL2_TXE_MASK
DECL|USB_ENDPTCTRL2_TXE_SHIFT|macro|USB_ENDPTCTRL2_TXE_SHIFT
DECL|USB_ENDPTCTRL2_TXI_MASK|macro|USB_ENDPTCTRL2_TXI_MASK
DECL|USB_ENDPTCTRL2_TXI_SHIFT|macro|USB_ENDPTCTRL2_TXI_SHIFT
DECL|USB_ENDPTCTRL2_TXR_MASK|macro|USB_ENDPTCTRL2_TXR_MASK
DECL|USB_ENDPTCTRL2_TXR_SHIFT|macro|USB_ENDPTCTRL2_TXR_SHIFT
DECL|USB_ENDPTCTRL2_TXS_MASK|macro|USB_ENDPTCTRL2_TXS_MASK
DECL|USB_ENDPTCTRL2_TXS_SHIFT|macro|USB_ENDPTCTRL2_TXS_SHIFT
DECL|USB_ENDPTCTRL2_TXT_MASK|macro|USB_ENDPTCTRL2_TXT_MASK
DECL|USB_ENDPTCTRL2_TXT_SHIFT|macro|USB_ENDPTCTRL2_TXT_SHIFT
DECL|USB_ENDPTCTRL2_TXT|macro|USB_ENDPTCTRL2_TXT
DECL|USB_ENDPTCTRL3_REG|macro|USB_ENDPTCTRL3_REG
DECL|USB_ENDPTCTRL3_RXD_MASK|macro|USB_ENDPTCTRL3_RXD_MASK
DECL|USB_ENDPTCTRL3_RXD_SHIFT|macro|USB_ENDPTCTRL3_RXD_SHIFT
DECL|USB_ENDPTCTRL3_RXE_MASK|macro|USB_ENDPTCTRL3_RXE_MASK
DECL|USB_ENDPTCTRL3_RXE_SHIFT|macro|USB_ENDPTCTRL3_RXE_SHIFT
DECL|USB_ENDPTCTRL3_RXI_MASK|macro|USB_ENDPTCTRL3_RXI_MASK
DECL|USB_ENDPTCTRL3_RXI_SHIFT|macro|USB_ENDPTCTRL3_RXI_SHIFT
DECL|USB_ENDPTCTRL3_RXR_MASK|macro|USB_ENDPTCTRL3_RXR_MASK
DECL|USB_ENDPTCTRL3_RXR_SHIFT|macro|USB_ENDPTCTRL3_RXR_SHIFT
DECL|USB_ENDPTCTRL3_RXS_MASK|macro|USB_ENDPTCTRL3_RXS_MASK
DECL|USB_ENDPTCTRL3_RXS_SHIFT|macro|USB_ENDPTCTRL3_RXS_SHIFT
DECL|USB_ENDPTCTRL3_RXT_MASK|macro|USB_ENDPTCTRL3_RXT_MASK
DECL|USB_ENDPTCTRL3_RXT_SHIFT|macro|USB_ENDPTCTRL3_RXT_SHIFT
DECL|USB_ENDPTCTRL3_RXT|macro|USB_ENDPTCTRL3_RXT
DECL|USB_ENDPTCTRL3_TXD_MASK|macro|USB_ENDPTCTRL3_TXD_MASK
DECL|USB_ENDPTCTRL3_TXD_SHIFT|macro|USB_ENDPTCTRL3_TXD_SHIFT
DECL|USB_ENDPTCTRL3_TXE_MASK|macro|USB_ENDPTCTRL3_TXE_MASK
DECL|USB_ENDPTCTRL3_TXE_SHIFT|macro|USB_ENDPTCTRL3_TXE_SHIFT
DECL|USB_ENDPTCTRL3_TXI_MASK|macro|USB_ENDPTCTRL3_TXI_MASK
DECL|USB_ENDPTCTRL3_TXI_SHIFT|macro|USB_ENDPTCTRL3_TXI_SHIFT
DECL|USB_ENDPTCTRL3_TXR_MASK|macro|USB_ENDPTCTRL3_TXR_MASK
DECL|USB_ENDPTCTRL3_TXR_SHIFT|macro|USB_ENDPTCTRL3_TXR_SHIFT
DECL|USB_ENDPTCTRL3_TXS_MASK|macro|USB_ENDPTCTRL3_TXS_MASK
DECL|USB_ENDPTCTRL3_TXS_SHIFT|macro|USB_ENDPTCTRL3_TXS_SHIFT
DECL|USB_ENDPTCTRL3_TXT_MASK|macro|USB_ENDPTCTRL3_TXT_MASK
DECL|USB_ENDPTCTRL3_TXT_SHIFT|macro|USB_ENDPTCTRL3_TXT_SHIFT
DECL|USB_ENDPTCTRL3_TXT|macro|USB_ENDPTCTRL3_TXT
DECL|USB_ENDPTCTRL4_REG|macro|USB_ENDPTCTRL4_REG
DECL|USB_ENDPTCTRL4_RXD_MASK|macro|USB_ENDPTCTRL4_RXD_MASK
DECL|USB_ENDPTCTRL4_RXD_SHIFT|macro|USB_ENDPTCTRL4_RXD_SHIFT
DECL|USB_ENDPTCTRL4_RXE_MASK|macro|USB_ENDPTCTRL4_RXE_MASK
DECL|USB_ENDPTCTRL4_RXE_SHIFT|macro|USB_ENDPTCTRL4_RXE_SHIFT
DECL|USB_ENDPTCTRL4_RXI_MASK|macro|USB_ENDPTCTRL4_RXI_MASK
DECL|USB_ENDPTCTRL4_RXI_SHIFT|macro|USB_ENDPTCTRL4_RXI_SHIFT
DECL|USB_ENDPTCTRL4_RXR_MASK|macro|USB_ENDPTCTRL4_RXR_MASK
DECL|USB_ENDPTCTRL4_RXR_SHIFT|macro|USB_ENDPTCTRL4_RXR_SHIFT
DECL|USB_ENDPTCTRL4_RXS_MASK|macro|USB_ENDPTCTRL4_RXS_MASK
DECL|USB_ENDPTCTRL4_RXS_SHIFT|macro|USB_ENDPTCTRL4_RXS_SHIFT
DECL|USB_ENDPTCTRL4_RXT_MASK|macro|USB_ENDPTCTRL4_RXT_MASK
DECL|USB_ENDPTCTRL4_RXT_SHIFT|macro|USB_ENDPTCTRL4_RXT_SHIFT
DECL|USB_ENDPTCTRL4_RXT|macro|USB_ENDPTCTRL4_RXT
DECL|USB_ENDPTCTRL4_TXD_MASK|macro|USB_ENDPTCTRL4_TXD_MASK
DECL|USB_ENDPTCTRL4_TXD_SHIFT|macro|USB_ENDPTCTRL4_TXD_SHIFT
DECL|USB_ENDPTCTRL4_TXE_MASK|macro|USB_ENDPTCTRL4_TXE_MASK
DECL|USB_ENDPTCTRL4_TXE_SHIFT|macro|USB_ENDPTCTRL4_TXE_SHIFT
DECL|USB_ENDPTCTRL4_TXI_MASK|macro|USB_ENDPTCTRL4_TXI_MASK
DECL|USB_ENDPTCTRL4_TXI_SHIFT|macro|USB_ENDPTCTRL4_TXI_SHIFT
DECL|USB_ENDPTCTRL4_TXR_MASK|macro|USB_ENDPTCTRL4_TXR_MASK
DECL|USB_ENDPTCTRL4_TXR_SHIFT|macro|USB_ENDPTCTRL4_TXR_SHIFT
DECL|USB_ENDPTCTRL4_TXS_MASK|macro|USB_ENDPTCTRL4_TXS_MASK
DECL|USB_ENDPTCTRL4_TXS_SHIFT|macro|USB_ENDPTCTRL4_TXS_SHIFT
DECL|USB_ENDPTCTRL4_TXT_MASK|macro|USB_ENDPTCTRL4_TXT_MASK
DECL|USB_ENDPTCTRL4_TXT_SHIFT|macro|USB_ENDPTCTRL4_TXT_SHIFT
DECL|USB_ENDPTCTRL4_TXT|macro|USB_ENDPTCTRL4_TXT
DECL|USB_ENDPTCTRL5_REG|macro|USB_ENDPTCTRL5_REG
DECL|USB_ENDPTCTRL5_RXD_MASK|macro|USB_ENDPTCTRL5_RXD_MASK
DECL|USB_ENDPTCTRL5_RXD_SHIFT|macro|USB_ENDPTCTRL5_RXD_SHIFT
DECL|USB_ENDPTCTRL5_RXE_MASK|macro|USB_ENDPTCTRL5_RXE_MASK
DECL|USB_ENDPTCTRL5_RXE_SHIFT|macro|USB_ENDPTCTRL5_RXE_SHIFT
DECL|USB_ENDPTCTRL5_RXI_MASK|macro|USB_ENDPTCTRL5_RXI_MASK
DECL|USB_ENDPTCTRL5_RXI_SHIFT|macro|USB_ENDPTCTRL5_RXI_SHIFT
DECL|USB_ENDPTCTRL5_RXR_MASK|macro|USB_ENDPTCTRL5_RXR_MASK
DECL|USB_ENDPTCTRL5_RXR_SHIFT|macro|USB_ENDPTCTRL5_RXR_SHIFT
DECL|USB_ENDPTCTRL5_RXS_MASK|macro|USB_ENDPTCTRL5_RXS_MASK
DECL|USB_ENDPTCTRL5_RXS_SHIFT|macro|USB_ENDPTCTRL5_RXS_SHIFT
DECL|USB_ENDPTCTRL5_RXT_MASK|macro|USB_ENDPTCTRL5_RXT_MASK
DECL|USB_ENDPTCTRL5_RXT_SHIFT|macro|USB_ENDPTCTRL5_RXT_SHIFT
DECL|USB_ENDPTCTRL5_RXT|macro|USB_ENDPTCTRL5_RXT
DECL|USB_ENDPTCTRL5_TXD_MASK|macro|USB_ENDPTCTRL5_TXD_MASK
DECL|USB_ENDPTCTRL5_TXD_SHIFT|macro|USB_ENDPTCTRL5_TXD_SHIFT
DECL|USB_ENDPTCTRL5_TXE_MASK|macro|USB_ENDPTCTRL5_TXE_MASK
DECL|USB_ENDPTCTRL5_TXE_SHIFT|macro|USB_ENDPTCTRL5_TXE_SHIFT
DECL|USB_ENDPTCTRL5_TXI_MASK|macro|USB_ENDPTCTRL5_TXI_MASK
DECL|USB_ENDPTCTRL5_TXI_SHIFT|macro|USB_ENDPTCTRL5_TXI_SHIFT
DECL|USB_ENDPTCTRL5_TXR_MASK|macro|USB_ENDPTCTRL5_TXR_MASK
DECL|USB_ENDPTCTRL5_TXR_SHIFT|macro|USB_ENDPTCTRL5_TXR_SHIFT
DECL|USB_ENDPTCTRL5_TXS_MASK|macro|USB_ENDPTCTRL5_TXS_MASK
DECL|USB_ENDPTCTRL5_TXS_SHIFT|macro|USB_ENDPTCTRL5_TXS_SHIFT
DECL|USB_ENDPTCTRL5_TXT_MASK|macro|USB_ENDPTCTRL5_TXT_MASK
DECL|USB_ENDPTCTRL5_TXT_SHIFT|macro|USB_ENDPTCTRL5_TXT_SHIFT
DECL|USB_ENDPTCTRL5_TXT|macro|USB_ENDPTCTRL5_TXT
DECL|USB_ENDPTCTRL6_REG|macro|USB_ENDPTCTRL6_REG
DECL|USB_ENDPTCTRL6_RXD_MASK|macro|USB_ENDPTCTRL6_RXD_MASK
DECL|USB_ENDPTCTRL6_RXD_SHIFT|macro|USB_ENDPTCTRL6_RXD_SHIFT
DECL|USB_ENDPTCTRL6_RXE_MASK|macro|USB_ENDPTCTRL6_RXE_MASK
DECL|USB_ENDPTCTRL6_RXE_SHIFT|macro|USB_ENDPTCTRL6_RXE_SHIFT
DECL|USB_ENDPTCTRL6_RXI_MASK|macro|USB_ENDPTCTRL6_RXI_MASK
DECL|USB_ENDPTCTRL6_RXI_SHIFT|macro|USB_ENDPTCTRL6_RXI_SHIFT
DECL|USB_ENDPTCTRL6_RXR_MASK|macro|USB_ENDPTCTRL6_RXR_MASK
DECL|USB_ENDPTCTRL6_RXR_SHIFT|macro|USB_ENDPTCTRL6_RXR_SHIFT
DECL|USB_ENDPTCTRL6_RXS_MASK|macro|USB_ENDPTCTRL6_RXS_MASK
DECL|USB_ENDPTCTRL6_RXS_SHIFT|macro|USB_ENDPTCTRL6_RXS_SHIFT
DECL|USB_ENDPTCTRL6_RXT_MASK|macro|USB_ENDPTCTRL6_RXT_MASK
DECL|USB_ENDPTCTRL6_RXT_SHIFT|macro|USB_ENDPTCTRL6_RXT_SHIFT
DECL|USB_ENDPTCTRL6_RXT|macro|USB_ENDPTCTRL6_RXT
DECL|USB_ENDPTCTRL6_TXD_MASK|macro|USB_ENDPTCTRL6_TXD_MASK
DECL|USB_ENDPTCTRL6_TXD_SHIFT|macro|USB_ENDPTCTRL6_TXD_SHIFT
DECL|USB_ENDPTCTRL6_TXE_MASK|macro|USB_ENDPTCTRL6_TXE_MASK
DECL|USB_ENDPTCTRL6_TXE_SHIFT|macro|USB_ENDPTCTRL6_TXE_SHIFT
DECL|USB_ENDPTCTRL6_TXI_MASK|macro|USB_ENDPTCTRL6_TXI_MASK
DECL|USB_ENDPTCTRL6_TXI_SHIFT|macro|USB_ENDPTCTRL6_TXI_SHIFT
DECL|USB_ENDPTCTRL6_TXR_MASK|macro|USB_ENDPTCTRL6_TXR_MASK
DECL|USB_ENDPTCTRL6_TXR_SHIFT|macro|USB_ENDPTCTRL6_TXR_SHIFT
DECL|USB_ENDPTCTRL6_TXS_MASK|macro|USB_ENDPTCTRL6_TXS_MASK
DECL|USB_ENDPTCTRL6_TXS_SHIFT|macro|USB_ENDPTCTRL6_TXS_SHIFT
DECL|USB_ENDPTCTRL6_TXT_MASK|macro|USB_ENDPTCTRL6_TXT_MASK
DECL|USB_ENDPTCTRL6_TXT_SHIFT|macro|USB_ENDPTCTRL6_TXT_SHIFT
DECL|USB_ENDPTCTRL6_TXT|macro|USB_ENDPTCTRL6_TXT
DECL|USB_ENDPTCTRL7_REG|macro|USB_ENDPTCTRL7_REG
DECL|USB_ENDPTCTRL7_RXD_MASK|macro|USB_ENDPTCTRL7_RXD_MASK
DECL|USB_ENDPTCTRL7_RXD_SHIFT|macro|USB_ENDPTCTRL7_RXD_SHIFT
DECL|USB_ENDPTCTRL7_RXE_MASK|macro|USB_ENDPTCTRL7_RXE_MASK
DECL|USB_ENDPTCTRL7_RXE_SHIFT|macro|USB_ENDPTCTRL7_RXE_SHIFT
DECL|USB_ENDPTCTRL7_RXI_MASK|macro|USB_ENDPTCTRL7_RXI_MASK
DECL|USB_ENDPTCTRL7_RXI_SHIFT|macro|USB_ENDPTCTRL7_RXI_SHIFT
DECL|USB_ENDPTCTRL7_RXR_MASK|macro|USB_ENDPTCTRL7_RXR_MASK
DECL|USB_ENDPTCTRL7_RXR_SHIFT|macro|USB_ENDPTCTRL7_RXR_SHIFT
DECL|USB_ENDPTCTRL7_RXS_MASK|macro|USB_ENDPTCTRL7_RXS_MASK
DECL|USB_ENDPTCTRL7_RXS_SHIFT|macro|USB_ENDPTCTRL7_RXS_SHIFT
DECL|USB_ENDPTCTRL7_RXT_MASK|macro|USB_ENDPTCTRL7_RXT_MASK
DECL|USB_ENDPTCTRL7_RXT_SHIFT|macro|USB_ENDPTCTRL7_RXT_SHIFT
DECL|USB_ENDPTCTRL7_RXT|macro|USB_ENDPTCTRL7_RXT
DECL|USB_ENDPTCTRL7_TXD_MASK|macro|USB_ENDPTCTRL7_TXD_MASK
DECL|USB_ENDPTCTRL7_TXD_SHIFT|macro|USB_ENDPTCTRL7_TXD_SHIFT
DECL|USB_ENDPTCTRL7_TXE_MASK|macro|USB_ENDPTCTRL7_TXE_MASK
DECL|USB_ENDPTCTRL7_TXE_SHIFT|macro|USB_ENDPTCTRL7_TXE_SHIFT
DECL|USB_ENDPTCTRL7_TXI_MASK|macro|USB_ENDPTCTRL7_TXI_MASK
DECL|USB_ENDPTCTRL7_TXI_SHIFT|macro|USB_ENDPTCTRL7_TXI_SHIFT
DECL|USB_ENDPTCTRL7_TXR_MASK|macro|USB_ENDPTCTRL7_TXR_MASK
DECL|USB_ENDPTCTRL7_TXR_SHIFT|macro|USB_ENDPTCTRL7_TXR_SHIFT
DECL|USB_ENDPTCTRL7_TXS_MASK|macro|USB_ENDPTCTRL7_TXS_MASK
DECL|USB_ENDPTCTRL7_TXS_SHIFT|macro|USB_ENDPTCTRL7_TXS_SHIFT
DECL|USB_ENDPTCTRL7_TXT_MASK|macro|USB_ENDPTCTRL7_TXT_MASK
DECL|USB_ENDPTCTRL7_TXT_SHIFT|macro|USB_ENDPTCTRL7_TXT_SHIFT
DECL|USB_ENDPTCTRL7_TXT|macro|USB_ENDPTCTRL7_TXT
DECL|USB_ENDPTFLUSH_FERB_MASK|macro|USB_ENDPTFLUSH_FERB_MASK
DECL|USB_ENDPTFLUSH_FERB_SHIFT|macro|USB_ENDPTFLUSH_FERB_SHIFT
DECL|USB_ENDPTFLUSH_FERB|macro|USB_ENDPTFLUSH_FERB
DECL|USB_ENDPTFLUSH_FETB_MASK|macro|USB_ENDPTFLUSH_FETB_MASK
DECL|USB_ENDPTFLUSH_FETB_SHIFT|macro|USB_ENDPTFLUSH_FETB_SHIFT
DECL|USB_ENDPTFLUSH_FETB|macro|USB_ENDPTFLUSH_FETB
DECL|USB_ENDPTFLUSH_REG|macro|USB_ENDPTFLUSH_REG
DECL|USB_ENDPTLISTADDR_EPBASE_MASK|macro|USB_ENDPTLISTADDR_EPBASE_MASK
DECL|USB_ENDPTLISTADDR_EPBASE_SHIFT|macro|USB_ENDPTLISTADDR_EPBASE_SHIFT
DECL|USB_ENDPTLISTADDR_EPBASE|macro|USB_ENDPTLISTADDR_EPBASE
DECL|USB_ENDPTLISTADDR_REG|macro|USB_ENDPTLISTADDR_REG
DECL|USB_ENDPTNAKEN_EPRNE_MASK|macro|USB_ENDPTNAKEN_EPRNE_MASK
DECL|USB_ENDPTNAKEN_EPRNE_SHIFT|macro|USB_ENDPTNAKEN_EPRNE_SHIFT
DECL|USB_ENDPTNAKEN_EPRNE|macro|USB_ENDPTNAKEN_EPRNE
DECL|USB_ENDPTNAKEN_EPTNE_MASK|macro|USB_ENDPTNAKEN_EPTNE_MASK
DECL|USB_ENDPTNAKEN_EPTNE_SHIFT|macro|USB_ENDPTNAKEN_EPTNE_SHIFT
DECL|USB_ENDPTNAKEN_EPTNE|macro|USB_ENDPTNAKEN_EPTNE
DECL|USB_ENDPTNAKEN_REG|macro|USB_ENDPTNAKEN_REG
DECL|USB_ENDPTNAK_EPRN_MASK|macro|USB_ENDPTNAK_EPRN_MASK
DECL|USB_ENDPTNAK_EPRN_SHIFT|macro|USB_ENDPTNAK_EPRN_SHIFT
DECL|USB_ENDPTNAK_EPRN|macro|USB_ENDPTNAK_EPRN
DECL|USB_ENDPTNAK_EPTN_MASK|macro|USB_ENDPTNAK_EPTN_MASK
DECL|USB_ENDPTNAK_EPTN_SHIFT|macro|USB_ENDPTNAK_EPTN_SHIFT
DECL|USB_ENDPTNAK_EPTN|macro|USB_ENDPTNAK_EPTN
DECL|USB_ENDPTNAK_REG|macro|USB_ENDPTNAK_REG
DECL|USB_ENDPTPRIME_PERB_MASK|macro|USB_ENDPTPRIME_PERB_MASK
DECL|USB_ENDPTPRIME_PERB_SHIFT|macro|USB_ENDPTPRIME_PERB_SHIFT
DECL|USB_ENDPTPRIME_PERB|macro|USB_ENDPTPRIME_PERB
DECL|USB_ENDPTPRIME_PETB_MASK|macro|USB_ENDPTPRIME_PETB_MASK
DECL|USB_ENDPTPRIME_PETB_SHIFT|macro|USB_ENDPTPRIME_PETB_SHIFT
DECL|USB_ENDPTPRIME_PETB|macro|USB_ENDPTPRIME_PETB
DECL|USB_ENDPTPRIME_REG|macro|USB_ENDPTPRIME_REG
DECL|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK|macro|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK
DECL|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT|macro|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT
DECL|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT|macro|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT
DECL|USB_ENDPTSETUPSTAT_REG|macro|USB_ENDPTSETUPSTAT_REG
DECL|USB_ENDPTSTAT_ERBR_MASK|macro|USB_ENDPTSTAT_ERBR_MASK
DECL|USB_ENDPTSTAT_ERBR_SHIFT|macro|USB_ENDPTSTAT_ERBR_SHIFT
DECL|USB_ENDPTSTAT_ERBR|macro|USB_ENDPTSTAT_ERBR
DECL|USB_ENDPTSTAT_ETBR_MASK|macro|USB_ENDPTSTAT_ETBR_MASK
DECL|USB_ENDPTSTAT_ETBR_SHIFT|macro|USB_ENDPTSTAT_ETBR_SHIFT
DECL|USB_ENDPTSTAT_ETBR|macro|USB_ENDPTSTAT_ETBR
DECL|USB_ENDPTSTAT_REG|macro|USB_ENDPTSTAT_REG
DECL|USB_FRINDEX_FRINDEX_MASK|macro|USB_FRINDEX_FRINDEX_MASK
DECL|USB_FRINDEX_FRINDEX_SHIFT|macro|USB_FRINDEX_FRINDEX_SHIFT
DECL|USB_FRINDEX_FRINDEX|macro|USB_FRINDEX_FRINDEX
DECL|USB_FRINDEX_REG|macro|USB_FRINDEX_REG
DECL|USB_GPTIMER0CTRL_GPTCNT_MASK|macro|USB_GPTIMER0CTRL_GPTCNT_MASK
DECL|USB_GPTIMER0CTRL_GPTCNT_SHIFT|macro|USB_GPTIMER0CTRL_GPTCNT_SHIFT
DECL|USB_GPTIMER0CTRL_GPTCNT|macro|USB_GPTIMER0CTRL_GPTCNT
DECL|USB_GPTIMER0CTRL_GPTMODE_MASK|macro|USB_GPTIMER0CTRL_GPTMODE_MASK
DECL|USB_GPTIMER0CTRL_GPTMODE_SHIFT|macro|USB_GPTIMER0CTRL_GPTMODE_SHIFT
DECL|USB_GPTIMER0CTRL_GPTRST_MASK|macro|USB_GPTIMER0CTRL_GPTRST_MASK
DECL|USB_GPTIMER0CTRL_GPTRST_SHIFT|macro|USB_GPTIMER0CTRL_GPTRST_SHIFT
DECL|USB_GPTIMER0CTRL_GPTRUN_MASK|macro|USB_GPTIMER0CTRL_GPTRUN_MASK
DECL|USB_GPTIMER0CTRL_GPTRUN_SHIFT|macro|USB_GPTIMER0CTRL_GPTRUN_SHIFT
DECL|USB_GPTIMER0CTRL_REG|macro|USB_GPTIMER0CTRL_REG
DECL|USB_GPTIMER0LD_GPTLD_MASK|macro|USB_GPTIMER0LD_GPTLD_MASK
DECL|USB_GPTIMER0LD_GPTLD_SHIFT|macro|USB_GPTIMER0LD_GPTLD_SHIFT
DECL|USB_GPTIMER0LD_GPTLD|macro|USB_GPTIMER0LD_GPTLD
DECL|USB_GPTIMER0LD_REG|macro|USB_GPTIMER0LD_REG
DECL|USB_GPTIMER1CTRL_GPTCNT_MASK|macro|USB_GPTIMER1CTRL_GPTCNT_MASK
DECL|USB_GPTIMER1CTRL_GPTCNT_SHIFT|macro|USB_GPTIMER1CTRL_GPTCNT_SHIFT
DECL|USB_GPTIMER1CTRL_GPTCNT|macro|USB_GPTIMER1CTRL_GPTCNT
DECL|USB_GPTIMER1CTRL_GPTMODE_MASK|macro|USB_GPTIMER1CTRL_GPTMODE_MASK
DECL|USB_GPTIMER1CTRL_GPTMODE_SHIFT|macro|USB_GPTIMER1CTRL_GPTMODE_SHIFT
DECL|USB_GPTIMER1CTRL_GPTRST_MASK|macro|USB_GPTIMER1CTRL_GPTRST_MASK
DECL|USB_GPTIMER1CTRL_GPTRST_SHIFT|macro|USB_GPTIMER1CTRL_GPTRST_SHIFT
DECL|USB_GPTIMER1CTRL_GPTRUN_MASK|macro|USB_GPTIMER1CTRL_GPTRUN_MASK
DECL|USB_GPTIMER1CTRL_GPTRUN_SHIFT|macro|USB_GPTIMER1CTRL_GPTRUN_SHIFT
DECL|USB_GPTIMER1CTRL_REG|macro|USB_GPTIMER1CTRL_REG
DECL|USB_GPTIMER1LD_GPTLD_MASK|macro|USB_GPTIMER1LD_GPTLD_MASK
DECL|USB_GPTIMER1LD_GPTLD_SHIFT|macro|USB_GPTIMER1LD_GPTLD_SHIFT
DECL|USB_GPTIMER1LD_GPTLD|macro|USB_GPTIMER1LD_GPTLD
DECL|USB_GPTIMER1LD_REG|macro|USB_GPTIMER1LD_REG
DECL|USB_HCCPARAMS_ADC_MASK|macro|USB_HCCPARAMS_ADC_MASK
DECL|USB_HCCPARAMS_ADC_SHIFT|macro|USB_HCCPARAMS_ADC_SHIFT
DECL|USB_HCCPARAMS_ASP_MASK|macro|USB_HCCPARAMS_ASP_MASK
DECL|USB_HCCPARAMS_ASP_SHIFT|macro|USB_HCCPARAMS_ASP_SHIFT
DECL|USB_HCCPARAMS_EECP_MASK|macro|USB_HCCPARAMS_EECP_MASK
DECL|USB_HCCPARAMS_EECP_SHIFT|macro|USB_HCCPARAMS_EECP_SHIFT
DECL|USB_HCCPARAMS_EECP|macro|USB_HCCPARAMS_EECP
DECL|USB_HCCPARAMS_IST_MASK|macro|USB_HCCPARAMS_IST_MASK
DECL|USB_HCCPARAMS_IST_SHIFT|macro|USB_HCCPARAMS_IST_SHIFT
DECL|USB_HCCPARAMS_IST|macro|USB_HCCPARAMS_IST
DECL|USB_HCCPARAMS_PFL_MASK|macro|USB_HCCPARAMS_PFL_MASK
DECL|USB_HCCPARAMS_PFL_SHIFT|macro|USB_HCCPARAMS_PFL_SHIFT
DECL|USB_HCCPARAMS_REG|macro|USB_HCCPARAMS_REG
DECL|USB_HCIVERSION_HCIVERSION_MASK|macro|USB_HCIVERSION_HCIVERSION_MASK
DECL|USB_HCIVERSION_HCIVERSION_SHIFT|macro|USB_HCIVERSION_HCIVERSION_SHIFT
DECL|USB_HCIVERSION_HCIVERSION|macro|USB_HCIVERSION_HCIVERSION
DECL|USB_HCIVERSION_REG|macro|USB_HCIVERSION_REG
DECL|USB_HCSPARAMS_N_CC_MASK|macro|USB_HCSPARAMS_N_CC_MASK
DECL|USB_HCSPARAMS_N_CC_SHIFT|macro|USB_HCSPARAMS_N_CC_SHIFT
DECL|USB_HCSPARAMS_N_CC|macro|USB_HCSPARAMS_N_CC
DECL|USB_HCSPARAMS_N_PCC_MASK|macro|USB_HCSPARAMS_N_PCC_MASK
DECL|USB_HCSPARAMS_N_PCC_SHIFT|macro|USB_HCSPARAMS_N_PCC_SHIFT
DECL|USB_HCSPARAMS_N_PCC|macro|USB_HCSPARAMS_N_PCC
DECL|USB_HCSPARAMS_N_PORTS_MASK|macro|USB_HCSPARAMS_N_PORTS_MASK
DECL|USB_HCSPARAMS_N_PORTS_SHIFT|macro|USB_HCSPARAMS_N_PORTS_SHIFT
DECL|USB_HCSPARAMS_N_PORTS|macro|USB_HCSPARAMS_N_PORTS
DECL|USB_HCSPARAMS_N_PTT_MASK|macro|USB_HCSPARAMS_N_PTT_MASK
DECL|USB_HCSPARAMS_N_PTT_SHIFT|macro|USB_HCSPARAMS_N_PTT_SHIFT
DECL|USB_HCSPARAMS_N_PTT|macro|USB_HCSPARAMS_N_PTT
DECL|USB_HCSPARAMS_N_TT_MASK|macro|USB_HCSPARAMS_N_TT_MASK
DECL|USB_HCSPARAMS_N_TT_SHIFT|macro|USB_HCSPARAMS_N_TT_SHIFT
DECL|USB_HCSPARAMS_N_TT|macro|USB_HCSPARAMS_N_TT
DECL|USB_HCSPARAMS_PI_MASK|macro|USB_HCSPARAMS_PI_MASK
DECL|USB_HCSPARAMS_PI_SHIFT|macro|USB_HCSPARAMS_PI_SHIFT
DECL|USB_HCSPARAMS_PPC_MASK|macro|USB_HCSPARAMS_PPC_MASK
DECL|USB_HCSPARAMS_PPC_SHIFT|macro|USB_HCSPARAMS_PPC_SHIFT
DECL|USB_HCSPARAMS_REG|macro|USB_HCSPARAMS_REG
DECL|USB_HWDEVICE_DC_MASK|macro|USB_HWDEVICE_DC_MASK
DECL|USB_HWDEVICE_DC_SHIFT|macro|USB_HWDEVICE_DC_SHIFT
DECL|USB_HWDEVICE_DEVEP_MASK|macro|USB_HWDEVICE_DEVEP_MASK
DECL|USB_HWDEVICE_DEVEP_SHIFT|macro|USB_HWDEVICE_DEVEP_SHIFT
DECL|USB_HWDEVICE_DEVEP|macro|USB_HWDEVICE_DEVEP
DECL|USB_HWDEVICE_REG|macro|USB_HWDEVICE_REG
DECL|USB_HWGENERAL_PHYM_MASK|macro|USB_HWGENERAL_PHYM_MASK
DECL|USB_HWGENERAL_PHYM_SHIFT|macro|USB_HWGENERAL_PHYM_SHIFT
DECL|USB_HWGENERAL_PHYM|macro|USB_HWGENERAL_PHYM
DECL|USB_HWGENERAL_PHYW_MASK|macro|USB_HWGENERAL_PHYW_MASK
DECL|USB_HWGENERAL_PHYW_SHIFT|macro|USB_HWGENERAL_PHYW_SHIFT
DECL|USB_HWGENERAL_PHYW|macro|USB_HWGENERAL_PHYW
DECL|USB_HWGENERAL_REG|macro|USB_HWGENERAL_REG
DECL|USB_HWGENERAL_SM_MASK|macro|USB_HWGENERAL_SM_MASK
DECL|USB_HWGENERAL_SM_SHIFT|macro|USB_HWGENERAL_SM_SHIFT
DECL|USB_HWGENERAL_SM|macro|USB_HWGENERAL_SM
DECL|USB_HWHOST_HC_MASK|macro|USB_HWHOST_HC_MASK
DECL|USB_HWHOST_HC_SHIFT|macro|USB_HWHOST_HC_SHIFT
DECL|USB_HWHOST_NPORT_MASK|macro|USB_HWHOST_NPORT_MASK
DECL|USB_HWHOST_NPORT_SHIFT|macro|USB_HWHOST_NPORT_SHIFT
DECL|USB_HWHOST_NPORT|macro|USB_HWHOST_NPORT
DECL|USB_HWHOST_REG|macro|USB_HWHOST_REG
DECL|USB_HWRXBUF_REG|macro|USB_HWRXBUF_REG
DECL|USB_HWRXBUF_RXADD_MASK|macro|USB_HWRXBUF_RXADD_MASK
DECL|USB_HWRXBUF_RXADD_SHIFT|macro|USB_HWRXBUF_RXADD_SHIFT
DECL|USB_HWRXBUF_RXADD|macro|USB_HWRXBUF_RXADD
DECL|USB_HWRXBUF_RXBURST_MASK|macro|USB_HWRXBUF_RXBURST_MASK
DECL|USB_HWRXBUF_RXBURST_SHIFT|macro|USB_HWRXBUF_RXBURST_SHIFT
DECL|USB_HWRXBUF_RXBURST|macro|USB_HWRXBUF_RXBURST
DECL|USB_HWTXBUF_REG|macro|USB_HWTXBUF_REG
DECL|USB_HWTXBUF_TXBURST_MASK|macro|USB_HWTXBUF_TXBURST_MASK
DECL|USB_HWTXBUF_TXBURST_SHIFT|macro|USB_HWTXBUF_TXBURST_SHIFT
DECL|USB_HWTXBUF_TXBURST|macro|USB_HWTXBUF_TXBURST
DECL|USB_HWTXBUF_TXCHANADD_MASK|macro|USB_HWTXBUF_TXCHANADD_MASK
DECL|USB_HWTXBUF_TXCHANADD_SHIFT|macro|USB_HWTXBUF_TXCHANADD_SHIFT
DECL|USB_HWTXBUF_TXCHANADD|macro|USB_HWTXBUF_TXCHANADD
DECL|USB_ID_ID_MASK|macro|USB_ID_ID_MASK
DECL|USB_ID_ID_SHIFT|macro|USB_ID_ID_SHIFT
DECL|USB_ID_ID|macro|USB_ID_ID
DECL|USB_ID_NID_MASK|macro|USB_ID_NID_MASK
DECL|USB_ID_NID_SHIFT|macro|USB_ID_NID_SHIFT
DECL|USB_ID_NID|macro|USB_ID_NID
DECL|USB_ID_REG|macro|USB_ID_REG
DECL|USB_ID_REVISION_MASK|macro|USB_ID_REVISION_MASK
DECL|USB_ID_REVISION_SHIFT|macro|USB_ID_REVISION_SHIFT
DECL|USB_ID_REVISION|macro|USB_ID_REVISION
DECL|USB_ID|member|__IO uint32_t USB_ID; /**< Value of OTP Bank8 Word2 (USB ID info), offset: 0x620 */
DECL|USB_MemMapPtr|typedef|} USB_Type, *USB_MemMapPtr;
DECL|USB_OH2_OTG_IRQn|enumerator|USB_OH2_OTG_IRQn = 43, /**< USB OH2 OTG */
DECL|USB_OH3_OTG2_1_IRQn|enumerator|USB_OH3_OTG2_1_IRQn = 40, /**< USB OH3 OTG2 */
DECL|USB_OH3_OTG2_2_IRQn|enumerator|USB_OH3_OTG2_2_IRQn = 42, /**< USB OH3 OTG2 */
DECL|USB_OTG1_ID_SELECT_INPUT|member|__IO uint32_t USB_OTG1_ID_SELECT_INPUT; /**< USB_OTG1_ID_SELECT_INPUT DAISY Register, offset: 0x734 */
DECL|USB_OTG1_IRQn|enumerator|USB_OTG1_IRQn = 44, /**< USB OTG1 Interrupt */
DECL|USB_OTG1_OC_SELECT_INPUT|member|__IO uint32_t USB_OTG1_OC_SELECT_INPUT; /**< USB_OTG1_OC_SELECT_INPUT DAISY Register, offset: 0x72C */
DECL|USB_OTG2_ID_SELECT_INPUT|member|__IO uint32_t USB_OTG2_ID_SELECT_INPUT; /**< USB_OTG2_ID_SELECT_INPUT DAISY Register, offset: 0x730 */
DECL|USB_OTG2_IRQn|enumerator|USB_OTG2_IRQn = 45, /**< USB OTG2 Interrupt */
DECL|USB_OTG2_OC_SELECT_INPUT|member|__IO uint32_t USB_OTG2_OC_SELECT_INPUT; /**< USB_OTG2_OC_SELECT_INPUT DAISY Register, offset: 0x728 */
DECL|USB_OTGSC_ASVIE_MASK|macro|USB_OTGSC_ASVIE_MASK
DECL|USB_OTGSC_ASVIE_SHIFT|macro|USB_OTGSC_ASVIE_SHIFT
DECL|USB_OTGSC_ASVIS_MASK|macro|USB_OTGSC_ASVIS_MASK
DECL|USB_OTGSC_ASVIS_SHIFT|macro|USB_OTGSC_ASVIS_SHIFT
DECL|USB_OTGSC_ASV_MASK|macro|USB_OTGSC_ASV_MASK
DECL|USB_OTGSC_ASV_SHIFT|macro|USB_OTGSC_ASV_SHIFT
DECL|USB_OTGSC_AVVIE_MASK|macro|USB_OTGSC_AVVIE_MASK
DECL|USB_OTGSC_AVVIE_SHIFT|macro|USB_OTGSC_AVVIE_SHIFT
DECL|USB_OTGSC_AVVIS_MASK|macro|USB_OTGSC_AVVIS_MASK
DECL|USB_OTGSC_AVVIS_SHIFT|macro|USB_OTGSC_AVVIS_SHIFT
DECL|USB_OTGSC_AVV_MASK|macro|USB_OTGSC_AVV_MASK
DECL|USB_OTGSC_AVV_SHIFT|macro|USB_OTGSC_AVV_SHIFT
DECL|USB_OTGSC_BSEIE_MASK|macro|USB_OTGSC_BSEIE_MASK
DECL|USB_OTGSC_BSEIE_SHIFT|macro|USB_OTGSC_BSEIE_SHIFT
DECL|USB_OTGSC_BSEIS_MASK|macro|USB_OTGSC_BSEIS_MASK
DECL|USB_OTGSC_BSEIS_SHIFT|macro|USB_OTGSC_BSEIS_SHIFT
DECL|USB_OTGSC_BSE_MASK|macro|USB_OTGSC_BSE_MASK
DECL|USB_OTGSC_BSE_SHIFT|macro|USB_OTGSC_BSE_SHIFT
DECL|USB_OTGSC_BSVIE_MASK|macro|USB_OTGSC_BSVIE_MASK
DECL|USB_OTGSC_BSVIE_SHIFT|macro|USB_OTGSC_BSVIE_SHIFT
DECL|USB_OTGSC_BSVIS_MASK|macro|USB_OTGSC_BSVIS_MASK
DECL|USB_OTGSC_BSVIS_SHIFT|macro|USB_OTGSC_BSVIS_SHIFT
DECL|USB_OTGSC_BSV_MASK|macro|USB_OTGSC_BSV_MASK
DECL|USB_OTGSC_BSV_SHIFT|macro|USB_OTGSC_BSV_SHIFT
DECL|USB_OTGSC_DPIE_MASK|macro|USB_OTGSC_DPIE_MASK
DECL|USB_OTGSC_DPIE_SHIFT|macro|USB_OTGSC_DPIE_SHIFT
DECL|USB_OTGSC_DPIS_MASK|macro|USB_OTGSC_DPIS_MASK
DECL|USB_OTGSC_DPIS_SHIFT|macro|USB_OTGSC_DPIS_SHIFT
DECL|USB_OTGSC_DPS_MASK|macro|USB_OTGSC_DPS_MASK
DECL|USB_OTGSC_DPS_SHIFT|macro|USB_OTGSC_DPS_SHIFT
DECL|USB_OTGSC_DP_MASK|macro|USB_OTGSC_DP_MASK
DECL|USB_OTGSC_DP_SHIFT|macro|USB_OTGSC_DP_SHIFT
DECL|USB_OTGSC_EN_1MS_MASK|macro|USB_OTGSC_EN_1MS_MASK
DECL|USB_OTGSC_EN_1MS_SHIFT|macro|USB_OTGSC_EN_1MS_SHIFT
DECL|USB_OTGSC_IDIE_MASK|macro|USB_OTGSC_IDIE_MASK
DECL|USB_OTGSC_IDIE_SHIFT|macro|USB_OTGSC_IDIE_SHIFT
DECL|USB_OTGSC_IDIS_MASK|macro|USB_OTGSC_IDIS_MASK
DECL|USB_OTGSC_IDIS_SHIFT|macro|USB_OTGSC_IDIS_SHIFT
DECL|USB_OTGSC_IDPU_MASK|macro|USB_OTGSC_IDPU_MASK
DECL|USB_OTGSC_IDPU_SHIFT|macro|USB_OTGSC_IDPU_SHIFT
DECL|USB_OTGSC_ID_MASK|macro|USB_OTGSC_ID_MASK
DECL|USB_OTGSC_ID_SHIFT|macro|USB_OTGSC_ID_SHIFT
DECL|USB_OTGSC_OT_MASK|macro|USB_OTGSC_OT_MASK
DECL|USB_OTGSC_OT_SHIFT|macro|USB_OTGSC_OT_SHIFT
DECL|USB_OTGSC_REG|macro|USB_OTGSC_REG
DECL|USB_OTGSC_STATUS_1MS_MASK|macro|USB_OTGSC_STATUS_1MS_MASK
DECL|USB_OTGSC_STATUS_1MS_SHIFT|macro|USB_OTGSC_STATUS_1MS_SHIFT
DECL|USB_OTGSC_TOG_1MS_MASK|macro|USB_OTGSC_TOG_1MS_MASK
DECL|USB_OTGSC_TOG_1MS_SHIFT|macro|USB_OTGSC_TOG_1MS_SHIFT
DECL|USB_OTGSC_VC_MASK|macro|USB_OTGSC_VC_MASK
DECL|USB_OTGSC_VC_SHIFT|macro|USB_OTGSC_VC_SHIFT
DECL|USB_OTGSC_VD_MASK|macro|USB_OTGSC_VD_MASK
DECL|USB_OTGSC_VD_SHIFT|macro|USB_OTGSC_VD_SHIFT
DECL|USB_PERIODICLISTBASE_BASEADR_MASK|macro|USB_PERIODICLISTBASE_BASEADR_MASK
DECL|USB_PERIODICLISTBASE_BASEADR_SHIFT|macro|USB_PERIODICLISTBASE_BASEADR_SHIFT
DECL|USB_PERIODICLISTBASE_BASEADR|macro|USB_PERIODICLISTBASE_BASEADR
DECL|USB_PERIODICLISTBASE_REG|macro|USB_PERIODICLISTBASE_REG
DECL|USB_PORTSC1_CCS_MASK|macro|USB_PORTSC1_CCS_MASK
DECL|USB_PORTSC1_CCS_SHIFT|macro|USB_PORTSC1_CCS_SHIFT
DECL|USB_PORTSC1_CSC_MASK|macro|USB_PORTSC1_CSC_MASK
DECL|USB_PORTSC1_CSC_SHIFT|macro|USB_PORTSC1_CSC_SHIFT
DECL|USB_PORTSC1_FPR_MASK|macro|USB_PORTSC1_FPR_MASK
DECL|USB_PORTSC1_FPR_SHIFT|macro|USB_PORTSC1_FPR_SHIFT
DECL|USB_PORTSC1_HSP_MASK|macro|USB_PORTSC1_HSP_MASK
DECL|USB_PORTSC1_HSP_SHIFT|macro|USB_PORTSC1_HSP_SHIFT
DECL|USB_PORTSC1_LS_MASK|macro|USB_PORTSC1_LS_MASK
DECL|USB_PORTSC1_LS_SHIFT|macro|USB_PORTSC1_LS_SHIFT
DECL|USB_PORTSC1_LS|macro|USB_PORTSC1_LS
DECL|USB_PORTSC1_OCA_MASK|macro|USB_PORTSC1_OCA_MASK
DECL|USB_PORTSC1_OCA_SHIFT|macro|USB_PORTSC1_OCA_SHIFT
DECL|USB_PORTSC1_OCC_MASK|macro|USB_PORTSC1_OCC_MASK
DECL|USB_PORTSC1_OCC_SHIFT|macro|USB_PORTSC1_OCC_SHIFT
DECL|USB_PORTSC1_PEC_MASK|macro|USB_PORTSC1_PEC_MASK
DECL|USB_PORTSC1_PEC_SHIFT|macro|USB_PORTSC1_PEC_SHIFT
DECL|USB_PORTSC1_PE_MASK|macro|USB_PORTSC1_PE_MASK
DECL|USB_PORTSC1_PE_SHIFT|macro|USB_PORTSC1_PE_SHIFT
DECL|USB_PORTSC1_PFSC_MASK|macro|USB_PORTSC1_PFSC_MASK
DECL|USB_PORTSC1_PFSC_SHIFT|macro|USB_PORTSC1_PFSC_SHIFT
DECL|USB_PORTSC1_PHCD_MASK|macro|USB_PORTSC1_PHCD_MASK
DECL|USB_PORTSC1_PHCD_SHIFT|macro|USB_PORTSC1_PHCD_SHIFT
DECL|USB_PORTSC1_PIC_MASK|macro|USB_PORTSC1_PIC_MASK
DECL|USB_PORTSC1_PIC_SHIFT|macro|USB_PORTSC1_PIC_SHIFT
DECL|USB_PORTSC1_PIC|macro|USB_PORTSC1_PIC
DECL|USB_PORTSC1_PO_MASK|macro|USB_PORTSC1_PO_MASK
DECL|USB_PORTSC1_PO_SHIFT|macro|USB_PORTSC1_PO_SHIFT
DECL|USB_PORTSC1_PP_MASK|macro|USB_PORTSC1_PP_MASK
DECL|USB_PORTSC1_PP_SHIFT|macro|USB_PORTSC1_PP_SHIFT
DECL|USB_PORTSC1_PR_MASK|macro|USB_PORTSC1_PR_MASK
DECL|USB_PORTSC1_PR_SHIFT|macro|USB_PORTSC1_PR_SHIFT
DECL|USB_PORTSC1_PSPD_MASK|macro|USB_PORTSC1_PSPD_MASK
DECL|USB_PORTSC1_PSPD_SHIFT|macro|USB_PORTSC1_PSPD_SHIFT
DECL|USB_PORTSC1_PSPD|macro|USB_PORTSC1_PSPD
DECL|USB_PORTSC1_PTC_MASK|macro|USB_PORTSC1_PTC_MASK
DECL|USB_PORTSC1_PTC_SHIFT|macro|USB_PORTSC1_PTC_SHIFT
DECL|USB_PORTSC1_PTC|macro|USB_PORTSC1_PTC
DECL|USB_PORTSC1_PTS_1_MASK|macro|USB_PORTSC1_PTS_1_MASK
DECL|USB_PORTSC1_PTS_1_SHIFT|macro|USB_PORTSC1_PTS_1_SHIFT
DECL|USB_PORTSC1_PTS_1|macro|USB_PORTSC1_PTS_1
DECL|USB_PORTSC1_PTS_2_MASK|macro|USB_PORTSC1_PTS_2_MASK
DECL|USB_PORTSC1_PTS_2_SHIFT|macro|USB_PORTSC1_PTS_2_SHIFT
DECL|USB_PORTSC1_PTW_MASK|macro|USB_PORTSC1_PTW_MASK
DECL|USB_PORTSC1_PTW_SHIFT|macro|USB_PORTSC1_PTW_SHIFT
DECL|USB_PORTSC1_REG|macro|USB_PORTSC1_REG
DECL|USB_PORTSC1_STS_MASK|macro|USB_PORTSC1_STS_MASK
DECL|USB_PORTSC1_STS_SHIFT|macro|USB_PORTSC1_STS_SHIFT
DECL|USB_PORTSC1_SUSP_MASK|macro|USB_PORTSC1_SUSP_MASK
DECL|USB_PORTSC1_SUSP_SHIFT|macro|USB_PORTSC1_SUSP_SHIFT
DECL|USB_PORTSC1_WKCN_MASK|macro|USB_PORTSC1_WKCN_MASK
DECL|USB_PORTSC1_WKCN_SHIFT|macro|USB_PORTSC1_WKCN_SHIFT
DECL|USB_PORTSC1_WKDC_MASK|macro|USB_PORTSC1_WKDC_MASK
DECL|USB_PORTSC1_WKDC_SHIFT|macro|USB_PORTSC1_WKDC_SHIFT
DECL|USB_PORTSC1_WKOC_MASK|macro|USB_PORTSC1_WKOC_MASK
DECL|USB_PORTSC1_WKOC_SHIFT|macro|USB_PORTSC1_WKOC_SHIFT
DECL|USB_SBUSCFG_AHBBRST_MASK|macro|USB_SBUSCFG_AHBBRST_MASK
DECL|USB_SBUSCFG_AHBBRST_SHIFT|macro|USB_SBUSCFG_AHBBRST_SHIFT
DECL|USB_SBUSCFG_AHBBRST|macro|USB_SBUSCFG_AHBBRST
DECL|USB_SBUSCFG_REG|macro|USB_SBUSCFG_REG
DECL|USB_TXFILLTUNING_REG|macro|USB_TXFILLTUNING_REG
DECL|USB_TXFILLTUNING_TXFIFOTHRES_MASK|macro|USB_TXFILLTUNING_TXFIFOTHRES_MASK
DECL|USB_TXFILLTUNING_TXFIFOTHRES_SHIFT|macro|USB_TXFILLTUNING_TXFIFOTHRES_SHIFT
DECL|USB_TXFILLTUNING_TXFIFOTHRES|macro|USB_TXFILLTUNING_TXFIFOTHRES
DECL|USB_TXFILLTUNING_TXSCHHEALTH_MASK|macro|USB_TXFILLTUNING_TXSCHHEALTH_MASK
DECL|USB_TXFILLTUNING_TXSCHHEALTH_SHIFT|macro|USB_TXFILLTUNING_TXSCHHEALTH_SHIFT
DECL|USB_TXFILLTUNING_TXSCHHEALTH|macro|USB_TXFILLTUNING_TXSCHHEALTH
DECL|USB_TXFILLTUNING_TXSCHOH_MASK|macro|USB_TXFILLTUNING_TXSCHOH_MASK
DECL|USB_TXFILLTUNING_TXSCHOH_SHIFT|macro|USB_TXFILLTUNING_TXSCHOH_SHIFT
DECL|USB_TXFILLTUNING_TXSCHOH|macro|USB_TXFILLTUNING_TXSCHOH
DECL|USB_Type|typedef|} USB_Type, *USB_MemMapPtr;
DECL|USB_USBCMD_ASE_MASK|macro|USB_USBCMD_ASE_MASK
DECL|USB_USBCMD_ASE_SHIFT|macro|USB_USBCMD_ASE_SHIFT
DECL|USB_USBCMD_ASPE_MASK|macro|USB_USBCMD_ASPE_MASK
DECL|USB_USBCMD_ASPE_SHIFT|macro|USB_USBCMD_ASPE_SHIFT
DECL|USB_USBCMD_ASP_MASK|macro|USB_USBCMD_ASP_MASK
DECL|USB_USBCMD_ASP_SHIFT|macro|USB_USBCMD_ASP_SHIFT
DECL|USB_USBCMD_ASP|macro|USB_USBCMD_ASP
DECL|USB_USBCMD_ATDTW_MASK|macro|USB_USBCMD_ATDTW_MASK
DECL|USB_USBCMD_ATDTW_SHIFT|macro|USB_USBCMD_ATDTW_SHIFT
DECL|USB_USBCMD_FS_1_MASK|macro|USB_USBCMD_FS_1_MASK
DECL|USB_USBCMD_FS_1_SHIFT|macro|USB_USBCMD_FS_1_SHIFT
DECL|USB_USBCMD_FS_1|macro|USB_USBCMD_FS_1
DECL|USB_USBCMD_FS_2_MASK|macro|USB_USBCMD_FS_2_MASK
DECL|USB_USBCMD_FS_2_SHIFT|macro|USB_USBCMD_FS_2_SHIFT
DECL|USB_USBCMD_IAA_MASK|macro|USB_USBCMD_IAA_MASK
DECL|USB_USBCMD_IAA_SHIFT|macro|USB_USBCMD_IAA_SHIFT
DECL|USB_USBCMD_ITC_MASK|macro|USB_USBCMD_ITC_MASK
DECL|USB_USBCMD_ITC_SHIFT|macro|USB_USBCMD_ITC_SHIFT
DECL|USB_USBCMD_ITC|macro|USB_USBCMD_ITC
DECL|USB_USBCMD_PSE_MASK|macro|USB_USBCMD_PSE_MASK
DECL|USB_USBCMD_PSE_SHIFT|macro|USB_USBCMD_PSE_SHIFT
DECL|USB_USBCMD_REG|macro|USB_USBCMD_REG
DECL|USB_USBCMD_RST_MASK|macro|USB_USBCMD_RST_MASK
DECL|USB_USBCMD_RST_SHIFT|macro|USB_USBCMD_RST_SHIFT
DECL|USB_USBCMD_RS_MASK|macro|USB_USBCMD_RS_MASK
DECL|USB_USBCMD_RS_SHIFT|macro|USB_USBCMD_RS_SHIFT
DECL|USB_USBCMD_SUTW_MASK|macro|USB_USBCMD_SUTW_MASK
DECL|USB_USBCMD_SUTW_SHIFT|macro|USB_USBCMD_SUTW_SHIFT
DECL|USB_USBINTR_AAE_MASK|macro|USB_USBINTR_AAE_MASK
DECL|USB_USBINTR_AAE_SHIFT|macro|USB_USBINTR_AAE_SHIFT
DECL|USB_USBINTR_FRE_MASK|macro|USB_USBINTR_FRE_MASK
DECL|USB_USBINTR_FRE_SHIFT|macro|USB_USBINTR_FRE_SHIFT
DECL|USB_USBINTR_NAKE_MASK|macro|USB_USBINTR_NAKE_MASK
DECL|USB_USBINTR_NAKE_SHIFT|macro|USB_USBINTR_NAKE_SHIFT
DECL|USB_USBINTR_PCE_MASK|macro|USB_USBINTR_PCE_MASK
DECL|USB_USBINTR_PCE_SHIFT|macro|USB_USBINTR_PCE_SHIFT
DECL|USB_USBINTR_REG|macro|USB_USBINTR_REG
DECL|USB_USBINTR_SEE_MASK|macro|USB_USBINTR_SEE_MASK
DECL|USB_USBINTR_SEE_SHIFT|macro|USB_USBINTR_SEE_SHIFT
DECL|USB_USBINTR_SLE_MASK|macro|USB_USBINTR_SLE_MASK
DECL|USB_USBINTR_SLE_SHIFT|macro|USB_USBINTR_SLE_SHIFT
DECL|USB_USBINTR_SRE_MASK|macro|USB_USBINTR_SRE_MASK
DECL|USB_USBINTR_SRE_SHIFT|macro|USB_USBINTR_SRE_SHIFT
DECL|USB_USBINTR_TIE0_MASK|macro|USB_USBINTR_TIE0_MASK
DECL|USB_USBINTR_TIE0_SHIFT|macro|USB_USBINTR_TIE0_SHIFT
DECL|USB_USBINTR_TIE1_MASK|macro|USB_USBINTR_TIE1_MASK
DECL|USB_USBINTR_TIE1_SHIFT|macro|USB_USBINTR_TIE1_SHIFT
DECL|USB_USBINTR_UAIE_MASK|macro|USB_USBINTR_UAIE_MASK
DECL|USB_USBINTR_UAIE_SHIFT|macro|USB_USBINTR_UAIE_SHIFT
DECL|USB_USBINTR_UEE_MASK|macro|USB_USBINTR_UEE_MASK
DECL|USB_USBINTR_UEE_SHIFT|macro|USB_USBINTR_UEE_SHIFT
DECL|USB_USBINTR_UE_MASK|macro|USB_USBINTR_UE_MASK
DECL|USB_USBINTR_UE_SHIFT|macro|USB_USBINTR_UE_SHIFT
DECL|USB_USBINTR_ULPIE_MASK|macro|USB_USBINTR_ULPIE_MASK
DECL|USB_USBINTR_ULPIE_SHIFT|macro|USB_USBINTR_ULPIE_SHIFT
DECL|USB_USBINTR_UPIE_MASK|macro|USB_USBINTR_UPIE_MASK
DECL|USB_USBINTR_UPIE_SHIFT|macro|USB_USBINTR_UPIE_SHIFT
DECL|USB_USBINTR_URE_MASK|macro|USB_USBINTR_URE_MASK
DECL|USB_USBINTR_URE_SHIFT|macro|USB_USBINTR_URE_SHIFT
DECL|USB_USBMODE_CM_MASK|macro|USB_USBMODE_CM_MASK
DECL|USB_USBMODE_CM_SHIFT|macro|USB_USBMODE_CM_SHIFT
DECL|USB_USBMODE_CM|macro|USB_USBMODE_CM
DECL|USB_USBMODE_ES_MASK|macro|USB_USBMODE_ES_MASK
DECL|USB_USBMODE_ES_SHIFT|macro|USB_USBMODE_ES_SHIFT
DECL|USB_USBMODE_REG|macro|USB_USBMODE_REG
DECL|USB_USBMODE_SDIS_MASK|macro|USB_USBMODE_SDIS_MASK
DECL|USB_USBMODE_SDIS_SHIFT|macro|USB_USBMODE_SDIS_SHIFT
DECL|USB_USBMODE_SLOM_MASK|macro|USB_USBMODE_SLOM_MASK
DECL|USB_USBMODE_SLOM_SHIFT|macro|USB_USBMODE_SLOM_SHIFT
DECL|USB_USBSTS_AAI_MASK|macro|USB_USBSTS_AAI_MASK
DECL|USB_USBSTS_AAI_SHIFT|macro|USB_USBSTS_AAI_SHIFT
DECL|USB_USBSTS_AS_MASK|macro|USB_USBSTS_AS_MASK
DECL|USB_USBSTS_AS_SHIFT|macro|USB_USBSTS_AS_SHIFT
DECL|USB_USBSTS_FRI_MASK|macro|USB_USBSTS_FRI_MASK
DECL|USB_USBSTS_FRI_SHIFT|macro|USB_USBSTS_FRI_SHIFT
DECL|USB_USBSTS_HCH_MASK|macro|USB_USBSTS_HCH_MASK
DECL|USB_USBSTS_HCH_SHIFT|macro|USB_USBSTS_HCH_SHIFT
DECL|USB_USBSTS_NAKI_MASK|macro|USB_USBSTS_NAKI_MASK
DECL|USB_USBSTS_NAKI_SHIFT|macro|USB_USBSTS_NAKI_SHIFT
DECL|USB_USBSTS_PCI_MASK|macro|USB_USBSTS_PCI_MASK
DECL|USB_USBSTS_PCI_SHIFT|macro|USB_USBSTS_PCI_SHIFT
DECL|USB_USBSTS_PS_MASK|macro|USB_USBSTS_PS_MASK
DECL|USB_USBSTS_PS_SHIFT|macro|USB_USBSTS_PS_SHIFT
DECL|USB_USBSTS_RCL_MASK|macro|USB_USBSTS_RCL_MASK
DECL|USB_USBSTS_RCL_SHIFT|macro|USB_USBSTS_RCL_SHIFT
DECL|USB_USBSTS_REG|macro|USB_USBSTS_REG
DECL|USB_USBSTS_SEI_MASK|macro|USB_USBSTS_SEI_MASK
DECL|USB_USBSTS_SEI_SHIFT|macro|USB_USBSTS_SEI_SHIFT
DECL|USB_USBSTS_SLI_MASK|macro|USB_USBSTS_SLI_MASK
DECL|USB_USBSTS_SLI_SHIFT|macro|USB_USBSTS_SLI_SHIFT
DECL|USB_USBSTS_SRI_MASK|macro|USB_USBSTS_SRI_MASK
DECL|USB_USBSTS_SRI_SHIFT|macro|USB_USBSTS_SRI_SHIFT
DECL|USB_USBSTS_TI0_MASK|macro|USB_USBSTS_TI0_MASK
DECL|USB_USBSTS_TI0_SHIFT|macro|USB_USBSTS_TI0_SHIFT
DECL|USB_USBSTS_TI1_MASK|macro|USB_USBSTS_TI1_MASK
DECL|USB_USBSTS_TI1_SHIFT|macro|USB_USBSTS_TI1_SHIFT
DECL|USB_USBSTS_UEI_MASK|macro|USB_USBSTS_UEI_MASK
DECL|USB_USBSTS_UEI_SHIFT|macro|USB_USBSTS_UEI_SHIFT
DECL|USB_USBSTS_UI_MASK|macro|USB_USBSTS_UI_MASK
DECL|USB_USBSTS_UI_SHIFT|macro|USB_USBSTS_UI_SHIFT
DECL|USB_USBSTS_ULPII_MASK|macro|USB_USBSTS_ULPII_MASK
DECL|USB_USBSTS_ULPII_SHIFT|macro|USB_USBSTS_ULPII_SHIFT
DECL|USB_USBSTS_URI_MASK|macro|USB_USBSTS_URI_MASK
DECL|USB_USBSTS_URI_SHIFT|macro|USB_USBSTS_URI_SHIFT
DECL|USR1|member|__IO uint32_t USR1; /**< UART Status Register 1, offset: 0x94 */
DECL|USR2|member|__IO uint32_t USR2; /**< UART Status Register 2, offset: 0x98 */
DECL|UTIM|member|__IO uint32_t UTIM; /**< UART Escape Timer Register, offset: 0xA0 */
DECL|UTS|member|__IO uint32_t UTS; /**< UART Test Register, offset: 0xB4 */
DECL|UTXD|member|__O uint32_t UTXD; /**< UART Transmitter Register, offset: 0x40 */
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /**< Cortex-M4 Usage Fault Interrupt */
DECL|VDCTRL0_CLR|member|__IO uint32_t VDCTRL0_CLR; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x78 */
DECL|VDCTRL0_SET|member|__IO uint32_t VDCTRL0_SET; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x74 */
DECL|VDCTRL0_TOG|member|__IO uint32_t VDCTRL0_TOG; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x7C */
DECL|VDCTRL0|member|__IO uint32_t VDCTRL0; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x70 */
DECL|VDCTRL1|member|__IO uint32_t VDCTRL1; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register1, offset: 0x80 */
DECL|VDCTRL2|member|__IO uint32_t VDCTRL2; /**< LCDIF VSYNC Mode and Dotclk Mode Control Register2, offset: 0x90 */
DECL|VDCTRL3|member|__IO uint32_t VDCTRL3; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register3, offset: 0xA0 */
DECL|VDCTRL4|member|__IO uint32_t VDCTRL4; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register4, offset: 0xB0 */
DECL|VEND_SPEC2|member|__IO uint32_t VEND_SPEC2; /**< Vendor Specific 2 Register, offset: 0xC8 */
DECL|VEND_SPEC|member|__IO uint32_t VEND_SPEC; /**< Vendor Specific Register, offset: 0xC0 */
DECL|VERSION_CLR|member|__I uint32_t VERSION_CLR; /**< BCH Version Register, offset: 0x168 */
DECL|VERSION_SET|member|__I uint32_t VERSION_SET; /**< BCH Version Register, offset: 0x164 */
DECL|VERSION_TOG|member|__I uint32_t VERSION_TOG; /**< BCH Version Register, offset: 0x16C */
DECL|VERSION|member|__I uint32_t VERSION; /**< BCH Version Register, offset: 0x160 */
DECL|VERSION|member|__I uint32_t VERSION; /**< GPMI Version Register Description, offset: 0xD0 */
DECL|VERSION|member|__I uint32_t VERSION; /**< LCD Interface Version Register, offset: 0x1C0 */
DECL|VERSION|member|__IO uint32_t VERSION; /**< APBH Bridge Version Register, offset: 0x800 */
DECL|VERSION|member|__IO uint32_t VERSION; /**< EPDC Version Register, offset: 0x7F0 */
DECL|VERSION|member|__IO uint32_t VERSION; /**< OTP Controller Version Register, offset: 0xF0 */
DECL|VERSION|member|__IO uint32_t VERSION; /**< Version Register, offset: 0x0 */
DECL|VIR|member|__I uint32_t VIR; /**< Version Information, offset: 0x0 */
DECL|WB_ADDR_TCE|member|__IO uint32_t WB_ADDR_TCE; /**< EPDC Working Buffer Address for TCE, offset: 0x10 */
DECL|WB_ADDR|member|__IO uint32_t WB_ADDR; /**< EPDC Working Buffer Address, offset: 0x30 */
DECL|WB_FIELD0|member|__IO uint32_t WB_FIELD0; /**< Working Buffer Field Setting, offset: 0x60 */
DECL|WB_FIELD1|member|__IO uint32_t WB_FIELD1; /**< Working Buffer Field Setting, offset: 0x70 */
DECL|WB_FIELD2|member|__IO uint32_t WB_FIELD2; /**< Working Buffer Field Setting, offset: 0x80 */
DECL|WB_FIELD3|member|__IO uint32_t WB_FIELD3; /**< Working Buffer Field Setting, offset: 0x90 */
DECL|WCR|member|__IO uint16_t WCR; /**< Watchdog Control Register, offset: 0x0 */
DECL|WCR|member|__IO uint32_t WCR; /**< EIM Configuration Register, offset: 0x90 */
DECL|WDOG1_BASE_PTR|macro|WDOG1_BASE_PTR
DECL|WDOG1_BASE|macro|WDOG1_BASE
DECL|WDOG1_IRQn|enumerator|WDOG1_IRQn = 78, /**< Watchdog Timer reset */
DECL|WDOG1_WCR|macro|WDOG1_WCR
DECL|WDOG1_WICR|macro|WDOG1_WICR
DECL|WDOG1_WMCR|macro|WDOG1_WMCR
DECL|WDOG1_WRSR|macro|WDOG1_WRSR
DECL|WDOG1_WSR|macro|WDOG1_WSR
DECL|WDOG1|macro|WDOG1
DECL|WDOG2_BASE_PTR|macro|WDOG2_BASE_PTR
DECL|WDOG2_BASE|macro|WDOG2_BASE
DECL|WDOG2_IRQn|enumerator|WDOG2_IRQn = 79, /**< Watchdog Timer reset */
DECL|WDOG2_WCR|macro|WDOG2_WCR
DECL|WDOG2_WICR|macro|WDOG2_WICR
DECL|WDOG2_WMCR|macro|WDOG2_WMCR
DECL|WDOG2_WRSR|macro|WDOG2_WRSR
DECL|WDOG2_WSR|macro|WDOG2_WSR
DECL|WDOG2|macro|WDOG2
DECL|WDOG3_BASE_PTR|macro|WDOG3_BASE_PTR
DECL|WDOG3_BASE|macro|WDOG3_BASE
DECL|WDOG3_IRQn|enumerator|WDOG3_IRQn = 10, /**< Watchdog Timer reset */
DECL|WDOG3_WCR|macro|WDOG3_WCR
DECL|WDOG3_WICR|macro|WDOG3_WICR
DECL|WDOG3_WMCR|macro|WDOG3_WMCR
DECL|WDOG3_WRSR|macro|WDOG3_WRSR
DECL|WDOG3_WSR|macro|WDOG3_WSR
DECL|WDOG3|macro|WDOG3
DECL|WDOG4_BASE_PTR|macro|WDOG4_BASE_PTR
DECL|WDOG4_BASE|macro|WDOG4_BASE
DECL|WDOG4_IRQn|enumerator|WDOG4_IRQn = 109, /**< Watchdog Timer reset */
DECL|WDOG4_WCR|macro|WDOG4_WCR
DECL|WDOG4_WICR|macro|WDOG4_WICR
DECL|WDOG4_WMCR|macro|WDOG4_WMCR
DECL|WDOG4_WRSR|macro|WDOG4_WRSR
DECL|WDOG4_WSR|macro|WDOG4_WSR
DECL|WDOG4|macro|WDOG4
DECL|WDOG_BASE_ADDRS|macro|WDOG_BASE_ADDRS
DECL|WDOG_BASE_PTRS|macro|WDOG_BASE_PTRS
DECL|WDOG_IRQS|macro|WDOG_IRQS
DECL|WDOG_MemMapPtr|typedef|} WDOG_Type, *WDOG_MemMapPtr;
DECL|WDOG_Type|typedef|} WDOG_Type, *WDOG_MemMapPtr;
DECL|WDOG_WCR_REG|macro|WDOG_WCR_REG
DECL|WDOG_WCR_SRE_MASK|macro|WDOG_WCR_SRE_MASK
DECL|WDOG_WCR_SRE_SHIFT|macro|WDOG_WCR_SRE_SHIFT
DECL|WDOG_WCR_SRS_MASK|macro|WDOG_WCR_SRS_MASK
DECL|WDOG_WCR_SRS_SHIFT|macro|WDOG_WCR_SRS_SHIFT
DECL|WDOG_WCR_WDA_MASK|macro|WDOG_WCR_WDA_MASK
DECL|WDOG_WCR_WDA_SHIFT|macro|WDOG_WCR_WDA_SHIFT
DECL|WDOG_WCR_WDBG_MASK|macro|WDOG_WCR_WDBG_MASK
DECL|WDOG_WCR_WDBG_SHIFT|macro|WDOG_WCR_WDBG_SHIFT
DECL|WDOG_WCR_WDE_MASK|macro|WDOG_WCR_WDE_MASK
DECL|WDOG_WCR_WDE_SHIFT|macro|WDOG_WCR_WDE_SHIFT
DECL|WDOG_WCR_WDT_MASK|macro|WDOG_WCR_WDT_MASK
DECL|WDOG_WCR_WDT_SHIFT|macro|WDOG_WCR_WDT_SHIFT
DECL|WDOG_WCR_WDW_MASK|macro|WDOG_WCR_WDW_MASK
DECL|WDOG_WCR_WDW_SHIFT|macro|WDOG_WCR_WDW_SHIFT
DECL|WDOG_WCR_WDZST_MASK|macro|WDOG_WCR_WDZST_MASK
DECL|WDOG_WCR_WDZST_SHIFT|macro|WDOG_WCR_WDZST_SHIFT
DECL|WDOG_WCR_WT_MASK|macro|WDOG_WCR_WT_MASK
DECL|WDOG_WCR_WT_SHIFT|macro|WDOG_WCR_WT_SHIFT
DECL|WDOG_WCR_WT|macro|WDOG_WCR_WT
DECL|WDOG_WICR_REG|macro|WDOG_WICR_REG
DECL|WDOG_WICR_WICT_MASK|macro|WDOG_WICR_WICT_MASK
DECL|WDOG_WICR_WICT_SHIFT|macro|WDOG_WICR_WICT_SHIFT
DECL|WDOG_WICR_WICT|macro|WDOG_WICR_WICT
DECL|WDOG_WICR_WIE_MASK|macro|WDOG_WICR_WIE_MASK
DECL|WDOG_WICR_WIE_SHIFT|macro|WDOG_WICR_WIE_SHIFT
DECL|WDOG_WICR_WTIS_MASK|macro|WDOG_WICR_WTIS_MASK
DECL|WDOG_WICR_WTIS_SHIFT|macro|WDOG_WICR_WTIS_SHIFT
DECL|WDOG_WMCR_PDE_MASK|macro|WDOG_WMCR_PDE_MASK
DECL|WDOG_WMCR_PDE_SHIFT|macro|WDOG_WMCR_PDE_SHIFT
DECL|WDOG_WMCR_REG|macro|WDOG_WMCR_REG
DECL|WDOG_WRSR_POR_MASK|macro|WDOG_WRSR_POR_MASK
DECL|WDOG_WRSR_POR_SHIFT|macro|WDOG_WRSR_POR_SHIFT
DECL|WDOG_WRSR_REG|macro|WDOG_WRSR_REG
DECL|WDOG_WRSR_SFTW_MASK|macro|WDOG_WRSR_SFTW_MASK
DECL|WDOG_WRSR_SFTW_SHIFT|macro|WDOG_WRSR_SFTW_SHIFT
DECL|WDOG_WRSR_TOUT_MASK|macro|WDOG_WRSR_TOUT_MASK
DECL|WDOG_WRSR_TOUT_SHIFT|macro|WDOG_WRSR_TOUT_SHIFT
DECL|WDOG_WSR_REG|macro|WDOG_WSR_REG
DECL|WDOG_WSR_WSR_MASK|macro|WDOG_WSR_WSR_MASK
DECL|WDOG_WSR_WSR_SHIFT|macro|WDOG_WSR_WSR_SHIFT
DECL|WDOG_WSR_WSR|macro|WDOG_WSR_WSR
DECL|WIAR|member|__IO uint32_t WIAR; /**< EIM IP Access Register, offset: 0x9C */
DECL|WICR|member|__IO uint16_t WICR; /**< Watchdog Interrupt Control Register, offset: 0x6 */
DECL|WMCR|member|__IO uint16_t WMCR; /**< Watchdog Miscellaneous Control Register, offset: 0x8 */
DECL|WORD0|member|__IO uint32_t WORD0; /**< Message Buffer 0 WORD0 Register..Message Buffer 63 WORD0 Register, array offset: 0x88, array step: 0x10 */
DECL|WORD1|member|__IO uint32_t WORD1; /**< Message Buffer 0 WORD1 Register..Message Buffer 63 WORD1 Register, array offset: 0x8C, array step: 0x10 */
DECL|WRSR|member|__I uint16_t WRSR; /**< Watchdog Reset Status Register, offset: 0x4 */
DECL|WR_DESKEW_CON0|member|__IO uint32_t WR_DESKEW_CON0; /**< , offset: 0x1F0 */
DECL|WR_DESKEW_CON12|member|__IO uint32_t WR_DESKEW_CON12; /**< , offset: 0x220 */
DECL|WR_DESKEW_CON15|member|__IO uint32_t WR_DESKEW_CON15; /**< , offset: 0x22C */
DECL|WR_DESKEW_CON18|member|__IO uint32_t WR_DESKEW_CON18; /**< , offset: 0x238 */
DECL|WR_DESKEW_CON21|member|__IO uint32_t WR_DESKEW_CON21; /**< , offset: 0x244 */
DECL|WR_DESKEW_CON3|member|__IO uint32_t WR_DESKEW_CON3; /**< , offset: 0x1FC */
DECL|WR_DESKEW_CON6|member|__IO uint32_t WR_DESKEW_CON6; /**< , offset: 0x208 */
DECL|WR_DESKEW_CON9|member|__IO uint32_t WR_DESKEW_CON9; /**< , offset: 0x214 */
DECL|WSR|member|__IO uint16_t WSR; /**< Watchdog Service Register, offset: 0x2 */
DECL|WTMK_LVL|member|__IO uint32_t WTMK_LVL; /**< Watermark Level, offset: 0x44 */
DECL|WVADDR|member|__IO uint32_t WVADDR; /**< EPDC Waveform Address Pointer, offset: 0x20 */
DECL|XMT_BUF|member|__IO uint32_t XMT_BUF; /**< SIM Transmit Buffer Register, offset: 0xC */
DECL|XMT_FIFO_STAT|member|__I uint32_t XMT_FIFO_STAT; /**< SIM Transmit FIFO Status Register, offset: 0x6C */
DECL|XMT_STATUS|member|__IO uint32_t XMT_STATUS; /**< SIM Transmit Status Register, offset: 0x28 */
DECL|XMT_THRESHOLD|member|__IO uint32_t XMT_THRESHOLD; /**< SIM Transmit Threshold Register, offset: 0x44 */
DECL|XTALOSC_BASE_ADDRS|macro|XTALOSC_BASE_ADDRS
DECL|XTALOSC_BASE_PTRS|macro|XTALOSC_BASE_PTRS
DECL|XTALOSC_BASE_PTR|macro|XTALOSC_BASE_PTR
DECL|XTALOSC_BASE|macro|XTALOSC_BASE
DECL|XTALOSC_CTRL_24M_CLKGATE_CTRL_MASK|macro|XTALOSC_CTRL_24M_CLKGATE_CTRL_MASK
DECL|XTALOSC_CTRL_24M_CLKGATE_CTRL_SHIFT|macro|XTALOSC_CTRL_24M_CLKGATE_CTRL_SHIFT
DECL|XTALOSC_CTRL_24M_CLKGATE_DELAY_MASK|macro|XTALOSC_CTRL_24M_CLKGATE_DELAY_MASK
DECL|XTALOSC_CTRL_24M_CLKGATE_DELAY_SHIFT|macro|XTALOSC_CTRL_24M_CLKGATE_DELAY_SHIFT
DECL|XTALOSC_CTRL_24M_CLKGATE_DELAY|macro|XTALOSC_CTRL_24M_CLKGATE_DELAY
DECL|XTALOSC_CTRL_24M_CLR_CLKGATE_CTRL_MASK|macro|XTALOSC_CTRL_24M_CLR_CLKGATE_CTRL_MASK
DECL|XTALOSC_CTRL_24M_CLR_CLKGATE_CTRL_SHIFT|macro|XTALOSC_CTRL_24M_CLR_CLKGATE_CTRL_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_CLKGATE_DELAY_MASK|macro|XTALOSC_CTRL_24M_CLR_CLKGATE_DELAY_MASK
DECL|XTALOSC_CTRL_24M_CLR_CLKGATE_DELAY_SHIFT|macro|XTALOSC_CTRL_24M_CLR_CLKGATE_DELAY_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_CLKGATE_DELAY|macro|XTALOSC_CTRL_24M_CLR_CLKGATE_DELAY
DECL|XTALOSC_CTRL_24M_CLR_OSC_SEL_MASK|macro|XTALOSC_CTRL_24M_CLR_OSC_SEL_MASK
DECL|XTALOSC_CTRL_24M_CLR_OSC_SEL_SHIFT|macro|XTALOSC_CTRL_24M_CLR_OSC_SEL_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_OSC_XTALOK_EN_MASK|macro|XTALOSC_CTRL_24M_CLR_OSC_XTALOK_EN_MASK
DECL|XTALOSC_CTRL_24M_CLR_OSC_XTALOK_EN_SHIFT|macro|XTALOSC_CTRL_24M_CLR_OSC_XTALOK_EN_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_OSC_XTALOK_MASK|macro|XTALOSC_CTRL_24M_CLR_OSC_XTALOK_MASK
DECL|XTALOSC_CTRL_24M_CLR_OSC_XTALOK_SHIFT|macro|XTALOSC_CTRL_24M_CLR_OSC_XTALOK_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC_CTRL_24M_CLR_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC_CTRL_24M_CLR_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC_CTRL_24M_CLR_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_RC_OSC_EN_MASK|macro|XTALOSC_CTRL_24M_CLR_RC_OSC_EN_MASK
DECL|XTALOSC_CTRL_24M_CLR_RC_OSC_EN_SHIFT|macro|XTALOSC_CTRL_24M_CLR_RC_OSC_EN_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_REG|macro|XTALOSC_CTRL_24M_CLR_REG
DECL|XTALOSC_CTRL_24M_CLR_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC_CTRL_24M_CLR_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC_CTRL_24M_CLR_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC_CTRL_24M_CLR_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_XTALOSC_PWRUP_DELAY|macro|XTALOSC_CTRL_24M_CLR_XTALOSC_PWRUP_DELAY
DECL|XTALOSC_CTRL_24M_CLR_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC_CTRL_24M_CLR_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC_CTRL_24M_CLR_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC_CTRL_24M_CLR_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_XTAL_24M_EN_MASK|macro|XTALOSC_CTRL_24M_CLR_XTAL_24M_EN_MASK
DECL|XTALOSC_CTRL_24M_CLR_XTAL_24M_EN_SHIFT|macro|XTALOSC_CTRL_24M_CLR_XTAL_24M_EN_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_XTAL_24M_PWD_MASK|macro|XTALOSC_CTRL_24M_CLR_XTAL_24M_PWD_MASK
DECL|XTALOSC_CTRL_24M_CLR_XTAL_24M_PWD_SHIFT|macro|XTALOSC_CTRL_24M_CLR_XTAL_24M_PWD_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_XTAL_MISC_MASK|macro|XTALOSC_CTRL_24M_CLR_XTAL_MISC_MASK
DECL|XTALOSC_CTRL_24M_CLR_XTAL_MISC_SHIFT|macro|XTALOSC_CTRL_24M_CLR_XTAL_MISC_SHIFT
DECL|XTALOSC_CTRL_24M_CLR_XTAL_MISC|macro|XTALOSC_CTRL_24M_CLR_XTAL_MISC
DECL|XTALOSC_CTRL_24M_CLR|macro|XTALOSC_CTRL_24M_CLR
DECL|XTALOSC_CTRL_24M_OSC_SEL_MASK|macro|XTALOSC_CTRL_24M_OSC_SEL_MASK
DECL|XTALOSC_CTRL_24M_OSC_SEL_SHIFT|macro|XTALOSC_CTRL_24M_OSC_SEL_SHIFT
DECL|XTALOSC_CTRL_24M_OSC_XTALOK_EN_MASK|macro|XTALOSC_CTRL_24M_OSC_XTALOK_EN_MASK
DECL|XTALOSC_CTRL_24M_OSC_XTALOK_EN_SHIFT|macro|XTALOSC_CTRL_24M_OSC_XTALOK_EN_SHIFT
DECL|XTALOSC_CTRL_24M_OSC_XTALOK_MASK|macro|XTALOSC_CTRL_24M_OSC_XTALOK_MASK
DECL|XTALOSC_CTRL_24M_OSC_XTALOK_SHIFT|macro|XTALOSC_CTRL_24M_OSC_XTALOK_SHIFT
DECL|XTALOSC_CTRL_24M_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC_CTRL_24M_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC_CTRL_24M_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC_CTRL_24M_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC_CTRL_24M_RC_OSC_EN_MASK|macro|XTALOSC_CTRL_24M_RC_OSC_EN_MASK
DECL|XTALOSC_CTRL_24M_RC_OSC_EN_SHIFT|macro|XTALOSC_CTRL_24M_RC_OSC_EN_SHIFT
DECL|XTALOSC_CTRL_24M_REG|macro|XTALOSC_CTRL_24M_REG
DECL|XTALOSC_CTRL_24M_SET_CLKGATE_CTRL_MASK|macro|XTALOSC_CTRL_24M_SET_CLKGATE_CTRL_MASK
DECL|XTALOSC_CTRL_24M_SET_CLKGATE_CTRL_SHIFT|macro|XTALOSC_CTRL_24M_SET_CLKGATE_CTRL_SHIFT
DECL|XTALOSC_CTRL_24M_SET_CLKGATE_DELAY_MASK|macro|XTALOSC_CTRL_24M_SET_CLKGATE_DELAY_MASK
DECL|XTALOSC_CTRL_24M_SET_CLKGATE_DELAY_SHIFT|macro|XTALOSC_CTRL_24M_SET_CLKGATE_DELAY_SHIFT
DECL|XTALOSC_CTRL_24M_SET_CLKGATE_DELAY|macro|XTALOSC_CTRL_24M_SET_CLKGATE_DELAY
DECL|XTALOSC_CTRL_24M_SET_OSC_SEL_MASK|macro|XTALOSC_CTRL_24M_SET_OSC_SEL_MASK
DECL|XTALOSC_CTRL_24M_SET_OSC_SEL_SHIFT|macro|XTALOSC_CTRL_24M_SET_OSC_SEL_SHIFT
DECL|XTALOSC_CTRL_24M_SET_OSC_XTALOK_EN_MASK|macro|XTALOSC_CTRL_24M_SET_OSC_XTALOK_EN_MASK
DECL|XTALOSC_CTRL_24M_SET_OSC_XTALOK_EN_SHIFT|macro|XTALOSC_CTRL_24M_SET_OSC_XTALOK_EN_SHIFT
DECL|XTALOSC_CTRL_24M_SET_OSC_XTALOK_MASK|macro|XTALOSC_CTRL_24M_SET_OSC_XTALOK_MASK
DECL|XTALOSC_CTRL_24M_SET_OSC_XTALOK_SHIFT|macro|XTALOSC_CTRL_24M_SET_OSC_XTALOK_SHIFT
DECL|XTALOSC_CTRL_24M_SET_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC_CTRL_24M_SET_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC_CTRL_24M_SET_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC_CTRL_24M_SET_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC_CTRL_24M_SET_RC_OSC_EN_MASK|macro|XTALOSC_CTRL_24M_SET_RC_OSC_EN_MASK
DECL|XTALOSC_CTRL_24M_SET_RC_OSC_EN_SHIFT|macro|XTALOSC_CTRL_24M_SET_RC_OSC_EN_SHIFT
DECL|XTALOSC_CTRL_24M_SET_REG|macro|XTALOSC_CTRL_24M_SET_REG
DECL|XTALOSC_CTRL_24M_SET_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC_CTRL_24M_SET_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC_CTRL_24M_SET_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC_CTRL_24M_SET_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC_CTRL_24M_SET_XTALOSC_PWRUP_DELAY|macro|XTALOSC_CTRL_24M_SET_XTALOSC_PWRUP_DELAY
DECL|XTALOSC_CTRL_24M_SET_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC_CTRL_24M_SET_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC_CTRL_24M_SET_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC_CTRL_24M_SET_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC_CTRL_24M_SET_XTAL_24M_EN_MASK|macro|XTALOSC_CTRL_24M_SET_XTAL_24M_EN_MASK
DECL|XTALOSC_CTRL_24M_SET_XTAL_24M_EN_SHIFT|macro|XTALOSC_CTRL_24M_SET_XTAL_24M_EN_SHIFT
DECL|XTALOSC_CTRL_24M_SET_XTAL_24M_PWD_MASK|macro|XTALOSC_CTRL_24M_SET_XTAL_24M_PWD_MASK
DECL|XTALOSC_CTRL_24M_SET_XTAL_24M_PWD_SHIFT|macro|XTALOSC_CTRL_24M_SET_XTAL_24M_PWD_SHIFT
DECL|XTALOSC_CTRL_24M_SET_XTAL_MISC_MASK|macro|XTALOSC_CTRL_24M_SET_XTAL_MISC_MASK
DECL|XTALOSC_CTRL_24M_SET_XTAL_MISC_SHIFT|macro|XTALOSC_CTRL_24M_SET_XTAL_MISC_SHIFT
DECL|XTALOSC_CTRL_24M_SET_XTAL_MISC|macro|XTALOSC_CTRL_24M_SET_XTAL_MISC
DECL|XTALOSC_CTRL_24M_SET|macro|XTALOSC_CTRL_24M_SET
DECL|XTALOSC_CTRL_24M_TOG_CLKGATE_CTRL_MASK|macro|XTALOSC_CTRL_24M_TOG_CLKGATE_CTRL_MASK
DECL|XTALOSC_CTRL_24M_TOG_CLKGATE_CTRL_SHIFT|macro|XTALOSC_CTRL_24M_TOG_CLKGATE_CTRL_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_CLKGATE_DELAY_MASK|macro|XTALOSC_CTRL_24M_TOG_CLKGATE_DELAY_MASK
DECL|XTALOSC_CTRL_24M_TOG_CLKGATE_DELAY_SHIFT|macro|XTALOSC_CTRL_24M_TOG_CLKGATE_DELAY_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_CLKGATE_DELAY|macro|XTALOSC_CTRL_24M_TOG_CLKGATE_DELAY
DECL|XTALOSC_CTRL_24M_TOG_OSC_SEL_MASK|macro|XTALOSC_CTRL_24M_TOG_OSC_SEL_MASK
DECL|XTALOSC_CTRL_24M_TOG_OSC_SEL_SHIFT|macro|XTALOSC_CTRL_24M_TOG_OSC_SEL_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_OSC_XTALOK_EN_MASK|macro|XTALOSC_CTRL_24M_TOG_OSC_XTALOK_EN_MASK
DECL|XTALOSC_CTRL_24M_TOG_OSC_XTALOK_EN_SHIFT|macro|XTALOSC_CTRL_24M_TOG_OSC_XTALOK_EN_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_OSC_XTALOK_MASK|macro|XTALOSC_CTRL_24M_TOG_OSC_XTALOK_MASK
DECL|XTALOSC_CTRL_24M_TOG_OSC_XTALOK_SHIFT|macro|XTALOSC_CTRL_24M_TOG_OSC_XTALOK_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC_CTRL_24M_TOG_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC_CTRL_24M_TOG_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC_CTRL_24M_TOG_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_RC_OSC_EN_MASK|macro|XTALOSC_CTRL_24M_TOG_RC_OSC_EN_MASK
DECL|XTALOSC_CTRL_24M_TOG_RC_OSC_EN_SHIFT|macro|XTALOSC_CTRL_24M_TOG_RC_OSC_EN_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_REG|macro|XTALOSC_CTRL_24M_TOG_REG
DECL|XTALOSC_CTRL_24M_TOG_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC_CTRL_24M_TOG_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC_CTRL_24M_TOG_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC_CTRL_24M_TOG_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_XTALOSC_PWRUP_DELAY|macro|XTALOSC_CTRL_24M_TOG_XTALOSC_PWRUP_DELAY
DECL|XTALOSC_CTRL_24M_TOG_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC_CTRL_24M_TOG_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC_CTRL_24M_TOG_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC_CTRL_24M_TOG_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_XTAL_24M_EN_MASK|macro|XTALOSC_CTRL_24M_TOG_XTAL_24M_EN_MASK
DECL|XTALOSC_CTRL_24M_TOG_XTAL_24M_EN_SHIFT|macro|XTALOSC_CTRL_24M_TOG_XTAL_24M_EN_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_XTAL_24M_PWD_MASK|macro|XTALOSC_CTRL_24M_TOG_XTAL_24M_PWD_MASK
DECL|XTALOSC_CTRL_24M_TOG_XTAL_24M_PWD_SHIFT|macro|XTALOSC_CTRL_24M_TOG_XTAL_24M_PWD_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_XTAL_MISC_MASK|macro|XTALOSC_CTRL_24M_TOG_XTAL_MISC_MASK
DECL|XTALOSC_CTRL_24M_TOG_XTAL_MISC_SHIFT|macro|XTALOSC_CTRL_24M_TOG_XTAL_MISC_SHIFT
DECL|XTALOSC_CTRL_24M_TOG_XTAL_MISC|macro|XTALOSC_CTRL_24M_TOG_XTAL_MISC
DECL|XTALOSC_CTRL_24M_TOG|macro|XTALOSC_CTRL_24M_TOG
DECL|XTALOSC_CTRL_24M_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC_CTRL_24M_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC_CTRL_24M_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC_CTRL_24M_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC_CTRL_24M_XTALOSC_PWRUP_DELAY|macro|XTALOSC_CTRL_24M_XTALOSC_PWRUP_DELAY
DECL|XTALOSC_CTRL_24M_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC_CTRL_24M_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC_CTRL_24M_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC_CTRL_24M_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC_CTRL_24M_XTAL_24M_EN_MASK|macro|XTALOSC_CTRL_24M_XTAL_24M_EN_MASK
DECL|XTALOSC_CTRL_24M_XTAL_24M_EN_SHIFT|macro|XTALOSC_CTRL_24M_XTAL_24M_EN_SHIFT
DECL|XTALOSC_CTRL_24M_XTAL_24M_PWD_MASK|macro|XTALOSC_CTRL_24M_XTAL_24M_PWD_MASK
DECL|XTALOSC_CTRL_24M_XTAL_24M_PWD_SHIFT|macro|XTALOSC_CTRL_24M_XTAL_24M_PWD_SHIFT
DECL|XTALOSC_CTRL_24M_XTAL_MISC_MASK|macro|XTALOSC_CTRL_24M_XTAL_MISC_MASK
DECL|XTALOSC_CTRL_24M_XTAL_MISC_SHIFT|macro|XTALOSC_CTRL_24M_XTAL_MISC_SHIFT
DECL|XTALOSC_CTRL_24M_XTAL_MISC|macro|XTALOSC_CTRL_24M_XTAL_MISC
DECL|XTALOSC_CTRL_24M|macro|XTALOSC_CTRL_24M
DECL|XTALOSC_MemMapPtr|typedef|} XTALOSC_Type, *XTALOSC_MemMapPtr;
DECL|XTALOSC_OSC_32K_CLR_REG|macro|XTALOSC_OSC_32K_CLR_REG
DECL|XTALOSC_OSC_32K_CLR_RTC_XTAL_SOURCE_MASK|macro|XTALOSC_OSC_32K_CLR_RTC_XTAL_SOURCE_MASK
DECL|XTALOSC_OSC_32K_CLR_RTC_XTAL_SOURCE_SHIFT|macro|XTALOSC_OSC_32K_CLR_RTC_XTAL_SOURCE_SHIFT
DECL|XTALOSC_OSC_32K_CLR|macro|XTALOSC_OSC_32K_CLR
DECL|XTALOSC_OSC_32K_REG|macro|XTALOSC_OSC_32K_REG
DECL|XTALOSC_OSC_32K_RTC_XTAL_SOURCE_MASK|macro|XTALOSC_OSC_32K_RTC_XTAL_SOURCE_MASK
DECL|XTALOSC_OSC_32K_RTC_XTAL_SOURCE_SHIFT|macro|XTALOSC_OSC_32K_RTC_XTAL_SOURCE_SHIFT
DECL|XTALOSC_OSC_32K_SET_REG|macro|XTALOSC_OSC_32K_SET_REG
DECL|XTALOSC_OSC_32K_SET_RTC_XTAL_SOURCE_MASK|macro|XTALOSC_OSC_32K_SET_RTC_XTAL_SOURCE_MASK
DECL|XTALOSC_OSC_32K_SET_RTC_XTAL_SOURCE_SHIFT|macro|XTALOSC_OSC_32K_SET_RTC_XTAL_SOURCE_SHIFT
DECL|XTALOSC_OSC_32K_SET|macro|XTALOSC_OSC_32K_SET
DECL|XTALOSC_OSC_32K_TOG_REG|macro|XTALOSC_OSC_32K_TOG_REG
DECL|XTALOSC_OSC_32K_TOG_RTC_XTAL_SOURCE_MASK|macro|XTALOSC_OSC_32K_TOG_RTC_XTAL_SOURCE_MASK
DECL|XTALOSC_OSC_32K_TOG_RTC_XTAL_SOURCE_SHIFT|macro|XTALOSC_OSC_32K_TOG_RTC_XTAL_SOURCE_SHIFT
DECL|XTALOSC_OSC_32K_TOG|macro|XTALOSC_OSC_32K_TOG
DECL|XTALOSC_OSC_32K|macro|XTALOSC_OSC_32K
DECL|XTALOSC_RCOSC_CONFIG0_CLR_HYST_MINUS_MASK|macro|XTALOSC_RCOSC_CONFIG0_CLR_HYST_MINUS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_CLR_HYST_MINUS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_CLR_HYST_MINUS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_CLR_HYST_MINUS|macro|XTALOSC_RCOSC_CONFIG0_CLR_HYST_MINUS
DECL|XTALOSC_RCOSC_CONFIG0_CLR_HYST_PLUS_MASK|macro|XTALOSC_RCOSC_CONFIG0_CLR_HYST_PLUS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_CLR_HYST_PLUS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_CLR_HYST_PLUS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_CLR_HYST_PLUS|macro|XTALOSC_RCOSC_CONFIG0_CLR_HYST_PLUS
DECL|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK|macro|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG_CUR|macro|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG_CUR
DECL|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG_MASK|macro|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG_MASK
DECL|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG|macro|XTALOSC_RCOSC_CONFIG0_CLR_RC_OSC_PROG
DECL|XTALOSC_RCOSC_CONFIG0_CLR_REG|macro|XTALOSC_RCOSC_CONFIG0_CLR_REG
DECL|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_BYPASS_MASK|macro|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_BYPASS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_BYPASS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_BYPASS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_ENABLE_MASK|macro|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_ENABLE_MASK
DECL|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_ENABLE_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_ENABLE_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_INVERT_MASK|macro|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_INVERT_MASK
DECL|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_INVERT_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_INVERT_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_START_MASK|macro|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_START_MASK
DECL|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_START_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_CLR_TUNE_START_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_CLR|macro|XTALOSC_RCOSC_CONFIG0_CLR
DECL|XTALOSC_RCOSC_CONFIG0_HYST_MINUS_MASK|macro|XTALOSC_RCOSC_CONFIG0_HYST_MINUS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_HYST_MINUS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_HYST_MINUS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_HYST_MINUS|macro|XTALOSC_RCOSC_CONFIG0_HYST_MINUS
DECL|XTALOSC_RCOSC_CONFIG0_HYST_PLUS_MASK|macro|XTALOSC_RCOSC_CONFIG0_HYST_PLUS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_HYST_PLUS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_HYST_PLUS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_HYST_PLUS|macro|XTALOSC_RCOSC_CONFIG0_HYST_PLUS
DECL|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG_CUR_MASK|macro|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG_CUR|macro|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG_CUR
DECL|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG_MASK|macro|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG_MASK
DECL|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG|macro|XTALOSC_RCOSC_CONFIG0_RC_OSC_PROG
DECL|XTALOSC_RCOSC_CONFIG0_REG|macro|XTALOSC_RCOSC_CONFIG0_REG
DECL|XTALOSC_RCOSC_CONFIG0_SET_HYST_MINUS_MASK|macro|XTALOSC_RCOSC_CONFIG0_SET_HYST_MINUS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_SET_HYST_MINUS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_SET_HYST_MINUS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_SET_HYST_MINUS|macro|XTALOSC_RCOSC_CONFIG0_SET_HYST_MINUS
DECL|XTALOSC_RCOSC_CONFIG0_SET_HYST_PLUS_MASK|macro|XTALOSC_RCOSC_CONFIG0_SET_HYST_PLUS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_SET_HYST_PLUS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_SET_HYST_PLUS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_SET_HYST_PLUS|macro|XTALOSC_RCOSC_CONFIG0_SET_HYST_PLUS
DECL|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK|macro|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG_CUR|macro|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG_CUR
DECL|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG_MASK|macro|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG_MASK
DECL|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG|macro|XTALOSC_RCOSC_CONFIG0_SET_RC_OSC_PROG
DECL|XTALOSC_RCOSC_CONFIG0_SET_REG|macro|XTALOSC_RCOSC_CONFIG0_SET_REG
DECL|XTALOSC_RCOSC_CONFIG0_SET_TUNE_BYPASS_MASK|macro|XTALOSC_RCOSC_CONFIG0_SET_TUNE_BYPASS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_SET_TUNE_BYPASS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_SET_TUNE_BYPASS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_SET_TUNE_ENABLE_MASK|macro|XTALOSC_RCOSC_CONFIG0_SET_TUNE_ENABLE_MASK
DECL|XTALOSC_RCOSC_CONFIG0_SET_TUNE_ENABLE_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_SET_TUNE_ENABLE_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_SET_TUNE_INVERT_MASK|macro|XTALOSC_RCOSC_CONFIG0_SET_TUNE_INVERT_MASK
DECL|XTALOSC_RCOSC_CONFIG0_SET_TUNE_INVERT_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_SET_TUNE_INVERT_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_SET_TUNE_START_MASK|macro|XTALOSC_RCOSC_CONFIG0_SET_TUNE_START_MASK
DECL|XTALOSC_RCOSC_CONFIG0_SET_TUNE_START_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_SET_TUNE_START_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_SET|macro|XTALOSC_RCOSC_CONFIG0_SET
DECL|XTALOSC_RCOSC_CONFIG0_TOG_HYST_MINUS_MASK|macro|XTALOSC_RCOSC_CONFIG0_TOG_HYST_MINUS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TOG_HYST_MINUS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TOG_HYST_MINUS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_TOG_HYST_MINUS|macro|XTALOSC_RCOSC_CONFIG0_TOG_HYST_MINUS
DECL|XTALOSC_RCOSC_CONFIG0_TOG_HYST_PLUS_MASK|macro|XTALOSC_RCOSC_CONFIG0_TOG_HYST_PLUS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TOG_HYST_PLUS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TOG_HYST_PLUS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_TOG_HYST_PLUS|macro|XTALOSC_RCOSC_CONFIG0_TOG_HYST_PLUS
DECL|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK|macro|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG_CUR|macro|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG_CUR
DECL|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG_MASK|macro|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG|macro|XTALOSC_RCOSC_CONFIG0_TOG_RC_OSC_PROG
DECL|XTALOSC_RCOSC_CONFIG0_TOG_REG|macro|XTALOSC_RCOSC_CONFIG0_TOG_REG
DECL|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_BYPASS_MASK|macro|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_BYPASS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_BYPASS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_BYPASS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_ENABLE_MASK|macro|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_ENABLE_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_ENABLE_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_ENABLE_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_INVERT_MASK|macro|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_INVERT_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_INVERT_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_INVERT_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_START_MASK|macro|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_START_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_START_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TOG_TUNE_START_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_TOG|macro|XTALOSC_RCOSC_CONFIG0_TOG
DECL|XTALOSC_RCOSC_CONFIG0_TUNE_BYPASS_MASK|macro|XTALOSC_RCOSC_CONFIG0_TUNE_BYPASS_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TUNE_BYPASS_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TUNE_BYPASS_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_TUNE_ENABLE_MASK|macro|XTALOSC_RCOSC_CONFIG0_TUNE_ENABLE_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TUNE_ENABLE_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TUNE_ENABLE_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_TUNE_INVERT_MASK|macro|XTALOSC_RCOSC_CONFIG0_TUNE_INVERT_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TUNE_INVERT_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TUNE_INVERT_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0_TUNE_START_MASK|macro|XTALOSC_RCOSC_CONFIG0_TUNE_START_MASK
DECL|XTALOSC_RCOSC_CONFIG0_TUNE_START_SHIFT|macro|XTALOSC_RCOSC_CONFIG0_TUNE_START_SHIFT
DECL|XTALOSC_RCOSC_CONFIG0|macro|XTALOSC_RCOSC_CONFIG0
DECL|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_CUR_MASK|macro|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_CUR_MASK
DECL|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT|macro|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT
DECL|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_CUR|macro|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_CUR
DECL|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_TRG_MASK|macro|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_TRG_MASK
DECL|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT|macro|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_TRG|macro|XTALOSC_RCOSC_CONFIG1_CLR_COUNT_RC_TRG
DECL|XTALOSC_RCOSC_CONFIG1_CLR_REG|macro|XTALOSC_RCOSC_CONFIG1_CLR_REG
DECL|XTALOSC_RCOSC_CONFIG1_CLR|macro|XTALOSC_RCOSC_CONFIG1_CLR
DECL|XTALOSC_RCOSC_CONFIG1_COUNT_RC_CUR_MASK|macro|XTALOSC_RCOSC_CONFIG1_COUNT_RC_CUR_MASK
DECL|XTALOSC_RCOSC_CONFIG1_COUNT_RC_CUR_SHIFT|macro|XTALOSC_RCOSC_CONFIG1_COUNT_RC_CUR_SHIFT
DECL|XTALOSC_RCOSC_CONFIG1_COUNT_RC_CUR|macro|XTALOSC_RCOSC_CONFIG1_COUNT_RC_CUR
DECL|XTALOSC_RCOSC_CONFIG1_COUNT_RC_TRG_MASK|macro|XTALOSC_RCOSC_CONFIG1_COUNT_RC_TRG_MASK
DECL|XTALOSC_RCOSC_CONFIG1_COUNT_RC_TRG_SHIFT|macro|XTALOSC_RCOSC_CONFIG1_COUNT_RC_TRG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG1_COUNT_RC_TRG|macro|XTALOSC_RCOSC_CONFIG1_COUNT_RC_TRG
DECL|XTALOSC_RCOSC_CONFIG1_REG|macro|XTALOSC_RCOSC_CONFIG1_REG
DECL|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_CUR_MASK|macro|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_CUR_MASK
DECL|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT|macro|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT
DECL|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_CUR|macro|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_CUR
DECL|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_TRG_MASK|macro|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_TRG_MASK
DECL|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT|macro|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_TRG|macro|XTALOSC_RCOSC_CONFIG1_SET_COUNT_RC_TRG
DECL|XTALOSC_RCOSC_CONFIG1_SET_REG|macro|XTALOSC_RCOSC_CONFIG1_SET_REG
DECL|XTALOSC_RCOSC_CONFIG1_SET|macro|XTALOSC_RCOSC_CONFIG1_SET
DECL|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_CUR_MASK|macro|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_CUR_MASK
DECL|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT|macro|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT
DECL|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_CUR|macro|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_CUR
DECL|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_TRG_MASK|macro|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_TRG_MASK
DECL|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT|macro|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_TRG|macro|XTALOSC_RCOSC_CONFIG1_TOG_COUNT_RC_TRG
DECL|XTALOSC_RCOSC_CONFIG1_TOG_REG|macro|XTALOSC_RCOSC_CONFIG1_TOG_REG
DECL|XTALOSC_RCOSC_CONFIG1_TOG|macro|XTALOSC_RCOSC_CONFIG1_TOG
DECL|XTALOSC_RCOSC_CONFIG1|macro|XTALOSC_RCOSC_CONFIG1
DECL|XTALOSC_RCOSC_CONFIG2_CLK_1M_ERR_FL_MASK|macro|XTALOSC_RCOSC_CONFIG2_CLK_1M_ERR_FL_MASK
DECL|XTALOSC_RCOSC_CONFIG2_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK|macro|XTALOSC_RCOSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK
DECL|XTALOSC_RCOSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_CLR_COUNT_1M_TRG_MASK|macro|XTALOSC_RCOSC_CONFIG2_CLR_COUNT_1M_TRG_MASK
DECL|XTALOSC_RCOSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_CLR_COUNT_1M_TRG|macro|XTALOSC_RCOSC_CONFIG2_CLR_COUNT_1M_TRG
DECL|XTALOSC_RCOSC_CONFIG2_CLR_ENABLE_1M_MASK|macro|XTALOSC_RCOSC_CONFIG2_CLR_ENABLE_1M_MASK
DECL|XTALOSC_RCOSC_CONFIG2_CLR_ENABLE_1M_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_CLR_ENABLE_1M_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_CLR_MUX_1M_MASK|macro|XTALOSC_RCOSC_CONFIG2_CLR_MUX_1M_MASK
DECL|XTALOSC_RCOSC_CONFIG2_CLR_MUX_1M_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_CLR_MUX_1M_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_CLR_REG|macro|XTALOSC_RCOSC_CONFIG2_CLR_REG
DECL|XTALOSC_RCOSC_CONFIG2_CLR|macro|XTALOSC_RCOSC_CONFIG2_CLR
DECL|XTALOSC_RCOSC_CONFIG2_COUNT_1M_TRG_MASK|macro|XTALOSC_RCOSC_CONFIG2_COUNT_1M_TRG_MASK
DECL|XTALOSC_RCOSC_CONFIG2_COUNT_1M_TRG_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_COUNT_1M_TRG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_COUNT_1M_TRG|macro|XTALOSC_RCOSC_CONFIG2_COUNT_1M_TRG
DECL|XTALOSC_RCOSC_CONFIG2_ENABLE_1M_MASK|macro|XTALOSC_RCOSC_CONFIG2_ENABLE_1M_MASK
DECL|XTALOSC_RCOSC_CONFIG2_ENABLE_1M_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_ENABLE_1M_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_MUX_1M_MASK|macro|XTALOSC_RCOSC_CONFIG2_MUX_1M_MASK
DECL|XTALOSC_RCOSC_CONFIG2_MUX_1M_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_MUX_1M_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_REG|macro|XTALOSC_RCOSC_CONFIG2_REG
DECL|XTALOSC_RCOSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK|macro|XTALOSC_RCOSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK
DECL|XTALOSC_RCOSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_SET_COUNT_1M_TRG_MASK|macro|XTALOSC_RCOSC_CONFIG2_SET_COUNT_1M_TRG_MASK
DECL|XTALOSC_RCOSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_SET_COUNT_1M_TRG|macro|XTALOSC_RCOSC_CONFIG2_SET_COUNT_1M_TRG
DECL|XTALOSC_RCOSC_CONFIG2_SET_ENABLE_1M_MASK|macro|XTALOSC_RCOSC_CONFIG2_SET_ENABLE_1M_MASK
DECL|XTALOSC_RCOSC_CONFIG2_SET_ENABLE_1M_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_SET_ENABLE_1M_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_SET_MUX_1M_MASK|macro|XTALOSC_RCOSC_CONFIG2_SET_MUX_1M_MASK
DECL|XTALOSC_RCOSC_CONFIG2_SET_MUX_1M_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_SET_MUX_1M_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_SET_REG|macro|XTALOSC_RCOSC_CONFIG2_SET_REG
DECL|XTALOSC_RCOSC_CONFIG2_SET|macro|XTALOSC_RCOSC_CONFIG2_SET
DECL|XTALOSC_RCOSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK|macro|XTALOSC_RCOSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK
DECL|XTALOSC_RCOSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_TOG_COUNT_1M_TRG_MASK|macro|XTALOSC_RCOSC_CONFIG2_TOG_COUNT_1M_TRG_MASK
DECL|XTALOSC_RCOSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_TOG_COUNT_1M_TRG|macro|XTALOSC_RCOSC_CONFIG2_TOG_COUNT_1M_TRG
DECL|XTALOSC_RCOSC_CONFIG2_TOG_ENABLE_1M_MASK|macro|XTALOSC_RCOSC_CONFIG2_TOG_ENABLE_1M_MASK
DECL|XTALOSC_RCOSC_CONFIG2_TOG_ENABLE_1M_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_TOG_ENABLE_1M_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_TOG_MUX_1M_MASK|macro|XTALOSC_RCOSC_CONFIG2_TOG_MUX_1M_MASK
DECL|XTALOSC_RCOSC_CONFIG2_TOG_MUX_1M_SHIFT|macro|XTALOSC_RCOSC_CONFIG2_TOG_MUX_1M_SHIFT
DECL|XTALOSC_RCOSC_CONFIG2_TOG_REG|macro|XTALOSC_RCOSC_CONFIG2_TOG_REG
DECL|XTALOSC_RCOSC_CONFIG2_TOG|macro|XTALOSC_RCOSC_CONFIG2_TOG
DECL|XTALOSC_RCOSC_CONFIG2|macro|XTALOSC_RCOSC_CONFIG2
DECL|XTALOSC_Type|typedef|} XTALOSC_Type, *XTALOSC_MemMapPtr;
DECL|XTALOSC|macro|XTALOSC
DECL|XTRIG_CONF1|member|__IO uint32_t XTRIG_CONF1; /**< Cross-Trigger Events Configuration Register 1, offset: 0x70 */
DECL|XTRIG_CONF2|member|__IO uint32_t XTRIG_CONF2; /**< Cross-Trigger Events Configuration Register 2, offset: 0x74 */
DECL|ZQCTL0|member|__IO uint32_t ZQCTL0; /**< ZQ Control Register 0, offset: 0x180 */
DECL|ZQCTL1|member|__IO uint32_t ZQCTL1; /**< ZQ Control Register 1, offset: 0x184 */
DECL|ZQCTL2|member|__IO uint32_t ZQCTL2; /**< ZQ Control Register 2, offset: 0x188 */
DECL|ZQSTAT|member|__IO uint32_t ZQSTAT; /**< ZQ Status Register, offset: 0x18C */
DECL|ZQ_CON0|member|__IO uint32_t ZQ_CON0; /**< , offset: 0xC0 */
DECL|ZQ_CON1|member|__IO uint32_t ZQ_CON1; /**< , offset: 0xC4 */
DECL|ZQ_CON2|member|__IO uint32_t ZQ_CON2; /**< , offset: 0xC8 */
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|eCSPI1_IRQn|enumerator|eCSPI1_IRQn = 31, /**< eCSPI1 interrupt request line to the core. */
DECL|eCSPI2_IRQn|enumerator|eCSPI2_IRQn = 32, /**< eCSPI2 interrupt request line to the core. */
DECL|eCSPI3_IRQn|enumerator|eCSPI3_IRQn = 33, /**< eCSPI3 interrupt request line to the core. */
DECL|eCSPI4_IRQn|enumerator|eCSPI4_IRQn = 34, /**< eCSPI4 interrupt request line to the core. */
DECL|uSDHC1_ADMA_ERR_STATUS|macro|uSDHC1_ADMA_ERR_STATUS
DECL|uSDHC1_ADMA_SYS_ADDR|macro|uSDHC1_ADMA_SYS_ADDR
DECL|uSDHC1_AUTOCMD12_ERR_STATUS|macro|uSDHC1_AUTOCMD12_ERR_STATUS
DECL|uSDHC1_BASE_PTR|macro|uSDHC1_BASE_PTR
DECL|uSDHC1_BASE|macro|uSDHC1_BASE
DECL|uSDHC1_BLK_ATT|macro|uSDHC1_BLK_ATT
DECL|uSDHC1_CLK_TUNE_CTRL_STATUS|macro|uSDHC1_CLK_TUNE_CTRL_STATUS
DECL|uSDHC1_CMD_ARG|macro|uSDHC1_CMD_ARG
DECL|uSDHC1_CMD_RSP0|macro|uSDHC1_CMD_RSP0
DECL|uSDHC1_CMD_RSP1|macro|uSDHC1_CMD_RSP1
DECL|uSDHC1_CMD_RSP2|macro|uSDHC1_CMD_RSP2
DECL|uSDHC1_CMD_RSP3|macro|uSDHC1_CMD_RSP3
DECL|uSDHC1_CMD_XFR_TYP|macro|uSDHC1_CMD_XFR_TYP
DECL|uSDHC1_DATA_BUFF_ACC_PORT|macro|uSDHC1_DATA_BUFF_ACC_PORT
DECL|uSDHC1_DLL_CTRL|macro|uSDHC1_DLL_CTRL
DECL|uSDHC1_DLL_STATUS|macro|uSDHC1_DLL_STATUS
DECL|uSDHC1_DS_ADDR|macro|uSDHC1_DS_ADDR
DECL|uSDHC1_FORCE_EVENT|macro|uSDHC1_FORCE_EVENT
DECL|uSDHC1_HOST_CTRL_CAP|macro|uSDHC1_HOST_CTRL_CAP
DECL|uSDHC1_INT_SIGNAL_EN|macro|uSDHC1_INT_SIGNAL_EN
DECL|uSDHC1_INT_STATUS_EN|macro|uSDHC1_INT_STATUS_EN
DECL|uSDHC1_INT_STATUS|macro|uSDHC1_INT_STATUS
DECL|uSDHC1_IRQn|enumerator|uSDHC1_IRQn = 22, /**< uSDHC1 Enhanced SDHC Interrupt Request */
DECL|uSDHC1_MIX_CTRL|macro|uSDHC1_MIX_CTRL
DECL|uSDHC1_MMC_BOOT|macro|uSDHC1_MMC_BOOT
DECL|uSDHC1_PRES_STATE|macro|uSDHC1_PRES_STATE
DECL|uSDHC1_PROT_CTRL|macro|uSDHC1_PROT_CTRL
DECL|uSDHC1_STROBE_DLL_CTRL|macro|uSDHC1_STROBE_DLL_CTRL
DECL|uSDHC1_STROBE_DLL_STATUS|macro|uSDHC1_STROBE_DLL_STATUS
DECL|uSDHC1_SYS_CTRL|macro|uSDHC1_SYS_CTRL
DECL|uSDHC1_TUNING_CTRL|macro|uSDHC1_TUNING_CTRL
DECL|uSDHC1_VEND_SPEC2|macro|uSDHC1_VEND_SPEC2
DECL|uSDHC1_VEND_SPEC|macro|uSDHC1_VEND_SPEC
DECL|uSDHC1_WTMK_LVL|macro|uSDHC1_WTMK_LVL
DECL|uSDHC1|macro|uSDHC1
DECL|uSDHC2_ADMA_ERR_STATUS|macro|uSDHC2_ADMA_ERR_STATUS
DECL|uSDHC2_ADMA_SYS_ADDR|macro|uSDHC2_ADMA_SYS_ADDR
DECL|uSDHC2_AUTOCMD12_ERR_STATUS|macro|uSDHC2_AUTOCMD12_ERR_STATUS
DECL|uSDHC2_BASE_PTR|macro|uSDHC2_BASE_PTR
DECL|uSDHC2_BASE|macro|uSDHC2_BASE
DECL|uSDHC2_BLK_ATT|macro|uSDHC2_BLK_ATT
DECL|uSDHC2_CLK_TUNE_CTRL_STATUS|macro|uSDHC2_CLK_TUNE_CTRL_STATUS
DECL|uSDHC2_CMD_ARG|macro|uSDHC2_CMD_ARG
DECL|uSDHC2_CMD_RSP0|macro|uSDHC2_CMD_RSP0
DECL|uSDHC2_CMD_RSP1|macro|uSDHC2_CMD_RSP1
DECL|uSDHC2_CMD_RSP2|macro|uSDHC2_CMD_RSP2
DECL|uSDHC2_CMD_RSP3|macro|uSDHC2_CMD_RSP3
DECL|uSDHC2_CMD_XFR_TYP|macro|uSDHC2_CMD_XFR_TYP
DECL|uSDHC2_DATA_BUFF_ACC_PORT|macro|uSDHC2_DATA_BUFF_ACC_PORT
DECL|uSDHC2_DLL_CTRL|macro|uSDHC2_DLL_CTRL
DECL|uSDHC2_DLL_STATUS|macro|uSDHC2_DLL_STATUS
DECL|uSDHC2_DS_ADDR|macro|uSDHC2_DS_ADDR
DECL|uSDHC2_FORCE_EVENT|macro|uSDHC2_FORCE_EVENT
DECL|uSDHC2_HOST_CTRL_CAP|macro|uSDHC2_HOST_CTRL_CAP
DECL|uSDHC2_INT_SIGNAL_EN|macro|uSDHC2_INT_SIGNAL_EN
DECL|uSDHC2_INT_STATUS_EN|macro|uSDHC2_INT_STATUS_EN
DECL|uSDHC2_INT_STATUS|macro|uSDHC2_INT_STATUS
DECL|uSDHC2_IRQn|enumerator|uSDHC2_IRQn = 23, /**< uSDHC2 Enhanced SDHC Interrupt Request */
DECL|uSDHC2_MIX_CTRL|macro|uSDHC2_MIX_CTRL
DECL|uSDHC2_MMC_BOOT|macro|uSDHC2_MMC_BOOT
DECL|uSDHC2_PRES_STATE|macro|uSDHC2_PRES_STATE
DECL|uSDHC2_PROT_CTRL|macro|uSDHC2_PROT_CTRL
DECL|uSDHC2_STROBE_DLL_CTRL|macro|uSDHC2_STROBE_DLL_CTRL
DECL|uSDHC2_STROBE_DLL_STATUS|macro|uSDHC2_STROBE_DLL_STATUS
DECL|uSDHC2_SYS_CTRL|macro|uSDHC2_SYS_CTRL
DECL|uSDHC2_TUNING_CTRL|macro|uSDHC2_TUNING_CTRL
DECL|uSDHC2_VEND_SPEC2|macro|uSDHC2_VEND_SPEC2
DECL|uSDHC2_VEND_SPEC|macro|uSDHC2_VEND_SPEC
DECL|uSDHC2_WTMK_LVL|macro|uSDHC2_WTMK_LVL
DECL|uSDHC2|macro|uSDHC2
DECL|uSDHC3_ADMA_ERR_STATUS|macro|uSDHC3_ADMA_ERR_STATUS
DECL|uSDHC3_ADMA_SYS_ADDR|macro|uSDHC3_ADMA_SYS_ADDR
DECL|uSDHC3_AUTOCMD12_ERR_STATUS|macro|uSDHC3_AUTOCMD12_ERR_STATUS
DECL|uSDHC3_BASE_PTR|macro|uSDHC3_BASE_PTR
DECL|uSDHC3_BASE|macro|uSDHC3_BASE
DECL|uSDHC3_BLK_ATT|macro|uSDHC3_BLK_ATT
DECL|uSDHC3_CLK_TUNE_CTRL_STATUS|macro|uSDHC3_CLK_TUNE_CTRL_STATUS
DECL|uSDHC3_CMD_ARG|macro|uSDHC3_CMD_ARG
DECL|uSDHC3_CMD_RSP0|macro|uSDHC3_CMD_RSP0
DECL|uSDHC3_CMD_RSP1|macro|uSDHC3_CMD_RSP1
DECL|uSDHC3_CMD_RSP2|macro|uSDHC3_CMD_RSP2
DECL|uSDHC3_CMD_RSP3|macro|uSDHC3_CMD_RSP3
DECL|uSDHC3_CMD_XFR_TYP|macro|uSDHC3_CMD_XFR_TYP
DECL|uSDHC3_DATA_BUFF_ACC_PORT|macro|uSDHC3_DATA_BUFF_ACC_PORT
DECL|uSDHC3_DLL_CTRL|macro|uSDHC3_DLL_CTRL
DECL|uSDHC3_DLL_STATUS|macro|uSDHC3_DLL_STATUS
DECL|uSDHC3_DS_ADDR|macro|uSDHC3_DS_ADDR
DECL|uSDHC3_FORCE_EVENT|macro|uSDHC3_FORCE_EVENT
DECL|uSDHC3_HOST_CTRL_CAP|macro|uSDHC3_HOST_CTRL_CAP
DECL|uSDHC3_INT_SIGNAL_EN|macro|uSDHC3_INT_SIGNAL_EN
DECL|uSDHC3_INT_STATUS_EN|macro|uSDHC3_INT_STATUS_EN
DECL|uSDHC3_INT_STATUS|macro|uSDHC3_INT_STATUS
DECL|uSDHC3_IRQn|enumerator|uSDHC3_IRQn = 24, /**< uSDHC3 Enhanced SDHC Interrupt Request */
DECL|uSDHC3_MIX_CTRL|macro|uSDHC3_MIX_CTRL
DECL|uSDHC3_MMC_BOOT|macro|uSDHC3_MMC_BOOT
DECL|uSDHC3_PRES_STATE|macro|uSDHC3_PRES_STATE
DECL|uSDHC3_PROT_CTRL|macro|uSDHC3_PROT_CTRL
DECL|uSDHC3_STROBE_DLL_CTRL|macro|uSDHC3_STROBE_DLL_CTRL
DECL|uSDHC3_STROBE_DLL_STATUS|macro|uSDHC3_STROBE_DLL_STATUS
DECL|uSDHC3_SYS_CTRL|macro|uSDHC3_SYS_CTRL
DECL|uSDHC3_TUNING_CTRL|macro|uSDHC3_TUNING_CTRL
DECL|uSDHC3_VEND_SPEC2|macro|uSDHC3_VEND_SPEC2
DECL|uSDHC3_VEND_SPEC|macro|uSDHC3_VEND_SPEC
DECL|uSDHC3_WTMK_LVL|macro|uSDHC3_WTMK_LVL
DECL|uSDHC3|macro|uSDHC3
DECL|uSDHC_ADMA_ERR_STATUS_ADMADCE_MASK|macro|uSDHC_ADMA_ERR_STATUS_ADMADCE_MASK
DECL|uSDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT|macro|uSDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT
DECL|uSDHC_ADMA_ERR_STATUS_ADMAES_MASK|macro|uSDHC_ADMA_ERR_STATUS_ADMAES_MASK
DECL|uSDHC_ADMA_ERR_STATUS_ADMAES_SHIFT|macro|uSDHC_ADMA_ERR_STATUS_ADMAES_SHIFT
DECL|uSDHC_ADMA_ERR_STATUS_ADMAES|macro|uSDHC_ADMA_ERR_STATUS_ADMAES
DECL|uSDHC_ADMA_ERR_STATUS_ADMALME_MASK|macro|uSDHC_ADMA_ERR_STATUS_ADMALME_MASK
DECL|uSDHC_ADMA_ERR_STATUS_ADMALME_SHIFT|macro|uSDHC_ADMA_ERR_STATUS_ADMALME_SHIFT
DECL|uSDHC_ADMA_ERR_STATUS_REG|macro|uSDHC_ADMA_ERR_STATUS_REG
DECL|uSDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK|macro|uSDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK
DECL|uSDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT|macro|uSDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT
DECL|uSDHC_ADMA_SYS_ADDR_ADS_ADDR|macro|uSDHC_ADMA_SYS_ADDR_ADS_ADDR
DECL|uSDHC_ADMA_SYS_ADDR_REG|macro|uSDHC_ADMA_SYS_ADDR_REG
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12CE_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12CE_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12CE_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12CE_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12EBE_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12EBE_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12EBE_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12EBE_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12IE_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12IE_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12IE_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12IE_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12TOE_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12TOE_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12TOE_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12TOE_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_REG|macro|uSDHC_AUTOCMD12_ERR_STATUS_REG
DECL|uSDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT
DECL|uSDHC_BASE_ADDRS|macro|uSDHC_BASE_ADDRS
DECL|uSDHC_BASE_PTRS|macro|uSDHC_BASE_PTRS
DECL|uSDHC_BLK_ATT_BLKCNT_MASK|macro|uSDHC_BLK_ATT_BLKCNT_MASK
DECL|uSDHC_BLK_ATT_BLKCNT_SHIFT|macro|uSDHC_BLK_ATT_BLKCNT_SHIFT
DECL|uSDHC_BLK_ATT_BLKCNT|macro|uSDHC_BLK_ATT_BLKCNT
DECL|uSDHC_BLK_ATT_BLKSIZE_MASK|macro|uSDHC_BLK_ATT_BLKSIZE_MASK
DECL|uSDHC_BLK_ATT_BLKSIZE_SHIFT|macro|uSDHC_BLK_ATT_BLKSIZE_SHIFT
DECL|uSDHC_BLK_ATT_BLKSIZE|macro|uSDHC_BLK_ATT_BLKSIZE
DECL|uSDHC_BLK_ATT_REG|macro|uSDHC_BLK_ATT_REG
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_REG|macro|uSDHC_CLK_TUNE_CTRL_STATUS_REG
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE
DECL|uSDHC_CMD_ARG_CMDARG_MASK|macro|uSDHC_CMD_ARG_CMDARG_MASK
DECL|uSDHC_CMD_ARG_CMDARG_SHIFT|macro|uSDHC_CMD_ARG_CMDARG_SHIFT
DECL|uSDHC_CMD_ARG_CMDARG|macro|uSDHC_CMD_ARG_CMDARG
DECL|uSDHC_CMD_ARG_REG|macro|uSDHC_CMD_ARG_REG
DECL|uSDHC_CMD_RSP0_CMDRSP0_MASK|macro|uSDHC_CMD_RSP0_CMDRSP0_MASK
DECL|uSDHC_CMD_RSP0_CMDRSP0_SHIFT|macro|uSDHC_CMD_RSP0_CMDRSP0_SHIFT
DECL|uSDHC_CMD_RSP0_CMDRSP0|macro|uSDHC_CMD_RSP0_CMDRSP0
DECL|uSDHC_CMD_RSP0_REG|macro|uSDHC_CMD_RSP0_REG
DECL|uSDHC_CMD_RSP1_CMDRSP1_MASK|macro|uSDHC_CMD_RSP1_CMDRSP1_MASK
DECL|uSDHC_CMD_RSP1_CMDRSP1_SHIFT|macro|uSDHC_CMD_RSP1_CMDRSP1_SHIFT
DECL|uSDHC_CMD_RSP1_CMDRSP1|macro|uSDHC_CMD_RSP1_CMDRSP1
DECL|uSDHC_CMD_RSP1_REG|macro|uSDHC_CMD_RSP1_REG
DECL|uSDHC_CMD_RSP2_CMDRSP2_MASK|macro|uSDHC_CMD_RSP2_CMDRSP2_MASK
DECL|uSDHC_CMD_RSP2_CMDRSP2_SHIFT|macro|uSDHC_CMD_RSP2_CMDRSP2_SHIFT
DECL|uSDHC_CMD_RSP2_CMDRSP2|macro|uSDHC_CMD_RSP2_CMDRSP2
DECL|uSDHC_CMD_RSP2_REG|macro|uSDHC_CMD_RSP2_REG
DECL|uSDHC_CMD_RSP3_CMDRSP3_MASK|macro|uSDHC_CMD_RSP3_CMDRSP3_MASK
DECL|uSDHC_CMD_RSP3_CMDRSP3_SHIFT|macro|uSDHC_CMD_RSP3_CMDRSP3_SHIFT
DECL|uSDHC_CMD_RSP3_CMDRSP3|macro|uSDHC_CMD_RSP3_CMDRSP3
DECL|uSDHC_CMD_RSP3_REG|macro|uSDHC_CMD_RSP3_REG
DECL|uSDHC_CMD_XFR_TYP_CCCEN_MASK|macro|uSDHC_CMD_XFR_TYP_CCCEN_MASK
DECL|uSDHC_CMD_XFR_TYP_CCCEN_SHIFT|macro|uSDHC_CMD_XFR_TYP_CCCEN_SHIFT
DECL|uSDHC_CMD_XFR_TYP_CICEN_MASK|macro|uSDHC_CMD_XFR_TYP_CICEN_MASK
DECL|uSDHC_CMD_XFR_TYP_CICEN_SHIFT|macro|uSDHC_CMD_XFR_TYP_CICEN_SHIFT
DECL|uSDHC_CMD_XFR_TYP_CMDINX_MASK|macro|uSDHC_CMD_XFR_TYP_CMDINX_MASK
DECL|uSDHC_CMD_XFR_TYP_CMDINX_SHIFT|macro|uSDHC_CMD_XFR_TYP_CMDINX_SHIFT
DECL|uSDHC_CMD_XFR_TYP_CMDINX|macro|uSDHC_CMD_XFR_TYP_CMDINX
DECL|uSDHC_CMD_XFR_TYP_CMDTYP_MASK|macro|uSDHC_CMD_XFR_TYP_CMDTYP_MASK
DECL|uSDHC_CMD_XFR_TYP_CMDTYP_SHIFT|macro|uSDHC_CMD_XFR_TYP_CMDTYP_SHIFT
DECL|uSDHC_CMD_XFR_TYP_CMDTYP|macro|uSDHC_CMD_XFR_TYP_CMDTYP
DECL|uSDHC_CMD_XFR_TYP_DPSEL_MASK|macro|uSDHC_CMD_XFR_TYP_DPSEL_MASK
DECL|uSDHC_CMD_XFR_TYP_DPSEL_SHIFT|macro|uSDHC_CMD_XFR_TYP_DPSEL_SHIFT
DECL|uSDHC_CMD_XFR_TYP_REG|macro|uSDHC_CMD_XFR_TYP_REG
DECL|uSDHC_CMD_XFR_TYP_RSPTYP_MASK|macro|uSDHC_CMD_XFR_TYP_RSPTYP_MASK
DECL|uSDHC_CMD_XFR_TYP_RSPTYP_SHIFT|macro|uSDHC_CMD_XFR_TYP_RSPTYP_SHIFT
DECL|uSDHC_CMD_XFR_TYP_RSPTYP|macro|uSDHC_CMD_XFR_TYP_RSPTYP
DECL|uSDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK|macro|uSDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK
DECL|uSDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT|macro|uSDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT
DECL|uSDHC_DATA_BUFF_ACC_PORT_DATCONT|macro|uSDHC_DATA_BUFF_ACC_PORT_DATCONT
DECL|uSDHC_DATA_BUFF_ACC_PORT_REG|macro|uSDHC_DATA_BUFF_ACC_PORT_REG
DECL|uSDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT|macro|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_RESET_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_RESET_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_RESET_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_RESET_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT
DECL|uSDHC_DLL_CTRL_REG|macro|uSDHC_DLL_CTRL_REG
DECL|uSDHC_DLL_STATUS_DLL_STS_REF_LOCK_MASK|macro|uSDHC_DLL_STATUS_DLL_STS_REF_LOCK_MASK
DECL|uSDHC_DLL_STATUS_DLL_STS_REF_LOCK_SHIFT|macro|uSDHC_DLL_STATUS_DLL_STS_REF_LOCK_SHIFT
DECL|uSDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK|macro|uSDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK
DECL|uSDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT|macro|uSDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT
DECL|uSDHC_DLL_STATUS_DLL_STS_REF_SEL|macro|uSDHC_DLL_STATUS_DLL_STS_REF_SEL
DECL|uSDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK|macro|uSDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK
DECL|uSDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT|macro|uSDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT
DECL|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL_MASK|macro|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL_MASK
DECL|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL_SHIFT|macro|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL_SHIFT
DECL|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL|macro|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL
DECL|uSDHC_DLL_STATUS_REG|macro|uSDHC_DLL_STATUS_REG
DECL|uSDHC_DS_ADDR_DS_ADDR_MASK|macro|uSDHC_DS_ADDR_DS_ADDR_MASK
DECL|uSDHC_DS_ADDR_DS_ADDR_SHIFT|macro|uSDHC_DS_ADDR_DS_ADDR_SHIFT
DECL|uSDHC_DS_ADDR_DS_ADDR|macro|uSDHC_DS_ADDR_DS_ADDR
DECL|uSDHC_DS_ADDR_REG|macro|uSDHC_DS_ADDR_REG
DECL|uSDHC_FORCE_EVENT_FEVTAC12CE_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12CE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12CE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12CE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTAC12EBE_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12EBE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12EBE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12EBE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTAC12E_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12E_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12E_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12E_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTAC12IE_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12IE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12IE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12IE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTAC12NE_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12NE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12NE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12NE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTAC12TOE_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12TOE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12TOE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12TOE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCCE_MASK|macro|uSDHC_FORCE_EVENT_FEVTCCE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCCE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCCE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCEBE_MASK|macro|uSDHC_FORCE_EVENT_FEVTCEBE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCEBE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCEBE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCIE_MASK|macro|uSDHC_FORCE_EVENT_FEVTCIE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCIE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCIE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCINT_MASK|macro|uSDHC_FORCE_EVENT_FEVTCINT_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCINT_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCINT_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCNIBAC12E_MASK|macro|uSDHC_FORCE_EVENT_FEVTCNIBAC12E_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCNIBAC12E_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCNIBAC12E_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCTOE_MASK|macro|uSDHC_FORCE_EVENT_FEVTCTOE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCTOE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCTOE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTDCE_MASK|macro|uSDHC_FORCE_EVENT_FEVTDCE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTDCE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTDCE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTDEBE_MASK|macro|uSDHC_FORCE_EVENT_FEVTDEBE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTDEBE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTDEBE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTDMAE_MASK|macro|uSDHC_FORCE_EVENT_FEVTDMAE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTDMAE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTDMAE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTDTOE_MASK|macro|uSDHC_FORCE_EVENT_FEVTDTOE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTDTOE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTDTOE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTTNE_MASK|macro|uSDHC_FORCE_EVENT_FEVTTNE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTTNE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTTNE_SHIFT
DECL|uSDHC_FORCE_EVENT_REG|macro|uSDHC_FORCE_EVENT_REG
DECL|uSDHC_HOST_CTRL_CAP_ADMAS_MASK|macro|uSDHC_HOST_CTRL_CAP_ADMAS_MASK
DECL|uSDHC_HOST_CTRL_CAP_ADMAS_SHIFT|macro|uSDHC_HOST_CTRL_CAP_ADMAS_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_DDR50_SUPPORT_MASK|macro|uSDHC_HOST_CTRL_CAP_DDR50_SUPPORT_MASK
DECL|uSDHC_HOST_CTRL_CAP_DDR50_SUPPORT_SHIFT|macro|uSDHC_HOST_CTRL_CAP_DDR50_SUPPORT_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_DMAS_MASK|macro|uSDHC_HOST_CTRL_CAP_DMAS_MASK
DECL|uSDHC_HOST_CTRL_CAP_DMAS_SHIFT|macro|uSDHC_HOST_CTRL_CAP_DMAS_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_HSS_MASK|macro|uSDHC_HOST_CTRL_CAP_HSS_MASK
DECL|uSDHC_HOST_CTRL_CAP_HSS_SHIFT|macro|uSDHC_HOST_CTRL_CAP_HSS_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_MBL_MASK|macro|uSDHC_HOST_CTRL_CAP_MBL_MASK
DECL|uSDHC_HOST_CTRL_CAP_MBL_SHIFT|macro|uSDHC_HOST_CTRL_CAP_MBL_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_MBL|macro|uSDHC_HOST_CTRL_CAP_MBL
DECL|uSDHC_HOST_CTRL_CAP_REG|macro|uSDHC_HOST_CTRL_CAP_REG
DECL|uSDHC_HOST_CTRL_CAP_RETUNING_MODE_MASK|macro|uSDHC_HOST_CTRL_CAP_RETUNING_MODE_MASK
DECL|uSDHC_HOST_CTRL_CAP_RETUNING_MODE_SHIFT|macro|uSDHC_HOST_CTRL_CAP_RETUNING_MODE_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_RETUNING_MODE|macro|uSDHC_HOST_CTRL_CAP_RETUNING_MODE
DECL|uSDHC_HOST_CTRL_CAP_SDR104_SUPPORT_MASK|macro|uSDHC_HOST_CTRL_CAP_SDR104_SUPPORT_MASK
DECL|uSDHC_HOST_CTRL_CAP_SDR104_SUPPORT_SHIFT|macro|uSDHC_HOST_CTRL_CAP_SDR104_SUPPORT_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK|macro|uSDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK
DECL|uSDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT|macro|uSDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_SRS_MASK|macro|uSDHC_HOST_CTRL_CAP_SRS_MASK
DECL|uSDHC_HOST_CTRL_CAP_SRS_SHIFT|macro|uSDHC_HOST_CTRL_CAP_SRS_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_MASK|macro|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_MASK
DECL|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_SHIFT|macro|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING|macro|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING
DECL|uSDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_MASK|macro|uSDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_MASK
DECL|uSDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_SHIFT|macro|uSDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_VS18_MASK|macro|uSDHC_HOST_CTRL_CAP_VS18_MASK
DECL|uSDHC_HOST_CTRL_CAP_VS18_SHIFT|macro|uSDHC_HOST_CTRL_CAP_VS18_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_VS30_MASK|macro|uSDHC_HOST_CTRL_CAP_VS30_MASK
DECL|uSDHC_HOST_CTRL_CAP_VS30_SHIFT|macro|uSDHC_HOST_CTRL_CAP_VS30_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_VS33_MASK|macro|uSDHC_HOST_CTRL_CAP_VS33_MASK
DECL|uSDHC_HOST_CTRL_CAP_VS33_SHIFT|macro|uSDHC_HOST_CTRL_CAP_VS33_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_AC12EIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_AC12EIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_AC12EIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_AC12EIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_BGEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_BGEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_BGEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_BGEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_BRRIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_BRRIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_BRRIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_BRRIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_BWRIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_BWRIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_BWRIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_BWRIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CCEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CCEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CCEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CCEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CCIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CCIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CCIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CCIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CEBEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CEBEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CEBEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CEBEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CIEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CIEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CIEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CIEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CINSIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CINSIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CINSIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CINSIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CINTIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CINTIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CINTIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CINTIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CRMIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CRMIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CRMIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CRMIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CTOEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CTOEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CTOEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CTOEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_DCEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_DCEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_DCEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_DCEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_DEBEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_DEBEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_DEBEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_DEBEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_DINTIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_DINTIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_DINTIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_DINTIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_DMAEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_DMAEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_DTOEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_DTOEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_DTOEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_DTOEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_REG|macro|uSDHC_INT_SIGNAL_EN_REG
DECL|uSDHC_INT_SIGNAL_EN_RTEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_RTEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_RTEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_RTEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_TCIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_TCIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_TCIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_TCIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_TNEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_TNEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_TNEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_TNEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_TPIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_TPIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_TPIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_TPIEN_SHIFT
DECL|uSDHC_INT_STATUS_AC12E_MASK|macro|uSDHC_INT_STATUS_AC12E_MASK
DECL|uSDHC_INT_STATUS_AC12E_SHIFT|macro|uSDHC_INT_STATUS_AC12E_SHIFT
DECL|uSDHC_INT_STATUS_BGE_MASK|macro|uSDHC_INT_STATUS_BGE_MASK
DECL|uSDHC_INT_STATUS_BGE_SHIFT|macro|uSDHC_INT_STATUS_BGE_SHIFT
DECL|uSDHC_INT_STATUS_BRR_MASK|macro|uSDHC_INT_STATUS_BRR_MASK
DECL|uSDHC_INT_STATUS_BRR_SHIFT|macro|uSDHC_INT_STATUS_BRR_SHIFT
DECL|uSDHC_INT_STATUS_BWR_MASK|macro|uSDHC_INT_STATUS_BWR_MASK
DECL|uSDHC_INT_STATUS_BWR_SHIFT|macro|uSDHC_INT_STATUS_BWR_SHIFT
DECL|uSDHC_INT_STATUS_CCE_MASK|macro|uSDHC_INT_STATUS_CCE_MASK
DECL|uSDHC_INT_STATUS_CCE_SHIFT|macro|uSDHC_INT_STATUS_CCE_SHIFT
DECL|uSDHC_INT_STATUS_CC_MASK|macro|uSDHC_INT_STATUS_CC_MASK
DECL|uSDHC_INT_STATUS_CC_SHIFT|macro|uSDHC_INT_STATUS_CC_SHIFT
DECL|uSDHC_INT_STATUS_CEBE_MASK|macro|uSDHC_INT_STATUS_CEBE_MASK
DECL|uSDHC_INT_STATUS_CEBE_SHIFT|macro|uSDHC_INT_STATUS_CEBE_SHIFT
DECL|uSDHC_INT_STATUS_CIE_MASK|macro|uSDHC_INT_STATUS_CIE_MASK
DECL|uSDHC_INT_STATUS_CIE_SHIFT|macro|uSDHC_INT_STATUS_CIE_SHIFT
DECL|uSDHC_INT_STATUS_CINS_MASK|macro|uSDHC_INT_STATUS_CINS_MASK
DECL|uSDHC_INT_STATUS_CINS_SHIFT|macro|uSDHC_INT_STATUS_CINS_SHIFT
DECL|uSDHC_INT_STATUS_CINT_MASK|macro|uSDHC_INT_STATUS_CINT_MASK
DECL|uSDHC_INT_STATUS_CINT_SHIFT|macro|uSDHC_INT_STATUS_CINT_SHIFT
DECL|uSDHC_INT_STATUS_CRM_MASK|macro|uSDHC_INT_STATUS_CRM_MASK
DECL|uSDHC_INT_STATUS_CRM_SHIFT|macro|uSDHC_INT_STATUS_CRM_SHIFT
DECL|uSDHC_INT_STATUS_CTOE_MASK|macro|uSDHC_INT_STATUS_CTOE_MASK
DECL|uSDHC_INT_STATUS_CTOE_SHIFT|macro|uSDHC_INT_STATUS_CTOE_SHIFT
DECL|uSDHC_INT_STATUS_DCE_MASK|macro|uSDHC_INT_STATUS_DCE_MASK
DECL|uSDHC_INT_STATUS_DCE_SHIFT|macro|uSDHC_INT_STATUS_DCE_SHIFT
DECL|uSDHC_INT_STATUS_DEBE_MASK|macro|uSDHC_INT_STATUS_DEBE_MASK
DECL|uSDHC_INT_STATUS_DEBE_SHIFT|macro|uSDHC_INT_STATUS_DEBE_SHIFT
DECL|uSDHC_INT_STATUS_DINT_MASK|macro|uSDHC_INT_STATUS_DINT_MASK
DECL|uSDHC_INT_STATUS_DINT_SHIFT|macro|uSDHC_INT_STATUS_DINT_SHIFT
DECL|uSDHC_INT_STATUS_DMAE_MASK|macro|uSDHC_INT_STATUS_DMAE_MASK
DECL|uSDHC_INT_STATUS_DMAE_SHIFT|macro|uSDHC_INT_STATUS_DMAE_SHIFT
DECL|uSDHC_INT_STATUS_DTOE_MASK|macro|uSDHC_INT_STATUS_DTOE_MASK
DECL|uSDHC_INT_STATUS_DTOE_SHIFT|macro|uSDHC_INT_STATUS_DTOE_SHIFT
DECL|uSDHC_INT_STATUS_EN_AC12ESEN_MASK|macro|uSDHC_INT_STATUS_EN_AC12ESEN_MASK
DECL|uSDHC_INT_STATUS_EN_AC12ESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_AC12ESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_BGESEN_MASK|macro|uSDHC_INT_STATUS_EN_BGESEN_MASK
DECL|uSDHC_INT_STATUS_EN_BGESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_BGESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_BRRSEN_MASK|macro|uSDHC_INT_STATUS_EN_BRRSEN_MASK
DECL|uSDHC_INT_STATUS_EN_BRRSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_BRRSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_BWRSEN_MASK|macro|uSDHC_INT_STATUS_EN_BWRSEN_MASK
DECL|uSDHC_INT_STATUS_EN_BWRSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_BWRSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CCESEN_MASK|macro|uSDHC_INT_STATUS_EN_CCESEN_MASK
DECL|uSDHC_INT_STATUS_EN_CCESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CCESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CCSEN_MASK|macro|uSDHC_INT_STATUS_EN_CCSEN_MASK
DECL|uSDHC_INT_STATUS_EN_CCSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CCSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CEBESEN_MASK|macro|uSDHC_INT_STATUS_EN_CEBESEN_MASK
DECL|uSDHC_INT_STATUS_EN_CEBESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CEBESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CIESEN_MASK|macro|uSDHC_INT_STATUS_EN_CIESEN_MASK
DECL|uSDHC_INT_STATUS_EN_CIESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CIESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CINSSEN_MASK|macro|uSDHC_INT_STATUS_EN_CINSSEN_MASK
DECL|uSDHC_INT_STATUS_EN_CINSSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CINSSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CINTSEN_MASK|macro|uSDHC_INT_STATUS_EN_CINTSEN_MASK
DECL|uSDHC_INT_STATUS_EN_CINTSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CINTSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CRMSEN_MASK|macro|uSDHC_INT_STATUS_EN_CRMSEN_MASK
DECL|uSDHC_INT_STATUS_EN_CRMSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CRMSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CTOESEN_MASK|macro|uSDHC_INT_STATUS_EN_CTOESEN_MASK
DECL|uSDHC_INT_STATUS_EN_CTOESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CTOESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_DCESEN_MASK|macro|uSDHC_INT_STATUS_EN_DCESEN_MASK
DECL|uSDHC_INT_STATUS_EN_DCESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_DCESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_DEBESEN_MASK|macro|uSDHC_INT_STATUS_EN_DEBESEN_MASK
DECL|uSDHC_INT_STATUS_EN_DEBESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_DEBESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_DINTSEN_MASK|macro|uSDHC_INT_STATUS_EN_DINTSEN_MASK
DECL|uSDHC_INT_STATUS_EN_DINTSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_DINTSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_DMAESEN_MASK|macro|uSDHC_INT_STATUS_EN_DMAESEN_MASK
DECL|uSDHC_INT_STATUS_EN_DMAESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_DMAESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_DTOESEN_MASK|macro|uSDHC_INT_STATUS_EN_DTOESEN_MASK
DECL|uSDHC_INT_STATUS_EN_DTOESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_DTOESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_REG|macro|uSDHC_INT_STATUS_EN_REG
DECL|uSDHC_INT_STATUS_EN_RTESEN_MASK|macro|uSDHC_INT_STATUS_EN_RTESEN_MASK
DECL|uSDHC_INT_STATUS_EN_RTESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_RTESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_TCSEN_MASK|macro|uSDHC_INT_STATUS_EN_TCSEN_MASK
DECL|uSDHC_INT_STATUS_EN_TCSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_TCSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_TNESEN_MASK|macro|uSDHC_INT_STATUS_EN_TNESEN_MASK
DECL|uSDHC_INT_STATUS_EN_TNESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_TNESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_TPSEN_MASK|macro|uSDHC_INT_STATUS_EN_TPSEN_MASK
DECL|uSDHC_INT_STATUS_EN_TPSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_TPSEN_SHIFT
DECL|uSDHC_INT_STATUS_REG|macro|uSDHC_INT_STATUS_REG
DECL|uSDHC_INT_STATUS_RTE_MASK|macro|uSDHC_INT_STATUS_RTE_MASK
DECL|uSDHC_INT_STATUS_RTE_SHIFT|macro|uSDHC_INT_STATUS_RTE_SHIFT
DECL|uSDHC_INT_STATUS_TC_MASK|macro|uSDHC_INT_STATUS_TC_MASK
DECL|uSDHC_INT_STATUS_TC_SHIFT|macro|uSDHC_INT_STATUS_TC_SHIFT
DECL|uSDHC_INT_STATUS_TNE_MASK|macro|uSDHC_INT_STATUS_TNE_MASK
DECL|uSDHC_INT_STATUS_TNE_SHIFT|macro|uSDHC_INT_STATUS_TNE_SHIFT
DECL|uSDHC_INT_STATUS_TP_MASK|macro|uSDHC_INT_STATUS_TP_MASK
DECL|uSDHC_INT_STATUS_TP_SHIFT|macro|uSDHC_INT_STATUS_TP_SHIFT
DECL|uSDHC_IRQS|macro|uSDHC_IRQS
DECL|uSDHC_MIX_CTRL_AC12EN_MASK|macro|uSDHC_MIX_CTRL_AC12EN_MASK
DECL|uSDHC_MIX_CTRL_AC12EN_SHIFT|macro|uSDHC_MIX_CTRL_AC12EN_SHIFT
DECL|uSDHC_MIX_CTRL_AC23EN_MASK|macro|uSDHC_MIX_CTRL_AC23EN_MASK
DECL|uSDHC_MIX_CTRL_AC23EN_SHIFT|macro|uSDHC_MIX_CTRL_AC23EN_SHIFT
DECL|uSDHC_MIX_CTRL_AUTO_TUNE_EN_MASK|macro|uSDHC_MIX_CTRL_AUTO_TUNE_EN_MASK
DECL|uSDHC_MIX_CTRL_AUTO_TUNE_EN_SHIFT|macro|uSDHC_MIX_CTRL_AUTO_TUNE_EN_SHIFT
DECL|uSDHC_MIX_CTRL_BCEN_MASK|macro|uSDHC_MIX_CTRL_BCEN_MASK
DECL|uSDHC_MIX_CTRL_BCEN_SHIFT|macro|uSDHC_MIX_CTRL_BCEN_SHIFT
DECL|uSDHC_MIX_CTRL_DDR_EN_MASK|macro|uSDHC_MIX_CTRL_DDR_EN_MASK
DECL|uSDHC_MIX_CTRL_DDR_EN_SHIFT|macro|uSDHC_MIX_CTRL_DDR_EN_SHIFT
DECL|uSDHC_MIX_CTRL_DMAEN_MASK|macro|uSDHC_MIX_CTRL_DMAEN_MASK
DECL|uSDHC_MIX_CTRL_DMAEN_SHIFT|macro|uSDHC_MIX_CTRL_DMAEN_SHIFT
DECL|uSDHC_MIX_CTRL_DTDSEL_MASK|macro|uSDHC_MIX_CTRL_DTDSEL_MASK
DECL|uSDHC_MIX_CTRL_DTDSEL_SHIFT|macro|uSDHC_MIX_CTRL_DTDSEL_SHIFT
DECL|uSDHC_MIX_CTRL_EXE_TUNE_MASK|macro|uSDHC_MIX_CTRL_EXE_TUNE_MASK
DECL|uSDHC_MIX_CTRL_EXE_TUNE_SHIFT|macro|uSDHC_MIX_CTRL_EXE_TUNE_SHIFT
DECL|uSDHC_MIX_CTRL_FBCLK_SEL_MASK|macro|uSDHC_MIX_CTRL_FBCLK_SEL_MASK
DECL|uSDHC_MIX_CTRL_FBCLK_SEL_SHIFT|macro|uSDHC_MIX_CTRL_FBCLK_SEL_SHIFT
DECL|uSDHC_MIX_CTRL_HS400_MODE_MASK|macro|uSDHC_MIX_CTRL_HS400_MODE_MASK
DECL|uSDHC_MIX_CTRL_HS400_MODE_SHIFT|macro|uSDHC_MIX_CTRL_HS400_MODE_SHIFT
DECL|uSDHC_MIX_CTRL_MSBSEL_MASK|macro|uSDHC_MIX_CTRL_MSBSEL_MASK
DECL|uSDHC_MIX_CTRL_MSBSEL_SHIFT|macro|uSDHC_MIX_CTRL_MSBSEL_SHIFT
DECL|uSDHC_MIX_CTRL_NIBBLE_POS_MASK|macro|uSDHC_MIX_CTRL_NIBBLE_POS_MASK
DECL|uSDHC_MIX_CTRL_NIBBLE_POS_SHIFT|macro|uSDHC_MIX_CTRL_NIBBLE_POS_SHIFT
DECL|uSDHC_MIX_CTRL_REG|macro|uSDHC_MIX_CTRL_REG
DECL|uSDHC_MIX_CTRL_SMP_CLK_SEL_MASK|macro|uSDHC_MIX_CTRL_SMP_CLK_SEL_MASK
DECL|uSDHC_MIX_CTRL_SMP_CLK_SEL_SHIFT|macro|uSDHC_MIX_CTRL_SMP_CLK_SEL_SHIFT
DECL|uSDHC_MMC_BOOT_AUTO_SABG_EN_MASK|macro|uSDHC_MMC_BOOT_AUTO_SABG_EN_MASK
DECL|uSDHC_MMC_BOOT_AUTO_SABG_EN_SHIFT|macro|uSDHC_MMC_BOOT_AUTO_SABG_EN_SHIFT
DECL|uSDHC_MMC_BOOT_BOOT_ACK_MASK|macro|uSDHC_MMC_BOOT_BOOT_ACK_MASK
DECL|uSDHC_MMC_BOOT_BOOT_ACK_SHIFT|macro|uSDHC_MMC_BOOT_BOOT_ACK_SHIFT
DECL|uSDHC_MMC_BOOT_BOOT_BLK_CNT_MASK|macro|uSDHC_MMC_BOOT_BOOT_BLK_CNT_MASK
DECL|uSDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT|macro|uSDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT
DECL|uSDHC_MMC_BOOT_BOOT_BLK_CNT|macro|uSDHC_MMC_BOOT_BOOT_BLK_CNT
DECL|uSDHC_MMC_BOOT_BOOT_EN_MASK|macro|uSDHC_MMC_BOOT_BOOT_EN_MASK
DECL|uSDHC_MMC_BOOT_BOOT_EN_SHIFT|macro|uSDHC_MMC_BOOT_BOOT_EN_SHIFT
DECL|uSDHC_MMC_BOOT_BOOT_MODE_MASK|macro|uSDHC_MMC_BOOT_BOOT_MODE_MASK
DECL|uSDHC_MMC_BOOT_BOOT_MODE_SHIFT|macro|uSDHC_MMC_BOOT_BOOT_MODE_SHIFT
DECL|uSDHC_MMC_BOOT_DISABLE_TIME_OUT_MASK|macro|uSDHC_MMC_BOOT_DISABLE_TIME_OUT_MASK
DECL|uSDHC_MMC_BOOT_DISABLE_TIME_OUT_SHIFT|macro|uSDHC_MMC_BOOT_DISABLE_TIME_OUT_SHIFT
DECL|uSDHC_MMC_BOOT_DTOCV_ACK_MASK|macro|uSDHC_MMC_BOOT_DTOCV_ACK_MASK
DECL|uSDHC_MMC_BOOT_DTOCV_ACK_SHIFT|macro|uSDHC_MMC_BOOT_DTOCV_ACK_SHIFT
DECL|uSDHC_MMC_BOOT_DTOCV_ACK|macro|uSDHC_MMC_BOOT_DTOCV_ACK
DECL|uSDHC_MMC_BOOT_REG|macro|uSDHC_MMC_BOOT_REG
DECL|uSDHC_MemMapPtr|typedef|} uSDHC_Type, *uSDHC_MemMapPtr;
DECL|uSDHC_PRES_STATE_BREN_MASK|macro|uSDHC_PRES_STATE_BREN_MASK
DECL|uSDHC_PRES_STATE_BREN_SHIFT|macro|uSDHC_PRES_STATE_BREN_SHIFT
DECL|uSDHC_PRES_STATE_BWEN_MASK|macro|uSDHC_PRES_STATE_BWEN_MASK
DECL|uSDHC_PRES_STATE_BWEN_SHIFT|macro|uSDHC_PRES_STATE_BWEN_SHIFT
DECL|uSDHC_PRES_STATE_CDIHB_MASK|macro|uSDHC_PRES_STATE_CDIHB_MASK
DECL|uSDHC_PRES_STATE_CDIHB_SHIFT|macro|uSDHC_PRES_STATE_CDIHB_SHIFT
DECL|uSDHC_PRES_STATE_CDPL_MASK|macro|uSDHC_PRES_STATE_CDPL_MASK
DECL|uSDHC_PRES_STATE_CDPL_SHIFT|macro|uSDHC_PRES_STATE_CDPL_SHIFT
DECL|uSDHC_PRES_STATE_CIHB_MASK|macro|uSDHC_PRES_STATE_CIHB_MASK
DECL|uSDHC_PRES_STATE_CIHB_SHIFT|macro|uSDHC_PRES_STATE_CIHB_SHIFT
DECL|uSDHC_PRES_STATE_CINST_MASK|macro|uSDHC_PRES_STATE_CINST_MASK
DECL|uSDHC_PRES_STATE_CINST_SHIFT|macro|uSDHC_PRES_STATE_CINST_SHIFT
DECL|uSDHC_PRES_STATE_CLSL_MASK|macro|uSDHC_PRES_STATE_CLSL_MASK
DECL|uSDHC_PRES_STATE_CLSL_SHIFT|macro|uSDHC_PRES_STATE_CLSL_SHIFT
DECL|uSDHC_PRES_STATE_DLA_MASK|macro|uSDHC_PRES_STATE_DLA_MASK
DECL|uSDHC_PRES_STATE_DLA_SHIFT|macro|uSDHC_PRES_STATE_DLA_SHIFT
DECL|uSDHC_PRES_STATE_DLSL_MASK|macro|uSDHC_PRES_STATE_DLSL_MASK
DECL|uSDHC_PRES_STATE_DLSL_SHIFT|macro|uSDHC_PRES_STATE_DLSL_SHIFT
DECL|uSDHC_PRES_STATE_DLSL|macro|uSDHC_PRES_STATE_DLSL
DECL|uSDHC_PRES_STATE_HCKOFF_MASK|macro|uSDHC_PRES_STATE_HCKOFF_MASK
DECL|uSDHC_PRES_STATE_HCKOFF_SHIFT|macro|uSDHC_PRES_STATE_HCKOFF_SHIFT
DECL|uSDHC_PRES_STATE_IPGOFF_MASK|macro|uSDHC_PRES_STATE_IPGOFF_MASK
DECL|uSDHC_PRES_STATE_IPGOFF_SHIFT|macro|uSDHC_PRES_STATE_IPGOFF_SHIFT
DECL|uSDHC_PRES_STATE_PEROFF_MASK|macro|uSDHC_PRES_STATE_PEROFF_MASK
DECL|uSDHC_PRES_STATE_PEROFF_SHIFT|macro|uSDHC_PRES_STATE_PEROFF_SHIFT
DECL|uSDHC_PRES_STATE_REG|macro|uSDHC_PRES_STATE_REG
DECL|uSDHC_PRES_STATE_RTA_MASK|macro|uSDHC_PRES_STATE_RTA_MASK
DECL|uSDHC_PRES_STATE_RTA_SHIFT|macro|uSDHC_PRES_STATE_RTA_SHIFT
DECL|uSDHC_PRES_STATE_RTR_MASK|macro|uSDHC_PRES_STATE_RTR_MASK
DECL|uSDHC_PRES_STATE_RTR_SHIFT|macro|uSDHC_PRES_STATE_RTR_SHIFT
DECL|uSDHC_PRES_STATE_SDOFF_MASK|macro|uSDHC_PRES_STATE_SDOFF_MASK
DECL|uSDHC_PRES_STATE_SDOFF_SHIFT|macro|uSDHC_PRES_STATE_SDOFF_SHIFT
DECL|uSDHC_PRES_STATE_SDSTB_MASK|macro|uSDHC_PRES_STATE_SDSTB_MASK
DECL|uSDHC_PRES_STATE_SDSTB_SHIFT|macro|uSDHC_PRES_STATE_SDSTB_SHIFT
DECL|uSDHC_PRES_STATE_TSCD_MASK|macro|uSDHC_PRES_STATE_TSCD_MASK
DECL|uSDHC_PRES_STATE_TSCD_SHIFT|macro|uSDHC_PRES_STATE_TSCD_SHIFT
DECL|uSDHC_PRES_STATE_WPSPL_MASK|macro|uSDHC_PRES_STATE_WPSPL_MASK
DECL|uSDHC_PRES_STATE_WPSPL_SHIFT|macro|uSDHC_PRES_STATE_WPSPL_SHIFT
DECL|uSDHC_PRES_STATE_WTA_MASK|macro|uSDHC_PRES_STATE_WTA_MASK
DECL|uSDHC_PRES_STATE_WTA_SHIFT|macro|uSDHC_PRES_STATE_WTA_SHIFT
DECL|uSDHC_PROT_CTRL_BURST_LEN_EN_MASK|macro|uSDHC_PROT_CTRL_BURST_LEN_EN_MASK
DECL|uSDHC_PROT_CTRL_BURST_LEN_EN_SHIFT|macro|uSDHC_PROT_CTRL_BURST_LEN_EN_SHIFT
DECL|uSDHC_PROT_CTRL_BURST_LEN_EN|macro|uSDHC_PROT_CTRL_BURST_LEN_EN
DECL|uSDHC_PROT_CTRL_CDSS_MASK|macro|uSDHC_PROT_CTRL_CDSS_MASK
DECL|uSDHC_PROT_CTRL_CDSS_SHIFT|macro|uSDHC_PROT_CTRL_CDSS_SHIFT
DECL|uSDHC_PROT_CTRL_CDTL_MASK|macro|uSDHC_PROT_CTRL_CDTL_MASK
DECL|uSDHC_PROT_CTRL_CDTL_SHIFT|macro|uSDHC_PROT_CTRL_CDTL_SHIFT
DECL|uSDHC_PROT_CTRL_CREQ_MASK|macro|uSDHC_PROT_CTRL_CREQ_MASK
DECL|uSDHC_PROT_CTRL_CREQ_SHIFT|macro|uSDHC_PROT_CTRL_CREQ_SHIFT
DECL|uSDHC_PROT_CTRL_D3CD_MASK|macro|uSDHC_PROT_CTRL_D3CD_MASK
DECL|uSDHC_PROT_CTRL_D3CD_SHIFT|macro|uSDHC_PROT_CTRL_D3CD_SHIFT
DECL|uSDHC_PROT_CTRL_DMASEL_MASK|macro|uSDHC_PROT_CTRL_DMASEL_MASK
DECL|uSDHC_PROT_CTRL_DMASEL_SHIFT|macro|uSDHC_PROT_CTRL_DMASEL_SHIFT
DECL|uSDHC_PROT_CTRL_DMASEL|macro|uSDHC_PROT_CTRL_DMASEL
DECL|uSDHC_PROT_CTRL_DTW_MASK|macro|uSDHC_PROT_CTRL_DTW_MASK
DECL|uSDHC_PROT_CTRL_DTW_SHIFT|macro|uSDHC_PROT_CTRL_DTW_SHIFT
DECL|uSDHC_PROT_CTRL_DTW|macro|uSDHC_PROT_CTRL_DTW
DECL|uSDHC_PROT_CTRL_EMODE_MASK|macro|uSDHC_PROT_CTRL_EMODE_MASK
DECL|uSDHC_PROT_CTRL_EMODE_SHIFT|macro|uSDHC_PROT_CTRL_EMODE_SHIFT
DECL|uSDHC_PROT_CTRL_EMODE|macro|uSDHC_PROT_CTRL_EMODE
DECL|uSDHC_PROT_CTRL_IABG_MASK|macro|uSDHC_PROT_CTRL_IABG_MASK
DECL|uSDHC_PROT_CTRL_IABG_SHIFT|macro|uSDHC_PROT_CTRL_IABG_SHIFT
DECL|uSDHC_PROT_CTRL_LCTL_MASK|macro|uSDHC_PROT_CTRL_LCTL_MASK
DECL|uSDHC_PROT_CTRL_LCTL_SHIFT|macro|uSDHC_PROT_CTRL_LCTL_SHIFT
DECL|uSDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK|macro|uSDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK
DECL|uSDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT|macro|uSDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT
DECL|uSDHC_PROT_CTRL_RD_DONE_NO_8CLK_MASK|macro|uSDHC_PROT_CTRL_RD_DONE_NO_8CLK_MASK
DECL|uSDHC_PROT_CTRL_RD_DONE_NO_8CLK_SHIFT|macro|uSDHC_PROT_CTRL_RD_DONE_NO_8CLK_SHIFT
DECL|uSDHC_PROT_CTRL_REG|macro|uSDHC_PROT_CTRL_REG
DECL|uSDHC_PROT_CTRL_RWCTL_MASK|macro|uSDHC_PROT_CTRL_RWCTL_MASK
DECL|uSDHC_PROT_CTRL_RWCTL_SHIFT|macro|uSDHC_PROT_CTRL_RWCTL_SHIFT
DECL|uSDHC_PROT_CTRL_SABGREQ_MASK|macro|uSDHC_PROT_CTRL_SABGREQ_MASK
DECL|uSDHC_PROT_CTRL_SABGREQ_SHIFT|macro|uSDHC_PROT_CTRL_SABGREQ_SHIFT
DECL|uSDHC_PROT_CTRL_WECINS_MASK|macro|uSDHC_PROT_CTRL_WECINS_MASK
DECL|uSDHC_PROT_CTRL_WECINS_SHIFT|macro|uSDHC_PROT_CTRL_WECINS_SHIFT
DECL|uSDHC_PROT_CTRL_WECINT_MASK|macro|uSDHC_PROT_CTRL_WECINT_MASK
DECL|uSDHC_PROT_CTRL_WECINT_SHIFT|macro|uSDHC_PROT_CTRL_WECINT_SHIFT
DECL|uSDHC_PROT_CTRL_WECRM_MASK|macro|uSDHC_PROT_CTRL_WECRM_MASK
DECL|uSDHC_PROT_CTRL_WECRM_SHIFT|macro|uSDHC_PROT_CTRL_WECRM_SHIFT
DECL|uSDHC_STROBE_DLL_CTRL_REG|macro|uSDHC_STROBE_DLL_CTRL_REG
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_ENABLE_MASK|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_ENABLE_MASK
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_ENABLE_SHIFT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_ENABLE_SHIFT
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_GATE_UPDATE_0_MASK|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_GATE_UPDATE_0_MASK
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_GATE_UPDATE_0_SHIFT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_GATE_UPDATE_0_SHIFT
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_GATE_UPDATE_1_MASK|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_GATE_UPDATE_1_MASK
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_GATE_UPDATE_1_SHIFT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_GATE_UPDATE_1_SHIFT
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_REF_UPDATE_INT_MASK|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_REF_UPDATE_INT_MASK
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_REF_UPDATE_INT_SHIFT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_REF_UPDATE_INT_SHIFT
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_REF_UPDATE_INT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_REF_UPDATE_INT
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_RESET_MASK|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_RESET_MASK
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_RESET_SHIFT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_RESET_SHIFT
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_DLY_TARGET_MASK|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_DLY_TARGET_MASK
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_DLY_TARGET_SHIFT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_DLY_TARGET_SHIFT
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_DLY_TARGET|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_DLY_TARGET
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_FORCE_UPD_MASK|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_FORCE_UPD_MASK
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_FORCE_UPD_SHIFT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_FORCE_UPD_SHIFT
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_OVERRIDE_MASK|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_OVERRIDE_MASK
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_OVERRIDE_SHIFT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_OVERRIDE_SHIFT
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_OVERRIDE_VAL_MASK|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_OVERRIDE_VAL|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_OVERRIDE_VAL
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_UPDATE_INT_MASK|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_UPDATE_INT_MASK
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_UPDATE_INT_SHIFT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_UPDATE_INT_SHIFT
DECL|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_UPDATE_INT|macro|uSDHC_STROBE_DLL_CTRL_STROBE_DLL_CTRL_SLV_UPDATE_INT
DECL|uSDHC_STROBE_DLL_STATUS_REG|macro|uSDHC_STROBE_DLL_STATUS_REG
DECL|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_REF_LOCK_MASK|macro|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_REF_LOCK_MASK
DECL|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_REF_LOCK_SHIFT|macro|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_REF_LOCK_SHIFT
DECL|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_REF_SEL_MASK|macro|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_REF_SEL_MASK
DECL|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_REF_SEL_SHIFT|macro|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_REF_SEL_SHIFT
DECL|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_REF_SEL|macro|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_REF_SEL
DECL|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_SLV_LOCK_MASK|macro|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_SLV_LOCK_MASK
DECL|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_SLV_LOCK_SHIFT|macro|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_SLV_LOCK_SHIFT
DECL|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_SLV_SEL_MASK|macro|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_SLV_SEL_MASK
DECL|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_SLV_SEL_SHIFT|macro|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_SLV_SEL_SHIFT
DECL|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_SLV_SEL|macro|uSDHC_STROBE_DLL_STATUS_STROBE_DLL_STS_SLV_SEL
DECL|uSDHC_SYS_CTRL_DTOCV_MASK|macro|uSDHC_SYS_CTRL_DTOCV_MASK
DECL|uSDHC_SYS_CTRL_DTOCV_SHIFT|macro|uSDHC_SYS_CTRL_DTOCV_SHIFT
DECL|uSDHC_SYS_CTRL_DTOCV|macro|uSDHC_SYS_CTRL_DTOCV
DECL|uSDHC_SYS_CTRL_DVS_MASK|macro|uSDHC_SYS_CTRL_DVS_MASK
DECL|uSDHC_SYS_CTRL_DVS_SHIFT|macro|uSDHC_SYS_CTRL_DVS_SHIFT
DECL|uSDHC_SYS_CTRL_DVS|macro|uSDHC_SYS_CTRL_DVS
DECL|uSDHC_SYS_CTRL_INITA_MASK|macro|uSDHC_SYS_CTRL_INITA_MASK
DECL|uSDHC_SYS_CTRL_INITA_SHIFT|macro|uSDHC_SYS_CTRL_INITA_SHIFT
DECL|uSDHC_SYS_CTRL_IPP_RST_N_MASK|macro|uSDHC_SYS_CTRL_IPP_RST_N_MASK
DECL|uSDHC_SYS_CTRL_IPP_RST_N_SHIFT|macro|uSDHC_SYS_CTRL_IPP_RST_N_SHIFT
DECL|uSDHC_SYS_CTRL_REG|macro|uSDHC_SYS_CTRL_REG
DECL|uSDHC_SYS_CTRL_RSTA_MASK|macro|uSDHC_SYS_CTRL_RSTA_MASK
DECL|uSDHC_SYS_CTRL_RSTA_SHIFT|macro|uSDHC_SYS_CTRL_RSTA_SHIFT
DECL|uSDHC_SYS_CTRL_RSTC_MASK|macro|uSDHC_SYS_CTRL_RSTC_MASK
DECL|uSDHC_SYS_CTRL_RSTC_SHIFT|macro|uSDHC_SYS_CTRL_RSTC_SHIFT
DECL|uSDHC_SYS_CTRL_RSTD_MASK|macro|uSDHC_SYS_CTRL_RSTD_MASK
DECL|uSDHC_SYS_CTRL_RSTD_SHIFT|macro|uSDHC_SYS_CTRL_RSTD_SHIFT
DECL|uSDHC_SYS_CTRL_RSTT_MASK|macro|uSDHC_SYS_CTRL_RSTT_MASK
DECL|uSDHC_SYS_CTRL_RSTT_SHIFT|macro|uSDHC_SYS_CTRL_RSTT_SHIFT
DECL|uSDHC_SYS_CTRL_SDCLKFS_MASK|macro|uSDHC_SYS_CTRL_SDCLKFS_MASK
DECL|uSDHC_SYS_CTRL_SDCLKFS_SHIFT|macro|uSDHC_SYS_CTRL_SDCLKFS_SHIFT
DECL|uSDHC_SYS_CTRL_SDCLKFS|macro|uSDHC_SYS_CTRL_SDCLKFS
DECL|uSDHC_TUNING_CTRL_REG|macro|uSDHC_TUNING_CTRL_REG
DECL|uSDHC_TUNING_CTRL_STD_TUNING_EN_MASK|macro|uSDHC_TUNING_CTRL_STD_TUNING_EN_MASK
DECL|uSDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT|macro|uSDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT
DECL|uSDHC_TUNING_CTRL_TUNING_COUNTER_MASK|macro|uSDHC_TUNING_CTRL_TUNING_COUNTER_MASK
DECL|uSDHC_TUNING_CTRL_TUNING_COUNTER_SHIFT|macro|uSDHC_TUNING_CTRL_TUNING_COUNTER_SHIFT
DECL|uSDHC_TUNING_CTRL_TUNING_COUNTER|macro|uSDHC_TUNING_CTRL_TUNING_COUNTER
DECL|uSDHC_TUNING_CTRL_TUNING_START_TAP_MASK|macro|uSDHC_TUNING_CTRL_TUNING_START_TAP_MASK
DECL|uSDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT|macro|uSDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT
DECL|uSDHC_TUNING_CTRL_TUNING_START_TAP|macro|uSDHC_TUNING_CTRL_TUNING_START_TAP
DECL|uSDHC_TUNING_CTRL_TUNING_STEP_MASK|macro|uSDHC_TUNING_CTRL_TUNING_STEP_MASK
DECL|uSDHC_TUNING_CTRL_TUNING_STEP_SHIFT|macro|uSDHC_TUNING_CTRL_TUNING_STEP_SHIFT
DECL|uSDHC_TUNING_CTRL_TUNING_STEP|macro|uSDHC_TUNING_CTRL_TUNING_STEP
DECL|uSDHC_TUNING_CTRL_TUNING_WINDOW_MASK|macro|uSDHC_TUNING_CTRL_TUNING_WINDOW_MASK
DECL|uSDHC_TUNING_CTRL_TUNING_WINDOW_SHIFT|macro|uSDHC_TUNING_CTRL_TUNING_WINDOW_SHIFT
DECL|uSDHC_TUNING_CTRL_TUNING_WINDOW|macro|uSDHC_TUNING_CTRL_TUNING_WINDOW
DECL|uSDHC_Type|typedef|} uSDHC_Type, *uSDHC_MemMapPtr;
DECL|uSDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_MASK|macro|uSDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_MASK
DECL|uSDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_SHIFT|macro|uSDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_SHIFT
DECL|uSDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK|macro|uSDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK
DECL|uSDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT|macro|uSDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT
DECL|uSDHC_VEND_SPEC2_HS400_RD_CLK_STOP_EN_MASK|macro|uSDHC_VEND_SPEC2_HS400_RD_CLK_STOP_EN_MASK
DECL|uSDHC_VEND_SPEC2_HS400_RD_CLK_STOP_EN_SHIFT|macro|uSDHC_VEND_SPEC2_HS400_RD_CLK_STOP_EN_SHIFT
DECL|uSDHC_VEND_SPEC2_HS400_WR_CLK_STOP_EN_MASK|macro|uSDHC_VEND_SPEC2_HS400_WR_CLK_STOP_EN_MASK
DECL|uSDHC_VEND_SPEC2_HS400_WR_CLK_STOP_EN_SHIFT|macro|uSDHC_VEND_SPEC2_HS400_WR_CLK_STOP_EN_SHIFT
DECL|uSDHC_VEND_SPEC2_REG|macro|uSDHC_VEND_SPEC2_REG
DECL|uSDHC_VEND_SPEC2_SDR104_NSD_DIS_MASK|macro|uSDHC_VEND_SPEC2_SDR104_NSD_DIS_MASK
DECL|uSDHC_VEND_SPEC2_SDR104_NSD_DIS_SHIFT|macro|uSDHC_VEND_SPEC2_SDR104_NSD_DIS_SHIFT
DECL|uSDHC_VEND_SPEC2_SDR104_OE_DIS_MASK|macro|uSDHC_VEND_SPEC2_SDR104_OE_DIS_MASK
DECL|uSDHC_VEND_SPEC2_SDR104_OE_DIS_SHIFT|macro|uSDHC_VEND_SPEC2_SDR104_OE_DIS_SHIFT
DECL|uSDHC_VEND_SPEC2_SDR104_TIMING_DIS_MASK|macro|uSDHC_VEND_SPEC2_SDR104_TIMING_DIS_MASK
DECL|uSDHC_VEND_SPEC2_SDR104_TIMING_DIS_SHIFT|macro|uSDHC_VEND_SPEC2_SDR104_TIMING_DIS_SHIFT
DECL|uSDHC_VEND_SPEC2_TUNING_1bit_EN_MASK|macro|uSDHC_VEND_SPEC2_TUNING_1bit_EN_MASK
DECL|uSDHC_VEND_SPEC2_TUNING_1bit_EN_SHIFT|macro|uSDHC_VEND_SPEC2_TUNING_1bit_EN_SHIFT
DECL|uSDHC_VEND_SPEC2_TUNING_8bit_EN_MASK|macro|uSDHC_VEND_SPEC2_TUNING_8bit_EN_MASK
DECL|uSDHC_VEND_SPEC2_TUNING_8bit_EN_SHIFT|macro|uSDHC_VEND_SPEC2_TUNING_8bit_EN_SHIFT
DECL|uSDHC_VEND_SPEC2_TUNING_CMD_EN_MASK|macro|uSDHC_VEND_SPEC2_TUNING_CMD_EN_MASK
DECL|uSDHC_VEND_SPEC2_TUNING_CMD_EN_SHIFT|macro|uSDHC_VEND_SPEC2_TUNING_CMD_EN_SHIFT
DECL|uSDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_MASK|macro|uSDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_MASK
DECL|uSDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_SHIFT|macro|uSDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_SHIFT
DECL|uSDHC_VEND_SPEC_CARD_CLK_SOFT_EN_MASK|macro|uSDHC_VEND_SPEC_CARD_CLK_SOFT_EN_MASK
DECL|uSDHC_VEND_SPEC_CARD_CLK_SOFT_EN_SHIFT|macro|uSDHC_VEND_SPEC_CARD_CLK_SOFT_EN_SHIFT
DECL|uSDHC_VEND_SPEC_CD_POL_MASK|macro|uSDHC_VEND_SPEC_CD_POL_MASK
DECL|uSDHC_VEND_SPEC_CD_POL_SHIFT|macro|uSDHC_VEND_SPEC_CD_POL_SHIFT
DECL|uSDHC_VEND_SPEC_CLKONJ_IN_ABORT_MASK|macro|uSDHC_VEND_SPEC_CLKONJ_IN_ABORT_MASK
DECL|uSDHC_VEND_SPEC_CLKONJ_IN_ABORT_SHIFT|macro|uSDHC_VEND_SPEC_CLKONJ_IN_ABORT_SHIFT
DECL|uSDHC_VEND_SPEC_CMD_BYTE_EN_MASK|macro|uSDHC_VEND_SPEC_CMD_BYTE_EN_MASK
DECL|uSDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT|macro|uSDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT
DECL|uSDHC_VEND_SPEC_CONFLICT_CHK_EN_MASK|macro|uSDHC_VEND_SPEC_CONFLICT_CHK_EN_MASK
DECL|uSDHC_VEND_SPEC_CONFLICT_CHK_EN_SHIFT|macro|uSDHC_VEND_SPEC_CONFLICT_CHK_EN_SHIFT
DECL|uSDHC_VEND_SPEC_CRC_CHK_DIS_MASK|macro|uSDHC_VEND_SPEC_CRC_CHK_DIS_MASK
DECL|uSDHC_VEND_SPEC_CRC_CHK_DIS_SHIFT|macro|uSDHC_VEND_SPEC_CRC_CHK_DIS_SHIFT
DECL|uSDHC_VEND_SPEC_DAT3_CD_POL_MASK|macro|uSDHC_VEND_SPEC_DAT3_CD_POL_MASK
DECL|uSDHC_VEND_SPEC_DAT3_CD_POL_SHIFT|macro|uSDHC_VEND_SPEC_DAT3_CD_POL_SHIFT
DECL|uSDHC_VEND_SPEC_EXT_DMA_EN_MASK|macro|uSDHC_VEND_SPEC_EXT_DMA_EN_MASK
DECL|uSDHC_VEND_SPEC_EXT_DMA_EN_SHIFT|macro|uSDHC_VEND_SPEC_EXT_DMA_EN_SHIFT
DECL|uSDHC_VEND_SPEC_FRC_SDCLK_ON_MASK|macro|uSDHC_VEND_SPEC_FRC_SDCLK_ON_MASK
DECL|uSDHC_VEND_SPEC_FRC_SDCLK_ON_SHIFT|macro|uSDHC_VEND_SPEC_FRC_SDCLK_ON_SHIFT
DECL|uSDHC_VEND_SPEC_HCLK_SOFT_EN_MASK|macro|uSDHC_VEND_SPEC_HCLK_SOFT_EN_MASK
DECL|uSDHC_VEND_SPEC_HCLK_SOFT_EN_SHIFT|macro|uSDHC_VEND_SPEC_HCLK_SOFT_EN_SHIFT
DECL|uSDHC_VEND_SPEC_INT_ST_VAL_MASK|macro|uSDHC_VEND_SPEC_INT_ST_VAL_MASK
DECL|uSDHC_VEND_SPEC_INT_ST_VAL_SHIFT|macro|uSDHC_VEND_SPEC_INT_ST_VAL_SHIFT
DECL|uSDHC_VEND_SPEC_INT_ST_VAL|macro|uSDHC_VEND_SPEC_INT_ST_VAL
DECL|uSDHC_VEND_SPEC_IPG_CLK_SOFT_EN_MASK|macro|uSDHC_VEND_SPEC_IPG_CLK_SOFT_EN_MASK
DECL|uSDHC_VEND_SPEC_IPG_CLK_SOFT_EN_SHIFT|macro|uSDHC_VEND_SPEC_IPG_CLK_SOFT_EN_SHIFT
DECL|uSDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_MASK|macro|uSDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_MASK
DECL|uSDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_SHIFT|macro|uSDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_SHIFT
DECL|uSDHC_VEND_SPEC_REG|macro|uSDHC_VEND_SPEC_REG
DECL|uSDHC_VEND_SPEC_VSELECT_MASK|macro|uSDHC_VEND_SPEC_VSELECT_MASK
DECL|uSDHC_VEND_SPEC_VSELECT_SHIFT|macro|uSDHC_VEND_SPEC_VSELECT_SHIFT
DECL|uSDHC_VEND_SPEC_WP_POL_MASK|macro|uSDHC_VEND_SPEC_WP_POL_MASK
DECL|uSDHC_VEND_SPEC_WP_POL_SHIFT|macro|uSDHC_VEND_SPEC_WP_POL_SHIFT
DECL|uSDHC_WTMK_LVL_RD_BRST_LEN_MASK|macro|uSDHC_WTMK_LVL_RD_BRST_LEN_MASK
DECL|uSDHC_WTMK_LVL_RD_BRST_LEN_SHIFT|macro|uSDHC_WTMK_LVL_RD_BRST_LEN_SHIFT
DECL|uSDHC_WTMK_LVL_RD_BRST_LEN|macro|uSDHC_WTMK_LVL_RD_BRST_LEN
DECL|uSDHC_WTMK_LVL_RD_WML_MASK|macro|uSDHC_WTMK_LVL_RD_WML_MASK
DECL|uSDHC_WTMK_LVL_RD_WML_SHIFT|macro|uSDHC_WTMK_LVL_RD_WML_SHIFT
DECL|uSDHC_WTMK_LVL_RD_WML|macro|uSDHC_WTMK_LVL_RD_WML
DECL|uSDHC_WTMK_LVL_REG|macro|uSDHC_WTMK_LVL_REG
DECL|uSDHC_WTMK_LVL_WR_BRST_LEN_MASK|macro|uSDHC_WTMK_LVL_WR_BRST_LEN_MASK
DECL|uSDHC_WTMK_LVL_WR_BRST_LEN_SHIFT|macro|uSDHC_WTMK_LVL_WR_BRST_LEN_SHIFT
DECL|uSDHC_WTMK_LVL_WR_BRST_LEN|macro|uSDHC_WTMK_LVL_WR_BRST_LEN
DECL|uSDHC_WTMK_LVL_WR_WML_MASK|macro|uSDHC_WTMK_LVL_WR_WML_MASK
DECL|uSDHC_WTMK_LVL_WR_WML_SHIFT|macro|uSDHC_WTMK_LVL_WR_WML_SHIFT
DECL|uSDHC_WTMK_LVL_WR_WML|macro|uSDHC_WTMK_LVL_WR_WML
