

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Nov 17 14:17:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   25|  3665|   25|  3665|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+-------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |   24|  3664|  3 ~ 458 |          -|          -|      8|    no    |
        | + Loop 1.1      |    0|   434|  4 ~ 62  |          -|          -| 0 ~ 7 |    no    |
        |  ++ Loop 1.1.1  |    0|    24|         4|          -|          -| 0 ~ 6 |    no    |
        | + Loop 1.2      |    0|    21|         3|          -|          -| 0 ~ 7 |    no    |
        +-----------------+-----+------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|       0|    236|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     430|    278|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    328|    -|
|Register         |        -|      -|     219|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|     649|    842|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |kernel_control_s_axi_U                |kernel_control_s_axi               |        0|      0|   36|   40|    0|
    |kernel_udiv_32ns_32ns_32_36_seq_1_U1  |kernel_udiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |Total                                 |                                   |        0|      0|  430|  278|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln214_1_fu_348_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln214_fu_294_p2     |     *    |      3|  0|  20|          32|          32|
    |add_ln47_fu_203_p2      |     +    |      0|  0|  15|           8|           8|
    |i_fu_181_p2             |     +    |      0|  0|  12|           4|           1|
    |j_V_fu_224_p2           |     +    |      0|  0|  11|           3|           1|
    |k_V_1_fu_329_p2         |     +    |      0|  0|  11|           3|           1|
    |k_V_fu_262_p2           |     +    |      0|  0|  11|           3|           1|
    |sub_ln214_1_fu_354_p2   |     -    |      0|  0|  39|          32|          32|
    |sub_ln214_fu_300_p2     |     -    |      0|  0|  39|          32|          32|
    |icmp_ln16_fu_256_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln883_fu_306_p2    |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln887_1_fu_323_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln887_fu_218_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln8_fu_175_p2      |   icmp   |      0|  0|  11|           4|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      6|  0| 236|         196|         157|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |A_int_V_address0                     |   27|          5|    6|         30|
    |A_int_V_address1                     |   27|          5|    6|         30|
    |A_int_V_d1                           |   15|          3|   32|         96|
    |ap_NS_fsm                            |  205|         47|    1|         47|
    |ap_phi_mux_storemerge_phi_fu_152_p4  |    9|          2|   32|         64|
    |indvars_iv_reg_124                   |    9|          2|    3|          6|
    |op2_assign_reg_112                   |    9|          2|    4|          8|
    |p_0110_0_reg_136                     |    9|          2|    3|          6|
    |p_0221_0_reg_160                     |    9|          2|    3|          6|
    |storemerge_reg_148                   |    9|          2|   32|         64|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  328|         72|  122|        357|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |A_int_V_addr_1_reg_368  |   6|   0|    6|          0|
    |A_int_V_addr_2_reg_388  |   6|   0|    6|          0|
    |A_int_V_addr_reg_382    |   6|   0|    6|          0|
    |ap_CS_fsm               |  46|   0|   46|          0|
    |i_reg_363               |   4|   0|    4|          0|
    |icmp_ln883_reg_421      |   1|   0|    1|          0|
    |indvars_iv_reg_124      |   3|   0|    3|          0|
    |j_V_reg_377             |   3|   0|    3|          0|
    |k_V_1_reg_428           |   3|   0|    3|          0|
    |k_V_reg_396             |   3|   0|    3|          0|
    |mul_ln214_1_reg_438     |  32|   0|   32|          0|
    |mul_ln214_reg_411       |  32|   0|   32|          0|
    |op2_assign_reg_112      |   4|   0|    4|          0|
    |p_0110_0_reg_136        |   3|   0|    3|          0|
    |p_0221_0_reg_160        |   3|   0|    3|          0|
    |reg_171                 |  32|   0|   32|          0|
    |storemerge_reg_148      |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 219|   0|  219|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_address1       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce1            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we1            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d1             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q1             |  in |   32|  ap_memory |    A_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

