{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR3_0 -pg 1 -y 740 -defaultsOSRD
preplace port resetn -pg 1 -y 150 -defaultsOSRD
preplace port uart -pg 1 -y 260 -defaultsOSRD
preplace port clk -pg 1 -y 820 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 5 -y 90 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 5 -y 800 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -y 760 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 3 -y 260 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -y 130 -defaultsOSRD
preplace inst rst_mig_7series_0_cpu -pg 1 -lvl 1 -y 170 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -y 590 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -y 450 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 270 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -y 770 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 3 -y 90 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 630 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 4 1 1480
preplace netloc mig_7series_0_mmcm_locked 1 0 6 10 920 NJ 920 NJ 920 NJ 920 NJ 920 1830
preplace netloc clk_wiz_0_locked 1 4 1 1530
preplace netloc mig_7series_0_DDR3 1 5 2 1850J 740 NJ
preplace netloc axi_uartlite_0_interrupt 1 4 2 1530 190 1850
preplace netloc mig_7series_0_ui_addn_clk_0 1 0 6 10 70 NJ 70 710 190 1070 170 1490 910 1840
preplace netloc axi_mem_intercon_M03_AXI 1 4 1 1460
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 1850J
preplace netloc axi_smc_M00_AXI 1 4 1 1470
preplace netloc ARESETN_1 1 1 3 NJ 190 700J 330 1060
preplace netloc util_vector_logic_0_Res 1 2 1 700J
preplace netloc jtag_axi_0_M_AXI 1 3 1 N
preplace netloc axi_mem_intercon_M02_AXI 1 4 1 1450
preplace netloc mig_7series_0_ui_clk 1 3 3 1090 930 NJ 930 1850
preplace netloc mycpu_top_0_interface_aximm 1 3 2 1060 200 1530
preplace netloc debug_wb_pc 1 3 2 N 80 1440
preplace netloc resetn_1 1 0 1 NJ
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 1 4 NJ 210 690 340 1080 190 1520
preplace netloc xlconstant_0_dout 1 3 1 NJ
preplace netloc clk_wiz_0_clk_out1 1 4 1 1440
preplace netloc clk_in1_0_1 1 0 4 NJ 820 NJ 820 710J 700 1070J
preplace netloc axi_uartlite_0_UART 1 5 2 NJ 260 NJ
preplace netloc clk_wiz_0_clk_out2 1 4 1 1430
preplace netloc rst_mig_7series_0_cpu_mb_reset 1 1 1 N
preplace netloc debug_wb_rf_wnum 1 3 2 N 120 1510
preplace netloc axi_intc_0_irq 1 2 4 720 180 NJ 180 NJ 180 1850
preplace netloc debug_wb_rf_wen 1 3 2 N 100 1500
levelinfo -pg 1 -10 200 540 880 1260 1690 1980 2130 -top 0 -bot 940
"
}
{
   "da_axi4_cnt":"8",
   "da_board_cnt":"1"
}
