{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715451691273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715451691278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 23:51:31 2024 " "Processing started: Sat May 11 23:51:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715451691278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715451691278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715451691278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1715451692035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0 " "Found entity 1: SoC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692123 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_007.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_007.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_007_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_007_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692138 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_007 " "Found entity 2: SoC_mm_interconnect_0_id_router_007" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_006.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_006.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_006_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_006_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692140 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_006 " "Found entity 2: SoC_mm_interconnect_0_id_router_006" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_004.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_004.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_004_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_004_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692142 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_004 " "Found entity 2: SoC_mm_interconnect_0_id_router_004" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692144 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_002 " "Found entity 2: SoC_mm_interconnect_0_id_router_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692146 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router " "Found entity 2: SoC_mm_interconnect_0_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692148 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router_003 " "Found entity 2: SoC_mm_interconnect_0_addr_router_003" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692151 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router_002 " "Found entity 2: SoC_mm_interconnect_0_addr_router_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692153 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router_001 " "Found entity 2: SoC_mm_interconnect_0_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715451692154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692155 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router " "Found entity 2: SoC_mm_interconnect_0_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sysId " "Found entity 1: SoC_sysId" {  } { { "SoC/synthesis/submodules/SoC_sysId.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_sysId.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_onchip_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_onchip_data_memory " "Found entity 1: SoC_onchip_data_memory" {  } { { "SoC/synthesis/submodules/SoC_onchip_data_memory.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_data_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_onchip_instruction_memory1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_instruction_memory1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_onchip_instruction_memory1 " "Found entity 1: SoC_onchip_instruction_memory1" {  } { { "SoC/synthesis/submodules/SoC_onchip_instruction_memory1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_instruction_memory1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_onchip_instruction_memory0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_instruction_memory0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_onchip_instruction_memory0 " "Found entity 1: SoC_onchip_instruction_memory0" {  } { { "SoC/synthesis/submodules/SoC_onchip_instruction_memory0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_instruction_memory0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart0_sim_scfifo_w " "Found entity 1: SoC_jtag_uart0_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692180 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart0_scfifo_w " "Found entity 2: SoC_jtag_uart0_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692180 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart0_sim_scfifo_r " "Found entity 3: SoC_jtag_uart0_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692180 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart0_scfifo_r " "Found entity 4: SoC_jtag_uart0_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692180 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart0 " "Found entity 5: SoC_jtag_uart0" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer0 " "Found entity 1: SoC_timer0" {  } { { "SoC/synthesis/submodules/SoC_timer0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_timer0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu1.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu1_register_bank_a_module " "Found entity 1: SoC_cpu1_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu1_register_bank_b_module " "Found entity 2: SoC_cpu1_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu1_nios2_oci_debug " "Found entity 3: SoC_cpu1_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu1_ociram_sp_ram_module " "Found entity 4: SoC_cpu1_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu1_nios2_ocimem " "Found entity 5: SoC_cpu1_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu1_nios2_avalon_reg " "Found entity 6: SoC_cpu1_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu1_nios2_oci_break " "Found entity 7: SoC_cpu1_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu1_nios2_oci_xbrk " "Found entity 8: SoC_cpu1_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu1_nios2_oci_dbrk " "Found entity 9: SoC_cpu1_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu1_nios2_oci_itrace " "Found entity 10: SoC_cpu1_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu1_nios2_oci_td_mode " "Found entity 11: SoC_cpu1_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu1_nios2_oci_dtrace " "Found entity 12: SoC_cpu1_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu1_nios2_oci_compute_input_tm_cnt " "Found entity 13: SoC_cpu1_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu1_nios2_oci_fifo_wrptr_inc " "Found entity 14: SoC_cpu1_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu1_nios2_oci_fifo_cnt_inc " "Found entity 15: SoC_cpu1_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu1_nios2_oci_fifo " "Found entity 16: SoC_cpu1_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu1_nios2_oci_pib " "Found entity 17: SoC_cpu1_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu1_nios2_oci_im " "Found entity 18: SoC_cpu1_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu1_nios2_performance_monitors " "Found entity 19: SoC_cpu1_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu1_nios2_oci " "Found entity 20: SoC_cpu1_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu1 " "Found entity 21: SoC_cpu1" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu1_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu1_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu1_jtag_debug_module_tck " "Found entity 1: SoC_cpu1_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu1_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu1_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu1_oci_test_bench " "Found entity 1: SoC_cpu1_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu1_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu1_test_bench " "Found entity 1: SoC_cpu1_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu1_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu0.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu0_register_bank_a_module " "Found entity 1: SoC_cpu0_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu0_register_bank_b_module " "Found entity 2: SoC_cpu0_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu0_nios2_oci_debug " "Found entity 3: SoC_cpu0_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu0_ociram_sp_ram_module " "Found entity 4: SoC_cpu0_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu0_nios2_ocimem " "Found entity 5: SoC_cpu0_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu0_nios2_avalon_reg " "Found entity 6: SoC_cpu0_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu0_nios2_oci_break " "Found entity 7: SoC_cpu0_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu0_nios2_oci_xbrk " "Found entity 8: SoC_cpu0_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu0_nios2_oci_dbrk " "Found entity 9: SoC_cpu0_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu0_nios2_oci_itrace " "Found entity 10: SoC_cpu0_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu0_nios2_oci_td_mode " "Found entity 11: SoC_cpu0_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu0_nios2_oci_dtrace " "Found entity 12: SoC_cpu0_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu0_nios2_oci_compute_input_tm_cnt " "Found entity 13: SoC_cpu0_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu0_nios2_oci_fifo_wrptr_inc " "Found entity 14: SoC_cpu0_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu0_nios2_oci_fifo_cnt_inc " "Found entity 15: SoC_cpu0_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu0_nios2_oci_fifo " "Found entity 16: SoC_cpu0_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu0_nios2_oci_pib " "Found entity 17: SoC_cpu0_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu0_nios2_oci_im " "Found entity 18: SoC_cpu0_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu0_nios2_performance_monitors " "Found entity 19: SoC_cpu0_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu0_nios2_oci " "Found entity 20: SoC_cpu0_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu0 " "Found entity 21: SoC_cpu0" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu0_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu0_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu0_jtag_debug_module_tck " "Found entity 1: SoC_cpu0_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu0_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu0_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu0_oci_test_bench " "Found entity 1: SoC_cpu0_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu0_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu0_test_bench " "Found entity 1: SoC_cpu0_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu0_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692234 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu0.v(1605) " "Verilog HDL or VHDL warning at SoC_cpu0.v(1605): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715451692238 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu0.v(1607) " "Verilog HDL or VHDL warning at SoC_cpu0.v(1607): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715451692238 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu0.v(1763) " "Verilog HDL or VHDL warning at SoC_cpu0.v(1763): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715451692238 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu0.v(2587) " "Verilog HDL or VHDL warning at SoC_cpu0.v(2587): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715451692247 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu1.v(1605) " "Verilog HDL or VHDL warning at SoC_cpu1.v(1605): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715451692255 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu1.v(1607) " "Verilog HDL or VHDL warning at SoC_cpu1.v(1607): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715451692255 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu1.v(1763) " "Verilog HDL or VHDL warning at SoC_cpu1.v(1763): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715451692255 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu1.v(2587) " "Verilog HDL or VHDL warning at SoC_cpu1.v(2587): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715451692263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "toplevel.bdf 1 1 " "Using design file toplevel.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1715451692368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715451692379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst3 " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst3\"" {  } { { "toplevel.bdf" "inst3" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/toplevel.bdf" { { 176 696 920 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0 SoC:inst3\|SoC_cpu0:cpu0 " "Elaborating entity \"SoC_cpu0\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\"" {  } { { "SoC/synthesis/SoC.v" "cpu0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_test_bench SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_test_bench:the_SoC_cpu0_test_bench " "Elaborating entity \"SoC_cpu0_test_bench\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_test_bench:the_SoC_cpu0_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_register_bank_a_module SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a " "Elaborating entity \"SoC_cpu0_register_bank_a_module\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "SoC_cpu0_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu0_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692463 ""}  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451692463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpf1 " "Found entity 1: altsyncram_mpf1" {  } { { "db/altsyncram_mpf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_mpf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpf1 SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mpf1:auto_generated " "Elaborating entity \"altsyncram_mpf1\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_register_bank_b_module SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b " "Elaborating entity \"SoC_cpu0_register_bank_b_module\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "SoC_cpu0_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu0_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692557 ""}  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451692557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_npf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_npf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_npf1 " "Found entity 1: altsyncram_npf1" {  } { { "db/altsyncram_npf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_npf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_npf1 SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_npf1:auto_generated " "Elaborating entity \"altsyncram_npf1\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_npf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci " "Elaborating entity \"SoC_cpu0_nios2_oci\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_debug SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug " "Elaborating entity \"SoC_cpu0_nios2_oci_debug\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_altera_std_synchronizer" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451692668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692668 ""}  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451692668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_ocimem SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem " "Elaborating entity \"SoC_cpu0_nios2_ocimem\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_ociram_sp_ram_module SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem\|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram " "Elaborating entity \"SoC_cpu0_ociram_sp_ram_module\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem\|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "SoC_cpu0_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem\|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem\|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem\|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem\|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451692681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem\|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem\|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu0_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692681 ""}  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451692681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9081 " "Found entity 1: altsyncram_9081" {  } { { "db/altsyncram_9081.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_9081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451692742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451692742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9081 SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem\|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9081:auto_generated " "Elaborating entity \"altsyncram_9081\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem\|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_avalon_reg SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg " "Elaborating entity \"SoC_cpu0_nios2_avalon_reg\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_break SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_break:the_SoC_cpu0_nios2_oci_break " "Elaborating entity \"SoC_cpu0_nios2_oci_break\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_break:the_SoC_cpu0_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_xbrk SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_xbrk:the_SoC_cpu0_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu0_nios2_oci_xbrk\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_xbrk:the_SoC_cpu0_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_dbrk SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu0_nios2_oci_dbrk\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_itrace SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_itrace:the_SoC_cpu0_nios2_oci_itrace " "Elaborating entity \"SoC_cpu0_nios2_oci_itrace\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_itrace:the_SoC_cpu0_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_dtrace SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_dtrace:the_SoC_cpu0_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu0_nios2_oci_dtrace\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_dtrace:the_SoC_cpu0_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_td_mode SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_dtrace:the_SoC_cpu0_nios2_oci_dtrace\|SoC_cpu0_nios2_oci_td_mode:SoC_cpu0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu0_nios2_oci_td_mode\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_dtrace:the_SoC_cpu0_nios2_oci_dtrace\|SoC_cpu0_nios2_oci_td_mode:SoC_cpu0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "SoC_cpu0_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_fifo SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo " "Elaborating entity \"SoC_cpu0_nios2_oci_fifo\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_compute_input_tm_cnt SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo\|SoC_cpu0_nios2_oci_compute_input_tm_cnt:the_SoC_cpu0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_cpu0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo\|SoC_cpu0_nios2_oci_compute_input_tm_cnt:the_SoC_cpu0_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_fifo_wrptr_inc SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo\|SoC_cpu0_nios2_oci_fifo_wrptr_inc:the_SoC_cpu0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_cpu0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo\|SoC_cpu0_nios2_oci_fifo_wrptr_inc:the_SoC_cpu0_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_fifo_cnt_inc SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo\|SoC_cpu0_nios2_oci_fifo_cnt_inc:the_SoC_cpu0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_cpu0_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo\|SoC_cpu0_nios2_oci_fifo_cnt_inc:the_SoC_cpu0_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_oci_test_bench SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo\|SoC_cpu0_oci_test_bench:the_SoC_cpu0_oci_test_bench " "Elaborating entity \"SoC_cpu0_oci_test_bench\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo\|SoC_cpu0_oci_test_bench:the_SoC_cpu0_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_pib SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_pib:the_SoC_cpu0_nios2_oci_pib " "Elaborating entity \"SoC_cpu0_nios2_oci_pib\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_pib:the_SoC_cpu0_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_nios2_oci_im SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_im:the_SoC_cpu0_nios2_oci_im " "Elaborating entity \"SoC_cpu0_nios2_oci_im\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_nios2_oci_im:the_SoC_cpu0_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_jtag_debug_module_wrapper SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu0_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0.v" "the_SoC_cpu0_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_jtag_debug_module_tck SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu0_jtag_debug_module_tck\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" "the_SoC_cpu0_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu0_jtag_debug_module_sysclk SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu0_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" "the_SoC_cpu0_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" "SoC_cpu0_jtag_debug_module_phy" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451692946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692946 ""}  } { { "SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451692946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst3\|SoC_cpu0:cpu0\|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci\|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1 SoC:inst3\|SoC_cpu1:cpu1 " "Elaborating entity \"SoC_cpu1\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\"" {  } { { "SoC/synthesis/SoC.v" "cpu1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_test_bench SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_test_bench:the_SoC_cpu1_test_bench " "Elaborating entity \"SoC_cpu1_test_bench\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_test_bench:the_SoC_cpu1_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_register_bank_a_module SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a " "Elaborating entity \"SoC_cpu1_register_bank_a_module\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "SoC_cpu1_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451692999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu1_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693012 ""}  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451693012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_opf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_opf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_opf1 " "Found entity 1: altsyncram_opf1" {  } { { "db/altsyncram_opf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_opf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451693077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451693077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_opf1 SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_opf1:auto_generated " "Elaborating entity \"altsyncram_opf1\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_opf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_register_bank_b_module SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b " "Elaborating entity \"SoC_cpu1_register_bank_b_module\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "SoC_cpu1_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu1_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693114 ""}  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451693114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ppf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppf1 " "Found entity 1: altsyncram_ppf1" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_ppf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451693174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451693174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppf1 SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ppf1:auto_generated " "Elaborating entity \"altsyncram_ppf1\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ppf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci " "Elaborating entity \"SoC_cpu1_nios2_oci\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_debug SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug " "Elaborating entity \"SoC_cpu1_nios2_oci_debug\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_ocimem SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem " "Elaborating entity \"SoC_cpu1_nios2_ocimem\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_ociram_sp_ram_module SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem\|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram " "Elaborating entity \"SoC_cpu1_ociram_sp_ram_module\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem\|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "SoC_cpu1_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem\|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem\|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem\|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem\|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451693229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem\|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem\|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu1_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693229 ""}  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451693229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a081 " "Found entity 1: altsyncram_a081" {  } { { "db/altsyncram_a081.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_a081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451693287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451693287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a081 SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem\|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a081:auto_generated " "Elaborating entity \"altsyncram_a081\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem\|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_avalon_reg SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg " "Elaborating entity \"SoC_cpu1_nios2_avalon_reg\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_break SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_break:the_SoC_cpu1_nios2_oci_break " "Elaborating entity \"SoC_cpu1_nios2_oci_break\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_break:the_SoC_cpu1_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_xbrk SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_xbrk:the_SoC_cpu1_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu1_nios2_oci_xbrk\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_xbrk:the_SoC_cpu1_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_dbrk SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu1_nios2_oci_dbrk\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_itrace SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_itrace:the_SoC_cpu1_nios2_oci_itrace " "Elaborating entity \"SoC_cpu1_nios2_oci_itrace\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_itrace:the_SoC_cpu1_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_dtrace SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_dtrace:the_SoC_cpu1_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu1_nios2_oci_dtrace\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_dtrace:the_SoC_cpu1_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_td_mode SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_dtrace:the_SoC_cpu1_nios2_oci_dtrace\|SoC_cpu1_nios2_oci_td_mode:SoC_cpu1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu1_nios2_oci_td_mode\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_dtrace:the_SoC_cpu1_nios2_oci_dtrace\|SoC_cpu1_nios2_oci_td_mode:SoC_cpu1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "SoC_cpu1_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_fifo SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo " "Elaborating entity \"SoC_cpu1_nios2_oci_fifo\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_compute_input_tm_cnt SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo\|SoC_cpu1_nios2_oci_compute_input_tm_cnt:the_SoC_cpu1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_cpu1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo\|SoC_cpu1_nios2_oci_compute_input_tm_cnt:the_SoC_cpu1_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_fifo_wrptr_inc SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo\|SoC_cpu1_nios2_oci_fifo_wrptr_inc:the_SoC_cpu1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_cpu1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo\|SoC_cpu1_nios2_oci_fifo_wrptr_inc:the_SoC_cpu1_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_fifo_cnt_inc SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo\|SoC_cpu1_nios2_oci_fifo_cnt_inc:the_SoC_cpu1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_cpu1_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo\|SoC_cpu1_nios2_oci_fifo_cnt_inc:the_SoC_cpu1_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_oci_test_bench SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo\|SoC_cpu1_oci_test_bench:the_SoC_cpu1_oci_test_bench " "Elaborating entity \"SoC_cpu1_oci_test_bench\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo\|SoC_cpu1_oci_test_bench:the_SoC_cpu1_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_pib SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_pib:the_SoC_cpu1_nios2_oci_pib " "Elaborating entity \"SoC_cpu1_nios2_oci_pib\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_pib:the_SoC_cpu1_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_nios2_oci_im SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_im:the_SoC_cpu1_nios2_oci_im " "Elaborating entity \"SoC_cpu1_nios2_oci_im\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_nios2_oci_im:the_SoC_cpu1_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_jtag_debug_module_wrapper SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu1_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1.v" "the_SoC_cpu1_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_jtag_debug_module_tck SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper\|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu1_jtag_debug_module_tck\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper\|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_wrapper.v" "the_SoC_cpu1_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu1_jtag_debug_module_sysclk SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper\|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu1_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst3\|SoC_cpu1:cpu1\|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci\|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper\|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_wrapper.v" "the_SoC_cpu1_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer0 SoC:inst3\|SoC_timer0:timer0 " "Elaborating entity \"SoC_timer0\" for hierarchy \"SoC:inst3\|SoC_timer0:timer0\"" {  } { { "SoC/synthesis/SoC.v" "timer0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart0 SoC:inst3\|SoC_jtag_uart0:jtag_uart0 " "Elaborating entity \"SoC_jtag_uart0\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart0_scfifo_w SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w " "Elaborating entity \"SoC_jtag_uart0_scfifo_w\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "the_SoC_jtag_uart0_scfifo_w" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "wfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451693437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693437 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451693437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451693491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451693491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451693507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451693507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451693523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451693523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451693578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451693578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451693634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451693634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451693689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451693689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451693745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451693745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart0_scfifo_r SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r " "Elaborating entity \"SoC_jtag_uart0_scfifo_r\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "the_SoC_jtag_uart0_scfifo_r" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "SoC_jtag_uart0_alt_jtag_atlantic" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451693942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst3\|SoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451693942 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451693942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_onchip_instruction_memory0 SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0 " "Elaborating entity \"SoC_onchip_instruction_memory0\" for hierarchy \"SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\"" {  } { { "SoC/synthesis/SoC.v" "onchip_instruction_memory0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_instruction_memory0.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_instruction_memory0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_instruction_memory0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_instruction_memory0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_onchip_instruction_memory0.hex " "Parameter \"init_file\" = \"SoC_onchip_instruction_memory0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694037 ""}  } { { "SoC/synthesis/submodules/SoC_onchip_instruction_memory0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_instruction_memory0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451694037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ntd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ntd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ntd1 " "Found entity 1: altsyncram_ntd1" {  } { { "db/altsyncram_ntd1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_ntd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451694093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451694093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ntd1 SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram\|altsyncram_ntd1:auto_generated " "Elaborating entity \"altsyncram_ntd1\" for hierarchy \"SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram\|altsyncram_ntd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451694159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451694159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram\|altsyncram_ntd1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram\|altsyncram_ntd1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_ntd1.tdf" "decode3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_ntd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451694213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451694213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram\|altsyncram_ntd1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"SoC:inst3\|SoC_onchip_instruction_memory0:onchip_instruction_memory0\|altsyncram:the_altsyncram\|altsyncram_ntd1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_ntd1.tdf" "mux2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_ntd1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_onchip_instruction_memory1 SoC:inst3\|SoC_onchip_instruction_memory1:onchip_instruction_memory1 " "Elaborating entity \"SoC_onchip_instruction_memory1\" for hierarchy \"SoC:inst3\|SoC_onchip_instruction_memory1:onchip_instruction_memory1\"" {  } { { "SoC/synthesis/SoC.v" "onchip_instruction_memory1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst3\|SoC_onchip_instruction_memory1:onchip_instruction_memory1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst3\|SoC_onchip_instruction_memory1:onchip_instruction_memory1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_instruction_memory1.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_instruction_memory1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_onchip_instruction_memory1:onchip_instruction_memory1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_onchip_instruction_memory1:onchip_instruction_memory1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_instruction_memory1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_instruction_memory1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_onchip_instruction_memory1:onchip_instruction_memory1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst3\|SoC_onchip_instruction_memory1:onchip_instruction_memory1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_onchip_instruction_memory1.hex " "Parameter \"init_file\" = \"SoC_onchip_instruction_memory1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694254 ""}  } { { "SoC/synthesis/submodules/SoC_onchip_instruction_memory1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_instruction_memory1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451694254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otd1 " "Found entity 1: altsyncram_otd1" {  } { { "db/altsyncram_otd1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_otd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451694319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451694319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_otd1 SoC:inst3\|SoC_onchip_instruction_memory1:onchip_instruction_memory1\|altsyncram:the_altsyncram\|altsyncram_otd1:auto_generated " "Elaborating entity \"altsyncram_otd1\" for hierarchy \"SoC:inst3\|SoC_onchip_instruction_memory1:onchip_instruction_memory1\|altsyncram:the_altsyncram\|altsyncram_otd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_onchip_data_memory SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory " "Elaborating entity \"SoC_onchip_data_memory\" for hierarchy \"SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\"" {  } { { "SoC/synthesis/SoC.v" "onchip_data_memory" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_data_memory.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_data_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_data_memory.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_data_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_onchip_data_memory.hex " "Parameter \"init_file\" = \"SoC_onchip_data_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694382 ""}  } { { "SoC/synthesis/submodules/SoC_onchip_data_memory.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_data_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715451694382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73d1 " "Found entity 1: altsyncram_73d1" {  } { { "db/altsyncram_73d1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_73d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451694471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451694471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_73d1 SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram\|altsyncram_73d1:auto_generated " "Elaborating entity \"altsyncram_73d1\" for hierarchy \"SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram\|altsyncram_73d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451694530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451694530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram\|altsyncram_73d1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram\|altsyncram_73d1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_73d1.tdf" "decode3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_73d1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/mux_oob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715451694587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715451694587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram\|altsyncram_73d1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"SoC:inst3\|SoC_onchip_data_memory:onchip_data_memory\|altsyncram:the_altsyncram\|altsyncram_73d1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_73d1.tdf" "mux2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_73d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sysId SoC:inst3\|SoC_sysId:sysid " "Elaborating entity \"SoC_sysId\" for hierarchy \"SoC:inst3\|SoC_sysId:sysid\"" {  } { { "SoC/synthesis/SoC.v" "sysid" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_mm_interconnect_0\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu0_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu0_data_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "onchip_instruction_memory0_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer0_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer0_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "jtag_uart0_avalon_jtag_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_data_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_data_memory_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "onchip_data_memory_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu0_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu0_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu1_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu1_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_0_addr_router\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_default_decode SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_001 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_001\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_001_default_decode SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001\|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001\|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_002 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_002\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_002_default_decode SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002\|SoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002\|SoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_003 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_003\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router_003" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_003_default_decode SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003\|SoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003\|SoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_0_id_router\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_default_decode SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_002 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_002\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_002_default_decode SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_002:id_router_002\|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_002:id_router_002\|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_004 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_004:id_router_004 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_004\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_004:id_router_004\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_004" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_004_default_decode SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_004:id_router_004\|SoC_mm_interconnect_0_id_router_004_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_004_default_decode\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_004:id_router_004\|SoC_mm_interconnect_0_id_router_004_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_006 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_006:id_router_006 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_006\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_006:id_router_006\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_006" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_006_default_decode SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_006:id_router_006\|SoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_006_default_decode\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_006:id_router_006\|SoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_007 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_007:id_router_007 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_007\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_007:id_router_007\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_007" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_007_default_decode SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_007:id_router_007\|SoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_007_default_decode\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_007:id_router_007\|SoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_demux SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_demux_001 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux_002 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_demux_002 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_mux SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_mux_001 SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst3\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst3\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst3\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst3\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst3\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst3\|altera_reset_controller:rst_controller_002\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715451694994 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715451703434 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 3780 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 3780 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 3205 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 4172 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v" 348 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 3205 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 4172 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v" 611 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v" 611 -1 0 } } { "SoC/synthesis/submodules/SoC_timer0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_timer0.v" 166 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1715451703661 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1715451703662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451706537 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715451709052 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1715451709318 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1715451709318 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715451709394 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715451709394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451709495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/output_files/TopLevel.map.smsg " "Generated suppressed messages file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715451710077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715451711299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715451711299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4805 " "Implemented 4805 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715451712659 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715451712659 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4191 " "Implemented 4191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715451712659 ""} { "Info" "ICUT_CUT_TM_RAMS" "608 " "Implemented 608 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1715451712659 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715451712659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715451712894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 23:51:52 2024 " "Processing ended: Sat May 11 23:51:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715451712894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715451712894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715451712894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715451712894 ""}
