# RISC CPU Design (VHDL)

> ðŸš€ This project demonstrates a working RISC-style CPU designed in VHDL, including ROM, RAM, ALU, and a 9-state control Finite State Machine.
> Simulated with GHDL + GTKWave.

![VHDL](https://img.shields.io/badge/language-VHDL-blue.svg)
![GHDL](https://img.shields.io/badge/simulator-GHDL-orange)

---

## ðŸ§  Architecture

A modular RISC CPU built with the following components:
- **Program ROM** (`ProgramROM.vhd`) â€” 256Ã—16-bit instruction memory
- **Data RAM** (`DataRAM.vhd`) â€” 256Ã—16-bit data memory
- **ALU** (`alu.vhd`) â€” Supports arithmetic, logic, and shift operations
- **Register File** â€” 6 general-purpose registers (RAâ€“RE) + stack pointer
- **CPU Control** (`cpu.vhd`) â€” 9-state FSM manages the instruction lifecycle

---

## âš™ï¸ State Machine

1. **Start**: Initialization (8 cycles)
2. **Fetch**: Read instruction from ROM
3. **Execute-Setup**: Operand fetch & decode
4. **Execute-ALU**: ALU operation execution
5. **Execute-MemWait**: Handle memory latency
6. **Execute-Write**: Writeback phase
7. **Execute-Return-Pause**: Return instruction handling
8. **Halt**: Terminal state

---

## ðŸ§¾ Instruction Set Summary

| Category      | Instructions                                |
|---------------|---------------------------------------------|
| **Load/Store** | Direct, indexed memory access               |
| **Arithmetic** | `ADD`, `SUB` with overflow detection        |
| **Logic**      | `AND`, `OR`, `XOR`                          |
| **Shift**      | Logical and arithmetic shift, rotate        |
| **Branching**  | Conditional and unconditional branches      |
| **Stack**      | `PUSH`, `POP`, `CALL`, `RETURN`             |
| **I/O**        | Memory-mapped I/O operations                |

4-bit condition register supports Zero, Overflow, Negative, and Carry flags.

---

## ðŸ§ª Simulation & Testing

All components were tested using GHDL and analyzed using GTKWave.

### ALU Verification
Demonstrates correct operation of arithmetic and logic functions.

> _Figure: GTKWave output for `alu.vhd` simulation_

![GTKWave ALU](images/alu_gtkwave.png)

### Full CPU Test: Basic Instruction Execution
Tested using a sample program to validate instruction decoding, memory access, and control flow.

> _Figure: GTKWave simulation using `program.mif`_

![GTKWave Program](images/program_gtkwave.png)

### Stack Operation Test: Function Calls
Tests nested function calls and return operations using the stack.

> _Figure: GTKWave simulation using `testcall.mif`_

![GTKWave Call](images/testcall_gtkwave.png)

### Full Program: Fibonacci Generator
End-to-end validation of ALU, control flow, and stack using the Fibonacci algorithm.

> _Figure: GTKWave simulation using `fibonacci.mif`_

![GTKWave Fibonacci](images/fibonacci_gtkwave.png)
