Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Sep 13 12:28:30 2022
| Host         : jakob-G550JK running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          
TIMING-23  Warning   Combinational loop found       1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1600)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1600)
------------------------
 There are 1600 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    991.203        0.000                      0                  300        0.144        0.000                      0                  300        4.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       991.203        0.000                      0                  300        0.144        0.000                      0                  300        4.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      991.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             991.203ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 2.411ns (29.085%)  route 5.878ns (70.915%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 1004.796 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.547     5.098    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  vga_inst/hsync_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.616 f  vga_inst/hsync_inst/count_reg[8]/Q
                         net (fo=6, routed)           1.156     6.773    vga_inst/hsync_inst/count_reg[8]
    SLICE_X14Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.897 r  vga_inst/hsync_inst/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.897    vga_inst/hsync_inst/minusOp_carry_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.273 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.273    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.492 r  vga_inst/hsync_inst/minusOp_carry__0/O[0]
                         net (fo=2, routed)           1.009     8.500    vga_inst/hsync_inst/minusOp[9]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.325     8.825 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.802     9.627    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.327     9.954 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.954    vga_inst/hsync_inst_n_2
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.352 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.351    11.703    vga_inst/hsync_inst/CO[0]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.124    11.827 r  vga_inst/hsync_inst/VGA_R[0]_i_1/O
                         net (fo=12, routed)          1.561    13.388    vga_inst/hsync_inst_n_16
    SLICE_X31Y83         FDRE                                         r  vga_inst/VGA_R_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.425  1004.796    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  vga_inst/VGA_R_reg[3]/C
                         clock pessimism              0.259  1005.055    
                         clock uncertainty           -0.035  1005.020    
    SLICE_X31Y83         FDRE (Setup_fdre_C_R)       -0.429  1004.591    vga_inst/VGA_R_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.591    
                         arrival time                         -13.388    
  -------------------------------------------------------------------
                         slack                                991.203    

Slack (MET) :             991.468ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[0]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 2.411ns (30.301%)  route 5.546ns (69.699%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 1004.800 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.547     5.098    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  vga_inst/hsync_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.616 f  vga_inst/hsync_inst/count_reg[8]/Q
                         net (fo=6, routed)           1.156     6.773    vga_inst/hsync_inst/count_reg[8]
    SLICE_X14Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.897 r  vga_inst/hsync_inst/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.897    vga_inst/hsync_inst/minusOp_carry_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.273 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.273    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.492 r  vga_inst/hsync_inst/minusOp_carry__0/O[0]
                         net (fo=2, routed)           1.009     8.500    vga_inst/hsync_inst/minusOp[9]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.325     8.825 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.802     9.627    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.327     9.954 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.954    vga_inst/hsync_inst_n_2
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.352 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.351    11.703    vga_inst/hsync_inst/CO[0]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.124    11.827 r  vga_inst/hsync_inst/VGA_R[0]_i_1/O
                         net (fo=12, routed)          1.229    13.055    vga_inst/hsync_inst_n_16
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[0]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.429  1004.800    vga_inst/clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[0]_lopt_replica_2/C
                         clock pessimism              0.188  1004.988    
                         clock uncertainty           -0.035  1004.953    
    SLICE_X40Y85         FDRE (Setup_fdre_C_R)       -0.429  1004.524    vga_inst/VGA_R_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1004.524    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                991.468    

Slack (MET) :             991.468ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 2.411ns (30.301%)  route 5.546ns (69.699%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 1004.800 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.547     5.098    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  vga_inst/hsync_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.616 f  vga_inst/hsync_inst/count_reg[8]/Q
                         net (fo=6, routed)           1.156     6.773    vga_inst/hsync_inst/count_reg[8]
    SLICE_X14Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.897 r  vga_inst/hsync_inst/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.897    vga_inst/hsync_inst/minusOp_carry_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.273 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.273    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.492 r  vga_inst/hsync_inst/minusOp_carry__0/O[0]
                         net (fo=2, routed)           1.009     8.500    vga_inst/hsync_inst/minusOp[9]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.325     8.825 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.802     9.627    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.327     9.954 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.954    vga_inst/hsync_inst_n_2
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.352 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.351    11.703    vga_inst/hsync_inst/CO[0]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.124    11.827 r  vga_inst/hsync_inst/VGA_R[0]_i_1/O
                         net (fo=12, routed)          1.229    13.055    vga_inst/hsync_inst_n_16
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.429  1004.800    vga_inst/clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[2]/C
                         clock pessimism              0.188  1004.988    
                         clock uncertainty           -0.035  1004.953    
    SLICE_X40Y85         FDRE (Setup_fdre_C_R)       -0.429  1004.524    vga_inst/VGA_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.524    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                991.468    

Slack (MET) :             991.468ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 2.411ns (30.301%)  route 5.546ns (69.699%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 1004.800 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.547     5.098    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  vga_inst/hsync_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.616 f  vga_inst/hsync_inst/count_reg[8]/Q
                         net (fo=6, routed)           1.156     6.773    vga_inst/hsync_inst/count_reg[8]
    SLICE_X14Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.897 r  vga_inst/hsync_inst/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.897    vga_inst/hsync_inst/minusOp_carry_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.273 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.273    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.492 r  vga_inst/hsync_inst/minusOp_carry__0/O[0]
                         net (fo=2, routed)           1.009     8.500    vga_inst/hsync_inst/minusOp[9]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.325     8.825 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.802     9.627    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.327     9.954 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.954    vga_inst/hsync_inst_n_2
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.352 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.351    11.703    vga_inst/hsync_inst/CO[0]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.124    11.827 r  vga_inst/hsync_inst/VGA_R[0]_i_1/O
                         net (fo=12, routed)          1.229    13.055    vga_inst/hsync_inst_n_16
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.429  1004.800    vga_inst/clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[2]_lopt_replica/C
                         clock pessimism              0.188  1004.988    
                         clock uncertainty           -0.035  1004.953    
    SLICE_X40Y85         FDRE (Setup_fdre_C_R)       -0.429  1004.524    vga_inst/VGA_R_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1004.524    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                991.468    

Slack (MET) :             991.468ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[2]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 2.411ns (30.301%)  route 5.546ns (69.699%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 1004.800 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.547     5.098    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  vga_inst/hsync_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.616 f  vga_inst/hsync_inst/count_reg[8]/Q
                         net (fo=6, routed)           1.156     6.773    vga_inst/hsync_inst/count_reg[8]
    SLICE_X14Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.897 r  vga_inst/hsync_inst/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.897    vga_inst/hsync_inst/minusOp_carry_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.273 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.273    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.492 r  vga_inst/hsync_inst/minusOp_carry__0/O[0]
                         net (fo=2, routed)           1.009     8.500    vga_inst/hsync_inst/minusOp[9]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.325     8.825 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.802     9.627    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.327     9.954 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.954    vga_inst/hsync_inst_n_2
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.352 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.351    11.703    vga_inst/hsync_inst/CO[0]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.124    11.827 r  vga_inst/hsync_inst/VGA_R[0]_i_1/O
                         net (fo=12, routed)          1.229    13.055    vga_inst/hsync_inst_n_16
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.429  1004.800    vga_inst/clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[2]_lopt_replica_2/C
                         clock pessimism              0.188  1004.988    
                         clock uncertainty           -0.035  1004.953    
    SLICE_X40Y85         FDRE (Setup_fdre_C_R)       -0.429  1004.524    vga_inst/VGA_R_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1004.524    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                991.468    

Slack (MET) :             991.473ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 2.411ns (30.317%)  route 5.542ns (69.683%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 1004.800 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.547     5.098    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  vga_inst/hsync_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.616 f  vga_inst/hsync_inst/count_reg[8]/Q
                         net (fo=6, routed)           1.156     6.773    vga_inst/hsync_inst/count_reg[8]
    SLICE_X14Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.897 r  vga_inst/hsync_inst/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.897    vga_inst/hsync_inst/minusOp_carry_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.273 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.273    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.492 r  vga_inst/hsync_inst/minusOp_carry__0/O[0]
                         net (fo=2, routed)           1.009     8.500    vga_inst/hsync_inst/minusOp[9]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.325     8.825 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.802     9.627    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.327     9.954 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.954    vga_inst/hsync_inst_n_2
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.352 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.351    11.703    vga_inst/hsync_inst/CO[0]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.124    11.827 r  vga_inst/hsync_inst/VGA_R[0]_i_1/O
                         net (fo=12, routed)          1.224    13.051    vga_inst/hsync_inst_n_16
    SLICE_X41Y85         FDRE                                         r  vga_inst/VGA_R_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.429  1004.800    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  vga_inst/VGA_R_reg[0]_lopt_replica/C
                         clock pessimism              0.188  1004.988    
                         clock uncertainty           -0.035  1004.953    
    SLICE_X41Y85         FDRE (Setup_fdre_C_R)       -0.429  1004.524    vga_inst/VGA_R_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1004.524    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                991.473    

Slack (MET) :             991.715ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 2.411ns (30.978%)  route 5.372ns (69.022%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 1004.801 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.547     5.098    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  vga_inst/hsync_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.616 f  vga_inst/hsync_inst/count_reg[8]/Q
                         net (fo=6, routed)           1.156     6.773    vga_inst/hsync_inst/count_reg[8]
    SLICE_X14Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.897 r  vga_inst/hsync_inst/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.897    vga_inst/hsync_inst/minusOp_carry_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.273 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.273    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.492 r  vga_inst/hsync_inst/minusOp_carry__0/O[0]
                         net (fo=2, routed)           1.009     8.500    vga_inst/hsync_inst/minusOp[9]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.325     8.825 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.802     9.627    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.327     9.954 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.954    vga_inst/hsync_inst_n_2
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.352 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.351    11.703    vga_inst/hsync_inst/CO[0]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.124    11.827 r  vga_inst/hsync_inst/VGA_R[0]_i_1/O
                         net (fo=12, routed)          1.055    12.881    vga_inst/hsync_inst_n_16
    SLICE_X31Y90         FDRE                                         r  vga_inst/VGA_R_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430  1004.801    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y90         FDRE                                         r  vga_inst/VGA_R_reg[3]_lopt_replica/C
                         clock pessimism              0.259  1005.060    
                         clock uncertainty           -0.035  1005.025    
    SLICE_X31Y90         FDRE (Setup_fdre_C_R)       -0.429  1004.596    vga_inst/VGA_R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1004.596    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                991.715    

Slack (MET) :             991.715ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 2.411ns (30.978%)  route 5.372ns (69.022%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 1004.801 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.547     5.098    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  vga_inst/hsync_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.616 f  vga_inst/hsync_inst/count_reg[8]/Q
                         net (fo=6, routed)           1.156     6.773    vga_inst/hsync_inst/count_reg[8]
    SLICE_X14Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.897 r  vga_inst/hsync_inst/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.897    vga_inst/hsync_inst/minusOp_carry_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.273 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.273    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.492 r  vga_inst/hsync_inst/minusOp_carry__0/O[0]
                         net (fo=2, routed)           1.009     8.500    vga_inst/hsync_inst/minusOp[9]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.325     8.825 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.802     9.627    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.327     9.954 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.954    vga_inst/hsync_inst_n_2
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.352 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.351    11.703    vga_inst/hsync_inst/CO[0]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.124    11.827 r  vga_inst/hsync_inst/VGA_R[0]_i_1/O
                         net (fo=12, routed)          1.055    12.881    vga_inst/hsync_inst_n_16
    SLICE_X31Y90         FDRE                                         r  vga_inst/VGA_R_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430  1004.801    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y90         FDRE                                         r  vga_inst/VGA_R_reg[3]_lopt_replica_2/C
                         clock pessimism              0.259  1005.060    
                         clock uncertainty           -0.035  1005.025    
    SLICE_X31Y90         FDRE (Setup_fdre_C_R)       -0.429  1004.596    vga_inst/VGA_R_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1004.596    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                991.715    

Slack (MET) :             991.720ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 2.411ns (30.925%)  route 5.385ns (69.075%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 1004.806 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.547     5.098    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  vga_inst/hsync_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.616 f  vga_inst/hsync_inst/count_reg[8]/Q
                         net (fo=6, routed)           1.156     6.773    vga_inst/hsync_inst/count_reg[8]
    SLICE_X14Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.897 r  vga_inst/hsync_inst/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.897    vga_inst/hsync_inst/minusOp_carry_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.273 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.273    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.492 r  vga_inst/hsync_inst/minusOp_carry__0/O[0]
                         net (fo=2, routed)           1.009     8.500    vga_inst/hsync_inst/minusOp[9]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.325     8.825 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.802     9.627    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.327     9.954 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.954    vga_inst/hsync_inst_n_2
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.352 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.351    11.703    vga_inst/hsync_inst/CO[0]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.124    11.827 r  vga_inst/hsync_inst/VGA_R[0]_i_1/O
                         net (fo=12, routed)          1.068    12.895    vga_inst/hsync_inst_n_16
    SLICE_X15Y90         FDRE                                         r  vga_inst/VGA_R_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.435  1004.806    vga_inst/clk_IBUF_BUFG
    SLICE_X15Y90         FDRE                                         r  vga_inst/VGA_R_reg[1]_lopt_replica/C
                         clock pessimism              0.273  1005.079    
                         clock uncertainty           -0.035  1005.044    
    SLICE_X15Y90         FDRE (Setup_fdre_C_R)       -0.429  1004.615    vga_inst/VGA_R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1004.615    
                         arrival time                         -12.895    
  -------------------------------------------------------------------
                         slack                                991.720    

Slack (MET) :             991.720ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[1]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 2.411ns (30.925%)  route 5.385ns (69.075%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 1004.806 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.547     5.098    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  vga_inst/hsync_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.616 f  vga_inst/hsync_inst/count_reg[8]/Q
                         net (fo=6, routed)           1.156     6.773    vga_inst/hsync_inst/count_reg[8]
    SLICE_X14Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.897 r  vga_inst/hsync_inst/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.897    vga_inst/hsync_inst/minusOp_carry_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.273 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.273    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.492 r  vga_inst/hsync_inst/minusOp_carry__0/O[0]
                         net (fo=2, routed)           1.009     8.500    vga_inst/hsync_inst/minusOp[9]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.325     8.825 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.802     9.627    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.327     9.954 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.954    vga_inst/hsync_inst_n_2
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.352 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.351    11.703    vga_inst/hsync_inst/CO[0]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.124    11.827 r  vga_inst/hsync_inst/VGA_R[0]_i_1/O
                         net (fo=12, routed)          1.068    12.895    vga_inst/hsync_inst_n_16
    SLICE_X15Y90         FDRE                                         r  vga_inst/VGA_R_reg[1]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.435  1004.806    vga_inst/clk_IBUF_BUFG
    SLICE_X15Y90         FDRE                                         r  vga_inst/VGA_R_reg[1]_lopt_replica_2/C
                         clock pessimism              0.273  1005.079    
                         clock uncertainty           -0.035  1005.044    
    SLICE_X15Y90         FDRE (Setup_fdre_C_R)       -0.429  1004.615    vga_inst/VGA_R_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1004.615    
                         arrival time                         -12.895    
  -------------------------------------------------------------------
                         slack                                991.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vga_inst/vsync_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/vsync_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.558     1.471    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  vga_inst/vsync_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_inst/vsync_inst/count_reg[0]/Q
                         net (fo=9, routed)           0.099     1.712    vga_inst/vsync_inst/count_reg[0]
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.048     1.760 r  vga_inst/vsync_inst/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.760    vga_inst/vsync_inst/plusOp__1[3]
    SLICE_X12Y84         FDRE                                         r  vga_inst/vsync_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.984    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  vga_inst/vsync_inst/count_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.131     1.615    vga_inst/vsync_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 num_handler/number_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.558     1.471    num_handler/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  num_handler/number_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  num_handler/number_reg[25]/Q
                         net (fo=1, routed)           0.115     1.728    display_inst/Q[25]
    SLICE_X9Y64          FDRE                                         r  display_inst/memory_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.985    display_inst/clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  display_inst/memory_reg[25]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X9Y64          FDRE (Hold_fdre_C_D)         0.076     1.582    display_inst/memory_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 num_handler/number_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.560     1.473    num_handler/clk_IBUF_BUFG
    SLICE_X11Y61         FDRE                                         r  num_handler/number_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  num_handler/number_reg[23]/Q
                         net (fo=1, routed)           0.116     1.730    display_inst/Q[23]
    SLICE_X9Y61          FDRE                                         r  display_inst/memory_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.830     1.988    display_inst/clk_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  display_inst/memory_reg[23]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.070     1.579    display_inst/memory_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_inst/vsync_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/vsync_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.558     1.471    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  vga_inst/vsync_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_inst/vsync_inst/count_reg[0]/Q
                         net (fo=9, routed)           0.099     1.712    vga_inst/vsync_inst/count_reg[0]
    SLICE_X12Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.757 r  vga_inst/vsync_inst/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    vga_inst/vsync_inst/plusOp__1[2]
    SLICE_X12Y84         FDRE                                         r  vga_inst/vsync_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.984    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  vga_inst/vsync_inst/count_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.120     1.604    vga_inst/vsync_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 num_handler/number_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.560     1.473    num_handler/clk_IBUF_BUFG
    SLICE_X11Y61         FDRE                                         r  num_handler/number_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  num_handler/number_reg[22]/Q
                         net (fo=1, routed)           0.117     1.731    display_inst/Q[22]
    SLICE_X8Y61          FDRE                                         r  display_inst/memory_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.830     1.988    display_inst/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  display_inst/memory_reg[22]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.059     1.568    display_inst/memory_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 num_handler/number_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.055%)  route 0.114ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.558     1.471    num_handler/clk_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  num_handler/number_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  num_handler/number_reg[18]/Q
                         net (fo=1, routed)           0.114     1.749    display_inst/Q[18]
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.985    display_inst/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[18]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.076     1.582    display_inst/memory_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 num_handler/number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.559     1.472    num_handler/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  num_handler/number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  num_handler/number_reg[2]/Q
                         net (fo=1, routed)           0.110     1.723    display_inst/Q[2]
    SLICE_X9Y61          FDRE                                         r  display_inst/memory_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.830     1.988    display_inst/clk_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  display_inst/memory_reg[2]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.066     1.555    display_inst/memory_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 num_handler/number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.558     1.471    num_handler/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  num_handler/number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  num_handler/number_reg[8]/Q
                         net (fo=1, routed)           0.110     1.722    display_inst/Q[8]
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.985    display_inst/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[8]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.064     1.550    display_inst/memory_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 num_handler/number_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.558     1.471    num_handler/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  num_handler/number_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  num_handler/number_reg[9]/Q
                         net (fo=1, routed)           0.110     1.722    display_inst/Q[9]
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.985    display_inst/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[9]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.064     1.550    display_inst/memory_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 num_handler/number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.559     1.472    num_handler/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  num_handler/number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  num_handler/number_reg[4]/Q
                         net (fo=1, routed)           0.112     1.725    display_inst/Q[4]
    SLICE_X8Y63          FDRE                                         r  display_inst/memory_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.985    display_inst/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_inst/memory_reg[4]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.064     1.550    display_inst/memory_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X8Y64     display_inst/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X8Y61     display_inst/index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X8Y61     display_inst/index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X8Y62     display_inst/memory_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X8Y62     display_inst/memory_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X10Y63    display_inst/memory_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X8Y64     display_inst/memory_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X10Y65    display_inst/memory_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X8Y62     display_inst/memory_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y64     display_inst/index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y64     display_inst/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y61     display_inst/index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y61     display_inst/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y61     display_inst/index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y61     display_inst/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y62     display_inst/memory_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y62     display_inst/memory_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y62     display_inst/memory_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y62     display_inst/memory_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y64     display_inst/index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y64     display_inst/index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     display_inst/index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     display_inst/index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     display_inst/index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     display_inst/index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y62     display_inst/memory_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y62     display_inst/memory_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y62     display_inst/memory_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y62     display_inst/memory_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.168ns  (logic 5.393ns (28.136%)  route 13.775ns (71.864%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=1623, routed)       11.413    12.919    rst_IBUF
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.150    13.069 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.362    15.431    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.737    19.168 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.168    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.585ns  (logic 5.414ns (29.133%)  route 13.170ns (70.867%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        9.285    10.791    display_inst/rst_IBUF
    SLICE_X8Y61          LUT4 (Prop_lut4_I3_O)        0.150    10.941 r  display_inst/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.886    14.826    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.759    18.585 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.585    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.255ns  (logic 5.174ns (28.345%)  route 13.080ns (71.655%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=1623, routed)       11.413    12.919    rst_IBUF
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124    13.043 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668    14.710    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.544    18.255 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.255    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.118ns  (logic 5.382ns (29.705%)  route 12.736ns (70.295%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        9.259    10.765    display_inst/rst_IBUF
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.150    10.915 r  display_inst/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.477    14.392    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    18.118 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.118    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.931ns  (logic 5.403ns (30.132%)  route 12.528ns (69.868%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        9.571    11.077    display_inst/rst_IBUF
    SLICE_X8Y61          LUT4 (Prop_lut4_I3_O)        0.153    11.230 r  display_inst/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.957    14.186    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.744    17.931 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.931    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.631ns  (logic 5.176ns (29.357%)  route 12.455ns (70.643%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        9.259    10.765    display_inst/rst_IBUF
    SLICE_X9Y61          LUT4 (Prop_lut4_I2_O)        0.124    10.889 r  display_inst/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.196    14.085    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    17.631 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.631    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.547ns  (logic 5.165ns (29.434%)  route 12.382ns (70.566%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        9.571    11.077    display_inst/rst_IBUF
    SLICE_X8Y61          LUT4 (Prop_lut4_I1_O)        0.124    11.201 r  display_inst/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.811    14.012    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.535    17.547 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.547    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.206ns  (logic 5.176ns (30.083%)  route 12.030ns (69.917%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        8.663    10.169    uart_comm/rst_IBUF
    SLICE_X12Y64         LUT6 (Prop_lut6_I1_O)        0.124    10.293 r  uart_comm/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.367    13.660    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    17.206 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    17.206    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.989ns  (logic 5.404ns (31.811%)  route 11.585ns (68.189%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        9.287    10.793    display_inst/rst_IBUF
    SLICE_X8Y61          LUT4 (Prop_lut4_I2_O)        0.148    10.941 r  display_inst/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.298    13.239    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.751    16.989 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.989    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.772ns  (logic 5.185ns (30.915%)  route 11.587ns (69.085%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        9.287    10.793    display_inst/rst_IBUF
    SLICE_X8Y61          LUT4 (Prop_lut4_I2_O)        0.124    10.917 r  display_inst/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.300    13.217    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.555    16.772 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.772    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.532ns (60.388%)  route 1.005ns (39.612%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  SW_IBUF[4]_inst/O
                         net (fo=25, routed)          0.686     0.928    SW_IBUF[4]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.292    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.245     2.537 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.537    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.588ns (62.229%)  route 0.964ns (37.771%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          0.569     0.828    SW_IBUF[0]
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.042     0.870 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.264    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.287     2.551 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.551    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.517ns (57.587%)  route 1.117ns (42.413%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=29, routed)          0.726     0.964    SW_IBUF[2]
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.045     1.009 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.400    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     2.634 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.634    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.599ns (59.879%)  route 1.071ns (40.121%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[5]_inst/O
                         net (fo=26, routed)          0.423     0.682    SW_IBUF[5]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.042     0.724 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.648     1.372    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.298     2.670 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.670    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.541ns (57.632%)  route 1.133ns (42.368%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=21, routed)          0.641     0.893    SW_IBUF[1]
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.045     0.938 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.430    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.674 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.674    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.238ns  (logic 1.576ns (48.664%)  route 1.662ns (51.336%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          0.948     1.185    SW_IBUF[3]
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.045     1.230 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.714     1.944    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.294     3.238 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.238    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_CTS
                            (input port)
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.844ns  (logic 1.534ns (39.904%)  route 2.310ns (60.096%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  UART_CTS (IN)
                         net (fo=0)                   0.000     0.000    UART_CTS
    D3                   IBUF (Prop_ibuf_I_O)         0.256     0.256 f  UART_CTS_IBUF_inst/O
                         net (fo=4, routed)           1.683     1.940    UART_CTS_IBUF
    SLICE_X0Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.985 r  LED16_R_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.627     2.611    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     3.844 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.844    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.264ns  (logic 1.565ns (24.984%)  route 4.699ns (75.016%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        4.223     4.496    display_inst/rst_IBUF
    SLICE_X8Y61          LUT4 (Prop_lut4_I2_O)        0.045     4.541 r  display_inst/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.476     5.017    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     6.264 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.264    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.444ns  (logic 1.574ns (24.430%)  route 4.870ns (75.570%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        4.223     4.496    display_inst/rst_IBUF
    SLICE_X8Y61          LUT4 (Prop_lut4_I2_O)        0.045     4.541 r  display_inst/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.647     5.188    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     6.444 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.444    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.496ns  (logic 1.630ns (25.086%)  route 4.867ns (74.914%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        4.223     4.496    display_inst/rst_IBUF
    SLICE_X8Y61          LUT4 (Prop_lut4_I2_O)        0.043     4.539 r  display_inst/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.644     5.183    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.313     6.496 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.496    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/memory_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.362ns  (logic 5.057ns (44.505%)  route 6.305ns (55.495%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.550     5.101    display_inst/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478     5.579 r  display_inst/memory_reg[29]/Q
                         net (fo=1, routed)           1.113     6.692    display_inst/data7[1]
    SLICE_X9Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.993 r  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.993    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.217     7.210 r  display_inst/CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.256     8.466    display_inst/digit[1]
    SLICE_X6Y63          LUT4 (Prop_lut4_I2_O)        0.321     8.787 r  display_inst/CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.937    12.724    CA_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.740    16.463 r  CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.463    CA[1]
    R10                                                               r  CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/memory_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.721ns  (logic 5.067ns (47.268%)  route 5.653ns (52.732%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.550     5.101    display_inst/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478     5.579 r  display_inst/memory_reg[29]/Q
                         net (fo=1, routed)           1.113     6.692    display_inst/data7[1]
    SLICE_X9Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.993 r  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.993    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.217     7.210 r  display_inst/CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.301     8.511    display_inst/digit[1]
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.328     8.839 r  display_inst/CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.240    12.079    CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.743    15.822 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.822    CA[5]
    T11                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/memory_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.351ns  (logic 4.834ns (46.707%)  route 5.516ns (53.293%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.550     5.101    display_inst/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478     5.579 r  display_inst/memory_reg[29]/Q
                         net (fo=1, routed)           1.113     6.692    display_inst/data7[1]
    SLICE_X9Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.993 r  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.993    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.217     7.210 r  display_inst/CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.256     8.466    display_inst/digit[1]
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.299     8.765 r  display_inst/CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.148    11.913    CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    15.452 r  CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.452    CA[0]
    T10                                                               r  CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/memory_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 4.813ns (46.547%)  route 5.527ns (53.453%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.550     5.101    display_inst/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478     5.579 f  display_inst/memory_reg[29]/Q
                         net (fo=1, routed)           1.113     6.692    display_inst/data7[1]
    SLICE_X9Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.993 f  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.993    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.217     7.210 f  display_inst/CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.301     8.511    display_inst/digit[1]
    SLICE_X6Y63          LUT4 (Prop_lut4_I1_O)        0.299     8.810 r  display_inst/CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.113    11.923    CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    15.441 r  CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.441    CA[4]
    P15                                                               r  CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/memory_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.409ns  (logic 5.083ns (54.019%)  route 4.326ns (45.981%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.550     5.101    display_inst/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478     5.579 r  display_inst/memory_reg[29]/Q
                         net (fo=1, routed)           1.113     6.692    display_inst/data7[1]
    SLICE_X9Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.993 r  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.993    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.217     7.210 r  display_inst/CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.248     8.458    display_inst/digit[1]
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.327     8.785 r  display_inst/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.966    10.751    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.760    14.510 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.510    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/memory_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.258ns  (logic 4.801ns (51.851%)  route 4.458ns (48.149%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.550     5.101    display_inst/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  display_inst/memory_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478     5.579 r  display_inst/memory_reg[29]/Q
                         net (fo=1, routed)           1.113     6.692    display_inst/data7[1]
    SLICE_X9Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.993 r  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.993    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.217     7.210 r  display_inst/CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.248     8.458    display_inst/digit[1]
    SLICE_X6Y63          LUT4 (Prop_lut4_I2_O)        0.299     8.757 r  display_inst/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.097    10.854    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    14.360 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.360    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/memory_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.238ns  (logic 4.691ns (50.787%)  route 4.546ns (49.213%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.552     5.103    display_inst/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  display_inst/memory_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518     5.621 r  display_inst/memory_reg[22]/Q
                         net (fo=1, routed)           0.970     6.591    display_inst/data5[2]
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124     6.715 r  display_inst/CA_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     6.715    display_inst/CA_OBUF[6]_inst_i_11_n_0
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I1_O)      0.214     6.929 r  display_inst/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.104     8.033    display_inst/digit[2]
    SLICE_X6Y63          LUT4 (Prop_lut4_I2_O)        0.297     8.330 r  display_inst/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.472    10.803    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    14.341 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.341    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.176ns  (logic 4.429ns (48.261%)  route 4.748ns (51.739%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.552     5.103    display_inst/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  display_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518     5.621 f  display_inst/index_reg[1]/Q
                         net (fo=18, routed)          0.862     6.483    display_inst/index[1]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.152     6.635 r  display_inst/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.886    10.521    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.759    14.280 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.280    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.711ns  (logic 4.530ns (52.002%)  route 4.181ns (47.998%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.552     5.103    display_inst/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  display_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.478     5.581 f  display_inst/index_reg[2]/Q
                         net (fo=13, routed)          0.704     6.286    display_inst/index[2]
    SLICE_X9Y61          LUT4 (Prop_lut4_I2_O)        0.326     6.612 r  display_inst/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.477    10.089    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    13.815 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.815    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 4.415ns (52.377%)  route 4.014ns (47.623%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.550     5.101    display_inst/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  display_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.518     5.619 f  display_inst/index_reg[0]/Q
                         net (fo=19, routed)          1.057     6.677    display_inst/index[0]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.153     6.830 r  display_inst/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.957     9.787    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.744    13.531 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.531    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/hsync_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.410ns (70.185%)  route 0.599ns (29.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.558     1.471    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  vga_inst/hsync_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_inst/hsync_inst/q_reg/Q
                         net (fo=2, routed)           0.599     2.212    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     3.481 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.481    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vsync_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.405ns (68.670%)  route 0.641ns (31.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.557     1.470    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  vga_inst/vsync_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_inst/vsync_inst/q_reg/Q
                         net (fo=1, routed)           0.641     2.252    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.264     3.516 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.516    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.408ns (66.434%)  route 0.712ns (33.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.554     1.467    vga_inst/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  vga_inst/VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vga_inst/VGA_R_reg[0]/Q
                         net (fo=1, routed)           0.712     2.320    VGA_B_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.267     3.587 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.587    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.493ns (69.237%)  route 0.663ns (30.763%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.560     1.473    display_inst/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  display_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  display_inst/index_reg[2]/Q
                         net (fo=13, routed)          0.187     1.809    display_inst/index[2]
    SLICE_X8Y61          LUT4 (Prop_lut4_I3_O)        0.098     1.907 r  display_inst/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.476     2.383    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.629 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.629    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.385ns (62.730%)  route 0.823ns (37.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.555     1.468    vga_inst/clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  vga_inst/VGA_R_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.823     2.433    lopt_6
    D7                   OBUF (Prop_obuf_I_O)         1.244     3.677 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.677    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.401ns (62.550%)  route 0.839ns (37.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.555     1.468    vga_inst/clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  vga_inst/VGA_R_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.839     2.448    lopt_7
    B6                   OBUF (Prop_obuf_I_O)         1.260     3.708 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.708    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.402ns (60.920%)  route 0.900ns (39.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.554     1.467    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  vga_inst/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vga_inst/VGA_R_reg[3]/Q
                         net (fo=1, routed)           0.900     2.508    VGA_B_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.261     3.770 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.770    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.402ns (60.131%)  route 0.929ns (39.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.558     1.471    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y90         FDRE                                         r  vga_inst/VGA_R_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_inst/VGA_R_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.929     2.542    lopt_10
    A6                   OBUF (Prop_obuf_I_O)         1.261     3.803 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.803    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.388ns (59.420%)  route 0.948ns (40.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.555     1.468    vga_inst/clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  vga_inst/VGA_R_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.948     2.557    lopt_1
    C6                   OBUF (Prop_obuf_I_O)         1.247     3.804 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.804    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.386ns (59.344%)  route 0.950ns (40.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.555     1.468    vga_inst/clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  vga_inst/VGA_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  vga_inst/VGA_R_reg[2]/Q
                         net (fo=1, routed)           0.950     2.559    VGA_B_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.245     3.804 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.804    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[4].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.136ns  (logic 2.558ns (8.488%)  route 27.578ns (91.512%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)       23.327    24.833    random_byte_inst/generate_bits[4].rand_bit/generate_oscillators[11].oscillator_group.oscil/rst_IBUF
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.118    24.951 r  random_byte_inst/generate_bits[4].rand_bit/generate_oscillators[11].oscillator_group.oscil/chain_inferred_i_11__1057/O
                         net (fo=1, routed)           0.851    25.802    random_byte_inst/generate_bits[4].rand_bit/generate_oscillators[11].oscillator_group.oscil/chain[0]
    SLICE_X28Y60         LUT1 (Prop_lut1_I0_O)        0.354    26.156 r  random_byte_inst/generate_bits[4].rand_bit/generate_oscillators[11].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.972    27.128    random_byte_inst/generate_bits[4].rand_bit/oscillators[11]
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.332    27.460 r  random_byte_inst/generate_bits[4].rand_bit/output_i_10/O
                         net (fo=1, routed)           1.167    28.626    random_byte_inst/generate_bits[4].rand_bit/output_i_10_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    28.750 r  random_byte_inst/generate_bits[4].rand_bit/output_i_2/O
                         net (fo=1, routed)           1.261    30.012    random_byte_inst/generate_bits[4].rand_bit/output_i_2_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    30.136 r  random_byte_inst/generate_bits[4].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    30.136    random_byte_inst/generate_bits[4].rand_bit/output_i_1_n_0
    SLICE_X7Y65          FDRE                                         r  random_byte_inst/generate_bits[4].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.498     4.869    random_byte_inst/generate_bits[4].rand_bit/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  random_byte_inst/generate_bits[4].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[0].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.754ns  (logic 2.126ns (7.393%)  route 26.628ns (92.607%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)       23.186    24.692    random_byte_inst/generate_bits[0].rand_bit/generate_oscillators[99].oscillator_group.oscil/rst_IBUF
    SLICE_X28Y59         LUT2 (Prop_lut2_I1_O)        0.124    24.816 r  random_byte_inst/generate_bits[0].rand_bit/generate_oscillators[99].oscillator_group.oscil/chain_inferred_i_19__9/O
                         net (fo=1, routed)           0.997    25.812    random_byte_inst/generate_bits[0].rand_bit/generate_oscillators[99].oscillator_group.oscil/chain[0]
    SLICE_X34Y60         LUT1 (Prop_lut1_I0_O)        0.124    25.936 r  random_byte_inst/generate_bits[0].rand_bit/generate_oscillators[99].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           1.014    26.951    random_byte_inst/generate_bits[0].rand_bit/oscillators[99]
    SLICE_X37Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.075 r  random_byte_inst/generate_bits[0].rand_bit/output_i_35/O
                         net (fo=1, routed)           0.797    27.872    random_byte_inst/generate_bits[0].rand_bit/output_i_35_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.124    27.996 r  random_byte_inst/generate_bits[0].rand_bit/output_i_7/O
                         net (fo=1, routed)           0.634    28.630    random_byte_inst/generate_bits[0].rand_bit/output_i_7_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.754 r  random_byte_inst/generate_bits[0].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    28.754    random_byte_inst/generate_bits[0].rand_bit/output_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  random_byte_inst/generate_bits[0].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.427     4.798    random_byte_inst/generate_bits[0].rand_bit/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  random_byte_inst/generate_bits[0].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[7].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.515ns  (logic 2.555ns (8.960%)  route 25.960ns (91.040%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)       22.562    24.068    random_byte_inst/generate_bits[7].rand_bit/generate_oscillators[137].oscillator_group.oscil/rst_IBUF
    SLICE_X35Y56         LUT2 (Prop_lut2_I1_O)        0.118    24.186 r  random_byte_inst/generate_bits[7].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_13__785/O
                         net (fo=1, routed)           0.436    24.622    random_byte_inst/generate_bits[7].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain[0]
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.351    24.973 r  random_byte_inst/generate_bits[7].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           1.063    26.036    random_byte_inst/generate_bits[7].rand_bit/oscillators[137]
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.332    26.368 r  random_byte_inst/generate_bits[7].rand_bit/output_i_17/O
                         net (fo=1, routed)           0.957    27.326    random_byte_inst/generate_bits[7].rand_bit/output_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.450 r  random_byte_inst/generate_bits[7].rand_bit/output_i_4/O
                         net (fo=1, routed)           0.941    28.391    random_byte_inst/generate_bits[7].rand_bit/output_i_4_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    28.515 r  random_byte_inst/generate_bits[7].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    28.515    random_byte_inst/generate_bits[7].rand_bit/p_0_in
    SLICE_X40Y53         FDRE                                         r  random_byte_inst/generate_bits[7].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.434     4.805    random_byte_inst/generate_bits[7].rand_bit/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  random_byte_inst/generate_bits[7].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[6].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.250ns  (logic 2.589ns (9.164%)  route 25.661ns (90.836%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)       21.877    23.383    random_byte_inst/generate_bits[6].rand_bit/generate_oscillators[86].oscillator_group.oscil/rst_IBUF
    SLICE_X31Y35         LUT2 (Prop_lut2_I1_O)        0.152    23.535 r  random_byte_inst/generate_bits[6].rand_bit/generate_oscillators[86].oscillator_group.oscil/chain_inferred_i_11__1147/O
                         net (fo=1, routed)           0.436    23.971    random_byte_inst/generate_bits[6].rand_bit/generate_oscillators[86].oscillator_group.oscil/chain[0]
    SLICE_X31Y35         LUT1 (Prop_lut1_I0_O)        0.351    24.322 r  random_byte_inst/generate_bits[6].rand_bit/generate_oscillators[86].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.871    25.193    random_byte_inst/generate_bits[6].rand_bit/oscillators[86]
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.332    25.525 r  random_byte_inst/generate_bits[6].rand_bit/output_i_40/O
                         net (fo=1, routed)           0.818    26.343    random_byte_inst/generate_bits[6].rand_bit/output_i_40_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.467 r  random_byte_inst/generate_bits[6].rand_bit/output_i_7/O
                         net (fo=1, routed)           1.659    28.126    random_byte_inst/generate_bits[6].rand_bit/output_i_7_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124    28.250 r  random_byte_inst/generate_bits[6].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    28.250    random_byte_inst/generate_bits[6].rand_bit/output_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  random_byte_inst/generate_bits[6].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.454     4.826    random_byte_inst/generate_bits[6].rand_bit/clk_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  random_byte_inst/generate_bits[6].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[2].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.040ns  (logic 2.126ns (10.104%)  route 18.914ns (89.896%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)       14.414    15.920    random_byte_inst/generate_bits[2].rand_bit/generate_oscillators[131].oscillator_group.oscil/rst_IBUF
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.124    16.044 r  random_byte_inst/generate_bits[2].rand_bit/generate_oscillators[131].oscillator_group.oscil/chain_inferred_i_11__1005/O
                         net (fo=1, routed)           1.046    17.090    random_byte_inst/generate_bits[2].rand_bit/generate_oscillators[131].oscillator_group.oscil/chain[0]
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.214 r  random_byte_inst/generate_bits[2].rand_bit/generate_oscillators[131].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.815    18.028    random_byte_inst/generate_bits[2].rand_bit/oscillators[131]
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.152 r  random_byte_inst/generate_bits[2].rand_bit/output_i_21/O
                         net (fo=1, routed)           1.097    19.249    random_byte_inst/generate_bits[2].rand_bit/output_i_21_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I4_O)        0.124    19.373 r  random_byte_inst/generate_bits[2].rand_bit/output_i_4/O
                         net (fo=1, routed)           1.542    20.916    random_byte_inst/generate_bits[2].rand_bit/output_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    21.040 r  random_byte_inst/generate_bits[2].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    21.040    random_byte_inst/generate_bits[2].rand_bit/output_i_1_n_0
    SLICE_X43Y80         FDRE                                         r  random_byte_inst/generate_bits[2].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.423     4.794    random_byte_inst/generate_bits[2].rand_bit/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  random_byte_inst/generate_bits[2].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[1].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.067ns  (logic 2.126ns (12.456%)  route 14.941ns (87.544%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)       11.164    12.670    random_byte_inst/generate_bits[1].rand_bit/generate_oscillators[18].oscillator_group.oscil/rst_IBUF
    SLICE_X36Y124        LUT2 (Prop_lut2_I1_O)        0.124    12.794 r  random_byte_inst/generate_bits[1].rand_bit/generate_oscillators[18].oscillator_group.oscil/chain_inferred_i_17__600/O
                         net (fo=1, routed)           0.403    13.198    random_byte_inst/generate_bits[1].rand_bit/generate_oscillators[18].oscillator_group.oscil/chain[0]
    SLICE_X37Y124        LUT1 (Prop_lut1_I0_O)        0.124    13.322 r  random_byte_inst/generate_bits[1].rand_bit/generate_oscillators[18].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           1.165    14.487    random_byte_inst/generate_bits[1].rand_bit/oscillators[18]
    SLICE_X34Y120        LUT6 (Prop_lut6_I3_O)        0.124    14.611 r  random_byte_inst/generate_bits[1].rand_bit/output_i_12/O
                         net (fo=1, routed)           0.877    15.488    random_byte_inst/generate_bits[1].rand_bit/output_i_12_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I4_O)        0.124    15.612 r  random_byte_inst/generate_bits[1].rand_bit/output_i_2/O
                         net (fo=1, routed)           1.331    16.943    random_byte_inst/generate_bits[1].rand_bit/output_i_2_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.067 r  random_byte_inst/generate_bits[1].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    17.067    random_byte_inst/generate_bits[1].rand_bit/output_i_1_n_0
    SLICE_X12Y117        FDRE                                         r  random_byte_inst/generate_bits[1].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.604     4.975    random_byte_inst/generate_bits[1].rand_bit/clk_IBUF_BUFG
    SLICE_X12Y117        FDRE                                         r  random_byte_inst/generate_bits[1].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[5].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.918ns  (logic 2.359ns (13.943%)  route 14.559ns (86.057%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)       10.191    11.697    random_byte_inst/generate_bits[5].rand_bit/generate_oscillators[23].oscillator_group.oscil/rst_IBUF
    SLICE_X28Y82         LUT2 (Prop_lut2_I1_O)        0.124    11.821 r  random_byte_inst/generate_bits[5].rand_bit/generate_oscillators[23].oscillator_group.oscil/chain_inferred_i_17__436/O
                         net (fo=1, routed)           1.298    13.119    random_byte_inst/generate_bits[5].rand_bit/generate_oscillators[23].oscillator_group.oscil/chain[0]
    SLICE_X15Y80         LUT1 (Prop_lut1_I0_O)        0.154    13.273 r  random_byte_inst/generate_bits[5].rand_bit/generate_oscillators[23].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           1.130    14.403    random_byte_inst/generate_bits[5].rand_bit/oscillators[23]
    SLICE_X12Y80         LUT6 (Prop_lut6_I1_O)        0.327    14.730 r  random_byte_inst/generate_bits[5].rand_bit/output_i_12/O
                         net (fo=1, routed)           0.913    15.643    random_byte_inst/generate_bits[5].rand_bit/output_i_12_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.767 r  random_byte_inst/generate_bits[5].rand_bit/output_i_2/O
                         net (fo=1, routed)           1.027    16.794    random_byte_inst/generate_bits[5].rand_bit/output_i_2_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  random_byte_inst/generate_bits[5].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    16.918    random_byte_inst/generate_bits[5].rand_bit/output_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  random_byte_inst/generate_bits[5].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.433     4.804    random_byte_inst/generate_bits[5].rand_bit/clk_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  random_byte_inst/generate_bits[5].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[3].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.337ns  (logic 2.126ns (13.861%)  route 13.211ns (86.139%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1623, routed)        9.565    11.071    random_byte_inst/generate_bits[3].rand_bit/generate_oscillators[42].oscillator_group.oscil/rst_IBUF
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.124    11.195 r  random_byte_inst/generate_bits[3].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_13__883/O
                         net (fo=1, routed)           0.821    12.015    random_byte_inst/generate_bits[3].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain[0]
    SLICE_X35Y97         LUT1 (Prop_lut1_I0_O)        0.124    12.139 r  random_byte_inst/generate_bits[3].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.862    13.001    random_byte_inst/generate_bits[3].rand_bit/oscillators[42]
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.125 r  random_byte_inst/generate_bits[3].rand_bit/output_i_31/O
                         net (fo=1, routed)           0.969    14.094    random_byte_inst/generate_bits[3].rand_bit/output_i_31_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I2_O)        0.124    14.218 r  random_byte_inst/generate_bits[3].rand_bit/output_i_6/O
                         net (fo=1, routed)           0.995    15.213    random_byte_inst/generate_bits[3].rand_bit/output_i_6_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.124    15.337 r  random_byte_inst/generate_bits[3].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    15.337    random_byte_inst/generate_bits[3].rand_bit/output_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  random_byte_inst/generate_bits[3].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.607     4.978    random_byte_inst/generate_bits[3].rand_bit/clk_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  random_byte_inst/generate_bits[3].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            num_handler/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.415ns  (logic 1.656ns (14.506%)  route 9.759ns (85.494%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=1623, routed)        9.759    11.265    num_handler/rst_IBUF
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.150    11.415 r  num_handler/index[1]_i_1/O
                         net (fo=1, routed)           0.000    11.415    num_handler/index[1]_i_1_n_0
    SLICE_X10Y62         FDRE                                         r  num_handler/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.434     4.805    num_handler/clk_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  num_handler/index_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            num_handler/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.389ns  (logic 1.630ns (14.311%)  route 9.759ns (85.689%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=1623, routed)        9.759    11.265    num_handler/rst_IBUF
    SLICE_X10Y62         LUT5 (Prop_lut5_I3_O)        0.124    11.389 r  num_handler/index[0]_i_1/O
                         net (fo=1, routed)           0.000    11.389    num_handler/index[0]_i_1_n_0
    SLICE_X10Y62         FDRE                                         r  num_handler/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.434     4.805    num_handler/clk_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  num_handler/index_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.304ns (28.118%)  route 0.776ns (71.882%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          0.776     1.035    random_byte_inst/SW_IBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.045     1.080 r  random_byte_inst/number[4]_i_1/O
                         net (fo=1, routed)           0.000     1.080    num_handler/D[4]
    SLICE_X9Y62          FDRE                                         r  num_handler/number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.827     1.986    num_handler/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  num_handler/number_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.304ns (28.040%)  route 0.779ns (71.960%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          0.779     1.038    random_byte_inst/SW_IBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.045     1.083 r  random_byte_inst/number[6]_i_1/O
                         net (fo=1, routed)           0.000     1.083    num_handler/D[6]
    SLICE_X9Y62          FDRE                                         r  num_handler/number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.827     1.986    num_handler/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  num_handler/number_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.304ns (27.439%)  route 0.803ns (72.561%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          0.803     1.061    random_byte_inst/SW_IBUF[0]
    SLICE_X9Y63          LUT6 (Prop_lut6_I2_O)        0.045     1.106 r  random_byte_inst/number[30]_i_1/O
                         net (fo=1, routed)           0.000     1.106    num_handler/D[30]
    SLICE_X9Y63          FDRE                                         r  num_handler/number_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.985    num_handler/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  num_handler/number_reg[30]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.304ns (26.632%)  route 0.836ns (73.368%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          0.836     1.095    random_byte_inst/SW_IBUF[0]
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.140 r  random_byte_inst/number[14]_i_1/O
                         net (fo=1, routed)           0.000     1.140    num_handler/D[14]
    SLICE_X11Y63         FDRE                                         r  num_handler/number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.985    num_handler/clk_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  num_handler/number_reg[14]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.304ns (26.044%)  route 0.862ns (73.956%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          0.862     1.121    random_byte_inst/SW_IBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I2_O)        0.045     1.166 r  random_byte_inst/number[0]_i_1/O
                         net (fo=1, routed)           0.000     1.166    num_handler/D[0]
    SLICE_X9Y62          FDRE                                         r  num_handler/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.827     1.986    num_handler/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  num_handler/number_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/BTNC_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.238ns (19.772%)  route 0.967ns (80.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.967     1.205    num_handler/BTNC_IBUF
    SLICE_X10Y62         FDRE                                         r  num_handler/BTNC_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.827     1.986    num_handler/clk_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  num_handler/BTNC_prev_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.304ns (24.799%)  route 0.921ns (75.201%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          0.921     1.179    random_byte_inst/SW_IBUF[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I1_O)        0.045     1.224 r  random_byte_inst/number[8]_i_1/O
                         net (fo=1, routed)           0.000     1.224    num_handler/D[8]
    SLICE_X9Y65          FDRE                                         r  num_handler/number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.984    num_handler/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  num_handler/number_reg[8]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            num_handler/number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.297ns (24.102%)  route 0.935ns (75.898%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=21, routed)          0.935     1.188    random_byte_inst/SW_IBUF[1]
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.045     1.233 r  random_byte_inst/number[2]_i_1/O
                         net (fo=1, routed)           0.000     1.233    num_handler/D[2]
    SLICE_X9Y62          FDRE                                         r  num_handler/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.827     1.986    num_handler/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  num_handler/number_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.304ns (23.973%)  route 0.963ns (76.027%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          0.963     1.221    random_byte_inst/SW_IBUF[0]
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.266 r  random_byte_inst/number[10]_i_1/O
                         net (fo=1, routed)           0.000     1.266    num_handler/D[10]
    SLICE_X11Y63         FDRE                                         r  num_handler/number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.985    num_handler/clk_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  num_handler/number_reg[10]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            num_handler/number_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.282ns (21.734%)  route 1.014ns (78.266%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          1.014     1.251    random_byte_inst/SW_IBUF[3]
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.045     1.296 r  random_byte_inst/number[28]_i_1/O
                         net (fo=1, routed)           0.000     1.296    num_handler/D[28]
    SLICE_X9Y63          FDRE                                         r  num_handler/number_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.826     1.985    num_handler/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  num_handler/number_reg[28]/C





