<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W3</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W3'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W3')">rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W3</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.21</td>
<td class="s7 cl rt"><a href="mod121.html#Line" > 72.73</a></td>
<td class="s4 cl rt"><a href="mod121.html#Cond" > 47.06</a></td>
<td class="s0 cl rt"><a href="mod121.html#Toggle" >  0.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_22303"  onclick="showContent('inst_tag_22303')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></td>
<td class="s4 cl rt"> 40.21</td>
<td class="s7 cl rt"><a href="mod121.html#Line" > 72.73</a></td>
<td class="s4 cl rt"><a href="mod121.html#Cond" > 47.06</a></td>
<td class="s0 cl rt"><a href="mod121.html#Toggle" >  0.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W3'>
<hr>
<a name="inst_tag_22303"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_22303" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.21</td>
<td class="s7 cl rt"><a href="mod121.html#Line" > 72.73</a></td>
<td class="s4 cl rt"><a href="mod121.html#Cond" > 47.06</a></td>
<td class="s0 cl rt"><a href="mod121.html#Toggle" >  0.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.63</td>
<td class="s7 cl rt"> 75.58</td>
<td class="s4 cl rt"> 47.06</td>
<td class="s0 cl rt">  2.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 19.10</td>
<td class="s5 cl rt"> 56.55</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod903.html#inst_tag_271903" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod925.html#inst_tag_279067" id="tag_urg_inst_279067">uc55defb2b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod192.html#inst_tag_29702" id="tag_urg_inst_29702">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod193.html#inst_tag_29721" id="tag_urg_inst_29721">ud101</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod511.html#inst_tag_159592" id="tag_urg_inst_159592">ud99</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_673" id="tag_urg_inst_673">ursrrrg</a></td>
<td class="s6 cl rt"> 65.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod280.html#inst_tag_45642" id="tag_urg_inst_45642">ursrsrg</a></td>
<td class="s6 cl rt"> 65.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod280.html#inst_tag_45641" id="tag_urg_inst_45641">ursrsrg28</a></td>
<td class="s6 cl rt"> 65.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W3'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod121.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>77</td><td>56</td><td>72.73</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53317</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53322</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53327</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53333</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>53350</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53385</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53404</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53411</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53416</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53422</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53430</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53441</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53447</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53453</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53465</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53471</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53477</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
53316                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53317      1/1          		if ( ! Sys_Clk_RstN )
53318      1/1          			Reg_Cmd &lt;= #1.0 ( 3'b0 );
53319      1/1          		else if ( CmdCe )
53320      <font color = "red">0/1     ==>  			Reg_Cmd &lt;= #1.0 ( CmdRx );</font>
                        MISSING_ELSE
53321                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53322      1/1          		if ( ! Sys_Clk_RstN )
53323      1/1          			First &lt;= #1.0 ( 1'b1 );
53324      1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
53325      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( Rx_Req_Last );</font>
                        MISSING_ELSE
53326                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53327      1/1          		if ( ! Sys_Clk_RstN )
53328      1/1          			Ratio &lt;= #1.0 ( 1'b0 );
53329      1/1          		else if ( StrmCe )
53330      <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
53331                   	rsnoc_z_T_C_S_C_L_R_D_z_F1t1 ud( .I( 1'b1 - Ratio ) , .O( StrmInc ) );
53332                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53333      1/1          		if ( ! Sys_Clk_RstN )
53334      1/1          			Cnt &lt;= #1.0 ( 1'b0 );
53335      1/1          		else if ( CntEn )
53336      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + StrmInc );</font>
                        MISSING_ELSE
53337                   	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg28(
53338                   		.Clk( Sys_Clk )
53339                   	,	.Clk_ClkS( Sys_Clk_ClkS )
53340                   	,	.Clk_En( Sys_Clk_En )
53341                   	,	.Clk_EnS( Sys_Clk_EnS )
53342                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
53343                   	,	.Clk_RstN( Sys_Clk_RstN )
53344                   	,	.Clk_Tm( Sys_Clk_Tm )
53345                   	,	.O( Reg_Vld )
53346                   	,	.Reset( RegSel &amp; Tx_Req_Rdy )
53347                   	,	.Set( CntEn &amp; CntClr )
53348                   	);
53349                   	always @( Tx_Req_Rdy  or u_6dba  or u_8cbf ) begin
53350      1/1          		case ( u_6dba )
53351      <font color = "red">0/1     ==>  			2'b11 : Rx_Req_Rdy = u_8cbf ;</font>
53352      <font color = "red">0/1     ==>  			2'b10 : Rx_Req_Rdy = 1'b1 ;</font>
53353      <font color = "red">0/1     ==>  			2'b01 : Rx_Req_Rdy = 1'b0 ;</font>
53354      1/1          			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
                        MISSING_DEFAULT
53355                   		endcase
53356                   	end
53357                   	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
53358                   		.Clk( Sys_Clk )
53359                   	,	.Clk_ClkS( Sys_Clk_ClkS )
53360                   	,	.Clk_En( Sys_Clk_En )
53361                   	,	.Clk_EnS( Sys_Clk_EnS )
53362                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
53363                   	,	.Clk_RstN( Sys_Clk_RstN )
53364                   	,	.Clk_Tm( Sys_Clk_Tm )
53365                   	,	.O( PreStrm )
53366                   	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
53367                   	,	.Set( StrmCe )
53368                   	);
53369                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
53370                   		.Clk( Sys_Clk )
53371                   	,	.Clk_ClkS( Sys_Clk_ClkS )
53372                   	,	.Clk_En( Sys_Clk_En )
53373                   	,	.Clk_EnS( Sys_Clk_EnS )
53374                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
53375                   	,	.Clk_RstN( Sys_Clk_RstN )
53376                   	,	.Clk_Tm( Sys_Clk_Tm )
53377                   	,	.O( RegSel )
53378                   	,	.Reset( Tx_Req_Vld &amp; Tx_Req_Rdy &amp; Tx_Req_Last )
53379                   	,	.Set( CmdCe )
53380                   	);
53381                   	assign Sys_Pwr_Idle = ~ ( PreStrm | RegSel );
53382                   	assign Sys_Pwr_WakeUp = 1'b0;
53383                   	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
53384                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53385      1/1          		if ( ! Sys_Clk_RstN )
53386      1/1          			Reg_Addr &lt;= #1.0 ( 32'b0 );
53387      1/1          		else if ( CmdCe )
53388      <font color = "red">0/1     ==>  			Reg_Addr &lt;= #1.0 ( Rx_Req_Addr );</font>
                        MISSING_ELSE
53389                   	assign u_2393 = Rx_Req_Data;
53390                   	assign u_828c = u_2393 [63:32];
53391                   	assign upreStrm_AddrLsb = u_828c [18:12];
53392                   	assign StrmAddr = upreStrm_AddrLsb;
53393                   	assign MuxSel_0 = Mask &amp; Addr;
53394                   	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
53395                   	assign BeClr = RegSel &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
53396                   	assign DRegCeCom = CntEn &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
53397                   	assign DRegCe =
53398                   			{ 2 { DRegCeCom }  }
53399                   		&amp;	( Ratio ? { { 1 { u_c5 [1] } } , { 1 { u_c5 [0] } } } : { 2 { u_2156 }  } );
53400                   	assign Reg_Be = { RegBe1_0 , RegBe1_1 };
53401                   	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
53402                   	rsnoc_z_T_C_S_C_L_R_C_55defb2b_1 uc55defb2b( .I( StrmInc ) , .O( Mask ) );
53403                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53404      1/1          		if ( ! Sys_Clk_RstN )
53405      1/1          			Addr &lt;= #1.0 ( 1'b0 );
53406      1/1          		else if ( StrmCe )
53407      <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [2] );</font>
                        MISSING_ELSE
53408                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud99( .O( u_2156 ) );
53409                   	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud101( .I( Cnt ) , .O( u_c5 ) );
53410                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53411      1/1          		if ( ! Sys_Clk_RstN )
53412      1/1          			RegBe1_0 &lt;= #1.0 ( 4'b0 );
53413      1/1          		else if ( DRegCe [0] | BeClr )
53414      <font color = "red">0/1     ==>  			RegBe1_0 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [0] ) }  } );</font>
                        MISSING_ELSE
53415                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53416      1/1          		if ( ! Sys_Clk_RstN )
53417      1/1          			RegBe1_1 &lt;= #1.0 ( 4'b0 );
53418      1/1          		else if ( DRegCe [1] | BeClr )
53419      <font color = "red">0/1     ==>  			RegBe1_1 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [1] ) }  } );</font>
                        MISSING_ELSE
53420                   	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
53421                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53422      1/1          		if ( ! Sys_Clk_RstN )
53423      1/1          			Reg_BurstType &lt;= #1.0 ( 1'b0 );
53424      1/1          		else if ( CmdCe )
53425      <font color = "red">0/1     ==>  			Reg_BurstType &lt;= #1.0 ( Rx_Req_BurstType );</font>
                        MISSING_ELSE
53426                   	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
53427                   	assign Reg_Data = { RegData1_0 , RegData1_1 };
53428                   	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
53429                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53430      1/1          		if ( ! Sys_Clk_RstN )
53431      1/1          			RegData1_0 &lt;= #1.0 ( 32'b0 );
53432      1/1          		else if ( DRegCe [0] )
53433      <font color = "red">0/1     ==>  			RegData1_0 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
53434                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53435      1/1          		if ( ! Sys_Clk_RstN )
53436      1/1          			RegData1_1 &lt;= #1.0 ( 32'b0 );
53437      1/1          		else if ( DRegCe [1] )
53438      <font color = "red">0/1     ==>  			RegData1_1 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
53439                   	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
53440                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53441      1/1          		if ( ! Sys_Clk_RstN )
53442      1/1          			Reg_Len1 &lt;= #1.0 ( 6'b0 );
53443      1/1          		else if ( CmdCe )
53444      <font color = "red">0/1     ==>  			Reg_Len1 &lt;= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );</font>
                        MISSING_ELSE
53445                   	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
53446                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53447      1/1          		if ( ! Sys_Clk_RstN )
53448      1/1          			Reg_Lock &lt;= #1.0 ( 1'b0 );
53449      1/1          		else if ( CmdCe )
53450      <font color = "red">0/1     ==>  			Reg_Lock &lt;= #1.0 ( Rx_Req_Lock );</font>
                        MISSING_ELSE
53451                   	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
53452                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53453      1/1          		if ( ! Sys_Clk_RstN )
53454      1/1          			Reg_Opc &lt;= #1.0 ( 3'b0 );
53455      1/1          		else if ( CmdCe )
53456      <font color = "red">0/1     ==>  			Reg_Opc &lt;= #1.0 ( Rx_Req_Opc );</font>
                        MISSING_ELSE
53457                   	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
53458                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53459      1/1          		if ( ! Sys_Clk_RstN )
53460      1/1          			Reg_SeqId &lt;= #1.0 ( 4'b0 );
53461      1/1          		else if ( CmdCe )
53462      <font color = "red">0/1     ==>  			Reg_SeqId &lt;= #1.0 ( Rx_Req_SeqId );</font>
                        MISSING_ELSE
53463                   	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
53464                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53465      1/1          		if ( ! Sys_Clk_RstN )
53466      1/1          			Reg_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
53467      1/1          		else if ( CmdCe )
53468      <font color = "red">0/1     ==>  			Reg_SeqUnOrdered &lt;= #1.0 ( Rx_Req_SeqUnOrdered );</font>
                        MISSING_ELSE
53469                   	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
53470                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53471      1/1          		if ( ! Sys_Clk_RstN )
53472      1/1          			Reg_SeqUnique &lt;= #1.0 ( 1'b0 );
53473      1/1          		else if ( CmdCe )
53474      <font color = "red">0/1     ==>  			Reg_SeqUnique &lt;= #1.0 ( Rx_Req_SeqUnique );</font>
                        MISSING_ELSE
53475                   	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
53476                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53477      1/1          		if ( ! Sys_Clk_RstN )
53478      1/1          			Reg_User &lt;= #1.0 ( 8'b0 );
53479      1/1          		else if ( CmdCe )
53480      <font color = "red">0/1     ==>  			Reg_User &lt;= #1.0 ( Rx_Req_User );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod121.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53311
 EXPRESSION (RegSel ? Reg_Vld : (((~Narrow) &amp; Rx_Req_Vld)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53313
 EXPRESSION (RegSel ? Reg_Last : Rx_Req_Last)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53315
 EXPRESSION (RegSel ? Reg_Cmd : CmdRx)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53383
 EXPRESSION (RegSel ? Reg_Addr : Rx_Req_Addr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53394
 EXPRESSION (MuxSel_0 ? Rx_Req_Be[3:0] : Rx_Req_Be[7:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53401
 EXPRESSION (RegSel ? Reg_Be : Rx_Req_Be)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53420
 EXPRESSION (RegSel ? Reg_BurstType : Rx_Req_BurstType)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53426
 EXPRESSION (MuxSel_0 ? Rx_Req_Data[31:0] : Rx_Req_Data[63:32])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53428
 EXPRESSION (RegSel ? Reg_Data : Rx_Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53439
 EXPRESSION (RegSel ? Reg_Len1 : Rx_Req_Len1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53444
 EXPRESSION (Ratio ? ({1'b0, Rx_Req_Len1[5:1]}) : Rx_Req_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53445
 EXPRESSION (RegSel ? Reg_Lock : Rx_Req_Lock)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53451
 EXPRESSION (RegSel ? Reg_Opc : Rx_Req_Opc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53457
 EXPRESSION (RegSel ? Reg_SeqId : Rx_Req_SeqId)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53463
 EXPRESSION (RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53469
 EXPRESSION (RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53475
 EXPRESSION (RegSel ? Reg_User : Rx_Req_User)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod121.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">88</td>
<td class="rt">4</td>
<td class="rt">4.55  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1324</td>
<td class="rt">11</td>
<td class="rt">0.83  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">662</td>
<td class="rt">6</td>
<td class="rt">0.91  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">662</td>
<td class="rt">5</td>
<td class="rt">0.76  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">560</td>
<td class="rt">11</td>
<td class="rt">1.96  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">280</td>
<td class="rt">6</td>
<td class="rt">2.14  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">280</td>
<td class="rt">5</td>
<td class="rt">1.79  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">764</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">382</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">382</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_2156</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6dba[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8cbf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DRegCe[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DRegCeCom</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MuxBe_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MuxData_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MuxSel_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Narrow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Cmd[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegBe1_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegBe1_1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData1_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData1_1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmAddr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_22303">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
