#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 14 00:17:21 2018
# Process ID: 12148
# Current directory: C:/git/SR/lab10/zad10_6/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10816 C:\git\SR\lab10\zad10_6\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab10/zad10_6/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.xpr
update_compile_order -fileset sources_1
launch_simulation
convert_ips [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci]
export_ip_user_files -of_objects  [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci] -sync -lib_map_path [list {modelsim=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
convert_ips [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci]
export_ip_user_files -of_objects  [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci] -sync -lib_map_path [list {modelsim=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -force -quiet
convert_ips [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci]
export_ip_user_files -of_objects  [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci] -sync -lib_map_path [list {modelsim=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -force -quiet
launch_simulation
export_ip_user_files -of_objects  [get_files C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci] -no_script -reset -force -quiet
remove_files  -fileset rgb2hsv_0 C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci
open_bd_design {C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
