<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -6 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_cast_integer2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_cast_integer2.v</a>
time_elapsed: 0.004s
ram usage: 9592 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/sv_cast_integer2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_cast_integer2.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: sv_cast_integer2.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/sv_cast_integer2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_cast_integer2.v</a> to parse list
Warning::PARSE_TO_AST sv_cast_integer2.v::10 error in parsing: (syntax error, unexpected vSIGNED, expecting &#39;(&#39;)
   typedef logic signed [7:0]  reg08;
Warning::PARSE_TO_AST sv_cast_integer2.v::11 error in parsing: (syntax error, unexpected vSIGNED, expecting &#39;(&#39;)
   typedef logic signed [15:0] reg16;
Warning::PARSE_TO_AST sv_cast_integer2.v::12 error in parsing: (syntax error, unexpected vSIGNED, expecting &#39;(&#39;)
   typedef logic signed [31:0] reg32;
Warning::PARSE_TO_AST sv_cast_integer2.v::13 error in parsing: (syntax error, unexpected vSIGNED, expecting &#39;(&#39;)
   typedef logic signed [63:0] reg64;
Warning::PARSE_TO_AST sv_cast_integer2.v::16 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   reg08      var_08;
Warning::PARSE_TO_AST sv_cast_integer2.v::17 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   reg16      var_16;
Warning::PARSE_TO_AST sv_cast_integer2.v::18 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   reg32      var_32;
Warning::PARSE_TO_AST sv_cast_integer2.v::19 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   reg64      var_64;
Warning::PARSE_TO_AST sv_cast_integer2.v::20 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   real       var_real;
Warning::PARSE_TO_AST sv_cast_integer2.v::23 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting &#39;(&#39;)
   bit err = 0;
Warning::PARSE_TO_AST sv_cast_integer2.v::31 error in parsing: (syntax error, unexpected &#39;.&#39;, expecting &#39;;&#39;)
      var_real = 13.4;  var_08 = reg08&#39;(var_real);   if (var_08 !==  13) begin $display(&#34;FAILED -- var_08 = %d != 13&#34;, var_08); err=1; end
Warning::PARSE_TO_AST sv_cast_integer2.v::31 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
      var_real = 13.4;  var_08 = reg08&#39;(var_real);   if (var_08 !==  13) begin $display(&#34;FAILED -- var_08 = %d != 13&#34;, var_08); err=1; end
Warning::PARSE_TO_AST sv_cast_integer2.v::32 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
      var_real = 14.5;  var_16 = reg16&#39;(var_real);   if (var_16 !==  15) begin $display(&#34;FAILED -- var_16 = %d != 15&#34;, var_16); err=1; end
Warning::PARSE_TO_AST sv_cast_integer2.v::33 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
      var_real = 15.6;  var_32 = reg32&#39;(var_real);   if (var_32 !==  16) begin $display(&#34;FAILED -- var_32 = %d != 16&#34;, var_32); err=1; end
Warning::PARSE_TO_AST sv_cast_integer2.v::34 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
      var_real = -15.6; var_64 = reg64&#39;(var_real);   if (var_64 !== -16) begin $display(&#34;FAILED -- var_64 = %d != -16&#34;, var_64); err=1; end
Warning::PARSE_TO_AST sv_cast_integer2.v::36 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
      var_08 = reg08&#39;(4&#39;hf);         if (var_08 !==  8&#39;sh0f) begin $display(&#34;FAILED -- var_08 =  &#39;h%0h !=  8&#39;h0f&#34;, var_08); err=1; end
Warning::PARSE_TO_AST sv_cast_integer2.v::37 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
      var_08 = reg08&#39;(4&#39;shf);        if (var_08 !==  8&#39;shff) begin $display(&#34;FAILED -- var_08 =  &#39;h%0h !=  8&#39;hff&#34;, var_08); err=1; end
Warning::PARSE_TO_AST sv_cast_integer2.v::38 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
      var_16 = reg08&#39;(16&#39;h0f0f);     if (var_16 !== 16&#39;sh0f) begin $display(&#34;FAILED -- var_16 =  &#39;h%0h != 16&#39;h0f&#34;, var_16); err=1; end
Warning::PARSE_TO_AST sv_cast_integer2.v::39 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
      var_16 = reg08&#39;(4&#39;shf) + &#39;d0;  if (var_16 !== 16&#39;shff) begin $display(&#34;FAILED -- var_16 =  &#39;h%0h != 16&#39;hff&#34;, var_16); err=1; end
Error::PARSE_TO_AST Parser found (19) errors in your syntax, exiting
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1589474561519/work/ODIN_II/SRC/odin_error.cpp]verify_delayed_error::27 

</pre>
</body>