

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0'
================================================================
* Date:           Thu Nov 14 17:17:24 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.930 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|     28|        0|      600|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|      239|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     28|      239|      636|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_4016_fu_104_p2  |     *    |      2|  0|  21|          10|          33|
    |mul_ln1118_4017_fu_111_p2  |     *    |      2|  0|  21|          10|          33|
    |mul_ln1118_4018_fu_107_p2  |     *    |      2|  0|  21|          10|          33|
    |mul_ln1118_4019_fu_108_p2  |     *    |      2|  0|  21|          11|          33|
    |mul_ln1118_4020_fu_115_p2  |     *    |      2|  0|  21|           7|          33|
    |mul_ln1118_4021_fu_117_p2  |     *    |      2|  0|  21|          10|          33|
    |mul_ln1118_4022_fu_105_p2  |     *    |      2|  0|  21|          11|          33|
    |mul_ln1118_4023_fu_106_p2  |     *    |      2|  0|  21|           9|          33|
    |mul_ln1118_4024_fu_109_p2  |     *    |      2|  0|  21|          11|          33|
    |mul_ln1118_4025_fu_116_p2  |     *    |      2|  0|  21|          11|          33|
    |mul_ln1118_4026_fu_119_p2  |     *    |      2|  0|  21|          10|          33|
    |mul_ln1118_4027_fu_113_p2  |     *    |      2|  0|  21|           9|          33|
    |mul_ln1118_4028_fu_118_p2  |     *    |      2|  0|  21|          11|          33|
    |mul_ln1118_fu_112_p2       |     *    |      2|  0|  21|           9|          33|
    |acc_1_V_fu_1208_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_1219_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_1229_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1519_fu_1084_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_1521_fu_1202_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1522_fu_1090_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_1524_fu_1213_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1525_fu_1096_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_1527_fu_1224_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1528_fu_1102_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_fu_1191_p2       |     +    |      0|  0|  16|          16|          16|
    |p_Val2_s_fu_1197_p2        |     +    |      0|  0|  16|          16|          16|
    |sub_ln1118_1_fu_1000_p2    |     -    |      0|  0|  43|          36|          36|
    |sub_ln1118_fu_943_p2       |     -    |      0|  0|  43|          36|          36|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     28|  0| 600|         403|         726|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   23|         46|
    |ap_return_1  |   9|          2|   23|         46|
    |ap_return_2  |   9|          2|   23|         46|
    |ap_return_3  |   9|          2|   23|         46|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   92|        184|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln703_1519_reg_1321    |  16|   0|   16|          0|
    |add_ln703_1522_reg_1326    |  16|   0|   16|          0|
    |add_ln703_1525_reg_1331    |  16|   0|   16|          0|
    |add_ln703_1528_reg_1336    |  16|   0|   16|          0|
    |ap_ce_reg                  |   1|   0|    1|          0|
    |ap_return_0_int_reg        |  23|   0|   33|         10|
    |ap_return_1_int_reg        |  23|   0|   33|         10|
    |ap_return_2_int_reg        |  23|   0|   33|         10|
    |ap_return_3_int_reg        |  23|   0|   33|         10|
    |data_0_V_read_3_reg_1311   |  33|   0|   33|          0|
    |data_1_V_read_3_reg_1306   |  33|   0|   33|          0|
    |trunc_ln708_3202_reg_1316  |  16|   0|   16|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 239|   0|  279|         40|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_return_0    | out |   33| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_return_1    | out |   33| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_return_2    | out |   33| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_return_3    | out |   33| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|data_0_V_read  |  in |   33|   ap_none  |                           data_0_V_read                           |    scalar    |
|data_1_V_read  |  in |   33|   ap_none  |                           data_1_V_read                           |    scalar    |
|data_2_V_read  |  in |   33|   ap_none  |                           data_2_V_read                           |    scalar    |
|data_3_V_read  |  in |   33|   ap_none  |                           data_3_V_read                           |    scalar    |
+---------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.93>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_3_V_read_3 = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 3 'read' 'data_3_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_2_V_read_3 = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 4 'read' 'data_2_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_V_read_3 = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 5 'read' 'data_1_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_V_read_3 = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 6 'read' 'data_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i33 %data_0_V_read_3 to i27" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln = call i36 @_ssdm_op_BitConcatenate.i36.i27.i9(i27 %trunc_ln1118, i9 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i33 %data_0_V_read_3 to i31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'trunc' 'trunc_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i36 @_ssdm_op_BitConcatenate.i36.i31.i5(i31 %trunc_ln1118_1, i5 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.92ns)   --->   "%sub_ln1118 = sub i36 %shl_ln1118_1, %shl_ln" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln708_3202 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %sub_ln1118, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'partselect' 'trunc_ln708_3202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1116_1718_cast = sext i33 %data_2_V_read_3 to i36" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 13 'sext' 'sext_ln1116_1718_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.14ns)   --->   "%mul_ln1118_4022 = mul i36 -551, %sext_ln1116_1718_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'mul' 'mul_ln1118_4022' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln708_3207 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4022, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'partselect' 'trunc_ln708_3207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i33 %data_2_V_read_3 to i28" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'trunc' 'trunc_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i36 @_ssdm_op_BitConcatenate.i36.i28.i8(i28 %trunc_ln1118_2, i8 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln1118_3 = trunc i33 %data_2_V_read_3 to i32" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'trunc' 'trunc_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %trunc_ln1118_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.92ns)   --->   "%sub_ln1118_1 = sub i36 %shl_ln1118_2, %shl_ln1118_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'sub' 'sub_ln1118_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln708_3208 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %sub_ln1118_1, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'partselect' 'trunc_ln708_3208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.14ns)   --->   "%mul_ln1118_4023 = mul i36 312, %sext_ln1116_1718_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'mul' 'mul_ln1118_4023' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln708_3209 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4023, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'partselect' 'trunc_ln708_3209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.14ns)   --->   "%mul_ln1118_4024 = mul i36 -602, %sext_ln1116_1718_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'mul' 'mul_ln1118_4024' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln708_3210 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4024, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'partselect' 'trunc_ln708_3210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1116_1719_cast = sext i33 %data_3_V_read_3 to i36" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 26 'sext' 'sext_ln1116_1719_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.14ns)   --->   "%mul_ln1118_4025 = mul i36 -540, %sext_ln1116_1719_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'mul' 'mul_ln1118_4025' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln708_3211 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4025, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'partselect' 'trunc_ln708_3211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.14ns)   --->   "%mul_ln1118_4026 = mul i36 601, %sext_ln1116_1719_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'mul' 'mul_ln1118_4026' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln708_3212 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4026, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'partselect' 'trunc_ln708_3212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.14ns)   --->   "%mul_ln1118_4027 = mul i36 498, %sext_ln1116_1719_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'mul' 'mul_ln1118_4027' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln708_3213 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4027, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'partselect' 'trunc_ln708_3213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.14ns)   --->   "%mul_ln1118_4028 = mul i36 -532, %sext_ln1116_1719_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'mul' 'mul_ln1118_4028' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln708_3214 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4028, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'partselect' 'trunc_ln708_3214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%add_ln703_1519 = add i16 %trunc_ln708_3207, %trunc_ln708_3211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 35 'add' 'add_ln703_1519' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.78ns)   --->   "%add_ln703_1522 = add i16 %trunc_ln708_3208, %trunc_ln708_3212" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 36 'add' 'add_ln703_1522' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%add_ln703_1525 = add i16 %trunc_ln708_3209, %trunc_ln708_3213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 37 'add' 'add_ln703_1525' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln703_1528 = add i16 %trunc_ln708_3210, %trunc_ln708_3214" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 38 'add' 'add_ln703_1528' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.82>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 39 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str20, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 40 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1116_cast = sext i33 %data_0_V_read_3 to i36" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 41 'sext' 'sext_ln1116_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.14ns)   --->   "%mul_ln1118 = mul i36 487, %sext_ln1116_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.14ns)   --->   "%mul_ln1118_4016 = mul i36 695, %sext_ln1116_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'mul' 'mul_ln1118_4016' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4016, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.14ns)   --->   "%mul_ln1118_4017 = mul i36 -396, %sext_ln1116_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'mul' 'mul_ln1118_4017' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln708_3201 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4017, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'partselect' 'trunc_ln708_3201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1116_1717_cast = sext i33 %data_1_V_read_3 to i36" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 48 'sext' 'sext_ln1116_1717_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.14ns)   --->   "%mul_ln1118_4018 = mul i36 550, %sext_ln1116_1717_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'mul' 'mul_ln1118_4018' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln708_3203 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4018, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'partselect' 'trunc_ln708_3203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.14ns)   --->   "%mul_ln1118_4019 = mul i36 -683, %sext_ln1116_1717_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'mul' 'mul_ln1118_4019' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln708_3204 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4019, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'partselect' 'trunc_ln708_3204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.14ns)   --->   "%mul_ln1118_4020 = mul i36 109, %sext_ln1116_1717_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'mul' 'mul_ln1118_4020' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln708_3205 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4020, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'partselect' 'trunc_ln708_3205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.14ns)   --->   "%mul_ln1118_4021 = mul i36 683, %sext_ln1116_1717_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'mul' 'mul_ln1118_4021' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln708_3206 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4021, i32 20, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'partselect' 'trunc_ln708_3206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i16 %trunc_ln708_3203, %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 57 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i16 %add_ln703_1519, %add_ln703" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 58 'add' 'p_Val2_s' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1521 = add i16 %trunc_ln708_3204, %trunc_ln708_s" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 59 'add' 'add_ln703_1521' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i16 %add_ln703_1522, %add_ln703_1521" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 60 'add' 'acc_1_V' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1524 = add i16 %trunc_ln708_3205, %trunc_ln708_3201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 61 'add' 'add_ln703_1524' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%acc_2_V = add i16 %add_ln703_1525, %add_ln703_1524" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 62 'add' 'acc_2_V' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1527 = add i16 %trunc_ln708_3206, %trunc_ln708_3202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 63 'add' 'add_ln703_1527' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%acc_3_V = add i16 %add_ln703_1528, %add_ln703_1527" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 64 'add' 'acc_3_V' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_s, i10 0)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 65 'bitconcatenate' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i26 %res_0_V_write_assign to i33" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 66 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %acc_1_V, i10 0)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 67 'bitconcatenate' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i26 %res_1_V_write_assign to i33" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 68 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %acc_2_V, i10 0)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 69 'bitconcatenate' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i26 %res_2_V_write_assign to i33" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 70 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %acc_3_V, i10 0)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 71 'bitconcatenate' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i26 %res_3_V_write_assign to i33" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 72 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i33, i33, i33, i33 } undef, i33 %sext_ln728, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 73 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i33, i33, i33, i33 } %mrv, i33 %sext_ln728_1, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 74 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i33, i33, i33, i33 } %mrv_1, i33 %sext_ln728_2, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 75 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i33, i33, i33, i33 } %mrv_2, i33 %sext_ln728_3, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 76 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "ret { i33, i33, i33, i33 } %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_3_V_read_3        (read             ) [ 000]
data_2_V_read_3        (read             ) [ 000]
data_1_V_read_3        (read             ) [ 011]
data_0_V_read_3        (read             ) [ 011]
trunc_ln1118           (trunc            ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
trunc_ln1118_1         (trunc            ) [ 000]
shl_ln1118_1           (bitconcatenate   ) [ 000]
sub_ln1118             (sub              ) [ 000]
trunc_ln708_3202       (partselect       ) [ 011]
sext_ln1116_1718_cast  (sext             ) [ 000]
mul_ln1118_4022        (mul              ) [ 000]
trunc_ln708_3207       (partselect       ) [ 000]
trunc_ln1118_2         (trunc            ) [ 000]
shl_ln1118_2           (bitconcatenate   ) [ 000]
trunc_ln1118_3         (trunc            ) [ 000]
shl_ln1118_3           (bitconcatenate   ) [ 000]
sub_ln1118_1           (sub              ) [ 000]
trunc_ln708_3208       (partselect       ) [ 000]
mul_ln1118_4023        (mul              ) [ 000]
trunc_ln708_3209       (partselect       ) [ 000]
mul_ln1118_4024        (mul              ) [ 000]
trunc_ln708_3210       (partselect       ) [ 000]
sext_ln1116_1719_cast  (sext             ) [ 000]
mul_ln1118_4025        (mul              ) [ 000]
trunc_ln708_3211       (partselect       ) [ 000]
mul_ln1118_4026        (mul              ) [ 000]
trunc_ln708_3212       (partselect       ) [ 000]
mul_ln1118_4027        (mul              ) [ 000]
trunc_ln708_3213       (partselect       ) [ 000]
mul_ln1118_4028        (mul              ) [ 000]
trunc_ln708_3214       (partselect       ) [ 000]
add_ln703_1519         (add              ) [ 011]
add_ln703_1522         (add              ) [ 011]
add_ln703_1525         (add              ) [ 011]
add_ln703_1528         (add              ) [ 011]
specpipeline_ln26      (specpipeline     ) [ 000]
specresourcelimit_ln33 (specresourcelimit) [ 000]
sext_ln1116_cast       (sext             ) [ 000]
mul_ln1118             (mul              ) [ 000]
trunc_ln               (partselect       ) [ 000]
mul_ln1118_4016        (mul              ) [ 000]
trunc_ln708_s          (partselect       ) [ 000]
mul_ln1118_4017        (mul              ) [ 000]
trunc_ln708_3201       (partselect       ) [ 000]
sext_ln1116_1717_cast  (sext             ) [ 000]
mul_ln1118_4018        (mul              ) [ 000]
trunc_ln708_3203       (partselect       ) [ 000]
mul_ln1118_4019        (mul              ) [ 000]
trunc_ln708_3204       (partselect       ) [ 000]
mul_ln1118_4020        (mul              ) [ 000]
trunc_ln708_3205       (partselect       ) [ 000]
mul_ln1118_4021        (mul              ) [ 000]
trunc_ln708_3206       (partselect       ) [ 000]
add_ln703              (add              ) [ 000]
p_Val2_s               (add              ) [ 000]
add_ln703_1521         (add              ) [ 000]
acc_1_V                (add              ) [ 000]
add_ln703_1524         (add              ) [ 000]
acc_2_V                (add              ) [ 000]
add_ln703_1527         (add              ) [ 000]
acc_3_V                (add              ) [ 000]
res_0_V_write_assign   (bitconcatenate   ) [ 000]
sext_ln728             (sext             ) [ 000]
res_1_V_write_assign   (bitconcatenate   ) [ 000]
sext_ln728_1           (sext             ) [ 000]
res_2_V_write_assign   (bitconcatenate   ) [ 000]
sext_ln728_2           (sext             ) [ 000]
res_3_V_write_assign   (bitconcatenate   ) [ 000]
sext_ln728_3           (sext             ) [ 000]
mrv                    (insertvalue      ) [ 000]
mrv_1                  (insertvalue      ) [ 000]
mrv_2                  (insertvalue      ) [ 000]
mrv_3                  (insertvalue      ) [ 000]
ret_ln68               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i27.i9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i31.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i28.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="data_3_V_read_3_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="33" slack="0"/>
<pin id="82" dir="0" index="1" bw="33" slack="0"/>
<pin id="83" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="data_2_V_read_3_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="33" slack="0"/>
<pin id="88" dir="0" index="1" bw="33" slack="0"/>
<pin id="89" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_1_V_read_3_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="33" slack="0"/>
<pin id="94" dir="0" index="1" bw="33" slack="0"/>
<pin id="95" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data_0_V_read_3_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="33" slack="0"/>
<pin id="100" dir="0" index="1" bw="33" slack="0"/>
<pin id="101" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mul_ln1118_4016_fu_104">
<pin_list>
<pin id="873" dir="0" index="0" bw="11" slack="0"/>
<pin id="874" dir="0" index="1" bw="33" slack="0"/>
<pin id="875" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4016/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="mul_ln1118_4022_fu_105">
<pin_list>
<pin id="568" dir="0" index="0" bw="11" slack="0"/>
<pin id="569" dir="0" index="1" bw="33" slack="0"/>
<pin id="570" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4022/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mul_ln1118_4023_fu_106">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="0" index="1" bw="33" slack="0"/>
<pin id="574" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4023/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="mul_ln1118_4018_fu_107">
<pin_list>
<pin id="881" dir="0" index="0" bw="11" slack="0"/>
<pin id="882" dir="0" index="1" bw="33" slack="0"/>
<pin id="883" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4018/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mul_ln1118_4019_fu_108">
<pin_list>
<pin id="885" dir="0" index="0" bw="11" slack="0"/>
<pin id="886" dir="0" index="1" bw="33" slack="0"/>
<pin id="887" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4019/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="mul_ln1118_4024_fu_109">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="0"/>
<pin id="577" dir="0" index="1" bw="33" slack="0"/>
<pin id="578" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4024/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="mul_ln1118_4017_fu_111">
<pin_list>
<pin id="877" dir="0" index="0" bw="10" slack="0"/>
<pin id="878" dir="0" index="1" bw="33" slack="0"/>
<pin id="879" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4017/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mul_ln1118_fu_112">
<pin_list>
<pin id="869" dir="0" index="0" bw="10" slack="0"/>
<pin id="870" dir="0" index="1" bw="33" slack="0"/>
<pin id="871" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="mul_ln1118_4027_fu_113">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="0"/>
<pin id="589" dir="0" index="1" bw="33" slack="0"/>
<pin id="590" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4027/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="mul_ln1118_4020_fu_115">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="33" slack="0"/>
<pin id="891" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4020/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mul_ln1118_4025_fu_116">
<pin_list>
<pin id="580" dir="0" index="0" bw="11" slack="0"/>
<pin id="581" dir="0" index="1" bw="33" slack="0"/>
<pin id="582" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4025/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="mul_ln1118_4021_fu_117">
<pin_list>
<pin id="893" dir="0" index="0" bw="11" slack="0"/>
<pin id="894" dir="0" index="1" bw="33" slack="0"/>
<pin id="895" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4021/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mul_ln1118_4028_fu_118">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="0"/>
<pin id="593" dir="0" index="1" bw="33" slack="0"/>
<pin id="594" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4028/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="mul_ln1118_4026_fu_119">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="0"/>
<pin id="585" dir="0" index="1" bw="33" slack="0"/>
<pin id="586" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4026/1 "/>
</bind>
</comp>

<comp id="919" class="1004" name="trunc_ln1118_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="33" slack="0"/>
<pin id="921" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/1 "/>
</bind>
</comp>

<comp id="923" class="1004" name="shl_ln_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="36" slack="0"/>
<pin id="925" dir="0" index="1" bw="27" slack="0"/>
<pin id="926" dir="0" index="2" bw="1" slack="0"/>
<pin id="927" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="931" class="1004" name="trunc_ln1118_1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="33" slack="0"/>
<pin id="933" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_1/1 "/>
</bind>
</comp>

<comp id="935" class="1004" name="shl_ln1118_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="36" slack="0"/>
<pin id="937" dir="0" index="1" bw="31" slack="0"/>
<pin id="938" dir="0" index="2" bw="1" slack="0"/>
<pin id="939" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/1 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sub_ln1118_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="36" slack="0"/>
<pin id="945" dir="0" index="1" bw="36" slack="0"/>
<pin id="946" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/1 "/>
</bind>
</comp>

<comp id="949" class="1004" name="trunc_ln708_3202_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="0"/>
<pin id="951" dir="0" index="1" bw="36" slack="0"/>
<pin id="952" dir="0" index="2" bw="6" slack="0"/>
<pin id="953" dir="0" index="3" bw="7" slack="0"/>
<pin id="954" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3202/1 "/>
</bind>
</comp>

<comp id="959" class="1004" name="sext_ln1116_1718_cast_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="33" slack="0"/>
<pin id="961" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1718_cast/1 "/>
</bind>
</comp>

<comp id="966" class="1004" name="trunc_ln708_3207_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="0"/>
<pin id="968" dir="0" index="1" bw="36" slack="0"/>
<pin id="969" dir="0" index="2" bw="6" slack="0"/>
<pin id="970" dir="0" index="3" bw="7" slack="0"/>
<pin id="971" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3207/1 "/>
</bind>
</comp>

<comp id="976" class="1004" name="trunc_ln1118_2_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="33" slack="0"/>
<pin id="978" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_2/1 "/>
</bind>
</comp>

<comp id="980" class="1004" name="shl_ln1118_2_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="36" slack="0"/>
<pin id="982" dir="0" index="1" bw="28" slack="0"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/1 "/>
</bind>
</comp>

<comp id="988" class="1004" name="trunc_ln1118_3_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="33" slack="0"/>
<pin id="990" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_3/1 "/>
</bind>
</comp>

<comp id="992" class="1004" name="shl_ln1118_3_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="36" slack="0"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="0" index="2" bw="1" slack="0"/>
<pin id="996" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/1 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="sub_ln1118_1_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="36" slack="0"/>
<pin id="1002" dir="0" index="1" bw="36" slack="0"/>
<pin id="1003" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_1/1 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="trunc_ln708_3208_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="0"/>
<pin id="1008" dir="0" index="1" bw="36" slack="0"/>
<pin id="1009" dir="0" index="2" bw="6" slack="0"/>
<pin id="1010" dir="0" index="3" bw="7" slack="0"/>
<pin id="1011" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3208/1 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="trunc_ln708_3209_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="0"/>
<pin id="1018" dir="0" index="1" bw="36" slack="0"/>
<pin id="1019" dir="0" index="2" bw="6" slack="0"/>
<pin id="1020" dir="0" index="3" bw="7" slack="0"/>
<pin id="1021" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3209/1 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="trunc_ln708_3210_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="0"/>
<pin id="1028" dir="0" index="1" bw="36" slack="0"/>
<pin id="1029" dir="0" index="2" bw="6" slack="0"/>
<pin id="1030" dir="0" index="3" bw="7" slack="0"/>
<pin id="1031" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3210/1 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="sext_ln1116_1719_cast_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="33" slack="0"/>
<pin id="1038" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1719_cast/1 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="trunc_ln708_3211_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="0"/>
<pin id="1046" dir="0" index="1" bw="36" slack="0"/>
<pin id="1047" dir="0" index="2" bw="6" slack="0"/>
<pin id="1048" dir="0" index="3" bw="7" slack="0"/>
<pin id="1049" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3211/1 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="trunc_ln708_3212_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="0"/>
<pin id="1056" dir="0" index="1" bw="36" slack="0"/>
<pin id="1057" dir="0" index="2" bw="6" slack="0"/>
<pin id="1058" dir="0" index="3" bw="7" slack="0"/>
<pin id="1059" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3212/1 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="trunc_ln708_3213_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="0"/>
<pin id="1066" dir="0" index="1" bw="36" slack="0"/>
<pin id="1067" dir="0" index="2" bw="6" slack="0"/>
<pin id="1068" dir="0" index="3" bw="7" slack="0"/>
<pin id="1069" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3213/1 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="trunc_ln708_3214_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="0"/>
<pin id="1076" dir="0" index="1" bw="36" slack="0"/>
<pin id="1077" dir="0" index="2" bw="6" slack="0"/>
<pin id="1078" dir="0" index="3" bw="7" slack="0"/>
<pin id="1079" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3214/1 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="add_ln703_1519_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="16" slack="0"/>
<pin id="1086" dir="0" index="1" bw="16" slack="0"/>
<pin id="1087" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1519/1 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="add_ln703_1522_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="16" slack="0"/>
<pin id="1092" dir="0" index="1" bw="16" slack="0"/>
<pin id="1093" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1522/1 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="add_ln703_1525_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="0"/>
<pin id="1098" dir="0" index="1" bw="16" slack="0"/>
<pin id="1099" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1525/1 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="add_ln703_1528_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="0"/>
<pin id="1104" dir="0" index="1" bw="16" slack="0"/>
<pin id="1105" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1528/1 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sext_ln1116_cast_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="33" slack="1"/>
<pin id="1110" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_cast/2 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="trunc_ln_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="0"/>
<pin id="1116" dir="0" index="1" bw="36" slack="0"/>
<pin id="1117" dir="0" index="2" bw="6" slack="0"/>
<pin id="1118" dir="0" index="3" bw="7" slack="0"/>
<pin id="1119" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="trunc_ln708_s_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="16" slack="0"/>
<pin id="1126" dir="0" index="1" bw="36" slack="0"/>
<pin id="1127" dir="0" index="2" bw="6" slack="0"/>
<pin id="1128" dir="0" index="3" bw="7" slack="0"/>
<pin id="1129" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="trunc_ln708_3201_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="0"/>
<pin id="1136" dir="0" index="1" bw="36" slack="0"/>
<pin id="1137" dir="0" index="2" bw="6" slack="0"/>
<pin id="1138" dir="0" index="3" bw="7" slack="0"/>
<pin id="1139" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3201/2 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="sext_ln1116_1717_cast_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="33" slack="1"/>
<pin id="1146" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1717_cast/2 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="trunc_ln708_3203_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="16" slack="0"/>
<pin id="1153" dir="0" index="1" bw="36" slack="0"/>
<pin id="1154" dir="0" index="2" bw="6" slack="0"/>
<pin id="1155" dir="0" index="3" bw="7" slack="0"/>
<pin id="1156" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3203/2 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="trunc_ln708_3204_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="0"/>
<pin id="1163" dir="0" index="1" bw="36" slack="0"/>
<pin id="1164" dir="0" index="2" bw="6" slack="0"/>
<pin id="1165" dir="0" index="3" bw="7" slack="0"/>
<pin id="1166" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3204/2 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="trunc_ln708_3205_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="0"/>
<pin id="1173" dir="0" index="1" bw="36" slack="0"/>
<pin id="1174" dir="0" index="2" bw="6" slack="0"/>
<pin id="1175" dir="0" index="3" bw="7" slack="0"/>
<pin id="1176" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3205/2 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="trunc_ln708_3206_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="16" slack="0"/>
<pin id="1183" dir="0" index="1" bw="36" slack="0"/>
<pin id="1184" dir="0" index="2" bw="6" slack="0"/>
<pin id="1185" dir="0" index="3" bw="7" slack="0"/>
<pin id="1186" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3206/2 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="add_ln703_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="16" slack="0"/>
<pin id="1193" dir="0" index="1" bw="16" slack="0"/>
<pin id="1194" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="p_Val2_s_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="1"/>
<pin id="1199" dir="0" index="1" bw="16" slack="0"/>
<pin id="1200" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="add_ln703_1521_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="0"/>
<pin id="1204" dir="0" index="1" bw="16" slack="0"/>
<pin id="1205" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1521/2 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="acc_1_V_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="1"/>
<pin id="1210" dir="0" index="1" bw="16" slack="0"/>
<pin id="1211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/2 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="add_ln703_1524_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="16" slack="0"/>
<pin id="1215" dir="0" index="1" bw="16" slack="0"/>
<pin id="1216" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1524/2 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="acc_2_V_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="16" slack="1"/>
<pin id="1221" dir="0" index="1" bw="16" slack="0"/>
<pin id="1222" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/2 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="add_ln703_1527_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="16" slack="0"/>
<pin id="1226" dir="0" index="1" bw="16" slack="1"/>
<pin id="1227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1527/2 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="acc_3_V_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="16" slack="1"/>
<pin id="1231" dir="0" index="1" bw="16" slack="0"/>
<pin id="1232" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3_V/2 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="res_0_V_write_assign_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="26" slack="0"/>
<pin id="1236" dir="0" index="1" bw="16" slack="0"/>
<pin id="1237" dir="0" index="2" bw="1" slack="0"/>
<pin id="1238" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_0_V_write_assign/2 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="sext_ln728_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="26" slack="0"/>
<pin id="1244" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="res_1_V_write_assign_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="26" slack="0"/>
<pin id="1248" dir="0" index="1" bw="16" slack="0"/>
<pin id="1249" dir="0" index="2" bw="1" slack="0"/>
<pin id="1250" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_1_V_write_assign/2 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="sext_ln728_1_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="26" slack="0"/>
<pin id="1256" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/2 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="res_2_V_write_assign_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="26" slack="0"/>
<pin id="1260" dir="0" index="1" bw="16" slack="0"/>
<pin id="1261" dir="0" index="2" bw="1" slack="0"/>
<pin id="1262" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_2_V_write_assign/2 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="sext_ln728_2_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="26" slack="0"/>
<pin id="1268" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/2 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="res_3_V_write_assign_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="26" slack="0"/>
<pin id="1272" dir="0" index="1" bw="16" slack="0"/>
<pin id="1273" dir="0" index="2" bw="1" slack="0"/>
<pin id="1274" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_3_V_write_assign/2 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="sext_ln728_3_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="26" slack="0"/>
<pin id="1280" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/2 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="mrv_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="132" slack="0"/>
<pin id="1284" dir="0" index="1" bw="26" slack="0"/>
<pin id="1285" dir="1" index="2" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="mrv_1_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="132" slack="0"/>
<pin id="1290" dir="0" index="1" bw="26" slack="0"/>
<pin id="1291" dir="1" index="2" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="mrv_2_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="132" slack="0"/>
<pin id="1296" dir="0" index="1" bw="26" slack="0"/>
<pin id="1297" dir="1" index="2" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="mrv_3_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="132" slack="0"/>
<pin id="1302" dir="0" index="1" bw="26" slack="0"/>
<pin id="1303" dir="1" index="2" bw="132" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="data_1_V_read_3_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="33" slack="1"/>
<pin id="1308" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read_3 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="data_0_V_read_3_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="33" slack="1"/>
<pin id="1313" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read_3 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="trunc_ln708_3202_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="16" slack="1"/>
<pin id="1318" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3202 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="add_ln703_1519_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="16" slack="1"/>
<pin id="1323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1519 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="add_ln703_1522_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="16" slack="1"/>
<pin id="1328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1522 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="add_ln703_1525_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="16" slack="1"/>
<pin id="1333" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1525 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="add_ln703_1528_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="16" slack="1"/>
<pin id="1338" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1528 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="571"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="575"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="579"><net_src comp="36" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="583"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="587"><net_src comp="40" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="591"><net_src comp="42" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="595"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="872"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="876"><net_src comp="62" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="880"><net_src comp="64" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="884"><net_src comp="66" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="888"><net_src comp="68" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="892"><net_src comp="70" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="896"><net_src comp="72" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="922"><net_src comp="98" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="928"><net_src comp="10" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="919" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="12" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="934"><net_src comp="98" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="14" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="931" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="942"><net_src comp="16" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="947"><net_src comp="935" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="923" pin="3"/><net_sink comp="943" pin=1"/></net>

<net id="955"><net_src comp="18" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="943" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="957"><net_src comp="20" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="958"><net_src comp="22" pin="0"/><net_sink comp="949" pin=3"/></net>

<net id="962"><net_src comp="86" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="965"><net_src comp="959" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="972"><net_src comp="18" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="105" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="974"><net_src comp="20" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="975"><net_src comp="22" pin="0"/><net_sink comp="966" pin=3"/></net>

<net id="979"><net_src comp="86" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="985"><net_src comp="26" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="976" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="28" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="991"><net_src comp="86" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="997"><net_src comp="30" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="988" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="999"><net_src comp="32" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1004"><net_src comp="980" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="992" pin="3"/><net_sink comp="1000" pin=1"/></net>

<net id="1012"><net_src comp="18" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1014"><net_src comp="20" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1015"><net_src comp="22" pin="0"/><net_sink comp="1006" pin=3"/></net>

<net id="1022"><net_src comp="18" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="106" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1024"><net_src comp="20" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1025"><net_src comp="22" pin="0"/><net_sink comp="1016" pin=3"/></net>

<net id="1032"><net_src comp="18" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="109" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="20" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1035"><net_src comp="22" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1039"><net_src comp="80" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="1043"><net_src comp="1036" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="1050"><net_src comp="18" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="116" pin="2"/><net_sink comp="1044" pin=1"/></net>

<net id="1052"><net_src comp="20" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1053"><net_src comp="22" pin="0"/><net_sink comp="1044" pin=3"/></net>

<net id="1060"><net_src comp="18" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="119" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="20" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1063"><net_src comp="22" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1070"><net_src comp="18" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="113" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1072"><net_src comp="20" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1073"><net_src comp="22" pin="0"/><net_sink comp="1064" pin=3"/></net>

<net id="1080"><net_src comp="18" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1081"><net_src comp="118" pin="2"/><net_sink comp="1074" pin=1"/></net>

<net id="1082"><net_src comp="20" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1083"><net_src comp="22" pin="0"/><net_sink comp="1074" pin=3"/></net>

<net id="1088"><net_src comp="966" pin="4"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1044" pin="4"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="1006" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1054" pin="4"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1016" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1064" pin="4"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="1026" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1074" pin="4"/><net_sink comp="1102" pin=1"/></net>

<net id="1111"><net_src comp="1108" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="1120"><net_src comp="18" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="112" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1122"><net_src comp="20" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1123"><net_src comp="22" pin="0"/><net_sink comp="1114" pin=3"/></net>

<net id="1130"><net_src comp="18" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="104" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1132"><net_src comp="20" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1133"><net_src comp="22" pin="0"/><net_sink comp="1124" pin=3"/></net>

<net id="1140"><net_src comp="18" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="111" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1142"><net_src comp="20" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1143"><net_src comp="22" pin="0"/><net_sink comp="1134" pin=3"/></net>

<net id="1147"><net_src comp="1144" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="1150"><net_src comp="1144" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="1157"><net_src comp="18" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="107" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1159"><net_src comp="20" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1160"><net_src comp="22" pin="0"/><net_sink comp="1151" pin=3"/></net>

<net id="1167"><net_src comp="18" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1168"><net_src comp="108" pin="2"/><net_sink comp="1161" pin=1"/></net>

<net id="1169"><net_src comp="20" pin="0"/><net_sink comp="1161" pin=2"/></net>

<net id="1170"><net_src comp="22" pin="0"/><net_sink comp="1161" pin=3"/></net>

<net id="1177"><net_src comp="18" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="115" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1179"><net_src comp="20" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1180"><net_src comp="22" pin="0"/><net_sink comp="1171" pin=3"/></net>

<net id="1187"><net_src comp="18" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="117" pin="2"/><net_sink comp="1181" pin=1"/></net>

<net id="1189"><net_src comp="20" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1190"><net_src comp="22" pin="0"/><net_sink comp="1181" pin=3"/></net>

<net id="1195"><net_src comp="1151" pin="4"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="1114" pin="4"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="1191" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1206"><net_src comp="1161" pin="4"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="1124" pin="4"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="1202" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1217"><net_src comp="1171" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1134" pin="4"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1213" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1228"><net_src comp="1181" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1233"><net_src comp="1224" pin="2"/><net_sink comp="1229" pin=1"/></net>

<net id="1239"><net_src comp="74" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1240"><net_src comp="1197" pin="2"/><net_sink comp="1234" pin=1"/></net>

<net id="1241"><net_src comp="76" pin="0"/><net_sink comp="1234" pin=2"/></net>

<net id="1245"><net_src comp="1234" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1251"><net_src comp="74" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1252"><net_src comp="1208" pin="2"/><net_sink comp="1246" pin=1"/></net>

<net id="1253"><net_src comp="76" pin="0"/><net_sink comp="1246" pin=2"/></net>

<net id="1257"><net_src comp="1246" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1263"><net_src comp="74" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1264"><net_src comp="1219" pin="2"/><net_sink comp="1258" pin=1"/></net>

<net id="1265"><net_src comp="76" pin="0"/><net_sink comp="1258" pin=2"/></net>

<net id="1269"><net_src comp="1258" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1275"><net_src comp="74" pin="0"/><net_sink comp="1270" pin=0"/></net>

<net id="1276"><net_src comp="1229" pin="2"/><net_sink comp="1270" pin=1"/></net>

<net id="1277"><net_src comp="76" pin="0"/><net_sink comp="1270" pin=2"/></net>

<net id="1281"><net_src comp="1270" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1286"><net_src comp="78" pin="0"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="1242" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1292"><net_src comp="1282" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1293"><net_src comp="1254" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1298"><net_src comp="1288" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="1266" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1304"><net_src comp="1294" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="1278" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1309"><net_src comp="92" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1314"><net_src comp="98" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1319"><net_src comp="949" pin="4"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1324"><net_src comp="1084" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1329"><net_src comp="1090" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1334"><net_src comp="1096" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1339"><net_src comp="1102" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="1229" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_V_read | {}
	Port: data_1_V_read | {}
	Port: data_2_V_read | {}
	Port: data_3_V_read | {}
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 : data_0_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 : data_1_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 : data_2_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 : data_3_V_read | {1 }
  - Chain level:
	State 1
		shl_ln : 1
		shl_ln1118_1 : 1
		sub_ln1118 : 2
		trunc_ln708_3202 : 3
		mul_ln1118_4022 : 1
		trunc_ln708_3207 : 2
		shl_ln1118_2 : 1
		shl_ln1118_3 : 1
		sub_ln1118_1 : 2
		trunc_ln708_3208 : 3
		mul_ln1118_4023 : 1
		trunc_ln708_3209 : 2
		mul_ln1118_4024 : 1
		trunc_ln708_3210 : 2
		mul_ln1118_4025 : 1
		trunc_ln708_3211 : 2
		mul_ln1118_4026 : 1
		trunc_ln708_3212 : 2
		mul_ln1118_4027 : 1
		trunc_ln708_3213 : 2
		mul_ln1118_4028 : 1
		trunc_ln708_3214 : 2
		add_ln703_1519 : 3
		add_ln703_1522 : 4
		add_ln703_1525 : 3
		add_ln703_1528 : 3
	State 2
		mul_ln1118 : 1
		trunc_ln : 2
		mul_ln1118_4016 : 1
		trunc_ln708_s : 2
		mul_ln1118_4017 : 1
		trunc_ln708_3201 : 2
		mul_ln1118_4018 : 1
		trunc_ln708_3203 : 2
		mul_ln1118_4019 : 1
		trunc_ln708_3204 : 2
		mul_ln1118_4020 : 1
		trunc_ln708_3205 : 2
		mul_ln1118_4021 : 1
		trunc_ln708_3206 : 2
		add_ln703 : 3
		p_Val2_s : 4
		add_ln703_1521 : 3
		acc_1_V : 4
		add_ln703_1524 : 3
		acc_2_V : 4
		add_ln703_1527 : 3
		acc_3_V : 4
		res_0_V_write_assign : 5
		sext_ln728 : 6
		res_1_V_write_assign : 5
		sext_ln728_1 : 6
		res_2_V_write_assign : 5
		sext_ln728_2 : 6
		res_3_V_write_assign : 5
		sext_ln728_3 : 6
		mrv : 7
		mrv_1 : 8
		mrv_2 : 9
		mrv_3 : 10
		ret_ln68 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |     mul_ln1118_4016_fu_104    |    2    |    0    |    21   |
|          |     mul_ln1118_4022_fu_105    |    2    |    0    |    21   |
|          |     mul_ln1118_4023_fu_106    |    2    |    0    |    21   |
|          |     mul_ln1118_4018_fu_107    |    2    |    0    |    21   |
|          |     mul_ln1118_4019_fu_108    |    2    |    0    |    21   |
|          |     mul_ln1118_4024_fu_109    |    2    |    0    |    21   |
|    mul   |     mul_ln1118_4017_fu_111    |    2    |    0    |    21   |
|          |       mul_ln1118_fu_112       |    2    |    0    |    21   |
|          |     mul_ln1118_4027_fu_113    |    2    |    0    |    21   |
|          |     mul_ln1118_4020_fu_115    |    2    |    0    |    21   |
|          |     mul_ln1118_4025_fu_116    |    2    |    0    |    21   |
|          |     mul_ln1118_4021_fu_117    |    2    |    0    |    21   |
|          |     mul_ln1118_4028_fu_118    |    2    |    0    |    21   |
|          |     mul_ln1118_4026_fu_119    |    2    |    0    |    21   |
|----------|-------------------------------|---------|---------|---------|
|          |     add_ln703_1519_fu_1084    |    0    |    0    |    23   |
|          |     add_ln703_1522_fu_1090    |    0    |    0    |    23   |
|          |     add_ln703_1525_fu_1096    |    0    |    0    |    23   |
|          |     add_ln703_1528_fu_1102    |    0    |    0    |    23   |
|          |       add_ln703_fu_1191       |    0    |    0    |    16   |
|    add   |        p_Val2_s_fu_1197       |    0    |    0    |    16   |
|          |     add_ln703_1521_fu_1202    |    0    |    0    |    16   |
|          |        acc_1_V_fu_1208        |    0    |    0    |    16   |
|          |     add_ln703_1524_fu_1213    |    0    |    0    |    16   |
|          |        acc_2_V_fu_1219        |    0    |    0    |    16   |
|          |     add_ln703_1527_fu_1224    |    0    |    0    |    16   |
|          |        acc_3_V_fu_1229        |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |       sub_ln1118_fu_943       |    0    |    0    |    43   |
|          |      sub_ln1118_1_fu_1000     |    0    |    0    |    43   |
|----------|-------------------------------|---------|---------|---------|
|          |   data_3_V_read_3_read_fu_80  |    0    |    0    |    0    |
|   read   |   data_2_V_read_3_read_fu_86  |    0    |    0    |    0    |
|          |   data_1_V_read_3_read_fu_92  |    0    |    0    |    0    |
|          |   data_0_V_read_3_read_fu_98  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      trunc_ln1118_fu_919      |    0    |    0    |    0    |
|   trunc  |     trunc_ln1118_1_fu_931     |    0    |    0    |    0    |
|          |     trunc_ln1118_2_fu_976     |    0    |    0    |    0    |
|          |     trunc_ln1118_3_fu_988     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_923         |    0    |    0    |    0    |
|          |      shl_ln1118_1_fu_935      |    0    |    0    |    0    |
|          |      shl_ln1118_2_fu_980      |    0    |    0    |    0    |
|bitconcatenate|      shl_ln1118_3_fu_992      |    0    |    0    |    0    |
|          |  res_0_V_write_assign_fu_1234 |    0    |    0    |    0    |
|          |  res_1_V_write_assign_fu_1246 |    0    |    0    |    0    |
|          |  res_2_V_write_assign_fu_1258 |    0    |    0    |    0    |
|          |  res_3_V_write_assign_fu_1270 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    trunc_ln708_3202_fu_949    |    0    |    0    |    0    |
|          |    trunc_ln708_3207_fu_966    |    0    |    0    |    0    |
|          |    trunc_ln708_3208_fu_1006   |    0    |    0    |    0    |
|          |    trunc_ln708_3209_fu_1016   |    0    |    0    |    0    |
|          |    trunc_ln708_3210_fu_1026   |    0    |    0    |    0    |
|          |    trunc_ln708_3211_fu_1044   |    0    |    0    |    0    |
|          |    trunc_ln708_3212_fu_1054   |    0    |    0    |    0    |
|partselect|    trunc_ln708_3213_fu_1064   |    0    |    0    |    0    |
|          |    trunc_ln708_3214_fu_1074   |    0    |    0    |    0    |
|          |        trunc_ln_fu_1114       |    0    |    0    |    0    |
|          |     trunc_ln708_s_fu_1124     |    0    |    0    |    0    |
|          |    trunc_ln708_3201_fu_1134   |    0    |    0    |    0    |
|          |    trunc_ln708_3203_fu_1151   |    0    |    0    |    0    |
|          |    trunc_ln708_3204_fu_1161   |    0    |    0    |    0    |
|          |    trunc_ln708_3205_fu_1171   |    0    |    0    |    0    |
|          |    trunc_ln708_3206_fu_1181   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  sext_ln1116_1718_cast_fu_959 |    0    |    0    |    0    |
|          | sext_ln1116_1719_cast_fu_1036 |    0    |    0    |    0    |
|          |    sext_ln1116_cast_fu_1108   |    0    |    0    |    0    |
|   sext   | sext_ln1116_1717_cast_fu_1144 |    0    |    0    |    0    |
|          |       sext_ln728_fu_1242      |    0    |    0    |    0    |
|          |      sext_ln728_1_fu_1254     |    0    |    0    |    0    |
|          |      sext_ln728_2_fu_1266     |    0    |    0    |    0    |
|          |      sext_ln728_3_fu_1278     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          mrv_fu_1282          |    0    |    0    |    0    |
|insertvalue|         mrv_1_fu_1288         |    0    |    0    |    0    |
|          |         mrv_2_fu_1294         |    0    |    0    |    0    |
|          |         mrv_3_fu_1300         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    28   |    0    |   600   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| add_ln703_1519_reg_1321 |   16   |
| add_ln703_1522_reg_1326 |   16   |
| add_ln703_1525_reg_1331 |   16   |
| add_ln703_1528_reg_1336 |   16   |
| data_0_V_read_3_reg_1311|   33   |
| data_1_V_read_3_reg_1306|   33   |
|trunc_ln708_3202_reg_1316|   16   |
+-------------------------+--------+
|          Total          |   146  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   28   |    0   |   600  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   146  |    -   |
+-----------+--------+--------+--------+
|   Total   |   28   |   146  |   600  |
+-----------+--------+--------+--------+
