

================================================================
== Vitis HLS Report for 'mp_mul_9_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:37:39 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1273|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1191|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1191|   1437|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_498_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_428_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_46_fu_474_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_47_fu_484_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_470_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_548_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_231_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln158_1_fu_294_p2   |         +|   0|  0|  14|           9|           8|
    |add_ln158_fu_256_p2     |         +|   0|  0|  15|           8|           7|
    |t_fu_714_p2             |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_619_p2       |         +|   0|  0|  71|          64|          64|
    |temp_25_fu_504_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_438_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_634_p2             |         +|   0|  0|  71|          64|          64|
    |v_110_fu_560_p2         |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_277_p2     |         -|   0|  0|  13|           5|           5|
    |and_ln160_fu_686_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_225_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_1_fu_578_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_1_fu_696_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_656_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_3_fu_566_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_4_fu_572_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_5_fu_584_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_1_fu_652_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_3_fu_691_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_4_fu_669_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_fu_648_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1273|        1162|        1160|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_7_fu_106               |   9|          2|    4|          8|
    |t_33_fu_98               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_102              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_878                     |  32|   0|   32|          0|
    |add_ln133_reg_888                     |  32|   0|   64|         32|
    |add_ln133_reg_888_pp0_iter8_reg       |  32|   0|   64|         32|
    |ah_reg_791                            |  32|   0|   32|          0|
    |al_reg_781                            |  32|   0|   32|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg      |   1|   0|    1|          0|
    |bh_reg_796                            |  32|   0|   32|          0|
    |bl_reg_786                            |  32|   0|   32|          0|
    |icmp_ln157_reg_767                    |   1|   0|    1|          0|
    |j_7_fu_106                            |   4|   0|    4|          0|
    |j_reg_761                             |   4|   0|    4|          0|
    |t_33_fu_98                            |   3|   0|    3|          0|
    |tempReg_reg_893                       |  64|   0|   64|          0|
    |tempReg_reg_893_pp0_iter8_reg         |  64|   0|   64|          0|
    |tmp_117_reg_846                       |  32|   0|   32|          0|
    |tmp_118_reg_867                       |   2|   0|    2|          0|
    |tmp_119_reg_851                       |  32|   0|   32|          0|
    |tmp_119_reg_851_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_120_reg_857                       |  32|   0|   32|          0|
    |tmp_120_reg_857_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_121_reg_862                       |  32|   0|   32|          0|
    |tmp_122_reg_883                       |   2|   0|    2|          0|
    |trunc_ln106_78_reg_830                |  32|   0|   32|          0|
    |trunc_ln106_79_reg_835                |  32|   0|   32|          0|
    |trunc_ln106_80_reg_840                |  32|   0|   32|          0|
    |trunc_ln106_80_reg_840_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_825                   |  32|   0|   32|          0|
    |trunc_ln125_reg_872                   |  32|   0|   32|          0|
    |trunc_ln125_reg_872_pp0_iter6_reg     |  32|   0|   32|          0|
    |u_34_out_load_reg_902                 |  64|   0|   64|          0|
    |u_reg_907                             |  64|   0|   64|          0|
    |v_35_fu_102                           |  64|   0|   64|          0|
    |zext_ln156_1_cast_reg_756             |   4|   0|    5|          1|
    |icmp_ln157_reg_767                    |  64|  32|    1|          0|
    |tmp_121_reg_862                       |  64|  32|   32|          0|
    |trunc_ln106_reg_825                   |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1191|  96| 1129|         65|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_418_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_418_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_418_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_418_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                          indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                   v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                          zext_ln156|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                 PKB|         array|
|PKB_address1        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce1             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q1              |   in|   64|   ap_memory|                                 PKB|         array|
|zext_ln156_1        |   in|    4|     ap_none|                        zext_ln156_1|        scalar|
|v_35_out            |  out|   64|      ap_vld|                            v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                            v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                            t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                            t_33_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 14 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_7 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 15 'alloca' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln156_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156_1"   --->   Operation 17 'read' 'zext_ln156_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 18 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 19 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 20 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln156_1_cast = zext i4 %zext_ln156_1_read"   --->   Operation 21 'zext' 'zext_ln156_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 22 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 23 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_7" [src/generic/fp_generic.c:139]   --->   Operation 24 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = load i4 %j_7" [src/generic/fp_generic.c:157]   --->   Operation 29 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 30 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 31 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 32 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_7" [src/generic/fp_generic.c:139]   --->   Operation 33 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i4 %j" [src/generic/fp_generic.c:157]   --->   Operation 34 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %j, i3 0" [src/generic/fp_generic.c:158]   --->   Operation 35 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i7 %shl_ln6" [src/generic/fp_generic.c:158]   --->   Operation 36 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln158 = add i8 %zext_ln158, i8 64" [src/generic/fp_generic.c:158]   --->   Operation 37 'add' 'add_ln158' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln158, i32 3, i32 7" [src/generic/fp_generic.c:158]   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i5 %lshr_ln" [src/generic/fp_generic.c:158]   --->   Operation 39 'zext' 'zext_ln158_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln158_1" [src/generic/fp_generic.c:158]   --->   Operation 40 'getelementptr' 'PKB_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:158]   --->   Operation 41 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%sub_ln158 = sub i5 %zext_ln156_1_cast, i5 %zext_ln157" [src/generic/fp_generic.c:158]   --->   Operation 42 'sub' 'sub_ln158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %sub_ln158, i3 0" [src/generic/fp_generic.c:158]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i8 %tmp_s" [src/generic/fp_generic.c:158]   --->   Operation 44 'sext' 'sext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln158_1 = add i9 %sext_ln158, i9 192" [src/generic/fp_generic.c:158]   --->   Operation 45 'add' 'add_ln158_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln158_1 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln158_1, i32 3, i32 8" [src/generic/fp_generic.c:158]   --->   Operation 46 'partselect' 'lshr_ln158_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln158_2 = zext i6 %lshr_ln158_1" [src/generic/fp_generic.c:158]   --->   Operation 47 'zext' 'zext_ln158_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%PKB_addr_5 = getelementptr i64 %PKB, i32 0, i32 %zext_ln158_2" [src/generic/fp_generic.c:158]   --->   Operation 48 'getelementptr' 'PKB_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%PKB_load_1 = load i6 %PKB_addr_5" [src/generic/fp_generic.c:158]   --->   Operation 49 'load' 'PKB_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:158]   --->   Operation 50 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:158]   --->   Operation 51 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load_1 = load i6 %PKB_addr_5" [src/generic/fp_generic.c:158]   --->   Operation 52 'load' 'PKB_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bl = trunc i64 %PKB_load_1" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 53 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 54 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load_1, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 55 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln105_58 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 56 'zext' 'zext_ln105_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 57 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 58 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 59 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105, i64 %zext_ln105_58" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 60 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_58" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 61 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 62 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 63 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 64 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105, i64 %zext_ln105_58" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 64 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 65 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_58" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 66 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln106_78 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 67 'trunc' 'trunc_ln106_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 68 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln106_79 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 69 'trunc' 'trunc_ln106_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 70 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln106_80 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 71 'trunc' 'trunc_ln106_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 72 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 73 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 74 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 75 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_117" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 76 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_79" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 77 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln123_43 = zext i32 %trunc_ln106_78" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 78 'zext' 'zext_ln123_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_43" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 79 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln123_44 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 80 'zext' 'zext_ln123_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_44, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 81 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 82 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 83 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln106_45 = zext i2 %tmp_118" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 84 'zext' 'zext_ln106_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln106_46 = zext i32 %tmp_119" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 85 'zext' 'zext_ln106_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln106_47 = zext i32 %tmp_120" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 86 'zext' 'zext_ln106_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_80" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 87 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_80, i32 %tmp_119" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 88 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (2.55ns)   --->   "%add_ln130_46 = add i33 %zext_ln130, i33 %zext_ln106_46" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 89 'add' 'add_ln130_46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln130_43 = zext i33 %add_ln130_46" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 90 'zext' 'zext_ln130_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (2.55ns)   --->   "%add_ln130_47 = add i33 %zext_ln106_47, i33 %zext_ln106_45" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 91 'add' 'add_ln130_47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_47" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 92 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln130_44 = zext i33 %add_ln130_47" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 93 'zext' 'zext_ln130_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 94 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (2.59ns)   --->   "%temp_25 = add i34 %zext_ln130_44, i34 %zext_ln130_43" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 95 'add' 'temp_25' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_25, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 96 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 97 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln125_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 98 'bitconcatenate' 'shl_ln125_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%and_ln133_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_121, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 99 'bitconcatenate' 'and_ln133_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%and_ln133_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_122, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 100 'bitconcatenate' 'and_ln133_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_3" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 101 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_2" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 102 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 103 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (3.52ns)   --->   "%v_110 = add i64 %or_ln2, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 104 'add' 'v_110' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_3 = xor i64 %v_110, i64 %shl_ln125_7" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 105 'xor' 'xor_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_4 = xor i64 %shl_ln125_7, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 106 'xor' 'xor_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_1 = or i64 %xor_ln105_3, i64 %xor_ln105_4" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 107 'or' 'or_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_5 = xor i64 %or_ln105_1, i64 %v_110" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 108 'xor' 'xor_ln105_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_5, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 109 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_59 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 110 'zext' 'zext_ln105_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 111 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_2, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 112 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln3, i64 %zext_ln105_59" [src/generic/fp_generic.c:160]   --->   Operation 113 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_110, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 114 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 115 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 116 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 117 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%t_33_load_2 = load i3 %t_33"   --->   Operation 137 'load' 't_33_load_2' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%v_35_load_2 = load i64 %v_35"   --->   Operation 138 'load' 'v_35_load_2' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load_2"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load_2"   --->   Operation 140 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.22>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 118 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 119 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 121 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_3)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 122 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_3)   --->   "%xor_ln160_1 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 123 'xor' 'xor_ln160_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_3)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_1" [src/generic/fp_generic.c:160]   --->   Operation 124 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 125 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_4 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 126 'xor' 'xor_ln160_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 127 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_4, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 128 'bitconcatenate' 'xor_ln160_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_2, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 129 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_3 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 130 'xor' 'xor_ln160_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_1 = or i64 %xor_ln160_3, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 131 'or' 'or_ln160_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_1, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 132 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp" [src/generic/fp_generic.c:161]   --->   Operation 133 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 134 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 135 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 136 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zext_ln156_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                       (alloca                ) [ 01111111111]
v_35                       (alloca                ) [ 01111111110]
j_7                        (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
zext_ln156_1_read          (read                  ) [ 00000000000]
zext_ln156_read            (read                  ) [ 00000000000]
v_read                     (read                  ) [ 00000000000]
indvars_iv_read            (read                  ) [ 00000000000]
zext_ln156_1_cast          (zext                  ) [ 01100000000]
zext_ln156_cast            (zext                  ) [ 00000000000]
indvars_iv_cast            (zext                  ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j                          (load                  ) [ 01100000000]
icmp_ln157                 (icmp                  ) [ 01111111110]
br_ln157                   (br                    ) [ 00000000000]
add_ln157                  (add                   ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
zext_ln157                 (zext                  ) [ 00000000000]
shl_ln6                    (bitconcatenate        ) [ 00000000000]
zext_ln158                 (zext                  ) [ 00000000000]
add_ln158                  (add                   ) [ 00000000000]
lshr_ln                    (partselect            ) [ 00000000000]
zext_ln158_1               (zext                  ) [ 00000000000]
PKB_addr                   (getelementptr         ) [ 01010000000]
sub_ln158                  (sub                   ) [ 00000000000]
tmp_s                      (bitconcatenate        ) [ 00000000000]
sext_ln158                 (sext                  ) [ 00000000000]
add_ln158_1                (add                   ) [ 00000000000]
lshr_ln158_1               (partselect            ) [ 00000000000]
zext_ln158_2               (zext                  ) [ 00000000000]
PKB_addr_5                 (getelementptr         ) [ 01010000000]
PKB_load                   (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01001000000]
PKB_load_1                 (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01001000000]
ah                         (partselect            ) [ 01001000000]
bh                         (partselect            ) [ 01001000000]
zext_ln105_58              (zext                  ) [ 01000100000]
zext_ln110                 (zext                  ) [ 01000100000]
zext_ln105                 (zext                  ) [ 01000100000]
zext_ln112                 (zext                  ) [ 01000100000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000011100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_78             (trunc                 ) [ 01000010000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_79             (trunc                 ) [ 01000010000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_80             (trunc                 ) [ 01000011000]
tmp_117                    (partselect            ) [ 01000010000]
tmp_119                    (partselect            ) [ 01000011000]
tmp_120                    (partselect            ) [ 01000011000]
tmp_121                    (partselect            ) [ 01000011100]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_43              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_44              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_118                    (partselect            ) [ 01000001000]
trunc_ln125                (trunc                 ) [ 01000001100]
zext_ln106_45              (zext                  ) [ 00000000000]
zext_ln106_46              (zext                  ) [ 00000000000]
zext_ln106_47              (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130                  (add                   ) [ 00000000000]
add_ln130_46               (add                   ) [ 00000000000]
zext_ln130_43              (zext                  ) [ 00000000000]
add_ln130_47               (add                   ) [ 00000000000]
trunc_ln130                (trunc                 ) [ 00000000000]
zext_ln130_44              (zext                  ) [ 00000000000]
add_ln105                  (add                   ) [ 01000000100]
temp_25                    (add                   ) [ 00000000000]
tmp_122                    (partselect            ) [ 01000000100]
v_35_load                  (load                  ) [ 00000000000]
shl_ln125_7                (bitconcatenate        ) [ 00000000000]
and_ln133_2                (bitconcatenate        ) [ 00000000000]
and_ln133_3                (bitconcatenate        ) [ 00000000000]
zext_ln133                 (zext                  ) [ 00000000000]
add_ln133                  (add                   ) [ 01000000011]
or_ln2                     (bitconcatenate        ) [ 00000000000]
v_110                      (add                   ) [ 00000000000]
xor_ln105_3                (xor                   ) [ 00000000000]
xor_ln105_4                (xor                   ) [ 00000000000]
or_ln105_1                 (or                    ) [ 00000000000]
xor_ln105_5                (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_59              (zext                  ) [ 00000000000]
tmp_2                      (partselect            ) [ 00000000000]
or_ln3                     (bitconcatenate        ) [ 00000000000]
tempReg                    (add                   ) [ 01000000011]
store_ln140                (store                 ) [ 00000000000]
u_34_out_load              (load                  ) [ 01000000001]
u                          (add                   ) [ 01000000001]
store_ln140                (store                 ) [ 00000000000]
t_33_load                  (load                  ) [ 00000000000]
specpipeline_ln139         (specpipeline          ) [ 00000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 00000000000]
specloopname_ln157         (specloopname          ) [ 00000000000]
xor_ln160                  (xor                   ) [ 00000000000]
xor_ln160_1                (xor                   ) [ 00000000000]
or_ln160                   (or                    ) [ 00000000000]
bit_sel1                   (bitselect             ) [ 00000000000]
xor_ln160_4                (xor                   ) [ 00000000000]
trunc_ln160                (trunc                 ) [ 00000000000]
xor_ln160_2                (bitconcatenate        ) [ 00000000000]
and_ln160                  (and                   ) [ 00000000000]
xor_ln160_3                (xor                   ) [ 00000000000]
or_ln160_1                 (or                    ) [ 00000000000]
tmp                        (bitselect             ) [ 00000000000]
zext_ln161                 (zext                  ) [ 00000000000]
t                          (add                   ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln157                   (br                    ) [ 00000000000]
t_33_load_2                (load                  ) [ 00000000000]
v_35_load_2                (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="PKB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln156_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_35_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="u_34_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t_33_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="t_33_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v_35_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_7_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln156_1_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_1_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln156_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvars_iv_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="PKB_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="64" slack="0"/>
<pin id="163" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/2 PKB_load_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="PKB_addr_5_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_5/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln156_1_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_1_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln156_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvars_iv_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln139_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln140_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln140_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln140_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="j_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln157_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln157_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln139_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln157_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln6_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="1"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln158_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln158_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="lshr_ln_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="0" index="3" bw="4" slack="0"/>
<pin id="267" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln158_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sub_ln158_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln158_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln158/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln158_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="9" slack="0"/>
<pin id="297" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="lshr_ln158_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="9" slack="0"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="0" index="3" bw="5" slack="0"/>
<pin id="305" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln158_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln158_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_2/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="al_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bl_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="ah_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="bh_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="7" slack="0"/>
<pin id="337" dir="0" index="3" bw="7" slack="0"/>
<pin id="338" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln105_58_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_58/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln110_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln105_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln112_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln106_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln106_78_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_78/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln106_79_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_79/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln106_80_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_80/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_117_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="0" index="2" bw="7" slack="0"/>
<pin id="383" dir="0" index="3" bw="7" slack="0"/>
<pin id="384" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_117/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_119_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="0"/>
<pin id="392" dir="0" index="2" bw="7" slack="0"/>
<pin id="393" dir="0" index="3" bw="7" slack="0"/>
<pin id="394" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_119/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_120_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="64" slack="0"/>
<pin id="402" dir="0" index="2" bw="7" slack="0"/>
<pin id="403" dir="0" index="3" bw="7" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_120/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_121_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="0" index="2" bw="7" slack="0"/>
<pin id="413" dir="0" index="3" bw="7" slack="0"/>
<pin id="414" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln106_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln123_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln123_43_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_43/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln123_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln123_44_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="33" slack="0"/>
<pin id="436" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_44/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="temp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="33" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_118_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="34" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="0" index="3" bw="7" slack="0"/>
<pin id="449" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_118/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln125_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="34" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln106_45_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="1"/>
<pin id="460" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_45/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln106_46_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="2"/>
<pin id="463" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_46/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln106_47_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2"/>
<pin id="466" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_47/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln130_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="2"/>
<pin id="469" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln130_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2"/>
<pin id="472" dir="0" index="1" bw="32" slack="2"/>
<pin id="473" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln130_46_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_46/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln130_43_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="33" slack="0"/>
<pin id="482" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_43/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln130_47_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_47/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln130_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="33" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln130_44_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="33" slack="0"/>
<pin id="496" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_44/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln105_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="temp_25_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="33" slack="0"/>
<pin id="506" dir="0" index="1" bw="33" slack="0"/>
<pin id="507" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_25/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_122_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="34" slack="0"/>
<pin id="513" dir="0" index="2" bw="7" slack="0"/>
<pin id="514" dir="0" index="3" bw="7" slack="0"/>
<pin id="515" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_122/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="v_35_load_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="7"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="shl_ln125_7_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="2"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_7/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="and_ln133_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="3"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_2/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="and_ln133_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="34" slack="0"/>
<pin id="539" dir="0" index="1" bw="2" slack="1"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_3/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln133_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="34" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln133_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="34" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="or_ln2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="2"/>
<pin id="557" dir="0" index="2" bw="32" slack="3"/>
<pin id="558" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="v_110_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_110/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xor_ln105_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="0"/>
<pin id="569" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_3/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="xor_ln105_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_4/8 "/>
</bind>
</comp>

<comp id="578" class="1004" name="or_ln105_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_1/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="xor_ln105_5_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="0"/>
<pin id="587" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_5/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="carry_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="64" slack="0"/>
<pin id="593" dir="0" index="2" bw="7" slack="0"/>
<pin id="594" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln105_59_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_59/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="0"/>
<pin id="605" dir="0" index="2" bw="7" slack="0"/>
<pin id="606" dir="0" index="3" bw="7" slack="0"/>
<pin id="607" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="or_ln3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="32" slack="1"/>
<pin id="616" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/8 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tempReg_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln140_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="7"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="u_34_out_load_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="u_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="1"/>
<pin id="636" dir="0" index="1" bw="64" slack="0"/>
<pin id="637" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="store_ln140_store_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="0" index="1" bw="64" slack="0"/>
<pin id="642" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="645" class="1004" name="t_33_load_load_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="9"/>
<pin id="647" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="xor_ln160_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="1"/>
<pin id="650" dir="0" index="1" bw="64" slack="2"/>
<pin id="651" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="xor_ln160_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="2"/>
<pin id="654" dir="0" index="1" bw="64" slack="1"/>
<pin id="655" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_1/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="or_ln160_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="64" slack="0"/>
<pin id="659" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/10 "/>
</bind>
</comp>

<comp id="662" class="1004" name="bit_sel1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="2"/>
<pin id="665" dir="0" index="2" bw="7" slack="0"/>
<pin id="666" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/10 "/>
</bind>
</comp>

<comp id="669" class="1004" name="xor_ln160_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_4/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln160_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="2"/>
<pin id="677" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="xor_ln160_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="0" index="2" bw="63" slack="0"/>
<pin id="682" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_2/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="and_ln160_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="0"/>
<pin id="688" dir="0" index="1" bw="64" slack="2"/>
<pin id="689" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/10 "/>
</bind>
</comp>

<comp id="691" class="1004" name="xor_ln160_3_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="0"/>
<pin id="693" dir="0" index="1" bw="64" slack="1"/>
<pin id="694" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_3/10 "/>
</bind>
</comp>

<comp id="696" class="1004" name="or_ln160_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="0"/>
<pin id="698" dir="0" index="1" bw="64" slack="0"/>
<pin id="699" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_1/10 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="64" slack="0"/>
<pin id="705" dir="0" index="2" bw="7" slack="0"/>
<pin id="706" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln161_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/10 "/>
</bind>
</comp>

<comp id="714" class="1004" name="t_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="3" slack="0"/>
<pin id="717" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="store_ln140_store_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="3" slack="0"/>
<pin id="722" dir="0" index="1" bw="3" slack="9"/>
<pin id="723" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="725" class="1004" name="t_33_load_2_load_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="3" slack="8"/>
<pin id="727" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load_2/9 "/>
</bind>
</comp>

<comp id="729" class="1004" name="v_35_load_2_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="8"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load_2/9 "/>
</bind>
</comp>

<comp id="733" class="1005" name="t_33_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="0"/>
<pin id="735" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="741" class="1005" name="v_35_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="749" class="1005" name="j_7_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="756" class="1005" name="zext_ln156_1_cast_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="1"/>
<pin id="758" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln156_1_cast "/>
</bind>
</comp>

<comp id="761" class="1005" name="j_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="1"/>
<pin id="763" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="767" class="1005" name="icmp_ln157_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="8"/>
<pin id="769" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="771" class="1005" name="PKB_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="1"/>
<pin id="773" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="776" class="1005" name="PKB_addr_5_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="1"/>
<pin id="778" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr_5 "/>
</bind>
</comp>

<comp id="781" class="1005" name="al_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="786" class="1005" name="bl_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="791" class="1005" name="ah_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="796" class="1005" name="bh_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="801" class="1005" name="zext_ln105_58_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="1"/>
<pin id="803" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_58 "/>
</bind>
</comp>

<comp id="807" class="1005" name="zext_ln110_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="1"/>
<pin id="809" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="813" class="1005" name="zext_ln105_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="819" class="1005" name="zext_ln112_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="64" slack="1"/>
<pin id="821" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="825" class="1005" name="trunc_ln106_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="3"/>
<pin id="827" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="830" class="1005" name="trunc_ln106_78_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_78 "/>
</bind>
</comp>

<comp id="835" class="1005" name="trunc_ln106_79_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_79 "/>
</bind>
</comp>

<comp id="840" class="1005" name="trunc_ln106_80_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="2"/>
<pin id="842" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_80 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_117_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_117 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_119_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="2"/>
<pin id="853" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_120_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="2"/>
<pin id="859" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="862" class="1005" name="tmp_121_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="3"/>
<pin id="864" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="867" class="1005" name="tmp_118_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="2" slack="1"/>
<pin id="869" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="872" class="1005" name="trunc_ln125_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="2"/>
<pin id="874" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="878" class="1005" name="add_ln105_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_122_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="2" slack="1"/>
<pin id="885" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

<comp id="888" class="1005" name="add_ln133_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="64" slack="2"/>
<pin id="890" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tempReg_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="64" slack="1"/>
<pin id="895" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="902" class="1005" name="u_34_out_load_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="1"/>
<pin id="904" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="907" class="1005" name="u_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="1"/>
<pin id="909" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="94" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="96" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="148" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="192"><net_src comp="110" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="116" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="128" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="122" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="193" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="256" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="275"><net_src comp="262" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="281"><net_src comp="242" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="300" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="318"><net_src comp="155" pin="7"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="155" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="155" pin="7"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="155" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="56" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="346"><net_src comp="343" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="366"><net_src comp="173" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="177" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="181" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="185" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="173" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="395"><net_src comp="52" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="181" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="54" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="56" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="177" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="415"><net_src comp="52" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="185" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="54" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="419" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="54" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="457"><net_src comp="438" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="478"><net_src comp="467" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="461" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="464" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="458" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="490" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="470" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="494" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="480" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="58" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="60" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="528"><net_src comp="62" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="62" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="42" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="64" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="42" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="537" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="530" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="62" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="554" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="520" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="523" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="523" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="520" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="566" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="560" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="66" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="584" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="56" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="52" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="548" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="54" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="56" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="617"><net_src comp="62" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="602" pin="4"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="612" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="598" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="560" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="12" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="12" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="660"><net_src comp="648" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="86" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="88" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="662" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="90" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="683"><net_src comp="92" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="669" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="675" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="678" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="656" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="686" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="66" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="56" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="713"><net_src comp="702" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="645" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="725" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="732"><net_src comp="729" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="736"><net_src comp="98" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="744"><net_src comp="102" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="748"><net_src comp="741" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="752"><net_src comp="106" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="755"><net_src comp="749" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="759"><net_src comp="189" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="764"><net_src comp="222" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="770"><net_src comp="225" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="148" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="779"><net_src comp="165" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="784"><net_src comp="315" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="789"><net_src comp="319" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="794"><net_src comp="323" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="799"><net_src comp="333" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="804"><net_src comp="343" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="810"><net_src comp="348" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="816"><net_src comp="353" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="822"><net_src comp="358" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="828"><net_src comp="363" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="833"><net_src comp="367" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="838"><net_src comp="371" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="843"><net_src comp="375" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="849"><net_src comp="379" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="854"><net_src comp="389" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="860"><net_src comp="399" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="865"><net_src comp="409" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="870"><net_src comp="444" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="875"><net_src comp="454" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="881"><net_src comp="498" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="886"><net_src comp="510" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="891"><net_src comp="548" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="896"><net_src comp="619" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="900"><net_src comp="893" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="901"><net_src comp="893" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="905"><net_src comp="630" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="910"><net_src comp="634" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="691" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: v_35_out | {9 }
	Port: u_34_out | {1 9 }
	Port: t_33_out | {9 }
 - Input state : 
	Port: mp_mul.9_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.9_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.9_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.9_Pipeline_VITIS_LOOP_157_4 : PKB | {2 3 }
	Port: mp_mul.9_Pipeline_VITIS_LOOP_157_4 : zext_ln156_1 | {1 }
	Port: mp_mul.9_Pipeline_VITIS_LOOP_157_4 : u_34_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		add_ln157 : 2
		store_ln139 : 3
	State 2
		zext_ln158 : 1
		add_ln158 : 2
		lshr_ln : 3
		zext_ln158_1 : 4
		PKB_addr : 5
		PKB_load : 6
		sub_ln158 : 1
		tmp_s : 2
		sext_ln158 : 3
		add_ln158_1 : 4
		lshr_ln158_1 : 5
		zext_ln158_2 : 6
		PKB_addr_5 : 7
		PKB_load_1 : 8
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_78 : 1
		trunc_ln106_79 : 1
		trunc_ln106_80 : 1
		tmp_117 : 1
		tmp_119 : 1
		tmp_120 : 1
		tmp_121 : 1
	State 6
		add_ln123 : 1
		zext_ln123_44 : 2
		temp : 3
		tmp_118 : 4
		trunc_ln125 : 4
	State 7
		add_ln130_46 : 1
		zext_ln130_43 : 2
		add_ln130_47 : 1
		trunc_ln130 : 2
		zext_ln130_44 : 2
		add_ln105 : 3
		temp_25 : 3
		tmp_122 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_110 : 1
		xor_ln105_3 : 2
		xor_ln105_4 : 1
		or_ln105_1 : 2
		xor_ln105_5 : 2
		carry : 2
		zext_ln105_59 : 3
		tmp_2 : 3
		or_ln3 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln160_4 : 1
		xor_ln160_2 : 1
		and_ln160 : 2
		or_ln160_1 : 2
		tmp : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_173          |    4    |   165   |    50   |
|    mul   |           grp_fu_177          |    4    |   165   |    50   |
|          |           grp_fu_181          |    4    |   165   |    50   |
|          |           grp_fu_185          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln157_fu_231       |    0    |    0    |    13   |
|          |        add_ln158_fu_256       |    0    |    0    |    15   |
|          |       add_ln158_1_fu_294      |    0    |    0    |    14   |
|          |        add_ln123_fu_428       |    0    |    0    |    39   |
|          |          temp_fu_438          |    0    |    0    |    40   |
|          |        add_ln130_fu_470       |    0    |    0    |    32   |
|          |      add_ln130_46_fu_474      |    0    |    0    |    39   |
|    add   |      add_ln130_47_fu_484      |    0    |    0    |    39   |
|          |        add_ln105_fu_498       |    0    |    0    |    32   |
|          |         temp_25_fu_504        |    0    |    0    |    40   |
|          |        add_ln133_fu_548       |    0    |    0    |    71   |
|          |          v_110_fu_560         |    0    |    0    |    71   |
|          |         tempReg_fu_619        |    0    |    0    |    71   |
|          |            u_fu_634           |    0    |    0    |    71   |
|          |            t_fu_714           |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |       xor_ln105_3_fu_566      |    0    |    0    |    64   |
|          |       xor_ln105_4_fu_572      |    0    |    0    |    64   |
|          |       xor_ln105_5_fu_584      |    0    |    0    |    64   |
|    xor   |        xor_ln160_fu_648       |    0    |    0    |    64   |
|          |       xor_ln160_1_fu_652      |    0    |    0    |    64   |
|          |       xor_ln160_4_fu_669      |    0    |    0    |    2    |
|          |       xor_ln160_3_fu_691      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |       or_ln105_1_fu_578       |    0    |    0    |    64   |
|    or    |        or_ln160_fu_656        |    0    |    0    |    64   |
|          |       or_ln160_1_fu_696       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln160_fu_686       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln157_fu_225       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln158_fu_277       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          | zext_ln156_1_read_read_fu_110 |    0    |    0    |    0    |
|   read   |  zext_ln156_read_read_fu_116  |    0    |    0    |    0    |
|          |       v_read_read_fu_122      |    0    |    0    |    0    |
|          |  indvars_iv_read_read_fu_128  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_134    |    0    |    0    |    0    |
|          |     write_ln0_write_fu_141    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    zext_ln156_1_cast_fu_189   |    0    |    0    |    0    |
|          |     zext_ln156_cast_fu_193    |    0    |    0    |    0    |
|          |     indvars_iv_cast_fu_197    |    0    |    0    |    0    |
|          |       zext_ln157_fu_242       |    0    |    0    |    0    |
|          |       zext_ln158_fu_252       |    0    |    0    |    0    |
|          |      zext_ln158_1_fu_272      |    0    |    0    |    0    |
|          |      zext_ln158_2_fu_310      |    0    |    0    |    0    |
|          |      zext_ln105_58_fu_343     |    0    |    0    |    0    |
|          |       zext_ln110_fu_348       |    0    |    0    |    0    |
|          |       zext_ln105_fu_353       |    0    |    0    |    0    |
|          |       zext_ln112_fu_358       |    0    |    0    |    0    |
|   zext   |       zext_ln106_fu_419       |    0    |    0    |    0    |
|          |       zext_ln123_fu_422       |    0    |    0    |    0    |
|          |      zext_ln123_43_fu_425     |    0    |    0    |    0    |
|          |      zext_ln123_44_fu_434     |    0    |    0    |    0    |
|          |      zext_ln106_45_fu_458     |    0    |    0    |    0    |
|          |      zext_ln106_46_fu_461     |    0    |    0    |    0    |
|          |      zext_ln106_47_fu_464     |    0    |    0    |    0    |
|          |       zext_ln130_fu_467       |    0    |    0    |    0    |
|          |      zext_ln130_43_fu_480     |    0    |    0    |    0    |
|          |      zext_ln130_44_fu_494     |    0    |    0    |    0    |
|          |       zext_ln133_fu_544       |    0    |    0    |    0    |
|          |      zext_ln105_59_fu_598     |    0    |    0    |    0    |
|          |       zext_ln161_fu_710       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln6_fu_245        |    0    |    0    |    0    |
|          |          tmp_s_fu_282         |    0    |    0    |    0    |
|          |       shl_ln125_7_fu_523      |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_2_fu_530      |    0    |    0    |    0    |
|          |       and_ln133_3_fu_537      |    0    |    0    |    0    |
|          |         or_ln2_fu_554         |    0    |    0    |    0    |
|          |         or_ln3_fu_612         |    0    |    0    |    0    |
|          |       xor_ln160_2_fu_678      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_262        |    0    |    0    |    0    |
|          |      lshr_ln158_1_fu_300      |    0    |    0    |    0    |
|          |           ah_fu_323           |    0    |    0    |    0    |
|          |           bh_fu_333           |    0    |    0    |    0    |
|          |         tmp_117_fu_379        |    0    |    0    |    0    |
|partselect|         tmp_119_fu_389        |    0    |    0    |    0    |
|          |         tmp_120_fu_399        |    0    |    0    |    0    |
|          |         tmp_121_fu_409        |    0    |    0    |    0    |
|          |         tmp_118_fu_444        |    0    |    0    |    0    |
|          |         tmp_122_fu_510        |    0    |    0    |    0    |
|          |          tmp_2_fu_602         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln158_fu_290       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           al_fu_315           |    0    |    0    |    0    |
|          |           bl_fu_319           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_363      |    0    |    0    |    0    |
|          |     trunc_ln106_78_fu_367     |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_79_fu_371     |    0    |    0    |    0    |
|          |     trunc_ln106_80_fu_375     |    0    |    0    |    0    |
|          |       trunc_ln125_fu_454      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_490      |    0    |    0    |    0    |
|          |       trunc_ln160_fu_675      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_590         |    0    |    0    |    0    |
| bitselect|        bit_sel1_fu_662        |    0    |    0    |    0    |
|          |           tmp_fu_702          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1466  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    PKB_addr_5_reg_776   |    6   |
|     PKB_addr_reg_771    |    6   |
|    add_ln105_reg_878    |   32   |
|    add_ln133_reg_888    |   64   |
|        ah_reg_791       |   32   |
|        al_reg_781       |   32   |
|        bh_reg_796       |   32   |
|        bl_reg_786       |   32   |
|    icmp_ln157_reg_767   |    1   |
|       j_7_reg_749       |    4   |
|        j_reg_761        |    4   |
|       t_33_reg_733      |    3   |
|     tempReg_reg_893     |   64   |
|     tmp_117_reg_846     |   32   |
|     tmp_118_reg_867     |    2   |
|     tmp_119_reg_851     |   32   |
|     tmp_120_reg_857     |   32   |
|     tmp_121_reg_862     |   32   |
|     tmp_122_reg_883     |    2   |
|  trunc_ln106_78_reg_830 |   32   |
|  trunc_ln106_79_reg_835 |   32   |
|  trunc_ln106_80_reg_840 |   32   |
|   trunc_ln106_reg_825   |   32   |
|   trunc_ln125_reg_872   |   32   |
|  u_34_out_load_reg_902  |   64   |
|        u_reg_907        |   64   |
|       v_35_reg_741      |   64   |
|  zext_ln105_58_reg_801  |   64   |
|    zext_ln105_reg_813   |   64   |
|    zext_ln110_reg_807   |   64   |
|    zext_ln112_reg_819   |   64   |
|zext_ln156_1_cast_reg_756|    5   |
+-------------------------+--------+
|          Total          |  1057  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_155 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_155 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_173    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_173    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_177    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_177    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_181    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_181    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   524  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1466  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1057  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1717  |  1556  |
+-----------+--------+--------+--------+--------+
