Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 16 23:41:44 2025
| Host         : LAPTOP-AIR04ARS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_test_control_sets_placed.rpt
| Design       : led_test
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           27 |
| Yes          | No                    | No                     |              40 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              41 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                   Enable Signal                  |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clock_1s_BUFG   |                                                  |                                            |                2 |              3 |         1.50 |
|  clock_IBUF_BUFG | control_game/randon_number/mixed_bits[3]_i_1_n_0 |                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG | control_game/randon_number/mixed_bits[3]_i_1_n_0 | control_game/randon_number/random_reg_0    |                1 |              4 |         4.00 |
|  clock_1s_BUFG   | control_game/start                               |                                            |                1 |              4 |         4.00 |
|  timers/CLK      |                                                  |                                            |                3 |              5 |         1.67 |
|  timers/CLK      | control_leds/state[4]_i_2_n_0                    | control_game/SR[0]                         |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                                  | button_center/debounce_count[0]_i_1__1_n_0 |                6 |             21 |         3.50 |
|  clock_IBUF_BUFG |                                                  | button_left/debounce_count[0]_i_1_n_0      |                6 |             21 |         3.50 |
|  clock_IBUF_BUFG |                                                  | button_right/debounce_count[0]_i_1__0_n_0  |                6 |             21 |         3.50 |
|  clock_IBUF_BUFG |                                                  |                                            |               20 |             31 |         1.55 |
|  clock_IBUF_BUFG |                                                  | timers/p_0_in                              |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | timers/count_1s_control[31]_i_2_n_0              | timers/count_1s_control[31]_i_1_n_0        |                9 |             32 |         3.56 |
|  clock_1s_BUFG   | control_game/read_number5_out                    |                                            |                8 |             32 |         4.00 |
+------------------+--------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


