// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_31 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_290_p2;
reg   [0:0] icmp_ln86_reg_1278;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1278_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1278_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1278_pp0_iter3_reg;
wire   [0:0] icmp_ln86_866_fu_296_p2;
reg   [0:0] icmp_ln86_866_reg_1289;
wire   [0:0] icmp_ln86_867_fu_302_p2;
reg   [0:0] icmp_ln86_867_reg_1294;
reg   [0:0] icmp_ln86_867_reg_1294_pp0_iter1_reg;
reg   [0:0] icmp_ln86_867_reg_1294_pp0_iter2_reg;
wire   [0:0] icmp_ln86_868_fu_308_p2;
reg   [0:0] icmp_ln86_868_reg_1300;
wire   [0:0] icmp_ln86_869_fu_314_p2;
reg   [0:0] icmp_ln86_869_reg_1306;
reg   [0:0] icmp_ln86_869_reg_1306_pp0_iter1_reg;
wire   [0:0] icmp_ln86_870_fu_320_p2;
reg   [0:0] icmp_ln86_870_reg_1312;
reg   [0:0] icmp_ln86_870_reg_1312_pp0_iter1_reg;
reg   [0:0] icmp_ln86_870_reg_1312_pp0_iter2_reg;
reg   [0:0] icmp_ln86_870_reg_1312_pp0_iter3_reg;
wire   [0:0] icmp_ln86_871_fu_326_p2;
reg   [0:0] icmp_ln86_871_reg_1318;
reg   [0:0] icmp_ln86_871_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_871_reg_1318_pp0_iter2_reg;
reg   [0:0] icmp_ln86_871_reg_1318_pp0_iter3_reg;
wire   [0:0] icmp_ln86_872_fu_332_p2;
reg   [0:0] icmp_ln86_872_reg_1324;
wire   [0:0] icmp_ln86_873_fu_338_p2;
reg   [0:0] icmp_ln86_873_reg_1330;
reg   [0:0] icmp_ln86_873_reg_1330_pp0_iter1_reg;
wire   [0:0] icmp_ln86_874_fu_344_p2;
reg   [0:0] icmp_ln86_874_reg_1336;
reg   [0:0] icmp_ln86_874_reg_1336_pp0_iter1_reg;
reg   [0:0] icmp_ln86_874_reg_1336_pp0_iter2_reg;
wire   [0:0] icmp_ln86_875_fu_350_p2;
reg   [0:0] icmp_ln86_875_reg_1342;
reg   [0:0] icmp_ln86_875_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_875_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_875_reg_1342_pp0_iter3_reg;
wire   [0:0] icmp_ln86_876_fu_356_p2;
reg   [0:0] icmp_ln86_876_reg_1348;
reg   [0:0] icmp_ln86_876_reg_1348_pp0_iter1_reg;
reg   [0:0] icmp_ln86_876_reg_1348_pp0_iter2_reg;
reg   [0:0] icmp_ln86_876_reg_1348_pp0_iter3_reg;
wire   [0:0] icmp_ln86_877_fu_362_p2;
reg   [0:0] icmp_ln86_877_reg_1354;
reg   [0:0] icmp_ln86_877_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_877_reg_1354_pp0_iter2_reg;
reg   [0:0] icmp_ln86_877_reg_1354_pp0_iter3_reg;
reg   [0:0] icmp_ln86_877_reg_1354_pp0_iter4_reg;
wire   [0:0] icmp_ln86_878_fu_368_p2;
reg   [0:0] icmp_ln86_878_reg_1360;
reg   [0:0] icmp_ln86_878_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_878_reg_1360_pp0_iter2_reg;
reg   [0:0] icmp_ln86_878_reg_1360_pp0_iter3_reg;
reg   [0:0] icmp_ln86_878_reg_1360_pp0_iter4_reg;
reg   [0:0] icmp_ln86_878_reg_1360_pp0_iter5_reg;
wire   [0:0] icmp_ln86_879_fu_374_p2;
reg   [0:0] icmp_ln86_879_reg_1366;
reg   [0:0] icmp_ln86_879_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_879_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_879_reg_1366_pp0_iter3_reg;
reg   [0:0] icmp_ln86_879_reg_1366_pp0_iter4_reg;
reg   [0:0] icmp_ln86_879_reg_1366_pp0_iter5_reg;
reg   [0:0] icmp_ln86_879_reg_1366_pp0_iter6_reg;
wire   [0:0] icmp_ln86_880_fu_380_p2;
reg   [0:0] icmp_ln86_880_reg_1372;
reg   [0:0] icmp_ln86_880_reg_1372_pp0_iter1_reg;
wire   [0:0] icmp_ln86_881_fu_386_p2;
reg   [0:0] icmp_ln86_881_reg_1377;
wire   [0:0] icmp_ln86_882_fu_392_p2;
reg   [0:0] icmp_ln86_882_reg_1382;
reg   [0:0] icmp_ln86_882_reg_1382_pp0_iter1_reg;
wire   [0:0] icmp_ln86_883_fu_398_p2;
reg   [0:0] icmp_ln86_883_reg_1387;
reg   [0:0] icmp_ln86_883_reg_1387_pp0_iter1_reg;
wire   [0:0] icmp_ln86_884_fu_404_p2;
reg   [0:0] icmp_ln86_884_reg_1392;
reg   [0:0] icmp_ln86_884_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_884_reg_1392_pp0_iter2_reg;
wire   [0:0] icmp_ln86_885_fu_410_p2;
reg   [0:0] icmp_ln86_885_reg_1397;
reg   [0:0] icmp_ln86_885_reg_1397_pp0_iter1_reg;
reg   [0:0] icmp_ln86_885_reg_1397_pp0_iter2_reg;
wire   [0:0] icmp_ln86_886_fu_416_p2;
reg   [0:0] icmp_ln86_886_reg_1402;
reg   [0:0] icmp_ln86_886_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_886_reg_1402_pp0_iter2_reg;
wire   [0:0] icmp_ln86_887_fu_422_p2;
reg   [0:0] icmp_ln86_887_reg_1407;
reg   [0:0] icmp_ln86_887_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_887_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_887_reg_1407_pp0_iter3_reg;
wire   [0:0] icmp_ln86_888_fu_428_p2;
reg   [0:0] icmp_ln86_888_reg_1412;
reg   [0:0] icmp_ln86_888_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_888_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_888_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_889_fu_434_p2;
reg   [0:0] icmp_ln86_889_reg_1417;
reg   [0:0] icmp_ln86_889_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_889_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_889_reg_1417_pp0_iter3_reg;
wire   [0:0] icmp_ln86_890_fu_440_p2;
reg   [0:0] icmp_ln86_890_reg_1422;
reg   [0:0] icmp_ln86_890_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_890_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_890_reg_1422_pp0_iter3_reg;
reg   [0:0] icmp_ln86_890_reg_1422_pp0_iter4_reg;
wire   [0:0] icmp_ln86_891_fu_446_p2;
reg   [0:0] icmp_ln86_891_reg_1427;
reg   [0:0] icmp_ln86_891_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_891_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_891_reg_1427_pp0_iter3_reg;
reg   [0:0] icmp_ln86_891_reg_1427_pp0_iter4_reg;
wire   [0:0] icmp_ln86_892_fu_452_p2;
reg   [0:0] icmp_ln86_892_reg_1432;
reg   [0:0] icmp_ln86_892_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_892_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_892_reg_1432_pp0_iter3_reg;
reg   [0:0] icmp_ln86_892_reg_1432_pp0_iter4_reg;
wire   [0:0] icmp_ln86_893_fu_458_p2;
reg   [0:0] icmp_ln86_893_reg_1437;
reg   [0:0] icmp_ln86_893_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_893_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_893_reg_1437_pp0_iter3_reg;
reg   [0:0] icmp_ln86_893_reg_1437_pp0_iter4_reg;
reg   [0:0] icmp_ln86_893_reg_1437_pp0_iter5_reg;
wire   [0:0] icmp_ln86_894_fu_464_p2;
reg   [0:0] icmp_ln86_894_reg_1442;
reg   [0:0] icmp_ln86_894_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_894_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_894_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_894_reg_1442_pp0_iter4_reg;
reg   [0:0] icmp_ln86_894_reg_1442_pp0_iter5_reg;
wire   [0:0] icmp_ln86_895_fu_470_p2;
reg   [0:0] icmp_ln86_895_reg_1447;
reg   [0:0] icmp_ln86_895_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_895_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_895_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_895_reg_1447_pp0_iter4_reg;
reg   [0:0] icmp_ln86_895_reg_1447_pp0_iter5_reg;
reg   [0:0] icmp_ln86_895_reg_1447_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_476_p2;
reg   [0:0] and_ln102_reg_1452;
reg   [0:0] and_ln102_reg_1452_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1452_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_487_p2;
reg   [0:0] and_ln104_reg_1462;
wire   [0:0] and_ln102_838_fu_492_p2;
reg   [0:0] and_ln102_838_reg_1468;
wire   [0:0] and_ln104_174_fu_501_p2;
reg   [0:0] and_ln104_174_reg_1475;
wire   [0:0] and_ln102_842_fu_506_p2;
reg   [0:0] and_ln102_842_reg_1480;
wire   [0:0] and_ln102_843_fu_516_p2;
reg   [0:0] and_ln102_843_reg_1486;
wire   [0:0] or_ln117_fu_532_p2;
reg   [0:0] or_ln117_reg_1492;
wire   [0:0] xor_ln104_fu_538_p2;
reg   [0:0] xor_ln104_reg_1497;
wire   [0:0] and_ln102_839_fu_543_p2;
reg   [0:0] and_ln102_839_reg_1503;
wire   [0:0] and_ln104_175_fu_552_p2;
reg   [0:0] and_ln104_175_reg_1509;
reg   [0:0] and_ln104_175_reg_1509_pp0_iter3_reg;
wire   [0:0] and_ln102_844_fu_562_p2;
reg   [0:0] and_ln102_844_reg_1515;
wire   [3:0] select_ln117_845_fu_663_p3;
reg   [3:0] select_ln117_845_reg_1520;
wire   [0:0] or_ln117_802_fu_670_p2;
reg   [0:0] or_ln117_802_reg_1525;
wire   [0:0] and_ln102_837_fu_675_p2;
reg   [0:0] and_ln102_837_reg_1531;
wire   [0:0] and_ln104_173_fu_684_p2;
reg   [0:0] and_ln104_173_reg_1537;
wire   [0:0] and_ln102_840_fu_689_p2;
reg   [0:0] and_ln102_840_reg_1543;
wire   [0:0] and_ln102_846_fu_703_p2;
reg   [0:0] and_ln102_846_reg_1549;
wire   [0:0] or_ln117_806_fu_777_p2;
reg   [0:0] or_ln117_806_reg_1555;
wire   [3:0] select_ln117_851_fu_791_p3;
reg   [3:0] select_ln117_851_reg_1560;
wire   [0:0] and_ln104_176_fu_804_p2;
reg   [0:0] and_ln104_176_reg_1565;
wire   [0:0] and_ln102_841_fu_809_p2;
reg   [0:0] and_ln102_841_reg_1570;
reg   [0:0] and_ln102_841_reg_1570_pp0_iter5_reg;
wire   [0:0] and_ln104_177_fu_818_p2;
reg   [0:0] and_ln104_177_reg_1577;
reg   [0:0] and_ln104_177_reg_1577_pp0_iter5_reg;
reg   [0:0] and_ln104_177_reg_1577_pp0_iter6_reg;
wire   [0:0] and_ln102_847_fu_833_p2;
reg   [0:0] and_ln102_847_reg_1583;
wire   [0:0] or_ln117_811_fu_916_p2;
reg   [0:0] or_ln117_811_reg_1588;
wire   [4:0] select_ln117_857_fu_928_p3;
reg   [4:0] select_ln117_857_reg_1593;
wire   [0:0] or_ln117_813_fu_936_p2;
reg   [0:0] or_ln117_813_reg_1598;
wire   [0:0] or_ln117_815_fu_942_p2;
reg   [0:0] or_ln117_815_reg_1604;
reg   [0:0] or_ln117_815_reg_1604_pp0_iter5_reg;
wire   [0:0] or_ln117_817_fu_1018_p2;
reg   [0:0] or_ln117_817_reg_1612;
wire   [4:0] select_ln117_863_fu_1031_p3;
reg   [4:0] select_ln117_863_reg_1617;
wire   [0:0] or_ln117_821_fu_1093_p2;
reg   [0:0] or_ln117_821_reg_1622;
wire   [4:0] select_ln117_867_fu_1107_p3;
reg   [4:0] select_ln117_867_reg_1627;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_419_fu_482_p2;
wire   [0:0] xor_ln104_421_fu_496_p2;
wire   [0:0] xor_ln104_425_fu_511_p2;
wire   [0:0] and_ln102_866_fu_521_p2;
wire   [0:0] and_ln102_851_fu_526_p2;
wire   [0:0] xor_ln104_422_fu_547_p2;
wire   [0:0] xor_ln104_426_fu_557_p2;
wire   [0:0] and_ln102_867_fu_575_p2;
wire   [0:0] and_ln102_850_fu_567_p2;
wire   [0:0] xor_ln117_fu_585_p2;
wire   [1:0] zext_ln117_fu_591_p1;
wire   [1:0] select_ln117_fu_595_p3;
wire   [1:0] select_ln117_840_fu_602_p3;
wire   [0:0] and_ln102_852_fu_571_p2;
wire   [2:0] zext_ln117_94_fu_609_p1;
wire   [0:0] or_ln117_798_fu_613_p2;
wire   [2:0] select_ln117_841_fu_618_p3;
wire   [0:0] or_ln117_799_fu_625_p2;
wire   [0:0] and_ln102_853_fu_580_p2;
wire   [2:0] select_ln117_842_fu_629_p3;
wire   [0:0] or_ln117_800_fu_637_p2;
wire   [2:0] select_ln117_843_fu_643_p3;
wire   [2:0] select_ln117_844_fu_651_p3;
wire   [3:0] zext_ln117_95_fu_659_p1;
wire   [0:0] xor_ln104_420_fu_679_p2;
wire   [0:0] xor_ln104_427_fu_694_p2;
wire   [0:0] and_ln102_868_fu_712_p2;
wire   [0:0] and_ln102_845_fu_699_p2;
wire   [0:0] and_ln102_854_fu_708_p2;
wire   [0:0] or_ln117_801_fu_727_p2;
wire   [0:0] and_ln102_855_fu_717_p2;
wire   [3:0] select_ln117_846_fu_732_p3;
wire   [0:0] or_ln117_803_fu_739_p2;
wire   [3:0] select_ln117_847_fu_744_p3;
wire   [0:0] or_ln117_804_fu_751_p2;
wire   [0:0] and_ln102_856_fu_722_p2;
wire   [3:0] select_ln117_848_fu_755_p3;
wire   [0:0] or_ln117_805_fu_763_p2;
wire   [3:0] select_ln117_849_fu_769_p3;
wire   [3:0] select_ln117_850_fu_783_p3;
wire   [0:0] xor_ln104_423_fu_799_p2;
wire   [0:0] xor_ln104_424_fu_813_p2;
wire   [0:0] xor_ln104_428_fu_823_p2;
wire   [0:0] and_ln102_869_fu_838_p2;
wire   [0:0] xor_ln104_429_fu_828_p2;
wire   [0:0] and_ln102_870_fu_852_p2;
wire   [0:0] and_ln102_857_fu_843_p2;
wire   [0:0] or_ln117_807_fu_862_p2;
wire   [3:0] select_ln117_852_fu_867_p3;
wire   [0:0] and_ln102_858_fu_848_p2;
wire   [4:0] zext_ln117_96_fu_874_p1;
wire   [0:0] or_ln117_808_fu_878_p2;
wire   [4:0] select_ln117_853_fu_883_p3;
wire   [0:0] or_ln117_809_fu_890_p2;
wire   [0:0] and_ln102_859_fu_857_p2;
wire   [4:0] select_ln117_854_fu_894_p3;
wire   [0:0] or_ln117_810_fu_902_p2;
wire   [4:0] select_ln117_855_fu_908_p3;
wire   [4:0] select_ln117_856_fu_920_p3;
wire   [0:0] xor_ln104_430_fu_946_p2;
wire   [0:0] and_ln102_871_fu_959_p2;
wire   [0:0] and_ln102_848_fu_951_p2;
wire   [0:0] and_ln102_860_fu_955_p2;
wire   [0:0] or_ln117_812_fu_974_p2;
wire   [0:0] and_ln102_861_fu_964_p2;
wire   [4:0] select_ln117_858_fu_979_p3;
wire   [0:0] or_ln117_814_fu_986_p2;
wire   [4:0] select_ln117_859_fu_991_p3;
wire   [0:0] and_ln102_862_fu_969_p2;
wire   [4:0] select_ln117_860_fu_998_p3;
wire   [0:0] or_ln117_816_fu_1006_p2;
wire   [4:0] select_ln117_861_fu_1011_p3;
wire   [4:0] select_ln117_862_fu_1023_p3;
wire   [0:0] xor_ln104_431_fu_1039_p2;
wire   [0:0] and_ln102_872_fu_1048_p2;
wire   [0:0] and_ln102_849_fu_1044_p2;
wire   [0:0] and_ln102_863_fu_1053_p2;
wire   [0:0] or_ln117_818_fu_1063_p2;
wire   [0:0] or_ln117_819_fu_1068_p2;
wire   [0:0] and_ln102_864_fu_1058_p2;
wire   [4:0] select_ln117_864_fu_1072_p3;
wire   [0:0] or_ln117_820_fu_1079_p2;
wire   [4:0] select_ln117_865_fu_1085_p3;
wire   [4:0] select_ln117_866_fu_1099_p3;
wire   [0:0] xor_ln104_432_fu_1115_p2;
wire   [0:0] and_ln102_873_fu_1120_p2;
wire   [0:0] and_ln102_865_fu_1125_p2;
wire   [0:0] or_ln117_822_fu_1130_p2;
wire   [10:0] agg_result_fu_1142_p65;
wire   [4:0] agg_result_fu_1142_p66;
wire   [10:0] agg_result_fu_1142_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
wire   [4:0] agg_result_fu_1142_p1;
wire   [4:0] agg_result_fu_1142_p3;
wire   [4:0] agg_result_fu_1142_p5;
wire   [4:0] agg_result_fu_1142_p7;
wire   [4:0] agg_result_fu_1142_p9;
wire   [4:0] agg_result_fu_1142_p11;
wire   [4:0] agg_result_fu_1142_p13;
wire   [4:0] agg_result_fu_1142_p15;
wire   [4:0] agg_result_fu_1142_p17;
wire   [4:0] agg_result_fu_1142_p19;
wire   [4:0] agg_result_fu_1142_p21;
wire   [4:0] agg_result_fu_1142_p23;
wire   [4:0] agg_result_fu_1142_p25;
wire   [4:0] agg_result_fu_1142_p27;
wire   [4:0] agg_result_fu_1142_p29;
wire   [4:0] agg_result_fu_1142_p31;
wire  signed [4:0] agg_result_fu_1142_p33;
wire  signed [4:0] agg_result_fu_1142_p35;
wire  signed [4:0] agg_result_fu_1142_p37;
wire  signed [4:0] agg_result_fu_1142_p39;
wire  signed [4:0] agg_result_fu_1142_p41;
wire  signed [4:0] agg_result_fu_1142_p43;
wire  signed [4:0] agg_result_fu_1142_p45;
wire  signed [4:0] agg_result_fu_1142_p47;
wire  signed [4:0] agg_result_fu_1142_p49;
wire  signed [4:0] agg_result_fu_1142_p51;
wire  signed [4:0] agg_result_fu_1142_p53;
wire  signed [4:0] agg_result_fu_1142_p55;
wire  signed [4:0] agg_result_fu_1142_p57;
wire  signed [4:0] agg_result_fu_1142_p59;
wire  signed [4:0] agg_result_fu_1142_p61;
wire  signed [4:0] agg_result_fu_1142_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x17 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x17_U920(
    .din0(11'd7),
    .din1(11'd1911),
    .din2(11'd447),
    .din3(11'd212),
    .din4(11'd469),
    .din5(11'd1943),
    .din6(11'd1821),
    .din7(11'd737),
    .din8(11'd470),
    .din9(11'd2034),
    .din10(11'd854),
    .din11(11'd431),
    .din12(11'd1974),
    .din13(11'd1825),
    .din14(11'd375),
    .din15(11'd19),
    .din16(11'd1934),
    .din17(11'd250),
    .din18(11'd155),
    .din19(11'd1805),
    .din20(11'd527),
    .din21(11'd150),
    .din22(11'd1129),
    .din23(11'd2028),
    .din24(11'd38),
    .din25(11'd440),
    .din26(11'd191),
    .din27(11'd443),
    .din28(11'd1863),
    .din29(11'd380),
    .din30(11'd340),
    .din31(11'd2037),
    .def(agg_result_fu_1142_p65),
    .sel(agg_result_fu_1142_p66),
    .dout(agg_result_fu_1142_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_837_reg_1531 <= and_ln102_837_fu_675_p2;
        and_ln102_838_reg_1468 <= and_ln102_838_fu_492_p2;
        and_ln102_839_reg_1503 <= and_ln102_839_fu_543_p2;
        and_ln102_840_reg_1543 <= and_ln102_840_fu_689_p2;
        and_ln102_841_reg_1570 <= and_ln102_841_fu_809_p2;
        and_ln102_841_reg_1570_pp0_iter5_reg <= and_ln102_841_reg_1570;
        and_ln102_842_reg_1480 <= and_ln102_842_fu_506_p2;
        and_ln102_843_reg_1486 <= and_ln102_843_fu_516_p2;
        and_ln102_844_reg_1515 <= and_ln102_844_fu_562_p2;
        and_ln102_846_reg_1549 <= and_ln102_846_fu_703_p2;
        and_ln102_847_reg_1583 <= and_ln102_847_fu_833_p2;
        and_ln102_reg_1452 <= and_ln102_fu_476_p2;
        and_ln102_reg_1452_pp0_iter1_reg <= and_ln102_reg_1452;
        and_ln102_reg_1452_pp0_iter2_reg <= and_ln102_reg_1452_pp0_iter1_reg;
        and_ln104_173_reg_1537 <= and_ln104_173_fu_684_p2;
        and_ln104_174_reg_1475 <= and_ln104_174_fu_501_p2;
        and_ln104_175_reg_1509 <= and_ln104_175_fu_552_p2;
        and_ln104_175_reg_1509_pp0_iter3_reg <= and_ln104_175_reg_1509;
        and_ln104_176_reg_1565 <= and_ln104_176_fu_804_p2;
        and_ln104_177_reg_1577 <= and_ln104_177_fu_818_p2;
        and_ln104_177_reg_1577_pp0_iter5_reg <= and_ln104_177_reg_1577;
        and_ln104_177_reg_1577_pp0_iter6_reg <= and_ln104_177_reg_1577_pp0_iter5_reg;
        and_ln104_reg_1462 <= and_ln104_fu_487_p2;
        icmp_ln86_866_reg_1289 <= icmp_ln86_866_fu_296_p2;
        icmp_ln86_867_reg_1294 <= icmp_ln86_867_fu_302_p2;
        icmp_ln86_867_reg_1294_pp0_iter1_reg <= icmp_ln86_867_reg_1294;
        icmp_ln86_867_reg_1294_pp0_iter2_reg <= icmp_ln86_867_reg_1294_pp0_iter1_reg;
        icmp_ln86_868_reg_1300 <= icmp_ln86_868_fu_308_p2;
        icmp_ln86_869_reg_1306 <= icmp_ln86_869_fu_314_p2;
        icmp_ln86_869_reg_1306_pp0_iter1_reg <= icmp_ln86_869_reg_1306;
        icmp_ln86_870_reg_1312 <= icmp_ln86_870_fu_320_p2;
        icmp_ln86_870_reg_1312_pp0_iter1_reg <= icmp_ln86_870_reg_1312;
        icmp_ln86_870_reg_1312_pp0_iter2_reg <= icmp_ln86_870_reg_1312_pp0_iter1_reg;
        icmp_ln86_870_reg_1312_pp0_iter3_reg <= icmp_ln86_870_reg_1312_pp0_iter2_reg;
        icmp_ln86_871_reg_1318 <= icmp_ln86_871_fu_326_p2;
        icmp_ln86_871_reg_1318_pp0_iter1_reg <= icmp_ln86_871_reg_1318;
        icmp_ln86_871_reg_1318_pp0_iter2_reg <= icmp_ln86_871_reg_1318_pp0_iter1_reg;
        icmp_ln86_871_reg_1318_pp0_iter3_reg <= icmp_ln86_871_reg_1318_pp0_iter2_reg;
        icmp_ln86_872_reg_1324 <= icmp_ln86_872_fu_332_p2;
        icmp_ln86_873_reg_1330 <= icmp_ln86_873_fu_338_p2;
        icmp_ln86_873_reg_1330_pp0_iter1_reg <= icmp_ln86_873_reg_1330;
        icmp_ln86_874_reg_1336 <= icmp_ln86_874_fu_344_p2;
        icmp_ln86_874_reg_1336_pp0_iter1_reg <= icmp_ln86_874_reg_1336;
        icmp_ln86_874_reg_1336_pp0_iter2_reg <= icmp_ln86_874_reg_1336_pp0_iter1_reg;
        icmp_ln86_875_reg_1342 <= icmp_ln86_875_fu_350_p2;
        icmp_ln86_875_reg_1342_pp0_iter1_reg <= icmp_ln86_875_reg_1342;
        icmp_ln86_875_reg_1342_pp0_iter2_reg <= icmp_ln86_875_reg_1342_pp0_iter1_reg;
        icmp_ln86_875_reg_1342_pp0_iter3_reg <= icmp_ln86_875_reg_1342_pp0_iter2_reg;
        icmp_ln86_876_reg_1348 <= icmp_ln86_876_fu_356_p2;
        icmp_ln86_876_reg_1348_pp0_iter1_reg <= icmp_ln86_876_reg_1348;
        icmp_ln86_876_reg_1348_pp0_iter2_reg <= icmp_ln86_876_reg_1348_pp0_iter1_reg;
        icmp_ln86_876_reg_1348_pp0_iter3_reg <= icmp_ln86_876_reg_1348_pp0_iter2_reg;
        icmp_ln86_877_reg_1354 <= icmp_ln86_877_fu_362_p2;
        icmp_ln86_877_reg_1354_pp0_iter1_reg <= icmp_ln86_877_reg_1354;
        icmp_ln86_877_reg_1354_pp0_iter2_reg <= icmp_ln86_877_reg_1354_pp0_iter1_reg;
        icmp_ln86_877_reg_1354_pp0_iter3_reg <= icmp_ln86_877_reg_1354_pp0_iter2_reg;
        icmp_ln86_877_reg_1354_pp0_iter4_reg <= icmp_ln86_877_reg_1354_pp0_iter3_reg;
        icmp_ln86_878_reg_1360 <= icmp_ln86_878_fu_368_p2;
        icmp_ln86_878_reg_1360_pp0_iter1_reg <= icmp_ln86_878_reg_1360;
        icmp_ln86_878_reg_1360_pp0_iter2_reg <= icmp_ln86_878_reg_1360_pp0_iter1_reg;
        icmp_ln86_878_reg_1360_pp0_iter3_reg <= icmp_ln86_878_reg_1360_pp0_iter2_reg;
        icmp_ln86_878_reg_1360_pp0_iter4_reg <= icmp_ln86_878_reg_1360_pp0_iter3_reg;
        icmp_ln86_878_reg_1360_pp0_iter5_reg <= icmp_ln86_878_reg_1360_pp0_iter4_reg;
        icmp_ln86_879_reg_1366 <= icmp_ln86_879_fu_374_p2;
        icmp_ln86_879_reg_1366_pp0_iter1_reg <= icmp_ln86_879_reg_1366;
        icmp_ln86_879_reg_1366_pp0_iter2_reg <= icmp_ln86_879_reg_1366_pp0_iter1_reg;
        icmp_ln86_879_reg_1366_pp0_iter3_reg <= icmp_ln86_879_reg_1366_pp0_iter2_reg;
        icmp_ln86_879_reg_1366_pp0_iter4_reg <= icmp_ln86_879_reg_1366_pp0_iter3_reg;
        icmp_ln86_879_reg_1366_pp0_iter5_reg <= icmp_ln86_879_reg_1366_pp0_iter4_reg;
        icmp_ln86_879_reg_1366_pp0_iter6_reg <= icmp_ln86_879_reg_1366_pp0_iter5_reg;
        icmp_ln86_880_reg_1372 <= icmp_ln86_880_fu_380_p2;
        icmp_ln86_880_reg_1372_pp0_iter1_reg <= icmp_ln86_880_reg_1372;
        icmp_ln86_881_reg_1377 <= icmp_ln86_881_fu_386_p2;
        icmp_ln86_882_reg_1382 <= icmp_ln86_882_fu_392_p2;
        icmp_ln86_882_reg_1382_pp0_iter1_reg <= icmp_ln86_882_reg_1382;
        icmp_ln86_883_reg_1387 <= icmp_ln86_883_fu_398_p2;
        icmp_ln86_883_reg_1387_pp0_iter1_reg <= icmp_ln86_883_reg_1387;
        icmp_ln86_884_reg_1392 <= icmp_ln86_884_fu_404_p2;
        icmp_ln86_884_reg_1392_pp0_iter1_reg <= icmp_ln86_884_reg_1392;
        icmp_ln86_884_reg_1392_pp0_iter2_reg <= icmp_ln86_884_reg_1392_pp0_iter1_reg;
        icmp_ln86_885_reg_1397 <= icmp_ln86_885_fu_410_p2;
        icmp_ln86_885_reg_1397_pp0_iter1_reg <= icmp_ln86_885_reg_1397;
        icmp_ln86_885_reg_1397_pp0_iter2_reg <= icmp_ln86_885_reg_1397_pp0_iter1_reg;
        icmp_ln86_886_reg_1402 <= icmp_ln86_886_fu_416_p2;
        icmp_ln86_886_reg_1402_pp0_iter1_reg <= icmp_ln86_886_reg_1402;
        icmp_ln86_886_reg_1402_pp0_iter2_reg <= icmp_ln86_886_reg_1402_pp0_iter1_reg;
        icmp_ln86_887_reg_1407 <= icmp_ln86_887_fu_422_p2;
        icmp_ln86_887_reg_1407_pp0_iter1_reg <= icmp_ln86_887_reg_1407;
        icmp_ln86_887_reg_1407_pp0_iter2_reg <= icmp_ln86_887_reg_1407_pp0_iter1_reg;
        icmp_ln86_887_reg_1407_pp0_iter3_reg <= icmp_ln86_887_reg_1407_pp0_iter2_reg;
        icmp_ln86_888_reg_1412 <= icmp_ln86_888_fu_428_p2;
        icmp_ln86_888_reg_1412_pp0_iter1_reg <= icmp_ln86_888_reg_1412;
        icmp_ln86_888_reg_1412_pp0_iter2_reg <= icmp_ln86_888_reg_1412_pp0_iter1_reg;
        icmp_ln86_888_reg_1412_pp0_iter3_reg <= icmp_ln86_888_reg_1412_pp0_iter2_reg;
        icmp_ln86_889_reg_1417 <= icmp_ln86_889_fu_434_p2;
        icmp_ln86_889_reg_1417_pp0_iter1_reg <= icmp_ln86_889_reg_1417;
        icmp_ln86_889_reg_1417_pp0_iter2_reg <= icmp_ln86_889_reg_1417_pp0_iter1_reg;
        icmp_ln86_889_reg_1417_pp0_iter3_reg <= icmp_ln86_889_reg_1417_pp0_iter2_reg;
        icmp_ln86_890_reg_1422 <= icmp_ln86_890_fu_440_p2;
        icmp_ln86_890_reg_1422_pp0_iter1_reg <= icmp_ln86_890_reg_1422;
        icmp_ln86_890_reg_1422_pp0_iter2_reg <= icmp_ln86_890_reg_1422_pp0_iter1_reg;
        icmp_ln86_890_reg_1422_pp0_iter3_reg <= icmp_ln86_890_reg_1422_pp0_iter2_reg;
        icmp_ln86_890_reg_1422_pp0_iter4_reg <= icmp_ln86_890_reg_1422_pp0_iter3_reg;
        icmp_ln86_891_reg_1427 <= icmp_ln86_891_fu_446_p2;
        icmp_ln86_891_reg_1427_pp0_iter1_reg <= icmp_ln86_891_reg_1427;
        icmp_ln86_891_reg_1427_pp0_iter2_reg <= icmp_ln86_891_reg_1427_pp0_iter1_reg;
        icmp_ln86_891_reg_1427_pp0_iter3_reg <= icmp_ln86_891_reg_1427_pp0_iter2_reg;
        icmp_ln86_891_reg_1427_pp0_iter4_reg <= icmp_ln86_891_reg_1427_pp0_iter3_reg;
        icmp_ln86_892_reg_1432 <= icmp_ln86_892_fu_452_p2;
        icmp_ln86_892_reg_1432_pp0_iter1_reg <= icmp_ln86_892_reg_1432;
        icmp_ln86_892_reg_1432_pp0_iter2_reg <= icmp_ln86_892_reg_1432_pp0_iter1_reg;
        icmp_ln86_892_reg_1432_pp0_iter3_reg <= icmp_ln86_892_reg_1432_pp0_iter2_reg;
        icmp_ln86_892_reg_1432_pp0_iter4_reg <= icmp_ln86_892_reg_1432_pp0_iter3_reg;
        icmp_ln86_893_reg_1437 <= icmp_ln86_893_fu_458_p2;
        icmp_ln86_893_reg_1437_pp0_iter1_reg <= icmp_ln86_893_reg_1437;
        icmp_ln86_893_reg_1437_pp0_iter2_reg <= icmp_ln86_893_reg_1437_pp0_iter1_reg;
        icmp_ln86_893_reg_1437_pp0_iter3_reg <= icmp_ln86_893_reg_1437_pp0_iter2_reg;
        icmp_ln86_893_reg_1437_pp0_iter4_reg <= icmp_ln86_893_reg_1437_pp0_iter3_reg;
        icmp_ln86_893_reg_1437_pp0_iter5_reg <= icmp_ln86_893_reg_1437_pp0_iter4_reg;
        icmp_ln86_894_reg_1442 <= icmp_ln86_894_fu_464_p2;
        icmp_ln86_894_reg_1442_pp0_iter1_reg <= icmp_ln86_894_reg_1442;
        icmp_ln86_894_reg_1442_pp0_iter2_reg <= icmp_ln86_894_reg_1442_pp0_iter1_reg;
        icmp_ln86_894_reg_1442_pp0_iter3_reg <= icmp_ln86_894_reg_1442_pp0_iter2_reg;
        icmp_ln86_894_reg_1442_pp0_iter4_reg <= icmp_ln86_894_reg_1442_pp0_iter3_reg;
        icmp_ln86_894_reg_1442_pp0_iter5_reg <= icmp_ln86_894_reg_1442_pp0_iter4_reg;
        icmp_ln86_895_reg_1447 <= icmp_ln86_895_fu_470_p2;
        icmp_ln86_895_reg_1447_pp0_iter1_reg <= icmp_ln86_895_reg_1447;
        icmp_ln86_895_reg_1447_pp0_iter2_reg <= icmp_ln86_895_reg_1447_pp0_iter1_reg;
        icmp_ln86_895_reg_1447_pp0_iter3_reg <= icmp_ln86_895_reg_1447_pp0_iter2_reg;
        icmp_ln86_895_reg_1447_pp0_iter4_reg <= icmp_ln86_895_reg_1447_pp0_iter3_reg;
        icmp_ln86_895_reg_1447_pp0_iter5_reg <= icmp_ln86_895_reg_1447_pp0_iter4_reg;
        icmp_ln86_895_reg_1447_pp0_iter6_reg <= icmp_ln86_895_reg_1447_pp0_iter5_reg;
        icmp_ln86_reg_1278 <= icmp_ln86_fu_290_p2;
        icmp_ln86_reg_1278_pp0_iter1_reg <= icmp_ln86_reg_1278;
        icmp_ln86_reg_1278_pp0_iter2_reg <= icmp_ln86_reg_1278_pp0_iter1_reg;
        icmp_ln86_reg_1278_pp0_iter3_reg <= icmp_ln86_reg_1278_pp0_iter2_reg;
        or_ln117_802_reg_1525 <= or_ln117_802_fu_670_p2;
        or_ln117_806_reg_1555 <= or_ln117_806_fu_777_p2;
        or_ln117_811_reg_1588 <= or_ln117_811_fu_916_p2;
        or_ln117_813_reg_1598 <= or_ln117_813_fu_936_p2;
        or_ln117_815_reg_1604 <= or_ln117_815_fu_942_p2;
        or_ln117_815_reg_1604_pp0_iter5_reg <= or_ln117_815_reg_1604;
        or_ln117_817_reg_1612 <= or_ln117_817_fu_1018_p2;
        or_ln117_821_reg_1622 <= or_ln117_821_fu_1093_p2;
        or_ln117_reg_1492 <= or_ln117_fu_532_p2;
        select_ln117_845_reg_1520 <= select_ln117_845_fu_663_p3;
        select_ln117_851_reg_1560 <= select_ln117_851_fu_791_p3;
        select_ln117_857_reg_1593 <= select_ln117_857_fu_928_p3;
        select_ln117_863_reg_1617 <= select_ln117_863_fu_1031_p3;
        select_ln117_867_reg_1627 <= select_ln117_867_fu_1107_p3;
        xor_ln104_reg_1497 <= xor_ln104_fu_538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
    end
end

assign agg_result_fu_1142_p65 = 'bx;

assign agg_result_fu_1142_p66 = ((or_ln117_822_fu_1130_p2[0:0] == 1'b1) ? select_ln117_867_reg_1627 : 5'd31);

assign and_ln102_837_fu_675_p2 = (xor_ln104_reg_1497 & icmp_ln86_867_reg_1294_pp0_iter2_reg);

assign and_ln102_838_fu_492_p2 = (icmp_ln86_868_reg_1300 & and_ln102_reg_1452);

assign and_ln102_839_fu_543_p2 = (icmp_ln86_869_reg_1306_pp0_iter1_reg & and_ln104_reg_1462);

assign and_ln102_840_fu_689_p2 = (icmp_ln86_870_reg_1312_pp0_iter2_reg & and_ln102_837_fu_675_p2);

assign and_ln102_841_fu_809_p2 = (icmp_ln86_871_reg_1318_pp0_iter3_reg & and_ln104_173_reg_1537);

assign and_ln102_842_fu_506_p2 = (icmp_ln86_872_reg_1324 & and_ln102_838_fu_492_p2);

assign and_ln102_843_fu_516_p2 = (icmp_ln86_873_reg_1330 & and_ln104_174_fu_501_p2);

assign and_ln102_844_fu_562_p2 = (icmp_ln86_874_reg_1336_pp0_iter1_reg & and_ln102_839_fu_543_p2);

assign and_ln102_845_fu_699_p2 = (icmp_ln86_875_reg_1342_pp0_iter2_reg & and_ln104_175_reg_1509);

assign and_ln102_846_fu_703_p2 = (icmp_ln86_876_reg_1348_pp0_iter2_reg & and_ln102_840_fu_689_p2);

assign and_ln102_847_fu_833_p2 = (icmp_ln86_877_reg_1354_pp0_iter3_reg & and_ln104_176_fu_804_p2);

assign and_ln102_848_fu_951_p2 = (icmp_ln86_878_reg_1360_pp0_iter4_reg & and_ln102_841_reg_1570);

assign and_ln102_849_fu_1044_p2 = (icmp_ln86_879_reg_1366_pp0_iter5_reg & and_ln104_177_reg_1577_pp0_iter5_reg);

assign and_ln102_850_fu_567_p2 = (icmp_ln86_880_reg_1372_pp0_iter1_reg & and_ln102_842_reg_1480);

assign and_ln102_851_fu_526_p2 = (and_ln102_866_fu_521_p2 & and_ln102_838_fu_492_p2);

assign and_ln102_852_fu_571_p2 = (icmp_ln86_882_reg_1382_pp0_iter1_reg & and_ln102_843_reg_1486);

assign and_ln102_853_fu_580_p2 = (and_ln104_174_reg_1475 & and_ln102_867_fu_575_p2);

assign and_ln102_854_fu_708_p2 = (icmp_ln86_884_reg_1392_pp0_iter2_reg & and_ln102_844_reg_1515);

assign and_ln102_855_fu_717_p2 = (and_ln102_868_fu_712_p2 & and_ln102_839_reg_1503);

assign and_ln102_856_fu_722_p2 = (icmp_ln86_886_reg_1402_pp0_iter2_reg & and_ln102_845_fu_699_p2);

assign and_ln102_857_fu_843_p2 = (and_ln104_175_reg_1509_pp0_iter3_reg & and_ln102_869_fu_838_p2);

assign and_ln102_858_fu_848_p2 = (icmp_ln86_888_reg_1412_pp0_iter3_reg & and_ln102_846_reg_1549);

assign and_ln102_859_fu_857_p2 = (and_ln102_870_fu_852_p2 & and_ln102_840_reg_1543);

assign and_ln102_860_fu_955_p2 = (icmp_ln86_890_reg_1422_pp0_iter4_reg & and_ln102_847_reg_1583);

assign and_ln102_861_fu_964_p2 = (and_ln104_176_reg_1565 & and_ln102_871_fu_959_p2);

assign and_ln102_862_fu_969_p2 = (icmp_ln86_892_reg_1432_pp0_iter4_reg & and_ln102_848_fu_951_p2);

assign and_ln102_863_fu_1053_p2 = (and_ln102_872_fu_1048_p2 & and_ln102_841_reg_1570_pp0_iter5_reg);

assign and_ln102_864_fu_1058_p2 = (icmp_ln86_894_reg_1442_pp0_iter5_reg & and_ln102_849_fu_1044_p2);

assign and_ln102_865_fu_1125_p2 = (and_ln104_177_reg_1577_pp0_iter6_reg & and_ln102_873_fu_1120_p2);

assign and_ln102_866_fu_521_p2 = (xor_ln104_425_fu_511_p2 & icmp_ln86_881_reg_1377);

assign and_ln102_867_fu_575_p2 = (xor_ln104_426_fu_557_p2 & icmp_ln86_883_reg_1387_pp0_iter1_reg);

assign and_ln102_868_fu_712_p2 = (xor_ln104_427_fu_694_p2 & icmp_ln86_885_reg_1397_pp0_iter2_reg);

assign and_ln102_869_fu_838_p2 = (xor_ln104_428_fu_823_p2 & icmp_ln86_887_reg_1407_pp0_iter3_reg);

assign and_ln102_870_fu_852_p2 = (xor_ln104_429_fu_828_p2 & icmp_ln86_889_reg_1417_pp0_iter3_reg);

assign and_ln102_871_fu_959_p2 = (xor_ln104_430_fu_946_p2 & icmp_ln86_891_reg_1427_pp0_iter4_reg);

assign and_ln102_872_fu_1048_p2 = (xor_ln104_431_fu_1039_p2 & icmp_ln86_893_reg_1437_pp0_iter5_reg);

assign and_ln102_873_fu_1120_p2 = (xor_ln104_432_fu_1115_p2 & icmp_ln86_895_reg_1447_pp0_iter6_reg);

assign and_ln102_fu_476_p2 = (icmp_ln86_fu_290_p2 & icmp_ln86_866_fu_296_p2);

assign and_ln104_173_fu_684_p2 = (xor_ln104_reg_1497 & xor_ln104_420_fu_679_p2);

assign and_ln104_174_fu_501_p2 = (xor_ln104_421_fu_496_p2 & and_ln102_reg_1452);

assign and_ln104_175_fu_552_p2 = (xor_ln104_422_fu_547_p2 & and_ln104_reg_1462);

assign and_ln104_176_fu_804_p2 = (xor_ln104_423_fu_799_p2 & and_ln102_837_reg_1531);

assign and_ln104_177_fu_818_p2 = (xor_ln104_424_fu_813_p2 & and_ln104_173_reg_1537);

assign and_ln104_fu_487_p2 = (xor_ln104_419_fu_482_p2 & icmp_ln86_reg_1278);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1142_p67;

assign icmp_ln86_866_fu_296_p2 = (($signed(p_read6_int_reg) < $signed(18'd261161)) ? 1'b1 : 1'b0);

assign icmp_ln86_867_fu_302_p2 = (($signed(p_read6_int_reg) < $signed(18'd261481)) ? 1'b1 : 1'b0);

assign icmp_ln86_868_fu_308_p2 = (($signed(p_read1_int_reg) < $signed(18'd261314)) ? 1'b1 : 1'b0);

assign icmp_ln86_869_fu_314_p2 = (($signed(p_read1_int_reg) < $signed(18'd261326)) ? 1'b1 : 1'b0);

assign icmp_ln86_870_fu_320_p2 = (($signed(p_read1_int_reg) < $signed(18'd261474)) ? 1'b1 : 1'b0);

assign icmp_ln86_871_fu_326_p2 = (($signed(p_read1_int_reg) < $signed(18'd261436)) ? 1'b1 : 1'b0);

assign icmp_ln86_872_fu_332_p2 = (($signed(p_read6_int_reg) < $signed(18'd261109)) ? 1'b1 : 1'b0);

assign icmp_ln86_873_fu_338_p2 = (($signed(p_read6_int_reg) < $signed(18'd261079)) ? 1'b1 : 1'b0);

assign icmp_ln86_874_fu_344_p2 = (($signed(p_read6_int_reg) < $signed(18'd261176)) ? 1'b1 : 1'b0);

assign icmp_ln86_875_fu_350_p2 = (($signed(p_read6_int_reg) < $signed(18'd261243)) ? 1'b1 : 1'b0);

assign icmp_ln86_876_fu_356_p2 = (($signed(p_read1_int_reg) < $signed(18'd261390)) ? 1'b1 : 1'b0);

assign icmp_ln86_877_fu_362_p2 = (($signed(p_read7_int_reg) < $signed(18'd1115)) ? 1'b1 : 1'b0);

assign icmp_ln86_878_fu_368_p2 = (($signed(p_read1_int_reg) < $signed(18'd261419)) ? 1'b1 : 1'b0);

assign icmp_ln86_879_fu_374_p2 = (($signed(p_read6_int_reg) < $signed(18'd261585)) ? 1'b1 : 1'b0);

assign icmp_ln86_880_fu_380_p2 = (($signed(p_read1_int_reg) < $signed(18'd261300)) ? 1'b1 : 1'b0);

assign icmp_ln86_881_fu_386_p2 = (($signed(p_read2_int_reg) < $signed(18'd261318)) ? 1'b1 : 1'b0);

assign icmp_ln86_882_fu_392_p2 = (($signed(p_read7_int_reg) < $signed(18'd359)) ? 1'b1 : 1'b0);

assign icmp_ln86_883_fu_398_p2 = (($signed(p_read1_int_reg) < $signed(18'd261345)) ? 1'b1 : 1'b0);

assign icmp_ln86_884_fu_404_p2 = (($signed(p_read1_int_reg) < $signed(18'd261317)) ? 1'b1 : 1'b0);

assign icmp_ln86_885_fu_410_p2 = (($signed(p_read4_int_reg) < $signed(18'd261757)) ? 1'b1 : 1'b0);

assign icmp_ln86_886_fu_416_p2 = (($signed(p_read1_int_reg) < $signed(18'd261337)) ? 1'b1 : 1'b0);

assign icmp_ln86_887_fu_422_p2 = (($signed(p_read1_int_reg) < $signed(18'd261348)) ? 1'b1 : 1'b0);

assign icmp_ln86_888_fu_428_p2 = (($signed(p_read6_int_reg) < $signed(18'd261350)) ? 1'b1 : 1'b0);

assign icmp_ln86_889_fu_434_p2 = (($signed(p_read6_int_reg) < $signed(18'd261307)) ? 1'b1 : 1'b0);

assign icmp_ln86_890_fu_440_p2 = (($signed(p_read6_int_reg) < $signed(18'd261449)) ? 1'b1 : 1'b0);

assign icmp_ln86_891_fu_446_p2 = (($signed(p_read5_int_reg) < $signed(18'd733)) ? 1'b1 : 1'b0);

assign icmp_ln86_892_fu_452_p2 = (($signed(p_read3_int_reg) < $signed(18'd261730)) ? 1'b1 : 1'b0);

assign icmp_ln86_893_fu_458_p2 = (($signed(p_read1_int_reg) < $signed(18'd261433)) ? 1'b1 : 1'b0);

assign icmp_ln86_894_fu_464_p2 = (($signed(p_read1_int_reg) < $signed(18'd261569)) ? 1'b1 : 1'b0);

assign icmp_ln86_895_fu_470_p2 = (($signed(p_read1_int_reg) < $signed(18'd261483)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_290_p2 = (($signed(p_read2_int_reg) < $signed(18'd261559)) ? 1'b1 : 1'b0);

assign or_ln117_798_fu_613_p2 = (and_ln102_852_fu_571_p2 | and_ln102_838_reg_1468);

assign or_ln117_799_fu_625_p2 = (and_ln102_843_reg_1486 | and_ln102_838_reg_1468);

assign or_ln117_800_fu_637_p2 = (or_ln117_799_fu_625_p2 | and_ln102_853_fu_580_p2);

assign or_ln117_801_fu_727_p2 = (and_ln102_reg_1452_pp0_iter2_reg | and_ln102_854_fu_708_p2);

assign or_ln117_802_fu_670_p2 = (and_ln102_reg_1452_pp0_iter1_reg | and_ln102_844_fu_562_p2);

assign or_ln117_803_fu_739_p2 = (or_ln117_802_reg_1525 | and_ln102_855_fu_717_p2);

assign or_ln117_804_fu_751_p2 = (and_ln102_reg_1452_pp0_iter2_reg | and_ln102_839_reg_1503);

assign or_ln117_805_fu_763_p2 = (or_ln117_804_fu_751_p2 | and_ln102_856_fu_722_p2);

assign or_ln117_806_fu_777_p2 = (or_ln117_804_fu_751_p2 | and_ln102_845_fu_699_p2);

assign or_ln117_807_fu_862_p2 = (or_ln117_806_reg_1555 | and_ln102_857_fu_843_p2);

assign or_ln117_808_fu_878_p2 = (icmp_ln86_reg_1278_pp0_iter3_reg | and_ln102_858_fu_848_p2);

assign or_ln117_809_fu_890_p2 = (icmp_ln86_reg_1278_pp0_iter3_reg | and_ln102_846_reg_1549);

assign or_ln117_810_fu_902_p2 = (or_ln117_809_fu_890_p2 | and_ln102_859_fu_857_p2);

assign or_ln117_811_fu_916_p2 = (icmp_ln86_reg_1278_pp0_iter3_reg | and_ln102_840_reg_1543);

assign or_ln117_812_fu_974_p2 = (or_ln117_811_reg_1588 | and_ln102_860_fu_955_p2);

assign or_ln117_813_fu_936_p2 = (or_ln117_811_fu_916_p2 | and_ln102_847_fu_833_p2);

assign or_ln117_814_fu_986_p2 = (or_ln117_813_reg_1598 | and_ln102_861_fu_964_p2);

assign or_ln117_815_fu_942_p2 = (icmp_ln86_reg_1278_pp0_iter3_reg | and_ln102_837_reg_1531);

assign or_ln117_816_fu_1006_p2 = (or_ln117_815_reg_1604 | and_ln102_862_fu_969_p2);

assign or_ln117_817_fu_1018_p2 = (or_ln117_815_reg_1604 | and_ln102_848_fu_951_p2);

assign or_ln117_818_fu_1063_p2 = (or_ln117_817_reg_1612 | and_ln102_863_fu_1053_p2);

assign or_ln117_819_fu_1068_p2 = (or_ln117_815_reg_1604_pp0_iter5_reg | and_ln102_841_reg_1570_pp0_iter5_reg);

assign or_ln117_820_fu_1079_p2 = (or_ln117_819_fu_1068_p2 | and_ln102_864_fu_1058_p2);

assign or_ln117_821_fu_1093_p2 = (or_ln117_819_fu_1068_p2 | and_ln102_849_fu_1044_p2);

assign or_ln117_822_fu_1130_p2 = (or_ln117_821_reg_1622 | and_ln102_865_fu_1125_p2);

assign or_ln117_fu_532_p2 = (and_ln102_851_fu_526_p2 | and_ln102_842_fu_506_p2);

assign select_ln117_840_fu_602_p3 = ((or_ln117_reg_1492[0:0] == 1'b1) ? select_ln117_fu_595_p3 : 2'd3);

assign select_ln117_841_fu_618_p3 = ((and_ln102_838_reg_1468[0:0] == 1'b1) ? zext_ln117_94_fu_609_p1 : 3'd4);

assign select_ln117_842_fu_629_p3 = ((or_ln117_798_fu_613_p2[0:0] == 1'b1) ? select_ln117_841_fu_618_p3 : 3'd5);

assign select_ln117_843_fu_643_p3 = ((or_ln117_799_fu_625_p2[0:0] == 1'b1) ? select_ln117_842_fu_629_p3 : 3'd6);

assign select_ln117_844_fu_651_p3 = ((or_ln117_800_fu_637_p2[0:0] == 1'b1) ? select_ln117_843_fu_643_p3 : 3'd7);

assign select_ln117_845_fu_663_p3 = ((and_ln102_reg_1452_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_95_fu_659_p1 : 4'd8);

assign select_ln117_846_fu_732_p3 = ((or_ln117_801_fu_727_p2[0:0] == 1'b1) ? select_ln117_845_reg_1520 : 4'd9);

assign select_ln117_847_fu_744_p3 = ((or_ln117_802_reg_1525[0:0] == 1'b1) ? select_ln117_846_fu_732_p3 : 4'd10);

assign select_ln117_848_fu_755_p3 = ((or_ln117_803_fu_739_p2[0:0] == 1'b1) ? select_ln117_847_fu_744_p3 : 4'd11);

assign select_ln117_849_fu_769_p3 = ((or_ln117_804_fu_751_p2[0:0] == 1'b1) ? select_ln117_848_fu_755_p3 : 4'd12);

assign select_ln117_850_fu_783_p3 = ((or_ln117_805_fu_763_p2[0:0] == 1'b1) ? select_ln117_849_fu_769_p3 : 4'd13);

assign select_ln117_851_fu_791_p3 = ((or_ln117_806_fu_777_p2[0:0] == 1'b1) ? select_ln117_850_fu_783_p3 : 4'd14);

assign select_ln117_852_fu_867_p3 = ((or_ln117_807_fu_862_p2[0:0] == 1'b1) ? select_ln117_851_reg_1560 : 4'd15);

assign select_ln117_853_fu_883_p3 = ((icmp_ln86_reg_1278_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_96_fu_874_p1 : 5'd16);

assign select_ln117_854_fu_894_p3 = ((or_ln117_808_fu_878_p2[0:0] == 1'b1) ? select_ln117_853_fu_883_p3 : 5'd17);

assign select_ln117_855_fu_908_p3 = ((or_ln117_809_fu_890_p2[0:0] == 1'b1) ? select_ln117_854_fu_894_p3 : 5'd18);

assign select_ln117_856_fu_920_p3 = ((or_ln117_810_fu_902_p2[0:0] == 1'b1) ? select_ln117_855_fu_908_p3 : 5'd19);

assign select_ln117_857_fu_928_p3 = ((or_ln117_811_fu_916_p2[0:0] == 1'b1) ? select_ln117_856_fu_920_p3 : 5'd20);

assign select_ln117_858_fu_979_p3 = ((or_ln117_812_fu_974_p2[0:0] == 1'b1) ? select_ln117_857_reg_1593 : 5'd21);

assign select_ln117_859_fu_991_p3 = ((or_ln117_813_reg_1598[0:0] == 1'b1) ? select_ln117_858_fu_979_p3 : 5'd22);

assign select_ln117_860_fu_998_p3 = ((or_ln117_814_fu_986_p2[0:0] == 1'b1) ? select_ln117_859_fu_991_p3 : 5'd23);

assign select_ln117_861_fu_1011_p3 = ((or_ln117_815_reg_1604[0:0] == 1'b1) ? select_ln117_860_fu_998_p3 : 5'd24);

assign select_ln117_862_fu_1023_p3 = ((or_ln117_816_fu_1006_p2[0:0] == 1'b1) ? select_ln117_861_fu_1011_p3 : 5'd25);

assign select_ln117_863_fu_1031_p3 = ((or_ln117_817_fu_1018_p2[0:0] == 1'b1) ? select_ln117_862_fu_1023_p3 : 5'd26);

assign select_ln117_864_fu_1072_p3 = ((or_ln117_818_fu_1063_p2[0:0] == 1'b1) ? select_ln117_863_reg_1617 : 5'd27);

assign select_ln117_865_fu_1085_p3 = ((or_ln117_819_fu_1068_p2[0:0] == 1'b1) ? select_ln117_864_fu_1072_p3 : 5'd28);

assign select_ln117_866_fu_1099_p3 = ((or_ln117_820_fu_1079_p2[0:0] == 1'b1) ? select_ln117_865_fu_1085_p3 : 5'd29);

assign select_ln117_867_fu_1107_p3 = ((or_ln117_821_fu_1093_p2[0:0] == 1'b1) ? select_ln117_866_fu_1099_p3 : 5'd30);

assign select_ln117_fu_595_p3 = ((and_ln102_842_reg_1480[0:0] == 1'b1) ? zext_ln117_fu_591_p1 : 2'd2);

assign xor_ln104_419_fu_482_p2 = (icmp_ln86_866_reg_1289 ^ 1'd1);

assign xor_ln104_420_fu_679_p2 = (icmp_ln86_867_reg_1294_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_421_fu_496_p2 = (icmp_ln86_868_reg_1300 ^ 1'd1);

assign xor_ln104_422_fu_547_p2 = (icmp_ln86_869_reg_1306_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_423_fu_799_p2 = (icmp_ln86_870_reg_1312_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_424_fu_813_p2 = (icmp_ln86_871_reg_1318_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_425_fu_511_p2 = (icmp_ln86_872_reg_1324 ^ 1'd1);

assign xor_ln104_426_fu_557_p2 = (icmp_ln86_873_reg_1330_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_427_fu_694_p2 = (icmp_ln86_874_reg_1336_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_428_fu_823_p2 = (icmp_ln86_875_reg_1342_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_429_fu_828_p2 = (icmp_ln86_876_reg_1348_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_430_fu_946_p2 = (icmp_ln86_877_reg_1354_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_431_fu_1039_p2 = (icmp_ln86_878_reg_1360_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_432_fu_1115_p2 = (icmp_ln86_879_reg_1366_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_538_p2 = (icmp_ln86_reg_1278_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_585_p2 = (1'd1 ^ and_ln102_850_fu_567_p2);

assign zext_ln117_94_fu_609_p1 = select_ln117_840_fu_602_p3;

assign zext_ln117_95_fu_659_p1 = select_ln117_844_fu_651_p3;

assign zext_ln117_96_fu_874_p1 = select_ln117_852_fu_867_p3;

assign zext_ln117_fu_591_p1 = xor_ln117_fu_585_p2;

endmodule //conifer_jettag_accelerator_decision_function_31
