{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701307538267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701307538267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 20:25:38 2023 " "Processing started: Wed Nov 29 20:25:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701307538267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307538267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307538267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701307539227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701307539227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307552690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307552690 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FinalProject.v(120) " "Verilog HDL information at FinalProject.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701307552708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(190) " "Verilog HDL Expression warning at FinalProject.v(190): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 190 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(193) " "Verilog HDL Expression warning at FinalProject.v(193): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 193 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(196) " "Verilog HDL Expression warning at FinalProject.v(196): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 196 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(199) " "Verilog HDL Expression warning at FinalProject.v(199): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 199 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(202) " "Verilog HDL Expression warning at FinalProject.v(202): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 202 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(205) " "Verilog HDL Expression warning at FinalProject.v(205): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 205 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(209) " "Verilog HDL Expression warning at FinalProject.v(209): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 209 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(212) " "Verilog HDL Expression warning at FinalProject.v(212): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 212 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(215) " "Verilog HDL Expression warning at FinalProject.v(215): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(218) " "Verilog HDL Expression warning at FinalProject.v(218): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 218 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(221) " "Verilog HDL Expression warning at FinalProject.v(221): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 221 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(224) " "Verilog HDL Expression warning at FinalProject.v(224): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 224 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(225) " "Verilog HDL Expression warning at FinalProject.v(225): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 225 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(226) " "Verilog HDL Expression warning at FinalProject.v(226): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(228) " "Verilog HDL Expression warning at FinalProject.v(228): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 228 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(229) " "Verilog HDL Expression warning at FinalProject.v(229): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 229 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(230) " "Verilog HDL Expression warning at FinalProject.v(230): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 230 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(231) " "Verilog HDL Expression warning at FinalProject.v(231): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 231 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(232) " "Verilog HDL Expression warning at FinalProject.v(232): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 232 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552709 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(234) " "Verilog HDL Expression warning at FinalProject.v(234): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 234 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552710 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 FinalProject.v(236) " "Verilog HDL Expression warning at FinalProject.v(236): truncated literal to match 7 bits" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 236 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307552710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307552710 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClockDivider " "Found entity 2: ClockDivider" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307552710 ""} { "Info" "ISGN_ENTITY_NAME" "3 Counter " "Found entity 3: Counter" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307552710 ""} { "Info" "ISGN_ENTITY_NAME" "4 display " "Found entity 4: display" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307552710 ""} { "Info" "ISGN_ENTITY_NAME" "5 segmentDisplay " "Found entity 5: segmentDisplay" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307552710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307552710 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(15) " "Verilog HDL Instantiation warning at FinalProject.v(15): instance has no name" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1701307552711 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(16) " "Verilog HDL Instantiation warning at FinalProject.v(16): instance has no name" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1701307552711 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(74) " "Verilog HDL Instantiation warning at FinalProject.v(74): instance has no name" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1701307552712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE10_LITE_Golden_Top.v(138) " "Verilog HDL Instantiation warning at DE10_LITE_Golden_Top.v(138): instance has no name" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1701307552712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701307552840 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(46) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] DE10_LITE_Golden_Top.v(86) " "Output port \"LEDR\[9..1\]\" at DE10_LITE_Golden_Top.v(86) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(96) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(96) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552920 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject FinalProject:comb_3 " "Elaborating entity \"FinalProject\" for hierarchy \"FinalProject:comb_3\"" {  } { { "DE10_LITE_Golden_Top.v" "comb_3" { Text "E:/quartus-lite/Labs/FinalProj/DE10_LITE_Golden_Top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307552942 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2_punish FinalProject.v(11) " "Verilog HDL or VHDL warning at FinalProject.v(11): object \"p2_punish\" assigned a value but never read" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701307552962 "|DE10_LITE_Golden_Top|FinalProject:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 FinalProject.v(5) " "Output port \"HEX1\" at FinalProject.v(5) has no driver" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552965 "|DE10_LITE_Golden_Top|FinalProject:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 FinalProject.v(5) " "Output port \"HEX2\" at FinalProject.v(5) has no driver" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552965 "|DE10_LITE_Golden_Top|FinalProject:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 FinalProject.v(5) " "Output port \"HEX3\" at FinalProject.v(5) has no driver" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552965 "|DE10_LITE_Golden_Top|FinalProject:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 FinalProject.v(5) " "Output port \"HEX4\" at FinalProject.v(5) has no driver" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552965 "|DE10_LITE_Golden_Top|FinalProject:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 FinalProject.v(5) " "Output port \"HEX5\" at FinalProject.v(5) has no driver" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701307552965 "|DE10_LITE_Golden_Top|FinalProject:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider FinalProject:comb_3\|ClockDivider:comb_3 " "Elaborating entity \"ClockDivider\" for hierarchy \"FinalProject:comb_3\|ClockDivider:comb_3\"" {  } { { "FinalProject.v" "comb_3" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307553061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter FinalProject:comb_3\|Counter:comb_4 " "Elaborating entity \"Counter\" for hierarchy \"FinalProject:comb_3\|Counter:comb_4\"" {  } { { "FinalProject.v" "comb_4" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307553080 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec FinalProject.v(120) " "Verilog HDL Always Construct warning at FinalProject.v(120): inferring latch(es) for variable \"dec\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701307553081 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[0\] FinalProject.v(120) " "Inferred latch for \"dec\[0\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553081 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[1\] FinalProject.v(120) " "Inferred latch for \"dec\[1\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553081 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[2\] FinalProject.v(120) " "Inferred latch for \"dec\[2\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553081 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[3\] FinalProject.v(120) " "Inferred latch for \"dec\[3\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[4\] FinalProject.v(120) " "Inferred latch for \"dec\[4\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[5\] FinalProject.v(120) " "Inferred latch for \"dec\[5\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[6\] FinalProject.v(120) " "Inferred latch for \"dec\[6\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[7\] FinalProject.v(120) " "Inferred latch for \"dec\[7\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[8\] FinalProject.v(120) " "Inferred latch for \"dec\[8\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[9\] FinalProject.v(120) " "Inferred latch for \"dec\[9\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[10\] FinalProject.v(120) " "Inferred latch for \"dec\[10\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[11\] FinalProject.v(120) " "Inferred latch for \"dec\[11\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[12\] FinalProject.v(120) " "Inferred latch for \"dec\[12\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[13\] FinalProject.v(120) " "Inferred latch for \"dec\[13\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[14\] FinalProject.v(120) " "Inferred latch for \"dec\[14\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[15\] FinalProject.v(120) " "Inferred latch for \"dec\[15\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[16\] FinalProject.v(120) " "Inferred latch for \"dec\[16\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[17\] FinalProject.v(120) " "Inferred latch for \"dec\[17\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[18\] FinalProject.v(120) " "Inferred latch for \"dec\[18\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[19\] FinalProject.v(120) " "Inferred latch for \"dec\[19\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[20\] FinalProject.v(120) " "Inferred latch for \"dec\[20\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[21\] FinalProject.v(120) " "Inferred latch for \"dec\[21\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[22\] FinalProject.v(120) " "Inferred latch for \"dec\[22\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[23\] FinalProject.v(120) " "Inferred latch for \"dec\[23\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[24\] FinalProject.v(120) " "Inferred latch for \"dec\[24\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[25\] FinalProject.v(120) " "Inferred latch for \"dec\[25\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[26\] FinalProject.v(120) " "Inferred latch for \"dec\[26\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[27\] FinalProject.v(120) " "Inferred latch for \"dec\[27\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[28\] FinalProject.v(120) " "Inferred latch for \"dec\[28\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[29\] FinalProject.v(120) " "Inferred latch for \"dec\[29\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[30\] FinalProject.v(120) " "Inferred latch for \"dec\[30\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[31\] FinalProject.v(120) " "Inferred latch for \"dec\[31\]\" at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553082 "|DE10_LITE_Golden_Top|FinalProject:comb_3|Counter:comb_4"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[31\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[31\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "FinalProject.v(120) " "Constant driver at FinalProject.v(120)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 120 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[30\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[30\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[29\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[29\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[28\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[28\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[27\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[27\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[26\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[26\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[25\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[25\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[24\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[24\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[23\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[23\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[22\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[22\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[21\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[21\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[20\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[20\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[19\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[19\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[18\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[18\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[17\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[17\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[16\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[16\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[15\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[15\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[14\] FinalProject.v(106) " "Can't resolve multiple constant drivers for net \"dec\[14\]\" at FinalProject.v(106)" {  } { { "FinalProject.v" "" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 106 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FinalProject:comb_3\|Counter:comb_4 " "Can't elaborate user hierarchy \"FinalProject:comb_3\|Counter:comb_4\"" {  } { { "FinalProject.v" "comb_4" { Text "E:/quartus-lite/Labs/FinalProj/FinalProject.v" 16 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307553083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus-lite/Labs/FinalProj/output_files/FinalProject.map.smsg " "Generated suppressed messages file E:/quartus-lite/Labs/FinalProj/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 51 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701307553364 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 29 20:25:53 2023 " "Processing ended: Wed Nov 29 20:25:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701307553364 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701307553364 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701307553364 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307553364 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 51 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 51 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307554711 ""}
