#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Nov 03 21:07:30 2016
# Process ID: 3984
# Log file: E:/Xilinx/Artix-7/Workspace/project_MMCM/vivado.log
# Journal file: E:/Xilinx/Artix-7/Workspace/project_MMCM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 583.926 ; gain = 98.465
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Xilinx/Artix-7/Workspace/project_MMCM/led_top.v" into library work [E:/Xilinx/Artix-7/Workspace/project_MMCM/led_top.v:1]
[Thu Nov 03 21:08:10 2016] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Xilinx/Artix-7/Workspace/project_MMCM/led_top.v" into library work [E:/Xilinx/Artix-7/Workspace/project_MMCM/led_top.v:1]
[Thu Nov 03 21:09:24 2016] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/synth_1/runme.log
launch_runs impl_1
[Thu Nov 03 21:10:28 2016] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Nov 03 21:15:24 2016] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-17:53:48
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-17:53:48
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 607.984 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Xilinx/Artix-7/Workspace/project_MMCM/led_top.v" into library work [E:/Xilinx/Artix-7/Workspace/project_MMCM/led_top.v:1]
[Thu Nov 03 21:18:42 2016] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Xilinx/Artix-7/Workspace/project_MMCM/led_top.v" into library work [E:/Xilinx/Artix-7/Workspace/project_MMCM/led_top.v:1]
[Thu Nov 03 21:19:30 2016] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/synth_1/runme.log
launch_runs impl_1
[Thu Nov 03 21:21:01 2016] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Nov 03 21:26:02 2016] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/runme.log
disconnect_hw_server localhost
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 628.938 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 03 21:29:27 2016...
