#!/usr/bin/python
# Disable pylint Line too long (=C0301)
# pylint: disable=C0301 
# pylint: disable=C0321 

"""
chFPGA.py module 
 Implements interface to the CHIME chFPGA Proof of Concept board
 

History:
    2011-01-10 : JFC : First version
    2011-04-30 JFC : Modified UDP.py into chFPGA.py to implement higher level communication system
    2011-04 - 2011-08 JFC : Major modifications & cleanup
    2011-08-29 JFC: Moved hex to util to solve circular import reference.
    2012-03-27 JFC: Modified the read and write commands to support the new format following AXI4-Streaming implementation of the command bus
    2012-05-29 JFC: Cleanup init. Support FMC board detection. Extracted test functions.
    2012-07-xx JFC: Implemented Thread-based frame buffering. Updated frame reading and plotting functions accordingly.
    2012-07-16 KMB: Started moving plotting/saving functions out to plot_utils.py, and removing redundant programs
    2012-07-25 JFC: Splitted the init() from __init() to make sure the controller object creation does not change the state of the FPGA.
        Added LCD initialization and firmware version display on the LCD
        Implemented default channel managements
    2012-08-27 JFC : Fixed reference to common.util as pychime.common.util         
    2012-09-18 JFC: Added set_global_trig()
    2012-10-17 JFC: Added an exception if wring function name is used in set_funcgen_function()
"""

import numpy as np
#import pdb

from pychime.common import util
 
import Module

import SocketIO

# FPGA subsystems handlers
import SPI
import I2C
import GPIO
import SYSMON
import FreqCtr
import REFCLK
import MGT

# FPGA Antenna processor handlers
import ANT
import ADCDAQ # Included only so it can be reloaded
import SRCSEL # Included only so it can be reloaded
import INJECT # Included only so it can be reloaded
import FUNCGEN # Included only so it can be reloaded
import FFT # Included only so it can be reloaded
import SCALER # Included only so it can be reloaded
import PROBER # Included only so it can be reloaded

# FPGA Correlator handlers
import CORR_BLOCK
import CH_DIST    # Included only so it can be reloaded
import ACC # Included only so it can be reloaded


# ML605 FPGA board specific device handlers

from pychime.ML605 import ML605_LCD
from pychime.ML605 import ML605_PMBus

# MGADC08 FMC ADC board device handlers
from pychime.MGADC08 import MGADC08 
MGADC08.reload_modules()





# -- Module reloader -- 
# Reload modules if we are debugging in case the source code has changed

MODULE_LIST = (
        util, 
        SocketIO, 
        Module, 
        SPI, 
        I2C, 
        GPIO, 
        SYSMON, 
        REFCLK, 
        MGADC08,
        ML605_LCD,
        FreqCtr,
        ML605_PMBus,
        ANT,
        ADCDAQ,
        SRCSEL, 
        INJECT,
        FUNCGEN,
        FFT, 
        SCALER, 
        PROBER, 
        CORR_BLOCK, 
        CH_DIST, 
        ACC,
        MGT
        )
    
def reload_modules(module_list=MODULE_LIST):
    """ Reloads the modules specified in the list """
    for module in module_list: 
        print 'Reloading module %s' % (module.__name__)
        reload(module)

reload_modules()


# -- chFPGA -- 

    

class chFPGA_controller(object):
    """
    Creates an object that connects to the specified chFPGA board and provides the methods to configure it and control its operations.

    Arguments:
        ip_address : string indicating the IP address of the chFPGA board, e.g. "10.10.10.11"
        port: control port number
        sampling_frequency: sampling frequency of the ADC in Hz, from 150 to 2500 MHz
        reference_frequency: frequency in Hz of the reference signal provided to the chFPGA. Typically 10 MHz.        
    """
    
    # Basic system constants
    IMPLEMENT_CORR = True
    NUMBER_OF_CORRELATORS = 1
    NUMBER_OF_ANTENNAS = 8
    LOG2_FRAME_LENGTH = 11
    FRAME_LENGTH = 2**LOG2_FRAME_LENGTH # 2**11 = 2048 time samples per frame
    ADC_CLK_SELECT = 1 # Antenna number from which the antenna processing will be clocked. This is hardwired in the firmware (need to use an ADCDAQ with a PLL)    
    #SAMPLING_FREQUENCY = 800e6 # in Hz
    #REFERENCE_FREQUENCY = 10e6 # in Hz
    SYSTEM_CLOCK_FREQUENCY = 200e6 # in Hz
    FRAME_HEADER_LENGTH = 9
    #FRAME_PERIOD = float(FRAME_LENGTH)/SAMPLING_FREQUENCY

    # Port numbers
    ANT_PORT = range(NUMBER_OF_ANTENNAS) # Antennas are ports 0-7
    SYSTEM_PORT = NUMBER_OF_ANTENNAS
    CORR_PORT = range(NUMBER_OF_ANTENNAS+1, NUMBER_OF_ANTENNAS+1+ NUMBER_OF_CORRELATORS)
    #MGT_PORT = NUMBER_OF_ANTENNAS+2 -- for future use, if needed


    # SYSTEM Modules addresses
    SYSTEM_SPI_MODULE = 0
    SYSTEM_SYSMON_MODULE = 1
    SYSTEM_FREQ_CTR_MODULE = 2
    SYSTEM_SYSMOD_MODULE = 3
    SYSTEM_REFCLK_MODULE = 4
    SYSTEM_I2C_MODULE = 5

    def __init__(self, ip_address='10.10.10.11', port_number=41000, init=1, verbose=2, **kwargs):
        """
        Opens communication with the specified chFPGA. This does not affect the state and operations of chFPGA.
        """
        # Initialize instance attributes
        # For now, we do not know their values unless the system is initialized. 
        # We may want to fix that by reading the FPGA states and determining those values. 
        self.sampling_frequency = None
        self.reference_frequency = None
        self.FRAME_PERIOD = None
        self.FMC_present = None  # indicates if the FMC board is present. If not, the modules will act accordingly.

        self.default_channels = range(self.NUMBER_OF_ANTENNAS)

        print '*** Opening control communication sockets ***'
        # Create socket handled and open socket communications to the chFPGA board
        self.sock = SocketIO.ControlSocket_base(ip_address, port_number)

        try: # catch initialization errors so we can free the socket for future instantiation
            print '*** Instantiating modules ***'
            # Create handware handling objects 
            #  NOTE: Does not initialize them yet because some modules are interdependent - we need to wait until all of them are instantiated.
            #  NOTE: The instantiation does not initiate communicattion with the hardware yet. this is done in the INIT phase.
    
            # ---------------------------------------------------------------------
            # -- Create basic FPGA ressource handlers objects
            # ---------------------------------------------------------------------
            if verbose >= 2: print '  - SYSMOD'
            self.GPIO = GPIO.GPIO_base(self)

            if verbose >= 2: print '  - I2C'
            self.I2C = I2C.I2C_base(self)

            if verbose >= 2: print '  - SYSMON'
            self.SYSMON = SYSMON.SYSMON_base(self)

            if verbose >= 2: print '  - SPI'
            self.SPI = SPI.SPI_base(self)

            if verbose >= 2: print '  - FreqCtr'
            self.FreqCtr = FreqCtr.FreqCtr_base(self)

            if verbose >= 2: print '  - REFCLK'
            self.REFCLK = REFCLK.REFCLK_base(self)
            
            if verbose >= 2: print '  - ANT'
            self.ANT = ANT.ANT_base(self) # Antenna processors (ADCDAQ, SRCSEL, FFT, SCALER) for each input
    
            if verbose >= 2: print '  - CORR'
            self.CORR = CORR_BLOCK.CORR_BLOCK_base(self) # Correlator (CH_DIST, CORR, ACC) for each correlator

    
            # ---------------------------------------------------------------------
            # -- Create ML605 ressource handlers objects
            # ---------------------------------------------------------------------
            if verbose >= 2: print '  - ML605 PMBus'
            self.ML605_PMBus = ML605_PMBus.ML605_PMBus_base(self)

            if verbose >= 2: print '  - ML605 PMBus'
            self.LCD = ML605_LCD.LCD_base(self.GPIO)

            #if verbose>=2: print '  - MGT'
            #self.MGT=MGT.MGT_base(self)
    
    
            # ---------------------------------------------------------------------
            # -- Create MGADC08 FMC board ressource handlers objects
            # ---------------------------------------------------------------------

            self.ADC_BOARD = MGADC08.MGADC08_base(self)
            self.FMC_present = self.ADC_BOARD.is_present()
               
        except SocketIO.timeout:
            self.close()
            raise
            # Initialize subsystems. This has to be done only once all subsystems are created because some subsystems depend on each other.

        if init:
            self.init(**kwargs)


    def __del__(self):

        self.close()
        print '__del__: Closed FPGA at IP address %s' % self.sock.ip_address

    def init(self, sampling_frequency=800e6, reference_frequency=10e6, adc_delay_table=None, verbose=2):
        """
        Resets the chFPGA to a known state with specified parameters.
        """
        
        self.sampling_frequency = sampling_frequency
        self.reference_frequency = reference_frequency
        self.FRAME_PERIOD = float(self.FRAME_LENGTH)/self.sampling_frequency

        print '*** Initializing modules ***'

        if verbose >= 2: print '  - SYSMOD'
        self.GPIO.init() # This stops the antenna procesors from sending data. Neeeded if the FPGA is flooding the buffers which prevent subsequent reads to come through
        #self.sock.flush_data_socket() # Now the the data stops coming, flush the buffers
        self.sock.flush()
        self.GPIO.status()


        if verbose >= 2: print '  - I2C'
        self.I2C.init()

        if verbose >= 2: print '  - ML605 LCD'
        self.LCD.init()
        self.LCD.write('CHIME FW Version', col=0, row=0)
        self.LCD.write('%s' % self.GPIO.get_bitstream_date(), col=0, row=1)

        if verbose >= 2: print '  - ML605 PMBus'
        self.ML605_PMBus.init()
        self.ML605_PMBus.status()



         # Module depend on the FMC_present flag after this point

        if verbose >= 2: print '  - REFCLK'
        self.REFCLK.init()
        self.REFCLK.status()

        if verbose >= 2: print '  - SYSMON'
        self.SYSMON.init()
        self.SYSMON.status()

        if verbose >= 2: print '  - SPI'
        self.SPI.init()
        self.SPI.status()


        if verbose >= 2: print '  - ANT'
        self.ANT.init(delay_table=adc_delay_table)
        self.ANT.status()

        if self.IMPLEMENT_CORR:
            if verbose >= 2: print '  - CORR'
            self.CORR.init()
            self.CORR.status()

        if verbose >= 2: print '  - ADC BOARD'
        self.ADC_BOARD.init()
        self.ADC_BOARD.status()


        self.FMC_present = self.ADC_BOARD.is_present()


        # MGT is disabled    
        #print '  - MGT_PLL'
        #self.MGT_PLL.init(fref=fref)
        #print '  - MGT'
        #self.MGT.init() # MGT_PLL must be initialized first
        if verbose >= 2: 
            print '  - Done with initializations'


        #print '*** Setting ADCDAQ delays ***'

        #if adc_delay_table:
        #    self.ANT.set_delays(adc_delay_table)

 
        self.set_ant_reset(0) # disable antenna reset
        
        print '*** Set ADC mode ***'

        self.set_ADC_mode('data') # This implies a self.sync(), which will reset the antenna processors again to ensure data alignment
        print '*** End of chFPGA initialization ***'


    def close(self):
        """ 
        Close chFPGA object, which releases the socket bindings
        """
        self.sock.close()

    def read(self, ant, module, addr, type=np.dtype('>u1'), length=1, incr=1):
        """ Reads memory-mapped byte(s) from the FPGA through the Ethernet interface.
        Returns a numpy array where the bytes are intrepreted as a series of 'length' elements of type 'type'.
        """

        itemsize = np.dtype(type).itemsize # number of bytes contained in the destinaion vector type
        dout = np.zeros(length*itemsize, np.int8) # initialize result vector as a byte array
        NBYTES = 0
        # Loop to read all required bytes (the FPGA does not support multi-byte reads (yet))
        for i in range(length*itemsize): 
            s = chr(0x00+(NBYTES<<3)+(ant>>2))+chr(((ant&0x03)<<6)+(module<<2)+(addr>>8))+chr(addr&0xff)
            self.sock.write(s)
            data = self.sock.read()
            #if data[0]!=s[0]:
            #    print "Read: ERROR: Returned ANT/SUB/ADDR (",   ata[0:2]," does not match request values (",   [0:2],")"
            if len(data) != 2:
                print "Read: ERROR: %i bytes were returned" % len(data)
            dout[i] = ord(data[1]) # store received byte
            if incr: addr += 1
        dout.dtype = np.dtype(type) # change interpretation of the byte array into a 'type' array

        #if we requested a single value (length=1), returns the object, otherwise return a numpy array of objects
        if len(dout) == 1:
            return dout[0]
        else:
            return dout
        
    
    def write(self, ant, module, addr, data, incr=1):
        """ 
        Writes byte(s) to memory-mapped registers in the FPGA through the Ethernet interface.
        'data' can be:
            - String
            - list of integers between 0 and 255
            - numpy array of integers between 0 and 255
            - 4 bytes in a numpy uint32. MSB is transmitted first
            - 2 bytes in a numpy uint16. MSB is transmitted first
            - 1 byte in a numpy uint8. 
        """
        # build command packet
        #s=chr(0x80+ant+(0x40 if incr else 0))+chr((module<<2)+(addr>>8))+chr(addr&0xFF) 
        NBYTES = 0
        string = chr(0x80 + (0x40 if incr else 0) + (NBYTES << 3) + (ant >> 2)) + chr(((ant & 0x03) << 6) + (module << 2) + (addr >> 8)) + chr(addr & 0xff)

        # Add the data to the string. The method depends on the data type
        if type(data) == str:
            string += data
            length = len(data)
        elif type(data) == list or type(data) == np.ndarray:
            string += ''.join([chr(data[i]) for i in range(len(data))])
            length = len(data)
        elif type(data) == np.uint32:
            length = 4
            a = np.array([data], np.dtype('>u4')) # store as big endian (most significant byte first)
            a.dtype = np.uint8
            string += ''.join([chr(a[i]) for i in range(4)])
        elif type(data) == np.uint16:
            length = 2
            a = np.array([data], np.dtype('>u2')) # store as big endian (most significant byte first)
            a.dtype = np.uint8
            string += ''.join([chr(a[i]) for i in range(2)])
        elif type([data]) == np.uint8:
            length = 1
            a = np.array([data]) # store as big endian (most significant byte first)
            a.dtype = np.uint8
            string += chr(a[i])
        else:
            string += chr(data)
            length = 1
        self.sock.write(string)
        return length
        

    # Define Read and Write for legacy compatibility
    Read = read
    Write = write

    def read_bit(self, port, module, addr, bit):
        return (self.read(port, module, addr) & (1<<bit))!=0

    def write_bit(self, port, module, addr, bit, data):
        old_data = self.read(port,module,addr)
        mask = 1<<bit
        self.write(port, module, addr, (old_data & (~mask)) | (mask if data else 0))

    def write_mask(self, port, module, addr, mask, data):
        old_data = self.read(port, module, addr)
        self.write(port, module, addr, (old_data & (~mask)) | (mask & data))

    def pulse_bit(self, port, module, addr, bit):
        old_data = self.read(port, module, addr)
        mask = 1 << bit
        self.write(port, module, addr, (old_data | mask))
        self.write(port, module, addr, (old_data & (~mask)))

    def sync(self, local=1, verbose=0):
        if verbose:
            print 'Sync...'
        if local:
            self.REFCLK.local_sync()
        else:
            self.REFCLK.sync()

    def pulse_ant_reset(self):
        """ Resets the stats of all antenna processor modules and clear the processing pipeline.
        Memory-mapped registers are not affected.
        """
        self.GPIO.pulse_ant_reset() # resets all 

    def set_default_channels(self, channels):
        """
            Sets the default channels to use in other functions when not specifically specified.
        """
        if isinstance(channels,int):
            channels = [channels]
        self.default_channels = channels

    def get_default_channels(self):
        """
            Returns the default channels that are used in other functions when not specifically specified.
        """
        return self.default_channels

    def set_data_source(self, source=None, channels=None):
        '''
            Sets the data source on specified channels (or default channels if the channels are not specified).
        '''
        if (source is None) or (source.lower() not in self.ANT[0].SRCSEL.DATA_SOURCE_NAMES):
            print 'Valid data sources are %s:' % ', '.join(self.ANT[0].SRCSEL.DATA_SOURCE_NAMES.keys())
            return
            
        if channels is None:
            channels = self.default_channels

        
        self.set_ant_reset(1) # Reset is needed to resyncronize the system with the new data 
        for ch in channels:
            ant = self.ANT[ch]
            ant.SRCSEL.set_data_source(source.lower())
        self.set_ant_reset(0) # Reset is needed to resyncronize the system with the new data 
        self.sync() # SYNCs the ADC, and resets (again) the antenna processor to align the data with the ADC

    def set_funcgen_function(self, function=None, channels=None):
        '''
        Sets the waveform generated by the function generator on specified channels (or default channels if the channels are not specified).
        This may cause one frame to partially contain the new waveform.
        '''
        if (function is None) or (function.lower() not in self.ANT[0].FUNCGEN.FUNCTION_NAMES):
            print 'Valid functions are %s:' % ', '.join(self.ANT[0].FUNCGEN.FUNCTION_NAMES.keys())
            raise Exception('Invalud function generator function string')

        if channels is None:
            channels = self.default_channels
     
        for ch in channels:
            ant = self.ANT[ch]
            ant.FUNCGEN.set_function(function.lower())

    ADC_MODE_NAMES = {
        # name, mode number, period (in 4-bytes words)
        'data' : (0, 64), # ADC sends analog data
        'ramp' : (1, 64), # ADC sends ramp from 0 to 255
        'pulse': (2, 11), # ADC sends ten 0x00 followed by one 0xff
        }    

    def set_ADC_mode(self, mode='data', channels=None):
        """
        Sets the test mode of both ADCs, sets the proper CAPTURE period, and sends a SYNC.
            test_mode:
                'data': Normal mode (ADC output contains analog samples)
                'ramp': Ramp mode (ADC output contains repeating 0-255 pattern. Note that ADCDAQ inverts bit 7 during acquisition to convert offset binary to 2's complement binary)
                'pulse': Strobe mode (ADC output contains one 0xFF followed by ten 0x00. It repeats with a pariod of 11. Same comment as above)
        111212 JFC: Added this high-level function with string mode.
        """
        if not self.ADC_BOARD.is_present():
            print 'ADC Board not present. Ignoring set_ADC_mode() command'
            return
            

        if channels is None:
            channels = self.default_channels

        mode_info = self.ADC_MODE_NAMES[mode.lower()]
        mode_value = mode_info[0]
        capture_period = mode_info[1]

        self.ADC_BOARD.ADC.set_test_mode(test_mode=mode_value)
        self.current_ADC_mode = mode_value

        for ant in self.ANT:
            ant.ADCDAQ.CAPTURE2_PERIOD = capture_period # set the period so we are ready to capture data correctly after the SYNC resets the CAPTURE logic

        self.sync() # make sure the ADC mode is set and that capture  restarts properly with the right period

    def set_ant_reset(self, state):
        self.GPIO.ANT_RESET = state

    def set_corr_reset(self, state):
        self.GPIO.CORR_RESET = state

    def set_trig(self, state):
        self.GPIO.GLOBAL_TRIG = state
        
    def stop_data_capture(self):
        """
        Stops the transmission of data.
        """
        self.GPIO.GLOBAL_TRIG = 0 # disable data transmission if continuous mode is currentlly selected
        for ant in self.ANT:
            ant.PROBER.RESET = 1

    def start_data_capture(self,  burst_period_in_seconds=None, burst_period_in_frames=None, frames_per_burst=1,  number_of_bursts=0,  channels=None, sync=1, verbose=1):
        """
        Triggers the capture of the specified number of frames in the FPGA for transmission over the Ethernet port. 
        This function does not receive the frames from the ethernet port. This has to be done separately.
        History:
            2012-08-31 JFC: Fixed bandwidth computation
        """
        if channels is None:
            channels = self.default_channels

        if ( (burst_period_in_frames is None) and (burst_period_in_seconds is None)) or ((burst_period_in_frames is not None) and (burst_period_in_seconds is not None)) :
            raise SystemError("You must specify either 'burst_period_in_frames' or bust_period_in_seconds'")

        if burst_period_in_seconds is not None:
            burst_period_in_frames = max(float(burst_period_in_seconds)/self.FRAME_PERIOD, 1)


        burst_period_in_frames = int(burst_period_in_frames)

        if verbose:
            print 'Configuring antennas %s to transmit %i-frame burst every %i frames (i.e .every %.3f ms) %s' %  (
                channels.__repr__(),
                frames_per_burst, 
                burst_period_in_frames, 
                burst_period_in_frames*self.FRAME_PERIOD*1000, 
                ('continuously when TRIG=1' if not number_of_bursts else 'for a total of %i bursts' % number_of_bursts ) ) 
            frames_per_second = len(channels)*frames_per_burst*1.0/self.FRAME_PERIOD/burst_period_in_frames
            bits_per_second = frames_per_second * 8 * self.FRAME_LENGTH
            print 'Data rates are: %f kFrames/s, %f Mbits/s' % (frames_per_second/1e3, bits_per_second/1e6)

        self.set_trig(0) # disable data transmission if continuous mode is currentlly selected
#        self.set_ant_reset(1) # resets all 
#        if clear_buffer:
#            self.flush_frame_buffer()
            
        for ant in self.ANT:
            ant.PROBER.RESET = 1
            ant.PROBER.PROBE_ID = 0xA0 + ant.ant_number
            ant.PROBER.config_capture(frames_per_burst=frames_per_burst, burst_period=burst_period_in_frames, number_of_bursts=number_of_bursts)
            if ant.ant_number in channels:
                print 'Enabling Capture for Antenna %i' % ant.ant_number
                ant.PROBER.RESET = 0

        self.set_trig(1) # enables data transmission if continuous mode is selected
#       self.set_ant_reset(0) # disable reset all 

    def set_FFT_bypass(self, bypass_mode, channels=None):
        """
        Determines in the FFT is bypassed or not. Sets the BYPASS flag on both the FFT and the SCALER modules.
        All antenna processors are reset to force the FFT to resynchronize to the frame boundaries.

        History:
            2012-08-31 JFC: Added this function
            2012-10-02 JFC: Added antenna reset after bypass change to ensure the FFT is synced.
        """

        if channels is None:
            channels = self.default_channels

        for ant in self.ANT:
            if ant.ant_number in channels:
                print 'Setting FFT and SCALER bypass mode for Antenna %i' % ant.ant_number
                if (self.GPIO.IMPLEMENT_FFT & (1 << ant.ant_number)):
                    ant.FFT.BYPASS = bypass_mode
                    ant.SCALER.BYPASS = bypass_mode
                else:
                    ant.FFT.BYPASS = 1
                    ant.SCALER.BYPASS = 1
        self.pulse_ant_reset();

    def set_global_trigger(self, trigger_state):
        """
        Sets the global trigger to the specified value.
        
        In injection mode, the injection buffers are read only when trigger=True. This allows the buffers from all the antennas to be read simultaneously. In this case, the CAPTURE flag if the injected frames is always set.
        In other modes, the trigger status is passed to the CAPTURE flag of the data frames on a frame-by-frame basis (the CAPTURE flag is set at the begining of the frame ans syats constant until the end of the frame so no partial frames will be captured downstream.)

        History:
            120918 JFC: Added this function
        """
        self.GPIO.set_global_trig(trigger_state)

    def inject_frame(self,  data=None, length=None, channels=None):
        """ Inject a frame of data in the specified antenna processing pipeline"""
        if channels is None:
            channels = self.default_channels
        if isinstance(channels, int):
            channels = [channels]
        for ch in channels:            
            if isinstance(data, dict):
                self.ANT[ch].INJECT.inject_frame(data[ch])
            else:
                self.ANT[ch].INJECT.inject_frame(data)

    def start_corr_capture(self,  integration_period=1.0, capture_period=None, verbose=1):
        """
        Instructs chFPGA to starts integrating and capturing the correlator outputs at the specified period. The captures data is sent over the Ethernet interface.
        The capture period can be optionnaly specified independently from the integration period. If not specified, it is equal to the integration period.
        This function does not receive the frames from the ethernet port. This has to be done separately.
        History:
            2012-10-02 JFC: Created
        """

        if capture_period is None:
            capture_period = integration_period

        capture_period_in_frames = int(capture_period*1.0/self.FRAME_PERIOD)
        integration_period_in_frames = int(capture_period*1.0/self.FRAME_PERIOD)

        self.set_ant_reset(1)            
        self.set_corr_reset(1)            
        for corr in self.CORR:
            print 'Configuring correlator %i to integrate over %f seconds (over %i frames) and transmit data every %f seconds (over %i frames)' %  (corr.instance_number, integration_period, integration_period_in_frames, capture_period , capture_period_in_frames)
            corr.ACC.RESET = 0
            corr.ACC.config(integration_period=integration_period_in_frames, capture_period=capture_period_in_frames)
        self.set_corr_reset(0)
        self.set_ant_reset(0)            
                
    def version(self):
        """
        Displays the firmware revion currenting running on the FPGA (which si the date and time of bitstream generation)
        """
        print 'Firmware date is %s' % self.GPIO.get_bitstream_date()

       