// Seed: 1533742999
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  assign module_1.id_2 = 0;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  ;
  wire id_10;
  assign id_3 = !1;
  logic [-1 : -1] id_11;
  wire id_12;
  assign id_11 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd28
) (
    input wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    input wand id_4,
    output wor id_5,
    input wire _id_6,
    input uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    output tri id_10,
    input supply1 id_11,
    input tri id_12
);
  wire [(  -1  ) : id_6] id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
