

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Wed Jan  1 00:01:09 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MorrisLecar
* Solution:       MorrisLecar (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.080 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       28|       28| 0.280 us | 0.280 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   2494|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   28|    1345|    573|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    2323|    480|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   29|    3668|   3547|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   13|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_36ns_43ns_79_3_1_U2   |mul_36ns_43ns_79_3_1   |        0|   6|  230|  147|    0|
    |mul_44ns_49ns_93_5_1_U3   |mul_44ns_49ns_93_5_1   |        0|   9|  334|   84|    0|
    |mul_50ns_50ns_100_5_1_U4  |mul_50ns_50ns_100_5_1  |        0|   9|  340|   86|    0|
    |mul_71s_13s_71_5_1_U1     |mul_71s_13s_71_5_1     |        0|   4|  441|  256|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                     |                       |        0|  28| 1345|  573|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16ns_16s_19s_31_4_1_U5  |mac_muladd_16ns_16s_19s_31_4_1  | i0 * i1 + i2 |
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                              Memory                             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U  |exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                            |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln1146_1_fu_851_p2     |     +    |   0|  0|  112|         105|         105|
    |add_ln1146_2_fu_857_p2     |     +    |   0|  0|  113|         106|         106|
    |add_ln649_fu_507_p2        |     +    |   0|  0|   17|           1|          13|
    |add_ln657_2_fu_755_p2      |     +    |   0|  0|   51|          44|          44|
    |add_ln657_fu_678_p2        |     +    |   0|  0|   43|          36|          36|
    |exp_Z1P_m_1_l_V_fu_764_p2  |     +    |   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_687_p2    |     +    |   0|  0|   51|          44|          44|
    |m_exp_fu_305_p2            |     +    |   0|  0|   12|          11|          12|
    |p_Val2_34_fu_959_p2        |     +    |   0|  0|   13|          10|          11|
    |r_exp_V_1_fu_871_p2        |     +    |   0|  0|   17|           2|          13|
    |ret_V_7_fu_845_p2          |     +    |   0|  0|  114|         107|         107|
    |ret_V_9_fu_631_p2          |     +    |   0|  0|   43|          36|          36|
    |ret_V_fu_802_p2            |     +    |   0|  0|   65|           5|          58|
    |e_frac_1_fu_319_p2         |     -    |   0|  0|   61|           1|          54|
    |m_diff_fu_555_p2           |     -    |   0|  0|   66|          59|          59|
    |sub_ln1311_fu_341_p2       |     -    |   0|  0|   13|          10|          11|
    |and_ln338_1_fu_1066_p2     |    and   |   0|  0|    2|           1|           1|
    |and_ln338_fu_1011_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln832_1_fu_995_p2      |    and   |   0|  0|    2|           1|           1|
    |and_ln832_fu_978_p2        |    and   |   0|  0|    2|           1|           1|
    |and_ln844_fu_1076_p2       |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |   0|  0|    2|           1|           1|
    |sel_tmp13_fu_1038_p2       |    and   |   0|  0|    2|           1|           1|
    |sel_tmp20_fu_1087_p2       |    and   |   0|  0|    2|           1|           1|
    |tmp23_fu_1032_p2           |    and   |   0|  0|    2|           1|           1|
    |r_V_8_fu_446_p2            |   ashr   |   0|  0|  182|          64|          64|
    |r_V_fu_383_p2              |   ashr   |   0|  0|  211|          71|          71|
    |icmp_ln338_1_fu_466_p2     |   icmp   |   0|  0|   50|          71|          71|
    |icmp_ln338_fu_359_p2       |   icmp   |   0|  0|   13|          12|           1|
    |icmp_ln805_fu_501_p2       |   icmp   |   0|  0|   18|          18|           1|
    |icmp_ln828_fu_289_p2       |   icmp   |   0|  0|   13|          11|           2|
    |icmp_ln832_fu_295_p2       |   icmp   |   0|  0|   29|          52|           1|
    |icmp_ln844_fu_893_p2       |   icmp   |   0|  0|    9|           3|           1|
    |icmp_ln848_fu_929_p2       |   icmp   |   0|  0|   13|          13|          11|
    |empty_fu_1052_p2           |    or    |   0|  0|    2|           1|           1|
    |or_ln338_fu_910_p2         |    or    |   0|  0|    2|           1|           1|
    |or_ln844_1_fu_1026_p2      |    or    |   0|  0|    2|           1|           1|
    |or_ln844_2_fu_1081_p2      |    or    |   0|  0|    2|           1|           1|
    |or_ln844_fu_1016_p2        |    or    |   0|  0|    2|           1|           1|
    |ap_return                  |  select  |   0|  0|   64|           1|          64|
    |m_fix_fu_395_p3            |  select  |   0|  0|   71|           1|          71|
    |r_exp_V_fu_521_p3          |  select  |   0|  0|   13|           1|          13|
    |sel_tmp14_fu_1058_p3       |  select  |   0|  0|   64|           1|          64|
    |sel_tmp4_fu_1044_p3        |  select  |   0|  0|   63|           1|           1|
    |select_ln1322_fu_451_p3    |  select  |   0|  0|   64|           1|          64|
    |select_ln221_fu_903_p3     |  select  |   0|  0|   63|           1|           1|
    |select_ln253_fu_325_p3     |  select  |   0|  0|   54|           1|          54|
    |select_ln332_fu_876_p3     |  select  |   0|  0|   13|           1|          13|
    |select_ln339_fu_921_p3     |  select  |   0|  0|   63|           1|           1|
    |select_ln804_fu_513_p3     |  select  |   0|  0|   13|           1|          13|
    |select_ln832_fu_982_p3     |  select  |   0|  0|   64|           1|          64|
    |tmp_V_fu_952_p3            |  select  |   0|  0|   52|           1|          52|
    |ush_fu_351_p3              |  select  |   0|  0|   12|           1|          12|
    |r_V_6_fu_389_p2            |    shl   |   0|  0|  211|          71|          71|
    |r_V_7_fu_441_p2            |    shl   |   0|  0|  182|          64|          64|
    |ap_enable_pp0              |    xor   |   0|  0|    2|           1|           2|
    |xor_ln338_1_fu_1071_p2     |    xor   |   0|  0|    2|           1|           2|
    |xor_ln338_fu_1005_p2       |    xor   |   0|  0|    2|           1|           2|
    |xor_ln828_fu_1000_p2       |    xor   |   0|  0|    2|           1|           2|
    |xor_ln832_fu_990_p2        |    xor   |   0|  0|    2|           1|           2|
    |xor_ln844_fu_1020_p2       |    xor   |   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2494|        1113|        1632|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |Z2_reg_1218                             |    8|   0|    8|          0|
    |Z3_reg_1225                             |    8|   0|    8|          0|
    |Z3_reg_1225_pp0_iter11_reg              |    8|   0|    8|          0|
    |Z4_reg_1230                             |   35|   0|   35|          0|
    |add_ln1146_1_reg_1360                   |  105|   0|  105|          0|
    |add_ln1146_2_reg_1365                   |  106|   0|  106|          0|
    |ap_CS_fsm                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |    1|   0|    1|          0|
    |bit_reg_1112                            |    1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1318                  |   50|   0|   50|          0|
    |exp_Z1_V_reg_1313                       |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_1323                    |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_1281                  |   44|   0|   44|          0|
    |f_Z3_V_reg_1251                         |   26|   0|   26|          0|
    |icmp_ln338_1_reg_1186                   |    1|   0|    1|          0|
    |icmp_ln338_reg_1147                     |    1|   0|    1|          0|
    |icmp_ln828_reg_1117                     |    1|   0|    1|          0|
    |icmp_ln832_reg_1124                     |    1|   0|    1|          0|
    |icmp_ln844_reg_1380                     |    1|   0|    1|          0|
    |isNeg_reg_1136                          |    1|   0|    1|          0|
    |isNeg_reg_1136_pp0_iter1_reg            |    1|   0|    1|          0|
    |m_diff_hi_V_reg_1213                    |    8|   0|    8|          0|
    |m_fix_l_V_reg_1165                      |   64|   0|   64|          0|
    |p_Result_60_reg_1171                    |    1|   0|    1|          0|
    |p_Result_60_reg_1171_pp0_iter2_reg      |    1|   0|    1|          0|
    |r_V_15_reg_1343                         |  100|   0|  100|          0|
    |r_exp_V_reg_1196                        |   13|   0|   13|          0|
    |ret_V_10_reg_1256                       |   34|   0|   43|          9|
    |ret_V_9_reg_1245                        |   36|   0|   36|          0|
    |ret_V_reg_1338                          |   58|   0|   58|          0|
    |select_ln253_reg_1130                   |   54|   0|   54|          0|
    |select_ln332_reg_1375                   |   13|   0|   13|          0|
    |sext_ln256_reg_1155                     |   64|   0|   71|          7|
    |sh_prom_i_i373_cast_cast_cast_reg_1160  |   32|   0|   32|          0|
    |tmp_23_reg_1370                         |    1|   0|    1|          0|
    |tmp_4_reg_1287                          |   40|   0|   40|          0|
    |tmp_s_reg_1208                          |   58|   0|   58|          0|
    |trunc_ln1146_2_reg_1355                 |   56|   0|   56|          0|
    |trunc_ln1146_reg_1350                   |   57|   0|   57|          0|
    |trunc_ln170_reg_1387                    |   11|   0|   11|          0|
    |trunc_ln657_4_reg_1271                  |   20|   0|   20|          0|
    |trunc_ln657_5_reg_1308                  |   36|   0|   36|          0|
    |trunc_ln657_reg_1181                    |   59|   0|   59|          0|
    |ush_reg_1142                            |   12|   0|   12|          0|
    |Z2_reg_1218                             |   64|  32|    8|          0|
    |bit_reg_1112                            |   64|  32|    1|          0|
    |exp_Z1_V_reg_1313                       |   64|  32|   58|          0|
    |exp_Z2P_m_1_V_reg_1281                  |   64|  32|   44|          0|
    |icmp_ln338_1_reg_1186                   |   64|  32|    1|          0|
    |icmp_ln338_reg_1147                     |   64|  32|    1|          0|
    |icmp_ln828_reg_1117                     |   64|  32|    1|          0|
    |icmp_ln832_reg_1124                     |   64|  32|    1|          0|
    |m_diff_hi_V_reg_1213                    |   64|  32|    8|          0|
    |r_exp_V_reg_1196                        |   64|  32|   13|          0|
    |ret_V_10_reg_1256                       |   64|  32|   43|          9|
    |ret_V_9_reg_1245                        |   64|  32|   36|          0|
    |select_ln253_reg_1130                   |   64|  32|   54|          0|
    |tmp_4_reg_1287                          |   64|  32|   40|          0|
    |trunc_ln657_reg_1181                    |   64|  32|   59|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   | 2323| 480| 1747|         25|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | exp_generic<double> | return value |
|x          |  in |   64|   ap_none  |          x          |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

