// Seed: 1327348197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(id_3 >= 1 or 1'b0) begin
    if (0) begin
      id_5 = 1;
    end
    id_2 = ~0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1'h0;
  wire id_5 = id_4;
  module_0(
      id_1, id_3, id_5, id_4, id_1
  );
endmodule
