
#################################################################
# 时序分析报告 Wed Mar 20 00:22:59 2024
#################################################################
#  分析类型                               : 建立(setup)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#################################################################

********************
* 路径 1
********************
时间余量 : 3287.6 ps
起点     : cm0_inst1/u_logic/_i_8445_decomp/BQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/H6ghu6/CIN        [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
===========================================================================================================================================================================================================================
|                                   节点                                    |  单元   |  延迟  | 到达时间 |     类型      |     位置      |                                  连线                                  | 扇出 |
===========================================================================================================================================================================================================================
| CLOCK'clkPLL40                                                            |   N/A   |      0 |   Tlat:0 |               |               | N/A                                                                    |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                                            | PLL_25K |      0 |        0 | clock_latency |               | clk_40M                                                                | 989  |
| cm0_inst1/u_logic/_i_8445_decomp/CLK                                      | SLICEL  | 1119.4 |   1119.4 |      net      | R24C62M       | clk_40M                                                                |      |
| --                                                                        |   --    |     -- |       -- |      --       | --            | --                                                                     | --   |
| cm0_inst1/u_logic/_i_8445_decomp/BQ                                       | SLICEL  |   30.5 |   1149.9 |     Tcko      |               | cm0_inst1/u_logic/C0ehu6                                               | 189  |
| cm0_inst1/u_logic/Omyiu6/A5                                               | SLICEL  | 2013.6 |   3163.5 |      net      | R11C69L       | cm0_inst1/u_logic/C0ehu6                                               |      |
| cm0_inst1/u_logic/Omyiu6/A                                                | SLICEL  |   75.1 |   3238.6 |     Tilo      |               | cm0_inst1/u_logic/Omyiu6                                               | 23   |
| cm0_inst1/u_logic/Fd0iu6/B2                                               | SLICEL  | 1470.7 |   4709.3 |      net      | R21C70L       | cm0_inst1/u_logic/Omyiu6                                               |      |
| cm0_inst1/u_logic/Fd0iu6/B                                                | SLICEL  |   75.1 |   4784.4 |     Tilo      |               | cm0_inst1/u_logic/n_6180                                               | 5    |
| cm0_inst1/u_logic/Fd0iu6/C6                                               | SLICEL  |  176.4 |   4960.8 |      net      | R21C70L       | cm0_inst1/u_logic/n_6180                                               |      |
| cm0_inst1/u_logic/Fd0iu6/C                                                | SLICEL  |   75.1 |   5035.9 |     Tilo      |               | cm0_inst1/u_logic/Xuzhu6                                               | 61   |
| cm0_inst1/u_logic/Qiqow6/B6                                               | SLICEL  | 1492.6 |   6528.4 |      net      | R29C73M       | cm0_inst1/u_logic/Xuzhu6                                               |      |
| cm0_inst1/u_logic/Qiqow6/B                                                | SLICEL  |   75.1 |   6603.5 |     Tilo      |               | cm0_inst1/u_logic/n_198                                                | 2    |
| cm0_inst1/u_logic/_i_20266__split_mult_a0b1/mult_ins/B8                   | MULT18  | 1789.4 |   8392.9 |      net      | MULT18_R17C66 | cm0_inst1/u_logic/n_198                                                |      |
| cm0_inst1/u_logic/_i_20266__split_mult_a0b1/mult_ins/P26                  | MULT18  |   3006 |  11398.9 |    PD_DEL     |               | cm0_inst1/u_logic/_i_20266__split_mult_a0b1__P[26]                     | 1    |
| cm0_inst1/u_logic/_i_20266_splited__alu_0/alu_inst/MB26                   |  ALU54  |      0 |  11398.9 |      net      | ALU54_R17C68  | cm0_inst1/u_logic/_i_20266__split_mult_a0b1__P[26]                     |      |
| cm0_inst1/u_logic/_i_20266_splited__alu_0/alu_inst/R11                    |  ALU54  |   1334 |  12732.9 |    PD_DEL     |               | cm0_inst1/u_logic/Affpw6[11]                                           | 2    |
| cm0_inst1/u_logic/_i_20266_splited__alu_2/alu_inst/CIN11                  |  ALU54  |      0 |  12732.9 |      net      | ALU54_R17C72  | cm0_inst1/u_logic/Affpw6[11]                                           |      |
| cm0_inst1/u_logic/_i_20266_splited__alu_2/alu_inst/R8                     |  ALU54  |   2097 |  14829.9 |    PD_DEL     |               | cm0_inst1/u_logic/_i_9517_andor_decomp_0                               | 1    |
| cm0_inst1/u_logic/Idfpw6[26]/B6                                           | SLICEL  |  888.8 |  15718.7 |      net      | R14C69L       | cm0_inst1/u_logic/_i_9517_andor_decomp_0                               |      |
| cm0_inst1/u_logic/Idfpw6[26]/B                                            | SLICEL  |   75.1 |  15793.8 |     Tilo      |               | inst_extracted_iHQX151_andor_decomp_1                                  | 1    |
| cm0_inst1/u_logic/Idfpw6[26]/D6                                           | SLICEL  |  176.4 |  15970.2 |      net      | R14C69L       | inst_extracted_iHQX151_andor_decomp_1                                  |      |
| cm0_inst1/u_logic/Idfpw6[26]/D                                            | SLICEL  |   75.1 |  16045.3 |     Tilo      |               | net_extracted_nHQX184                                                  | 3    |
| net_extracted_nHQX218/A1                                                  | SLICEL  | 1008.4 |  17053.7 |      net      | R22C69M       | net_extracted_nHQX184                                                  |      |
| net_extracted_nHQX218/A                                                   | SLICEL  |   75.1 |  17128.8 |     Tilo      |               | net_extracted_nHQX218                                                  | 1    |
| net_extracted_nHQX160/B3                                                  | SLICEL  |  472.6 |  17601.4 |      net      | R20C69M       | net_extracted_nHQX218                                                  |      |
| net_extracted_nHQX160/B                                                   | SLICEL  |   75.1 |  17676.5 |     Tilo      |               | cm0_inst1/u_logic/_i_9038_rkd_5                                        | 1    |
| cm0_inst1/u_logic/vis_r11_o[4]/D3                                         | SLICEL  |  724.5 |    18401 |      net      | R21C67L       | cm0_inst1/u_logic/_i_9038_rkd_5                                        |      |
| cm0_inst1/u_logic/vis_r11_o[4]/D                                          | SLICEL  |   75.1 |  18476.1 |     Tilo      |               | cm0_inst1/u_logic/n_2851                                               | 2    |
| _n_119368/B1                                                              | SLICEL  |  701.2 |  19177.4 |      net      | R23C64M       | cm0_inst1/u_logic/n_2851                                               |      |
| _n_119368/B                                                               | SLICEL  |   75.1 |  19252.5 |     Tilo      |               | cm0_inst1/u_logic/Dm3ju6                                               | 1    |
| _n_119368/A4                                                              | SLICEL  |  209.9 |  19462.4 |      net      | R23C64M       | cm0_inst1/u_logic/Dm3ju6                                               |      |
| _n_119368/A                                                               | SLICEL  |   75.1 |  19537.5 |     Tilo      |               | _n_119368                                                              | 1    |
| cm0_inst1/u_logic/Y5ziu6/A6                                               | SLICEL  |  418.7 |  19956.2 |      net      | R24C64M       | _n_119368                                                              |      |
| cm0_inst1/u_logic/Y5ziu6/A                                                | SLICEL  |   75.1 |  20031.3 |     Tilo      |               | cm0_inst1/u_logic/Y5ziu6                                               | 3    |
| cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_iHQX728_andor_decomp_1/A3 | SLICEL  |  533.3 |  20564.6 |      net      | R23C64L       | cm0_inst1/u_logic/Y5ziu6                                               |      |
| cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_iHQX728_andor_decomp_1/A  | SLICEL  |   75.1 |  20639.7 |     Tilo      |               | cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_iHQX728_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_andor_decomp_1/D3         | SLICEL  | 1020.7 |  21660.4 |      net      | R15C64M       | cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_iHQX728_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_andor_decomp_1/D          | SLICEL  |   75.1 |  21735.5 |     Tilo      |               | _n_119819                                                              | 1    |
| _n_130295/A2                                                              | SLICEL  |    733 |  22468.5 |      net      | R11C64L       | _n_119819                                                              |      |
| _n_130295/COUT                                                            | SLICEL  |  115.3 |  22583.8 |    Topcya     |               | _n_130295                                                              | 1    |
| _n_130299/CIN                                                             | SLICEL  |      0 |  22583.8 |      net      | R11C65L       | _n_130295                                                              |      |
| _n_130299/COUT                                                            | SLICEL  |   62.2 |    22646 |     Tbyp      |               | _n_130299                                                              | 1    |
| _n_130303/CIN                                                             | SLICEL  |      0 |    22646 |      net      | R11C66L       | _n_130299                                                              |      |
| _n_130303/COUT                                                            | SLICEL  |   62.2 |  22708.2 |     Tbyp      |               | _n_130303                                                              | 1    |
| cm0_inst1/u_logic/H6ghu6/CIN                                              | SLICEL  |      0 |  22708.2 |      net      | R11C67L       | _n_130303                                                              |      |
===========================================================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21588.8    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 7728.1 
        总的连线延迟 = 13830.2 
        逻辑级数     = 20 

[数据捕获路径]
===============================================================================================================
|              节点              |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/H6ghu6/CLK   | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R11C67L | clk_40M |      |
===============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tcinck)
         = 26080.4    + 0          - 0          - 1119.4     - 21588.8    - 84.6       
         = 3287.6 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 2
********************
时间余量 : 4450.2 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_16805_decomp/BX         [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX460/A2                      | SLICEL  |  505.1 |  17255.9 |      net      | R20C62M | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX460/A                       | SLICEL  |   75.1 |    17331 |     Tilo      |         | net_extracted_nHQX460                                           | 1    |
| net_extracted_nHQX460/B5                      | SLICEL  |    205 |    17536 |      net      | R20C62M | net_extracted_nHQX460                                           |      |
| net_extracted_nHQX460/B                       | SLICEL  |   75.1 |  17611.1 |     Tilo      |         | cm0_inst1/u_logic/_i_13526_rkd_0                                | 2    |
| cm0_inst1/u_logic/n_4220/B2                   | SLICEL  |    270 |  17881.1 |      net      | R20C62L | cm0_inst1/u_logic/_i_13526_rkd_0                                |      |
| cm0_inst1/u_logic/n_4220/B                    | SLICEL  |   75.1 |  17956.2 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C4  | SLICEL  |  519.6 |  18475.8 |      net      | R20C63M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C   | SLICEL  |   75.1 |  18550.9 |     Tilo      |         | _n_119739                                                       | 1    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D4  | SLICEL  |  209.9 |  18760.8 |      net      | R20C63M | _n_119739                                                       |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D   | SLICEL  |   75.1 |  18835.9 |     Tilo      |         | net_extracted_nHQX172                                           | 2    |
| cm0_inst1/u_logic/n_3015/B3                   | SLICEL  |  746.2 |  19582.1 |      net      | R20C69L | net_extracted_nHQX172                                           |      |
| cm0_inst1/u_logic/n_3015/B                    | SLICEL  |   75.1 |  19657.2 |     Tilo      |         | net_extracted_nHQX189                                           | 2    |
| cm0_inst1/u_logic/Qbfpw6[27]/C6               | SLICEL  |  421.1 |  20078.3 |      net      | R20C70L | net_extracted_nHQX189                                           |      |
| cm0_inst1/u_logic/Qbfpw6[27]/C                | SLICEL  |   75.1 |  20153.4 |     Tilo      |         | cm0_inst1/u_logic/X1liu6                                        | 13   |
| cm0_inst1/u_logic/_i_16805_decomp/BX          | SLICEL  | 1429.1 |  21582.5 |      net      | R29C67L | cm0_inst1/u_logic/X1liu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20463.1    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 17954.3 
        逻辑级数     = 33 

[数据捕获路径]
======================================================================================================================
|                 节点                  |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
======================================================================================================================
| CLOCK'clkPLL40                        |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3        | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/_i_16805_decomp/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R29C67L | clk_40M |      |
======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20463.1    - 47.7       
         = 4450.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 3
********************
时间余量 : 4475.2 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r6_o[27]/AX            [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX460/A2                      | SLICEL  |  505.1 |  17255.9 |      net      | R20C62M | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX460/A                       | SLICEL  |   75.1 |    17331 |     Tilo      |         | net_extracted_nHQX460                                           | 1    |
| net_extracted_nHQX460/B5                      | SLICEL  |    205 |    17536 |      net      | R20C62M | net_extracted_nHQX460                                           |      |
| net_extracted_nHQX460/B                       | SLICEL  |   75.1 |  17611.1 |     Tilo      |         | cm0_inst1/u_logic/_i_13526_rkd_0                                | 2    |
| cm0_inst1/u_logic/n_4220/B2                   | SLICEL  |    270 |  17881.1 |      net      | R20C62L | cm0_inst1/u_logic/_i_13526_rkd_0                                |      |
| cm0_inst1/u_logic/n_4220/B                    | SLICEL  |   75.1 |  17956.2 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C4  | SLICEL  |  519.6 |  18475.8 |      net      | R20C63M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C   | SLICEL  |   75.1 |  18550.9 |     Tilo      |         | _n_119739                                                       | 1    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D4  | SLICEL  |  209.9 |  18760.8 |      net      | R20C63M | _n_119739                                                       |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D   | SLICEL  |   75.1 |  18835.9 |     Tilo      |         | net_extracted_nHQX172                                           | 2    |
| cm0_inst1/u_logic/n_3015/B3                   | SLICEL  |  746.2 |  19582.1 |      net      | R20C69L | net_extracted_nHQX172                                           |      |
| cm0_inst1/u_logic/n_3015/B                    | SLICEL  |   75.1 |  19657.2 |     Tilo      |         | net_extracted_nHQX189                                           | 2    |
| cm0_inst1/u_logic/Qbfpw6[27]/C6               | SLICEL  |  421.1 |  20078.3 |      net      | R20C70L | net_extracted_nHQX189                                           |      |
| cm0_inst1/u_logic/Qbfpw6[27]/C                | SLICEL  |   75.1 |  20153.4 |     Tilo      |         | cm0_inst1/u_logic/X1liu6                                        | 13   |
| cm0_inst1/u_logic/vis_r6_o[27]/AX             | SLICEL  | 1404.1 |  21557.5 |      net      | R29C73L | cm0_inst1/u_logic/X1liu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20438.1    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 17929.3 
        逻辑级数     = 33 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/vis_r6_o[27]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R29C73L | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20438.1    - 47.7       
         = 4475.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 4
********************
时间余量 : 4503.2 ps
起点     : cm0_inst1/u_logic/_i_8445_decomp/BQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_8445_decomp/B3 [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                           节点                           |  单元   |  延迟  | 到达时间 |     类型      |     位置      |                         连线                         | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                           |   N/A   |      0 |   Tlat:0 |               |               | N/A                                                  |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                           | PLL_25K |      0 |        0 | clock_latency |               | clk_40M                                              | 989  |
| cm0_inst1/u_logic/_i_8445_decomp/CLK                     | SLICEL  | 1119.4 |   1119.4 |      net      | R24C62M       | clk_40M                                              |      |
| --                                                       |   --    |     -- |       -- |      --       | --            | --                                                   | --   |
| cm0_inst1/u_logic/_i_8445_decomp/BQ                      | SLICEL  |   30.5 |   1149.9 |     Tcko      |               | cm0_inst1/u_logic/C0ehu6                             | 189  |
| cm0_inst1/u_logic/Omyiu6/A5                              | SLICEL  | 2013.6 |   3163.5 |      net      | R11C69L       | cm0_inst1/u_logic/C0ehu6                             |      |
| cm0_inst1/u_logic/Omyiu6/A                               | SLICEL  |   75.1 |   3238.6 |     Tilo      |               | cm0_inst1/u_logic/Omyiu6                             | 23   |
| cm0_inst1/u_logic/Fd0iu6/B2                              | SLICEL  | 1470.7 |   4709.3 |      net      | R21C70L       | cm0_inst1/u_logic/Omyiu6                             |      |
| cm0_inst1/u_logic/Fd0iu6/B                               | SLICEL  |   75.1 |   4784.4 |     Tilo      |               | cm0_inst1/u_logic/n_6180                             | 5    |
| cm0_inst1/u_logic/Fd0iu6/C6                              | SLICEL  |  176.4 |   4960.8 |      net      | R21C70L       | cm0_inst1/u_logic/n_6180                             |      |
| cm0_inst1/u_logic/Fd0iu6/C                               | SLICEL  |   75.1 |   5035.9 |     Tilo      |               | cm0_inst1/u_logic/Xuzhu6                             | 61   |
| cm0_inst1/u_logic/Qiqow6/B6                              | SLICEL  | 1492.6 |   6528.4 |      net      | R29C73M       | cm0_inst1/u_logic/Xuzhu6                             |      |
| cm0_inst1/u_logic/Qiqow6/B                               | SLICEL  |   75.1 |   6603.5 |     Tilo      |               | cm0_inst1/u_logic/n_198                              | 2    |
| cm0_inst1/u_logic/_i_20266__split_mult_a0b1/mult_ins/B8  | MULT18  | 1789.4 |   8392.9 |      net      | MULT18_R17C66 | cm0_inst1/u_logic/n_198                              |      |
| cm0_inst1/u_logic/_i_20266__split_mult_a0b1/mult_ins/P21 | MULT18  |   3006 |  11398.9 |    PD_DEL     |               | cm0_inst1/u_logic/_i_20266__split_mult_a0b1__P[21]   | 1    |
| cm0_inst1/u_logic/_i_20266_splited__alu_0/alu_inst/MB21  |  ALU54  |      0 |  11398.9 |      net      | ALU54_R17C68  | cm0_inst1/u_logic/_i_20266__split_mult_a0b1__P[21]   |      |
| cm0_inst1/u_logic/_i_20266_splited__alu_0/alu_inst/R53   |  ALU54  |   1334 |  12732.9 |    PD_DEL     |               | cm0_inst1/u_logic/_i_20266_splited__alu_0___pout[35] | 1    |
| cm0_inst1/u_logic/_i_20266_splited__alu_2/alu_inst/CIN53 |  ALU54  |      0 |  12732.9 |      net      | ALU54_R17C72  | cm0_inst1/u_logic/_i_20266_splited__alu_0___pout[35] |      |
| cm0_inst1/u_logic/_i_20266_splited__alu_2/alu_inst/R8    |  ALU54  |   2097 |  14829.9 |    PD_DEL     |               | cm0_inst1/u_logic/_i_9517_andor_decomp_0             | 1    |
| cm0_inst1/u_logic/Idfpw6[26]/B6                          | SLICEL  |  888.8 |  15718.7 |      net      | R14C69L       | cm0_inst1/u_logic/_i_9517_andor_decomp_0             |      |
| cm0_inst1/u_logic/Idfpw6[26]/B                           | SLICEL  |   75.1 |  15793.8 |     Tilo      |               | inst_extracted_iHQX151_andor_decomp_1                | 1    |
| cm0_inst1/u_logic/Idfpw6[26]/D6                          | SLICEL  |  176.4 |  15970.2 |      net      | R14C69L       | inst_extracted_iHQX151_andor_decomp_1                |      |
| cm0_inst1/u_logic/Idfpw6[26]/D                           | SLICEL  |   75.1 |  16045.3 |     Tilo      |               | net_extracted_nHQX184                                | 3    |
| net_extracted_nHQX218/A1                                 | SLICEL  | 1008.4 |  17053.7 |      net      | R22C69M       | net_extracted_nHQX184                                |      |
| net_extracted_nHQX218/A                                  | SLICEL  |   75.1 |  17128.8 |     Tilo      |               | net_extracted_nHQX218                                | 1    |
| net_extracted_nHQX160/B3                                 | SLICEL  |  472.6 |  17601.4 |      net      | R20C69M       | net_extracted_nHQX218                                |      |
| net_extracted_nHQX160/B                                  | SLICEL  |   75.1 |  17676.5 |     Tilo      |               | cm0_inst1/u_logic/_i_9038_rkd_5                      | 1    |
| cm0_inst1/u_logic/vis_r11_o[4]/D3                        | SLICEL  |  724.5 |    18401 |      net      | R21C67L       | cm0_inst1/u_logic/_i_9038_rkd_5                      |      |
| cm0_inst1/u_logic/vis_r11_o[4]/D                         | SLICEL  |   75.1 |  18476.1 |     Tilo      |               | cm0_inst1/u_logic/n_2851                             | 2    |
| _n_119368/B1                                             | SLICEL  |  701.2 |  19177.4 |      net      | R23C64M       | cm0_inst1/u_logic/n_2851                             |      |
| _n_119368/B                                              | SLICEL  |   75.1 |  19252.5 |     Tilo      |               | cm0_inst1/u_logic/Dm3ju6                             | 1    |
| _n_119368/A4                                             | SLICEL  |  209.9 |  19462.4 |      net      | R23C64M       | cm0_inst1/u_logic/Dm3ju6                             |      |
| _n_119368/A                                              | SLICEL  |   75.1 |  19537.5 |     Tilo      |               | _n_119368                                            | 1    |
| cm0_inst1/u_logic/Y5ziu6/A6                              | SLICEL  |  418.7 |  19956.2 |      net      | R24C64M       | _n_119368                                            |      |
| cm0_inst1/u_logic/Y5ziu6/A                               | SLICEL  |   75.1 |  20031.3 |     Tilo      |               | cm0_inst1/u_logic/Y5ziu6                             | 3    |
| cm0_inst1/u_logic/Ge2ju6/B3                              | SLICEL  |  294.3 |  20325.6 |      net      | R24C64L       | cm0_inst1/u_logic/Y5ziu6                             |      |
| cm0_inst1/u_logic/Ge2ju6/B                               | SLICEL  |   75.1 |  20400.7 |     Tilo      |               | cm0_inst1/u_logic/_i_8751/_i_0_andor_decomp_1        | 1    |
| cm0_inst1/u_logic/Ge2ju6/A4                              | SLICEL  |  209.9 |  20610.6 |      net      | R24C64L       | cm0_inst1/u_logic/_i_8751/_i_0_andor_decomp_1        |      |
| cm0_inst1/u_logic/Ge2ju6/A                               | SLICEL  |   75.1 |  20685.7 |     Tilo      |               | cm0_inst1/u_logic/Ge2ju6                             | 1    |
| cm0_inst1/u_logic/_i_8678_rkd_4/A5                       | SLICEL  |  467.8 |  21153.4 |      net      | R24C62L       | cm0_inst1/u_logic/Ge2ju6                             |      |
| cm0_inst1/u_logic/_i_8678_rkd_4/A                        | SLICEL  |   75.1 |  21228.5 |     Tilo      |               | cm0_inst1/u_logic/_i_8678_rkd_4                      | 1    |
| cm0_inst1/u_logic/_i_8445_decomp/B3                      | SLICEL  |  225.8 |  21454.4 |      net      | R24C62M       | cm0_inst1/u_logic/_i_8678_rkd_4                      |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20335      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 7563.5 
        总的连线延迟 = 12741 
        逻辑级数     = 18 

[数据捕获路径]
=====================================================================================================================
|                 节点                 |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
=====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/_i_8445_decomp/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R24C62M | clk_40M |      |
=====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tas)
         = 26080.4    + 0          - 0          - 1119.4     - 20335      - 122.8      
         = 4503.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 5
********************
时间余量 : 4567.8 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_16805_decomp/AX         [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| cm0_inst1/u_logic/n_4220/D4                   | SLICEL  |  504.6 |  17255.4 |      net      | R20C62L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/n_4220/D                    | SLICEL  |   75.1 |  17330.5 |     Tilo      |         | _n_119551                                                       | 8    |
| inst_extracted_iHQX186_andor_decomp_2/D4      | SLICEL  |  580.5 |    17911 |      net      | R19C62M | _n_119551                                                       |      |
| inst_extracted_iHQX186_andor_decomp_2/D       | SLICEL  |   75.1 |  17986.1 |     Tilo      |         | net_extracted_nHQX166                                           | 2    |
| cm0_inst1/u_logic/n_6065/B3                   | SLICEL  |  753.5 |  18739.7 |      net      | R20C64M | net_extracted_nHQX166                                           |      |
| cm0_inst1/u_logic/n_6065/B                    | SLICEL  |   75.1 |  18814.8 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/n_2980/B2                   | SLICEL  |  781.2 |    19596 |      net      | R22C66L | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/n_2980/B                    | SLICEL  |   75.1 |  19671.1 |     Tilo      |         | cm0_inst1/u_logic/Drkiu6                                        | 13   |
| cm0_inst1/u_logic/_i_16805_decomp/AX          | SLICEL  | 1793.8 |  21464.9 |      net      | R29C67L | cm0_inst1/u_logic/Drkiu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20345.5    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2253 
        总的连线延迟 = 18062 
        逻辑级数     = 30 

[数据捕获路径]
======================================================================================================================
|                 节点                  |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
======================================================================================================================
| CLOCK'clkPLL40                        |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3        | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/_i_16805_decomp/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R29C67L | clk_40M |      |
======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20345.5    - 47.7       
         = 4567.8 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 6
********************
时间余量 : 4571.4 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_15929_decomp/AX         [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX460/A2                      | SLICEL  |  505.1 |  17255.9 |      net      | R20C62M | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX460/A                       | SLICEL  |   75.1 |    17331 |     Tilo      |         | net_extracted_nHQX460                                           | 1    |
| net_extracted_nHQX460/B5                      | SLICEL  |    205 |    17536 |      net      | R20C62M | net_extracted_nHQX460                                           |      |
| net_extracted_nHQX460/B                       | SLICEL  |   75.1 |  17611.1 |     Tilo      |         | cm0_inst1/u_logic/_i_13526_rkd_0                                | 2    |
| cm0_inst1/u_logic/n_4220/B2                   | SLICEL  |    270 |  17881.1 |      net      | R20C62L | cm0_inst1/u_logic/_i_13526_rkd_0                                |      |
| cm0_inst1/u_logic/n_4220/B                    | SLICEL  |   75.1 |  17956.2 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C4  | SLICEL  |  519.6 |  18475.8 |      net      | R20C63M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C   | SLICEL  |   75.1 |  18550.9 |     Tilo      |         | _n_119739                                                       | 1    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D4  | SLICEL  |  209.9 |  18760.8 |      net      | R20C63M | _n_119739                                                       |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D   | SLICEL  |   75.1 |  18835.9 |     Tilo      |         | net_extracted_nHQX172                                           | 2    |
| cm0_inst1/u_logic/n_3015/B3                   | SLICEL  |  746.2 |  19582.1 |      net      | R20C69L | net_extracted_nHQX172                                           |      |
| cm0_inst1/u_logic/n_3015/B                    | SLICEL  |   75.1 |  19657.2 |     Tilo      |         | net_extracted_nHQX189                                           | 2    |
| cm0_inst1/u_logic/Qbfpw6[27]/C6               | SLICEL  |  421.1 |  20078.3 |      net      | R20C70L | net_extracted_nHQX189                                           |      |
| cm0_inst1/u_logic/Qbfpw6[27]/C                | SLICEL  |   75.1 |  20153.4 |     Tilo      |         | cm0_inst1/u_logic/X1liu6                                        | 13   |
| cm0_inst1/u_logic/_i_15929_decomp/AX          | SLICEL  | 1307.9 |  21461.3 |      net      | R29C70L | cm0_inst1/u_logic/X1liu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20341.9    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 17833.1 
        逻辑级数     = 33 

[数据捕获路径]
======================================================================================================================
|                 节点                  |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
======================================================================================================================
| CLOCK'clkPLL40                        |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3        | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/_i_15929_decomp/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R29C70L | clk_40M |      |
======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20341.9    - 47.7       
         = 4571.4 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 7
********************
时间余量 : 4576.7 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r6_o[6]/AX             [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| cm0_inst1/u_logic/n_4220/D4                   | SLICEL  |  504.6 |  17255.4 |      net      | R20C62L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/n_4220/D                    | SLICEL  |   75.1 |  17330.5 |     Tilo      |         | _n_119551                                                       | 8    |
| inst_extracted_iHQX168_andor_decomp_2/B6      | SLICEL  |  797.6 |  18128.1 |      net      | R22C61L | _n_119551                                                       |      |
| inst_extracted_iHQX168_andor_decomp_2/B       | SLICEL  |   75.1 |  18203.2 |     Tilo      |         | net_extracted_nHQX171                                           | 2    |
| cm0_inst1/u_logic/n_6069/B3                   | SLICEL  | 1089.1 |  19292.2 |      net      | R21C71L | net_extracted_nHQX171                                           |      |
| cm0_inst1/u_logic/n_6069/B                    | SLICEL  |   75.1 |  19367.3 |     Tilo      |         | net_extracted_nHQX185                                           | 2    |
| cm0_inst1/u_logic/Dfqow6/B2                   | SLICEL  |    693 |  20060.3 |      net      | R23C68L | net_extracted_nHQX185                                           |      |
| cm0_inst1/u_logic/Dfqow6/B                    | SLICEL  |   75.1 |  20135.4 |     Tilo      |         | cm0_inst1/u_logic/Sokiu6                                        | 13   |
| cm0_inst1/u_logic/vis_r6_o[6]/AX              | SLICEL  | 1320.6 |    21456 |      net      | R27C73M | cm0_inst1/u_logic/Sokiu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20336.6    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2253 
        总的连线延迟 = 18053.1 
        逻辑级数     = 30 

[数据捕获路径]
==================================================================================================================
|               节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
==================================================================================================================
| CLOCK'clkPLL40                    |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3    | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/vis_r6_o[6]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R27C73M | clk_40M |      |
==================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20336.6    - 47.7       
         = 4576.7 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 8
********************
时间余量 : 4600.4 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/n_6329[9]/CX               [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX274/D2                      | SLICEL  |  764.5 |  17515.3 |      net      | R19C62L | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX274/D                       | SLICEL  |   75.1 |  17590.4 |     Tilo      |         | cm0_inst1/u_logic/n_4246                                        | 8    |
| inst_extracted_iHQX174_andor_decomp_2/B6      | SLICEL  |    738 |  18328.4 |      net      | R22C62M | cm0_inst1/u_logic/n_4246                                        |      |
| inst_extracted_iHQX174_andor_decomp_2/B       | SLICEL  |   75.1 |  18403.5 |     Tilo      |         | net_extracted_nHQX177                                           | 3    |
| net_extracted_nHQX67/B3                       | SLICEL  | 1170.9 |  19574.4 |      net      | R22C75L | net_extracted_nHQX177                                           |      |
| net_extracted_nHQX67/B                        | SLICEL  |   75.1 |  19649.5 |     Tilo      |         | cm0_inst1/u_logic/X6niu6                                        | 13   |
| cm0_inst1/u_logic/n_6329[9]/CX                | SLICEL  | 1782.8 |  21432.3 |      net      | R12C67M | cm0_inst1/u_logic/X6niu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20312.9    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2177.9 
        总的连线延迟 = 18104.5 
        逻辑级数     = 29 

[数据捕获路径]
================================================================================================================
|              节点               |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
================================================================================================================
| CLOCK'clkPLL40                  |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3  | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/n_6329[9]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R12C67M | clk_40M |      |
================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20312.9    - 47.7       
         = 4600.4 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 9
********************
时间余量 : 4601.2 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r7_o[29]/BX            [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX460/A2                      | SLICEL  |  505.1 |  17255.9 |      net      | R20C62M | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX460/A                       | SLICEL  |   75.1 |    17331 |     Tilo      |         | net_extracted_nHQX460                                           | 1    |
| net_extracted_nHQX460/B5                      | SLICEL  |    205 |    17536 |      net      | R20C62M | net_extracted_nHQX460                                           |      |
| net_extracted_nHQX460/B                       | SLICEL  |   75.1 |  17611.1 |     Tilo      |         | cm0_inst1/u_logic/_i_13526_rkd_0                                | 2    |
| cm0_inst1/u_logic/n_4220/B2                   | SLICEL  |    270 |  17881.1 |      net      | R20C62L | cm0_inst1/u_logic/_i_13526_rkd_0                                |      |
| cm0_inst1/u_logic/n_4220/B                    | SLICEL  |   75.1 |  17956.2 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C4  | SLICEL  |  519.6 |  18475.8 |      net      | R20C63M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C   | SLICEL  |   75.1 |  18550.9 |     Tilo      |         | _n_119739                                                       | 1    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D4  | SLICEL  |  209.9 |  18760.8 |      net      | R20C63M | _n_119739                                                       |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D   | SLICEL  |   75.1 |  18835.9 |     Tilo      |         | net_extracted_nHQX172                                           | 2    |
| cm0_inst1/u_logic/n_3015/B3                   | SLICEL  |  746.2 |  19582.1 |      net      | R20C69L | net_extracted_nHQX172                                           |      |
| cm0_inst1/u_logic/n_3015/B                    | SLICEL  |   75.1 |  19657.2 |     Tilo      |         | net_extracted_nHQX189                                           | 2    |
| cm0_inst1/u_logic/Qbfpw6[27]/C6               | SLICEL  |  421.1 |  20078.3 |      net      | R20C70L | net_extracted_nHQX189                                           |      |
| cm0_inst1/u_logic/Qbfpw6[27]/C                | SLICEL  |   75.1 |  20153.4 |     Tilo      |         | cm0_inst1/u_logic/X1liu6                                        | 13   |
| cm0_inst1/u_logic/vis_r7_o[29]/BX             | SLICEL  | 1278.1 |  21431.5 |      net      | R29C74L | cm0_inst1/u_logic/X1liu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20312.1    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 17803.3 
        逻辑级数     = 33 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/vis_r7_o[29]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R29C74L | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20312.1    - 47.7       
         = 4601.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 10
********************
时间余量 : 4613.7 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r2_o[10]/BX            [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX274/D2                      | SLICEL  |  764.5 |  17515.3 |      net      | R19C62L | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX274/D                       | SLICEL  |   75.1 |  17590.4 |     Tilo      |         | cm0_inst1/u_logic/n_4246                                        | 8    |
| cm0_inst1/u_logic/_i_11725_decomp_nHQX430/D2  | SLICEL  |  793.7 |  18384.1 |      net      | R21C61L | cm0_inst1/u_logic/n_4246                                        |      |
| cm0_inst1/u_logic/_i_11725_decomp_nHQX430/D   | SLICEL  |   75.1 |  18459.2 |     Tilo      |         | net_extracted_nHQX169                                           | 2    |
| cm0_inst1/u_logic/_i_9038_rkd_20/D2           | SLICEL  | 1189.8 |  19649.1 |      net      | R22C73L | net_extracted_nHQX169                                           |      |
| cm0_inst1/u_logic/_i_9038_rkd_20/D            | SLICEL  |   75.1 |  19724.2 |     Tilo      |         | cm0_inst1/u_logic/Bomiu6                                        | 15   |
| cm0_inst1/u_logic/vis_r2_o[10]/BX             | SLICEL  | 1694.8 |    21419 |      net      | R30C65L | cm0_inst1/u_logic/Bomiu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20299.6    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2177.9 
        总的连线延迟 = 18091.2 
        逻辑级数     = 29 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/vis_r2_o[10]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R30C65L | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20299.6    - 47.7       
         = 4613.7 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


#################################################################
# 时序分析报告 Wed Mar 20 00:22:59 2024
#################################################################
#  分析类型                               : 保持(hold)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#################################################################

********************
* 路径 1
********************
时间余量 : 312.6 ps
起点     : cm0_inst1/ahb_uart1/RX_shiftIN_cnt[3]/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/RX_shiftIN_cnt[2]/A6 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
====================================================================================================================================================
|                   节点                    |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                 连线                  | 扇出 |
====================================================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |   Tlat:0 |               |         | N/A                                   |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                               | 989  |
| cm0_inst1/ahb_uart1/RX_shiftIN_cnt[3]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R14C75M | clk_40M                               |      |
| --                                        |   --    |     -- |       -- |      --       | --      | --                                    | --   |
| cm0_inst1/ahb_uart1/RX_shiftIN_cnt[3]/CQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/RX_shiftIN_cnt[1] | 7    |
| cm0_inst1/ahb_uart1/RX_shiftIN_cnt[2]/A6  | SLICEL  |  203.3 |   1314.2 |      net      | R14C75L | cm0_inst1/ahb_uart1/RX_shiftIN_cnt[1] |      |
====================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 233.8      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 203.3 
        逻辑级数     = 0 

[数据捕获路径]
=========================================================================================================================
|                   节点                    |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
=========================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/RX_shiftIN_cnt[2]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C75L | clk_40M |      |
=========================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 233.8      - 1119.4     - -117.8     
         = 312.6 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 2
********************
时间余量 : 318.1 ps
起点     : cm0_inst1/ahb_uart1/RX_shift_reg[7]/DQ    [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/C5 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==================================================================================================================================================
|                   节点                    |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
==================================================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R20C50L | clk_40M                             |      |
| --                                        |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/DQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/RX_shift_reg[4] | 2    |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/C5 | SLICEL  |  208.8 |   1319.7 |      net      | R20C50M | cm0_inst1/ahb_uart1/RX_shift_reg[4] |      |
==================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 239.3      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 208.8 
        逻辑级数     = 0 

[数据捕获路径]
==========================================================================================================================
|                    节点                    |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==========================================================================================================================
| CLOCK'clkPLL40                             |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3             | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R20C50M | clk_40M |      |
==========================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 239.3      - 1119.4     - -117.8     
         = 318.1 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 3
********************
时间余量 : 318.1 ps
起点     : cm0_inst1/ahb_uart1/RX_shift_reg[7]/AQ    [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/B5 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==================================================================================================================================================
|                   节点                    |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
==================================================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R20C50L | clk_40M                             |      |
| --                                        |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/AQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/RX_shift_reg[7] | 2    |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/B5 | SLICEL  |  208.8 |   1319.7 |      net      | R20C50M | cm0_inst1/ahb_uart1/RX_shift_reg[7] |      |
==================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 239.3      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 208.8 
        逻辑级数     = 0 

[数据捕获路径]
==========================================================================================================================
|                    节点                    |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==========================================================================================================================
| CLOCK'clkPLL40                             |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3             | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R20C50M | clk_40M |      |
==========================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 239.3      - 1119.4     - -117.8     
         = 318.1 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 4
********************
时间余量 : 323 ps
起点     : cm0_inst1/ahb_uart1/RX_shift_reg[7]/BQ    [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/A4 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==================================================================================================================================================
|                   节点                    |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
==================================================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R20C50L | clk_40M                             |      |
| --                                        |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/BQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/RX_shift_reg[6] | 2    |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/A4 | SLICEL  |  213.7 |   1324.6 |      net      | R20C50M | cm0_inst1/ahb_uart1/RX_shift_reg[6] |      |
==================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 244.2      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 213.7 
        逻辑级数     = 0 

[数据捕获路径]
==========================================================================================================================
|                    节点                    |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==========================================================================================================================
| CLOCK'clkPLL40                             |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3             | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R20C50M | clk_40M |      |
==========================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 244.2      - 1119.4     - -117.8     
         = 323 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 5
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/ahb_uart1/TX_shift_reg[8]/DQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/TX_shift_reg[8]/C3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
================================================================================================================================================
|                  节点                   |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
================================================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R14C79M | clk_40M                             |      |
| --                                      |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/DQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/TX_shift_reg[6] | 1    |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/C3  | SLICEL  |  216.6 |   1327.5 |      net      | R14C79M | cm0_inst1/ahb_uart1/TX_shift_reg[6] |      |
================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
=======================================================================================================================
|                  节点                   |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
=======================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C79M | clk_40M |      |
=======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 6
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/ahb_uart1/TX_shift_reg[8]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/TX_shift_reg[8]/B3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
================================================================================================================================================
|                  节点                   |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
================================================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R14C79M | clk_40M                             |      |
| --                                      |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/TX_shift_reg[8] | 1    |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/B3  | SLICEL  |  216.6 |   1327.5 |      net      | R14C79M | cm0_inst1/ahb_uart1/TX_shift_reg[8] |      |
================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
=======================================================================================================================
|                  节点                   |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
=======================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C79M | clk_40M |      |
=======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 7
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/ahb_uart1/TX_shift_reg[4]/DQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/TX_shift_reg[4]/C3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
================================================================================================================================================
|                  节点                   |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
================================================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[4]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R14C80M | clk_40M                             |      |
| --                                      |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/TX_shift_reg[4]/DQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/TX_shift_reg[3] | 1    |
| cm0_inst1/ahb_uart1/TX_shift_reg[4]/C3  | SLICEL  |  216.6 |   1327.5 |      net      | R14C80M | cm0_inst1/ahb_uart1/TX_shift_reg[3] |      |
================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
=======================================================================================================================
|                  节点                   |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
=======================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[4]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C80M | clk_40M |      |
=======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 8
********************
时间余量 : 328 ps
起点     : cm0_inst1/u_logic/Dtnhu6/BQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/Ho4iu6/C6 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
===============================================================================================================================
|              节点              |  单元   |  延迟  | 到达时间 |     类型      |  位置   |            连线             | 扇出 |
===============================================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |   Tlat:0 |               |         | N/A                         |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                     | 989  |
| cm0_inst1/u_logic/Dtnhu6/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R14C55M | clk_40M                     |      |
| --                             |   --    |     -- |       -- |      --       | --      | --                          | --   |
| cm0_inst1/u_logic/Dtnhu6/BQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/u_logic/Sqhpw6[0] | 7    |
| cm0_inst1/u_logic/Ho4iu6/C6    | SLICEL  |  218.7 |   1329.6 |      net      | R14C55L | cm0_inst1/u_logic/Sqhpw6[0] |      |
===============================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 249.2      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 218.7 
        逻辑级数     = 0 

[数据捕获路径]
==============================================================================================================
|              节点              |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/Ho4iu6/CLK   | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C55L | clk_40M |      |
==============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 249.2      - 1119.4     - -117.8     
         = 328 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 9
********************
时间余量 : 328 ps
起点     : cm0_inst1/u_logic/Ho4iu6/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/Dtnhu6/B6 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
===============================================================================================================================
|              节点              |  单元   |  延迟  | 到达时间 |     类型      |  位置   |            连线             | 扇出 |
===============================================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |   Tlat:0 |               |         | N/A                         |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                     | 989  |
| cm0_inst1/u_logic/Ho4iu6/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R14C55L | clk_40M                     |      |
| --                             |   --    |     -- |       -- |      --       | --      | --                          | --   |
| cm0_inst1/u_logic/Ho4iu6/CQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/u_logic/Sqhpw6[1] | 7    |
| cm0_inst1/u_logic/Dtnhu6/B6    | SLICEL  |  218.7 |   1329.6 |      net      | R14C55M | cm0_inst1/u_logic/Sqhpw6[1] |      |
===============================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 249.2      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 218.7 
        逻辑级数     = 0 

[数据捕获路径]
==============================================================================================================
|              节点              |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/Dtnhu6/CLK   | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C55M | clk_40M |      |
==============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 249.2      - 1119.4     - -117.8     
         = 328 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 10
********************
时间余量 : 328 ps
起点     : cm0_inst1/u_logic/Ho4iu6/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/Dtnhu6/A6 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
===============================================================================================================================
|              节点              |  单元   |  延迟  | 到达时间 |     类型      |  位置   |            连线             | 扇出 |
===============================================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |   Tlat:0 |               |         | N/A                         |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                     | 989  |
| cm0_inst1/u_logic/Ho4iu6/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R14C55L | clk_40M                     |      |
| --                             |   --    |     -- |       -- |      --       | --      | --                          | --   |
| cm0_inst1/u_logic/Ho4iu6/CQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/u_logic/Sqhpw6[1] | 7    |
| cm0_inst1/u_logic/Dtnhu6/A6    | SLICEL  |  218.7 |   1329.6 |      net      | R14C55M | cm0_inst1/u_logic/Sqhpw6[1] |      |
===============================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 249.2      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 218.7 
        逻辑级数     = 0 

[数据捕获路径]
==============================================================================================================
|              节点              |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/Dtnhu6/CLK   | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C55M | clk_40M |      |
==============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 249.2      - 1119.4     - -117.8     
         = 328 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


#################################################################
# 时序分析报告 Wed Mar 20 00:22:59 2024
#################################################################
#  分析类型                               : 建立(setup)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#
########################  [用户指定路径]  #######################
#  起点 : 时钟: clkbase
#  终点 : 时钟: clkbase
#  经过 : 
#  排除 :  
#################################################################
Info: 未找到路径.

#################################################################
# 时序分析报告 Wed Mar 20 00:22:59 2024
#################################################################
#  分析类型                               : 保持(hold)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#
########################  [用户指定路径]  #######################
#  起点 : 时钟: clkbase
#  终点 : 时钟: clkbase
#  经过 : 
#  排除 :  
#################################################################
Info: 未找到路径.

#################################################################
# 时序分析报告 Wed Mar 20 00:22:59 2024
#################################################################
#  分析类型                               : 建立(setup)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#
########################  [用户指定路径]  #######################
#  起点 : 时钟: clkPLL40
#  终点 : 时钟: clkPLL40
#  经过 : 
#  排除 :  
#################################################################

********************
* 路径 1
********************
时间余量 : 3287.6 ps
起点     : cm0_inst1/u_logic/_i_8445_decomp/BQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/H6ghu6/CIN        [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
===========================================================================================================================================================================================================================
|                                   节点                                    |  单元   |  延迟  | 到达时间 |     类型      |     位置      |                                  连线                                  | 扇出 |
===========================================================================================================================================================================================================================
| CLOCK'clkPLL40                                                            |   N/A   |      0 |   Tlat:0 |               |               | N/A                                                                    |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                                            | PLL_25K |      0 |        0 | clock_latency |               | clk_40M                                                                | 989  |
| cm0_inst1/u_logic/_i_8445_decomp/CLK                                      | SLICEL  | 1119.4 |   1119.4 |      net      | R24C62M       | clk_40M                                                                |      |
| --                                                                        |   --    |     -- |       -- |      --       | --            | --                                                                     | --   |
| cm0_inst1/u_logic/_i_8445_decomp/BQ                                       | SLICEL  |   30.5 |   1149.9 |     Tcko      |               | cm0_inst1/u_logic/C0ehu6                                               | 189  |
| cm0_inst1/u_logic/Omyiu6/A5                                               | SLICEL  | 2013.6 |   3163.5 |      net      | R11C69L       | cm0_inst1/u_logic/C0ehu6                                               |      |
| cm0_inst1/u_logic/Omyiu6/A                                                | SLICEL  |   75.1 |   3238.6 |     Tilo      |               | cm0_inst1/u_logic/Omyiu6                                               | 23   |
| cm0_inst1/u_logic/Fd0iu6/B2                                               | SLICEL  | 1470.7 |   4709.3 |      net      | R21C70L       | cm0_inst1/u_logic/Omyiu6                                               |      |
| cm0_inst1/u_logic/Fd0iu6/B                                                | SLICEL  |   75.1 |   4784.4 |     Tilo      |               | cm0_inst1/u_logic/n_6180                                               | 5    |
| cm0_inst1/u_logic/Fd0iu6/C6                                               | SLICEL  |  176.4 |   4960.8 |      net      | R21C70L       | cm0_inst1/u_logic/n_6180                                               |      |
| cm0_inst1/u_logic/Fd0iu6/C                                                | SLICEL  |   75.1 |   5035.9 |     Tilo      |               | cm0_inst1/u_logic/Xuzhu6                                               | 61   |
| cm0_inst1/u_logic/Qiqow6/B6                                               | SLICEL  | 1492.6 |   6528.4 |      net      | R29C73M       | cm0_inst1/u_logic/Xuzhu6                                               |      |
| cm0_inst1/u_logic/Qiqow6/B                                                | SLICEL  |   75.1 |   6603.5 |     Tilo      |               | cm0_inst1/u_logic/n_198                                                | 2    |
| cm0_inst1/u_logic/_i_20266__split_mult_a0b1/mult_ins/B8                   | MULT18  | 1789.4 |   8392.9 |      net      | MULT18_R17C66 | cm0_inst1/u_logic/n_198                                                |      |
| cm0_inst1/u_logic/_i_20266__split_mult_a0b1/mult_ins/P26                  | MULT18  |   3006 |  11398.9 |    PD_DEL     |               | cm0_inst1/u_logic/_i_20266__split_mult_a0b1__P[26]                     | 1    |
| cm0_inst1/u_logic/_i_20266_splited__alu_0/alu_inst/MB26                   |  ALU54  |      0 |  11398.9 |      net      | ALU54_R17C68  | cm0_inst1/u_logic/_i_20266__split_mult_a0b1__P[26]                     |      |
| cm0_inst1/u_logic/_i_20266_splited__alu_0/alu_inst/R11                    |  ALU54  |   1334 |  12732.9 |    PD_DEL     |               | cm0_inst1/u_logic/Affpw6[11]                                           | 2    |
| cm0_inst1/u_logic/_i_20266_splited__alu_2/alu_inst/CIN11                  |  ALU54  |      0 |  12732.9 |      net      | ALU54_R17C72  | cm0_inst1/u_logic/Affpw6[11]                                           |      |
| cm0_inst1/u_logic/_i_20266_splited__alu_2/alu_inst/R8                     |  ALU54  |   2097 |  14829.9 |    PD_DEL     |               | cm0_inst1/u_logic/_i_9517_andor_decomp_0                               | 1    |
| cm0_inst1/u_logic/Idfpw6[26]/B6                                           | SLICEL  |  888.8 |  15718.7 |      net      | R14C69L       | cm0_inst1/u_logic/_i_9517_andor_decomp_0                               |      |
| cm0_inst1/u_logic/Idfpw6[26]/B                                            | SLICEL  |   75.1 |  15793.8 |     Tilo      |               | inst_extracted_iHQX151_andor_decomp_1                                  | 1    |
| cm0_inst1/u_logic/Idfpw6[26]/D6                                           | SLICEL  |  176.4 |  15970.2 |      net      | R14C69L       | inst_extracted_iHQX151_andor_decomp_1                                  |      |
| cm0_inst1/u_logic/Idfpw6[26]/D                                            | SLICEL  |   75.1 |  16045.3 |     Tilo      |               | net_extracted_nHQX184                                                  | 3    |
| net_extracted_nHQX218/A1                                                  | SLICEL  | 1008.4 |  17053.7 |      net      | R22C69M       | net_extracted_nHQX184                                                  |      |
| net_extracted_nHQX218/A                                                   | SLICEL  |   75.1 |  17128.8 |     Tilo      |               | net_extracted_nHQX218                                                  | 1    |
| net_extracted_nHQX160/B3                                                  | SLICEL  |  472.6 |  17601.4 |      net      | R20C69M       | net_extracted_nHQX218                                                  |      |
| net_extracted_nHQX160/B                                                   | SLICEL  |   75.1 |  17676.5 |     Tilo      |               | cm0_inst1/u_logic/_i_9038_rkd_5                                        | 1    |
| cm0_inst1/u_logic/vis_r11_o[4]/D3                                         | SLICEL  |  724.5 |    18401 |      net      | R21C67L       | cm0_inst1/u_logic/_i_9038_rkd_5                                        |      |
| cm0_inst1/u_logic/vis_r11_o[4]/D                                          | SLICEL  |   75.1 |  18476.1 |     Tilo      |               | cm0_inst1/u_logic/n_2851                                               | 2    |
| _n_119368/B1                                                              | SLICEL  |  701.2 |  19177.4 |      net      | R23C64M       | cm0_inst1/u_logic/n_2851                                               |      |
| _n_119368/B                                                               | SLICEL  |   75.1 |  19252.5 |     Tilo      |               | cm0_inst1/u_logic/Dm3ju6                                               | 1    |
| _n_119368/A4                                                              | SLICEL  |  209.9 |  19462.4 |      net      | R23C64M       | cm0_inst1/u_logic/Dm3ju6                                               |      |
| _n_119368/A                                                               | SLICEL  |   75.1 |  19537.5 |     Tilo      |               | _n_119368                                                              | 1    |
| cm0_inst1/u_logic/Y5ziu6/A6                                               | SLICEL  |  418.7 |  19956.2 |      net      | R24C64M       | _n_119368                                                              |      |
| cm0_inst1/u_logic/Y5ziu6/A                                                | SLICEL  |   75.1 |  20031.3 |     Tilo      |               | cm0_inst1/u_logic/Y5ziu6                                               | 3    |
| cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_iHQX728_andor_decomp_1/A3 | SLICEL  |  533.3 |  20564.6 |      net      | R23C64L       | cm0_inst1/u_logic/Y5ziu6                                               |      |
| cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_iHQX728_andor_decomp_1/A  | SLICEL  |   75.1 |  20639.7 |     Tilo      |               | cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_iHQX728_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_andor_decomp_1/D3         | SLICEL  | 1020.7 |  21660.4 |      net      | R15C64M       | cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_iHQX728_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_8111_decomp_iHQX179_decomp_andor_decomp_1/D          | SLICEL  |   75.1 |  21735.5 |     Tilo      |               | _n_119819                                                              | 1    |
| _n_130295/A2                                                              | SLICEL  |    733 |  22468.5 |      net      | R11C64L       | _n_119819                                                              |      |
| _n_130295/COUT                                                            | SLICEL  |  115.3 |  22583.8 |    Topcya     |               | _n_130295                                                              | 1    |
| _n_130299/CIN                                                             | SLICEL  |      0 |  22583.8 |      net      | R11C65L       | _n_130295                                                              |      |
| _n_130299/COUT                                                            | SLICEL  |   62.2 |    22646 |     Tbyp      |               | _n_130299                                                              | 1    |
| _n_130303/CIN                                                             | SLICEL  |      0 |    22646 |      net      | R11C66L       | _n_130299                                                              |      |
| _n_130303/COUT                                                            | SLICEL  |   62.2 |  22708.2 |     Tbyp      |               | _n_130303                                                              | 1    |
| cm0_inst1/u_logic/H6ghu6/CIN                                              | SLICEL  |      0 |  22708.2 |      net      | R11C67L       | _n_130303                                                              |      |
===========================================================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21588.8    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 7728.1 
        总的连线延迟 = 13830.2 
        逻辑级数     = 20 

[数据捕获路径]
===============================================================================================================
|              节点              |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/H6ghu6/CLK   | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R11C67L | clk_40M |      |
===============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tcinck)
         = 26080.4    + 0          - 0          - 1119.4     - 21588.8    - 84.6       
         = 3287.6 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 2
********************
时间余量 : 4450.2 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_16805_decomp/BX         [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX460/A2                      | SLICEL  |  505.1 |  17255.9 |      net      | R20C62M | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX460/A                       | SLICEL  |   75.1 |    17331 |     Tilo      |         | net_extracted_nHQX460                                           | 1    |
| net_extracted_nHQX460/B5                      | SLICEL  |    205 |    17536 |      net      | R20C62M | net_extracted_nHQX460                                           |      |
| net_extracted_nHQX460/B                       | SLICEL  |   75.1 |  17611.1 |     Tilo      |         | cm0_inst1/u_logic/_i_13526_rkd_0                                | 2    |
| cm0_inst1/u_logic/n_4220/B2                   | SLICEL  |    270 |  17881.1 |      net      | R20C62L | cm0_inst1/u_logic/_i_13526_rkd_0                                |      |
| cm0_inst1/u_logic/n_4220/B                    | SLICEL  |   75.1 |  17956.2 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C4  | SLICEL  |  519.6 |  18475.8 |      net      | R20C63M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C   | SLICEL  |   75.1 |  18550.9 |     Tilo      |         | _n_119739                                                       | 1    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D4  | SLICEL  |  209.9 |  18760.8 |      net      | R20C63M | _n_119739                                                       |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D   | SLICEL  |   75.1 |  18835.9 |     Tilo      |         | net_extracted_nHQX172                                           | 2    |
| cm0_inst1/u_logic/n_3015/B3                   | SLICEL  |  746.2 |  19582.1 |      net      | R20C69L | net_extracted_nHQX172                                           |      |
| cm0_inst1/u_logic/n_3015/B                    | SLICEL  |   75.1 |  19657.2 |     Tilo      |         | net_extracted_nHQX189                                           | 2    |
| cm0_inst1/u_logic/Qbfpw6[27]/C6               | SLICEL  |  421.1 |  20078.3 |      net      | R20C70L | net_extracted_nHQX189                                           |      |
| cm0_inst1/u_logic/Qbfpw6[27]/C                | SLICEL  |   75.1 |  20153.4 |     Tilo      |         | cm0_inst1/u_logic/X1liu6                                        | 13   |
| cm0_inst1/u_logic/_i_16805_decomp/BX          | SLICEL  | 1429.1 |  21582.5 |      net      | R29C67L | cm0_inst1/u_logic/X1liu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20463.1    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 17954.3 
        逻辑级数     = 33 

[数据捕获路径]
======================================================================================================================
|                 节点                  |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
======================================================================================================================
| CLOCK'clkPLL40                        |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3        | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/_i_16805_decomp/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R29C67L | clk_40M |      |
======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20463.1    - 47.7       
         = 4450.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 3
********************
时间余量 : 4475.2 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r6_o[27]/AX            [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX460/A2                      | SLICEL  |  505.1 |  17255.9 |      net      | R20C62M | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX460/A                       | SLICEL  |   75.1 |    17331 |     Tilo      |         | net_extracted_nHQX460                                           | 1    |
| net_extracted_nHQX460/B5                      | SLICEL  |    205 |    17536 |      net      | R20C62M | net_extracted_nHQX460                                           |      |
| net_extracted_nHQX460/B                       | SLICEL  |   75.1 |  17611.1 |     Tilo      |         | cm0_inst1/u_logic/_i_13526_rkd_0                                | 2    |
| cm0_inst1/u_logic/n_4220/B2                   | SLICEL  |    270 |  17881.1 |      net      | R20C62L | cm0_inst1/u_logic/_i_13526_rkd_0                                |      |
| cm0_inst1/u_logic/n_4220/B                    | SLICEL  |   75.1 |  17956.2 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C4  | SLICEL  |  519.6 |  18475.8 |      net      | R20C63M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C   | SLICEL  |   75.1 |  18550.9 |     Tilo      |         | _n_119739                                                       | 1    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D4  | SLICEL  |  209.9 |  18760.8 |      net      | R20C63M | _n_119739                                                       |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D   | SLICEL  |   75.1 |  18835.9 |     Tilo      |         | net_extracted_nHQX172                                           | 2    |
| cm0_inst1/u_logic/n_3015/B3                   | SLICEL  |  746.2 |  19582.1 |      net      | R20C69L | net_extracted_nHQX172                                           |      |
| cm0_inst1/u_logic/n_3015/B                    | SLICEL  |   75.1 |  19657.2 |     Tilo      |         | net_extracted_nHQX189                                           | 2    |
| cm0_inst1/u_logic/Qbfpw6[27]/C6               | SLICEL  |  421.1 |  20078.3 |      net      | R20C70L | net_extracted_nHQX189                                           |      |
| cm0_inst1/u_logic/Qbfpw6[27]/C                | SLICEL  |   75.1 |  20153.4 |     Tilo      |         | cm0_inst1/u_logic/X1liu6                                        | 13   |
| cm0_inst1/u_logic/vis_r6_o[27]/AX             | SLICEL  | 1404.1 |  21557.5 |      net      | R29C73L | cm0_inst1/u_logic/X1liu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20438.1    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 17929.3 
        逻辑级数     = 33 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/vis_r6_o[27]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R29C73L | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20438.1    - 47.7       
         = 4475.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 4
********************
时间余量 : 4503.2 ps
起点     : cm0_inst1/u_logic/_i_8445_decomp/BQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_8445_decomp/B3 [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                           节点                           |  单元   |  延迟  | 到达时间 |     类型      |     位置      |                         连线                         | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                           |   N/A   |      0 |   Tlat:0 |               |               | N/A                                                  |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                           | PLL_25K |      0 |        0 | clock_latency |               | clk_40M                                              | 989  |
| cm0_inst1/u_logic/_i_8445_decomp/CLK                     | SLICEL  | 1119.4 |   1119.4 |      net      | R24C62M       | clk_40M                                              |      |
| --                                                       |   --    |     -- |       -- |      --       | --            | --                                                   | --   |
| cm0_inst1/u_logic/_i_8445_decomp/BQ                      | SLICEL  |   30.5 |   1149.9 |     Tcko      |               | cm0_inst1/u_logic/C0ehu6                             | 189  |
| cm0_inst1/u_logic/Omyiu6/A5                              | SLICEL  | 2013.6 |   3163.5 |      net      | R11C69L       | cm0_inst1/u_logic/C0ehu6                             |      |
| cm0_inst1/u_logic/Omyiu6/A                               | SLICEL  |   75.1 |   3238.6 |     Tilo      |               | cm0_inst1/u_logic/Omyiu6                             | 23   |
| cm0_inst1/u_logic/Fd0iu6/B2                              | SLICEL  | 1470.7 |   4709.3 |      net      | R21C70L       | cm0_inst1/u_logic/Omyiu6                             |      |
| cm0_inst1/u_logic/Fd0iu6/B                               | SLICEL  |   75.1 |   4784.4 |     Tilo      |               | cm0_inst1/u_logic/n_6180                             | 5    |
| cm0_inst1/u_logic/Fd0iu6/C6                              | SLICEL  |  176.4 |   4960.8 |      net      | R21C70L       | cm0_inst1/u_logic/n_6180                             |      |
| cm0_inst1/u_logic/Fd0iu6/C                               | SLICEL  |   75.1 |   5035.9 |     Tilo      |               | cm0_inst1/u_logic/Xuzhu6                             | 61   |
| cm0_inst1/u_logic/Qiqow6/B6                              | SLICEL  | 1492.6 |   6528.4 |      net      | R29C73M       | cm0_inst1/u_logic/Xuzhu6                             |      |
| cm0_inst1/u_logic/Qiqow6/B                               | SLICEL  |   75.1 |   6603.5 |     Tilo      |               | cm0_inst1/u_logic/n_198                              | 2    |
| cm0_inst1/u_logic/_i_20266__split_mult_a0b1/mult_ins/B8  | MULT18  | 1789.4 |   8392.9 |      net      | MULT18_R17C66 | cm0_inst1/u_logic/n_198                              |      |
| cm0_inst1/u_logic/_i_20266__split_mult_a0b1/mult_ins/P21 | MULT18  |   3006 |  11398.9 |    PD_DEL     |               | cm0_inst1/u_logic/_i_20266__split_mult_a0b1__P[21]   | 1    |
| cm0_inst1/u_logic/_i_20266_splited__alu_0/alu_inst/MB21  |  ALU54  |      0 |  11398.9 |      net      | ALU54_R17C68  | cm0_inst1/u_logic/_i_20266__split_mult_a0b1__P[21]   |      |
| cm0_inst1/u_logic/_i_20266_splited__alu_0/alu_inst/R53   |  ALU54  |   1334 |  12732.9 |    PD_DEL     |               | cm0_inst1/u_logic/_i_20266_splited__alu_0___pout[35] | 1    |
| cm0_inst1/u_logic/_i_20266_splited__alu_2/alu_inst/CIN53 |  ALU54  |      0 |  12732.9 |      net      | ALU54_R17C72  | cm0_inst1/u_logic/_i_20266_splited__alu_0___pout[35] |      |
| cm0_inst1/u_logic/_i_20266_splited__alu_2/alu_inst/R8    |  ALU54  |   2097 |  14829.9 |    PD_DEL     |               | cm0_inst1/u_logic/_i_9517_andor_decomp_0             | 1    |
| cm0_inst1/u_logic/Idfpw6[26]/B6                          | SLICEL  |  888.8 |  15718.7 |      net      | R14C69L       | cm0_inst1/u_logic/_i_9517_andor_decomp_0             |      |
| cm0_inst1/u_logic/Idfpw6[26]/B                           | SLICEL  |   75.1 |  15793.8 |     Tilo      |               | inst_extracted_iHQX151_andor_decomp_1                | 1    |
| cm0_inst1/u_logic/Idfpw6[26]/D6                          | SLICEL  |  176.4 |  15970.2 |      net      | R14C69L       | inst_extracted_iHQX151_andor_decomp_1                |      |
| cm0_inst1/u_logic/Idfpw6[26]/D                           | SLICEL  |   75.1 |  16045.3 |     Tilo      |               | net_extracted_nHQX184                                | 3    |
| net_extracted_nHQX218/A1                                 | SLICEL  | 1008.4 |  17053.7 |      net      | R22C69M       | net_extracted_nHQX184                                |      |
| net_extracted_nHQX218/A                                  | SLICEL  |   75.1 |  17128.8 |     Tilo      |               | net_extracted_nHQX218                                | 1    |
| net_extracted_nHQX160/B3                                 | SLICEL  |  472.6 |  17601.4 |      net      | R20C69M       | net_extracted_nHQX218                                |      |
| net_extracted_nHQX160/B                                  | SLICEL  |   75.1 |  17676.5 |     Tilo      |               | cm0_inst1/u_logic/_i_9038_rkd_5                      | 1    |
| cm0_inst1/u_logic/vis_r11_o[4]/D3                        | SLICEL  |  724.5 |    18401 |      net      | R21C67L       | cm0_inst1/u_logic/_i_9038_rkd_5                      |      |
| cm0_inst1/u_logic/vis_r11_o[4]/D                         | SLICEL  |   75.1 |  18476.1 |     Tilo      |               | cm0_inst1/u_logic/n_2851                             | 2    |
| _n_119368/B1                                             | SLICEL  |  701.2 |  19177.4 |      net      | R23C64M       | cm0_inst1/u_logic/n_2851                             |      |
| _n_119368/B                                              | SLICEL  |   75.1 |  19252.5 |     Tilo      |               | cm0_inst1/u_logic/Dm3ju6                             | 1    |
| _n_119368/A4                                             | SLICEL  |  209.9 |  19462.4 |      net      | R23C64M       | cm0_inst1/u_logic/Dm3ju6                             |      |
| _n_119368/A                                              | SLICEL  |   75.1 |  19537.5 |     Tilo      |               | _n_119368                                            | 1    |
| cm0_inst1/u_logic/Y5ziu6/A6                              | SLICEL  |  418.7 |  19956.2 |      net      | R24C64M       | _n_119368                                            |      |
| cm0_inst1/u_logic/Y5ziu6/A                               | SLICEL  |   75.1 |  20031.3 |     Tilo      |               | cm0_inst1/u_logic/Y5ziu6                             | 3    |
| cm0_inst1/u_logic/Ge2ju6/B3                              | SLICEL  |  294.3 |  20325.6 |      net      | R24C64L       | cm0_inst1/u_logic/Y5ziu6                             |      |
| cm0_inst1/u_logic/Ge2ju6/B                               | SLICEL  |   75.1 |  20400.7 |     Tilo      |               | cm0_inst1/u_logic/_i_8751/_i_0_andor_decomp_1        | 1    |
| cm0_inst1/u_logic/Ge2ju6/A4                              | SLICEL  |  209.9 |  20610.6 |      net      | R24C64L       | cm0_inst1/u_logic/_i_8751/_i_0_andor_decomp_1        |      |
| cm0_inst1/u_logic/Ge2ju6/A                               | SLICEL  |   75.1 |  20685.7 |     Tilo      |               | cm0_inst1/u_logic/Ge2ju6                             | 1    |
| cm0_inst1/u_logic/_i_8678_rkd_4/A5                       | SLICEL  |  467.8 |  21153.4 |      net      | R24C62L       | cm0_inst1/u_logic/Ge2ju6                             |      |
| cm0_inst1/u_logic/_i_8678_rkd_4/A                        | SLICEL  |   75.1 |  21228.5 |     Tilo      |               | cm0_inst1/u_logic/_i_8678_rkd_4                      | 1    |
| cm0_inst1/u_logic/_i_8445_decomp/B3                      | SLICEL  |  225.8 |  21454.4 |      net      | R24C62M       | cm0_inst1/u_logic/_i_8678_rkd_4                      |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20335      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 7563.5 
        总的连线延迟 = 12741 
        逻辑级数     = 18 

[数据捕获路径]
=====================================================================================================================
|                 节点                 |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
=====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/_i_8445_decomp/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R24C62M | clk_40M |      |
=====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tas)
         = 26080.4    + 0          - 0          - 1119.4     - 20335      - 122.8      
         = 4503.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 5
********************
时间余量 : 4567.8 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_16805_decomp/AX         [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| cm0_inst1/u_logic/n_4220/D4                   | SLICEL  |  504.6 |  17255.4 |      net      | R20C62L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/n_4220/D                    | SLICEL  |   75.1 |  17330.5 |     Tilo      |         | _n_119551                                                       | 8    |
| inst_extracted_iHQX186_andor_decomp_2/D4      | SLICEL  |  580.5 |    17911 |      net      | R19C62M | _n_119551                                                       |      |
| inst_extracted_iHQX186_andor_decomp_2/D       | SLICEL  |   75.1 |  17986.1 |     Tilo      |         | net_extracted_nHQX166                                           | 2    |
| cm0_inst1/u_logic/n_6065/B3                   | SLICEL  |  753.5 |  18739.7 |      net      | R20C64M | net_extracted_nHQX166                                           |      |
| cm0_inst1/u_logic/n_6065/B                    | SLICEL  |   75.1 |  18814.8 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/n_2980/B2                   | SLICEL  |  781.2 |    19596 |      net      | R22C66L | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/n_2980/B                    | SLICEL  |   75.1 |  19671.1 |     Tilo      |         | cm0_inst1/u_logic/Drkiu6                                        | 13   |
| cm0_inst1/u_logic/_i_16805_decomp/AX          | SLICEL  | 1793.8 |  21464.9 |      net      | R29C67L | cm0_inst1/u_logic/Drkiu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20345.5    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2253 
        总的连线延迟 = 18062 
        逻辑级数     = 30 

[数据捕获路径]
======================================================================================================================
|                 节点                  |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
======================================================================================================================
| CLOCK'clkPLL40                        |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3        | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/_i_16805_decomp/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R29C67L | clk_40M |      |
======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20345.5    - 47.7       
         = 4567.8 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 6
********************
时间余量 : 4571.4 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_15929_decomp/AX         [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX460/A2                      | SLICEL  |  505.1 |  17255.9 |      net      | R20C62M | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX460/A                       | SLICEL  |   75.1 |    17331 |     Tilo      |         | net_extracted_nHQX460                                           | 1    |
| net_extracted_nHQX460/B5                      | SLICEL  |    205 |    17536 |      net      | R20C62M | net_extracted_nHQX460                                           |      |
| net_extracted_nHQX460/B                       | SLICEL  |   75.1 |  17611.1 |     Tilo      |         | cm0_inst1/u_logic/_i_13526_rkd_0                                | 2    |
| cm0_inst1/u_logic/n_4220/B2                   | SLICEL  |    270 |  17881.1 |      net      | R20C62L | cm0_inst1/u_logic/_i_13526_rkd_0                                |      |
| cm0_inst1/u_logic/n_4220/B                    | SLICEL  |   75.1 |  17956.2 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C4  | SLICEL  |  519.6 |  18475.8 |      net      | R20C63M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C   | SLICEL  |   75.1 |  18550.9 |     Tilo      |         | _n_119739                                                       | 1    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D4  | SLICEL  |  209.9 |  18760.8 |      net      | R20C63M | _n_119739                                                       |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D   | SLICEL  |   75.1 |  18835.9 |     Tilo      |         | net_extracted_nHQX172                                           | 2    |
| cm0_inst1/u_logic/n_3015/B3                   | SLICEL  |  746.2 |  19582.1 |      net      | R20C69L | net_extracted_nHQX172                                           |      |
| cm0_inst1/u_logic/n_3015/B                    | SLICEL  |   75.1 |  19657.2 |     Tilo      |         | net_extracted_nHQX189                                           | 2    |
| cm0_inst1/u_logic/Qbfpw6[27]/C6               | SLICEL  |  421.1 |  20078.3 |      net      | R20C70L | net_extracted_nHQX189                                           |      |
| cm0_inst1/u_logic/Qbfpw6[27]/C                | SLICEL  |   75.1 |  20153.4 |     Tilo      |         | cm0_inst1/u_logic/X1liu6                                        | 13   |
| cm0_inst1/u_logic/_i_15929_decomp/AX          | SLICEL  | 1307.9 |  21461.3 |      net      | R29C70L | cm0_inst1/u_logic/X1liu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20341.9    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 17833.1 
        逻辑级数     = 33 

[数据捕获路径]
======================================================================================================================
|                 节点                  |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
======================================================================================================================
| CLOCK'clkPLL40                        |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3        | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/_i_15929_decomp/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R29C70L | clk_40M |      |
======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20341.9    - 47.7       
         = 4571.4 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 7
********************
时间余量 : 4576.7 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r6_o[6]/AX             [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| cm0_inst1/u_logic/n_4220/D4                   | SLICEL  |  504.6 |  17255.4 |      net      | R20C62L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/n_4220/D                    | SLICEL  |   75.1 |  17330.5 |     Tilo      |         | _n_119551                                                       | 8    |
| inst_extracted_iHQX168_andor_decomp_2/B6      | SLICEL  |  797.6 |  18128.1 |      net      | R22C61L | _n_119551                                                       |      |
| inst_extracted_iHQX168_andor_decomp_2/B       | SLICEL  |   75.1 |  18203.2 |     Tilo      |         | net_extracted_nHQX171                                           | 2    |
| cm0_inst1/u_logic/n_6069/B3                   | SLICEL  | 1089.1 |  19292.2 |      net      | R21C71L | net_extracted_nHQX171                                           |      |
| cm0_inst1/u_logic/n_6069/B                    | SLICEL  |   75.1 |  19367.3 |     Tilo      |         | net_extracted_nHQX185                                           | 2    |
| cm0_inst1/u_logic/Dfqow6/B2                   | SLICEL  |    693 |  20060.3 |      net      | R23C68L | net_extracted_nHQX185                                           |      |
| cm0_inst1/u_logic/Dfqow6/B                    | SLICEL  |   75.1 |  20135.4 |     Tilo      |         | cm0_inst1/u_logic/Sokiu6                                        | 13   |
| cm0_inst1/u_logic/vis_r6_o[6]/AX              | SLICEL  | 1320.6 |    21456 |      net      | R27C73M | cm0_inst1/u_logic/Sokiu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20336.6    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2253 
        总的连线延迟 = 18053.1 
        逻辑级数     = 30 

[数据捕获路径]
==================================================================================================================
|               节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
==================================================================================================================
| CLOCK'clkPLL40                    |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3    | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/vis_r6_o[6]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R27C73M | clk_40M |      |
==================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20336.6    - 47.7       
         = 4576.7 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 8
********************
时间余量 : 4600.4 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/n_6329[9]/CX               [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX274/D2                      | SLICEL  |  764.5 |  17515.3 |      net      | R19C62L | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX274/D                       | SLICEL  |   75.1 |  17590.4 |     Tilo      |         | cm0_inst1/u_logic/n_4246                                        | 8    |
| inst_extracted_iHQX174_andor_decomp_2/B6      | SLICEL  |    738 |  18328.4 |      net      | R22C62M | cm0_inst1/u_logic/n_4246                                        |      |
| inst_extracted_iHQX174_andor_decomp_2/B       | SLICEL  |   75.1 |  18403.5 |     Tilo      |         | net_extracted_nHQX177                                           | 3    |
| net_extracted_nHQX67/B3                       | SLICEL  | 1170.9 |  19574.4 |      net      | R22C75L | net_extracted_nHQX177                                           |      |
| net_extracted_nHQX67/B                        | SLICEL  |   75.1 |  19649.5 |     Tilo      |         | cm0_inst1/u_logic/X6niu6                                        | 13   |
| cm0_inst1/u_logic/n_6329[9]/CX                | SLICEL  | 1782.8 |  21432.3 |      net      | R12C67M | cm0_inst1/u_logic/X6niu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20312.9    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2177.9 
        总的连线延迟 = 18104.5 
        逻辑级数     = 29 

[数据捕获路径]
================================================================================================================
|              节点               |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
================================================================================================================
| CLOCK'clkPLL40                  |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3  | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/n_6329[9]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R12C67M | clk_40M |      |
================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20312.9    - 47.7       
         = 4600.4 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 9
********************
时间余量 : 4601.2 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r7_o[29]/BX            [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX460/A2                      | SLICEL  |  505.1 |  17255.9 |      net      | R20C62M | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX460/A                       | SLICEL  |   75.1 |    17331 |     Tilo      |         | net_extracted_nHQX460                                           | 1    |
| net_extracted_nHQX460/B5                      | SLICEL  |    205 |    17536 |      net      | R20C62M | net_extracted_nHQX460                                           |      |
| net_extracted_nHQX460/B                       | SLICEL  |   75.1 |  17611.1 |     Tilo      |         | cm0_inst1/u_logic/_i_13526_rkd_0                                | 2    |
| cm0_inst1/u_logic/n_4220/B2                   | SLICEL  |    270 |  17881.1 |      net      | R20C62L | cm0_inst1/u_logic/_i_13526_rkd_0                                |      |
| cm0_inst1/u_logic/n_4220/B                    | SLICEL  |   75.1 |  17956.2 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C4  | SLICEL  |  519.6 |  18475.8 |      net      | R20C63M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/C   | SLICEL  |   75.1 |  18550.9 |     Tilo      |         | _n_119739                                                       | 1    |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D4  | SLICEL  |  209.9 |  18760.8 |      net      | R20C63M | _n_119739                                                       |      |
| cm0_inst1/u_logic/_i_11744_decomp_nHQX459/D   | SLICEL  |   75.1 |  18835.9 |     Tilo      |         | net_extracted_nHQX172                                           | 2    |
| cm0_inst1/u_logic/n_3015/B3                   | SLICEL  |  746.2 |  19582.1 |      net      | R20C69L | net_extracted_nHQX172                                           |      |
| cm0_inst1/u_logic/n_3015/B                    | SLICEL  |   75.1 |  19657.2 |     Tilo      |         | net_extracted_nHQX189                                           | 2    |
| cm0_inst1/u_logic/Qbfpw6[27]/C6               | SLICEL  |  421.1 |  20078.3 |      net      | R20C70L | net_extracted_nHQX189                                           |      |
| cm0_inst1/u_logic/Qbfpw6[27]/C                | SLICEL  |   75.1 |  20153.4 |     Tilo      |         | cm0_inst1/u_logic/X1liu6                                        | 13   |
| cm0_inst1/u_logic/vis_r7_o[29]/BX             | SLICEL  | 1278.1 |  21431.5 |      net      | R29C74L | cm0_inst1/u_logic/X1liu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20312.1    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 17803.3 
        逻辑级数     = 33 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/vis_r7_o[29]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R29C74L | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20312.1    - 47.7       
         = 4601.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 10
********************
时间余量 : 4613.7 ps
起点     : cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r2_o[10]/BX            [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
==================================================================================================================================================================================
|                     节点                      |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
==================================================================================================================================================================================
| CLOCK'clkPLL40                                |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 989  |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/CLK | SLICEL  | 1119.4 |   1119.4 |      net      | R24C49L | clk_40M                                                         |      |
| --                                            |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/AQ  | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[8]                                     | 5    |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A4  | SLICEL  | 1325.4 |   2475.3 |      net      | R24C49M | cm0_inst1/u_logic/R4gpw6[8]                                     |      |
| cm0_inst1/u_logic/_i_15266_andor_decomp_0/A   | SLICEL  |   75.1 |   2550.4 |     Tilo      |         | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       | 3    |
| net_extracted_nHQX156/C1                      | SLICEL  |  486.4 |   3036.8 |      net      | R24C48M | cm0_inst1/u_logic/_i_15266_andor_decomp_0                       |      |
| net_extracted_nHQX156/C                       | SLICEL  |   75.1 |   3111.9 |     Tilo      |         | cm0_inst1/u_logic/n_4736                                        | 4    |
| net_extracted_nHQX490/D2                      | SLICEL  |  750.7 |   3862.6 |      net      | R25C49M | cm0_inst1/u_logic/n_4736                                        |      |
| net_extracted_nHQX490/D                       | SLICEL  |   75.1 |   3937.7 |     Tilo      |         | cm0_inst1/u_logic/n_4727                                        | 5    |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B2  | SLICEL  | 1013.7 |   4951.4 |      net      | R24C49L | cm0_inst1/u_logic/n_4727                                        |      |
| cm0_inst1/u_logic/_i_15180_decomp_nHQX223/B   | SLICEL  |   75.1 |   5026.5 |     Tilo      |         | cm0_inst1/u_logic/n_4707                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C4  | SLICEL  |  489.3 |   5515.8 |      net      | R25C49L | cm0_inst1/u_logic/n_4707                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/C   | SLICEL  |   75.1 |   5590.9 |     Tilo      |         | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       | 2    |
| cm0_inst1/u_logic/Vbgpw6[3]/D6                | SLICEL  |  418.7 |   6009.6 |      net      | R26C49M | cm0_inst1/u_logic/_i_15214_andor_decomp_1                       |      |
| cm0_inst1/u_logic/Vbgpw6[3]/D                 | SLICEL  |   75.1 |   6084.7 |     Tilo      |         | cm0_inst1/u_logic/n_4718                                        | 7    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D2  | SLICEL  |  573.3 |   6657.9 |      net      | R25C49L | cm0_inst1/u_logic/n_4718                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/D   | SLICEL  |   75.1 |     6733 |     Tilo      |         | cm0_inst1/u_logic/Irrow6                                        | 3    |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A1  | SLICEL  |  312.5 |   7045.6 |      net      | R25C49L | cm0_inst1/u_logic/Irrow6                                        |      |
| cm0_inst1/u_logic/_i_15185_decomp_nHQX661/A   | SLICEL  |   75.1 |   7120.7 |     Tilo      |         | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       | 3    |
| net_extracted_nHQX490/B3                      | SLICEL  |  294.3 |     7415 |      net      | R25C49M | cm0_inst1/u_logic/_i_15185_decomp_nHQX661                       |      |
| net_extracted_nHQX490/B                       | SLICEL  |   75.1 |   7490.1 |     Tilo      |         | cm0_inst1/u_logic/n_4708                                        | 8    |
| cm0_inst1/u_logic/Rlrow6/A2                   | SLICEL  |  568.4 |   8058.5 |      net      | R25C51L | cm0_inst1/u_logic/n_4708                                        |      |
| cm0_inst1/u_logic/Rlrow6/A                    | SLICEL  |   75.1 |   8133.6 |     Tilo      |         | cm0_inst1/u_logic/Rlrow6                                        | 2    |
| cm0_inst1/u_logic/Hnrow6/D2                   | SLICEL  |  664.4 |   8797.9 |      net      | R24C52L | cm0_inst1/u_logic/Rlrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                    | SLICEL  |   75.1 |     8873 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| cm0_inst1/u_logic/n_4106/C3                   | SLICEL  |  476.2 |   9349.2 |      net      | R24C51L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| cm0_inst1/u_logic/n_4106/C                    | SLICEL  |   75.1 |   9424.3 |     Tilo      |         | net_extracted_nHQX480                                           | 4    |
| cm0_inst1/u_logic/n_4603/A2                   | SLICEL  |  513.7 |     9938 |      net      | R23C51L | net_extracted_nHQX480                                           |      |
| cm0_inst1/u_logic/n_4603/A                    | SLICEL  |   75.1 |  10013.1 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D6                   | SLICEL  |  418.7 |  10431.8 |      net      | R24C51M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                    | SLICEL  |   75.1 |  10506.9 |     Tilo      |         | _n_120631                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A4                   | SLICEL  |  456.2 |  10963.1 |      net      | R24C52M | _n_120631                                                       |      |
| cm0_inst1/u_logic/n_4598/A                    | SLICEL  |   75.1 |  11038.2 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C5                   | SLICEL  |  514.4 |  11552.6 |      net      | R24C52L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                    | SLICEL  |   75.1 |  11627.7 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                   | SLICEL  |  509.9 |  12137.6 |      net      | R23C52L | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                    | SLICEL  |   75.1 |  12212.7 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                   | SLICEL  |  209.9 |  12422.6 |      net      | R23C52L | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                    | SLICEL  |   75.1 |  12497.7 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                   | SLICEL  |  312.5 |  12810.3 |      net      | R23C52L | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                    | SLICEL  |   75.1 |  12885.4 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/n_6166/C3                   | SLICEL  |  225.8 |  13111.2 |      net      | R23C52M | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/n_6166/C                    | SLICEL  |   75.1 |  13186.3 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C2            | SLICEL  |  769.9 |  13956.2 |      net      | R23C56L | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C             | SLICEL  |   75.1 |  14031.3 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                   | SLICEL  |  456.9 |  14488.1 |      net      | R21C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                    | SLICEL  |   75.1 |  14563.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C1                        | SLICEL  |  515.7 |  15078.9 |      net      | R20C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                         | SLICEL  |   75.1 |    15154 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 | 1    |
| net_extracted_nHQX326/B6                      | SLICEL  |  823.1 |  15977.2 |      net      | R20C60M | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX323_andor_decomp_1 |      |
| net_extracted_nHQX326/B                       | SLICEL  |   75.1 |  16052.3 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13860_decomp/A2          | SLICEL  |  304.3 |  16356.5 |      net      | R20C60L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13860_decomp/A           | SLICEL  |   75.1 |  16431.6 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13860_decomp/D1          | SLICEL  |  244.1 |  16675.7 |      net      | R20C60L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13860_decomp/D           | SLICEL  |   75.1 |  16750.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 5    |
| net_extracted_nHQX274/D2                      | SLICEL  |  764.5 |  17515.3 |      net      | R19C62L | cm0_inst1/u_logic/n_4254                                        |      |
| net_extracted_nHQX274/D                       | SLICEL  |   75.1 |  17590.4 |     Tilo      |         | cm0_inst1/u_logic/n_4246                                        | 8    |
| cm0_inst1/u_logic/_i_11725_decomp_nHQX430/D2  | SLICEL  |  793.7 |  18384.1 |      net      | R21C61L | cm0_inst1/u_logic/n_4246                                        |      |
| cm0_inst1/u_logic/_i_11725_decomp_nHQX430/D   | SLICEL  |   75.1 |  18459.2 |     Tilo      |         | net_extracted_nHQX169                                           | 2    |
| cm0_inst1/u_logic/_i_9038_rkd_20/D2           | SLICEL  | 1189.8 |  19649.1 |      net      | R22C73L | net_extracted_nHQX169                                           |      |
| cm0_inst1/u_logic/_i_9038_rkd_20/D            | SLICEL  |   75.1 |  19724.2 |     Tilo      |         | cm0_inst1/u_logic/Bomiu6                                        | 15   |
| cm0_inst1/u_logic/vis_r2_o[10]/BX             | SLICEL  | 1694.8 |    21419 |      net      | R30C65L | cm0_inst1/u_logic/Bomiu6                                        |      |
==================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20299.6    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2177.9 
        总的连线延迟 = 18091.2 
        逻辑级数     = 29 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/vis_r2_o[10]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R30C65L | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20299.6    - 47.7       
         = 4613.7 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


#################################################################
# 时序分析报告 Wed Mar 20 00:22:59 2024
#################################################################
#  分析类型                               : 保持(hold)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#
########################  [用户指定路径]  #######################
#  起点 : 时钟: clkPLL40
#  终点 : 时钟: clkPLL40
#  经过 : 
#  排除 :  
#################################################################

********************
* 路径 1
********************
时间余量 : 312.6 ps
起点     : cm0_inst1/ahb_uart1/RX_shiftIN_cnt[3]/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/RX_shiftIN_cnt[2]/A6 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
====================================================================================================================================================
|                   节点                    |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                 连线                  | 扇出 |
====================================================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |   Tlat:0 |               |         | N/A                                   |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                               | 989  |
| cm0_inst1/ahb_uart1/RX_shiftIN_cnt[3]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R14C75M | clk_40M                               |      |
| --                                        |   --    |     -- |       -- |      --       | --      | --                                    | --   |
| cm0_inst1/ahb_uart1/RX_shiftIN_cnt[3]/CQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/RX_shiftIN_cnt[1] | 7    |
| cm0_inst1/ahb_uart1/RX_shiftIN_cnt[2]/A6  | SLICEL  |  203.3 |   1314.2 |      net      | R14C75L | cm0_inst1/ahb_uart1/RX_shiftIN_cnt[1] |      |
====================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 233.8      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 203.3 
        逻辑级数     = 0 

[数据捕获路径]
=========================================================================================================================
|                   节点                    |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
=========================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/RX_shiftIN_cnt[2]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C75L | clk_40M |      |
=========================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 233.8      - 1119.4     - -117.8     
         = 312.6 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 2
********************
时间余量 : 318.1 ps
起点     : cm0_inst1/ahb_uart1/RX_shift_reg[7]/DQ    [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/C5 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==================================================================================================================================================
|                   节点                    |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
==================================================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R20C50L | clk_40M                             |      |
| --                                        |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/DQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/RX_shift_reg[4] | 2    |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/C5 | SLICEL  |  208.8 |   1319.7 |      net      | R20C50M | cm0_inst1/ahb_uart1/RX_shift_reg[4] |      |
==================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 239.3      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 208.8 
        逻辑级数     = 0 

[数据捕获路径]
==========================================================================================================================
|                    节点                    |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==========================================================================================================================
| CLOCK'clkPLL40                             |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3             | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R20C50M | clk_40M |      |
==========================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 239.3      - 1119.4     - -117.8     
         = 318.1 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 3
********************
时间余量 : 318.1 ps
起点     : cm0_inst1/ahb_uart1/RX_shift_reg[7]/AQ    [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/B5 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==================================================================================================================================================
|                   节点                    |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
==================================================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R20C50L | clk_40M                             |      |
| --                                        |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/AQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/RX_shift_reg[7] | 2    |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/B5 | SLICEL  |  208.8 |   1319.7 |      net      | R20C50M | cm0_inst1/ahb_uart1/RX_shift_reg[7] |      |
==================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 239.3      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 208.8 
        逻辑级数     = 0 

[数据捕获路径]
==========================================================================================================================
|                    节点                    |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==========================================================================================================================
| CLOCK'clkPLL40                             |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3             | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R20C50M | clk_40M |      |
==========================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 239.3      - 1119.4     - -117.8     
         = 318.1 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 4
********************
时间余量 : 323 ps
起点     : cm0_inst1/ahb_uart1/RX_shift_reg[7]/BQ    [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/A4 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==================================================================================================================================================
|                   节点                    |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
==================================================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R20C50L | clk_40M                             |      |
| --                                        |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/RX_shift_reg[7]/BQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/RX_shift_reg[6] | 2    |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/A4 | SLICEL  |  213.7 |   1324.6 |      net      | R20C50M | cm0_inst1/ahb_uart1/RX_shift_reg[6] |      |
==================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 244.2      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 213.7 
        逻辑级数     = 0 

[数据捕获路径]
==========================================================================================================================
|                    节点                    |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==========================================================================================================================
| CLOCK'clkPLL40                             |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3             | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/RX_fifo_buff[0][5]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R20C50M | clk_40M |      |
==========================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 244.2      - 1119.4     - -117.8     
         = 323 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 5
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/ahb_uart1/TX_shift_reg[8]/DQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/TX_shift_reg[8]/C3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
================================================================================================================================================
|                  节点                   |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
================================================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R14C79M | clk_40M                             |      |
| --                                      |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/DQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/TX_shift_reg[6] | 1    |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/C3  | SLICEL  |  216.6 |   1327.5 |      net      | R14C79M | cm0_inst1/ahb_uart1/TX_shift_reg[6] |      |
================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
=======================================================================================================================
|                  节点                   |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
=======================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C79M | clk_40M |      |
=======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 6
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/ahb_uart1/TX_shift_reg[8]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/TX_shift_reg[8]/B3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
================================================================================================================================================
|                  节点                   |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
================================================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R14C79M | clk_40M                             |      |
| --                                      |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/TX_shift_reg[8] | 1    |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/B3  | SLICEL  |  216.6 |   1327.5 |      net      | R14C79M | cm0_inst1/ahb_uart1/TX_shift_reg[8] |      |
================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
=======================================================================================================================
|                  节点                   |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
=======================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[8]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C79M | clk_40M |      |
=======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 7
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/ahb_uart1/TX_shift_reg[4]/DQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/TX_shift_reg[4]/C3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
================================================================================================================================================
|                  节点                   |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                连线                 | 扇出 |
================================================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |   Tlat:0 |               |         | N/A                                 |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                             | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[4]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R14C80M | clk_40M                             |      |
| --                                      |   --    |     -- |       -- |      --       | --      | --                                  | --   |
| cm0_inst1/ahb_uart1/TX_shift_reg[4]/DQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/TX_shift_reg[3] | 1    |
| cm0_inst1/ahb_uart1/TX_shift_reg[4]/C3  | SLICEL  |  216.6 |   1327.5 |      net      | R14C80M | cm0_inst1/ahb_uart1/TX_shift_reg[3] |      |
================================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
=======================================================================================================================
|                  节点                   |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
=======================================================================================================================
| CLOCK'clkPLL40                          |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3          | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/ahb_uart1/TX_shift_reg[4]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C80M | clk_40M |      |
=======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 8
********************
时间余量 : 328 ps
起点     : cm0_inst1/u_logic/Dtnhu6/BQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/Ho4iu6/C6 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
===============================================================================================================================
|              节点              |  单元   |  延迟  | 到达时间 |     类型      |  位置   |            连线             | 扇出 |
===============================================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |   Tlat:0 |               |         | N/A                         |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                     | 989  |
| cm0_inst1/u_logic/Dtnhu6/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R14C55M | clk_40M                     |      |
| --                             |   --    |     -- |       -- |      --       | --      | --                          | --   |
| cm0_inst1/u_logic/Dtnhu6/BQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/u_logic/Sqhpw6[0] | 7    |
| cm0_inst1/u_logic/Ho4iu6/C6    | SLICEL  |  218.7 |   1329.6 |      net      | R14C55L | cm0_inst1/u_logic/Sqhpw6[0] |      |
===============================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 249.2      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 218.7 
        逻辑级数     = 0 

[数据捕获路径]
==============================================================================================================
|              节点              |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/Ho4iu6/CLK   | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C55L | clk_40M |      |
==============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 249.2      - 1119.4     - -117.8     
         = 328 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 9
********************
时间余量 : 328 ps
起点     : cm0_inst1/u_logic/Ho4iu6/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/Dtnhu6/B6 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
===============================================================================================================================
|              节点              |  单元   |  延迟  | 到达时间 |     类型      |  位置   |            连线             | 扇出 |
===============================================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |   Tlat:0 |               |         | N/A                         |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                     | 989  |
| cm0_inst1/u_logic/Ho4iu6/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R14C55L | clk_40M                     |      |
| --                             |   --    |     -- |       -- |      --       | --      | --                          | --   |
| cm0_inst1/u_logic/Ho4iu6/CQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/u_logic/Sqhpw6[1] | 7    |
| cm0_inst1/u_logic/Dtnhu6/B6    | SLICEL  |  218.7 |   1329.6 |      net      | R14C55M | cm0_inst1/u_logic/Sqhpw6[1] |      |
===============================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 249.2      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 218.7 
        逻辑级数     = 0 

[数据捕获路径]
==============================================================================================================
|              节点              |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/Dtnhu6/CLK   | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C55M | clk_40M |      |
==============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 249.2      - 1119.4     - -117.8     
         = 328 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 10
********************
时间余量 : 328 ps
起点     : cm0_inst1/u_logic/Ho4iu6/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/Dtnhu6/A6 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
===============================================================================================================================
|              节点              |  单元   |  延迟  | 到达时间 |     类型      |  位置   |            连线             | 扇出 |
===============================================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |   Tlat:0 |               |         | N/A                         |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                     | 989  |
| cm0_inst1/u_logic/Ho4iu6/CLK   | SLICEL  | 1080.4 |   1080.4 |      net      | R14C55L | clk_40M                     |      |
| --                             |   --    |     -- |       -- |      --       | --      | --                          | --   |
| cm0_inst1/u_logic/Ho4iu6/CQ    | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/u_logic/Sqhpw6[1] | 7    |
| cm0_inst1/u_logic/Dtnhu6/A6    | SLICEL  |  218.7 |   1329.6 |      net      | R14C55M | cm0_inst1/u_logic/Sqhpw6[1] |      |
===============================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 249.2      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 218.7 
        逻辑级数     = 0 

[数据捕获路径]
==============================================================================================================
|              节点              |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 989  |
| cm0_inst1/u_logic/Dtnhu6/CLK   | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R14C55M | clk_40M |      |
==============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 249.2      - 1119.4     - -117.8     
         = 328 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 

