#!/usr/bin/python
# Example application for running tests on the Arrow SoCkit board
# using the LT_soc_framework

# Big update 6/29/2015!!
# Switching to true ring buffer operation using Noe's FPGA code

# 7/23/2015 - All data paths in FPGA design are in place!!
# Splitting out a bunch of stuff into DC2390_functions.py module


import sys #, os, socket, ctypes, struct
sys.path.append("../../")
sys.path.append("../../utils/")
from save_for_pscope import save_for_pscope
import numpy as np
#from subprocess import call
from time import sleep
from matplotlib import pyplot as plt
# Okay, now the big one... this is the module that communicates with the SoCkit
# sys.path.append('C:\Users\MSajikumar\Documents\LT_soc_framework')
from mem_func_client_2 import MemClient
from DC2390_functions import *

# Get the host from the command line argument. Can be numeric or hostname.
#HOST = sys.argv.pop() if len(sys.argv) == 2 else '127.0.0.1'
HOST = sys.argv[1] if len(sys.argv) == 2 else '127.0.0.1'


# Parameters for PID example
PID_KP = 0x0010
PID_KI = 0x0040
PID_KD = 0x0050

PULSE_LOW = 20000
PULSE_HIGH = 100000
PULSE_VAL = 25000

FOS_TAU = 0x8000
FOS_GAIN = 0x0002
FOS_CLOCK = 4

SYSTEM_CLOCK_DIVIDER = 199
LUT_NCO_DIVIDER = 0xFFFF # 0xFFFF for divide by 1
NUM_SAMPLES = 8192 #131072 #8192

DEADBEEF = -559038737 # For now, need to re-justify.

CONTROL_LOOP = 0x02
ADC_B_CAPTURE = 0x00
CHANNEL = ADC_B_CAPTURE

N = 7 #Number of samples to average (LTC2380-24)

vfs = 10.0 # Full-scale voltage, VREF * 2 for LTC25xx family

nco_word_width = 32
master_clock = 50000000
bin_number = 23 # Number of cycles over the time record
sample_rate = master_clock / (SYSTEM_CLOCK_DIVIDER + 1) # 250ksps for 50M clock, 200 clocks per sample
cycles_per_sample = float(bin_number) / float(NUM_SAMPLES)
cycles_per_dac_sample = cycles_per_sample / (SYSTEM_CLOCK_DIVIDER + 1)
tuning_word = int(cycles_per_dac_sample * 2**nco_word_width)
print("Tuning Word:" + str(tuning_word))


print('Starting client')
client = MemClient(host=HOST)
#First thing's First!! Configure clocks...
LTC6954_configure_default(client)
#Read FPGA type and revision
rev_id = client.reg_read(REV_ID_BASE)
type_id = rev_id & 0x0000FFFF
rev = (rev_id >> 16) & 0x0000FFFF
print ('FPGA load type ID: %04X' % type_id)
print ('FPGA load revision: %04X' % rev)

print("Setting up system parameters.\n");
client.reg_write(SYSTEM_CLOCK_BASE, SYSTEM_CLOCK_DIVIDER)
client.reg_write(SYSTEM_CLOCK_BASE, (LUT_NCO_DIVIDER << 16 | SYSTEM_CLOCK_DIVIDER))
client.reg_write(NUM_SAMPLES_BASE, NUM_SAMPLES)
client.reg_write(PID_KP_BASE, PID_KP)
client.reg_write(PID_KI_BASE, PID_KI)
client.reg_write(PID_KD_BASE, PID_KD)
client.reg_write(PULSE_LOW_BASE, PULSE_LOW)
client.reg_write(PULSE_HIGH_BASE, PULSE_HIGH)
client.reg_write(PULSE_VAL_BASE, PULSE_VAL)

LTC6954_configure_default(client)

#datapath fields: lut_addr_select, dac_a_select, dac_b_select[1:0], fifo_data_select
#lut addresses: 0=lut_addr_counter, 1=dac_a_data_signed, 2=0x4000, 3=0xC000
# DAC A: 
#	.data0x ( nco_sin_out ),
#	.data1x ( pid_output ),
#	.data2x ( 16'h4000 ),
#	.data3x ( 16'hC000 ),
# DAC B:
#	.data0x ( nco_cos_out ),
#	.data1x ( lut_output ),
#	.data2x ( 16'hC000 ),
#	.data3x ( 16'h4000 ),
# FIFO Data:
# 0 = ADC A
# 1 = ADC B
# 2 = Counters
# 3 = DEADBEEF

datapath_word_sines = 0x00000000
datapath_word_pid = 0x00000100
datapath_word_lut_run_once = 0x00008011
datapath_word_lut_continuous = 0x00000011 #counter as LUT address, run once
datapath_word_dist_correction = 0x00001011

pltnum = 1
# Bit fields for control register
# std_ctrl_wire = {26'bz, lut_write_enable, ltc6954_sync , gpo1, gpo0, en_trig, start };

print ('Okay, now lets blink some lights and run some tests!!')
print ('First test - sweep a couple of sinewaves on ADC B')

# print ('run # %d ' % i)
client.reg_write(LED_BASE, (N << 16) | 0x0F) #Was 234
sleep(0.1)
client.reg_write(LED_BASE, (N << 16) | 0x00) #Was 234
sleep(0.1)

client.reg_write(TUNING_WORD_BASE, tuning_word) # Sweep NCO!!!

# Capture a sine wave
client.reg_write(DATAPATH_CONTROL_BASE, datapath_word_sines) # Sweep NCO!!!
data = capture(client, NUM_SAMPLES, trigger = 0, timeout = 0.0)
rms = np.std(data)
print("Standard Deviation: " + str(rms))
data_nodc = data - np.average(data)
data_nodc *= np.blackman(NUM_SAMPLES)
fftdata = np.abs(np.fft.fft(data_nodc)) / NUM_SAMPLES
fftdb = 20*np.log10(fftdata / 2.0**31)
plt.figure(pltnum)
pltnum +=1
plt.subplot(2, 1, 1)
plt.title("Basic Sinewave test")
plt.plot(data)
plt.subplot(2, 1, 2)
plt.plot(fftdb)

data_ndarray = np.array(data)
data_volts = data_ndarray * (vfs / 2.0**32.0) # Convert to voltage
datarms = np.std(data_volts)
datap_p = np.max(data_volts) - np.min(data_volts)
print("RMS voltage: " + str(datarms))
print("Peak-to-Peak voltage: " + str(datap_p))
#(out_path, num_bits, is_bipolar, num_samples, dc_num, ltc_num, *data):
data_for_pscope = data_nodc / 256.0
save_for_pscope("pscope_DC2390.adc",24 ,True, NUM_SAMPLES, "2390", "2500", data_for_pscope)

# Run through lookup table continuously
client.reg_write(DATAPATH_CONTROL_BASE, datapath_word_lut_continuous)
data = capture(client, NUM_SAMPLES, trigger = 0, timeout = 0.0)
fftdata = np.abs(np.fft.fft(data)) / len(data)
fftdb = 20*np.log10(fftdata / 2.0**31)
plt.figure(pltnum)
pltnum +=1
plt.subplot(2, 1, 1)
plt.title("Continuous arb. waveform")
plt.plot(data)
plt.subplot(2, 1, 2)
plt.plot(fftdb)

# Run through lookup table once (pulse test)
client.reg_write(DATAPATH_CONTROL_BASE, datapath_word_lut_run_once)
data = capture(client, NUM_SAMPLES, trigger = 0, timeout = 0.0)
fftdata = np.abs(np.fft.fft(data)) / len(data)
fftdb = 20*np.log10(fftdata / 2.0**31)
plt.figure(pltnum)
pltnum +=1
plt.subplot(2, 1, 1)
plt.title("Single-shot arb. waveform")
plt.plot(data)
plt.subplot(2, 1, 2)
plt.plot(fftdb)

# Use DAC A data as lookup table address (Distortion correction mode)
client.reg_write(DATAPATH_CONTROL_BASE, datapath_word_dist_correction)
data = capture(client, NUM_SAMPLES, trigger = 0, timeout = 0.0)
plt.figure(pltnum)
pltnum +=1
plt.title("NCO as address to LUT")
plt.plot(data)

#PID controller
client.reg_write(DATAPATH_CONTROL_BASE, datapath_word_pid)
data = capture(client, NUM_SAMPLES, trigger = 0, timeout = 0.0)
plt.figure(pltnum)
plt.title("PID controller")
plt.plot(data)

PID_KP = 0x0010
PID_KI = 0x0005
PID_KD = 0x0005
client.reg_write(PID_KP_BASE, PID_KP)
client.reg_write(PID_KI_BASE, PID_KI)
client.reg_write(PID_KD_BASE, PID_KD)

client.reg_write(DATAPATH_CONTROL_BASE, datapath_word_pid)
data = capture(client, NUM_SAMPLES, trigger = 0, timeout = 0.0)
plt.figure(pltnum)
pltnum +=1
plt.plot(data)

plt.show()
datapath_word_lut_continuous
#client.reg_write(DATAPATH_CONTROL_BASE, datapath_word_dist_correction)
client.reg_write(DATAPATH_CONTROL_BASE, datapath_word_lut_continuous)

rev_id = client.reg_read(REV_ID_BASE)
print ('FPGA load revision: %04X' % rev_id)
rev_id = client.reg_read(CONTROL_BASE)
print ('CONTROL_BASE: %04X' % rev_id)
rev_id = client.reg_read(DATA_READY_BASE)
print ('DATA_READY_BASE: %04X' % rev_id)

register_list = [
'REV_ID_BASE          ', 'CONTROL_BASE         ', 'DATA_READY_BASE      ',
'LED_BASE             ', 'NUM_SAMPLES_BASE     ', 'PID_KP_BASE          ',
'PID_KI_BASE          ', 'PID_KD_BASE          ', 'PULSE_LOW_BASE       ',
'PULSE_HIGH_BASE      ', 'PULSE_VAL_BASE       ', 'SYSTEM_CLOCK_BASE    ',
'DATAPATH_CONTROL_BASE', 'LUT_ADDR_DATA_BASE   ', 'TUNING_WORD_BASE     ',
'BUFFER_ADDRESS_BASE  ', 'SPI_PORT_BASE        ', 'SPI_RXDATA           ',
'SPI_TXDATA           ', 'SPI_STATUS           ', 'SPI_CONTROL          ',
'SPI_SS               ']

print ('\nReading register block:')
block = client.reg_read_block(REV_ID_BASE, 22)
data_reg = (ctypes.c_int * 22).from_buffer(bytearray(block))
for i in range(0, 22):
    print (register_list[i] + ': %08X'  % data_reg[i])


# Okay, now let's try writing the lookup table remotely!
cDataType = ctypes.c_uint * 65536
cData     = cDataType()

print("Writing downward ramp to LUT!")
for i in range(0, 65536): # Reverse ramp...
    cData[i] = (i << 16 | (65535 - i))

client.reg_write(DATAPATH_CONTROL_BASE, datapath_word_lut_continuous) 

client.reg_write(CONTROL_BASE, 0x00000020) # Enable writing from blob side...
client.reg_write_LUT(LUT_ADDR_DATA_BASE, 65535, cData)
client.reg_write(CONTROL_BASE, 0x00000000) # Disable writing from blob side...
print("Done writing to LUT! Hope it went okay!")

client.reg_write(DATAPATH_CONTROL_BASE, DC2390_FIFO_UP_DOWN_COUNT) # Capture a test pattern

print("Ramp test at original divisor of " + str(SYSTEM_CLOCK_DIVIDER))
errors = ramp_test(client, 2**21, trigger = 0, timeout = 1.0)
print("Number of errors: " + str(errors))

client.reg_write(SYSTEM_CLOCK_BASE, (LUT_NCO_DIVIDER << 16 | 5)) # 50M / 5 = 10MSPS
print("Ramp test at divisor of 5 (10Msps)")
errors = ramp_test(client, 2**21, trigger = 0, timeout = 1.0)
print("Number of errors: " + str(errors))

client.reg_write(SYSTEM_CLOCK_BASE, (LUT_NCO_DIVIDER << 16 | 1)) # 50M / 3 = 16.6MSPS
print("Ramp test at original divisor of 2 (25Msps)")
errors = ramp_test(client, 2**21, trigger = 0, timeout = 1.0)
print("Number of errors: " + str(errors))
# Set back to original divisor
client.reg_write(SYSTEM_CLOCK_BASE, (LUT_NCO_DIVIDER << 16 | SYSTEM_CLOCK_DIVIDER)) # 50M / 5 = 10MSPS

## Okay, here goes!! Let's try to write into the LUT:
#print("Writing out to LUT!")
#client.reg_write(CONTROL_BASE, 0x00000020); # Enable writing from blob side...
#for i in range(0, 65536):
#    client.reg_write(LUT_ADDR_DATA_BASE, (i << 16 | i))
#client.reg_write(CONTROL_BASE, 0x00000000); # Disable writing from blob side...
#print("Done writing to LUT! Hope it went okay!")

choice = 'n'
#choice = raw_input('Shutdown: y/n? ')
if(choice == 'y'):
    print 'Shutting down ...'
#    time.sleep(30)
    client.shutdown()


