{
	"cts__timing__setup__tns__pre_repair": -0.595945,
	"cts__timing__setup__ws__pre_repair": -0.567397,
	"cts__clock__skew__setup__pre_repair": 2.30927,
	"cts__clock__skew__hold__pre_repair": 2.30905,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.00245233,
	"cts__timing__drv__max_slew__pre_repair": 16,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.00575455,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 2,
	"cts__timing__drv__hold_violation_count__pre_repair": 8,
	"cts__power__internal__total__pre_repair": 0.0419712,
	"cts__power__switching__total__pre_repair": 0.0590338,
	"cts__power__leakage__total__pre_repair": 6.19753e-08,
	"cts__power__total__pre_repair": 0.101005,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 302764,
	"cts__design__core__area__pre_repair": 298036,
	"cts__design__instance__count__pre_repair": 18966,
	"cts__design__instance__area__pre_repair": 162985,
	"cts__design__instance__count__stdcell__pre_repair": 18966,
	"cts__design__instance__area__stdcell__pre_repair": 162985,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.546864,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.546864,
	"cts__timing__setup__tns__post_repair": -0.595945,
	"cts__timing__setup__ws__post_repair": -0.567397,
	"cts__clock__skew__setup__post_repair": 2.30927,
	"cts__clock__skew__hold__post_repair": 2.30905,
	"cts__timing__drv__max_slew_limit__post_repair": -0.00245233,
	"cts__timing__drv__max_slew__post_repair": 16,
	"cts__timing__drv__max_cap_limit__post_repair": 0.00575455,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 2,
	"cts__timing__drv__hold_violation_count__post_repair": 8,
	"cts__power__internal__total__post_repair": 0.0419712,
	"cts__power__switching__total__post_repair": 0.0590338,
	"cts__power__leakage__total__post_repair": 6.19753e-08,
	"cts__power__total__post_repair": 0.101005,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 302764,
	"cts__design__core__area__post_repair": 298036,
	"cts__design__instance__count__post_repair": 18966,
	"cts__design__instance__area__post_repair": 162985,
	"cts__design__instance__count__stdcell__post_repair": 18966,
	"cts__design__instance__area__stdcell__post_repair": 162985,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.546864,
	"cts__design__instance__utilization__stdcell__post_repair": 0.546864,
	"cts__design__instance__displacement__total": 2155.21,
	"cts__design__instance__displacement__mean": 0.113,
	"cts__design__instance__displacement__max": 16.75,
	"cts__route__wirelength__estimated": 461529,
	"cts__design__instance__count__setup_buffer": 4,
	"cts__design__instance__count__hold_buffer": 1,
	"cts__design__instance__displacement__total": 45.805,
	"cts__design__instance__displacement__mean": 0.002,
	"cts__design__instance__displacement__max": 5.48,
	"cts__route__wirelength__estimated": 461960,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.0927347,
	"cts__clock__skew__setup": 2.32802,
	"cts__clock__skew__hold": 2.32775,
	"cts__timing__drv__max_slew_limit": -0.00166445,
	"cts__timing__drv__max_slew": 14,
	"cts__timing__drv__max_cap_limit": 0.0268772,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0419761,
	"cts__power__switching__total": 0.0594758,
	"cts__power__leakage__total": 6.20077e-08,
	"cts__power__total": 0.101452,
	"cts__design__io": 264,
	"cts__design__die__area": 302764,
	"cts__design__core__area": 298036,
	"cts__design__instance__count": 18971,
	"cts__design__instance__area": 163045,
	"cts__design__instance__count__stdcell": 18971,
	"cts__design__instance__area__stdcell": 163045,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.547065,
	"cts__design__instance__utilization__stdcell": 0.547065
}