Analysis & Synthesis report for pbl1
Sat Mar 29 23:46:46 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |top_DE1_SoC
 12. Parameter Settings for User Entity Instance: coprocessador:COPROC
 13. Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_adicao:ADD
 14. Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_subtracao:SUB
 15. Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_multiplicacao:MULT
 16. Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_mult_escalar:MULT_ESC
 17. Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_transposta:TRANS
 18. Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_oposta:OPOSTA
 19. Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_determinante:DET
 20. Port Connectivity Checks: "coprocessador:COPROC"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Mar 29 23:46:46 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; pbl1                                            ;
; Top-level Entity Name           ; top_DE1_SoC                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 0                                               ;
; Total pins                      ; 46                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 11                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_DE1_SoC        ; pbl1               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+
; matriz_adicao.v                  ; yes             ; User Verilog HDL File  ; C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_adicao.v        ;         ;
; matriz_subtracao.v               ; yes             ; User Verilog HDL File  ; C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_subtracao.v     ;         ;
; matriz_multiplicacao.v           ; yes             ; User Verilog HDL File  ; C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_multiplicacao.v ;         ;
; matriz_mult_escalar.v            ; yes             ; User Verilog HDL File  ; C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_mult_escalar.v  ;         ;
; matriz_transposta.v              ; yes             ; User Verilog HDL File  ; C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_transposta.v    ;         ;
; matriz_oposta.v                  ; yes             ; User Verilog HDL File  ; C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_oposta.v        ;         ;
; matriz_determinante.v            ; yes             ; User Verilog HDL File  ; C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_determinante.v  ;         ;
; coprocessador.v                  ; yes             ; User Verilog HDL File  ; C:/workspace/uefs/Sistemas Digitais/coprocessador/coprocessador.v        ;         ;
; top_DE1_SoC.v                    ; yes             ; User Verilog HDL File  ; C:/workspace/uefs/Sistemas Digitais/coprocessador/top_DE1_SoC.v          ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                             ;
+---------------------------------------------+-----------------------------------------------------------+
; Resource                                    ; Usage                                                     ;
+---------------------------------------------+-----------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 57                                                        ;
;                                             ;                                                           ;
; Combinational ALUT usage for logic          ; 91                                                        ;
;     -- 7 input functions                    ; 0                                                         ;
;     -- 6 input functions                    ; 22                                                        ;
;     -- 5 input functions                    ; 2                                                         ;
;     -- 4 input functions                    ; 42                                                        ;
;     -- <=3 input functions                  ; 25                                                        ;
;                                             ;                                                           ;
; Dedicated logic registers                   ; 0                                                         ;
;                                             ;                                                           ;
; I/O pins                                    ; 46                                                        ;
;                                             ;                                                           ;
; Total DSP Blocks                            ; 11                                                        ;
;                                             ;                                                           ;
; Maximum fan-out node                        ; coprocessador:COPROC|matriz_mult_escalar:MULT_ESC|Mult8~8 ;
; Maximum fan-out                             ; 24                                                        ;
; Total fan-out                               ; 499                                                       ;
; Average fan-out                             ; 2.57                                                      ;
+---------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                  ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                            ; Entity Name          ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------+----------------------+--------------+
; |top_DE1_SoC                         ; 91 (24)             ; 0 (0)                     ; 0                 ; 11         ; 46   ; 0            ; |top_DE1_SoC                                                   ; top_DE1_SoC          ; work         ;
;    |coprocessador:COPROC|            ; 25 (0)              ; 0 (0)                     ; 0                 ; 11         ; 0    ; 0            ; |top_DE1_SoC|coprocessador:COPROC                              ; coprocessador        ; work         ;
;       |matriz_determinante:DET|      ; 25 (25)             ; 0 (0)                     ; 0                 ; 6          ; 0    ; 0            ; |top_DE1_SoC|coprocessador:COPROC|matriz_determinante:DET      ; matriz_determinante  ; work         ;
;       |matriz_mult_escalar:MULT_ESC| ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_DE1_SoC|coprocessador:COPROC|matriz_mult_escalar:MULT_ESC ; matriz_mult_escalar  ; work         ;
;       |matriz_multiplicacao:MULT|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 4          ; 0    ; 0            ; |top_DE1_SoC|coprocessador:COPROC|matriz_multiplicacao:MULT    ; matriz_multiplicacao ; work         ;
;    |display_7seg:DISP0|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_DE1_SoC|display_7seg:DISP0                                ; display_7seg         ; work         ;
;    |display_7seg:DISP1|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_DE1_SoC|display_7seg:DISP1                                ; display_7seg         ; work         ;
;    |display_7seg:DISP2|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_DE1_SoC|display_7seg:DISP2                                ; display_7seg         ; work         ;
;    |display_7seg:DISP3|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_DE1_SoC|display_7seg:DISP3                                ; display_7seg         ; work         ;
;    |display_7seg:DISP4|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_DE1_SoC|display_7seg:DISP4                                ; display_7seg         ; work         ;
;    |display_7seg:DISP5|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_DE1_SoC|display_7seg:DISP5                                ; display_7seg         ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Independent 18x18 plus 36       ; 2           ;
; Sum of two 18x18                ; 5           ;
; Independent 27x27               ; 3           ;
; Total number of DSP blocks      ; 11          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 16          ;
+---------------------------------+-------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 6:1                ; 22 bits   ; 88 LEs        ; 66 LEs               ; 22 LEs                 ; No         ; |top_DE1_SoC|valor_display[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_DE1_SoC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 3     ; Signed Integer                                     ;
; WIDTH          ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: coprocessador:COPROC ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; N              ; 3     ; Signed Integer                           ;
; WIDTH          ; 8     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_adicao:ADD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                             ;
; WIDTH          ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_subtracao:SUB ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                ;
; WIDTH          ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_multiplicacao:MULT ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                     ;
; WIDTH          ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_mult_escalar:MULT_ESC ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                        ;
; WIDTH          ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_transposta:TRANS ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                   ;
; WIDTH          ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_oposta:OPOSTA ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                ;
; WIDTH          ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: coprocessador:COPROC|matriz_determinante:DET ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "coprocessador:COPROC"                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; escalar[7..2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; escalar[1]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; escalar[0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[49..48]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; A[26..25]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; A[18..16]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; A[71..65]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[63..58]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[56..50]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[47..43]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[41..35]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[31..27]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[24..19]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[15..12]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[10..4]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[2..1]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[64]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; A[57]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; A[42]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; A[34]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; A[33]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[32]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; A[11]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; A[3]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; A[0]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; B[50..48]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; B[42..41]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; B[17..16]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; B[71..68]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[66..65]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[63..60]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[58..51]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[47..43]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[40..35]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[31..27]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[25..18]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[15..10]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[8..1]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[67]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; B[64]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; B[59]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; B[34]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; B[33]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[32]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; B[26]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; B[9]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; B[0]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; resultado[146..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; det[24]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 97                          ;
;     normal            ; 72                          ;
;         1 data inputs ; 6                           ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 2                           ;
;         6 data inputs ; 22                          ;
;     shared            ; 25                          ;
;         0 data inputs ; 1                           ;
;         3 data inputs ; 24                          ;
; arriav_mac            ; 11                          ;
; boundary_port         ; 46                          ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 3.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat Mar 29 23:46:40 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pbl1 -c pbl1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file matriz_dados.v
    Info (12023): Found entity 1: matriz_dados File: C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_dados.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file matriz_adicao.v
    Info (12023): Found entity 1: matriz_adicao File: C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_adicao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matriz_subtracao.v
    Info (12023): Found entity 1: matriz_subtracao File: C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_subtracao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matriz_multiplicacao.v
    Info (12023): Found entity 1: matriz_multiplicacao File: C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_multiplicacao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matriz_mult_escalar.v
    Info (12023): Found entity 1: matriz_mult_escalar File: C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_mult_escalar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matriz_transposta.v
    Info (12023): Found entity 1: matriz_transposta File: C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_transposta.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matriz_oposta.v
    Info (12023): Found entity 1: matriz_oposta File: C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_oposta.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matriz_determinante.v
    Info (12023): Found entity 1: matriz_determinante File: C:/workspace/uefs/Sistemas Digitais/coprocessador/matriz_determinante.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file coprocessador.v
    Info (12023): Found entity 1: coprocessador File: C:/workspace/uefs/Sistemas Digitais/coprocessador/coprocessador.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file top_de1_soc.v
    Info (12023): Found entity 1: top_DE1_SoC File: C:/workspace/uefs/Sistemas Digitais/coprocessador/top_DE1_SoC.v Line: 1
    Info (12023): Found entity 2: display_7seg File: C:/workspace/uefs/Sistemas Digitais/coprocessador/top_DE1_SoC.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file testbench_matriz.v
    Info (12023): Found entity 1: testbench_matriz File: C:/workspace/uefs/Sistemas Digitais/coprocessador/testbench_matriz.v Line: 2
Info (12127): Elaborating entity "top_DE1_SoC" for the top level hierarchy
Info (12128): Elaborating entity "coprocessador" for hierarchy "coprocessador:COPROC" File: C:/workspace/uefs/Sistemas Digitais/coprocessador/top_DE1_SoC.v Line: 38
Info (12128): Elaborating entity "matriz_adicao" for hierarchy "coprocessador:COPROC|matriz_adicao:ADD" File: C:/workspace/uefs/Sistemas Digitais/coprocessador/coprocessador.v Line: 20
Info (12128): Elaborating entity "matriz_subtracao" for hierarchy "coprocessador:COPROC|matriz_subtracao:SUB" File: C:/workspace/uefs/Sistemas Digitais/coprocessador/coprocessador.v Line: 21
Info (12128): Elaborating entity "matriz_multiplicacao" for hierarchy "coprocessador:COPROC|matriz_multiplicacao:MULT" File: C:/workspace/uefs/Sistemas Digitais/coprocessador/coprocessador.v Line: 22
Info (12128): Elaborating entity "matriz_mult_escalar" for hierarchy "coprocessador:COPROC|matriz_mult_escalar:MULT_ESC" File: C:/workspace/uefs/Sistemas Digitais/coprocessador/coprocessador.v Line: 23
Info (12128): Elaborating entity "matriz_transposta" for hierarchy "coprocessador:COPROC|matriz_transposta:TRANS" File: C:/workspace/uefs/Sistemas Digitais/coprocessador/coprocessador.v Line: 24
Info (12128): Elaborating entity "matriz_oposta" for hierarchy "coprocessador:COPROC|matriz_oposta:OPOSTA" File: C:/workspace/uefs/Sistemas Digitais/coprocessador/coprocessador.v Line: 25
Info (12128): Elaborating entity "matriz_determinante" for hierarchy "coprocessador:COPROC|matriz_determinante:DET" File: C:/workspace/uefs/Sistemas Digitais/coprocessador/coprocessador.v Line: 26
Info (12128): Elaborating entity "display_7seg" for hierarchy "display_7seg:DISP0" File: C:/workspace/uefs/Sistemas Digitais/coprocessador/top_DE1_SoC.v Line: 47
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/workspace/uefs/Sistemas Digitais/coprocessador/output_files/pbl1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/workspace/uefs/Sistemas Digitais/coprocessador/top_DE1_SoC.v Line: 2
Info (21057): Implemented 148 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 91 logic cells
    Info (21062): Implemented 11 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Sat Mar 29 23:46:46 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/workspace/uefs/Sistemas Digitais/coprocessador/output_files/pbl1.map.smsg.


