s1(05Feb2023:00:46:11):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s2(05Feb2023:00:46:35):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s3(05Feb2023:00:47:28):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s4(05Feb2023:00:47:53):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s5(05Feb2023:00:50:22):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s6(05Feb2023:00:50:46):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s7(05Feb2023:00:53:40):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s8(05Feb2023:00:56:39):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s9(05Feb2023:00:57:20):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s10(05Feb2023:00:57:51):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s11(05Feb2023:00:59:23):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s12(05Feb2023:01:08:46):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s13(05Feb2023:01:09:13):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s14(05Feb2023:01:09:48):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s15(05Feb2023:01:10:51):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s16(05Feb2023:12:17:10):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s17(05Feb2023:13:47:06):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s18(05Feb2023:13:48:25):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s19(05Feb2023:13:52:21):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s20(05Feb2023:13:53:15):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s21(05Feb2023:13:54:38):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s22(05Feb2023:14:46:52):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s23(05Feb2023:14:47:48):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s24(05Feb2023:14:48:49):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s25(05Feb2023:14:50:31):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s26(05Feb2023:14:51:53):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s27(05Feb2023:14:52:34):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s28(05Feb2023:14:53:55):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s29(05Feb2023:14:56:04):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s30(05Feb2023:14:56:40):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s31(05Feb2023:17:09:57):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s32(05Feb2023:17:11:05):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s33(05Feb2023:17:11:33):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s34(05Feb2023:17:11:58):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s35(05Feb2023:17:13:17):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s36(05Feb2023:17:15:33):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s37(05Feb2023:17:17:50):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s38(05Feb2023:17:23:10):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s39(05Feb2023:17:25:37):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s40(05Feb2023:17:26:15):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s41(05Feb2023:17:34:23):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s42(05Feb2023:17:34:47):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s43(05Feb2023:17:35:29):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s44(05Feb2023:17:38:33):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s45(05Feb2023:17:38:56):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s46(05Feb2023:17:39:45):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
s47(05Feb2023:17:47:00):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" 
