$date
	Sun Jun  2 18:02:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MUX_41C_TB $end
$var wire 1 ! F_TB $end
$var reg 1 " A_TB $end
$var reg 1 # B_TB $end
$var reg 1 $ C_TB $end
$var reg 1 % D_TB $end
$var reg 2 & S_TB [1:0] $end
$scope module DUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 2 ' S [1:0] $end
$var wire 1 ( nS1 $end
$var wire 1 ) nS0 $end
$var wire 1 * N3 $end
$var wire 1 + N2 $end
$var wire 1 , N1 $end
$var wire 1 - N0 $end
$var wire 1 . M3 $end
$var wire 1 / M2 $end
$var wire 1 0 M1 $end
$var wire 1 1 M0 $end
$var wire 1 2 L1 $end
$var wire 1 3 L0 $end
$var wire 1 ! F $end
$scope module AND0 $end
$var wire 1 - F $end
$var wire 1 4 X $end
$var wire 1 ( B $end
$var wire 1 ) A $end
$upscope $end
$scope module AND1 $end
$var wire 1 5 A $end
$var wire 1 , F $end
$var wire 1 6 X $end
$var wire 1 ( B $end
$upscope $end
$scope module AND2 $end
$var wire 1 7 B $end
$var wire 1 + F $end
$var wire 1 8 X $end
$var wire 1 ) A $end
$upscope $end
$scope module AND3 $end
$var wire 1 9 A $end
$var wire 1 : B $end
$var wire 1 * F $end
$var wire 1 ; X $end
$upscope $end
$scope module AND4 $end
$var wire 1 " A $end
$var wire 1 - B $end
$var wire 1 1 F $end
$var wire 1 < X $end
$upscope $end
$scope module AND5 $end
$var wire 1 # A $end
$var wire 1 , B $end
$var wire 1 0 F $end
$var wire 1 = X $end
$upscope $end
$scope module AND6 $end
$var wire 1 $ A $end
$var wire 1 + B $end
$var wire 1 / F $end
$var wire 1 > X $end
$upscope $end
$scope module AND7 $end
$var wire 1 % A $end
$var wire 1 * B $end
$var wire 1 . F $end
$var wire 1 ? X $end
$upscope $end
$scope module NOT0 $end
$var wire 1 @ A $end
$var wire 1 ) F $end
$upscope $end
$scope module NOT1 $end
$var wire 1 A A $end
$var wire 1 ( F $end
$upscope $end
$scope module OR0 $end
$var wire 1 1 A $end
$var wire 1 0 B $end
$var wire 1 3 F $end
$var wire 1 B X $end
$var wire 1 C Y $end
$upscope $end
$scope module OR1 $end
$var wire 1 / A $end
$var wire 1 . B $end
$var wire 1 2 F $end
$var wire 1 D X $end
$var wire 1 E Y $end
$upscope $end
$scope module OR2 $end
$var wire 1 3 A $end
$var wire 1 2 B $end
$var wire 1 ! F $end
$var wire 1 F X $end
$var wire 1 G Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1G
1F
1E
1D
1C
1B
0A
0@
1?
1>
1=
1<
1;
0:
09
18
07
16
05
04
03
02
01
00
0/
0.
1-
0,
0+
0*
1)
1(
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#10000
1!
0F
13
0B
11
0<
1"
#20000
1B
01
0C
1<
10
0-
0=
14
1,
0)
06
1@
15
19
1#
b1 &
b1 '
#30000
0!
1F
03
1C
00
1+
1=
08
0,
1)
0(
16
0@
1A
05
17
09
1:
b10 &
b10 '
#40000
1!
0G
12
0D
1/
0>
1$
#50000
1D
0/
0E
1>
1.
0+
0?
18
1*
0)
0;
1@
15
19
1%
b11 &
b11 '
#60000
0!
1G
02
1-
1E
04
0*
0.
1)
1(
1;
1?
0@
0A
05
07
09
0:
0%
0$
0#
0"
b0 &
b0 '
