INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado files/cache_with_memory/cache_with_memory.srcs/sources_1/new/direct_mapped_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module direct_mapped_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado files/cache_with_memory/cache_with_memory.srcs/sim_1/new/tb_direct_mapped_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_direct_mapped_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado files/cache_with_memory/cache_with_memory.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
