
stm32_h7_uart-test_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b18  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08008db0  08008db0  00009db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e54  08008e54  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008e54  08008e54  00009e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e5c  08008e5c  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e5c  08008e5c  00009e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008e60  08008e60  00009e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08008e64  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c4  24000010  08008e74  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240004d4  08008e74  0000a4d4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001856a  00000000  00000000  0000a03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027d2  00000000  00000000  000225a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001348  00000000  00000000  00024d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f19  00000000  00000000  000260c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b1a6  00000000  00000000  00026fe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018795  00000000  00000000  00062187  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018ecfb  00000000  00000000  0007a91c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00209617  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005404  00000000  00000000  0020965c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0020ea60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008d98 	.word	0x08008d98

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08008d98 	.word	0x08008d98

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295
 80002fc:	f000 b988 	b.w	8000610 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9d08      	ldr	r5, [sp, #32]
 800031e:	468e      	mov	lr, r1
 8000320:	4604      	mov	r4, r0
 8000322:	4688      	mov	r8, r1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d14a      	bne.n	80003be <__udivmoddi4+0xa6>
 8000328:	428a      	cmp	r2, r1
 800032a:	4617      	mov	r7, r2
 800032c:	d962      	bls.n	80003f4 <__udivmoddi4+0xdc>
 800032e:	fab2 f682 	clz	r6, r2
 8000332:	b14e      	cbz	r6, 8000348 <__udivmoddi4+0x30>
 8000334:	f1c6 0320 	rsb	r3, r6, #32
 8000338:	fa01 f806 	lsl.w	r8, r1, r6
 800033c:	fa20 f303 	lsr.w	r3, r0, r3
 8000340:	40b7      	lsls	r7, r6
 8000342:	ea43 0808 	orr.w	r8, r3, r8
 8000346:	40b4      	lsls	r4, r6
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f fc87 	uxth.w	ip, r7
 8000350:	fbb8 f1fe 	udiv	r1, r8, lr
 8000354:	0c23      	lsrs	r3, r4, #16
 8000356:	fb0e 8811 	mls	r8, lr, r1, r8
 800035a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035e:	fb01 f20c 	mul.w	r2, r1, ip
 8000362:	429a      	cmp	r2, r3
 8000364:	d909      	bls.n	800037a <__udivmoddi4+0x62>
 8000366:	18fb      	adds	r3, r7, r3
 8000368:	f101 30ff 	add.w	r0, r1, #4294967295
 800036c:	f080 80ea 	bcs.w	8000544 <__udivmoddi4+0x22c>
 8000370:	429a      	cmp	r2, r3
 8000372:	f240 80e7 	bls.w	8000544 <__udivmoddi4+0x22c>
 8000376:	3902      	subs	r1, #2
 8000378:	443b      	add	r3, r7
 800037a:	1a9a      	subs	r2, r3, r2
 800037c:	b2a3      	uxth	r3, r4
 800037e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000382:	fb0e 2210 	mls	r2, lr, r0, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb00 fc0c 	mul.w	ip, r0, ip
 800038e:	459c      	cmp	ip, r3
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x8e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f100 32ff 	add.w	r2, r0, #4294967295
 8000398:	f080 80d6 	bcs.w	8000548 <__udivmoddi4+0x230>
 800039c:	459c      	cmp	ip, r3
 800039e:	f240 80d3 	bls.w	8000548 <__udivmoddi4+0x230>
 80003a2:	443b      	add	r3, r7
 80003a4:	3802      	subs	r0, #2
 80003a6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003aa:	eba3 030c 	sub.w	r3, r3, ip
 80003ae:	2100      	movs	r1, #0
 80003b0:	b11d      	cbz	r5, 80003ba <__udivmoddi4+0xa2>
 80003b2:	40f3      	lsrs	r3, r6
 80003b4:	2200      	movs	r2, #0
 80003b6:	e9c5 3200 	strd	r3, r2, [r5]
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d905      	bls.n	80003ce <__udivmoddi4+0xb6>
 80003c2:	b10d      	cbz	r5, 80003c8 <__udivmoddi4+0xb0>
 80003c4:	e9c5 0100 	strd	r0, r1, [r5]
 80003c8:	2100      	movs	r1, #0
 80003ca:	4608      	mov	r0, r1
 80003cc:	e7f5      	b.n	80003ba <__udivmoddi4+0xa2>
 80003ce:	fab3 f183 	clz	r1, r3
 80003d2:	2900      	cmp	r1, #0
 80003d4:	d146      	bne.n	8000464 <__udivmoddi4+0x14c>
 80003d6:	4573      	cmp	r3, lr
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xc8>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 8105 	bhi.w	80005ea <__udivmoddi4+0x2d2>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4690      	mov	r8, r2
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0e5      	beq.n	80003ba <__udivmoddi4+0xa2>
 80003ee:	e9c5 4800 	strd	r4, r8, [r5]
 80003f2:	e7e2      	b.n	80003ba <__udivmoddi4+0xa2>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f000 8090 	beq.w	800051a <__udivmoddi4+0x202>
 80003fa:	fab2 f682 	clz	r6, r2
 80003fe:	2e00      	cmp	r6, #0
 8000400:	f040 80a4 	bne.w	800054c <__udivmoddi4+0x234>
 8000404:	1a8a      	subs	r2, r1, r2
 8000406:	0c03      	lsrs	r3, r0, #16
 8000408:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800040c:	b280      	uxth	r0, r0
 800040e:	b2bc      	uxth	r4, r7
 8000410:	2101      	movs	r1, #1
 8000412:	fbb2 fcfe 	udiv	ip, r2, lr
 8000416:	fb0e 221c 	mls	r2, lr, ip, r2
 800041a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800041e:	fb04 f20c 	mul.w	r2, r4, ip
 8000422:	429a      	cmp	r2, r3
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x11e>
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	f10c 38ff 	add.w	r8, ip, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x11c>
 800042e:	429a      	cmp	r2, r3
 8000430:	f200 80e0 	bhi.w	80005f4 <__udivmoddi4+0x2dc>
 8000434:	46c4      	mov	ip, r8
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	fbb3 f2fe 	udiv	r2, r3, lr
 800043c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000440:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000444:	fb02 f404 	mul.w	r4, r2, r4
 8000448:	429c      	cmp	r4, r3
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x144>
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x142>
 8000454:	429c      	cmp	r4, r3
 8000456:	f200 80ca 	bhi.w	80005ee <__udivmoddi4+0x2d6>
 800045a:	4602      	mov	r2, r0
 800045c:	1b1b      	subs	r3, r3, r4
 800045e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0x98>
 8000464:	f1c1 0620 	rsb	r6, r1, #32
 8000468:	408b      	lsls	r3, r1
 800046a:	fa22 f706 	lsr.w	r7, r2, r6
 800046e:	431f      	orrs	r7, r3
 8000470:	fa0e f401 	lsl.w	r4, lr, r1
 8000474:	fa20 f306 	lsr.w	r3, r0, r6
 8000478:	fa2e fe06 	lsr.w	lr, lr, r6
 800047c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000480:	4323      	orrs	r3, r4
 8000482:	fa00 f801 	lsl.w	r8, r0, r1
 8000486:	fa1f fc87 	uxth.w	ip, r7
 800048a:	fbbe f0f9 	udiv	r0, lr, r9
 800048e:	0c1c      	lsrs	r4, r3, #16
 8000490:	fb09 ee10 	mls	lr, r9, r0, lr
 8000494:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000498:	fb00 fe0c 	mul.w	lr, r0, ip
 800049c:	45a6      	cmp	lr, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	d909      	bls.n	80004b8 <__udivmoddi4+0x1a0>
 80004a4:	193c      	adds	r4, r7, r4
 80004a6:	f100 3aff 	add.w	sl, r0, #4294967295
 80004aa:	f080 809c 	bcs.w	80005e6 <__udivmoddi4+0x2ce>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f240 8099 	bls.w	80005e6 <__udivmoddi4+0x2ce>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	eba4 040e 	sub.w	r4, r4, lr
 80004bc:	fa1f fe83 	uxth.w	lr, r3
 80004c0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c4:	fb09 4413 	mls	r4, r9, r3, r4
 80004c8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004cc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d0:	45a4      	cmp	ip, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1ce>
 80004d4:	193c      	adds	r4, r7, r4
 80004d6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004da:	f080 8082 	bcs.w	80005e2 <__udivmoddi4+0x2ca>
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d97f      	bls.n	80005e2 <__udivmoddi4+0x2ca>
 80004e2:	3b02      	subs	r3, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	fba0 ec02 	umull	lr, ip, r0, r2
 80004f2:	4564      	cmp	r4, ip
 80004f4:	4673      	mov	r3, lr
 80004f6:	46e1      	mov	r9, ip
 80004f8:	d362      	bcc.n	80005c0 <__udivmoddi4+0x2a8>
 80004fa:	d05f      	beq.n	80005bc <__udivmoddi4+0x2a4>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x1fe>
 80004fe:	ebb8 0203 	subs.w	r2, r8, r3
 8000502:	eb64 0409 	sbc.w	r4, r4, r9
 8000506:	fa04 f606 	lsl.w	r6, r4, r6
 800050a:	fa22 f301 	lsr.w	r3, r2, r1
 800050e:	431e      	orrs	r6, r3
 8000510:	40cc      	lsrs	r4, r1
 8000512:	e9c5 6400 	strd	r6, r4, [r5]
 8000516:	2100      	movs	r1, #0
 8000518:	e74f      	b.n	80003ba <__udivmoddi4+0xa2>
 800051a:	fbb1 fcf2 	udiv	ip, r1, r2
 800051e:	0c01      	lsrs	r1, r0, #16
 8000520:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000524:	b280      	uxth	r0, r0
 8000526:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800052a:	463b      	mov	r3, r7
 800052c:	4638      	mov	r0, r7
 800052e:	463c      	mov	r4, r7
 8000530:	46b8      	mov	r8, r7
 8000532:	46be      	mov	lr, r7
 8000534:	2620      	movs	r6, #32
 8000536:	fbb1 f1f7 	udiv	r1, r1, r7
 800053a:	eba2 0208 	sub.w	r2, r2, r8
 800053e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000542:	e766      	b.n	8000412 <__udivmoddi4+0xfa>
 8000544:	4601      	mov	r1, r0
 8000546:	e718      	b.n	800037a <__udivmoddi4+0x62>
 8000548:	4610      	mov	r0, r2
 800054a:	e72c      	b.n	80003a6 <__udivmoddi4+0x8e>
 800054c:	f1c6 0220 	rsb	r2, r6, #32
 8000550:	fa2e f302 	lsr.w	r3, lr, r2
 8000554:	40b7      	lsls	r7, r6
 8000556:	40b1      	lsls	r1, r6
 8000558:	fa20 f202 	lsr.w	r2, r0, r2
 800055c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000560:	430a      	orrs	r2, r1
 8000562:	fbb3 f8fe 	udiv	r8, r3, lr
 8000566:	b2bc      	uxth	r4, r7
 8000568:	fb0e 3318 	mls	r3, lr, r8, r3
 800056c:	0c11      	lsrs	r1, r2, #16
 800056e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000572:	fb08 f904 	mul.w	r9, r8, r4
 8000576:	40b0      	lsls	r0, r6
 8000578:	4589      	cmp	r9, r1
 800057a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800057e:	b280      	uxth	r0, r0
 8000580:	d93e      	bls.n	8000600 <__udivmoddi4+0x2e8>
 8000582:	1879      	adds	r1, r7, r1
 8000584:	f108 3cff 	add.w	ip, r8, #4294967295
 8000588:	d201      	bcs.n	800058e <__udivmoddi4+0x276>
 800058a:	4589      	cmp	r9, r1
 800058c:	d81f      	bhi.n	80005ce <__udivmoddi4+0x2b6>
 800058e:	eba1 0109 	sub.w	r1, r1, r9
 8000592:	fbb1 f9fe 	udiv	r9, r1, lr
 8000596:	fb09 f804 	mul.w	r8, r9, r4
 800059a:	fb0e 1119 	mls	r1, lr, r9, r1
 800059e:	b292      	uxth	r2, r2
 80005a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a4:	4542      	cmp	r2, r8
 80005a6:	d229      	bcs.n	80005fc <__udivmoddi4+0x2e4>
 80005a8:	18ba      	adds	r2, r7, r2
 80005aa:	f109 31ff 	add.w	r1, r9, #4294967295
 80005ae:	d2c4      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b0:	4542      	cmp	r2, r8
 80005b2:	d2c2      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b4:	f1a9 0102 	sub.w	r1, r9, #2
 80005b8:	443a      	add	r2, r7
 80005ba:	e7be      	b.n	800053a <__udivmoddi4+0x222>
 80005bc:	45f0      	cmp	r8, lr
 80005be:	d29d      	bcs.n	80004fc <__udivmoddi4+0x1e4>
 80005c0:	ebbe 0302 	subs.w	r3, lr, r2
 80005c4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c8:	3801      	subs	r0, #1
 80005ca:	46e1      	mov	r9, ip
 80005cc:	e796      	b.n	80004fc <__udivmoddi4+0x1e4>
 80005ce:	eba7 0909 	sub.w	r9, r7, r9
 80005d2:	4449      	add	r1, r9
 80005d4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005dc:	fb09 f804 	mul.w	r8, r9, r4
 80005e0:	e7db      	b.n	800059a <__udivmoddi4+0x282>
 80005e2:	4673      	mov	r3, lr
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1ce>
 80005e6:	4650      	mov	r0, sl
 80005e8:	e766      	b.n	80004b8 <__udivmoddi4+0x1a0>
 80005ea:	4608      	mov	r0, r1
 80005ec:	e6fd      	b.n	80003ea <__udivmoddi4+0xd2>
 80005ee:	443b      	add	r3, r7
 80005f0:	3a02      	subs	r2, #2
 80005f2:	e733      	b.n	800045c <__udivmoddi4+0x144>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	443b      	add	r3, r7
 80005fa:	e71c      	b.n	8000436 <__udivmoddi4+0x11e>
 80005fc:	4649      	mov	r1, r9
 80005fe:	e79c      	b.n	800053a <__udivmoddi4+0x222>
 8000600:	eba1 0109 	sub.w	r1, r1, r9
 8000604:	46c4      	mov	ip, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c4      	b.n	800059a <__udivmoddi4+0x282>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000618:	4b49      	ldr	r3, [pc, #292]	@ (8000740 <SystemInit+0x12c>)
 800061a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800061e:	4a48      	ldr	r2, [pc, #288]	@ (8000740 <SystemInit+0x12c>)
 8000620:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000624:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000628:	4b45      	ldr	r3, [pc, #276]	@ (8000740 <SystemInit+0x12c>)
 800062a:	691b      	ldr	r3, [r3, #16]
 800062c:	4a44      	ldr	r2, [pc, #272]	@ (8000740 <SystemInit+0x12c>)
 800062e:	f043 0310 	orr.w	r3, r3, #16
 8000632:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000634:	4b43      	ldr	r3, [pc, #268]	@ (8000744 <SystemInit+0x130>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f003 030f 	and.w	r3, r3, #15
 800063c:	2b06      	cmp	r3, #6
 800063e:	d807      	bhi.n	8000650 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000640:	4b40      	ldr	r3, [pc, #256]	@ (8000744 <SystemInit+0x130>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f023 030f 	bic.w	r3, r3, #15
 8000648:	4a3e      	ldr	r2, [pc, #248]	@ (8000744 <SystemInit+0x130>)
 800064a:	f043 0307 	orr.w	r3, r3, #7
 800064e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000650:	4b3d      	ldr	r3, [pc, #244]	@ (8000748 <SystemInit+0x134>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a3c      	ldr	r2, [pc, #240]	@ (8000748 <SystemInit+0x134>)
 8000656:	f043 0301 	orr.w	r3, r3, #1
 800065a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800065c:	4b3a      	ldr	r3, [pc, #232]	@ (8000748 <SystemInit+0x134>)
 800065e:	2200      	movs	r2, #0
 8000660:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000662:	4b39      	ldr	r3, [pc, #228]	@ (8000748 <SystemInit+0x134>)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	4938      	ldr	r1, [pc, #224]	@ (8000748 <SystemInit+0x134>)
 8000668:	4b38      	ldr	r3, [pc, #224]	@ (800074c <SystemInit+0x138>)
 800066a:	4013      	ands	r3, r2
 800066c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800066e:	4b35      	ldr	r3, [pc, #212]	@ (8000744 <SystemInit+0x130>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f003 0308 	and.w	r3, r3, #8
 8000676:	2b00      	cmp	r3, #0
 8000678:	d007      	beq.n	800068a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800067a:	4b32      	ldr	r3, [pc, #200]	@ (8000744 <SystemInit+0x130>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	f023 030f 	bic.w	r3, r3, #15
 8000682:	4a30      	ldr	r2, [pc, #192]	@ (8000744 <SystemInit+0x130>)
 8000684:	f043 0307 	orr.w	r3, r3, #7
 8000688:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800068a:	4b2f      	ldr	r3, [pc, #188]	@ (8000748 <SystemInit+0x134>)
 800068c:	2200      	movs	r2, #0
 800068e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000690:	4b2d      	ldr	r3, [pc, #180]	@ (8000748 <SystemInit+0x134>)
 8000692:	2200      	movs	r2, #0
 8000694:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000696:	4b2c      	ldr	r3, [pc, #176]	@ (8000748 <SystemInit+0x134>)
 8000698:	2200      	movs	r2, #0
 800069a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800069c:	4b2a      	ldr	r3, [pc, #168]	@ (8000748 <SystemInit+0x134>)
 800069e:	4a2c      	ldr	r2, [pc, #176]	@ (8000750 <SystemInit+0x13c>)
 80006a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006a2:	4b29      	ldr	r3, [pc, #164]	@ (8000748 <SystemInit+0x134>)
 80006a4:	4a2b      	ldr	r2, [pc, #172]	@ (8000754 <SystemInit+0x140>)
 80006a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006a8:	4b27      	ldr	r3, [pc, #156]	@ (8000748 <SystemInit+0x134>)
 80006aa:	4a2b      	ldr	r2, [pc, #172]	@ (8000758 <SystemInit+0x144>)
 80006ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006ae:	4b26      	ldr	r3, [pc, #152]	@ (8000748 <SystemInit+0x134>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006b4:	4b24      	ldr	r3, [pc, #144]	@ (8000748 <SystemInit+0x134>)
 80006b6:	4a28      	ldr	r2, [pc, #160]	@ (8000758 <SystemInit+0x144>)
 80006b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006ba:	4b23      	ldr	r3, [pc, #140]	@ (8000748 <SystemInit+0x134>)
 80006bc:	2200      	movs	r2, #0
 80006be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006c0:	4b21      	ldr	r3, [pc, #132]	@ (8000748 <SystemInit+0x134>)
 80006c2:	4a25      	ldr	r2, [pc, #148]	@ (8000758 <SystemInit+0x144>)
 80006c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006c6:	4b20      	ldr	r3, [pc, #128]	@ (8000748 <SystemInit+0x134>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000748 <SystemInit+0x134>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a1d      	ldr	r2, [pc, #116]	@ (8000748 <SystemInit+0x134>)
 80006d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000748 <SystemInit+0x134>)
 80006da:	2200      	movs	r2, #0
 80006dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006de:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <SystemInit+0x148>)
 80006e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006e2:	4a1e      	ldr	r2, [pc, #120]	@ (800075c <SystemInit+0x148>)
 80006e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000760 <SystemInit+0x14c>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <SystemInit+0x150>)
 80006f0:	4013      	ands	r3, r2
 80006f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006f6:	d202      	bcs.n	80006fe <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <SystemInit+0x154>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006fe:	4b12      	ldr	r3, [pc, #72]	@ (8000748 <SystemInit+0x134>)
 8000700:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000704:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d113      	bne.n	8000734 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800070c:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <SystemInit+0x134>)
 800070e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000712:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <SystemInit+0x134>)
 8000714:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000718:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800071c:	4b13      	ldr	r3, [pc, #76]	@ (800076c <SystemInit+0x158>)
 800071e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000722:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000724:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <SystemInit+0x134>)
 8000726:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800072a:	4a07      	ldr	r2, [pc, #28]	@ (8000748 <SystemInit+0x134>)
 800072c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000730:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000ed00 	.word	0xe000ed00
 8000744:	52002000 	.word	0x52002000
 8000748:	58024400 	.word	0x58024400
 800074c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000750:	02020200 	.word	0x02020200
 8000754:	01ff0000 	.word	0x01ff0000
 8000758:	01010280 	.word	0x01010280
 800075c:	580000c0 	.word	0x580000c0
 8000760:	5c001000 	.word	0x5c001000
 8000764:	ffff0000 	.word	0xffff0000
 8000768:	51008108 	.word	0x51008108
 800076c:	52004000 	.word	0x52004000

08000770 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <ExitRun0Mode+0x2c>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	4a08      	ldr	r2, [pc, #32]	@ (800079c <ExitRun0Mode+0x2c>)
 800077a:	f023 0302 	bic.w	r3, r3, #2
 800077e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000780:	bf00      	nop
 8000782:	4b06      	ldr	r3, [pc, #24]	@ (800079c <ExitRun0Mode+0x2c>)
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800078a:	2b00      	cmp	r3, #0
 800078c:	d0f9      	beq.n	8000782 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800078e:	bf00      	nop
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	58024800 	.word	0x58024800

080007a0 <rb_put>:

static volatile uint8_t  rx_rb[RX_RB_SZ];
static volatile uint16_t rb_head = 0;
static volatile uint16_t rb_tail = 0;

static inline int rb_put(uint8_t b) {
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	71fb      	strb	r3, [r7, #7]
    uint16_t next = (uint16_t)((rb_head + 1U) % RX_RB_SZ);
 80007aa:	4b10      	ldr	r3, [pc, #64]	@ (80007ec <rb_put+0x4c>)
 80007ac:	881b      	ldrh	r3, [r3, #0]
 80007ae:	b29b      	uxth	r3, r3
 80007b0:	3301      	adds	r3, #1
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80007b8:	81fb      	strh	r3, [r7, #14]
    if (next == rb_tail) return 0;     // full
 80007ba:	4b0d      	ldr	r3, [pc, #52]	@ (80007f0 <rb_put+0x50>)
 80007bc:	881b      	ldrh	r3, [r3, #0]
 80007be:	b29b      	uxth	r3, r3
 80007c0:	89fa      	ldrh	r2, [r7, #14]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d101      	bne.n	80007ca <rb_put+0x2a>
 80007c6:	2300      	movs	r3, #0
 80007c8:	e00a      	b.n	80007e0 <rb_put+0x40>
    rx_rb[rb_head] = b;
 80007ca:	4b08      	ldr	r3, [pc, #32]	@ (80007ec <rb_put+0x4c>)
 80007cc:	881b      	ldrh	r3, [r3, #0]
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	4619      	mov	r1, r3
 80007d2:	4a08      	ldr	r2, [pc, #32]	@ (80007f4 <rb_put+0x54>)
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	5453      	strb	r3, [r2, r1]
    rb_head = next;
 80007d8:	4a04      	ldr	r2, [pc, #16]	@ (80007ec <rb_put+0x4c>)
 80007da:	89fb      	ldrh	r3, [r7, #14]
 80007dc:	8013      	strh	r3, [r2, #0]
    return 1;
 80007de:	2301      	movs	r3, #1
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr
 80007ec:	2400048c 	.word	0x2400048c
 80007f0:	2400048e 	.word	0x2400048e
 80007f4:	2400028c 	.word	0x2400028c

080007f8 <rb_get>:
static inline int rb_get(uint8_t *b) {
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
    if (rb_head == rb_tail) return 0;  // empty
 8000800:	4b11      	ldr	r3, [pc, #68]	@ (8000848 <rb_get+0x50>)
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	b29a      	uxth	r2, r3
 8000806:	4b11      	ldr	r3, [pc, #68]	@ (800084c <rb_get+0x54>)
 8000808:	881b      	ldrh	r3, [r3, #0]
 800080a:	b29b      	uxth	r3, r3
 800080c:	429a      	cmp	r2, r3
 800080e:	d101      	bne.n	8000814 <rb_get+0x1c>
 8000810:	2300      	movs	r3, #0
 8000812:	e013      	b.n	800083c <rb_get+0x44>
    *b = rx_rb[rb_tail];
 8000814:	4b0d      	ldr	r3, [pc, #52]	@ (800084c <rb_get+0x54>)
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	b29b      	uxth	r3, r3
 800081a:	461a      	mov	r2, r3
 800081c:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <rb_get+0x58>)
 800081e:	5c9b      	ldrb	r3, [r3, r2]
 8000820:	b2da      	uxtb	r2, r3
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	701a      	strb	r2, [r3, #0]
    rb_tail = (uint16_t)((rb_tail + 1U) % RX_RB_SZ);
 8000826:	4b09      	ldr	r3, [pc, #36]	@ (800084c <rb_get+0x54>)
 8000828:	881b      	ldrh	r3, [r3, #0]
 800082a:	b29b      	uxth	r3, r3
 800082c:	3301      	adds	r3, #1
 800082e:	b29b      	uxth	r3, r3
 8000830:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000834:	b29a      	uxth	r2, r3
 8000836:	4b05      	ldr	r3, [pc, #20]	@ (800084c <rb_get+0x54>)
 8000838:	801a      	strh	r2, [r3, #0]
    return 1;
 800083a:	2301      	movs	r3, #1
}
 800083c:	4618      	mov	r0, r3
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr
 8000848:	2400048c 	.word	0x2400048c
 800084c:	2400048e 	.word	0x2400048e
 8000850:	2400028c 	.word	0x2400028c

08000854 <uart_start_rx_idle>:

// Staging buffer used by HAL in the Rx-to-IDLE transfer:
static uint8_t rxChunk[64];

void uart_start_rx_idle(void) {
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
    HAL_UARTEx_ReceiveToIdle_IT(&huart3, rxChunk, sizeof(rxChunk));
 8000858:	2240      	movs	r2, #64	@ 0x40
 800085a:	4903      	ldr	r1, [pc, #12]	@ (8000868 <uart_start_rx_idle+0x14>)
 800085c:	4803      	ldr	r0, [pc, #12]	@ (800086c <uart_start_rx_idle+0x18>)
 800085e:	f008 f9c2 	bl	8008be6 <HAL_UARTEx_ReceiveToIdle_IT>
}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	24000490 	.word	0x24000490
 800086c:	240001f8 	.word	0x240001f8

08000870 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	460b      	mov	r3, r1
 800087a:	807b      	strh	r3, [r7, #2]
    if (huart == &huart3 && Size > 0) {
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	4a0f      	ldr	r2, [pc, #60]	@ (80008bc <HAL_UARTEx_RxEventCallback+0x4c>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d117      	bne.n	80008b4 <HAL_UARTEx_RxEventCallback+0x44>
 8000884:	887b      	ldrh	r3, [r7, #2]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d014      	beq.n	80008b4 <HAL_UARTEx_RxEventCallback+0x44>
        for (uint16_t i = 0; i < Size; i++) {
 800088a:	2300      	movs	r3, #0
 800088c:	81fb      	strh	r3, [r7, #14]
 800088e:	e008      	b.n	80008a2 <HAL_UARTEx_RxEventCallback+0x32>
            (void)rb_put(rxChunk[i]); // if full, bytes drop; enlarge RX_RB_SZ if needed
 8000890:	89fb      	ldrh	r3, [r7, #14]
 8000892:	4a0b      	ldr	r2, [pc, #44]	@ (80008c0 <HAL_UARTEx_RxEventCallback+0x50>)
 8000894:	5cd3      	ldrb	r3, [r2, r3]
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff ff82 	bl	80007a0 <rb_put>
        for (uint16_t i = 0; i < Size; i++) {
 800089c:	89fb      	ldrh	r3, [r7, #14]
 800089e:	3301      	adds	r3, #1
 80008a0:	81fb      	strh	r3, [r7, #14]
 80008a2:	89fa      	ldrh	r2, [r7, #14]
 80008a4:	887b      	ldrh	r3, [r7, #2]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d3f2      	bcc.n	8000890 <HAL_UARTEx_RxEventCallback+0x20>
        }
        HAL_UARTEx_ReceiveToIdle_IT(&huart3, rxChunk, sizeof(rxChunk)); // re-arm
 80008aa:	2240      	movs	r2, #64	@ 0x40
 80008ac:	4904      	ldr	r1, [pc, #16]	@ (80008c0 <HAL_UARTEx_RxEventCallback+0x50>)
 80008ae:	4803      	ldr	r0, [pc, #12]	@ (80008bc <HAL_UARTEx_RxEventCallback+0x4c>)
 80008b0:	f008 f999 	bl	8008be6 <HAL_UARTEx_ReceiveToIdle_IT>
    }
}
 80008b4:	bf00      	nop
 80008b6:	3710      	adds	r7, #16
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	240001f8 	.word	0x240001f8
 80008c0:	24000490 	.word	0x24000490

080008c4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	4a08      	ldr	r2, [pc, #32]	@ (80008f0 <HAL_UART_ErrorCallback+0x2c>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d108      	bne.n	80008e6 <HAL_UART_ErrorCallback+0x22>
        __HAL_UART_CLEAR_OREFLAG(huart);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	2208      	movs	r2, #8
 80008da:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_ReceiveToIdle_IT(&huart3, rxChunk, sizeof(rxChunk));
 80008dc:	2240      	movs	r2, #64	@ 0x40
 80008de:	4905      	ldr	r1, [pc, #20]	@ (80008f4 <HAL_UART_ErrorCallback+0x30>)
 80008e0:	4803      	ldr	r0, [pc, #12]	@ (80008f0 <HAL_UART_ErrorCallback+0x2c>)
 80008e2:	f008 f980 	bl	8008be6 <HAL_UARTEx_ReceiveToIdle_IT>
    }
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	240001f8 	.word	0x240001f8
 80008f4:	24000490 	.word	0x24000490

080008f8 <echo>:

void echo(void) {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
    uart_start_rx_idle();
 80008fe:	f7ff ffa9 	bl	8000854 <uart_start_rx_idle>

    const char *hello = "UART3 loop-driven echo demo\r\n";
 8000902:	4b10      	ldr	r3, [pc, #64]	@ (8000944 <echo+0x4c>)
 8000904:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)hello, strlen(hello), HAL_MAX_DELAY);
 8000906:	6878      	ldr	r0, [r7, #4]
 8000908:	f7ff fce6 	bl	80002d8 <strlen>
 800090c:	4603      	mov	r3, r0
 800090e:	b29a      	uxth	r2, r3
 8000910:	f04f 33ff 	mov.w	r3, #4294967295
 8000914:	6879      	ldr	r1, [r7, #4]
 8000916:	480c      	ldr	r0, [pc, #48]	@ (8000948 <echo+0x50>)
 8000918:	f005 fe12 	bl	8006540 <HAL_UART_Transmit>

    uint8_t b;

    for (;;) {
        // Drain all available bytes from the ring buffer
        while (rb_get(&b)) {
 800091c:	e006      	b.n	800092c <echo+0x34>
            // Echo each received character immediately
            HAL_UART_Transmit(&huart3, &b, 1, HAL_MAX_DELAY);
 800091e:	1cf9      	adds	r1, r7, #3
 8000920:	f04f 33ff 	mov.w	r3, #4294967295
 8000924:	2201      	movs	r2, #1
 8000926:	4808      	ldr	r0, [pc, #32]	@ (8000948 <echo+0x50>)
 8000928:	f005 fe0a 	bl	8006540 <HAL_UART_Transmit>
        while (rb_get(&b)) {
 800092c:	1cfb      	adds	r3, r7, #3
 800092e:	4618      	mov	r0, r3
 8000930:	f7ff ff62 	bl	80007f8 <rb_get>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d1f1      	bne.n	800091e <echo+0x26>
        }

        // Simulate some processing time; RX continues via interrupt safely
        HAL_Delay(2);
 800093a:	2002      	movs	r0, #2
 800093c:	f000 fe02 	bl	8001544 <HAL_Delay>
        while (rb_get(&b)) {
 8000940:	e7f4      	b.n	800092c <echo+0x34>
 8000942:	bf00      	nop
 8000944:	08008db0 	.word	0x08008db0
 8000948:	240001f8 	.word	0x240001f8

0800094c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000952:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000956:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2b00      	cmp	r3, #0
 800095c:	da01      	bge.n	8000962 <main+0x16>
  {
  Error_Handler();
 800095e:	f000 fae9 	bl	8000f34 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000962:	f000 fd5d 	bl	8001420 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000966:	f000 f83f 	bl	80009e8 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800096a:	4b1e      	ldr	r3, [pc, #120]	@ (80009e4 <main+0x98>)
 800096c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000970:	4a1c      	ldr	r2, [pc, #112]	@ (80009e4 <main+0x98>)
 8000972:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000976:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800097a:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <main+0x98>)
 800097c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000984:	603b      	str	r3, [r7, #0]
 8000986:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000988:	2000      	movs	r0, #0
 800098a:	f002 f9ad 	bl	8002ce8 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800098e:	2100      	movs	r1, #0
 8000990:	2000      	movs	r0, #0
 8000992:	f002 f9c3 	bl	8002d1c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000996:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800099a:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800099c:	bf00      	nop
 800099e:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <main+0x98>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d104      	bne.n	80009b4 <main+0x68>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	1e5a      	subs	r2, r3, #1
 80009ae:	607a      	str	r2, [r7, #4]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	dcf4      	bgt.n	800099e <main+0x52>
if ( timeout < 0 )
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	da01      	bge.n	80009be <main+0x72>
{
Error_Handler();
 80009ba:	f000 fabb 	bl	8000f34 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009be:	f000 fa27 	bl	8000e10 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80009c2:	f000 f9d9 	bl	8000d78 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 80009c6:	f000 f88b 	bl	8000ae0 <MX_FDCAN1_Init>
  MX_TIM13_Init();
 80009ca:	f000 f8ed 	bl	8000ba8 <MX_TIM13_Init>
  MX_TIM14_Init();
 80009ce:	f000 f939 	bl	8000c44 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 80009d2:	f000 f985 	bl	8000ce0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
//  HAL_UART_IRQHandler(&huart3);
  uart_start_rx_idle();
 80009d6:	f7ff ff3d 	bl	8000854 <uart_start_rx_idle>
  echo();
 80009da:	f7ff ff8d 	bl	80008f8 <echo>
//  hello();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009de:	bf00      	nop
 80009e0:	e7fd      	b.n	80009de <main+0x92>
 80009e2:	bf00      	nop
 80009e4:	58024400 	.word	0x58024400

080009e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b09c      	sub	sp, #112	@ 0x70
 80009ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009f2:	224c      	movs	r2, #76	@ 0x4c
 80009f4:	2100      	movs	r1, #0
 80009f6:	4618      	mov	r0, r3
 80009f8:	f008 f994 	bl	8008d24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	2220      	movs	r2, #32
 8000a00:	2100      	movs	r1, #0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f008 f98e 	bl	8008d24 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000a08:	2004      	movs	r0, #4
 8000a0a:	f002 f99b 	bl	8002d44 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a0e:	2300      	movs	r3, #0
 8000a10:	603b      	str	r3, [r7, #0]
 8000a12:	4b31      	ldr	r3, [pc, #196]	@ (8000ad8 <SystemClock_Config+0xf0>)
 8000a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a16:	4a30      	ldr	r2, [pc, #192]	@ (8000ad8 <SystemClock_Config+0xf0>)
 8000a18:	f023 0301 	bic.w	r3, r3, #1
 8000a1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000a1e:	4b2e      	ldr	r3, [pc, #184]	@ (8000ad8 <SystemClock_Config+0xf0>)
 8000a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a22:	f003 0301 	and.w	r3, r3, #1
 8000a26:	603b      	str	r3, [r7, #0]
 8000a28:	4b2c      	ldr	r3, [pc, #176]	@ (8000adc <SystemClock_Config+0xf4>)
 8000a2a:	699b      	ldr	r3, [r3, #24]
 8000a2c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a30:	4a2a      	ldr	r2, [pc, #168]	@ (8000adc <SystemClock_Config+0xf4>)
 8000a32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a36:	6193      	str	r3, [r2, #24]
 8000a38:	4b28      	ldr	r3, [pc, #160]	@ (8000adc <SystemClock_Config+0xf4>)
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a40:	603b      	str	r3, [r7, #0]
 8000a42:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a44:	bf00      	nop
 8000a46:	4b25      	ldr	r3, [pc, #148]	@ (8000adc <SystemClock_Config+0xf4>)
 8000a48:	699b      	ldr	r3, [r3, #24]
 8000a4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a52:	d1f8      	bne.n	8000a46 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a54:	2302      	movs	r3, #2
 8000a56:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a5c:	2340      	movs	r3, #64	@ 0x40
 8000a5e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a60:	2302      	movs	r3, #2
 8000a62:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a64:	2300      	movs	r3, #0
 8000a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a68:	2304      	movs	r3, #4
 8000a6a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000a6c:	230a      	movs	r3, #10
 8000a6e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a70:	2302      	movs	r3, #2
 8000a72:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a74:	2304      	movs	r3, #4
 8000a76:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000a7c:	230c      	movs	r3, #12
 8000a7e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000a80:	2302      	movs	r3, #2
 8000a82:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a84:	2300      	movs	r3, #0
 8000a86:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f002 f9b3 	bl	8002df8 <HAL_RCC_OscConfig>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000a98:	f000 fa4c 	bl	8000f34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a9c:	233f      	movs	r3, #63	@ 0x3f
 8000a9e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000aac:	2300      	movs	r3, #0
 8000aae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ab0:	2340      	movs	r3, #64	@ 0x40
 8000ab2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000abc:	1d3b      	adds	r3, r7, #4
 8000abe:	2101      	movs	r1, #1
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f002 fdf3 	bl	80036ac <HAL_RCC_ClockConfig>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000acc:	f000 fa32 	bl	8000f34 <Error_Handler>
  }
}
 8000ad0:	bf00      	nop
 8000ad2:	3770      	adds	r7, #112	@ 0x70
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	58000400 	.word	0x58000400
 8000adc:	58024800 	.word	0x58024800

08000ae0 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000ae4:	4b2e      	ldr	r3, [pc, #184]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000ae6:	4a2f      	ldr	r2, [pc, #188]	@ (8000ba4 <MX_FDCAN1_Init+0xc4>)
 8000ae8:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000aea:	4b2d      	ldr	r3, [pc, #180]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000af0:	4b2b      	ldr	r3, [pc, #172]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000af6:	4b2a      	ldr	r3, [pc, #168]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000afc:	4b28      	ldr	r3, [pc, #160]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000b02:	4b27      	ldr	r3, [pc, #156]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000b08:	4b25      	ldr	r3, [pc, #148]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b0a:	2202      	movs	r2, #2
 8000b0c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000b0e:	4b24      	ldr	r3, [pc, #144]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b10:	2208      	movs	r2, #8
 8000b12:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8000b14:	4b22      	ldr	r3, [pc, #136]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b16:	221f      	movs	r2, #31
 8000b18:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000b1a:	4b21      	ldr	r3, [pc, #132]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b1c:	2208      	movs	r2, #8
 8000b1e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000b20:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b22:	2201      	movs	r2, #1
 8000b24:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000b26:	4b1e      	ldr	r3, [pc, #120]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000b2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000b32:	4b1b      	ldr	r3, [pc, #108]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000b38:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000b3e:	4b18      	ldr	r3, [pc, #96]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b40:	2201      	movs	r2, #1
 8000b42:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000b44:	4b16      	ldr	r3, [pc, #88]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8000b4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b4c:	2232      	movs	r2, #50	@ 0x32
 8000b4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000b50:	4b13      	ldr	r3, [pc, #76]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b52:	2204      	movs	r2, #4
 8000b54:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000b56:	4b12      	ldr	r3, [pc, #72]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000b5c:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b5e:	2204      	movs	r2, #4
 8000b60:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000b62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000b68:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b6a:	2204      	movs	r2, #4
 8000b6c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000b74:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000b7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000b80:	4b07      	ldr	r3, [pc, #28]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000b86:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b88:	2204      	movs	r2, #4
 8000b8a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000b8c:	4804      	ldr	r0, [pc, #16]	@ (8000ba0 <MX_FDCAN1_Init+0xc0>)
 8000b8e:	f001 fb7d 	bl	800228c <HAL_FDCAN_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000b98:	f000 f9cc 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	2400002c 	.word	0x2400002c
 8000ba4:	4000a000 	.word	0x4000a000

08000ba8 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b088      	sub	sp, #32
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
 8000bba:	611a      	str	r2, [r3, #16]
 8000bbc:	615a      	str	r2, [r3, #20]
 8000bbe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000bc0:	4b1e      	ldr	r3, [pc, #120]	@ (8000c3c <MX_TIM13_Init+0x94>)
 8000bc2:	4a1f      	ldr	r2, [pc, #124]	@ (8000c40 <MX_TIM13_Init+0x98>)
 8000bc4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8000bc6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c3c <MX_TIM13_Init+0x94>)
 8000bc8:	224f      	movs	r2, #79	@ 0x4f
 8000bca:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8000c3c <MX_TIM13_Init+0x94>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8000bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c3c <MX_TIM13_Init+0x94>)
 8000bd4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000bd8:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bda:	4b18      	ldr	r3, [pc, #96]	@ (8000c3c <MX_TIM13_Init+0x94>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000be0:	4b16      	ldr	r3, [pc, #88]	@ (8000c3c <MX_TIM13_Init+0x94>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000be6:	4815      	ldr	r0, [pc, #84]	@ (8000c3c <MX_TIM13_Init+0x94>)
 8000be8:	f004 ff18 	bl	8005a1c <HAL_TIM_Base_Init>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8000bf2:	f000 f99f 	bl	8000f34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8000bf6:	4811      	ldr	r0, [pc, #68]	@ (8000c3c <MX_TIM13_Init+0x94>)
 8000bf8:	f004 ff67 	bl	8005aca <HAL_TIM_PWM_Init>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8000c02:	f000 f997 	bl	8000f34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c06:	2360      	movs	r3, #96	@ 0x60
 8000c08:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000c0a:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000c0e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c10:	2300      	movs	r3, #0
 8000c12:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c14:	2300      	movs	r3, #0
 8000c16:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c18:	1d3b      	adds	r3, r7, #4
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4807      	ldr	r0, [pc, #28]	@ (8000c3c <MX_TIM13_Init+0x94>)
 8000c20:	f004 ffb4 	bl	8005b8c <HAL_TIM_PWM_ConfigChannel>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8000c2a:	f000 f983 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8000c2e:	4803      	ldr	r0, [pc, #12]	@ (8000c3c <MX_TIM13_Init+0x94>)
 8000c30:	f000 fa58 	bl	80010e4 <HAL_TIM_MspPostInit>

}
 8000c34:	bf00      	nop
 8000c36:	3720      	adds	r7, #32
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	240000cc 	.word	0x240000cc
 8000c40:	40001c00 	.word	0x40001c00

08000c44 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b088      	sub	sp, #32
 8000c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c4a:	1d3b      	adds	r3, r7, #4
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
 8000c58:	615a      	str	r2, [r3, #20]
 8000c5a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000c5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd8 <MX_TIM14_Init+0x94>)
 8000c5e:	4a1f      	ldr	r2, [pc, #124]	@ (8000cdc <MX_TIM14_Init+0x98>)
 8000c60:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8000c62:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd8 <MX_TIM14_Init+0x94>)
 8000c64:	224f      	movs	r2, #79	@ 0x4f
 8000c66:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c68:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd8 <MX_TIM14_Init+0x94>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8000c6e:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd8 <MX_TIM14_Init+0x94>)
 8000c70:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000c74:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c76:	4b18      	ldr	r3, [pc, #96]	@ (8000cd8 <MX_TIM14_Init+0x94>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c7c:	4b16      	ldr	r3, [pc, #88]	@ (8000cd8 <MX_TIM14_Init+0x94>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000c82:	4815      	ldr	r0, [pc, #84]	@ (8000cd8 <MX_TIM14_Init+0x94>)
 8000c84:	f004 feca 	bl	8005a1c <HAL_TIM_Base_Init>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8000c8e:	f000 f951 	bl	8000f34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000c92:	4811      	ldr	r0, [pc, #68]	@ (8000cd8 <MX_TIM14_Init+0x94>)
 8000c94:	f004 ff19 	bl	8005aca <HAL_TIM_PWM_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8000c9e:	f000 f949 	bl	8000f34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ca2:	2360      	movs	r3, #96	@ 0x60
 8000ca4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000ca6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000caa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cac:	2300      	movs	r3, #0
 8000cae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4807      	ldr	r0, [pc, #28]	@ (8000cd8 <MX_TIM14_Init+0x94>)
 8000cbc:	f004 ff66 	bl	8005b8c <HAL_TIM_PWM_ConfigChannel>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000cc6:	f000 f935 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000cca:	4803      	ldr	r0, [pc, #12]	@ (8000cd8 <MX_TIM14_Init+0x94>)
 8000ccc:	f000 fa0a 	bl	80010e4 <HAL_TIM_MspPostInit>

}
 8000cd0:	bf00      	nop
 8000cd2:	3720      	adds	r7, #32
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	24000118 	.word	0x24000118
 8000cdc:	40002000 	.word	0x40002000

08000ce0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ce4:	4b22      	ldr	r3, [pc, #136]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000ce6:	4a23      	ldr	r2, [pc, #140]	@ (8000d74 <MX_USART2_UART_Init+0x94>)
 8000ce8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000cea:	4b21      	ldr	r3, [pc, #132]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000cec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000cf0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cf2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cfe:	4b1c      	ldr	r3, [pc, #112]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d04:	4b1a      	ldr	r3, [pc, #104]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000d06:	220c      	movs	r2, #12
 8000d08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d0a:	4b19      	ldr	r3, [pc, #100]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d10:	4b17      	ldr	r3, [pc, #92]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d16:	4b16      	ldr	r3, [pc, #88]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d1c:	4b14      	ldr	r3, [pc, #80]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d22:	4b13      	ldr	r3, [pc, #76]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d28:	4811      	ldr	r0, [pc, #68]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000d2a:	f005 fbb9 	bl	80064a0 <HAL_UART_Init>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000d34:	f000 f8fe 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d38:	2100      	movs	r1, #0
 8000d3a:	480d      	ldr	r0, [pc, #52]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000d3c:	f007 fed7 	bl	8008aee <HAL_UARTEx_SetTxFifoThreshold>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000d46:	f000 f8f5 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4808      	ldr	r0, [pc, #32]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000d4e:	f007 ff0c 	bl	8008b6a <HAL_UARTEx_SetRxFifoThreshold>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000d58:	f000 f8ec 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000d5c:	4804      	ldr	r0, [pc, #16]	@ (8000d70 <MX_USART2_UART_Init+0x90>)
 8000d5e:	f007 fe8d 	bl	8008a7c <HAL_UARTEx_DisableFifoMode>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000d68:	f000 f8e4 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d6c:	bf00      	nop
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	24000164 	.word	0x24000164
 8000d74:	40004400 	.word	0x40004400

08000d78 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d7c:	4b22      	ldr	r3, [pc, #136]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000d7e:	4a23      	ldr	r2, [pc, #140]	@ (8000e0c <MX_USART3_UART_Init+0x94>)
 8000d80:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d82:	4b21      	ldr	r3, [pc, #132]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000d84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d88:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d90:	4b1d      	ldr	r3, [pc, #116]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d96:	4b1c      	ldr	r3, [pc, #112]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000d9e:	220c      	movs	r2, #12
 8000da0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000da2:	4b19      	ldr	r3, [pc, #100]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000da8:	4b17      	ldr	r3, [pc, #92]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dae:	4b16      	ldr	r3, [pc, #88]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000db4:	4b14      	ldr	r3, [pc, #80]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dba:	4b13      	ldr	r3, [pc, #76]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000dc0:	4811      	ldr	r0, [pc, #68]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000dc2:	f005 fb6d 	bl	80064a0 <HAL_UART_Init>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000dcc:	f000 f8b2 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	480d      	ldr	r0, [pc, #52]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000dd4:	f007 fe8b 	bl	8008aee <HAL_UARTEx_SetTxFifoThreshold>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000dde:	f000 f8a9 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000de2:	2100      	movs	r1, #0
 8000de4:	4808      	ldr	r0, [pc, #32]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000de6:	f007 fec0 	bl	8008b6a <HAL_UARTEx_SetRxFifoThreshold>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000df0:	f000 f8a0 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000df4:	4804      	ldr	r0, [pc, #16]	@ (8000e08 <MX_USART3_UART_Init+0x90>)
 8000df6:	f007 fe41 	bl	8008a7c <HAL_UARTEx_DisableFifoMode>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000e00:	f000 f898 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e04:	bf00      	nop
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	240001f8 	.word	0x240001f8
 8000e0c:	40004800 	.word	0x40004800

08000e10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b08c      	sub	sp, #48	@ 0x30
 8000e14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e16:	f107 031c 	add.w	r3, r7, #28
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]
 8000e24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e26:	4b40      	ldr	r3, [pc, #256]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e2c:	4a3e      	ldr	r2, [pc, #248]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e2e:	f043 0304 	orr.w	r3, r3, #4
 8000e32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e36:	4b3c      	ldr	r3, [pc, #240]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e3c:	f003 0304 	and.w	r3, r3, #4
 8000e40:	61bb      	str	r3, [r7, #24]
 8000e42:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e44:	4b38      	ldr	r3, [pc, #224]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e4a:	4a37      	ldr	r2, [pc, #220]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e4c:	f043 0320 	orr.w	r3, r3, #32
 8000e50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e54:	4b34      	ldr	r3, [pc, #208]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5a:	f003 0320 	and.w	r3, r3, #32
 8000e5e:	617b      	str	r3, [r7, #20]
 8000e60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e62:	4b31      	ldr	r3, [pc, #196]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e68:	4a2f      	ldr	r2, [pc, #188]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e72:	4b2d      	ldr	r3, [pc, #180]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e7c:	613b      	str	r3, [r7, #16]
 8000e7e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e80:	4b29      	ldr	r3, [pc, #164]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e86:	4a28      	ldr	r2, [pc, #160]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e90:	4b25      	ldr	r3, [pc, #148]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000e92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e96:	f003 0301 	and.w	r3, r3, #1
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9e:	4b22      	ldr	r3, [pc, #136]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000ea0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea4:	4a20      	ldr	r2, [pc, #128]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000ea6:	f043 0302 	orr.w	r3, r3, #2
 8000eaa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eae:	4b1e      	ldr	r3, [pc, #120]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000eb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eb4:	f003 0302 	and.w	r3, r3, #2
 8000eb8:	60bb      	str	r3, [r7, #8]
 8000eba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec2:	4a19      	ldr	r2, [pc, #100]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000ec4:	f043 0308 	orr.w	r3, r3, #8
 8000ec8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ecc:	4b16      	ldr	r3, [pc, #88]	@ (8000f28 <MX_GPIO_Init+0x118>)
 8000ece:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed2:	f003 0308 	and.w	r3, r3, #8
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000eda:	2200      	movs	r2, #0
 8000edc:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000ee0:	4812      	ldr	r0, [pc, #72]	@ (8000f2c <MX_GPIO_Init+0x11c>)
 8000ee2:	f001 fee7 	bl	8002cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ee6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eec:	2300      	movs	r3, #0
 8000eee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ef4:	f107 031c 	add.w	r3, r7, #28
 8000ef8:	4619      	mov	r1, r3
 8000efa:	480d      	ldr	r0, [pc, #52]	@ (8000f30 <MX_GPIO_Init+0x120>)
 8000efc:	f001 fd2a 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8000f00:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000f04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f06:	2301      	movs	r3, #1
 8000f08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f12:	f107 031c 	add.w	r3, r7, #28
 8000f16:	4619      	mov	r1, r3
 8000f18:	4804      	ldr	r0, [pc, #16]	@ (8000f2c <MX_GPIO_Init+0x11c>)
 8000f1a:	f001 fd1b 	bl	8002954 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f1e:	bf00      	nop
 8000f20:	3730      	adds	r7, #48	@ 0x30
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	58024400 	.word	0x58024400
 8000f2c:	58020400 	.word	0x58020400
 8000f30:	58020800 	.word	0x58020800

08000f34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f38:	b672      	cpsid	i
}
 8000f3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f3c:	bf00      	nop
 8000f3e:	e7fd      	b.n	8000f3c <Error_Handler+0x8>

08000f40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f46:	4b0a      	ldr	r3, [pc, #40]	@ (8000f70 <HAL_MspInit+0x30>)
 8000f48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f4c:	4a08      	ldr	r2, [pc, #32]	@ (8000f70 <HAL_MspInit+0x30>)
 8000f4e:	f043 0302 	orr.w	r3, r3, #2
 8000f52:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000f56:	4b06      	ldr	r3, [pc, #24]	@ (8000f70 <HAL_MspInit+0x30>)
 8000f58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f5c:	f003 0302 	and.w	r3, r3, #2
 8000f60:	607b      	str	r3, [r7, #4]
 8000f62:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f64:	bf00      	nop
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	58024400 	.word	0x58024400

08000f74 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b0ba      	sub	sp, #232	@ 0xe8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f8c:	f107 0310 	add.w	r3, r7, #16
 8000f90:	22c0      	movs	r2, #192	@ 0xc0
 8000f92:	2100      	movs	r1, #0
 8000f94:	4618      	mov	r0, r3
 8000f96:	f007 fec5 	bl	8008d24 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a31      	ldr	r2, [pc, #196]	@ (8001064 <HAL_FDCAN_MspInit+0xf0>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d15b      	bne.n	800105c <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000fa4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000fa8:	f04f 0300 	mov.w	r3, #0
 8000fac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000fb0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fb8:	f107 0310 	add.w	r3, r7, #16
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f002 ff01 	bl	8003dc4 <HAL_RCCEx_PeriphCLKConfig>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000fc8:	f7ff ffb4 	bl	8000f34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000fcc:	4b26      	ldr	r3, [pc, #152]	@ (8001068 <HAL_FDCAN_MspInit+0xf4>)
 8000fce:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000fd2:	4a25      	ldr	r2, [pc, #148]	@ (8001068 <HAL_FDCAN_MspInit+0xf4>)
 8000fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fd8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000fdc:	4b22      	ldr	r3, [pc, #136]	@ (8001068 <HAL_FDCAN_MspInit+0xf4>)
 8000fde:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fea:	4b1f      	ldr	r3, [pc, #124]	@ (8001068 <HAL_FDCAN_MspInit+0xf4>)
 8000fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8001068 <HAL_FDCAN_MspInit+0xf4>)
 8000ff2:	f043 0308 	orr.w	r3, r3, #8
 8000ff6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ffa:	4b1b      	ldr	r3, [pc, #108]	@ (8001068 <HAL_FDCAN_MspInit+0xf4>)
 8000ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001000:	f003 0308 	and.w	r3, r3, #8
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8001008:	2301      	movs	r3, #1
 800100a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100e:	2302      	movs	r3, #2
 8001010:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800101a:	2303      	movs	r3, #3
 800101c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001020:	2309      	movs	r3, #9
 8001022:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 8001026:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800102a:	4619      	mov	r1, r3
 800102c:	480f      	ldr	r0, [pc, #60]	@ (800106c <HAL_FDCAN_MspInit+0xf8>)
 800102e:	f001 fc91 	bl	8002954 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 8001032:	2302      	movs	r3, #2
 8001034:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001038:	2302      	movs	r3, #2
 800103a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800103e:	2301      	movs	r3, #1
 8001040:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001044:	2303      	movs	r3, #3
 8001046:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800104a:	2309      	movs	r3, #9
 800104c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8001050:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001054:	4619      	mov	r1, r3
 8001056:	4805      	ldr	r0, [pc, #20]	@ (800106c <HAL_FDCAN_MspInit+0xf8>)
 8001058:	f001 fc7c 	bl	8002954 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800105c:	bf00      	nop
 800105e:	37e8      	adds	r7, #232	@ 0xe8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	4000a000 	.word	0x4000a000
 8001068:	58024400 	.word	0x58024400
 800106c:	58020c00 	.word	0x58020c00

08001070 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a16      	ldr	r2, [pc, #88]	@ (80010d8 <HAL_TIM_Base_MspInit+0x68>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d10f      	bne.n	80010a2 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001082:	4b16      	ldr	r3, [pc, #88]	@ (80010dc <HAL_TIM_Base_MspInit+0x6c>)
 8001084:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001088:	4a14      	ldr	r2, [pc, #80]	@ (80010dc <HAL_TIM_Base_MspInit+0x6c>)
 800108a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800108e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001092:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <HAL_TIM_Base_MspInit+0x6c>)
 8001094:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001098:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80010a0:	e013      	b.n	80010ca <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a0e      	ldr	r2, [pc, #56]	@ (80010e0 <HAL_TIM_Base_MspInit+0x70>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d10e      	bne.n	80010ca <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <HAL_TIM_Base_MspInit+0x6c>)
 80010ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010b2:	4a0a      	ldr	r2, [pc, #40]	@ (80010dc <HAL_TIM_Base_MspInit+0x6c>)
 80010b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80010bc:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <HAL_TIM_Base_MspInit+0x6c>)
 80010be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	68bb      	ldr	r3, [r7, #8]
}
 80010ca:	bf00      	nop
 80010cc:	3714      	adds	r7, #20
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	40001c00 	.word	0x40001c00
 80010dc:	58024400 	.word	0x58024400
 80010e0:	40002000 	.word	0x40002000

080010e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b08a      	sub	sp, #40	@ 0x28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a26      	ldr	r2, [pc, #152]	@ (800119c <HAL_TIM_MspPostInit+0xb8>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d120      	bne.n	8001148 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001106:	4b26      	ldr	r3, [pc, #152]	@ (80011a0 <HAL_TIM_MspPostInit+0xbc>)
 8001108:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800110c:	4a24      	ldr	r2, [pc, #144]	@ (80011a0 <HAL_TIM_MspPostInit+0xbc>)
 800110e:	f043 0320 	orr.w	r3, r3, #32
 8001112:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001116:	4b22      	ldr	r3, [pc, #136]	@ (80011a0 <HAL_TIM_MspPostInit+0xbc>)
 8001118:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800111c:	f003 0320 	and.w	r3, r3, #32
 8001120:	613b      	str	r3, [r7, #16]
 8001122:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001124:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112a:	2302      	movs	r3, #2
 800112c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001132:	2300      	movs	r3, #0
 8001134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001136:	2309      	movs	r3, #9
 8001138:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800113a:	f107 0314 	add.w	r3, r7, #20
 800113e:	4619      	mov	r1, r3
 8001140:	4818      	ldr	r0, [pc, #96]	@ (80011a4 <HAL_TIM_MspPostInit+0xc0>)
 8001142:	f001 fc07 	bl	8002954 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001146:	e024      	b.n	8001192 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a16      	ldr	r2, [pc, #88]	@ (80011a8 <HAL_TIM_MspPostInit+0xc4>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d11f      	bne.n	8001192 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001152:	4b13      	ldr	r3, [pc, #76]	@ (80011a0 <HAL_TIM_MspPostInit+0xbc>)
 8001154:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001158:	4a11      	ldr	r2, [pc, #68]	@ (80011a0 <HAL_TIM_MspPostInit+0xbc>)
 800115a:	f043 0320 	orr.w	r3, r3, #32
 800115e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001162:	4b0f      	ldr	r3, [pc, #60]	@ (80011a0 <HAL_TIM_MspPostInit+0xbc>)
 8001164:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001168:	f003 0320 	and.w	r3, r3, #32
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001170:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001174:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001176:	2302      	movs	r3, #2
 8001178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117e:	2300      	movs	r3, #0
 8001180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001182:	2309      	movs	r3, #9
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	4619      	mov	r1, r3
 800118c:	4805      	ldr	r0, [pc, #20]	@ (80011a4 <HAL_TIM_MspPostInit+0xc0>)
 800118e:	f001 fbe1 	bl	8002954 <HAL_GPIO_Init>
}
 8001192:	bf00      	nop
 8001194:	3728      	adds	r7, #40	@ 0x28
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40001c00 	.word	0x40001c00
 80011a0:	58024400 	.word	0x58024400
 80011a4:	58021400 	.word	0x58021400
 80011a8:	40002000 	.word	0x40002000

080011ac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b0bc      	sub	sp, #240	@ 0xf0
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
 80011be:	609a      	str	r2, [r3, #8]
 80011c0:	60da      	str	r2, [r3, #12]
 80011c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011c4:	f107 0318 	add.w	r3, r7, #24
 80011c8:	22c0      	movs	r2, #192	@ 0xc0
 80011ca:	2100      	movs	r1, #0
 80011cc:	4618      	mov	r0, r3
 80011ce:	f007 fda9 	bl	8008d24 <memset>
  if(huart->Instance==USART2)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a55      	ldr	r2, [pc, #340]	@ (800132c <HAL_UART_MspInit+0x180>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d14e      	bne.n	800127a <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011dc:	f04f 0202 	mov.w	r2, #2
 80011e0:	f04f 0300 	mov.w	r3, #0
 80011e4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80011e8:	2300      	movs	r3, #0
 80011ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011ee:	f107 0318 	add.w	r3, r7, #24
 80011f2:	4618      	mov	r0, r3
 80011f4:	f002 fde6 	bl	8003dc4 <HAL_RCCEx_PeriphCLKConfig>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80011fe:	f7ff fe99 	bl	8000f34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001202:	4b4b      	ldr	r3, [pc, #300]	@ (8001330 <HAL_UART_MspInit+0x184>)
 8001204:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001208:	4a49      	ldr	r2, [pc, #292]	@ (8001330 <HAL_UART_MspInit+0x184>)
 800120a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800120e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001212:	4b47      	ldr	r3, [pc, #284]	@ (8001330 <HAL_UART_MspInit+0x184>)
 8001214:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800121c:	617b      	str	r3, [r7, #20]
 800121e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001220:	4b43      	ldr	r3, [pc, #268]	@ (8001330 <HAL_UART_MspInit+0x184>)
 8001222:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001226:	4a42      	ldr	r2, [pc, #264]	@ (8001330 <HAL_UART_MspInit+0x184>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001230:	4b3f      	ldr	r3, [pc, #252]	@ (8001330 <HAL_UART_MspInit+0x184>)
 8001232:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	613b      	str	r3, [r7, #16]
 800123c:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800123e:	230c      	movs	r3, #12
 8001240:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001244:	2302      	movs	r3, #2
 8001246:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001250:	2300      	movs	r3, #0
 8001252:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001256:	2307      	movs	r3, #7
 8001258:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001260:	4619      	mov	r1, r3
 8001262:	4834      	ldr	r0, [pc, #208]	@ (8001334 <HAL_UART_MspInit+0x188>)
 8001264:	f001 fb76 	bl	8002954 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001268:	2200      	movs	r2, #0
 800126a:	2100      	movs	r1, #0
 800126c:	2026      	movs	r0, #38	@ 0x26
 800126e:	f000 fa74 	bl	800175a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001272:	2026      	movs	r0, #38	@ 0x26
 8001274:	f000 fa8b 	bl	800178e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001278:	e053      	b.n	8001322 <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a2e      	ldr	r2, [pc, #184]	@ (8001338 <HAL_UART_MspInit+0x18c>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d14e      	bne.n	8001322 <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001284:	f04f 0202 	mov.w	r2, #2
 8001288:	f04f 0300 	mov.w	r3, #0
 800128c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001290:	2300      	movs	r3, #0
 8001292:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001296:	f107 0318 	add.w	r3, r7, #24
 800129a:	4618      	mov	r0, r3
 800129c:	f002 fd92 	bl	8003dc4 <HAL_RCCEx_PeriphCLKConfig>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <HAL_UART_MspInit+0xfe>
      Error_Handler();
 80012a6:	f7ff fe45 	bl	8000f34 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80012aa:	4b21      	ldr	r3, [pc, #132]	@ (8001330 <HAL_UART_MspInit+0x184>)
 80012ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012b0:	4a1f      	ldr	r2, [pc, #124]	@ (8001330 <HAL_UART_MspInit+0x184>)
 80012b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012b6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001330 <HAL_UART_MspInit+0x184>)
 80012bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c8:	4b19      	ldr	r3, [pc, #100]	@ (8001330 <HAL_UART_MspInit+0x184>)
 80012ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ce:	4a18      	ldr	r2, [pc, #96]	@ (8001330 <HAL_UART_MspInit+0x184>)
 80012d0:	f043 0308 	orr.w	r3, r3, #8
 80012d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012d8:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <HAL_UART_MspInit+0x184>)
 80012da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012de:	f003 0308 	and.w	r3, r3, #8
 80012e2:	60bb      	str	r3, [r7, #8]
 80012e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80012e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ee:	2302      	movs	r3, #2
 80012f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fa:	2300      	movs	r3, #0
 80012fc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001300:	2307      	movs	r3, #7
 8001302:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001306:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800130a:	4619      	mov	r1, r3
 800130c:	480b      	ldr	r0, [pc, #44]	@ (800133c <HAL_UART_MspInit+0x190>)
 800130e:	f001 fb21 	bl	8002954 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001312:	2200      	movs	r2, #0
 8001314:	2100      	movs	r1, #0
 8001316:	2027      	movs	r0, #39	@ 0x27
 8001318:	f000 fa1f 	bl	800175a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800131c:	2027      	movs	r0, #39	@ 0x27
 800131e:	f000 fa36 	bl	800178e <HAL_NVIC_EnableIRQ>
}
 8001322:	bf00      	nop
 8001324:	37f0      	adds	r7, #240	@ 0xf0
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40004400 	.word	0x40004400
 8001330:	58024400 	.word	0x58024400
 8001334:	58020000 	.word	0x58020000
 8001338:	40004800 	.word	0x40004800
 800133c:	58020c00 	.word	0x58020c00

08001340 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <NMI_Handler+0x4>

08001348 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <HardFault_Handler+0x4>

08001350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <MemManage_Handler+0x4>

08001358 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800135c:	bf00      	nop
 800135e:	e7fd      	b.n	800135c <BusFault_Handler+0x4>

08001360 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001364:	bf00      	nop
 8001366:	e7fd      	b.n	8001364 <UsageFault_Handler+0x4>

08001368 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr

08001376 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001376:	b480      	push	{r7}
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001396:	f000 f8b5 	bl	8001504 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013a4:	4802      	ldr	r0, [pc, #8]	@ (80013b0 <USART2_IRQHandler+0x10>)
 80013a6:	f005 f959 	bl	800665c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	24000164 	.word	0x24000164

080013b4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80013b8:	4802      	ldr	r0, [pc, #8]	@ (80013c4 <USART3_IRQHandler+0x10>)
 80013ba:	f005 f94f 	bl	800665c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	240001f8 	.word	0x240001f8

080013c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80013c8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001404 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80013cc:	f7ff f9d0 	bl	8000770 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013d0:	f7ff f920 	bl	8000614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013d4:	480c      	ldr	r0, [pc, #48]	@ (8001408 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013d6:	490d      	ldr	r1, [pc, #52]	@ (800140c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001410 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013dc:	e002      	b.n	80013e4 <LoopCopyDataInit>

080013de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013e2:	3304      	adds	r3, #4

080013e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e8:	d3f9      	bcc.n	80013de <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001414 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001418 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f0:	e001      	b.n	80013f6 <LoopFillZerobss>

080013f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013f4:	3204      	adds	r2, #4

080013f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f8:	d3fb      	bcc.n	80013f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013fa:	f007 fc9b 	bl	8008d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013fe:	f7ff faa5 	bl	800094c <main>
  bx  lr
 8001402:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001404:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001408:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800140c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001410:	08008e64 	.word	0x08008e64
  ldr r2, =_sbss
 8001414:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001418:	240004d4 	.word	0x240004d4

0800141c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800141c:	e7fe      	b.n	800141c <ADC3_IRQHandler>
	...

08001420 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001426:	2003      	movs	r0, #3
 8001428:	f000 f98c 	bl	8001744 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800142c:	f002 faf4 	bl	8003a18 <HAL_RCC_GetSysClockFreq>
 8001430:	4602      	mov	r2, r0
 8001432:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <HAL_Init+0x68>)
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	0a1b      	lsrs	r3, r3, #8
 8001438:	f003 030f 	and.w	r3, r3, #15
 800143c:	4913      	ldr	r1, [pc, #76]	@ (800148c <HAL_Init+0x6c>)
 800143e:	5ccb      	ldrb	r3, [r1, r3]
 8001440:	f003 031f 	and.w	r3, r3, #31
 8001444:	fa22 f303 	lsr.w	r3, r2, r3
 8001448:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800144a:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <HAL_Init+0x68>)
 800144c:	699b      	ldr	r3, [r3, #24]
 800144e:	f003 030f 	and.w	r3, r3, #15
 8001452:	4a0e      	ldr	r2, [pc, #56]	@ (800148c <HAL_Init+0x6c>)
 8001454:	5cd3      	ldrb	r3, [r2, r3]
 8001456:	f003 031f 	and.w	r3, r3, #31
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	fa22 f303 	lsr.w	r3, r2, r3
 8001460:	4a0b      	ldr	r2, [pc, #44]	@ (8001490 <HAL_Init+0x70>)
 8001462:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001464:	4a0b      	ldr	r2, [pc, #44]	@ (8001494 <HAL_Init+0x74>)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800146a:	200f      	movs	r0, #15
 800146c:	f000 f814 	bl	8001498 <HAL_InitTick>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e002      	b.n	8001480 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800147a:	f7ff fd61 	bl	8000f40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800147e:	2300      	movs	r3, #0
}
 8001480:	4618      	mov	r0, r3
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	58024400 	.word	0x58024400
 800148c:	08008e1c 	.word	0x08008e1c
 8001490:	24000004 	.word	0x24000004
 8001494:	24000000 	.word	0x24000000

08001498 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80014a0:	4b15      	ldr	r3, [pc, #84]	@ (80014f8 <HAL_InitTick+0x60>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d101      	bne.n	80014ac <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e021      	b.n	80014f0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80014ac:	4b13      	ldr	r3, [pc, #76]	@ (80014fc <HAL_InitTick+0x64>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b11      	ldr	r3, [pc, #68]	@ (80014f8 <HAL_InitTick+0x60>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	4619      	mov	r1, r3
 80014b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80014be:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 f971 	bl	80017aa <HAL_SYSTICK_Config>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e00e      	b.n	80014f0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b0f      	cmp	r3, #15
 80014d6:	d80a      	bhi.n	80014ee <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014d8:	2200      	movs	r2, #0
 80014da:	6879      	ldr	r1, [r7, #4]
 80014dc:	f04f 30ff 	mov.w	r0, #4294967295
 80014e0:	f000 f93b 	bl	800175a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014e4:	4a06      	ldr	r2, [pc, #24]	@ (8001500 <HAL_InitTick+0x68>)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
 80014ec:	e000      	b.n	80014f0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	2400000c 	.word	0x2400000c
 80014fc:	24000000 	.word	0x24000000
 8001500:	24000008 	.word	0x24000008

08001504 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001508:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <HAL_IncTick+0x20>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	461a      	mov	r2, r3
 800150e:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <HAL_IncTick+0x24>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4413      	add	r3, r2
 8001514:	4a04      	ldr	r2, [pc, #16]	@ (8001528 <HAL_IncTick+0x24>)
 8001516:	6013      	str	r3, [r2, #0]
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	2400000c 	.word	0x2400000c
 8001528:	240004d0 	.word	0x240004d0

0800152c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  return uwTick;
 8001530:	4b03      	ldr	r3, [pc, #12]	@ (8001540 <HAL_GetTick+0x14>)
 8001532:	681b      	ldr	r3, [r3, #0]
}
 8001534:	4618      	mov	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	240004d0 	.word	0x240004d0

08001544 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800154c:	f7ff ffee 	bl	800152c <HAL_GetTick>
 8001550:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800155c:	d005      	beq.n	800156a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800155e:	4b0a      	ldr	r3, [pc, #40]	@ (8001588 <HAL_Delay+0x44>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	461a      	mov	r2, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	4413      	add	r3, r2
 8001568:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800156a:	bf00      	nop
 800156c:	f7ff ffde 	bl	800152c <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	68fa      	ldr	r2, [r7, #12]
 8001578:	429a      	cmp	r2, r3
 800157a:	d8f7      	bhi.n	800156c <HAL_Delay+0x28>
  {
  }
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	2400000c 	.word	0x2400000c

0800158c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001590:	4b03      	ldr	r3, [pc, #12]	@ (80015a0 <HAL_GetREVID+0x14>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	0c1b      	lsrs	r3, r3, #16
}
 8001596:	4618      	mov	r0, r3
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	5c001000 	.word	0x5c001000

080015a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f003 0307 	and.w	r3, r3, #7
 80015b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015b4:	4b0b      	ldr	r3, [pc, #44]	@ (80015e4 <__NVIC_SetPriorityGrouping+0x40>)
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ba:	68ba      	ldr	r2, [r7, #8]
 80015bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015c0:	4013      	ands	r3, r2
 80015c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80015cc:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <__NVIC_SetPriorityGrouping+0x44>)
 80015ce:	4313      	orrs	r3, r2
 80015d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015d2:	4a04      	ldr	r2, [pc, #16]	@ (80015e4 <__NVIC_SetPriorityGrouping+0x40>)
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	60d3      	str	r3, [r2, #12]
}
 80015d8:	bf00      	nop
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	e000ed00 	.word	0xe000ed00
 80015e8:	05fa0000 	.word	0x05fa0000

080015ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f0:	4b04      	ldr	r3, [pc, #16]	@ (8001604 <__NVIC_GetPriorityGrouping+0x18>)
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	0a1b      	lsrs	r3, r3, #8
 80015f6:	f003 0307 	and.w	r3, r3, #7
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001612:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001616:	2b00      	cmp	r3, #0
 8001618:	db0b      	blt.n	8001632 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800161a:	88fb      	ldrh	r3, [r7, #6]
 800161c:	f003 021f 	and.w	r2, r3, #31
 8001620:	4907      	ldr	r1, [pc, #28]	@ (8001640 <__NVIC_EnableIRQ+0x38>)
 8001622:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001626:	095b      	lsrs	r3, r3, #5
 8001628:	2001      	movs	r0, #1
 800162a:	fa00 f202 	lsl.w	r2, r0, r2
 800162e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	e000e100 	.word	0xe000e100

08001644 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	6039      	str	r1, [r7, #0]
 800164e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001650:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001654:	2b00      	cmp	r3, #0
 8001656:	db0a      	blt.n	800166e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	b2da      	uxtb	r2, r3
 800165c:	490c      	ldr	r1, [pc, #48]	@ (8001690 <__NVIC_SetPriority+0x4c>)
 800165e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001662:	0112      	lsls	r2, r2, #4
 8001664:	b2d2      	uxtb	r2, r2
 8001666:	440b      	add	r3, r1
 8001668:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800166c:	e00a      	b.n	8001684 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	b2da      	uxtb	r2, r3
 8001672:	4908      	ldr	r1, [pc, #32]	@ (8001694 <__NVIC_SetPriority+0x50>)
 8001674:	88fb      	ldrh	r3, [r7, #6]
 8001676:	f003 030f 	and.w	r3, r3, #15
 800167a:	3b04      	subs	r3, #4
 800167c:	0112      	lsls	r2, r2, #4
 800167e:	b2d2      	uxtb	r2, r2
 8001680:	440b      	add	r3, r1
 8001682:	761a      	strb	r2, [r3, #24]
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	e000e100 	.word	0xe000e100
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001698:	b480      	push	{r7}
 800169a:	b089      	sub	sp, #36	@ 0x24
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f003 0307 	and.w	r3, r3, #7
 80016aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	f1c3 0307 	rsb	r3, r3, #7
 80016b2:	2b04      	cmp	r3, #4
 80016b4:	bf28      	it	cs
 80016b6:	2304      	movcs	r3, #4
 80016b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	3304      	adds	r3, #4
 80016be:	2b06      	cmp	r3, #6
 80016c0:	d902      	bls.n	80016c8 <NVIC_EncodePriority+0x30>
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	3b03      	subs	r3, #3
 80016c6:	e000      	b.n	80016ca <NVIC_EncodePriority+0x32>
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016cc:	f04f 32ff 	mov.w	r2, #4294967295
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	fa02 f303 	lsl.w	r3, r2, r3
 80016d6:	43da      	mvns	r2, r3
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	401a      	ands	r2, r3
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016e0:	f04f 31ff 	mov.w	r1, #4294967295
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ea:	43d9      	mvns	r1, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f0:	4313      	orrs	r3, r2
         );
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3724      	adds	r7, #36	@ 0x24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
	...

08001700 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	3b01      	subs	r3, #1
 800170c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001710:	d301      	bcc.n	8001716 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001712:	2301      	movs	r3, #1
 8001714:	e00f      	b.n	8001736 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001716:	4a0a      	ldr	r2, [pc, #40]	@ (8001740 <SysTick_Config+0x40>)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	3b01      	subs	r3, #1
 800171c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800171e:	210f      	movs	r1, #15
 8001720:	f04f 30ff 	mov.w	r0, #4294967295
 8001724:	f7ff ff8e 	bl	8001644 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001728:	4b05      	ldr	r3, [pc, #20]	@ (8001740 <SysTick_Config+0x40>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800172e:	4b04      	ldr	r3, [pc, #16]	@ (8001740 <SysTick_Config+0x40>)
 8001730:	2207      	movs	r2, #7
 8001732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	e000e010 	.word	0xe000e010

08001744 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff ff29 	bl	80015a4 <__NVIC_SetPriorityGrouping>
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b086      	sub	sp, #24
 800175e:	af00      	add	r7, sp, #0
 8001760:	4603      	mov	r3, r0
 8001762:	60b9      	str	r1, [r7, #8]
 8001764:	607a      	str	r2, [r7, #4]
 8001766:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001768:	f7ff ff40 	bl	80015ec <__NVIC_GetPriorityGrouping>
 800176c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	68b9      	ldr	r1, [r7, #8]
 8001772:	6978      	ldr	r0, [r7, #20]
 8001774:	f7ff ff90 	bl	8001698 <NVIC_EncodePriority>
 8001778:	4602      	mov	r2, r0
 800177a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800177e:	4611      	mov	r1, r2
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff ff5f 	bl	8001644 <__NVIC_SetPriority>
}
 8001786:	bf00      	nop
 8001788:	3718      	adds	r7, #24
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	4603      	mov	r3, r0
 8001796:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001798:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff33 	bl	8001608 <__NVIC_EnableIRQ>
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff ffa4 	bl	8001700 <SysTick_Config>
 80017b8:	4603      	mov	r3, r0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80017cc:	f7ff feae 	bl	800152c <HAL_GetTick>
 80017d0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e2dc      	b.n	8001d96 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d008      	beq.n	80017fa <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2280      	movs	r2, #128	@ 0x80
 80017ec:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e2cd      	b.n	8001d96 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a76      	ldr	r2, [pc, #472]	@ (80019d8 <HAL_DMA_Abort+0x214>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d04a      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a74      	ldr	r2, [pc, #464]	@ (80019dc <HAL_DMA_Abort+0x218>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d045      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a73      	ldr	r2, [pc, #460]	@ (80019e0 <HAL_DMA_Abort+0x21c>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d040      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a71      	ldr	r2, [pc, #452]	@ (80019e4 <HAL_DMA_Abort+0x220>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d03b      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a70      	ldr	r2, [pc, #448]	@ (80019e8 <HAL_DMA_Abort+0x224>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d036      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a6e      	ldr	r2, [pc, #440]	@ (80019ec <HAL_DMA_Abort+0x228>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d031      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a6d      	ldr	r2, [pc, #436]	@ (80019f0 <HAL_DMA_Abort+0x22c>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d02c      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a6b      	ldr	r2, [pc, #428]	@ (80019f4 <HAL_DMA_Abort+0x230>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d027      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a6a      	ldr	r2, [pc, #424]	@ (80019f8 <HAL_DMA_Abort+0x234>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d022      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a68      	ldr	r2, [pc, #416]	@ (80019fc <HAL_DMA_Abort+0x238>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d01d      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a67      	ldr	r2, [pc, #412]	@ (8001a00 <HAL_DMA_Abort+0x23c>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d018      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a65      	ldr	r2, [pc, #404]	@ (8001a04 <HAL_DMA_Abort+0x240>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d013      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a64      	ldr	r2, [pc, #400]	@ (8001a08 <HAL_DMA_Abort+0x244>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d00e      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a62      	ldr	r2, [pc, #392]	@ (8001a0c <HAL_DMA_Abort+0x248>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d009      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a61      	ldr	r2, [pc, #388]	@ (8001a10 <HAL_DMA_Abort+0x24c>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d004      	beq.n	800189a <HAL_DMA_Abort+0xd6>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a5f      	ldr	r2, [pc, #380]	@ (8001a14 <HAL_DMA_Abort+0x250>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d101      	bne.n	800189e <HAL_DMA_Abort+0xda>
 800189a:	2301      	movs	r3, #1
 800189c:	e000      	b.n	80018a0 <HAL_DMA_Abort+0xdc>
 800189e:	2300      	movs	r3, #0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d013      	beq.n	80018cc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f022 021e 	bic.w	r2, r2, #30
 80018b2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	695a      	ldr	r2, [r3, #20]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80018c2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	617b      	str	r3, [r7, #20]
 80018ca:	e00a      	b.n	80018e2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f022 020e 	bic.w	r2, r2, #14
 80018da:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a3c      	ldr	r2, [pc, #240]	@ (80019d8 <HAL_DMA_Abort+0x214>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d072      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a3a      	ldr	r2, [pc, #232]	@ (80019dc <HAL_DMA_Abort+0x218>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d06d      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a39      	ldr	r2, [pc, #228]	@ (80019e0 <HAL_DMA_Abort+0x21c>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d068      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a37      	ldr	r2, [pc, #220]	@ (80019e4 <HAL_DMA_Abort+0x220>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d063      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a36      	ldr	r2, [pc, #216]	@ (80019e8 <HAL_DMA_Abort+0x224>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d05e      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a34      	ldr	r2, [pc, #208]	@ (80019ec <HAL_DMA_Abort+0x228>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d059      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a33      	ldr	r2, [pc, #204]	@ (80019f0 <HAL_DMA_Abort+0x22c>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d054      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a31      	ldr	r2, [pc, #196]	@ (80019f4 <HAL_DMA_Abort+0x230>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d04f      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a30      	ldr	r2, [pc, #192]	@ (80019f8 <HAL_DMA_Abort+0x234>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d04a      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a2e      	ldr	r2, [pc, #184]	@ (80019fc <HAL_DMA_Abort+0x238>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d045      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a2d      	ldr	r2, [pc, #180]	@ (8001a00 <HAL_DMA_Abort+0x23c>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d040      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a2b      	ldr	r2, [pc, #172]	@ (8001a04 <HAL_DMA_Abort+0x240>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d03b      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a2a      	ldr	r2, [pc, #168]	@ (8001a08 <HAL_DMA_Abort+0x244>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d036      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a28      	ldr	r2, [pc, #160]	@ (8001a0c <HAL_DMA_Abort+0x248>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d031      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a27      	ldr	r2, [pc, #156]	@ (8001a10 <HAL_DMA_Abort+0x24c>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d02c      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a25      	ldr	r2, [pc, #148]	@ (8001a14 <HAL_DMA_Abort+0x250>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d027      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a24      	ldr	r2, [pc, #144]	@ (8001a18 <HAL_DMA_Abort+0x254>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d022      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a22      	ldr	r2, [pc, #136]	@ (8001a1c <HAL_DMA_Abort+0x258>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d01d      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a21      	ldr	r2, [pc, #132]	@ (8001a20 <HAL_DMA_Abort+0x25c>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d018      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a1f      	ldr	r2, [pc, #124]	@ (8001a24 <HAL_DMA_Abort+0x260>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d013      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a1e      	ldr	r2, [pc, #120]	@ (8001a28 <HAL_DMA_Abort+0x264>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d00e      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a2c <HAL_DMA_Abort+0x268>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d009      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a1b      	ldr	r2, [pc, #108]	@ (8001a30 <HAL_DMA_Abort+0x26c>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d004      	beq.n	80019d2 <HAL_DMA_Abort+0x20e>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a19      	ldr	r2, [pc, #100]	@ (8001a34 <HAL_DMA_Abort+0x270>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d132      	bne.n	8001a38 <HAL_DMA_Abort+0x274>
 80019d2:	2301      	movs	r3, #1
 80019d4:	e031      	b.n	8001a3a <HAL_DMA_Abort+0x276>
 80019d6:	bf00      	nop
 80019d8:	40020010 	.word	0x40020010
 80019dc:	40020028 	.word	0x40020028
 80019e0:	40020040 	.word	0x40020040
 80019e4:	40020058 	.word	0x40020058
 80019e8:	40020070 	.word	0x40020070
 80019ec:	40020088 	.word	0x40020088
 80019f0:	400200a0 	.word	0x400200a0
 80019f4:	400200b8 	.word	0x400200b8
 80019f8:	40020410 	.word	0x40020410
 80019fc:	40020428 	.word	0x40020428
 8001a00:	40020440 	.word	0x40020440
 8001a04:	40020458 	.word	0x40020458
 8001a08:	40020470 	.word	0x40020470
 8001a0c:	40020488 	.word	0x40020488
 8001a10:	400204a0 	.word	0x400204a0
 8001a14:	400204b8 	.word	0x400204b8
 8001a18:	58025408 	.word	0x58025408
 8001a1c:	5802541c 	.word	0x5802541c
 8001a20:	58025430 	.word	0x58025430
 8001a24:	58025444 	.word	0x58025444
 8001a28:	58025458 	.word	0x58025458
 8001a2c:	5802546c 	.word	0x5802546c
 8001a30:	58025480 	.word	0x58025480
 8001a34:	58025494 	.word	0x58025494
 8001a38:	2300      	movs	r3, #0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d007      	beq.n	8001a4e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a6d      	ldr	r2, [pc, #436]	@ (8001c08 <HAL_DMA_Abort+0x444>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d04a      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a6b      	ldr	r2, [pc, #428]	@ (8001c0c <HAL_DMA_Abort+0x448>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d045      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a6a      	ldr	r2, [pc, #424]	@ (8001c10 <HAL_DMA_Abort+0x44c>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d040      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a68      	ldr	r2, [pc, #416]	@ (8001c14 <HAL_DMA_Abort+0x450>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d03b      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a67      	ldr	r2, [pc, #412]	@ (8001c18 <HAL_DMA_Abort+0x454>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d036      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a65      	ldr	r2, [pc, #404]	@ (8001c1c <HAL_DMA_Abort+0x458>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d031      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a64      	ldr	r2, [pc, #400]	@ (8001c20 <HAL_DMA_Abort+0x45c>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d02c      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a62      	ldr	r2, [pc, #392]	@ (8001c24 <HAL_DMA_Abort+0x460>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d027      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a61      	ldr	r2, [pc, #388]	@ (8001c28 <HAL_DMA_Abort+0x464>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d022      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a5f      	ldr	r2, [pc, #380]	@ (8001c2c <HAL_DMA_Abort+0x468>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d01d      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a5e      	ldr	r2, [pc, #376]	@ (8001c30 <HAL_DMA_Abort+0x46c>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d018      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a5c      	ldr	r2, [pc, #368]	@ (8001c34 <HAL_DMA_Abort+0x470>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d013      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a5b      	ldr	r2, [pc, #364]	@ (8001c38 <HAL_DMA_Abort+0x474>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d00e      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a59      	ldr	r2, [pc, #356]	@ (8001c3c <HAL_DMA_Abort+0x478>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d009      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a58      	ldr	r2, [pc, #352]	@ (8001c40 <HAL_DMA_Abort+0x47c>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d004      	beq.n	8001aee <HAL_DMA_Abort+0x32a>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a56      	ldr	r2, [pc, #344]	@ (8001c44 <HAL_DMA_Abort+0x480>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d108      	bne.n	8001b00 <HAL_DMA_Abort+0x33c>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f022 0201 	bic.w	r2, r2, #1
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	e007      	b.n	8001b10 <HAL_DMA_Abort+0x34c>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f022 0201 	bic.w	r2, r2, #1
 8001b0e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001b10:	e013      	b.n	8001b3a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b12:	f7ff fd0b 	bl	800152c <HAL_GetTick>
 8001b16:	4602      	mov	r2, r0
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	2b05      	cmp	r3, #5
 8001b1e:	d90c      	bls.n	8001b3a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2220      	movs	r2, #32
 8001b24:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2203      	movs	r2, #3
 8001b2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e12d      	b.n	8001d96 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1e5      	bne.n	8001b12 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a2f      	ldr	r2, [pc, #188]	@ (8001c08 <HAL_DMA_Abort+0x444>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d04a      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a2d      	ldr	r2, [pc, #180]	@ (8001c0c <HAL_DMA_Abort+0x448>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d045      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a2c      	ldr	r2, [pc, #176]	@ (8001c10 <HAL_DMA_Abort+0x44c>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d040      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a2a      	ldr	r2, [pc, #168]	@ (8001c14 <HAL_DMA_Abort+0x450>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d03b      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a29      	ldr	r2, [pc, #164]	@ (8001c18 <HAL_DMA_Abort+0x454>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d036      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a27      	ldr	r2, [pc, #156]	@ (8001c1c <HAL_DMA_Abort+0x458>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d031      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a26      	ldr	r2, [pc, #152]	@ (8001c20 <HAL_DMA_Abort+0x45c>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d02c      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a24      	ldr	r2, [pc, #144]	@ (8001c24 <HAL_DMA_Abort+0x460>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d027      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a23      	ldr	r2, [pc, #140]	@ (8001c28 <HAL_DMA_Abort+0x464>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d022      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a21      	ldr	r2, [pc, #132]	@ (8001c2c <HAL_DMA_Abort+0x468>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d01d      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a20      	ldr	r2, [pc, #128]	@ (8001c30 <HAL_DMA_Abort+0x46c>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d018      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a1e      	ldr	r2, [pc, #120]	@ (8001c34 <HAL_DMA_Abort+0x470>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d013      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a1d      	ldr	r2, [pc, #116]	@ (8001c38 <HAL_DMA_Abort+0x474>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d00e      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a1b      	ldr	r2, [pc, #108]	@ (8001c3c <HAL_DMA_Abort+0x478>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d009      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a1a      	ldr	r2, [pc, #104]	@ (8001c40 <HAL_DMA_Abort+0x47c>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d004      	beq.n	8001be6 <HAL_DMA_Abort+0x422>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a18      	ldr	r2, [pc, #96]	@ (8001c44 <HAL_DMA_Abort+0x480>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d101      	bne.n	8001bea <HAL_DMA_Abort+0x426>
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <HAL_DMA_Abort+0x428>
 8001bea:	2300      	movs	r3, #0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d02b      	beq.n	8001c48 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bfa:	f003 031f 	and.w	r3, r3, #31
 8001bfe:	223f      	movs	r2, #63	@ 0x3f
 8001c00:	409a      	lsls	r2, r3
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	609a      	str	r2, [r3, #8]
 8001c06:	e02a      	b.n	8001c5e <HAL_DMA_Abort+0x49a>
 8001c08:	40020010 	.word	0x40020010
 8001c0c:	40020028 	.word	0x40020028
 8001c10:	40020040 	.word	0x40020040
 8001c14:	40020058 	.word	0x40020058
 8001c18:	40020070 	.word	0x40020070
 8001c1c:	40020088 	.word	0x40020088
 8001c20:	400200a0 	.word	0x400200a0
 8001c24:	400200b8 	.word	0x400200b8
 8001c28:	40020410 	.word	0x40020410
 8001c2c:	40020428 	.word	0x40020428
 8001c30:	40020440 	.word	0x40020440
 8001c34:	40020458 	.word	0x40020458
 8001c38:	40020470 	.word	0x40020470
 8001c3c:	40020488 	.word	0x40020488
 8001c40:	400204a0 	.word	0x400204a0
 8001c44:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c4c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c52:	f003 031f 	and.w	r3, r3, #31
 8001c56:	2201      	movs	r2, #1
 8001c58:	409a      	lsls	r2, r3
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a4f      	ldr	r2, [pc, #316]	@ (8001da0 <HAL_DMA_Abort+0x5dc>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d072      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a4d      	ldr	r2, [pc, #308]	@ (8001da4 <HAL_DMA_Abort+0x5e0>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d06d      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a4c      	ldr	r2, [pc, #304]	@ (8001da8 <HAL_DMA_Abort+0x5e4>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d068      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a4a      	ldr	r2, [pc, #296]	@ (8001dac <HAL_DMA_Abort+0x5e8>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d063      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a49      	ldr	r2, [pc, #292]	@ (8001db0 <HAL_DMA_Abort+0x5ec>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d05e      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a47      	ldr	r2, [pc, #284]	@ (8001db4 <HAL_DMA_Abort+0x5f0>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d059      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a46      	ldr	r2, [pc, #280]	@ (8001db8 <HAL_DMA_Abort+0x5f4>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d054      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a44      	ldr	r2, [pc, #272]	@ (8001dbc <HAL_DMA_Abort+0x5f8>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d04f      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a43      	ldr	r2, [pc, #268]	@ (8001dc0 <HAL_DMA_Abort+0x5fc>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d04a      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a41      	ldr	r2, [pc, #260]	@ (8001dc4 <HAL_DMA_Abort+0x600>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d045      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a40      	ldr	r2, [pc, #256]	@ (8001dc8 <HAL_DMA_Abort+0x604>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d040      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a3e      	ldr	r2, [pc, #248]	@ (8001dcc <HAL_DMA_Abort+0x608>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d03b      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a3d      	ldr	r2, [pc, #244]	@ (8001dd0 <HAL_DMA_Abort+0x60c>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d036      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a3b      	ldr	r2, [pc, #236]	@ (8001dd4 <HAL_DMA_Abort+0x610>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d031      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a3a      	ldr	r2, [pc, #232]	@ (8001dd8 <HAL_DMA_Abort+0x614>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d02c      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a38      	ldr	r2, [pc, #224]	@ (8001ddc <HAL_DMA_Abort+0x618>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d027      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a37      	ldr	r2, [pc, #220]	@ (8001de0 <HAL_DMA_Abort+0x61c>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d022      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a35      	ldr	r2, [pc, #212]	@ (8001de4 <HAL_DMA_Abort+0x620>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d01d      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a34      	ldr	r2, [pc, #208]	@ (8001de8 <HAL_DMA_Abort+0x624>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d018      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a32      	ldr	r2, [pc, #200]	@ (8001dec <HAL_DMA_Abort+0x628>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d013      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a31      	ldr	r2, [pc, #196]	@ (8001df0 <HAL_DMA_Abort+0x62c>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d00e      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a2f      	ldr	r2, [pc, #188]	@ (8001df4 <HAL_DMA_Abort+0x630>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d009      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a2e      	ldr	r2, [pc, #184]	@ (8001df8 <HAL_DMA_Abort+0x634>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d004      	beq.n	8001d4e <HAL_DMA_Abort+0x58a>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a2c      	ldr	r2, [pc, #176]	@ (8001dfc <HAL_DMA_Abort+0x638>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d101      	bne.n	8001d52 <HAL_DMA_Abort+0x58e>
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <HAL_DMA_Abort+0x590>
 8001d52:	2300      	movs	r3, #0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d015      	beq.n	8001d84 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001d60:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d00c      	beq.n	8001d84 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d78:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001d82:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2201      	movs	r2, #1
 8001d88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3718      	adds	r7, #24
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40020010 	.word	0x40020010
 8001da4:	40020028 	.word	0x40020028
 8001da8:	40020040 	.word	0x40020040
 8001dac:	40020058 	.word	0x40020058
 8001db0:	40020070 	.word	0x40020070
 8001db4:	40020088 	.word	0x40020088
 8001db8:	400200a0 	.word	0x400200a0
 8001dbc:	400200b8 	.word	0x400200b8
 8001dc0:	40020410 	.word	0x40020410
 8001dc4:	40020428 	.word	0x40020428
 8001dc8:	40020440 	.word	0x40020440
 8001dcc:	40020458 	.word	0x40020458
 8001dd0:	40020470 	.word	0x40020470
 8001dd4:	40020488 	.word	0x40020488
 8001dd8:	400204a0 	.word	0x400204a0
 8001ddc:	400204b8 	.word	0x400204b8
 8001de0:	58025408 	.word	0x58025408
 8001de4:	5802541c 	.word	0x5802541c
 8001de8:	58025430 	.word	0x58025430
 8001dec:	58025444 	.word	0x58025444
 8001df0:	58025458 	.word	0x58025458
 8001df4:	5802546c 	.word	0x5802546c
 8001df8:	58025480 	.word	0x58025480
 8001dfc:	58025494 	.word	0x58025494

08001e00 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e237      	b.n	8002282 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d004      	beq.n	8001e28 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2280      	movs	r2, #128	@ 0x80
 8001e22:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e22c      	b.n	8002282 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a5c      	ldr	r2, [pc, #368]	@ (8001fa0 <HAL_DMA_Abort_IT+0x1a0>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d04a      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a5b      	ldr	r2, [pc, #364]	@ (8001fa4 <HAL_DMA_Abort_IT+0x1a4>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d045      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a59      	ldr	r2, [pc, #356]	@ (8001fa8 <HAL_DMA_Abort_IT+0x1a8>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d040      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a58      	ldr	r2, [pc, #352]	@ (8001fac <HAL_DMA_Abort_IT+0x1ac>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d03b      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a56      	ldr	r2, [pc, #344]	@ (8001fb0 <HAL_DMA_Abort_IT+0x1b0>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d036      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a55      	ldr	r2, [pc, #340]	@ (8001fb4 <HAL_DMA_Abort_IT+0x1b4>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d031      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a53      	ldr	r2, [pc, #332]	@ (8001fb8 <HAL_DMA_Abort_IT+0x1b8>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d02c      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a52      	ldr	r2, [pc, #328]	@ (8001fbc <HAL_DMA_Abort_IT+0x1bc>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d027      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a50      	ldr	r2, [pc, #320]	@ (8001fc0 <HAL_DMA_Abort_IT+0x1c0>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d022      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a4f      	ldr	r2, [pc, #316]	@ (8001fc4 <HAL_DMA_Abort_IT+0x1c4>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d01d      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a4d      	ldr	r2, [pc, #308]	@ (8001fc8 <HAL_DMA_Abort_IT+0x1c8>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d018      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a4c      	ldr	r2, [pc, #304]	@ (8001fcc <HAL_DMA_Abort_IT+0x1cc>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d013      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a4a      	ldr	r2, [pc, #296]	@ (8001fd0 <HAL_DMA_Abort_IT+0x1d0>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d00e      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a49      	ldr	r2, [pc, #292]	@ (8001fd4 <HAL_DMA_Abort_IT+0x1d4>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d009      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a47      	ldr	r2, [pc, #284]	@ (8001fd8 <HAL_DMA_Abort_IT+0x1d8>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d004      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xc8>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a46      	ldr	r2, [pc, #280]	@ (8001fdc <HAL_DMA_Abort_IT+0x1dc>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d101      	bne.n	8001ecc <HAL_DMA_Abort_IT+0xcc>
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e000      	b.n	8001ece <HAL_DMA_Abort_IT+0xce>
 8001ecc:	2300      	movs	r3, #0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f000 8086 	beq.w	8001fe0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2204      	movs	r2, #4
 8001ed8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a2f      	ldr	r2, [pc, #188]	@ (8001fa0 <HAL_DMA_Abort_IT+0x1a0>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d04a      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a2e      	ldr	r2, [pc, #184]	@ (8001fa4 <HAL_DMA_Abort_IT+0x1a4>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d045      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a2c      	ldr	r2, [pc, #176]	@ (8001fa8 <HAL_DMA_Abort_IT+0x1a8>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d040      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a2b      	ldr	r2, [pc, #172]	@ (8001fac <HAL_DMA_Abort_IT+0x1ac>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d03b      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a29      	ldr	r2, [pc, #164]	@ (8001fb0 <HAL_DMA_Abort_IT+0x1b0>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d036      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a28      	ldr	r2, [pc, #160]	@ (8001fb4 <HAL_DMA_Abort_IT+0x1b4>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d031      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a26      	ldr	r2, [pc, #152]	@ (8001fb8 <HAL_DMA_Abort_IT+0x1b8>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d02c      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a25      	ldr	r2, [pc, #148]	@ (8001fbc <HAL_DMA_Abort_IT+0x1bc>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d027      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a23      	ldr	r2, [pc, #140]	@ (8001fc0 <HAL_DMA_Abort_IT+0x1c0>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d022      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a22      	ldr	r2, [pc, #136]	@ (8001fc4 <HAL_DMA_Abort_IT+0x1c4>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d01d      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a20      	ldr	r2, [pc, #128]	@ (8001fc8 <HAL_DMA_Abort_IT+0x1c8>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d018      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a1f      	ldr	r2, [pc, #124]	@ (8001fcc <HAL_DMA_Abort_IT+0x1cc>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d013      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a1d      	ldr	r2, [pc, #116]	@ (8001fd0 <HAL_DMA_Abort_IT+0x1d0>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d00e      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a1c      	ldr	r2, [pc, #112]	@ (8001fd4 <HAL_DMA_Abort_IT+0x1d4>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d009      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a1a      	ldr	r2, [pc, #104]	@ (8001fd8 <HAL_DMA_Abort_IT+0x1d8>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d004      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x17c>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a19      	ldr	r2, [pc, #100]	@ (8001fdc <HAL_DMA_Abort_IT+0x1dc>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d108      	bne.n	8001f8e <HAL_DMA_Abort_IT+0x18e>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f022 0201 	bic.w	r2, r2, #1
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	e178      	b.n	8002280 <HAL_DMA_Abort_IT+0x480>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f022 0201 	bic.w	r2, r2, #1
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	e16f      	b.n	8002280 <HAL_DMA_Abort_IT+0x480>
 8001fa0:	40020010 	.word	0x40020010
 8001fa4:	40020028 	.word	0x40020028
 8001fa8:	40020040 	.word	0x40020040
 8001fac:	40020058 	.word	0x40020058
 8001fb0:	40020070 	.word	0x40020070
 8001fb4:	40020088 	.word	0x40020088
 8001fb8:	400200a0 	.word	0x400200a0
 8001fbc:	400200b8 	.word	0x400200b8
 8001fc0:	40020410 	.word	0x40020410
 8001fc4:	40020428 	.word	0x40020428
 8001fc8:	40020440 	.word	0x40020440
 8001fcc:	40020458 	.word	0x40020458
 8001fd0:	40020470 	.word	0x40020470
 8001fd4:	40020488 	.word	0x40020488
 8001fd8:	400204a0 	.word	0x400204a0
 8001fdc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 020e 	bic.w	r2, r2, #14
 8001fee:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a6c      	ldr	r2, [pc, #432]	@ (80021a8 <HAL_DMA_Abort_IT+0x3a8>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d04a      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a6b      	ldr	r2, [pc, #428]	@ (80021ac <HAL_DMA_Abort_IT+0x3ac>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d045      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a69      	ldr	r2, [pc, #420]	@ (80021b0 <HAL_DMA_Abort_IT+0x3b0>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d040      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a68      	ldr	r2, [pc, #416]	@ (80021b4 <HAL_DMA_Abort_IT+0x3b4>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d03b      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a66      	ldr	r2, [pc, #408]	@ (80021b8 <HAL_DMA_Abort_IT+0x3b8>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d036      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a65      	ldr	r2, [pc, #404]	@ (80021bc <HAL_DMA_Abort_IT+0x3bc>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d031      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a63      	ldr	r2, [pc, #396]	@ (80021c0 <HAL_DMA_Abort_IT+0x3c0>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d02c      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a62      	ldr	r2, [pc, #392]	@ (80021c4 <HAL_DMA_Abort_IT+0x3c4>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d027      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a60      	ldr	r2, [pc, #384]	@ (80021c8 <HAL_DMA_Abort_IT+0x3c8>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d022      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a5f      	ldr	r2, [pc, #380]	@ (80021cc <HAL_DMA_Abort_IT+0x3cc>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d01d      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a5d      	ldr	r2, [pc, #372]	@ (80021d0 <HAL_DMA_Abort_IT+0x3d0>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d018      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a5c      	ldr	r2, [pc, #368]	@ (80021d4 <HAL_DMA_Abort_IT+0x3d4>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d013      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a5a      	ldr	r2, [pc, #360]	@ (80021d8 <HAL_DMA_Abort_IT+0x3d8>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d00e      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a59      	ldr	r2, [pc, #356]	@ (80021dc <HAL_DMA_Abort_IT+0x3dc>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d009      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a57      	ldr	r2, [pc, #348]	@ (80021e0 <HAL_DMA_Abort_IT+0x3e0>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d004      	beq.n	8002090 <HAL_DMA_Abort_IT+0x290>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a56      	ldr	r2, [pc, #344]	@ (80021e4 <HAL_DMA_Abort_IT+0x3e4>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d108      	bne.n	80020a2 <HAL_DMA_Abort_IT+0x2a2>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0201 	bic.w	r2, r2, #1
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	e007      	b.n	80020b2 <HAL_DMA_Abort_IT+0x2b2>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f022 0201 	bic.w	r2, r2, #1
 80020b0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a3c      	ldr	r2, [pc, #240]	@ (80021a8 <HAL_DMA_Abort_IT+0x3a8>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d072      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a3a      	ldr	r2, [pc, #232]	@ (80021ac <HAL_DMA_Abort_IT+0x3ac>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d06d      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a39      	ldr	r2, [pc, #228]	@ (80021b0 <HAL_DMA_Abort_IT+0x3b0>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d068      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a37      	ldr	r2, [pc, #220]	@ (80021b4 <HAL_DMA_Abort_IT+0x3b4>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d063      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a36      	ldr	r2, [pc, #216]	@ (80021b8 <HAL_DMA_Abort_IT+0x3b8>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d05e      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a34      	ldr	r2, [pc, #208]	@ (80021bc <HAL_DMA_Abort_IT+0x3bc>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d059      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a33      	ldr	r2, [pc, #204]	@ (80021c0 <HAL_DMA_Abort_IT+0x3c0>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d054      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a31      	ldr	r2, [pc, #196]	@ (80021c4 <HAL_DMA_Abort_IT+0x3c4>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d04f      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a30      	ldr	r2, [pc, #192]	@ (80021c8 <HAL_DMA_Abort_IT+0x3c8>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d04a      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a2e      	ldr	r2, [pc, #184]	@ (80021cc <HAL_DMA_Abort_IT+0x3cc>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d045      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a2d      	ldr	r2, [pc, #180]	@ (80021d0 <HAL_DMA_Abort_IT+0x3d0>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d040      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a2b      	ldr	r2, [pc, #172]	@ (80021d4 <HAL_DMA_Abort_IT+0x3d4>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d03b      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a2a      	ldr	r2, [pc, #168]	@ (80021d8 <HAL_DMA_Abort_IT+0x3d8>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d036      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a28      	ldr	r2, [pc, #160]	@ (80021dc <HAL_DMA_Abort_IT+0x3dc>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d031      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a27      	ldr	r2, [pc, #156]	@ (80021e0 <HAL_DMA_Abort_IT+0x3e0>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d02c      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a25      	ldr	r2, [pc, #148]	@ (80021e4 <HAL_DMA_Abort_IT+0x3e4>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d027      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a24      	ldr	r2, [pc, #144]	@ (80021e8 <HAL_DMA_Abort_IT+0x3e8>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d022      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a22      	ldr	r2, [pc, #136]	@ (80021ec <HAL_DMA_Abort_IT+0x3ec>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d01d      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a21      	ldr	r2, [pc, #132]	@ (80021f0 <HAL_DMA_Abort_IT+0x3f0>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d018      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a1f      	ldr	r2, [pc, #124]	@ (80021f4 <HAL_DMA_Abort_IT+0x3f4>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d013      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a1e      	ldr	r2, [pc, #120]	@ (80021f8 <HAL_DMA_Abort_IT+0x3f8>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d00e      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a1c      	ldr	r2, [pc, #112]	@ (80021fc <HAL_DMA_Abort_IT+0x3fc>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d009      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a1b      	ldr	r2, [pc, #108]	@ (8002200 <HAL_DMA_Abort_IT+0x400>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d004      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x3a2>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a19      	ldr	r2, [pc, #100]	@ (8002204 <HAL_DMA_Abort_IT+0x404>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d132      	bne.n	8002208 <HAL_DMA_Abort_IT+0x408>
 80021a2:	2301      	movs	r3, #1
 80021a4:	e031      	b.n	800220a <HAL_DMA_Abort_IT+0x40a>
 80021a6:	bf00      	nop
 80021a8:	40020010 	.word	0x40020010
 80021ac:	40020028 	.word	0x40020028
 80021b0:	40020040 	.word	0x40020040
 80021b4:	40020058 	.word	0x40020058
 80021b8:	40020070 	.word	0x40020070
 80021bc:	40020088 	.word	0x40020088
 80021c0:	400200a0 	.word	0x400200a0
 80021c4:	400200b8 	.word	0x400200b8
 80021c8:	40020410 	.word	0x40020410
 80021cc:	40020428 	.word	0x40020428
 80021d0:	40020440 	.word	0x40020440
 80021d4:	40020458 	.word	0x40020458
 80021d8:	40020470 	.word	0x40020470
 80021dc:	40020488 	.word	0x40020488
 80021e0:	400204a0 	.word	0x400204a0
 80021e4:	400204b8 	.word	0x400204b8
 80021e8:	58025408 	.word	0x58025408
 80021ec:	5802541c 	.word	0x5802541c
 80021f0:	58025430 	.word	0x58025430
 80021f4:	58025444 	.word	0x58025444
 80021f8:	58025458 	.word	0x58025458
 80021fc:	5802546c 	.word	0x5802546c
 8002200:	58025480 	.word	0x58025480
 8002204:	58025494 	.word	0x58025494
 8002208:	2300      	movs	r3, #0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d028      	beq.n	8002260 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002218:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800221c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002222:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002228:	f003 031f 	and.w	r3, r3, #31
 800222c:	2201      	movs	r2, #1
 800222e:	409a      	lsls	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800223c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00c      	beq.n	8002260 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002250:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002254:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800225e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002274:	2b00      	cmp	r3, #0
 8002276:	d003      	beq.n	8002280 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop

0800228c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b098      	sub	sp, #96	@ 0x60
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002294:	4a84      	ldr	r2, [pc, #528]	@ (80024a8 <HAL_FDCAN_Init+0x21c>)
 8002296:	f107 030c 	add.w	r3, r7, #12
 800229a:	4611      	mov	r1, r2
 800229c:	224c      	movs	r2, #76	@ 0x4c
 800229e:	4618      	mov	r0, r3
 80022a0:	f006 fd6c 	bl	8008d7c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d101      	bne.n	80022ae <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e1c6      	b.n	800263c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a7e      	ldr	r2, [pc, #504]	@ (80024ac <HAL_FDCAN_Init+0x220>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d106      	bne.n	80022c6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80022c0:	461a      	mov	r2, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d106      	bne.n	80022e0 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f7fe fe4a 	bl	8000f74 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	699a      	ldr	r2, [r3, #24]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f022 0210 	bic.w	r2, r2, #16
 80022ee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022f0:	f7ff f91c 	bl	800152c <HAL_GetTick>
 80022f4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80022f6:	e014      	b.n	8002322 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80022f8:	f7ff f918 	bl	800152c <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b0a      	cmp	r3, #10
 8002304:	d90d      	bls.n	8002322 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800230c:	f043 0201 	orr.w	r2, r3, #1
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2203      	movs	r2, #3
 800231a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e18c      	b.n	800263c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	f003 0308 	and.w	r3, r3, #8
 800232c:	2b08      	cmp	r3, #8
 800232e:	d0e3      	beq.n	80022f8 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	699a      	ldr	r2, [r3, #24]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f042 0201 	orr.w	r2, r2, #1
 800233e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002340:	f7ff f8f4 	bl	800152c <HAL_GetTick>
 8002344:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002346:	e014      	b.n	8002372 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002348:	f7ff f8f0 	bl	800152c <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b0a      	cmp	r3, #10
 8002354:	d90d      	bls.n	8002372 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800235c:	f043 0201 	orr.w	r2, r3, #1
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2203      	movs	r2, #3
 800236a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e164      	b.n	800263c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	2b00      	cmp	r3, #0
 800237e:	d0e3      	beq.n	8002348 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	699a      	ldr	r2, [r3, #24]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f042 0202 	orr.w	r2, r2, #2
 800238e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	7c1b      	ldrb	r3, [r3, #16]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d108      	bne.n	80023aa <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	699a      	ldr	r2, [r3, #24]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023a6:	619a      	str	r2, [r3, #24]
 80023a8:	e007      	b.n	80023ba <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	699a      	ldr	r2, [r3, #24]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023b8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	7c5b      	ldrb	r3, [r3, #17]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d108      	bne.n	80023d4 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	699a      	ldr	r2, [r3, #24]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80023d0:	619a      	str	r2, [r3, #24]
 80023d2:	e007      	b.n	80023e4 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	699a      	ldr	r2, [r3, #24]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80023e2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	7c9b      	ldrb	r3, [r3, #18]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d108      	bne.n	80023fe <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	699a      	ldr	r2, [r3, #24]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80023fa:	619a      	str	r2, [r3, #24]
 80023fc:	e007      	b.n	800240e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	699a      	ldr	r2, [r3, #24]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800240c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	430a      	orrs	r2, r1
 8002422:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	699a      	ldr	r2, [r3, #24]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002432:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	691a      	ldr	r2, [r3, #16]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 0210 	bic.w	r2, r2, #16
 8002442:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d108      	bne.n	800245e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	699a      	ldr	r2, [r3, #24]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f042 0204 	orr.w	r2, r2, #4
 800245a:	619a      	str	r2, [r3, #24]
 800245c:	e030      	b.n	80024c0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d02c      	beq.n	80024c0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	2b02      	cmp	r3, #2
 800246c:	d020      	beq.n	80024b0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	699a      	ldr	r2, [r3, #24]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800247c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	691a      	ldr	r2, [r3, #16]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f042 0210 	orr.w	r2, r2, #16
 800248c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	2b03      	cmp	r3, #3
 8002494:	d114      	bne.n	80024c0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	699a      	ldr	r2, [r3, #24]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f042 0220 	orr.w	r2, r2, #32
 80024a4:	619a      	str	r2, [r3, #24]
 80024a6:	e00b      	b.n	80024c0 <HAL_FDCAN_Init+0x234>
 80024a8:	08008dd0 	.word	0x08008dd0
 80024ac:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	699a      	ldr	r2, [r3, #24]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f042 0220 	orr.w	r2, r2, #32
 80024be:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	3b01      	subs	r3, #1
 80024c6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	3b01      	subs	r3, #1
 80024ce:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024d0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80024d8:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	3b01      	subs	r3, #1
 80024e2:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80024e8:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024ea:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80024f4:	d115      	bne.n	8002522 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fa:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002500:	3b01      	subs	r3, #1
 8002502:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002504:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250a:	3b01      	subs	r3, #1
 800250c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800250e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002516:	3b01      	subs	r3, #1
 8002518:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800251e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002520:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002526:	2b00      	cmp	r3, #0
 8002528:	d00a      	beq.n	8002540 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	430a      	orrs	r2, r1
 800253c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002548:	4413      	add	r3, r2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d011      	beq.n	8002572 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002556:	f023 0107 	bic.w	r1, r3, #7
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	3360      	adds	r3, #96	@ 0x60
 8002562:	443b      	add	r3, r7
 8002564:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	430a      	orrs	r2, r1
 800256e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002576:	2b00      	cmp	r3, #0
 8002578:	d011      	beq.n	800259e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002582:	f023 0107 	bic.w	r1, r3, #7
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	3360      	adds	r3, #96	@ 0x60
 800258e:	443b      	add	r3, r7
 8002590:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	430a      	orrs	r2, r1
 800259a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d012      	beq.n	80025cc <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80025ae:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	3360      	adds	r3, #96	@ 0x60
 80025ba:	443b      	add	r3, r7
 80025bc:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80025c0:	011a      	lsls	r2, r3, #4
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d012      	beq.n	80025fa <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80025dc:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	3360      	adds	r3, #96	@ 0x60
 80025e8:	443b      	add	r3, r7
 80025ea:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80025ee:	021a      	lsls	r2, r3, #8
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	430a      	orrs	r2, r1
 80025f6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a11      	ldr	r2, [pc, #68]	@ (8002644 <HAL_FDCAN_Init+0x3b8>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d107      	bne.n	8002614 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f022 0203 	bic.w	r2, r2, #3
 8002612:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f000 f80b 	bl	8002648 <FDCAN_CalcultateRamBlockAddresses>
 8002632:	4603      	mov	r3, r0
 8002634:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002638:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800263c:	4618      	mov	r0, r3
 800263e:	3760      	adds	r7, #96	@ 0x60
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	4000a000 	.word	0x4000a000

08002648 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002654:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800265e:	4ba7      	ldr	r3, [pc, #668]	@ (80028fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002660:	4013      	ands	r3, r2
 8002662:	68ba      	ldr	r2, [r7, #8]
 8002664:	0091      	lsls	r1, r2, #2
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	6812      	ldr	r2, [r2, #0]
 800266a:	430b      	orrs	r3, r1
 800266c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002678:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002680:	041a      	lsls	r2, r3, #16
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	430a      	orrs	r2, r1
 8002688:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002690:	68ba      	ldr	r2, [r7, #8]
 8002692:	4413      	add	r3, r2
 8002694:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800269e:	4b97      	ldr	r3, [pc, #604]	@ (80028fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80026a0:	4013      	ands	r3, r2
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	0091      	lsls	r1, r2, #2
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	6812      	ldr	r2, [r2, #0]
 80026aa:	430b      	orrs	r3, r1
 80026ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b8:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026c0:	041a      	lsls	r2, r3, #16
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	430a      	orrs	r2, r1
 80026c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	68ba      	ldr	r2, [r7, #8]
 80026d4:	4413      	add	r3, r2
 80026d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80026e0:	4b86      	ldr	r3, [pc, #536]	@ (80028fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80026e2:	4013      	ands	r3, r2
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	0091      	lsls	r1, r2, #2
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	430b      	orrs	r3, r1
 80026ee:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80026fa:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002702:	041a      	lsls	r2, r3, #16
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002716:	fb02 f303 	mul.w	r3, r2, r3
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	4413      	add	r3, r2
 800271e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002728:	4b74      	ldr	r3, [pc, #464]	@ (80028fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800272a:	4013      	ands	r3, r2
 800272c:	68ba      	ldr	r2, [r7, #8]
 800272e:	0091      	lsls	r1, r2, #2
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6812      	ldr	r2, [r2, #0]
 8002734:	430b      	orrs	r3, r1
 8002736:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002742:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800274a:	041a      	lsls	r2, r3, #16
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800275e:	fb02 f303 	mul.w	r3, r2, r3
 8002762:	68ba      	ldr	r2, [r7, #8]
 8002764:	4413      	add	r3, r2
 8002766:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002770:	4b62      	ldr	r3, [pc, #392]	@ (80028fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002772:	4013      	ands	r3, r2
 8002774:	68ba      	ldr	r2, [r7, #8]
 8002776:	0091      	lsls	r1, r2, #2
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	6812      	ldr	r2, [r2, #0]
 800277c:	430b      	orrs	r3, r1
 800277e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800278a:	fb02 f303 	mul.w	r3, r2, r3
 800278e:	68ba      	ldr	r2, [r7, #8]
 8002790:	4413      	add	r3, r2
 8002792:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800279c:	4b57      	ldr	r3, [pc, #348]	@ (80028fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800279e:	4013      	ands	r3, r2
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	0091      	lsls	r1, r2, #2
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	6812      	ldr	r2, [r2, #0]
 80027a8:	430b      	orrs	r3, r1
 80027aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027b6:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027be:	041a      	lsls	r2, r3, #16
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	430a      	orrs	r2, r1
 80027c6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	68ba      	ldr	r2, [r7, #8]
 80027d2:	4413      	add	r3, r2
 80027d4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80027de:	4b47      	ldr	r3, [pc, #284]	@ (80028fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80027e0:	4013      	ands	r3, r2
 80027e2:	68ba      	ldr	r2, [r7, #8]
 80027e4:	0091      	lsls	r1, r2, #2
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	6812      	ldr	r2, [r2, #0]
 80027ea:	430b      	orrs	r3, r1
 80027ec:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80027f8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002800:	041a      	lsls	r2, r3, #16
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	430a      	orrs	r2, r1
 8002808:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002814:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800281c:	061a      	lsls	r2, r3, #24
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	430a      	orrs	r2, r1
 8002824:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800282c:	4b34      	ldr	r3, [pc, #208]	@ (8002900 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800282e:	4413      	add	r3, r2
 8002830:	009a      	lsls	r2, r3, #2
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	441a      	add	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800284e:	00db      	lsls	r3, r3, #3
 8002850:	441a      	add	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8002862:	fb01 f303 	mul.w	r3, r1, r3
 8002866:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002868:	441a      	add	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800287a:	fb01 f303 	mul.w	r3, r1, r3
 800287e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002880:	441a      	add	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800288e:	6879      	ldr	r1, [r7, #4]
 8002890:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8002892:	fb01 f303 	mul.w	r3, r1, r3
 8002896:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002898:	441a      	add	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	441a      	add	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028be:	6879      	ldr	r1, [r7, #4]
 80028c0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80028c2:	fb01 f303 	mul.w	r3, r1, r3
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	441a      	add	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028da:	6879      	ldr	r1, [r7, #4]
 80028dc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80028de:	fb01 f303 	mul.w	r3, r1, r3
 80028e2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80028e4:	441a      	add	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028f2:	4a04      	ldr	r2, [pc, #16]	@ (8002904 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d915      	bls.n	8002924 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80028f8:	e006      	b.n	8002908 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80028fa:	bf00      	nop
 80028fc:	ffff0003 	.word	0xffff0003
 8002900:	10002b00 	.word	0x10002b00
 8002904:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800290e:	f043 0220 	orr.w	r2, r3, #32
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2203      	movs	r2, #3
 800291c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e010      	b.n	8002946 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002928:	60fb      	str	r3, [r7, #12]
 800292a:	e005      	b.n	8002938 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	3304      	adds	r3, #4
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	429a      	cmp	r2, r3
 8002942:	d3f3      	bcc.n	800292c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3714      	adds	r7, #20
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop

08002954 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002954:	b480      	push	{r7}
 8002956:	b089      	sub	sp, #36	@ 0x24
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800295e:	2300      	movs	r3, #0
 8002960:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002962:	4b89      	ldr	r3, [pc, #548]	@ (8002b88 <HAL_GPIO_Init+0x234>)
 8002964:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002966:	e194      	b.n	8002c92 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	2101      	movs	r1, #1
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	fa01 f303 	lsl.w	r3, r1, r3
 8002974:	4013      	ands	r3, r2
 8002976:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	2b00      	cmp	r3, #0
 800297c:	f000 8186 	beq.w	8002c8c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f003 0303 	and.w	r3, r3, #3
 8002988:	2b01      	cmp	r3, #1
 800298a:	d005      	beq.n	8002998 <HAL_GPIO_Init+0x44>
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d130      	bne.n	80029fa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	2203      	movs	r2, #3
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	68da      	ldr	r2, [r3, #12]
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029ce:	2201      	movs	r2, #1
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43db      	mvns	r3, r3
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	4013      	ands	r3, r2
 80029dc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	091b      	lsrs	r3, r3, #4
 80029e4:	f003 0201 	and.w	r2, r3, #1
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	69ba      	ldr	r2, [r7, #24]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	69ba      	ldr	r2, [r7, #24]
 80029f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f003 0303 	and.w	r3, r3, #3
 8002a02:	2b03      	cmp	r3, #3
 8002a04:	d017      	beq.n	8002a36 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	2203      	movs	r2, #3
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43db      	mvns	r3, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	689a      	ldr	r2, [r3, #8]
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	69ba      	ldr	r2, [r7, #24]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f003 0303 	and.w	r3, r3, #3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d123      	bne.n	8002a8a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	08da      	lsrs	r2, r3, #3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	3208      	adds	r2, #8
 8002a4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	f003 0307 	and.w	r3, r3, #7
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	220f      	movs	r2, #15
 8002a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5e:	43db      	mvns	r3, r3
 8002a60:	69ba      	ldr	r2, [r7, #24]
 8002a62:	4013      	ands	r3, r2
 8002a64:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	691a      	ldr	r2, [r3, #16]
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	f003 0307 	and.w	r3, r3, #7
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	fa02 f303 	lsl.w	r3, r2, r3
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	08da      	lsrs	r2, r3, #3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3208      	adds	r2, #8
 8002a84:	69b9      	ldr	r1, [r7, #24]
 8002a86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	2203      	movs	r2, #3
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f003 0203 	and.w	r2, r3, #3
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	69ba      	ldr	r2, [r7, #24]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f000 80e0 	beq.w	8002c8c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002acc:	4b2f      	ldr	r3, [pc, #188]	@ (8002b8c <HAL_GPIO_Init+0x238>)
 8002ace:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002ad2:	4a2e      	ldr	r2, [pc, #184]	@ (8002b8c <HAL_GPIO_Init+0x238>)
 8002ad4:	f043 0302 	orr.w	r3, r3, #2
 8002ad8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002adc:	4b2b      	ldr	r3, [pc, #172]	@ (8002b8c <HAL_GPIO_Init+0x238>)
 8002ade:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002aea:	4a29      	ldr	r2, [pc, #164]	@ (8002b90 <HAL_GPIO_Init+0x23c>)
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	089b      	lsrs	r3, r3, #2
 8002af0:	3302      	adds	r3, #2
 8002af2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002af6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	f003 0303 	and.w	r3, r3, #3
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	220f      	movs	r2, #15
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	43db      	mvns	r3, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a20      	ldr	r2, [pc, #128]	@ (8002b94 <HAL_GPIO_Init+0x240>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d052      	beq.n	8002bbc <HAL_GPIO_Init+0x268>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a1f      	ldr	r2, [pc, #124]	@ (8002b98 <HAL_GPIO_Init+0x244>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d031      	beq.n	8002b82 <HAL_GPIO_Init+0x22e>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a1e      	ldr	r2, [pc, #120]	@ (8002b9c <HAL_GPIO_Init+0x248>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d02b      	beq.n	8002b7e <HAL_GPIO_Init+0x22a>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a1d      	ldr	r2, [pc, #116]	@ (8002ba0 <HAL_GPIO_Init+0x24c>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d025      	beq.n	8002b7a <HAL_GPIO_Init+0x226>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a1c      	ldr	r2, [pc, #112]	@ (8002ba4 <HAL_GPIO_Init+0x250>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d01f      	beq.n	8002b76 <HAL_GPIO_Init+0x222>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a1b      	ldr	r2, [pc, #108]	@ (8002ba8 <HAL_GPIO_Init+0x254>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d019      	beq.n	8002b72 <HAL_GPIO_Init+0x21e>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a1a      	ldr	r2, [pc, #104]	@ (8002bac <HAL_GPIO_Init+0x258>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d013      	beq.n	8002b6e <HAL_GPIO_Init+0x21a>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a19      	ldr	r2, [pc, #100]	@ (8002bb0 <HAL_GPIO_Init+0x25c>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d00d      	beq.n	8002b6a <HAL_GPIO_Init+0x216>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a18      	ldr	r2, [pc, #96]	@ (8002bb4 <HAL_GPIO_Init+0x260>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d007      	beq.n	8002b66 <HAL_GPIO_Init+0x212>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a17      	ldr	r2, [pc, #92]	@ (8002bb8 <HAL_GPIO_Init+0x264>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d101      	bne.n	8002b62 <HAL_GPIO_Init+0x20e>
 8002b5e:	2309      	movs	r3, #9
 8002b60:	e02d      	b.n	8002bbe <HAL_GPIO_Init+0x26a>
 8002b62:	230a      	movs	r3, #10
 8002b64:	e02b      	b.n	8002bbe <HAL_GPIO_Init+0x26a>
 8002b66:	2308      	movs	r3, #8
 8002b68:	e029      	b.n	8002bbe <HAL_GPIO_Init+0x26a>
 8002b6a:	2307      	movs	r3, #7
 8002b6c:	e027      	b.n	8002bbe <HAL_GPIO_Init+0x26a>
 8002b6e:	2306      	movs	r3, #6
 8002b70:	e025      	b.n	8002bbe <HAL_GPIO_Init+0x26a>
 8002b72:	2305      	movs	r3, #5
 8002b74:	e023      	b.n	8002bbe <HAL_GPIO_Init+0x26a>
 8002b76:	2304      	movs	r3, #4
 8002b78:	e021      	b.n	8002bbe <HAL_GPIO_Init+0x26a>
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e01f      	b.n	8002bbe <HAL_GPIO_Init+0x26a>
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e01d      	b.n	8002bbe <HAL_GPIO_Init+0x26a>
 8002b82:	2301      	movs	r3, #1
 8002b84:	e01b      	b.n	8002bbe <HAL_GPIO_Init+0x26a>
 8002b86:	bf00      	nop
 8002b88:	58000080 	.word	0x58000080
 8002b8c:	58024400 	.word	0x58024400
 8002b90:	58000400 	.word	0x58000400
 8002b94:	58020000 	.word	0x58020000
 8002b98:	58020400 	.word	0x58020400
 8002b9c:	58020800 	.word	0x58020800
 8002ba0:	58020c00 	.word	0x58020c00
 8002ba4:	58021000 	.word	0x58021000
 8002ba8:	58021400 	.word	0x58021400
 8002bac:	58021800 	.word	0x58021800
 8002bb0:	58021c00 	.word	0x58021c00
 8002bb4:	58022000 	.word	0x58022000
 8002bb8:	58022400 	.word	0x58022400
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	69fa      	ldr	r2, [r7, #28]
 8002bc0:	f002 0203 	and.w	r2, r2, #3
 8002bc4:	0092      	lsls	r2, r2, #2
 8002bc6:	4093      	lsls	r3, r2
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bce:	4938      	ldr	r1, [pc, #224]	@ (8002cb0 <HAL_GPIO_Init+0x35c>)
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	089b      	lsrs	r3, r3, #2
 8002bd4:	3302      	adds	r3, #2
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002bdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	43db      	mvns	r3, r3
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	4013      	ands	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002c02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002c0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	43db      	mvns	r3, r3
 8002c16:	69ba      	ldr	r2, [r7, #24]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002c30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	43db      	mvns	r3, r3
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	4013      	ands	r3, r2
 8002c46:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	43db      	mvns	r3, r3
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d003      	beq.n	8002c86 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	fa22 f303 	lsr.w	r3, r2, r3
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f47f ae63 	bne.w	8002968 <HAL_GPIO_Init+0x14>
  }
}
 8002ca2:	bf00      	nop
 8002ca4:	bf00      	nop
 8002ca6:	3724      	adds	r7, #36	@ 0x24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr
 8002cb0:	58000400 	.word	0x58000400

08002cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	807b      	strh	r3, [r7, #2]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cc4:	787b      	ldrb	r3, [r7, #1]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d003      	beq.n	8002cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cca:	887a      	ldrh	r2, [r7, #2]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002cd0:	e003      	b.n	8002cda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002cd2:	887b      	ldrh	r3, [r7, #2]
 8002cd4:	041a      	lsls	r2, r3, #16
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	619a      	str	r2, [r3, #24]
}
 8002cda:	bf00      	nop
 8002cdc:	370c      	adds	r7, #12
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
	...

08002ce8 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002cf0:	4a08      	ldr	r2, [pc, #32]	@ (8002d14 <HAL_HSEM_FastTake+0x2c>)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	3320      	adds	r3, #32
 8002cf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cfa:	4a07      	ldr	r2, [pc, #28]	@ (8002d18 <HAL_HSEM_FastTake+0x30>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d101      	bne.n	8002d04 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002d00:	2300      	movs	r3, #0
 8002d02:	e000      	b.n	8002d06 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	58026400 	.word	0x58026400
 8002d18:	80000300 	.word	0x80000300

08002d1c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002d26:	4906      	ldr	r1, [pc, #24]	@ (8002d40 <HAL_HSEM_Release+0x24>)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002d34:	bf00      	nop
 8002d36:	370c      	adds	r7, #12
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr
 8002d40:	58026400 	.word	0x58026400

08002d44 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002d4c:	4b29      	ldr	r3, [pc, #164]	@ (8002df4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	2b06      	cmp	r3, #6
 8002d56:	d00a      	beq.n	8002d6e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002d58:	4b26      	ldr	r3, [pc, #152]	@ (8002df4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d001      	beq.n	8002d6a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e040      	b.n	8002dec <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	e03e      	b.n	8002dec <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002d6e:	4b21      	ldr	r3, [pc, #132]	@ (8002df4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002d76:	491f      	ldr	r1, [pc, #124]	@ (8002df4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002d7e:	f7fe fbd5 	bl	800152c <HAL_GetTick>
 8002d82:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002d84:	e009      	b.n	8002d9a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002d86:	f7fe fbd1 	bl	800152c <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d94:	d901      	bls.n	8002d9a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e028      	b.n	8002dec <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002d9a:	4b16      	ldr	r3, [pc, #88]	@ (8002df4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002da2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002da6:	d1ee      	bne.n	8002d86 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2b1e      	cmp	r3, #30
 8002dac:	d008      	beq.n	8002dc0 <HAL_PWREx_ConfigSupply+0x7c>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b2e      	cmp	r3, #46	@ 0x2e
 8002db2:	d005      	beq.n	8002dc0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2b1d      	cmp	r3, #29
 8002db8:	d002      	beq.n	8002dc0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2b2d      	cmp	r3, #45	@ 0x2d
 8002dbe:	d114      	bne.n	8002dea <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002dc0:	f7fe fbb4 	bl	800152c <HAL_GetTick>
 8002dc4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002dc6:	e009      	b.n	8002ddc <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002dc8:	f7fe fbb0 	bl	800152c <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002dd6:	d901      	bls.n	8002ddc <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e007      	b.n	8002dec <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002ddc:	4b05      	ldr	r3, [pc, #20]	@ (8002df4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002de8:	d1ee      	bne.n	8002dc8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	58024800 	.word	0x58024800

08002df8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b08c      	sub	sp, #48	@ 0x30
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d102      	bne.n	8002e0c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	f000 bc48 	b.w	800369c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f000 8088 	beq.w	8002f2a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e1a:	4b99      	ldr	r3, [pc, #612]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e24:	4b96      	ldr	r3, [pc, #600]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e28:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e2c:	2b10      	cmp	r3, #16
 8002e2e:	d007      	beq.n	8002e40 <HAL_RCC_OscConfig+0x48>
 8002e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e32:	2b18      	cmp	r3, #24
 8002e34:	d111      	bne.n	8002e5a <HAL_RCC_OscConfig+0x62>
 8002e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e38:	f003 0303 	and.w	r3, r3, #3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d10c      	bne.n	8002e5a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e40:	4b8f      	ldr	r3, [pc, #572]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d06d      	beq.n	8002f28 <HAL_RCC_OscConfig+0x130>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d169      	bne.n	8002f28 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	f000 bc21 	b.w	800369c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e62:	d106      	bne.n	8002e72 <HAL_RCC_OscConfig+0x7a>
 8002e64:	4b86      	ldr	r3, [pc, #536]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a85      	ldr	r2, [pc, #532]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002e6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e6e:	6013      	str	r3, [r2, #0]
 8002e70:	e02e      	b.n	8002ed0 <HAL_RCC_OscConfig+0xd8>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10c      	bne.n	8002e94 <HAL_RCC_OscConfig+0x9c>
 8002e7a:	4b81      	ldr	r3, [pc, #516]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a80      	ldr	r2, [pc, #512]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002e80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e84:	6013      	str	r3, [r2, #0]
 8002e86:	4b7e      	ldr	r3, [pc, #504]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a7d      	ldr	r2, [pc, #500]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002e8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e90:	6013      	str	r3, [r2, #0]
 8002e92:	e01d      	b.n	8002ed0 <HAL_RCC_OscConfig+0xd8>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e9c:	d10c      	bne.n	8002eb8 <HAL_RCC_OscConfig+0xc0>
 8002e9e:	4b78      	ldr	r3, [pc, #480]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a77      	ldr	r2, [pc, #476]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002ea4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ea8:	6013      	str	r3, [r2, #0]
 8002eaa:	4b75      	ldr	r3, [pc, #468]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a74      	ldr	r2, [pc, #464]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002eb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eb4:	6013      	str	r3, [r2, #0]
 8002eb6:	e00b      	b.n	8002ed0 <HAL_RCC_OscConfig+0xd8>
 8002eb8:	4b71      	ldr	r3, [pc, #452]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a70      	ldr	r2, [pc, #448]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002ebe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ec2:	6013      	str	r3, [r2, #0]
 8002ec4:	4b6e      	ldr	r3, [pc, #440]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a6d      	ldr	r2, [pc, #436]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002eca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ece:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d013      	beq.n	8002f00 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed8:	f7fe fb28 	bl	800152c <HAL_GetTick>
 8002edc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee0:	f7fe fb24 	bl	800152c <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b64      	cmp	r3, #100	@ 0x64
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e3d4      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ef2:	4b63      	ldr	r3, [pc, #396]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d0f0      	beq.n	8002ee0 <HAL_RCC_OscConfig+0xe8>
 8002efe:	e014      	b.n	8002f2a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f00:	f7fe fb14 	bl	800152c <HAL_GetTick>
 8002f04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f08:	f7fe fb10 	bl	800152c <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b64      	cmp	r3, #100	@ 0x64
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e3c0      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f1a:	4b59      	ldr	r3, [pc, #356]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1f0      	bne.n	8002f08 <HAL_RCC_OscConfig+0x110>
 8002f26:	e000      	b.n	8002f2a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f000 80ca 	beq.w	80030cc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f38:	4b51      	ldr	r3, [pc, #324]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f40:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002f42:	4b4f      	ldr	r3, [pc, #316]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f46:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002f48:	6a3b      	ldr	r3, [r7, #32]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d007      	beq.n	8002f5e <HAL_RCC_OscConfig+0x166>
 8002f4e:	6a3b      	ldr	r3, [r7, #32]
 8002f50:	2b18      	cmp	r3, #24
 8002f52:	d156      	bne.n	8003002 <HAL_RCC_OscConfig+0x20a>
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	f003 0303 	and.w	r3, r3, #3
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d151      	bne.n	8003002 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f5e:	4b48      	ldr	r3, [pc, #288]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0304 	and.w	r3, r3, #4
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d005      	beq.n	8002f76 <HAL_RCC_OscConfig+0x17e>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e392      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002f76:	4b42      	ldr	r3, [pc, #264]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f023 0219 	bic.w	r2, r3, #25
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	493f      	ldr	r1, [pc, #252]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f88:	f7fe fad0 	bl	800152c <HAL_GetTick>
 8002f8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f90:	f7fe facc 	bl	800152c <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e37c      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002fa2:	4b37      	ldr	r3, [pc, #220]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0304 	and.w	r3, r3, #4
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d0f0      	beq.n	8002f90 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fae:	f7fe faed 	bl	800158c <HAL_GetREVID>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d817      	bhi.n	8002fec <HAL_RCC_OscConfig+0x1f4>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	691b      	ldr	r3, [r3, #16]
 8002fc0:	2b40      	cmp	r3, #64	@ 0x40
 8002fc2:	d108      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x1de>
 8002fc4:	4b2e      	ldr	r3, [pc, #184]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002fcc:	4a2c      	ldr	r2, [pc, #176]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002fce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fd2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fd4:	e07a      	b.n	80030cc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fd6:	4b2a      	ldr	r3, [pc, #168]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	691b      	ldr	r3, [r3, #16]
 8002fe2:	031b      	lsls	r3, r3, #12
 8002fe4:	4926      	ldr	r1, [pc, #152]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fea:	e06f      	b.n	80030cc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fec:	4b24      	ldr	r3, [pc, #144]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	061b      	lsls	r3, r3, #24
 8002ffa:	4921      	ldr	r1, [pc, #132]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003000:	e064      	b.n	80030cc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d047      	beq.n	800309a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800300a:	4b1d      	ldr	r3, [pc, #116]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f023 0219 	bic.w	r2, r3, #25
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	491a      	ldr	r1, [pc, #104]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8003018:	4313      	orrs	r3, r2
 800301a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301c:	f7fe fa86 	bl	800152c <HAL_GetTick>
 8003020:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003024:	f7fe fa82 	bl	800152c <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e332      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003036:	4b12      	ldr	r3, [pc, #72]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0304 	and.w	r3, r3, #4
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0f0      	beq.n	8003024 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003042:	f7fe faa3 	bl	800158c <HAL_GetREVID>
 8003046:	4603      	mov	r3, r0
 8003048:	f241 0203 	movw	r2, #4099	@ 0x1003
 800304c:	4293      	cmp	r3, r2
 800304e:	d819      	bhi.n	8003084 <HAL_RCC_OscConfig+0x28c>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	2b40      	cmp	r3, #64	@ 0x40
 8003056:	d108      	bne.n	800306a <HAL_RCC_OscConfig+0x272>
 8003058:	4b09      	ldr	r3, [pc, #36]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003060:	4a07      	ldr	r2, [pc, #28]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 8003062:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003066:	6053      	str	r3, [r2, #4]
 8003068:	e030      	b.n	80030cc <HAL_RCC_OscConfig+0x2d4>
 800306a:	4b05      	ldr	r3, [pc, #20]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	031b      	lsls	r3, r3, #12
 8003078:	4901      	ldr	r1, [pc, #4]	@ (8003080 <HAL_RCC_OscConfig+0x288>)
 800307a:	4313      	orrs	r3, r2
 800307c:	604b      	str	r3, [r1, #4]
 800307e:	e025      	b.n	80030cc <HAL_RCC_OscConfig+0x2d4>
 8003080:	58024400 	.word	0x58024400
 8003084:	4b9a      	ldr	r3, [pc, #616]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	061b      	lsls	r3, r3, #24
 8003092:	4997      	ldr	r1, [pc, #604]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003094:	4313      	orrs	r3, r2
 8003096:	604b      	str	r3, [r1, #4]
 8003098:	e018      	b.n	80030cc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800309a:	4b95      	ldr	r3, [pc, #596]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a94      	ldr	r2, [pc, #592]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80030a0:	f023 0301 	bic.w	r3, r3, #1
 80030a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a6:	f7fe fa41 	bl	800152c <HAL_GetTick>
 80030aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80030ac:	e008      	b.n	80030c0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030ae:	f7fe fa3d 	bl	800152c <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d901      	bls.n	80030c0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e2ed      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80030c0:	4b8b      	ldr	r3, [pc, #556]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0304 	and.w	r3, r3, #4
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1f0      	bne.n	80030ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0310 	and.w	r3, r3, #16
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f000 80a9 	beq.w	800322c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030da:	4b85      	ldr	r3, [pc, #532]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030e2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80030e4:	4b82      	ldr	r3, [pc, #520]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80030e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	d007      	beq.n	8003100 <HAL_RCC_OscConfig+0x308>
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	2b18      	cmp	r3, #24
 80030f4:	d13a      	bne.n	800316c <HAL_RCC_OscConfig+0x374>
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	f003 0303 	and.w	r3, r3, #3
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d135      	bne.n	800316c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003100:	4b7b      	ldr	r3, [pc, #492]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003108:	2b00      	cmp	r3, #0
 800310a:	d005      	beq.n	8003118 <HAL_RCC_OscConfig+0x320>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	69db      	ldr	r3, [r3, #28]
 8003110:	2b80      	cmp	r3, #128	@ 0x80
 8003112:	d001      	beq.n	8003118 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e2c1      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003118:	f7fe fa38 	bl	800158c <HAL_GetREVID>
 800311c:	4603      	mov	r3, r0
 800311e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003122:	4293      	cmp	r3, r2
 8003124:	d817      	bhi.n	8003156 <HAL_RCC_OscConfig+0x35e>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	2b20      	cmp	r3, #32
 800312c:	d108      	bne.n	8003140 <HAL_RCC_OscConfig+0x348>
 800312e:	4b70      	ldr	r3, [pc, #448]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003136:	4a6e      	ldr	r2, [pc, #440]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003138:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800313c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800313e:	e075      	b.n	800322c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003140:	4b6b      	ldr	r3, [pc, #428]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a1b      	ldr	r3, [r3, #32]
 800314c:	069b      	lsls	r3, r3, #26
 800314e:	4968      	ldr	r1, [pc, #416]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003150:	4313      	orrs	r3, r2
 8003152:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003154:	e06a      	b.n	800322c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003156:	4b66      	ldr	r3, [pc, #408]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	061b      	lsls	r3, r3, #24
 8003164:	4962      	ldr	r1, [pc, #392]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003166:	4313      	orrs	r3, r2
 8003168:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800316a:	e05f      	b.n	800322c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d042      	beq.n	80031fa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003174:	4b5e      	ldr	r3, [pc, #376]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a5d      	ldr	r2, [pc, #372]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 800317a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800317e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003180:	f7fe f9d4 	bl	800152c <HAL_GetTick>
 8003184:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003188:	f7fe f9d0 	bl	800152c <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e280      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800319a:	4b55      	ldr	r3, [pc, #340]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0f0      	beq.n	8003188 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80031a6:	f7fe f9f1 	bl	800158c <HAL_GetREVID>
 80031aa:	4603      	mov	r3, r0
 80031ac:	f241 0203 	movw	r2, #4099	@ 0x1003
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d817      	bhi.n	80031e4 <HAL_RCC_OscConfig+0x3ec>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a1b      	ldr	r3, [r3, #32]
 80031b8:	2b20      	cmp	r3, #32
 80031ba:	d108      	bne.n	80031ce <HAL_RCC_OscConfig+0x3d6>
 80031bc:	4b4c      	ldr	r3, [pc, #304]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80031c4:	4a4a      	ldr	r2, [pc, #296]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80031c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80031ca:	6053      	str	r3, [r2, #4]
 80031cc:	e02e      	b.n	800322c <HAL_RCC_OscConfig+0x434>
 80031ce:	4b48      	ldr	r3, [pc, #288]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	069b      	lsls	r3, r3, #26
 80031dc:	4944      	ldr	r1, [pc, #272]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	604b      	str	r3, [r1, #4]
 80031e2:	e023      	b.n	800322c <HAL_RCC_OscConfig+0x434>
 80031e4:	4b42      	ldr	r3, [pc, #264]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	061b      	lsls	r3, r3, #24
 80031f2:	493f      	ldr	r1, [pc, #252]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	60cb      	str	r3, [r1, #12]
 80031f8:	e018      	b.n	800322c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80031fa:	4b3d      	ldr	r3, [pc, #244]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a3c      	ldr	r2, [pc, #240]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003200:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003204:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003206:	f7fe f991 	bl	800152c <HAL_GetTick>
 800320a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800320c:	e008      	b.n	8003220 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800320e:	f7fe f98d 	bl	800152c <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e23d      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003220:	4b33      	ldr	r3, [pc, #204]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003228:	2b00      	cmp	r3, #0
 800322a:	d1f0      	bne.n	800320e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0308 	and.w	r3, r3, #8
 8003234:	2b00      	cmp	r3, #0
 8003236:	d036      	beq.n	80032a6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	695b      	ldr	r3, [r3, #20]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d019      	beq.n	8003274 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003240:	4b2b      	ldr	r3, [pc, #172]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003242:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003244:	4a2a      	ldr	r2, [pc, #168]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003246:	f043 0301 	orr.w	r3, r3, #1
 800324a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800324c:	f7fe f96e 	bl	800152c <HAL_GetTick>
 8003250:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003254:	f7fe f96a 	bl	800152c <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e21a      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003266:	4b22      	ldr	r3, [pc, #136]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0f0      	beq.n	8003254 <HAL_RCC_OscConfig+0x45c>
 8003272:	e018      	b.n	80032a6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003274:	4b1e      	ldr	r3, [pc, #120]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 8003276:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003278:	4a1d      	ldr	r2, [pc, #116]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 800327a:	f023 0301 	bic.w	r3, r3, #1
 800327e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003280:	f7fe f954 	bl	800152c <HAL_GetTick>
 8003284:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003286:	e008      	b.n	800329a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003288:	f7fe f950 	bl	800152c <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	2b02      	cmp	r3, #2
 8003294:	d901      	bls.n	800329a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e200      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800329a:	4b15      	ldr	r3, [pc, #84]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 800329c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1f0      	bne.n	8003288 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0320 	and.w	r3, r3, #32
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d039      	beq.n	8003326 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d01c      	beq.n	80032f4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80032ba:	4b0d      	ldr	r3, [pc, #52]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a0c      	ldr	r2, [pc, #48]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80032c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80032c4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80032c6:	f7fe f931 	bl	800152c <HAL_GetTick>
 80032ca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80032cc:	e008      	b.n	80032e0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032ce:	f7fe f92d 	bl	800152c <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d901      	bls.n	80032e0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e1dd      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80032e0:	4b03      	ldr	r3, [pc, #12]	@ (80032f0 <HAL_RCC_OscConfig+0x4f8>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d0f0      	beq.n	80032ce <HAL_RCC_OscConfig+0x4d6>
 80032ec:	e01b      	b.n	8003326 <HAL_RCC_OscConfig+0x52e>
 80032ee:	bf00      	nop
 80032f0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80032f4:	4b9b      	ldr	r3, [pc, #620]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a9a      	ldr	r2, [pc, #616]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80032fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032fe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003300:	f7fe f914 	bl	800152c <HAL_GetTick>
 8003304:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003306:	e008      	b.n	800331a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003308:	f7fe f910 	bl	800152c <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e1c0      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800331a:	4b92      	ldr	r3, [pc, #584]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1f0      	bne.n	8003308 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0304 	and.w	r3, r3, #4
 800332e:	2b00      	cmp	r3, #0
 8003330:	f000 8081 	beq.w	8003436 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003334:	4b8c      	ldr	r3, [pc, #560]	@ (8003568 <HAL_RCC_OscConfig+0x770>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a8b      	ldr	r2, [pc, #556]	@ (8003568 <HAL_RCC_OscConfig+0x770>)
 800333a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800333e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003340:	f7fe f8f4 	bl	800152c <HAL_GetTick>
 8003344:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003348:	f7fe f8f0 	bl	800152c <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b64      	cmp	r3, #100	@ 0x64
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e1a0      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800335a:	4b83      	ldr	r3, [pc, #524]	@ (8003568 <HAL_RCC_OscConfig+0x770>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003362:	2b00      	cmp	r3, #0
 8003364:	d0f0      	beq.n	8003348 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	2b01      	cmp	r3, #1
 800336c:	d106      	bne.n	800337c <HAL_RCC_OscConfig+0x584>
 800336e:	4b7d      	ldr	r3, [pc, #500]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003372:	4a7c      	ldr	r2, [pc, #496]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003374:	f043 0301 	orr.w	r3, r3, #1
 8003378:	6713      	str	r3, [r2, #112]	@ 0x70
 800337a:	e02d      	b.n	80033d8 <HAL_RCC_OscConfig+0x5e0>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d10c      	bne.n	800339e <HAL_RCC_OscConfig+0x5a6>
 8003384:	4b77      	ldr	r3, [pc, #476]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003388:	4a76      	ldr	r2, [pc, #472]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 800338a:	f023 0301 	bic.w	r3, r3, #1
 800338e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003390:	4b74      	ldr	r3, [pc, #464]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003392:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003394:	4a73      	ldr	r2, [pc, #460]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003396:	f023 0304 	bic.w	r3, r3, #4
 800339a:	6713      	str	r3, [r2, #112]	@ 0x70
 800339c:	e01c      	b.n	80033d8 <HAL_RCC_OscConfig+0x5e0>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	2b05      	cmp	r3, #5
 80033a4:	d10c      	bne.n	80033c0 <HAL_RCC_OscConfig+0x5c8>
 80033a6:	4b6f      	ldr	r3, [pc, #444]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80033a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033aa:	4a6e      	ldr	r2, [pc, #440]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80033ac:	f043 0304 	orr.w	r3, r3, #4
 80033b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80033b2:	4b6c      	ldr	r3, [pc, #432]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80033b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b6:	4a6b      	ldr	r2, [pc, #428]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80033b8:	f043 0301 	orr.w	r3, r3, #1
 80033bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80033be:	e00b      	b.n	80033d8 <HAL_RCC_OscConfig+0x5e0>
 80033c0:	4b68      	ldr	r3, [pc, #416]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80033c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c4:	4a67      	ldr	r2, [pc, #412]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80033c6:	f023 0301 	bic.w	r3, r3, #1
 80033ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80033cc:	4b65      	ldr	r3, [pc, #404]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80033ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d0:	4a64      	ldr	r2, [pc, #400]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80033d2:	f023 0304 	bic.w	r3, r3, #4
 80033d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d015      	beq.n	800340c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e0:	f7fe f8a4 	bl	800152c <HAL_GetTick>
 80033e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033e6:	e00a      	b.n	80033fe <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033e8:	f7fe f8a0 	bl	800152c <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e14e      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033fe:	4b59      	ldr	r3, [pc, #356]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003400:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d0ee      	beq.n	80033e8 <HAL_RCC_OscConfig+0x5f0>
 800340a:	e014      	b.n	8003436 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340c:	f7fe f88e 	bl	800152c <HAL_GetTick>
 8003410:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003412:	e00a      	b.n	800342a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003414:	f7fe f88a 	bl	800152c <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003422:	4293      	cmp	r3, r2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e138      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800342a:	4b4e      	ldr	r3, [pc, #312]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 800342c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d1ee      	bne.n	8003414 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 812d 	beq.w	800369a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003440:	4b48      	ldr	r3, [pc, #288]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003448:	2b18      	cmp	r3, #24
 800344a:	f000 80bd 	beq.w	80035c8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003452:	2b02      	cmp	r3, #2
 8003454:	f040 809e 	bne.w	8003594 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003458:	4b42      	ldr	r3, [pc, #264]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a41      	ldr	r2, [pc, #260]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 800345e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003462:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003464:	f7fe f862 	bl	800152c <HAL_GetTick>
 8003468:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800346c:	f7fe f85e 	bl	800152c <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e10e      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800347e:	4b39      	ldr	r3, [pc, #228]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1f0      	bne.n	800346c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800348a:	4b36      	ldr	r3, [pc, #216]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 800348c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800348e:	4b37      	ldr	r3, [pc, #220]	@ (800356c <HAL_RCC_OscConfig+0x774>)
 8003490:	4013      	ands	r3, r2
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800349a:	0112      	lsls	r2, r2, #4
 800349c:	430a      	orrs	r2, r1
 800349e:	4931      	ldr	r1, [pc, #196]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	628b      	str	r3, [r1, #40]	@ 0x28
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a8:	3b01      	subs	r3, #1
 80034aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b2:	3b01      	subs	r3, #1
 80034b4:	025b      	lsls	r3, r3, #9
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	431a      	orrs	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034be:	3b01      	subs	r3, #1
 80034c0:	041b      	lsls	r3, r3, #16
 80034c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034cc:	3b01      	subs	r3, #1
 80034ce:	061b      	lsls	r3, r3, #24
 80034d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80034d4:	4923      	ldr	r1, [pc, #140]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80034d6:	4313      	orrs	r3, r2
 80034d8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80034da:	4b22      	ldr	r3, [pc, #136]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80034dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034de:	4a21      	ldr	r2, [pc, #132]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80034e0:	f023 0301 	bic.w	r3, r3, #1
 80034e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80034e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80034e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034ea:	4b21      	ldr	r3, [pc, #132]	@ (8003570 <HAL_RCC_OscConfig+0x778>)
 80034ec:	4013      	ands	r3, r2
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80034f2:	00d2      	lsls	r2, r2, #3
 80034f4:	491b      	ldr	r1, [pc, #108]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80034fa:	4b1a      	ldr	r3, [pc, #104]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 80034fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034fe:	f023 020c 	bic.w	r2, r3, #12
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	4917      	ldr	r1, [pc, #92]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003508:	4313      	orrs	r3, r2
 800350a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800350c:	4b15      	ldr	r3, [pc, #84]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 800350e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003510:	f023 0202 	bic.w	r2, r3, #2
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003518:	4912      	ldr	r1, [pc, #72]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 800351a:	4313      	orrs	r3, r2
 800351c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800351e:	4b11      	ldr	r3, [pc, #68]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003522:	4a10      	ldr	r2, [pc, #64]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003524:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003528:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800352a:	4b0e      	ldr	r3, [pc, #56]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 800352c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800352e:	4a0d      	ldr	r2, [pc, #52]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003530:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003534:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003536:	4b0b      	ldr	r3, [pc, #44]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353a:	4a0a      	ldr	r2, [pc, #40]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 800353c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003540:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003542:	4b08      	ldr	r3, [pc, #32]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003546:	4a07      	ldr	r2, [pc, #28]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003548:	f043 0301 	orr.w	r3, r3, #1
 800354c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800354e:	4b05      	ldr	r3, [pc, #20]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a04      	ldr	r2, [pc, #16]	@ (8003564 <HAL_RCC_OscConfig+0x76c>)
 8003554:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003558:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355a:	f7fd ffe7 	bl	800152c <HAL_GetTick>
 800355e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003560:	e011      	b.n	8003586 <HAL_RCC_OscConfig+0x78e>
 8003562:	bf00      	nop
 8003564:	58024400 	.word	0x58024400
 8003568:	58024800 	.word	0x58024800
 800356c:	fffffc0c 	.word	0xfffffc0c
 8003570:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003574:	f7fd ffda 	bl	800152c <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	2b02      	cmp	r3, #2
 8003580:	d901      	bls.n	8003586 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e08a      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003586:	4b47      	ldr	r3, [pc, #284]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d0f0      	beq.n	8003574 <HAL_RCC_OscConfig+0x77c>
 8003592:	e082      	b.n	800369a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003594:	4b43      	ldr	r3, [pc, #268]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a42      	ldr	r2, [pc, #264]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 800359a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800359e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a0:	f7fd ffc4 	bl	800152c <HAL_GetTick>
 80035a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a8:	f7fd ffc0 	bl	800152c <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e070      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80035ba:	4b3a      	ldr	r3, [pc, #232]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1f0      	bne.n	80035a8 <HAL_RCC_OscConfig+0x7b0>
 80035c6:	e068      	b.n	800369a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80035c8:	4b36      	ldr	r3, [pc, #216]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 80035ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035cc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80035ce:	4b35      	ldr	r3, [pc, #212]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d031      	beq.n	8003640 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	f003 0203 	and.w	r2, r3, #3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d12a      	bne.n	8003640 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	091b      	lsrs	r3, r3, #4
 80035ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d122      	bne.n	8003640 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003604:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003606:	429a      	cmp	r2, r3
 8003608:	d11a      	bne.n	8003640 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	0a5b      	lsrs	r3, r3, #9
 800360e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003616:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003618:	429a      	cmp	r2, r3
 800361a:	d111      	bne.n	8003640 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	0c1b      	lsrs	r3, r3, #16
 8003620:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003628:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800362a:	429a      	cmp	r2, r3
 800362c:	d108      	bne.n	8003640 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	0e1b      	lsrs	r3, r3, #24
 8003632:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800363c:	429a      	cmp	r2, r3
 800363e:	d001      	beq.n	8003644 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e02b      	b.n	800369c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003644:	4b17      	ldr	r3, [pc, #92]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 8003646:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003648:	08db      	lsrs	r3, r3, #3
 800364a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800364e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	429a      	cmp	r2, r3
 8003658:	d01f      	beq.n	800369a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800365a:	4b12      	ldr	r3, [pc, #72]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 800365c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365e:	4a11      	ldr	r2, [pc, #68]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 8003660:	f023 0301 	bic.w	r3, r3, #1
 8003664:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003666:	f7fd ff61 	bl	800152c <HAL_GetTick>
 800366a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800366c:	bf00      	nop
 800366e:	f7fd ff5d 	bl	800152c <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003676:	4293      	cmp	r3, r2
 8003678:	d0f9      	beq.n	800366e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800367a:	4b0a      	ldr	r3, [pc, #40]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 800367c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800367e:	4b0a      	ldr	r3, [pc, #40]	@ (80036a8 <HAL_RCC_OscConfig+0x8b0>)
 8003680:	4013      	ands	r3, r2
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003686:	00d2      	lsls	r2, r2, #3
 8003688:	4906      	ldr	r1, [pc, #24]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 800368a:	4313      	orrs	r3, r2
 800368c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800368e:	4b05      	ldr	r3, [pc, #20]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 8003690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003692:	4a04      	ldr	r2, [pc, #16]	@ (80036a4 <HAL_RCC_OscConfig+0x8ac>)
 8003694:	f043 0301 	orr.w	r3, r3, #1
 8003698:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3730      	adds	r7, #48	@ 0x30
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	58024400 	.word	0x58024400
 80036a8:	ffff0007 	.word	0xffff0007

080036ac <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b086      	sub	sp, #24
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d101      	bne.n	80036c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e19c      	b.n	80039fa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036c0:	4b8a      	ldr	r3, [pc, #552]	@ (80038ec <HAL_RCC_ClockConfig+0x240>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 030f 	and.w	r3, r3, #15
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d910      	bls.n	80036f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ce:	4b87      	ldr	r3, [pc, #540]	@ (80038ec <HAL_RCC_ClockConfig+0x240>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f023 020f 	bic.w	r2, r3, #15
 80036d6:	4985      	ldr	r1, [pc, #532]	@ (80038ec <HAL_RCC_ClockConfig+0x240>)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	4313      	orrs	r3, r2
 80036dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036de:	4b83      	ldr	r3, [pc, #524]	@ (80038ec <HAL_RCC_ClockConfig+0x240>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 030f 	and.w	r3, r3, #15
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d001      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e184      	b.n	80039fa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0304 	and.w	r3, r3, #4
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d010      	beq.n	800371e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	691a      	ldr	r2, [r3, #16]
 8003700:	4b7b      	ldr	r3, [pc, #492]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003708:	429a      	cmp	r2, r3
 800370a:	d908      	bls.n	800371e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800370c:	4b78      	ldr	r3, [pc, #480]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	4975      	ldr	r1, [pc, #468]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 800371a:	4313      	orrs	r3, r2
 800371c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0308 	and.w	r3, r3, #8
 8003726:	2b00      	cmp	r3, #0
 8003728:	d010      	beq.n	800374c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	695a      	ldr	r2, [r3, #20]
 800372e:	4b70      	ldr	r3, [pc, #448]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003736:	429a      	cmp	r2, r3
 8003738:	d908      	bls.n	800374c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800373a:	4b6d      	ldr	r3, [pc, #436]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 800373c:	69db      	ldr	r3, [r3, #28]
 800373e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	496a      	ldr	r1, [pc, #424]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 8003748:	4313      	orrs	r3, r2
 800374a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0310 	and.w	r3, r3, #16
 8003754:	2b00      	cmp	r3, #0
 8003756:	d010      	beq.n	800377a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	699a      	ldr	r2, [r3, #24]
 800375c:	4b64      	ldr	r3, [pc, #400]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 800375e:	69db      	ldr	r3, [r3, #28]
 8003760:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003764:	429a      	cmp	r2, r3
 8003766:	d908      	bls.n	800377a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003768:	4b61      	ldr	r3, [pc, #388]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 800376a:	69db      	ldr	r3, [r3, #28]
 800376c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	495e      	ldr	r1, [pc, #376]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 8003776:	4313      	orrs	r3, r2
 8003778:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0320 	and.w	r3, r3, #32
 8003782:	2b00      	cmp	r3, #0
 8003784:	d010      	beq.n	80037a8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	69da      	ldr	r2, [r3, #28]
 800378a:	4b59      	ldr	r3, [pc, #356]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 800378c:	6a1b      	ldr	r3, [r3, #32]
 800378e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003792:	429a      	cmp	r2, r3
 8003794:	d908      	bls.n	80037a8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003796:	4b56      	ldr	r3, [pc, #344]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 8003798:	6a1b      	ldr	r3, [r3, #32]
 800379a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	69db      	ldr	r3, [r3, #28]
 80037a2:	4953      	ldr	r1, [pc, #332]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0302 	and.w	r3, r3, #2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d010      	beq.n	80037d6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68da      	ldr	r2, [r3, #12]
 80037b8:	4b4d      	ldr	r3, [pc, #308]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	f003 030f 	and.w	r3, r3, #15
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d908      	bls.n	80037d6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037c4:	4b4a      	ldr	r3, [pc, #296]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	f023 020f 	bic.w	r2, r3, #15
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	4947      	ldr	r1, [pc, #284]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d055      	beq.n	800388e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80037e2:	4b43      	ldr	r3, [pc, #268]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	4940      	ldr	r1, [pc, #256]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d107      	bne.n	800380c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80037fc:	4b3c      	ldr	r3, [pc, #240]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d121      	bne.n	800384c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e0f6      	b.n	80039fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	2b03      	cmp	r3, #3
 8003812:	d107      	bne.n	8003824 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003814:	4b36      	ldr	r3, [pc, #216]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d115      	bne.n	800384c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e0ea      	b.n	80039fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	2b01      	cmp	r3, #1
 800382a:	d107      	bne.n	800383c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800382c:	4b30      	ldr	r3, [pc, #192]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003834:	2b00      	cmp	r3, #0
 8003836:	d109      	bne.n	800384c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e0de      	b.n	80039fa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800383c:	4b2c      	ldr	r3, [pc, #176]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0304 	and.w	r3, r3, #4
 8003844:	2b00      	cmp	r3, #0
 8003846:	d101      	bne.n	800384c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e0d6      	b.n	80039fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800384c:	4b28      	ldr	r3, [pc, #160]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 800384e:	691b      	ldr	r3, [r3, #16]
 8003850:	f023 0207 	bic.w	r2, r3, #7
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	4925      	ldr	r1, [pc, #148]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 800385a:	4313      	orrs	r3, r2
 800385c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800385e:	f7fd fe65 	bl	800152c <HAL_GetTick>
 8003862:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003864:	e00a      	b.n	800387c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003866:	f7fd fe61 	bl	800152c <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003874:	4293      	cmp	r3, r2
 8003876:	d901      	bls.n	800387c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e0be      	b.n	80039fa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800387c:	4b1c      	ldr	r3, [pc, #112]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	00db      	lsls	r3, r3, #3
 800388a:	429a      	cmp	r2, r3
 800388c:	d1eb      	bne.n	8003866 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d010      	beq.n	80038bc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	4b14      	ldr	r3, [pc, #80]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	f003 030f 	and.w	r3, r3, #15
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d208      	bcs.n	80038bc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038aa:	4b11      	ldr	r3, [pc, #68]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 80038ac:	699b      	ldr	r3, [r3, #24]
 80038ae:	f023 020f 	bic.w	r2, r3, #15
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	490e      	ldr	r1, [pc, #56]	@ (80038f0 <HAL_RCC_ClockConfig+0x244>)
 80038b8:	4313      	orrs	r3, r2
 80038ba:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038bc:	4b0b      	ldr	r3, [pc, #44]	@ (80038ec <HAL_RCC_ClockConfig+0x240>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 030f 	and.w	r3, r3, #15
 80038c4:	683a      	ldr	r2, [r7, #0]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d214      	bcs.n	80038f4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ca:	4b08      	ldr	r3, [pc, #32]	@ (80038ec <HAL_RCC_ClockConfig+0x240>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f023 020f 	bic.w	r2, r3, #15
 80038d2:	4906      	ldr	r1, [pc, #24]	@ (80038ec <HAL_RCC_ClockConfig+0x240>)
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038da:	4b04      	ldr	r3, [pc, #16]	@ (80038ec <HAL_RCC_ClockConfig+0x240>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 030f 	and.w	r3, r3, #15
 80038e2:	683a      	ldr	r2, [r7, #0]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d005      	beq.n	80038f4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e086      	b.n	80039fa <HAL_RCC_ClockConfig+0x34e>
 80038ec:	52002000 	.word	0x52002000
 80038f0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0304 	and.w	r3, r3, #4
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d010      	beq.n	8003922 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	691a      	ldr	r2, [r3, #16]
 8003904:	4b3f      	ldr	r3, [pc, #252]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800390c:	429a      	cmp	r2, r3
 800390e:	d208      	bcs.n	8003922 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003910:	4b3c      	ldr	r3, [pc, #240]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	4939      	ldr	r1, [pc, #228]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 800391e:	4313      	orrs	r3, r2
 8003920:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0308 	and.w	r3, r3, #8
 800392a:	2b00      	cmp	r3, #0
 800392c:	d010      	beq.n	8003950 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	695a      	ldr	r2, [r3, #20]
 8003932:	4b34      	ldr	r3, [pc, #208]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800393a:	429a      	cmp	r2, r3
 800393c:	d208      	bcs.n	8003950 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800393e:	4b31      	ldr	r3, [pc, #196]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	492e      	ldr	r1, [pc, #184]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 800394c:	4313      	orrs	r3, r2
 800394e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0310 	and.w	r3, r3, #16
 8003958:	2b00      	cmp	r3, #0
 800395a:	d010      	beq.n	800397e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	699a      	ldr	r2, [r3, #24]
 8003960:	4b28      	ldr	r3, [pc, #160]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 8003962:	69db      	ldr	r3, [r3, #28]
 8003964:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003968:	429a      	cmp	r2, r3
 800396a:	d208      	bcs.n	800397e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800396c:	4b25      	ldr	r3, [pc, #148]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 800396e:	69db      	ldr	r3, [r3, #28]
 8003970:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	4922      	ldr	r1, [pc, #136]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 800397a:	4313      	orrs	r3, r2
 800397c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0320 	and.w	r3, r3, #32
 8003986:	2b00      	cmp	r3, #0
 8003988:	d010      	beq.n	80039ac <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	69da      	ldr	r2, [r3, #28]
 800398e:	4b1d      	ldr	r3, [pc, #116]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003996:	429a      	cmp	r2, r3
 8003998:	d208      	bcs.n	80039ac <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800399a:	4b1a      	ldr	r3, [pc, #104]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	69db      	ldr	r3, [r3, #28]
 80039a6:	4917      	ldr	r1, [pc, #92]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80039ac:	f000 f834 	bl	8003a18 <HAL_RCC_GetSysClockFreq>
 80039b0:	4602      	mov	r2, r0
 80039b2:	4b14      	ldr	r3, [pc, #80]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	0a1b      	lsrs	r3, r3, #8
 80039b8:	f003 030f 	and.w	r3, r3, #15
 80039bc:	4912      	ldr	r1, [pc, #72]	@ (8003a08 <HAL_RCC_ClockConfig+0x35c>)
 80039be:	5ccb      	ldrb	r3, [r1, r3]
 80039c0:	f003 031f 	and.w	r3, r3, #31
 80039c4:	fa22 f303 	lsr.w	r3, r2, r3
 80039c8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80039ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003a04 <HAL_RCC_ClockConfig+0x358>)
 80039cc:	699b      	ldr	r3, [r3, #24]
 80039ce:	f003 030f 	and.w	r3, r3, #15
 80039d2:	4a0d      	ldr	r2, [pc, #52]	@ (8003a08 <HAL_RCC_ClockConfig+0x35c>)
 80039d4:	5cd3      	ldrb	r3, [r2, r3]
 80039d6:	f003 031f 	and.w	r3, r3, #31
 80039da:	693a      	ldr	r2, [r7, #16]
 80039dc:	fa22 f303 	lsr.w	r3, r2, r3
 80039e0:	4a0a      	ldr	r2, [pc, #40]	@ (8003a0c <HAL_RCC_ClockConfig+0x360>)
 80039e2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80039e4:	4a0a      	ldr	r2, [pc, #40]	@ (8003a10 <HAL_RCC_ClockConfig+0x364>)
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80039ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003a14 <HAL_RCC_ClockConfig+0x368>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fd fd52 	bl	8001498 <HAL_InitTick>
 80039f4:	4603      	mov	r3, r0
 80039f6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80039f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3718      	adds	r7, #24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	58024400 	.word	0x58024400
 8003a08:	08008e1c 	.word	0x08008e1c
 8003a0c:	24000004 	.word	0x24000004
 8003a10:	24000000 	.word	0x24000000
 8003a14:	24000008 	.word	0x24000008

08003a18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b089      	sub	sp, #36	@ 0x24
 8003a1c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a1e:	4bb3      	ldr	r3, [pc, #716]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a26:	2b18      	cmp	r3, #24
 8003a28:	f200 8155 	bhi.w	8003cd6 <HAL_RCC_GetSysClockFreq+0x2be>
 8003a2c:	a201      	add	r2, pc, #4	@ (adr r2, 8003a34 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a32:	bf00      	nop
 8003a34:	08003a99 	.word	0x08003a99
 8003a38:	08003cd7 	.word	0x08003cd7
 8003a3c:	08003cd7 	.word	0x08003cd7
 8003a40:	08003cd7 	.word	0x08003cd7
 8003a44:	08003cd7 	.word	0x08003cd7
 8003a48:	08003cd7 	.word	0x08003cd7
 8003a4c:	08003cd7 	.word	0x08003cd7
 8003a50:	08003cd7 	.word	0x08003cd7
 8003a54:	08003abf 	.word	0x08003abf
 8003a58:	08003cd7 	.word	0x08003cd7
 8003a5c:	08003cd7 	.word	0x08003cd7
 8003a60:	08003cd7 	.word	0x08003cd7
 8003a64:	08003cd7 	.word	0x08003cd7
 8003a68:	08003cd7 	.word	0x08003cd7
 8003a6c:	08003cd7 	.word	0x08003cd7
 8003a70:	08003cd7 	.word	0x08003cd7
 8003a74:	08003ac5 	.word	0x08003ac5
 8003a78:	08003cd7 	.word	0x08003cd7
 8003a7c:	08003cd7 	.word	0x08003cd7
 8003a80:	08003cd7 	.word	0x08003cd7
 8003a84:	08003cd7 	.word	0x08003cd7
 8003a88:	08003cd7 	.word	0x08003cd7
 8003a8c:	08003cd7 	.word	0x08003cd7
 8003a90:	08003cd7 	.word	0x08003cd7
 8003a94:	08003acb 	.word	0x08003acb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a98:	4b94      	ldr	r3, [pc, #592]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0320 	and.w	r3, r3, #32
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d009      	beq.n	8003ab8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003aa4:	4b91      	ldr	r3, [pc, #580]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	08db      	lsrs	r3, r3, #3
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	4a90      	ldr	r2, [pc, #576]	@ (8003cf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ab4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003ab6:	e111      	b.n	8003cdc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003ab8:	4b8d      	ldr	r3, [pc, #564]	@ (8003cf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003aba:	61bb      	str	r3, [r7, #24]
      break;
 8003abc:	e10e      	b.n	8003cdc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003abe:	4b8d      	ldr	r3, [pc, #564]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003ac0:	61bb      	str	r3, [r7, #24]
      break;
 8003ac2:	e10b      	b.n	8003cdc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003ac4:	4b8c      	ldr	r3, [pc, #560]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003ac6:	61bb      	str	r3, [r7, #24]
      break;
 8003ac8:	e108      	b.n	8003cdc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003aca:	4b88      	ldr	r3, [pc, #544]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ace:	f003 0303 	and.w	r3, r3, #3
 8003ad2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003ad4:	4b85      	ldr	r3, [pc, #532]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad8:	091b      	lsrs	r3, r3, #4
 8003ada:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ade:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003ae0:	4b82      	ldr	r3, [pc, #520]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae4:	f003 0301 	and.w	r3, r3, #1
 8003ae8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003aea:	4b80      	ldr	r3, [pc, #512]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aee:	08db      	lsrs	r3, r3, #3
 8003af0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	fb02 f303 	mul.w	r3, r2, r3
 8003afa:	ee07 3a90 	vmov	s15, r3
 8003afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b02:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f000 80e1 	beq.w	8003cd0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	f000 8083 	beq.w	8003c1c <HAL_RCC_GetSysClockFreq+0x204>
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	f200 80a1 	bhi.w	8003c60 <HAL_RCC_GetSysClockFreq+0x248>
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d003      	beq.n	8003b2c <HAL_RCC_GetSysClockFreq+0x114>
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d056      	beq.n	8003bd8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003b2a:	e099      	b.n	8003c60 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b2c:	4b6f      	ldr	r3, [pc, #444]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0320 	and.w	r3, r3, #32
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d02d      	beq.n	8003b94 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003b38:	4b6c      	ldr	r3, [pc, #432]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	08db      	lsrs	r3, r3, #3
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	4a6b      	ldr	r2, [pc, #428]	@ (8003cf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003b44:	fa22 f303 	lsr.w	r3, r2, r3
 8003b48:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	ee07 3a90 	vmov	s15, r3
 8003b50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	ee07 3a90 	vmov	s15, r3
 8003b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b62:	4b62      	ldr	r3, [pc, #392]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b6a:	ee07 3a90 	vmov	s15, r3
 8003b6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b72:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b76:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003cfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b8e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003b92:	e087      	b.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	ee07 3a90 	vmov	s15, r3
 8003b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b9e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003d00 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003ba2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ba6:	4b51      	ldr	r3, [pc, #324]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bae:	ee07 3a90 	vmov	s15, r3
 8003bb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bb6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003bba:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003cfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003bbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bd2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003bd6:	e065      	b.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	ee07 3a90 	vmov	s15, r3
 8003bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003be2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003d04 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003be6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bea:	4b40      	ldr	r3, [pc, #256]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bf2:	ee07 3a90 	vmov	s15, r3
 8003bf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bfa:	ed97 6a02 	vldr	s12, [r7, #8]
 8003bfe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003cfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003c1a:	e043      	b.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	ee07 3a90 	vmov	s15, r3
 8003c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c26:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003d08 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003c2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c36:	ee07 3a90 	vmov	s15, r3
 8003c3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c42:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003cfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003c5e:	e021      	b.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	ee07 3a90 	vmov	s15, r3
 8003c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c6a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003d04 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003c6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c72:	4b1e      	ldr	r3, [pc, #120]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c7a:	ee07 3a90 	vmov	s15, r3
 8003c7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c82:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c86:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003cfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003ca2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003ca4:	4b11      	ldr	r3, [pc, #68]	@ (8003cec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca8:	0a5b      	lsrs	r3, r3, #9
 8003caa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cae:	3301      	adds	r3, #1
 8003cb0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	ee07 3a90 	vmov	s15, r3
 8003cb8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cbc:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cc8:	ee17 3a90 	vmov	r3, s15
 8003ccc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003cce:	e005      	b.n	8003cdc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	61bb      	str	r3, [r7, #24]
      break;
 8003cd4:	e002      	b.n	8003cdc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003cd6:	4b07      	ldr	r3, [pc, #28]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003cd8:	61bb      	str	r3, [r7, #24]
      break;
 8003cda:	bf00      	nop
  }

  return sysclockfreq;
 8003cdc:	69bb      	ldr	r3, [r7, #24]
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3724      	adds	r7, #36	@ 0x24
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	58024400 	.word	0x58024400
 8003cf0:	03d09000 	.word	0x03d09000
 8003cf4:	003d0900 	.word	0x003d0900
 8003cf8:	007a1200 	.word	0x007a1200
 8003cfc:	46000000 	.word	0x46000000
 8003d00:	4c742400 	.word	0x4c742400
 8003d04:	4a742400 	.word	0x4a742400
 8003d08:	4af42400 	.word	0x4af42400

08003d0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003d12:	f7ff fe81 	bl	8003a18 <HAL_RCC_GetSysClockFreq>
 8003d16:	4602      	mov	r2, r0
 8003d18:	4b10      	ldr	r3, [pc, #64]	@ (8003d5c <HAL_RCC_GetHCLKFreq+0x50>)
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	0a1b      	lsrs	r3, r3, #8
 8003d1e:	f003 030f 	and.w	r3, r3, #15
 8003d22:	490f      	ldr	r1, [pc, #60]	@ (8003d60 <HAL_RCC_GetHCLKFreq+0x54>)
 8003d24:	5ccb      	ldrb	r3, [r1, r3]
 8003d26:	f003 031f 	and.w	r3, r3, #31
 8003d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d2e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003d30:	4b0a      	ldr	r3, [pc, #40]	@ (8003d5c <HAL_RCC_GetHCLKFreq+0x50>)
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	f003 030f 	and.w	r3, r3, #15
 8003d38:	4a09      	ldr	r2, [pc, #36]	@ (8003d60 <HAL_RCC_GetHCLKFreq+0x54>)
 8003d3a:	5cd3      	ldrb	r3, [r2, r3]
 8003d3c:	f003 031f 	and.w	r3, r3, #31
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	fa22 f303 	lsr.w	r3, r2, r3
 8003d46:	4a07      	ldr	r2, [pc, #28]	@ (8003d64 <HAL_RCC_GetHCLKFreq+0x58>)
 8003d48:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003d4a:	4a07      	ldr	r2, [pc, #28]	@ (8003d68 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003d50:	4b04      	ldr	r3, [pc, #16]	@ (8003d64 <HAL_RCC_GetHCLKFreq+0x58>)
 8003d52:	681b      	ldr	r3, [r3, #0]
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3708      	adds	r7, #8
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	58024400 	.word	0x58024400
 8003d60:	08008e1c 	.word	0x08008e1c
 8003d64:	24000004 	.word	0x24000004
 8003d68:	24000000 	.word	0x24000000

08003d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003d70:	f7ff ffcc 	bl	8003d0c <HAL_RCC_GetHCLKFreq>
 8003d74:	4602      	mov	r2, r0
 8003d76:	4b06      	ldr	r3, [pc, #24]	@ (8003d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d78:	69db      	ldr	r3, [r3, #28]
 8003d7a:	091b      	lsrs	r3, r3, #4
 8003d7c:	f003 0307 	and.w	r3, r3, #7
 8003d80:	4904      	ldr	r1, [pc, #16]	@ (8003d94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d82:	5ccb      	ldrb	r3, [r1, r3]
 8003d84:	f003 031f 	and.w	r3, r3, #31
 8003d88:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	58024400 	.word	0x58024400
 8003d94:	08008e1c 	.word	0x08008e1c

08003d98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003d9c:	f7ff ffb6 	bl	8003d0c <HAL_RCC_GetHCLKFreq>
 8003da0:	4602      	mov	r2, r0
 8003da2:	4b06      	ldr	r3, [pc, #24]	@ (8003dbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003da4:	69db      	ldr	r3, [r3, #28]
 8003da6:	0a1b      	lsrs	r3, r3, #8
 8003da8:	f003 0307 	and.w	r3, r3, #7
 8003dac:	4904      	ldr	r1, [pc, #16]	@ (8003dc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003dae:	5ccb      	ldrb	r3, [r1, r3]
 8003db0:	f003 031f 	and.w	r3, r3, #31
 8003db4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	58024400 	.word	0x58024400
 8003dc0:	08008e1c 	.word	0x08008e1c

08003dc4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dc8:	b0ca      	sub	sp, #296	@ 0x128
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003de8:	2500      	movs	r5, #0
 8003dea:	ea54 0305 	orrs.w	r3, r4, r5
 8003dee:	d049      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003df6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003dfa:	d02f      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003dfc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e00:	d828      	bhi.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003e02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e06:	d01a      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003e08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e0c:	d822      	bhi.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d003      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003e12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e16:	d007      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003e18:	e01c      	b.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e1a:	4bb8      	ldr	r3, [pc, #736]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1e:	4ab7      	ldr	r2, [pc, #732]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003e26:	e01a      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2c:	3308      	adds	r3, #8
 8003e2e:	2102      	movs	r1, #2
 8003e30:	4618      	mov	r0, r3
 8003e32:	f001 fc8f 	bl	8005754 <RCCEx_PLL2_Config>
 8003e36:	4603      	mov	r3, r0
 8003e38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003e3c:	e00f      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e42:	3328      	adds	r3, #40	@ 0x28
 8003e44:	2102      	movs	r1, #2
 8003e46:	4618      	mov	r0, r3
 8003e48:	f001 fd36 	bl	80058b8 <RCCEx_PLL3_Config>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003e52:	e004      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e5a:	e000      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003e5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10a      	bne.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003e66:	4ba5      	ldr	r3, [pc, #660]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e6a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e74:	4aa1      	ldr	r2, [pc, #644]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e76:	430b      	orrs	r3, r1
 8003e78:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e7a:	e003      	b.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003e90:	f04f 0900 	mov.w	r9, #0
 8003e94:	ea58 0309 	orrs.w	r3, r8, r9
 8003e98:	d047      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea0:	2b04      	cmp	r3, #4
 8003ea2:	d82a      	bhi.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003ea4:	a201      	add	r2, pc, #4	@ (adr r2, 8003eac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eaa:	bf00      	nop
 8003eac:	08003ec1 	.word	0x08003ec1
 8003eb0:	08003ecf 	.word	0x08003ecf
 8003eb4:	08003ee5 	.word	0x08003ee5
 8003eb8:	08003f03 	.word	0x08003f03
 8003ebc:	08003f03 	.word	0x08003f03
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ec0:	4b8e      	ldr	r3, [pc, #568]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec4:	4a8d      	ldr	r2, [pc, #564]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ec6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003eca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ecc:	e01a      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed2:	3308      	adds	r3, #8
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f001 fc3c 	bl	8005754 <RCCEx_PLL2_Config>
 8003edc:	4603      	mov	r3, r0
 8003ede:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ee2:	e00f      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee8:	3328      	adds	r3, #40	@ 0x28
 8003eea:	2100      	movs	r1, #0
 8003eec:	4618      	mov	r0, r3
 8003eee:	f001 fce3 	bl	80058b8 <RCCEx_PLL3_Config>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ef8:	e004      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f00:	e000      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003f02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d10a      	bne.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f0c:	4b7b      	ldr	r3, [pc, #492]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f10:	f023 0107 	bic.w	r1, r3, #7
 8003f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f1a:	4a78      	ldr	r2, [pc, #480]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f1c:	430b      	orrs	r3, r1
 8003f1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f20:	e003      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f32:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003f36:	f04f 0b00 	mov.w	fp, #0
 8003f3a:	ea5a 030b 	orrs.w	r3, sl, fp
 8003f3e:	d04c      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f4a:	d030      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003f4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f50:	d829      	bhi.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003f52:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f54:	d02d      	beq.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003f56:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f58:	d825      	bhi.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003f5a:	2b80      	cmp	r3, #128	@ 0x80
 8003f5c:	d018      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003f5e:	2b80      	cmp	r3, #128	@ 0x80
 8003f60:	d821      	bhi.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d002      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003f66:	2b40      	cmp	r3, #64	@ 0x40
 8003f68:	d007      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003f6a:	e01c      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f6c:	4b63      	ldr	r3, [pc, #396]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f70:	4a62      	ldr	r2, [pc, #392]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003f78:	e01c      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f7e:	3308      	adds	r3, #8
 8003f80:	2100      	movs	r1, #0
 8003f82:	4618      	mov	r0, r3
 8003f84:	f001 fbe6 	bl	8005754 <RCCEx_PLL2_Config>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003f8e:	e011      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f94:	3328      	adds	r3, #40	@ 0x28
 8003f96:	2100      	movs	r1, #0
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f001 fc8d 	bl	80058b8 <RCCEx_PLL3_Config>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003fa4:	e006      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fac:	e002      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003fae:	bf00      	nop
 8003fb0:	e000      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003fb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10a      	bne.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003fbc:	4b4f      	ldr	r3, [pc, #316]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fc0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fca:	4a4c      	ldr	r2, [pc, #304]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fcc:	430b      	orrs	r3, r1
 8003fce:	6513      	str	r3, [r2, #80]	@ 0x50
 8003fd0:	e003      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003fe6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003fea:	2300      	movs	r3, #0
 8003fec:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003ff0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	d053      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ffe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004002:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004006:	d035      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004008:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800400c:	d82e      	bhi.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800400e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004012:	d031      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004014:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004018:	d828      	bhi.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800401a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800401e:	d01a      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004020:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004024:	d822      	bhi.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004026:	2b00      	cmp	r3, #0
 8004028:	d003      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800402a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800402e:	d007      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004030:	e01c      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004032:	4b32      	ldr	r3, [pc, #200]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004036:	4a31      	ldr	r2, [pc, #196]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800403c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800403e:	e01c      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004044:	3308      	adds	r3, #8
 8004046:	2100      	movs	r1, #0
 8004048:	4618      	mov	r0, r3
 800404a:	f001 fb83 	bl	8005754 <RCCEx_PLL2_Config>
 800404e:	4603      	mov	r3, r0
 8004050:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004054:	e011      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405a:	3328      	adds	r3, #40	@ 0x28
 800405c:	2100      	movs	r1, #0
 800405e:	4618      	mov	r0, r3
 8004060:	f001 fc2a 	bl	80058b8 <RCCEx_PLL3_Config>
 8004064:	4603      	mov	r3, r0
 8004066:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800406a:	e006      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004072:	e002      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004074:	bf00      	nop
 8004076:	e000      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004078:	bf00      	nop
    }

    if (ret == HAL_OK)
 800407a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800407e:	2b00      	cmp	r3, #0
 8004080:	d10b      	bne.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004082:	4b1e      	ldr	r3, [pc, #120]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004086:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800408a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800408e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004092:	4a1a      	ldr	r2, [pc, #104]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004094:	430b      	orrs	r3, r1
 8004096:	6593      	str	r3, [r2, #88]	@ 0x58
 8004098:	e003      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800409a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800409e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80040a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040aa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80040ae:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80040b2:	2300      	movs	r3, #0
 80040b4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80040b8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80040bc:	460b      	mov	r3, r1
 80040be:	4313      	orrs	r3, r2
 80040c0:	d056      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80040c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80040ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040ce:	d038      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80040d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040d4:	d831      	bhi.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80040d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040da:	d034      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80040dc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040e0:	d82b      	bhi.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80040e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040e6:	d01d      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80040e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040ec:	d825      	bhi.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d006      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80040f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040f6:	d00a      	beq.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80040f8:	e01f      	b.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80040fa:	bf00      	nop
 80040fc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004100:	4ba2      	ldr	r3, [pc, #648]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004104:	4aa1      	ldr	r2, [pc, #644]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004106:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800410a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800410c:	e01c      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800410e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004112:	3308      	adds	r3, #8
 8004114:	2100      	movs	r1, #0
 8004116:	4618      	mov	r0, r3
 8004118:	f001 fb1c 	bl	8005754 <RCCEx_PLL2_Config>
 800411c:	4603      	mov	r3, r0
 800411e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004122:	e011      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004128:	3328      	adds	r3, #40	@ 0x28
 800412a:	2100      	movs	r1, #0
 800412c:	4618      	mov	r0, r3
 800412e:	f001 fbc3 	bl	80058b8 <RCCEx_PLL3_Config>
 8004132:	4603      	mov	r3, r0
 8004134:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004138:	e006      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004140:	e002      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004142:	bf00      	nop
 8004144:	e000      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004146:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004148:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800414c:	2b00      	cmp	r3, #0
 800414e:	d10b      	bne.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004150:	4b8e      	ldr	r3, [pc, #568]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004154:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800415c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004160:	4a8a      	ldr	r2, [pc, #552]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004162:	430b      	orrs	r3, r1
 8004164:	6593      	str	r3, [r2, #88]	@ 0x58
 8004166:	e003      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004168:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800416c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004178:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800417c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004180:	2300      	movs	r3, #0
 8004182:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004186:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800418a:	460b      	mov	r3, r1
 800418c:	4313      	orrs	r3, r2
 800418e:	d03a      	beq.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004196:	2b30      	cmp	r3, #48	@ 0x30
 8004198:	d01f      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x416>
 800419a:	2b30      	cmp	r3, #48	@ 0x30
 800419c:	d819      	bhi.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800419e:	2b20      	cmp	r3, #32
 80041a0:	d00c      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80041a2:	2b20      	cmp	r3, #32
 80041a4:	d815      	bhi.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d019      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80041aa:	2b10      	cmp	r3, #16
 80041ac:	d111      	bne.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041ae:	4b77      	ldr	r3, [pc, #476]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b2:	4a76      	ldr	r2, [pc, #472]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80041ba:	e011      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80041bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c0:	3308      	adds	r3, #8
 80041c2:	2102      	movs	r1, #2
 80041c4:	4618      	mov	r0, r3
 80041c6:	f001 fac5 	bl	8005754 <RCCEx_PLL2_Config>
 80041ca:	4603      	mov	r3, r0
 80041cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80041d0:	e006      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041d8:	e002      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80041da:	bf00      	nop
 80041dc:	e000      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80041de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10a      	bne.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80041e8:	4b68      	ldr	r3, [pc, #416]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041ec:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80041f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041f6:	4a65      	ldr	r2, [pc, #404]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041f8:	430b      	orrs	r3, r1
 80041fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80041fc:	e003      	b.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004202:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800420a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800420e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004212:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004216:	2300      	movs	r3, #0
 8004218:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800421c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004220:	460b      	mov	r3, r1
 8004222:	4313      	orrs	r3, r2
 8004224:	d051      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800422c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004230:	d035      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004232:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004236:	d82e      	bhi.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004238:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800423c:	d031      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800423e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004242:	d828      	bhi.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004244:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004248:	d01a      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800424a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800424e:	d822      	bhi.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004250:	2b00      	cmp	r3, #0
 8004252:	d003      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004254:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004258:	d007      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800425a:	e01c      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800425c:	4b4b      	ldr	r3, [pc, #300]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800425e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004260:	4a4a      	ldr	r2, [pc, #296]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004262:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004266:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004268:	e01c      	b.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800426a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426e:	3308      	adds	r3, #8
 8004270:	2100      	movs	r1, #0
 8004272:	4618      	mov	r0, r3
 8004274:	f001 fa6e 	bl	8005754 <RCCEx_PLL2_Config>
 8004278:	4603      	mov	r3, r0
 800427a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800427e:	e011      	b.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004284:	3328      	adds	r3, #40	@ 0x28
 8004286:	2100      	movs	r1, #0
 8004288:	4618      	mov	r0, r3
 800428a:	f001 fb15 	bl	80058b8 <RCCEx_PLL3_Config>
 800428e:	4603      	mov	r3, r0
 8004290:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004294:	e006      	b.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800429c:	e002      	b.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800429e:	bf00      	nop
 80042a0:	e000      	b.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80042a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10a      	bne.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80042ac:	4b37      	ldr	r3, [pc, #220]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042b0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80042b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ba:	4a34      	ldr	r2, [pc, #208]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042bc:	430b      	orrs	r3, r1
 80042be:	6513      	str	r3, [r2, #80]	@ 0x50
 80042c0:	e003      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80042ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80042d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80042da:	2300      	movs	r3, #0
 80042dc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80042e0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80042e4:	460b      	mov	r3, r1
 80042e6:	4313      	orrs	r3, r2
 80042e8:	d056      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80042ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042f4:	d033      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80042f6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042fa:	d82c      	bhi.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80042fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004300:	d02f      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004302:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004306:	d826      	bhi.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004308:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800430c:	d02b      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800430e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004312:	d820      	bhi.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004314:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004318:	d012      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800431a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800431e:	d81a      	bhi.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004320:	2b00      	cmp	r3, #0
 8004322:	d022      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004328:	d115      	bne.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800432a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432e:	3308      	adds	r3, #8
 8004330:	2101      	movs	r1, #1
 8004332:	4618      	mov	r0, r3
 8004334:	f001 fa0e 	bl	8005754 <RCCEx_PLL2_Config>
 8004338:	4603      	mov	r3, r0
 800433a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800433e:	e015      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004344:	3328      	adds	r3, #40	@ 0x28
 8004346:	2101      	movs	r1, #1
 8004348:	4618      	mov	r0, r3
 800434a:	f001 fab5 	bl	80058b8 <RCCEx_PLL3_Config>
 800434e:	4603      	mov	r3, r0
 8004350:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004354:	e00a      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800435c:	e006      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800435e:	bf00      	nop
 8004360:	e004      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004362:	bf00      	nop
 8004364:	e002      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004366:	bf00      	nop
 8004368:	e000      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800436a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800436c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004370:	2b00      	cmp	r3, #0
 8004372:	d10d      	bne.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004374:	4b05      	ldr	r3, [pc, #20]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004376:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004378:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800437c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004380:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004382:	4a02      	ldr	r2, [pc, #8]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004384:	430b      	orrs	r3, r1
 8004386:	6513      	str	r3, [r2, #80]	@ 0x50
 8004388:	e006      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800438a:	bf00      	nop
 800438c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004390:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004394:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80043a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80043a8:	2300      	movs	r3, #0
 80043aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80043ae:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80043b2:	460b      	mov	r3, r1
 80043b4:	4313      	orrs	r3, r2
 80043b6:	d055      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80043b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043bc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80043c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043c4:	d033      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80043c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043ca:	d82c      	bhi.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80043cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043d0:	d02f      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80043d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043d6:	d826      	bhi.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80043d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043dc:	d02b      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80043de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043e2:	d820      	bhi.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80043e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043e8:	d012      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80043ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043ee:	d81a      	bhi.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d022      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x676>
 80043f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043f8:	d115      	bne.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80043fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fe:	3308      	adds	r3, #8
 8004400:	2101      	movs	r1, #1
 8004402:	4618      	mov	r0, r3
 8004404:	f001 f9a6 	bl	8005754 <RCCEx_PLL2_Config>
 8004408:	4603      	mov	r3, r0
 800440a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800440e:	e015      	b.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004414:	3328      	adds	r3, #40	@ 0x28
 8004416:	2101      	movs	r1, #1
 8004418:	4618      	mov	r0, r3
 800441a:	f001 fa4d 	bl	80058b8 <RCCEx_PLL3_Config>
 800441e:	4603      	mov	r3, r0
 8004420:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004424:	e00a      	b.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800442c:	e006      	b.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800442e:	bf00      	nop
 8004430:	e004      	b.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004432:	bf00      	nop
 8004434:	e002      	b.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004436:	bf00      	nop
 8004438:	e000      	b.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800443a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800443c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004440:	2b00      	cmp	r3, #0
 8004442:	d10b      	bne.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004444:	4ba3      	ldr	r3, [pc, #652]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004448:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800444c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004450:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004454:	4a9f      	ldr	r2, [pc, #636]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004456:	430b      	orrs	r3, r1
 8004458:	6593      	str	r3, [r2, #88]	@ 0x58
 800445a:	e003      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800445c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004460:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004470:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004474:	2300      	movs	r3, #0
 8004476:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800447a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800447e:	460b      	mov	r3, r1
 8004480:	4313      	orrs	r3, r2
 8004482:	d037      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004488:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800448a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800448e:	d00e      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004490:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004494:	d816      	bhi.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004496:	2b00      	cmp	r3, #0
 8004498:	d018      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x708>
 800449a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800449e:	d111      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044a0:	4b8c      	ldr	r3, [pc, #560]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a4:	4a8b      	ldr	r2, [pc, #556]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80044ac:	e00f      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80044ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b2:	3308      	adds	r3, #8
 80044b4:	2101      	movs	r1, #1
 80044b6:	4618      	mov	r0, r3
 80044b8:	f001 f94c 	bl	8005754 <RCCEx_PLL2_Config>
 80044bc:	4603      	mov	r3, r0
 80044be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80044c2:	e004      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044ca:	e000      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80044cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d10a      	bne.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80044d6:	4b7f      	ldr	r3, [pc, #508]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044da:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80044de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e4:	4a7b      	ldr	r2, [pc, #492]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044e6:	430b      	orrs	r3, r1
 80044e8:	6513      	str	r3, [r2, #80]	@ 0x50
 80044ea:	e003      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80044f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004500:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004504:	2300      	movs	r3, #0
 8004506:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800450a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800450e:	460b      	mov	r3, r1
 8004510:	4313      	orrs	r3, r2
 8004512:	d039      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004514:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004518:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800451a:	2b03      	cmp	r3, #3
 800451c:	d81c      	bhi.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800451e:	a201      	add	r2, pc, #4	@ (adr r2, 8004524 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004524:	08004561 	.word	0x08004561
 8004528:	08004535 	.word	0x08004535
 800452c:	08004543 	.word	0x08004543
 8004530:	08004561 	.word	0x08004561
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004534:	4b67      	ldr	r3, [pc, #412]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004538:	4a66      	ldr	r2, [pc, #408]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800453a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800453e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004540:	e00f      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004546:	3308      	adds	r3, #8
 8004548:	2102      	movs	r1, #2
 800454a:	4618      	mov	r0, r3
 800454c:	f001 f902 	bl	8005754 <RCCEx_PLL2_Config>
 8004550:	4603      	mov	r3, r0
 8004552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004556:	e004      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800455e:	e000      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004560:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004562:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004566:	2b00      	cmp	r3, #0
 8004568:	d10a      	bne.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800456a:	4b5a      	ldr	r3, [pc, #360]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800456c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800456e:	f023 0103 	bic.w	r1, r3, #3
 8004572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004578:	4a56      	ldr	r2, [pc, #344]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800457a:	430b      	orrs	r3, r1
 800457c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800457e:	e003      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004580:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004584:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004590:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004594:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004598:	2300      	movs	r3, #0
 800459a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800459e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80045a2:	460b      	mov	r3, r1
 80045a4:	4313      	orrs	r3, r2
 80045a6:	f000 809f 	beq.w	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045aa:	4b4b      	ldr	r3, [pc, #300]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a4a      	ldr	r2, [pc, #296]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80045b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045b6:	f7fc ffb9 	bl	800152c <HAL_GetTick>
 80045ba:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045be:	e00b      	b.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045c0:	f7fc ffb4 	bl	800152c <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b64      	cmp	r3, #100	@ 0x64
 80045ce:	d903      	bls.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045d6:	e005      	b.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045d8:	4b3f      	ldr	r3, [pc, #252]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d0ed      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80045e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d179      	bne.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80045ec:	4b39      	ldr	r3, [pc, #228]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045ee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80045f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80045f8:	4053      	eors	r3, r2
 80045fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d015      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004602:	4b34      	ldr	r3, [pc, #208]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004606:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800460a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800460e:	4b31      	ldr	r3, [pc, #196]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004610:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004612:	4a30      	ldr	r2, [pc, #192]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004618:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800461a:	4b2e      	ldr	r3, [pc, #184]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800461c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800461e:	4a2d      	ldr	r2, [pc, #180]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004620:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004624:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004626:	4a2b      	ldr	r2, [pc, #172]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004628:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800462c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800462e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004632:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004636:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800463a:	d118      	bne.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800463c:	f7fc ff76 	bl	800152c <HAL_GetTick>
 8004640:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004644:	e00d      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004646:	f7fc ff71 	bl	800152c <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004650:	1ad2      	subs	r2, r2, r3
 8004652:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004656:	429a      	cmp	r2, r3
 8004658:	d903      	bls.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004660:	e005      	b.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004662:	4b1c      	ldr	r3, [pc, #112]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d0eb      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800466e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004672:	2b00      	cmp	r3, #0
 8004674:	d129      	bne.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800467a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800467e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004682:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004686:	d10e      	bne.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004688:	4b12      	ldr	r3, [pc, #72]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800468a:	691b      	ldr	r3, [r3, #16]
 800468c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004694:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004698:	091a      	lsrs	r2, r3, #4
 800469a:	4b10      	ldr	r3, [pc, #64]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800469c:	4013      	ands	r3, r2
 800469e:	4a0d      	ldr	r2, [pc, #52]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046a0:	430b      	orrs	r3, r1
 80046a2:	6113      	str	r3, [r2, #16]
 80046a4:	e005      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80046a6:	4b0b      	ldr	r3, [pc, #44]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	4a0a      	ldr	r2, [pc, #40]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046ac:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80046b0:	6113      	str	r3, [r2, #16]
 80046b2:	4b08      	ldr	r3, [pc, #32]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046b4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80046b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046c2:	4a04      	ldr	r2, [pc, #16]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046c4:	430b      	orrs	r3, r1
 80046c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80046c8:	e00e      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80046d2:	e009      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80046d4:	58024400 	.word	0x58024400
 80046d8:	58024800 	.word	0x58024800
 80046dc:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80046e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f0:	f002 0301 	and.w	r3, r2, #1
 80046f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80046f8:	2300      	movs	r3, #0
 80046fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80046fe:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004702:	460b      	mov	r3, r1
 8004704:	4313      	orrs	r3, r2
 8004706:	f000 8089 	beq.w	800481c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800470a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004710:	2b28      	cmp	r3, #40	@ 0x28
 8004712:	d86b      	bhi.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004714:	a201      	add	r2, pc, #4	@ (adr r2, 800471c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800471a:	bf00      	nop
 800471c:	080047f5 	.word	0x080047f5
 8004720:	080047ed 	.word	0x080047ed
 8004724:	080047ed 	.word	0x080047ed
 8004728:	080047ed 	.word	0x080047ed
 800472c:	080047ed 	.word	0x080047ed
 8004730:	080047ed 	.word	0x080047ed
 8004734:	080047ed 	.word	0x080047ed
 8004738:	080047ed 	.word	0x080047ed
 800473c:	080047c1 	.word	0x080047c1
 8004740:	080047ed 	.word	0x080047ed
 8004744:	080047ed 	.word	0x080047ed
 8004748:	080047ed 	.word	0x080047ed
 800474c:	080047ed 	.word	0x080047ed
 8004750:	080047ed 	.word	0x080047ed
 8004754:	080047ed 	.word	0x080047ed
 8004758:	080047ed 	.word	0x080047ed
 800475c:	080047d7 	.word	0x080047d7
 8004760:	080047ed 	.word	0x080047ed
 8004764:	080047ed 	.word	0x080047ed
 8004768:	080047ed 	.word	0x080047ed
 800476c:	080047ed 	.word	0x080047ed
 8004770:	080047ed 	.word	0x080047ed
 8004774:	080047ed 	.word	0x080047ed
 8004778:	080047ed 	.word	0x080047ed
 800477c:	080047f5 	.word	0x080047f5
 8004780:	080047ed 	.word	0x080047ed
 8004784:	080047ed 	.word	0x080047ed
 8004788:	080047ed 	.word	0x080047ed
 800478c:	080047ed 	.word	0x080047ed
 8004790:	080047ed 	.word	0x080047ed
 8004794:	080047ed 	.word	0x080047ed
 8004798:	080047ed 	.word	0x080047ed
 800479c:	080047f5 	.word	0x080047f5
 80047a0:	080047ed 	.word	0x080047ed
 80047a4:	080047ed 	.word	0x080047ed
 80047a8:	080047ed 	.word	0x080047ed
 80047ac:	080047ed 	.word	0x080047ed
 80047b0:	080047ed 	.word	0x080047ed
 80047b4:	080047ed 	.word	0x080047ed
 80047b8:	080047ed 	.word	0x080047ed
 80047bc:	080047f5 	.word	0x080047f5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80047c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c4:	3308      	adds	r3, #8
 80047c6:	2101      	movs	r1, #1
 80047c8:	4618      	mov	r0, r3
 80047ca:	f000 ffc3 	bl	8005754 <RCCEx_PLL2_Config>
 80047ce:	4603      	mov	r3, r0
 80047d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80047d4:	e00f      	b.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047da:	3328      	adds	r3, #40	@ 0x28
 80047dc:	2101      	movs	r1, #1
 80047de:	4618      	mov	r0, r3
 80047e0:	f001 f86a 	bl	80058b8 <RCCEx_PLL3_Config>
 80047e4:	4603      	mov	r3, r0
 80047e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80047ea:	e004      	b.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047f2:	e000      	b.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80047f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d10a      	bne.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80047fe:	4bbf      	ldr	r3, [pc, #764]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004802:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800480c:	4abb      	ldr	r2, [pc, #748]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800480e:	430b      	orrs	r3, r1
 8004810:	6553      	str	r3, [r2, #84]	@ 0x54
 8004812:	e003      	b.n	800481c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004814:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004818:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800481c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004824:	f002 0302 	and.w	r3, r2, #2
 8004828:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800482c:	2300      	movs	r3, #0
 800482e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004832:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004836:	460b      	mov	r3, r1
 8004838:	4313      	orrs	r3, r2
 800483a:	d041      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800483c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004840:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004842:	2b05      	cmp	r3, #5
 8004844:	d824      	bhi.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004846:	a201      	add	r2, pc, #4	@ (adr r2, 800484c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800484c:	08004899 	.word	0x08004899
 8004850:	08004865 	.word	0x08004865
 8004854:	0800487b 	.word	0x0800487b
 8004858:	08004899 	.word	0x08004899
 800485c:	08004899 	.word	0x08004899
 8004860:	08004899 	.word	0x08004899
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004868:	3308      	adds	r3, #8
 800486a:	2101      	movs	r1, #1
 800486c:	4618      	mov	r0, r3
 800486e:	f000 ff71 	bl	8005754 <RCCEx_PLL2_Config>
 8004872:	4603      	mov	r3, r0
 8004874:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004878:	e00f      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800487a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800487e:	3328      	adds	r3, #40	@ 0x28
 8004880:	2101      	movs	r1, #1
 8004882:	4618      	mov	r0, r3
 8004884:	f001 f818 	bl	80058b8 <RCCEx_PLL3_Config>
 8004888:	4603      	mov	r3, r0
 800488a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800488e:	e004      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004896:	e000      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004898:	bf00      	nop
    }

    if (ret == HAL_OK)
 800489a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d10a      	bne.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80048a2:	4b96      	ldr	r3, [pc, #600]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048a6:	f023 0107 	bic.w	r1, r3, #7
 80048aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048b0:	4a92      	ldr	r2, [pc, #584]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048b2:	430b      	orrs	r3, r1
 80048b4:	6553      	str	r3, [r2, #84]	@ 0x54
 80048b6:	e003      	b.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80048c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c8:	f002 0304 	and.w	r3, r2, #4
 80048cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80048d0:	2300      	movs	r3, #0
 80048d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80048d6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80048da:	460b      	mov	r3, r1
 80048dc:	4313      	orrs	r3, r2
 80048de:	d044      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80048e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048e8:	2b05      	cmp	r3, #5
 80048ea:	d825      	bhi.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80048ec:	a201      	add	r2, pc, #4	@ (adr r2, 80048f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80048ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f2:	bf00      	nop
 80048f4:	08004941 	.word	0x08004941
 80048f8:	0800490d 	.word	0x0800490d
 80048fc:	08004923 	.word	0x08004923
 8004900:	08004941 	.word	0x08004941
 8004904:	08004941 	.word	0x08004941
 8004908:	08004941 	.word	0x08004941
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800490c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004910:	3308      	adds	r3, #8
 8004912:	2101      	movs	r1, #1
 8004914:	4618      	mov	r0, r3
 8004916:	f000 ff1d 	bl	8005754 <RCCEx_PLL2_Config>
 800491a:	4603      	mov	r3, r0
 800491c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004920:	e00f      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004926:	3328      	adds	r3, #40	@ 0x28
 8004928:	2101      	movs	r1, #1
 800492a:	4618      	mov	r0, r3
 800492c:	f000 ffc4 	bl	80058b8 <RCCEx_PLL3_Config>
 8004930:	4603      	mov	r3, r0
 8004932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004936:	e004      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800493e:	e000      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004940:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10b      	bne.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800494a:	4b6c      	ldr	r3, [pc, #432]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800494c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800494e:	f023 0107 	bic.w	r1, r3, #7
 8004952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004956:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800495a:	4a68      	ldr	r2, [pc, #416]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800495c:	430b      	orrs	r3, r1
 800495e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004960:	e003      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004966:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800496a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800496e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004972:	f002 0320 	and.w	r3, r2, #32
 8004976:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800497a:	2300      	movs	r3, #0
 800497c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004980:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004984:	460b      	mov	r3, r1
 8004986:	4313      	orrs	r3, r2
 8004988:	d055      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800498a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004992:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004996:	d033      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004998:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800499c:	d82c      	bhi.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800499e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a2:	d02f      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80049a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a8:	d826      	bhi.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80049aa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80049ae:	d02b      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80049b0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80049b4:	d820      	bhi.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80049b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049ba:	d012      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80049bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049c0:	d81a      	bhi.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d022      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80049c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049ca:	d115      	bne.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d0:	3308      	adds	r3, #8
 80049d2:	2100      	movs	r1, #0
 80049d4:	4618      	mov	r0, r3
 80049d6:	f000 febd 	bl	8005754 <RCCEx_PLL2_Config>
 80049da:	4603      	mov	r3, r0
 80049dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80049e0:	e015      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e6:	3328      	adds	r3, #40	@ 0x28
 80049e8:	2102      	movs	r1, #2
 80049ea:	4618      	mov	r0, r3
 80049ec:	f000 ff64 	bl	80058b8 <RCCEx_PLL3_Config>
 80049f0:	4603      	mov	r3, r0
 80049f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80049f6:	e00a      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049fe:	e006      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a00:	bf00      	nop
 8004a02:	e004      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a04:	bf00      	nop
 8004a06:	e002      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a08:	bf00      	nop
 8004a0a:	e000      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10b      	bne.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a16:	4b39      	ldr	r3, [pc, #228]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a1a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a26:	4a35      	ldr	r2, [pc, #212]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a28:	430b      	orrs	r3, r1
 8004a2a:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a2c:	e003      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004a42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004a46:	2300      	movs	r3, #0
 8004a48:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004a4c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004a50:	460b      	mov	r3, r1
 8004a52:	4313      	orrs	r3, r2
 8004a54:	d058      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a5e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004a62:	d033      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004a64:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004a68:	d82c      	bhi.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004a6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a6e:	d02f      	beq.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004a70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a74:	d826      	bhi.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004a76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a7a:	d02b      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004a7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a80:	d820      	bhi.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004a82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a86:	d012      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004a88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a8c:	d81a      	bhi.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d022      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004a92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a96:	d115      	bne.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9c:	3308      	adds	r3, #8
 8004a9e:	2100      	movs	r1, #0
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f000 fe57 	bl	8005754 <RCCEx_PLL2_Config>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004aac:	e015      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab2:	3328      	adds	r3, #40	@ 0x28
 8004ab4:	2102      	movs	r1, #2
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 fefe 	bl	80058b8 <RCCEx_PLL3_Config>
 8004abc:	4603      	mov	r3, r0
 8004abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004ac2:	e00a      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004aca:	e006      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004acc:	bf00      	nop
 8004ace:	e004      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004ad0:	bf00      	nop
 8004ad2:	e002      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004ad4:	bf00      	nop
 8004ad6:	e000      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004ad8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ada:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10e      	bne.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ae2:	4b06      	ldr	r3, [pc, #24]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004af2:	4a02      	ldr	r2, [pc, #8]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004af4:	430b      	orrs	r3, r1
 8004af6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004af8:	e006      	b.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004afa:	bf00      	nop
 8004afc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b10:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004b14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b18:	2300      	movs	r3, #0
 8004b1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b1e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004b22:	460b      	mov	r3, r1
 8004b24:	4313      	orrs	r3, r2
 8004b26:	d055      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b2c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004b30:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004b34:	d033      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004b36:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004b3a:	d82c      	bhi.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004b3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b40:	d02f      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004b42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b46:	d826      	bhi.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004b48:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004b4c:	d02b      	beq.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004b4e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004b52:	d820      	bhi.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004b54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b58:	d012      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004b5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b5e:	d81a      	bhi.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d022      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004b64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b68:	d115      	bne.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b6e:	3308      	adds	r3, #8
 8004b70:	2100      	movs	r1, #0
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 fdee 	bl	8005754 <RCCEx_PLL2_Config>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004b7e:	e015      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b84:	3328      	adds	r3, #40	@ 0x28
 8004b86:	2102      	movs	r1, #2
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f000 fe95 	bl	80058b8 <RCCEx_PLL3_Config>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004b94:	e00a      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b9c:	e006      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004b9e:	bf00      	nop
 8004ba0:	e004      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004ba2:	bf00      	nop
 8004ba4:	e002      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004ba6:	bf00      	nop
 8004ba8:	e000      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004baa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d10b      	bne.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004bb4:	4ba1      	ldr	r3, [pc, #644]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bb8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004bc4:	4a9d      	ldr	r2, [pc, #628]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bc6:	430b      	orrs	r3, r1
 8004bc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bca:	e003      	b.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bdc:	f002 0308 	and.w	r3, r2, #8
 8004be0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004be4:	2300      	movs	r3, #0
 8004be6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004bea:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004bee:	460b      	mov	r3, r1
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	d01e      	beq.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c00:	d10c      	bne.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c06:	3328      	adds	r3, #40	@ 0x28
 8004c08:	2102      	movs	r1, #2
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f000 fe54 	bl	80058b8 <RCCEx_PLL3_Config>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d002      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004c1c:	4b87      	ldr	r3, [pc, #540]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c20:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c2c:	4a83      	ldr	r2, [pc, #524]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c2e:	430b      	orrs	r3, r1
 8004c30:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c3a:	f002 0310 	and.w	r3, r2, #16
 8004c3e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c42:	2300      	movs	r3, #0
 8004c44:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004c48:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	d01e      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c5e:	d10c      	bne.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c64:	3328      	adds	r3, #40	@ 0x28
 8004c66:	2102      	movs	r1, #2
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f000 fe25 	bl	80058b8 <RCCEx_PLL3_Config>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d002      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c7a:	4b70      	ldr	r3, [pc, #448]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c8a:	4a6c      	ldr	r2, [pc, #432]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c8c:	430b      	orrs	r3, r1
 8004c8e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c98:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004c9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ca6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004caa:	460b      	mov	r3, r1
 8004cac:	4313      	orrs	r3, r2
 8004cae:	d03e      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004cb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cbc:	d022      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004cbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cc2:	d81b      	bhi.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004cc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ccc:	d00b      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004cce:	e015      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd4:	3308      	adds	r3, #8
 8004cd6:	2100      	movs	r1, #0
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f000 fd3b 	bl	8005754 <RCCEx_PLL2_Config>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004ce4:	e00f      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cea:	3328      	adds	r3, #40	@ 0x28
 8004cec:	2102      	movs	r1, #2
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f000 fde2 	bl	80058b8 <RCCEx_PLL3_Config>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004cfa:	e004      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d02:	e000      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004d04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10b      	bne.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d0e:	4b4b      	ldr	r3, [pc, #300]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d12:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004d1e:	4a47      	ldr	r2, [pc, #284]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d20:	430b      	orrs	r3, r1
 8004d22:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d24:	e003      	b.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d36:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004d3a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d40:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004d44:	460b      	mov	r3, r1
 8004d46:	4313      	orrs	r3, r2
 8004d48:	d03b      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d52:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d56:	d01f      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004d58:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d5c:	d818      	bhi.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004d5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d62:	d003      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004d64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d68:	d007      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004d6a:	e011      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d6c:	4b33      	ldr	r3, [pc, #204]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d70:	4a32      	ldr	r2, [pc, #200]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004d78:	e00f      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7e:	3328      	adds	r3, #40	@ 0x28
 8004d80:	2101      	movs	r1, #1
 8004d82:	4618      	mov	r0, r3
 8004d84:	f000 fd98 	bl	80058b8 <RCCEx_PLL3_Config>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004d8e:	e004      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d96:	e000      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10b      	bne.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004da2:	4b26      	ldr	r3, [pc, #152]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004da6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004db2:	4a22      	ldr	r2, [pc, #136]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004db4:	430b      	orrs	r3, r1
 8004db6:	6553      	str	r3, [r2, #84]	@ 0x54
 8004db8:	e003      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dca:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004dce:	673b      	str	r3, [r7, #112]	@ 0x70
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	677b      	str	r3, [r7, #116]	@ 0x74
 8004dd4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004dd8:	460b      	mov	r3, r1
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	d034      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d003      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004de8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dec:	d007      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004dee:	e011      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004df0:	4b12      	ldr	r3, [pc, #72]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df4:	4a11      	ldr	r2, [pc, #68]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004df6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004dfc:	e00e      	b.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e02:	3308      	adds	r3, #8
 8004e04:	2102      	movs	r1, #2
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 fca4 	bl	8005754 <RCCEx_PLL2_Config>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004e12:	e003      	b.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d10d      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004e24:	4b05      	ldr	r3, [pc, #20]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e28:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e32:	4a02      	ldr	r2, [pc, #8]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e34:	430b      	orrs	r3, r1
 8004e36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e38:	e006      	b.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004e3a:	bf00      	nop
 8004e3c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e50:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004e54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e56:	2300      	movs	r3, #0
 8004e58:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e5a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004e5e:	460b      	mov	r3, r1
 8004e60:	4313      	orrs	r3, r2
 8004e62:	d00c      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e68:	3328      	adds	r3, #40	@ 0x28
 8004e6a:	2102      	movs	r1, #2
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f000 fd23 	bl	80058b8 <RCCEx_PLL3_Config>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d002      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e86:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004e8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e90:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004e94:	460b      	mov	r3, r1
 8004e96:	4313      	orrs	r3, r2
 8004e98:	d038      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ea2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ea6:	d018      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004ea8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004eac:	d811      	bhi.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004eae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eb2:	d014      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004eb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eb8:	d80b      	bhi.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d011      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004ebe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ec2:	d106      	bne.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ec4:	4bc3      	ldr	r3, [pc, #780]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec8:	4ac2      	ldr	r2, [pc, #776]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004eca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ece:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004ed0:	e008      	b.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ed8:	e004      	b.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004eda:	bf00      	nop
 8004edc:	e002      	b.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ede:	bf00      	nop
 8004ee0:	e000      	b.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ee2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ee4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d10b      	bne.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004eec:	4bb9      	ldr	r3, [pc, #740]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004efc:	4ab5      	ldr	r2, [pc, #724]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004efe:	430b      	orrs	r3, r1
 8004f00:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f02:	e003      	b.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f14:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004f18:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f1e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004f22:	460b      	mov	r3, r1
 8004f24:	4313      	orrs	r3, r2
 8004f26:	d009      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004f28:	4baa      	ldr	r3, [pc, #680]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f2c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f36:	4aa7      	ldr	r2, [pc, #668]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f38:	430b      	orrs	r3, r1
 8004f3a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f44:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004f48:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f4e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004f52:	460b      	mov	r3, r1
 8004f54:	4313      	orrs	r3, r2
 8004f56:	d00a      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004f58:	4b9e      	ldr	r3, [pc, #632]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f64:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004f68:	4a9a      	ldr	r2, [pc, #616]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f6a:	430b      	orrs	r3, r1
 8004f6c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f76:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004f7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f80:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004f84:	460b      	mov	r3, r1
 8004f86:	4313      	orrs	r3, r2
 8004f88:	d009      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004f8a:	4b92      	ldr	r3, [pc, #584]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f8e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f98:	4a8e      	ldr	r2, [pc, #568]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f9a:	430b      	orrs	r3, r1
 8004f9c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004faa:	643b      	str	r3, [r7, #64]	@ 0x40
 8004fac:	2300      	movs	r3, #0
 8004fae:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fb0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	d00e      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fba:	4b86      	ldr	r3, [pc, #536]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fbc:	691b      	ldr	r3, [r3, #16]
 8004fbe:	4a85      	ldr	r2, [pc, #532]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fc0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004fc4:	6113      	str	r3, [r2, #16]
 8004fc6:	4b83      	ldr	r3, [pc, #524]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fc8:	6919      	ldr	r1, [r3, #16]
 8004fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fce:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004fd2:	4a80      	ldr	r2, [pc, #512]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fd4:	430b      	orrs	r3, r1
 8004fd6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004fe4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fea:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004fee:	460b      	mov	r3, r1
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	d009      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004ff4:	4b77      	ldr	r3, [pc, #476]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ff8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005002:	4a74      	ldr	r2, [pc, #464]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005004:	430b      	orrs	r3, r1
 8005006:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005010:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005014:	633b      	str	r3, [r7, #48]	@ 0x30
 8005016:	2300      	movs	r3, #0
 8005018:	637b      	str	r3, [r7, #52]	@ 0x34
 800501a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800501e:	460b      	mov	r3, r1
 8005020:	4313      	orrs	r3, r2
 8005022:	d00a      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005024:	4b6b      	ldr	r3, [pc, #428]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005028:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800502c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005030:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005034:	4a67      	ldr	r2, [pc, #412]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005036:	430b      	orrs	r3, r1
 8005038:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800503a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800503e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005042:	2100      	movs	r1, #0
 8005044:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800504c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005050:	460b      	mov	r3, r1
 8005052:	4313      	orrs	r3, r2
 8005054:	d011      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800505a:	3308      	adds	r3, #8
 800505c:	2100      	movs	r1, #0
 800505e:	4618      	mov	r0, r3
 8005060:	f000 fb78 	bl	8005754 <RCCEx_PLL2_Config>
 8005064:	4603      	mov	r3, r0
 8005066:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800506a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800506e:	2b00      	cmp	r3, #0
 8005070:	d003      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005072:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005076:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800507a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800507e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005082:	2100      	movs	r1, #0
 8005084:	6239      	str	r1, [r7, #32]
 8005086:	f003 0302 	and.w	r3, r3, #2
 800508a:	627b      	str	r3, [r7, #36]	@ 0x24
 800508c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005090:	460b      	mov	r3, r1
 8005092:	4313      	orrs	r3, r2
 8005094:	d011      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800509a:	3308      	adds	r3, #8
 800509c:	2101      	movs	r1, #1
 800509e:	4618      	mov	r0, r3
 80050a0:	f000 fb58 	bl	8005754 <RCCEx_PLL2_Config>
 80050a4:	4603      	mov	r3, r0
 80050a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80050aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d003      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80050ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c2:	2100      	movs	r1, #0
 80050c4:	61b9      	str	r1, [r7, #24]
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	61fb      	str	r3, [r7, #28]
 80050cc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80050d0:	460b      	mov	r3, r1
 80050d2:	4313      	orrs	r3, r2
 80050d4:	d011      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80050d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050da:	3308      	adds	r3, #8
 80050dc:	2102      	movs	r1, #2
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 fb38 	bl	8005754 <RCCEx_PLL2_Config>
 80050e4:	4603      	mov	r3, r0
 80050e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80050ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d003      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80050fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005102:	2100      	movs	r1, #0
 8005104:	6139      	str	r1, [r7, #16]
 8005106:	f003 0308 	and.w	r3, r3, #8
 800510a:	617b      	str	r3, [r7, #20]
 800510c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005110:	460b      	mov	r3, r1
 8005112:	4313      	orrs	r3, r2
 8005114:	d011      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511a:	3328      	adds	r3, #40	@ 0x28
 800511c:	2100      	movs	r1, #0
 800511e:	4618      	mov	r0, r3
 8005120:	f000 fbca 	bl	80058b8 <RCCEx_PLL3_Config>
 8005124:	4603      	mov	r3, r0
 8005126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800512a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800512e:	2b00      	cmp	r3, #0
 8005130:	d003      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005132:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005136:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800513a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005142:	2100      	movs	r1, #0
 8005144:	60b9      	str	r1, [r7, #8]
 8005146:	f003 0310 	and.w	r3, r3, #16
 800514a:	60fb      	str	r3, [r7, #12]
 800514c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005150:	460b      	mov	r3, r1
 8005152:	4313      	orrs	r3, r2
 8005154:	d011      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800515a:	3328      	adds	r3, #40	@ 0x28
 800515c:	2101      	movs	r1, #1
 800515e:	4618      	mov	r0, r3
 8005160:	f000 fbaa 	bl	80058b8 <RCCEx_PLL3_Config>
 8005164:	4603      	mov	r3, r0
 8005166:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800516a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800516e:	2b00      	cmp	r3, #0
 8005170:	d003      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005172:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005176:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800517a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800517e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005182:	2100      	movs	r1, #0
 8005184:	6039      	str	r1, [r7, #0]
 8005186:	f003 0320 	and.w	r3, r3, #32
 800518a:	607b      	str	r3, [r7, #4]
 800518c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005190:	460b      	mov	r3, r1
 8005192:	4313      	orrs	r3, r2
 8005194:	d011      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519a:	3328      	adds	r3, #40	@ 0x28
 800519c:	2102      	movs	r1, #2
 800519e:	4618      	mov	r0, r3
 80051a0:	f000 fb8a 	bl	80058b8 <RCCEx_PLL3_Config>
 80051a4:	4603      	mov	r3, r0
 80051a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80051aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80051ba:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d101      	bne.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80051c2:	2300      	movs	r3, #0
 80051c4:	e000      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80051ce:	46bd      	mov	sp, r7
 80051d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051d4:	58024400 	.word	0x58024400

080051d8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80051dc:	f7fe fd96 	bl	8003d0c <HAL_RCC_GetHCLKFreq>
 80051e0:	4602      	mov	r2, r0
 80051e2:	4b06      	ldr	r3, [pc, #24]	@ (80051fc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80051e4:	6a1b      	ldr	r3, [r3, #32]
 80051e6:	091b      	lsrs	r3, r3, #4
 80051e8:	f003 0307 	and.w	r3, r3, #7
 80051ec:	4904      	ldr	r1, [pc, #16]	@ (8005200 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80051ee:	5ccb      	ldrb	r3, [r1, r3]
 80051f0:	f003 031f 	and.w	r3, r3, #31
 80051f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	bd80      	pop	{r7, pc}
 80051fc:	58024400 	.word	0x58024400
 8005200:	08008e1c 	.word	0x08008e1c

08005204 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005204:	b480      	push	{r7}
 8005206:	b089      	sub	sp, #36	@ 0x24
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800520c:	4ba1      	ldr	r3, [pc, #644]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800520e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005210:	f003 0303 	and.w	r3, r3, #3
 8005214:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005216:	4b9f      	ldr	r3, [pc, #636]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800521a:	0b1b      	lsrs	r3, r3, #12
 800521c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005220:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005222:	4b9c      	ldr	r3, [pc, #624]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005226:	091b      	lsrs	r3, r3, #4
 8005228:	f003 0301 	and.w	r3, r3, #1
 800522c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800522e:	4b99      	ldr	r3, [pc, #612]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005232:	08db      	lsrs	r3, r3, #3
 8005234:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005238:	693a      	ldr	r2, [r7, #16]
 800523a:	fb02 f303 	mul.w	r3, r2, r3
 800523e:	ee07 3a90 	vmov	s15, r3
 8005242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005246:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	2b00      	cmp	r3, #0
 800524e:	f000 8111 	beq.w	8005474 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	2b02      	cmp	r3, #2
 8005256:	f000 8083 	beq.w	8005360 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	2b02      	cmp	r3, #2
 800525e:	f200 80a1 	bhi.w	80053a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d003      	beq.n	8005270 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	2b01      	cmp	r3, #1
 800526c:	d056      	beq.n	800531c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800526e:	e099      	b.n	80053a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005270:	4b88      	ldr	r3, [pc, #544]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0320 	and.w	r3, r3, #32
 8005278:	2b00      	cmp	r3, #0
 800527a:	d02d      	beq.n	80052d8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800527c:	4b85      	ldr	r3, [pc, #532]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	08db      	lsrs	r3, r3, #3
 8005282:	f003 0303 	and.w	r3, r3, #3
 8005286:	4a84      	ldr	r2, [pc, #528]	@ (8005498 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005288:	fa22 f303 	lsr.w	r3, r2, r3
 800528c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	ee07 3a90 	vmov	s15, r3
 8005294:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	ee07 3a90 	vmov	s15, r3
 800529e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052a6:	4b7b      	ldr	r3, [pc, #492]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ae:	ee07 3a90 	vmov	s15, r3
 80052b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80052ba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800549c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80052be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052d2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80052d6:	e087      	b.n	80053e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	ee07 3a90 	vmov	s15, r3
 80052de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052e2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80054a0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80052e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052ea:	4b6a      	ldr	r3, [pc, #424]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052f2:	ee07 3a90 	vmov	s15, r3
 80052f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80052fe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800549c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005302:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005306:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800530a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800530e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005316:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800531a:	e065      	b.n	80053e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	ee07 3a90 	vmov	s15, r3
 8005322:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005326:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80054a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800532a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800532e:	4b59      	ldr	r3, [pc, #356]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005336:	ee07 3a90 	vmov	s15, r3
 800533a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800533e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005342:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800549c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005346:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800534a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800534e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005352:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800535a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800535e:	e043      	b.n	80053e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	ee07 3a90 	vmov	s15, r3
 8005366:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800536a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80054a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800536e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005372:	4b48      	ldr	r3, [pc, #288]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005376:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800537a:	ee07 3a90 	vmov	s15, r3
 800537e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005382:	ed97 6a03 	vldr	s12, [r7, #12]
 8005386:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800549c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800538a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800538e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005392:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005396:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800539a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800539e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053a2:	e021      	b.n	80053e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	ee07 3a90 	vmov	s15, r3
 80053aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80054a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80053b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053b6:	4b37      	ldr	r3, [pc, #220]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053be:	ee07 3a90 	vmov	s15, r3
 80053c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80053ca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800549c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80053ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053e6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80053e8:	4b2a      	ldr	r3, [pc, #168]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ec:	0a5b      	lsrs	r3, r3, #9
 80053ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053f2:	ee07 3a90 	vmov	s15, r3
 80053f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80053fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005402:	edd7 6a07 	vldr	s13, [r7, #28]
 8005406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800540a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800540e:	ee17 2a90 	vmov	r2, s15
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005416:	4b1f      	ldr	r3, [pc, #124]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800541a:	0c1b      	lsrs	r3, r3, #16
 800541c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005420:	ee07 3a90 	vmov	s15, r3
 8005424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005428:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800542c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005430:	edd7 6a07 	vldr	s13, [r7, #28]
 8005434:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005438:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800543c:	ee17 2a90 	vmov	r2, s15
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005444:	4b13      	ldr	r3, [pc, #76]	@ (8005494 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005448:	0e1b      	lsrs	r3, r3, #24
 800544a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800544e:	ee07 3a90 	vmov	s15, r3
 8005452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005456:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800545a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800545e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005462:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005466:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800546a:	ee17 2a90 	vmov	r2, s15
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005472:	e008      	b.n	8005486 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	609a      	str	r2, [r3, #8]
}
 8005486:	bf00      	nop
 8005488:	3724      	adds	r7, #36	@ 0x24
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
 8005492:	bf00      	nop
 8005494:	58024400 	.word	0x58024400
 8005498:	03d09000 	.word	0x03d09000
 800549c:	46000000 	.word	0x46000000
 80054a0:	4c742400 	.word	0x4c742400
 80054a4:	4a742400 	.word	0x4a742400
 80054a8:	4af42400 	.word	0x4af42400

080054ac <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b089      	sub	sp, #36	@ 0x24
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80054b4:	4ba1      	ldr	r3, [pc, #644]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b8:	f003 0303 	and.w	r3, r3, #3
 80054bc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80054be:	4b9f      	ldr	r3, [pc, #636]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c2:	0d1b      	lsrs	r3, r3, #20
 80054c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054c8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80054ca:	4b9c      	ldr	r3, [pc, #624]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ce:	0a1b      	lsrs	r3, r3, #8
 80054d0:	f003 0301 	and.w	r3, r3, #1
 80054d4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80054d6:	4b99      	ldr	r3, [pc, #612]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054da:	08db      	lsrs	r3, r3, #3
 80054dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	fb02 f303 	mul.w	r3, r2, r3
 80054e6:	ee07 3a90 	vmov	s15, r3
 80054ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054ee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 8111 	beq.w	800571c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	f000 8083 	beq.w	8005608 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005502:	69bb      	ldr	r3, [r7, #24]
 8005504:	2b02      	cmp	r3, #2
 8005506:	f200 80a1 	bhi.w	800564c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d003      	beq.n	8005518 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	2b01      	cmp	r3, #1
 8005514:	d056      	beq.n	80055c4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005516:	e099      	b.n	800564c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005518:	4b88      	ldr	r3, [pc, #544]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0320 	and.w	r3, r3, #32
 8005520:	2b00      	cmp	r3, #0
 8005522:	d02d      	beq.n	8005580 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005524:	4b85      	ldr	r3, [pc, #532]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	08db      	lsrs	r3, r3, #3
 800552a:	f003 0303 	and.w	r3, r3, #3
 800552e:	4a84      	ldr	r2, [pc, #528]	@ (8005740 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005530:	fa22 f303 	lsr.w	r3, r2, r3
 8005534:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	ee07 3a90 	vmov	s15, r3
 800553c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	ee07 3a90 	vmov	s15, r3
 8005546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800554a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800554e:	4b7b      	ldr	r3, [pc, #492]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005556:	ee07 3a90 	vmov	s15, r3
 800555a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800555e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005562:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005744 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005566:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800556a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800556e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005572:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800557a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800557e:	e087      	b.n	8005690 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	ee07 3a90 	vmov	s15, r3
 8005586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800558a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005748 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800558e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005592:	4b6a      	ldr	r3, [pc, #424]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005596:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800559a:	ee07 3a90 	vmov	s15, r3
 800559e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80055a6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005744 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80055aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80055c2:	e065      	b.n	8005690 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	ee07 3a90 	vmov	s15, r3
 80055ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ce:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800574c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80055d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055d6:	4b59      	ldr	r3, [pc, #356]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055de:	ee07 3a90 	vmov	s15, r3
 80055e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80055ea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005744 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80055ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005602:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005606:	e043      	b.n	8005690 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	ee07 3a90 	vmov	s15, r3
 800560e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005612:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005750 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005616:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800561a:	4b48      	ldr	r3, [pc, #288]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800561c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005622:	ee07 3a90 	vmov	s15, r3
 8005626:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800562a:	ed97 6a03 	vldr	s12, [r7, #12]
 800562e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005744 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005632:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005636:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800563a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800563e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005646:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800564a:	e021      	b.n	8005690 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	ee07 3a90 	vmov	s15, r3
 8005652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005656:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800574c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800565a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800565e:	4b37      	ldr	r3, [pc, #220]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005662:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005666:	ee07 3a90 	vmov	s15, r3
 800566a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800566e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005672:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005744 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005676:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800567a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800567e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005682:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800568a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800568e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005690:	4b2a      	ldr	r3, [pc, #168]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005694:	0a5b      	lsrs	r3, r3, #9
 8005696:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800569a:	ee07 3a90 	vmov	s15, r3
 800569e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80056a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80056aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80056ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056b6:	ee17 2a90 	vmov	r2, s15
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80056be:	4b1f      	ldr	r3, [pc, #124]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c2:	0c1b      	lsrs	r3, r3, #16
 80056c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80056c8:	ee07 3a90 	vmov	s15, r3
 80056cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80056d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80056d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80056dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056e4:	ee17 2a90 	vmov	r2, s15
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80056ec:	4b13      	ldr	r3, [pc, #76]	@ (800573c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f0:	0e1b      	lsrs	r3, r3, #24
 80056f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80056f6:	ee07 3a90 	vmov	s15, r3
 80056fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005702:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005706:	edd7 6a07 	vldr	s13, [r7, #28]
 800570a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800570e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005712:	ee17 2a90 	vmov	r2, s15
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800571a:	e008      	b.n	800572e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	609a      	str	r2, [r3, #8]
}
 800572e:	bf00      	nop
 8005730:	3724      	adds	r7, #36	@ 0x24
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	58024400 	.word	0x58024400
 8005740:	03d09000 	.word	0x03d09000
 8005744:	46000000 	.word	0x46000000
 8005748:	4c742400 	.word	0x4c742400
 800574c:	4a742400 	.word	0x4a742400
 8005750:	4af42400 	.word	0x4af42400

08005754 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800575e:	2300      	movs	r3, #0
 8005760:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005762:	4b53      	ldr	r3, [pc, #332]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005766:	f003 0303 	and.w	r3, r3, #3
 800576a:	2b03      	cmp	r3, #3
 800576c:	d101      	bne.n	8005772 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e099      	b.n	80058a6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005772:	4b4f      	ldr	r3, [pc, #316]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a4e      	ldr	r2, [pc, #312]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005778:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800577c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800577e:	f7fb fed5 	bl	800152c <HAL_GetTick>
 8005782:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005784:	e008      	b.n	8005798 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005786:	f7fb fed1 	bl	800152c <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	2b02      	cmp	r3, #2
 8005792:	d901      	bls.n	8005798 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e086      	b.n	80058a6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005798:	4b45      	ldr	r3, [pc, #276]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1f0      	bne.n	8005786 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80057a4:	4b42      	ldr	r3, [pc, #264]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 80057a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	031b      	lsls	r3, r3, #12
 80057b2:	493f      	ldr	r1, [pc, #252]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	628b      	str	r3, [r1, #40]	@ 0x28
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	3b01      	subs	r3, #1
 80057be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	3b01      	subs	r3, #1
 80057c8:	025b      	lsls	r3, r3, #9
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	431a      	orrs	r2, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	3b01      	subs	r3, #1
 80057d4:	041b      	lsls	r3, r3, #16
 80057d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80057da:	431a      	orrs	r2, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	3b01      	subs	r3, #1
 80057e2:	061b      	lsls	r3, r3, #24
 80057e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80057e8:	4931      	ldr	r1, [pc, #196]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 80057ea:	4313      	orrs	r3, r2
 80057ec:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80057ee:	4b30      	ldr	r3, [pc, #192]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 80057f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	492d      	ldr	r1, [pc, #180]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 80057fc:	4313      	orrs	r3, r2
 80057fe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005800:	4b2b      	ldr	r3, [pc, #172]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005804:	f023 0220 	bic.w	r2, r3, #32
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	4928      	ldr	r1, [pc, #160]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 800580e:	4313      	orrs	r3, r2
 8005810:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005812:	4b27      	ldr	r3, [pc, #156]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005816:	4a26      	ldr	r2, [pc, #152]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005818:	f023 0310 	bic.w	r3, r3, #16
 800581c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800581e:	4b24      	ldr	r3, [pc, #144]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005820:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005822:	4b24      	ldr	r3, [pc, #144]	@ (80058b4 <RCCEx_PLL2_Config+0x160>)
 8005824:	4013      	ands	r3, r2
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	69d2      	ldr	r2, [r2, #28]
 800582a:	00d2      	lsls	r2, r2, #3
 800582c:	4920      	ldr	r1, [pc, #128]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 800582e:	4313      	orrs	r3, r2
 8005830:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005832:	4b1f      	ldr	r3, [pc, #124]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005836:	4a1e      	ldr	r2, [pc, #120]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005838:	f043 0310 	orr.w	r3, r3, #16
 800583c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d106      	bne.n	8005852 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005844:	4b1a      	ldr	r3, [pc, #104]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005848:	4a19      	ldr	r2, [pc, #100]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 800584a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800584e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005850:	e00f      	b.n	8005872 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d106      	bne.n	8005866 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005858:	4b15      	ldr	r3, [pc, #84]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 800585a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800585c:	4a14      	ldr	r2, [pc, #80]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 800585e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005862:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005864:	e005      	b.n	8005872 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005866:	4b12      	ldr	r3, [pc, #72]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800586a:	4a11      	ldr	r2, [pc, #68]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 800586c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005870:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005872:	4b0f      	ldr	r3, [pc, #60]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a0e      	ldr	r2, [pc, #56]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 8005878:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800587c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800587e:	f7fb fe55 	bl	800152c <HAL_GetTick>
 8005882:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005884:	e008      	b.n	8005898 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005886:	f7fb fe51 	bl	800152c <HAL_GetTick>
 800588a:	4602      	mov	r2, r0
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	2b02      	cmp	r3, #2
 8005892:	d901      	bls.n	8005898 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e006      	b.n	80058a6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005898:	4b05      	ldr	r3, [pc, #20]	@ (80058b0 <RCCEx_PLL2_Config+0x15c>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d0f0      	beq.n	8005886 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80058a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	58024400 	.word	0x58024400
 80058b4:	ffff0007 	.word	0xffff0007

080058b8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058c2:	2300      	movs	r3, #0
 80058c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80058c6:	4b53      	ldr	r3, [pc, #332]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80058c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ca:	f003 0303 	and.w	r3, r3, #3
 80058ce:	2b03      	cmp	r3, #3
 80058d0:	d101      	bne.n	80058d6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e099      	b.n	8005a0a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80058d6:	4b4f      	ldr	r3, [pc, #316]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a4e      	ldr	r2, [pc, #312]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80058dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058e2:	f7fb fe23 	bl	800152c <HAL_GetTick>
 80058e6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80058e8:	e008      	b.n	80058fc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80058ea:	f7fb fe1f 	bl	800152c <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	d901      	bls.n	80058fc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e086      	b.n	8005a0a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80058fc:	4b45      	ldr	r3, [pc, #276]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1f0      	bne.n	80058ea <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005908:	4b42      	ldr	r3, [pc, #264]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 800590a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800590c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	051b      	lsls	r3, r3, #20
 8005916:	493f      	ldr	r1, [pc, #252]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 8005918:	4313      	orrs	r3, r2
 800591a:	628b      	str	r3, [r1, #40]	@ 0x28
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	3b01      	subs	r3, #1
 8005922:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	3b01      	subs	r3, #1
 800592c:	025b      	lsls	r3, r3, #9
 800592e:	b29b      	uxth	r3, r3
 8005930:	431a      	orrs	r2, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	3b01      	subs	r3, #1
 8005938:	041b      	lsls	r3, r3, #16
 800593a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800593e:	431a      	orrs	r2, r3
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	691b      	ldr	r3, [r3, #16]
 8005944:	3b01      	subs	r3, #1
 8005946:	061b      	lsls	r3, r3, #24
 8005948:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800594c:	4931      	ldr	r1, [pc, #196]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 800594e:	4313      	orrs	r3, r2
 8005950:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005952:	4b30      	ldr	r3, [pc, #192]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 8005954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005956:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	695b      	ldr	r3, [r3, #20]
 800595e:	492d      	ldr	r1, [pc, #180]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 8005960:	4313      	orrs	r3, r2
 8005962:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005964:	4b2b      	ldr	r3, [pc, #172]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 8005966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005968:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	4928      	ldr	r1, [pc, #160]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 8005972:	4313      	orrs	r3, r2
 8005974:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005976:	4b27      	ldr	r3, [pc, #156]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 8005978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800597a:	4a26      	ldr	r2, [pc, #152]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 800597c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005980:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005982:	4b24      	ldr	r3, [pc, #144]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 8005984:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005986:	4b24      	ldr	r3, [pc, #144]	@ (8005a18 <RCCEx_PLL3_Config+0x160>)
 8005988:	4013      	ands	r3, r2
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	69d2      	ldr	r2, [r2, #28]
 800598e:	00d2      	lsls	r2, r2, #3
 8005990:	4920      	ldr	r1, [pc, #128]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 8005992:	4313      	orrs	r3, r2
 8005994:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005996:	4b1f      	ldr	r3, [pc, #124]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 8005998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599a:	4a1e      	ldr	r2, [pc, #120]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 800599c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d106      	bne.n	80059b6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80059a8:	4b1a      	ldr	r3, [pc, #104]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80059aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ac:	4a19      	ldr	r2, [pc, #100]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80059ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80059b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80059b4:	e00f      	b.n	80059d6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d106      	bne.n	80059ca <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80059bc:	4b15      	ldr	r3, [pc, #84]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80059be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c0:	4a14      	ldr	r2, [pc, #80]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80059c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80059c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80059c8:	e005      	b.n	80059d6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80059ca:	4b12      	ldr	r3, [pc, #72]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80059cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ce:	4a11      	ldr	r2, [pc, #68]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80059d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80059d6:	4b0f      	ldr	r3, [pc, #60]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a0e      	ldr	r2, [pc, #56]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80059dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059e2:	f7fb fda3 	bl	800152c <HAL_GetTick>
 80059e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80059e8:	e008      	b.n	80059fc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80059ea:	f7fb fd9f 	bl	800152c <HAL_GetTick>
 80059ee:	4602      	mov	r2, r0
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	d901      	bls.n	80059fc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80059f8:	2303      	movs	r3, #3
 80059fa:	e006      	b.n	8005a0a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80059fc:	4b05      	ldr	r3, [pc, #20]	@ (8005a14 <RCCEx_PLL3_Config+0x15c>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d0f0      	beq.n	80059ea <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3710      	adds	r7, #16
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	58024400 	.word	0x58024400
 8005a18:	ffff0007 	.word	0xffff0007

08005a1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b082      	sub	sp, #8
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d101      	bne.n	8005a2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e049      	b.n	8005ac2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d106      	bne.n	8005a48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f7fb fb14 	bl	8001070 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2202      	movs	r2, #2
 8005a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	3304      	adds	r3, #4
 8005a58:	4619      	mov	r1, r3
 8005a5a:	4610      	mov	r0, r2
 8005a5c:	f000 f9aa 	bl	8005db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3708      	adds	r7, #8
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}

08005aca <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b082      	sub	sp, #8
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d101      	bne.n	8005adc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e049      	b.n	8005b70 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d106      	bne.n	8005af6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 f841 	bl	8005b78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2202      	movs	r2, #2
 8005afa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	3304      	adds	r3, #4
 8005b06:	4619      	mov	r1, r3
 8005b08:	4610      	mov	r0, r2
 8005b0a:	f000 f953 	bl	8005db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2201      	movs	r2, #1
 8005b12:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2201      	movs	r2, #1
 8005b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2201      	movs	r2, #1
 8005b42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2201      	movs	r2, #1
 8005b52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2201      	movs	r2, #1
 8005b62:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b086      	sub	sp, #24
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d101      	bne.n	8005baa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ba6:	2302      	movs	r3, #2
 8005ba8:	e0ff      	b.n	8005daa <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2201      	movs	r2, #1
 8005bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2b14      	cmp	r3, #20
 8005bb6:	f200 80f0 	bhi.w	8005d9a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005bba:	a201      	add	r2, pc, #4	@ (adr r2, 8005bc0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bc0:	08005c15 	.word	0x08005c15
 8005bc4:	08005d9b 	.word	0x08005d9b
 8005bc8:	08005d9b 	.word	0x08005d9b
 8005bcc:	08005d9b 	.word	0x08005d9b
 8005bd0:	08005c55 	.word	0x08005c55
 8005bd4:	08005d9b 	.word	0x08005d9b
 8005bd8:	08005d9b 	.word	0x08005d9b
 8005bdc:	08005d9b 	.word	0x08005d9b
 8005be0:	08005c97 	.word	0x08005c97
 8005be4:	08005d9b 	.word	0x08005d9b
 8005be8:	08005d9b 	.word	0x08005d9b
 8005bec:	08005d9b 	.word	0x08005d9b
 8005bf0:	08005cd7 	.word	0x08005cd7
 8005bf4:	08005d9b 	.word	0x08005d9b
 8005bf8:	08005d9b 	.word	0x08005d9b
 8005bfc:	08005d9b 	.word	0x08005d9b
 8005c00:	08005d19 	.word	0x08005d19
 8005c04:	08005d9b 	.word	0x08005d9b
 8005c08:	08005d9b 	.word	0x08005d9b
 8005c0c:	08005d9b 	.word	0x08005d9b
 8005c10:	08005d59 	.word	0x08005d59
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68b9      	ldr	r1, [r7, #8]
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f000 f96a 	bl	8005ef4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	699a      	ldr	r2, [r3, #24]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f042 0208 	orr.w	r2, r2, #8
 8005c2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	699a      	ldr	r2, [r3, #24]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f022 0204 	bic.w	r2, r2, #4
 8005c3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	6999      	ldr	r1, [r3, #24]
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	691a      	ldr	r2, [r3, #16]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	619a      	str	r2, [r3, #24]
      break;
 8005c52:	e0a5      	b.n	8005da0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68b9      	ldr	r1, [r7, #8]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 f9da 	bl	8006014 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	699a      	ldr	r2, [r3, #24]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	699a      	ldr	r2, [r3, #24]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	6999      	ldr	r1, [r3, #24]
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	021a      	lsls	r2, r3, #8
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	430a      	orrs	r2, r1
 8005c92:	619a      	str	r2, [r3, #24]
      break;
 8005c94:	e084      	b.n	8005da0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68b9      	ldr	r1, [r7, #8]
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	f000 fa43 	bl	8006128 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	69da      	ldr	r2, [r3, #28]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f042 0208 	orr.w	r2, r2, #8
 8005cb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	69da      	ldr	r2, [r3, #28]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f022 0204 	bic.w	r2, r2, #4
 8005cc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	69d9      	ldr	r1, [r3, #28]
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	691a      	ldr	r2, [r3, #16]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	61da      	str	r2, [r3, #28]
      break;
 8005cd4:	e064      	b.n	8005da0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68b9      	ldr	r1, [r7, #8]
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f000 faab 	bl	8006238 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	69da      	ldr	r2, [r3, #28]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cf0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	69da      	ldr	r2, [r3, #28]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	69d9      	ldr	r1, [r3, #28]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	021a      	lsls	r2, r3, #8
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	430a      	orrs	r2, r1
 8005d14:	61da      	str	r2, [r3, #28]
      break;
 8005d16:	e043      	b.n	8005da0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68b9      	ldr	r1, [r7, #8]
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f000 faf4 	bl	800630c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f042 0208 	orr.w	r2, r2, #8
 8005d32:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f022 0204 	bic.w	r2, r2, #4
 8005d42:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	691a      	ldr	r2, [r3, #16]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	430a      	orrs	r2, r1
 8005d54:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005d56:	e023      	b.n	8005da0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68b9      	ldr	r1, [r7, #8]
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f000 fb38 	bl	80063d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d72:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d82:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	021a      	lsls	r2, r3, #8
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	430a      	orrs	r2, r1
 8005d96:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005d98:	e002      	b.n	8005da0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	75fb      	strb	r3, [r7, #23]
      break;
 8005d9e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005da8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3718      	adds	r7, #24
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop

08005db4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a43      	ldr	r2, [pc, #268]	@ (8005ed4 <TIM_Base_SetConfig+0x120>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d013      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dd2:	d00f      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a40      	ldr	r2, [pc, #256]	@ (8005ed8 <TIM_Base_SetConfig+0x124>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d00b      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a3f      	ldr	r2, [pc, #252]	@ (8005edc <TIM_Base_SetConfig+0x128>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d007      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a3e      	ldr	r2, [pc, #248]	@ (8005ee0 <TIM_Base_SetConfig+0x12c>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d003      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a3d      	ldr	r2, [pc, #244]	@ (8005ee4 <TIM_Base_SetConfig+0x130>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d108      	bne.n	8005e06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a32      	ldr	r2, [pc, #200]	@ (8005ed4 <TIM_Base_SetConfig+0x120>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d01f      	beq.n	8005e4e <TIM_Base_SetConfig+0x9a>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e14:	d01b      	beq.n	8005e4e <TIM_Base_SetConfig+0x9a>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a2f      	ldr	r2, [pc, #188]	@ (8005ed8 <TIM_Base_SetConfig+0x124>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d017      	beq.n	8005e4e <TIM_Base_SetConfig+0x9a>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a2e      	ldr	r2, [pc, #184]	@ (8005edc <TIM_Base_SetConfig+0x128>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d013      	beq.n	8005e4e <TIM_Base_SetConfig+0x9a>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a2d      	ldr	r2, [pc, #180]	@ (8005ee0 <TIM_Base_SetConfig+0x12c>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d00f      	beq.n	8005e4e <TIM_Base_SetConfig+0x9a>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a2c      	ldr	r2, [pc, #176]	@ (8005ee4 <TIM_Base_SetConfig+0x130>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d00b      	beq.n	8005e4e <TIM_Base_SetConfig+0x9a>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a2b      	ldr	r2, [pc, #172]	@ (8005ee8 <TIM_Base_SetConfig+0x134>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d007      	beq.n	8005e4e <TIM_Base_SetConfig+0x9a>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a2a      	ldr	r2, [pc, #168]	@ (8005eec <TIM_Base_SetConfig+0x138>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d003      	beq.n	8005e4e <TIM_Base_SetConfig+0x9a>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a29      	ldr	r2, [pc, #164]	@ (8005ef0 <TIM_Base_SetConfig+0x13c>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d108      	bne.n	8005e60 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	695b      	ldr	r3, [r3, #20]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	689a      	ldr	r2, [r3, #8]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	4a14      	ldr	r2, [pc, #80]	@ (8005ed4 <TIM_Base_SetConfig+0x120>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d00f      	beq.n	8005ea6 <TIM_Base_SetConfig+0xf2>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4a16      	ldr	r2, [pc, #88]	@ (8005ee4 <TIM_Base_SetConfig+0x130>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d00b      	beq.n	8005ea6 <TIM_Base_SetConfig+0xf2>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a15      	ldr	r2, [pc, #84]	@ (8005ee8 <TIM_Base_SetConfig+0x134>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d007      	beq.n	8005ea6 <TIM_Base_SetConfig+0xf2>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a14      	ldr	r2, [pc, #80]	@ (8005eec <TIM_Base_SetConfig+0x138>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d003      	beq.n	8005ea6 <TIM_Base_SetConfig+0xf2>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a13      	ldr	r2, [pc, #76]	@ (8005ef0 <TIM_Base_SetConfig+0x13c>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d103      	bne.n	8005eae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	691a      	ldr	r2, [r3, #16]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f043 0204 	orr.w	r2, r3, #4
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	68fa      	ldr	r2, [r7, #12]
 8005ec4:	601a      	str	r2, [r3, #0]
}
 8005ec6:	bf00      	nop
 8005ec8:	3714      	adds	r7, #20
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop
 8005ed4:	40010000 	.word	0x40010000
 8005ed8:	40000400 	.word	0x40000400
 8005edc:	40000800 	.word	0x40000800
 8005ee0:	40000c00 	.word	0x40000c00
 8005ee4:	40010400 	.word	0x40010400
 8005ee8:	40014000 	.word	0x40014000
 8005eec:	40014400 	.word	0x40014400
 8005ef0:	40014800 	.word	0x40014800

08005ef4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b087      	sub	sp, #28
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a1b      	ldr	r3, [r3, #32]
 8005f02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	f023 0201 	bic.w	r2, r3, #1
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	4b37      	ldr	r3, [pc, #220]	@ (8005ffc <TIM_OC1_SetConfig+0x108>)
 8005f20:	4013      	ands	r3, r2
 8005f22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f023 0303 	bic.w	r3, r3, #3
 8005f2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	f023 0302 	bic.w	r3, r3, #2
 8005f3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a2d      	ldr	r2, [pc, #180]	@ (8006000 <TIM_OC1_SetConfig+0x10c>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d00f      	beq.n	8005f70 <TIM_OC1_SetConfig+0x7c>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a2c      	ldr	r2, [pc, #176]	@ (8006004 <TIM_OC1_SetConfig+0x110>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d00b      	beq.n	8005f70 <TIM_OC1_SetConfig+0x7c>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a2b      	ldr	r2, [pc, #172]	@ (8006008 <TIM_OC1_SetConfig+0x114>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d007      	beq.n	8005f70 <TIM_OC1_SetConfig+0x7c>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a2a      	ldr	r2, [pc, #168]	@ (800600c <TIM_OC1_SetConfig+0x118>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d003      	beq.n	8005f70 <TIM_OC1_SetConfig+0x7c>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a29      	ldr	r2, [pc, #164]	@ (8006010 <TIM_OC1_SetConfig+0x11c>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d10c      	bne.n	8005f8a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	f023 0308 	bic.w	r3, r3, #8
 8005f76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	f023 0304 	bic.w	r3, r3, #4
 8005f88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a1c      	ldr	r2, [pc, #112]	@ (8006000 <TIM_OC1_SetConfig+0x10c>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d00f      	beq.n	8005fb2 <TIM_OC1_SetConfig+0xbe>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a1b      	ldr	r2, [pc, #108]	@ (8006004 <TIM_OC1_SetConfig+0x110>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d00b      	beq.n	8005fb2 <TIM_OC1_SetConfig+0xbe>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a1a      	ldr	r2, [pc, #104]	@ (8006008 <TIM_OC1_SetConfig+0x114>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d007      	beq.n	8005fb2 <TIM_OC1_SetConfig+0xbe>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a19      	ldr	r2, [pc, #100]	@ (800600c <TIM_OC1_SetConfig+0x118>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d003      	beq.n	8005fb2 <TIM_OC1_SetConfig+0xbe>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a18      	ldr	r2, [pc, #96]	@ (8006010 <TIM_OC1_SetConfig+0x11c>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d111      	bne.n	8005fd6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005fc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	693a      	ldr	r2, [r7, #16]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	693a      	ldr	r2, [r7, #16]
 8005fda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	685a      	ldr	r2, [r3, #4]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	697a      	ldr	r2, [r7, #20]
 8005fee:	621a      	str	r2, [r3, #32]
}
 8005ff0:	bf00      	nop
 8005ff2:	371c      	adds	r7, #28
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr
 8005ffc:	fffeff8f 	.word	0xfffeff8f
 8006000:	40010000 	.word	0x40010000
 8006004:	40010400 	.word	0x40010400
 8006008:	40014000 	.word	0x40014000
 800600c:	40014400 	.word	0x40014400
 8006010:	40014800 	.word	0x40014800

08006014 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006014:	b480      	push	{r7}
 8006016:	b087      	sub	sp, #28
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a1b      	ldr	r3, [r3, #32]
 8006022:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	f023 0210 	bic.w	r2, r3, #16
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	699b      	ldr	r3, [r3, #24]
 800603a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800603c:	68fa      	ldr	r2, [r7, #12]
 800603e:	4b34      	ldr	r3, [pc, #208]	@ (8006110 <TIM_OC2_SetConfig+0xfc>)
 8006040:	4013      	ands	r3, r2
 8006042:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800604a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	021b      	lsls	r3, r3, #8
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	4313      	orrs	r3, r2
 8006056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	f023 0320 	bic.w	r3, r3, #32
 800605e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	011b      	lsls	r3, r3, #4
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	4313      	orrs	r3, r2
 800606a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a29      	ldr	r2, [pc, #164]	@ (8006114 <TIM_OC2_SetConfig+0x100>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d003      	beq.n	800607c <TIM_OC2_SetConfig+0x68>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a28      	ldr	r2, [pc, #160]	@ (8006118 <TIM_OC2_SetConfig+0x104>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d10d      	bne.n	8006098 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006082:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	011b      	lsls	r3, r3, #4
 800608a:	697a      	ldr	r2, [r7, #20]
 800608c:	4313      	orrs	r3, r2
 800608e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006096:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a1e      	ldr	r2, [pc, #120]	@ (8006114 <TIM_OC2_SetConfig+0x100>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d00f      	beq.n	80060c0 <TIM_OC2_SetConfig+0xac>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a1d      	ldr	r2, [pc, #116]	@ (8006118 <TIM_OC2_SetConfig+0x104>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d00b      	beq.n	80060c0 <TIM_OC2_SetConfig+0xac>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a1c      	ldr	r2, [pc, #112]	@ (800611c <TIM_OC2_SetConfig+0x108>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d007      	beq.n	80060c0 <TIM_OC2_SetConfig+0xac>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4a1b      	ldr	r2, [pc, #108]	@ (8006120 <TIM_OC2_SetConfig+0x10c>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d003      	beq.n	80060c0 <TIM_OC2_SetConfig+0xac>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	4a1a      	ldr	r2, [pc, #104]	@ (8006124 <TIM_OC2_SetConfig+0x110>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d113      	bne.n	80060e8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80060c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80060ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	695b      	ldr	r3, [r3, #20]
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	693a      	ldr	r2, [r7, #16]
 80060d8:	4313      	orrs	r3, r2
 80060da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	699b      	ldr	r3, [r3, #24]
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	685a      	ldr	r2, [r3, #4]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	697a      	ldr	r2, [r7, #20]
 8006100:	621a      	str	r2, [r3, #32]
}
 8006102:	bf00      	nop
 8006104:	371c      	adds	r7, #28
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	feff8fff 	.word	0xfeff8fff
 8006114:	40010000 	.word	0x40010000
 8006118:	40010400 	.word	0x40010400
 800611c:	40014000 	.word	0x40014000
 8006120:	40014400 	.word	0x40014400
 8006124:	40014800 	.word	0x40014800

08006128 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006128:	b480      	push	{r7}
 800612a:	b087      	sub	sp, #28
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a1b      	ldr	r3, [r3, #32]
 8006136:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a1b      	ldr	r3, [r3, #32]
 800613c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	69db      	ldr	r3, [r3, #28]
 800614e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006150:	68fa      	ldr	r2, [r7, #12]
 8006152:	4b33      	ldr	r3, [pc, #204]	@ (8006220 <TIM_OC3_SetConfig+0xf8>)
 8006154:	4013      	ands	r3, r2
 8006156:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f023 0303 	bic.w	r3, r3, #3
 800615e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	4313      	orrs	r3, r2
 8006168:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006170:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	021b      	lsls	r3, r3, #8
 8006178:	697a      	ldr	r2, [r7, #20]
 800617a:	4313      	orrs	r3, r2
 800617c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a28      	ldr	r2, [pc, #160]	@ (8006224 <TIM_OC3_SetConfig+0xfc>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d003      	beq.n	800618e <TIM_OC3_SetConfig+0x66>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a27      	ldr	r2, [pc, #156]	@ (8006228 <TIM_OC3_SetConfig+0x100>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d10d      	bne.n	80061aa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006194:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	021b      	lsls	r3, r3, #8
 800619c:	697a      	ldr	r2, [r7, #20]
 800619e:	4313      	orrs	r3, r2
 80061a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006224 <TIM_OC3_SetConfig+0xfc>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d00f      	beq.n	80061d2 <TIM_OC3_SetConfig+0xaa>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a1c      	ldr	r2, [pc, #112]	@ (8006228 <TIM_OC3_SetConfig+0x100>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d00b      	beq.n	80061d2 <TIM_OC3_SetConfig+0xaa>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a1b      	ldr	r2, [pc, #108]	@ (800622c <TIM_OC3_SetConfig+0x104>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d007      	beq.n	80061d2 <TIM_OC3_SetConfig+0xaa>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a1a      	ldr	r2, [pc, #104]	@ (8006230 <TIM_OC3_SetConfig+0x108>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d003      	beq.n	80061d2 <TIM_OC3_SetConfig+0xaa>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a19      	ldr	r2, [pc, #100]	@ (8006234 <TIM_OC3_SetConfig+0x10c>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d113      	bne.n	80061fa <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	011b      	lsls	r3, r3, #4
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	699b      	ldr	r3, [r3, #24]
 80061f2:	011b      	lsls	r3, r3, #4
 80061f4:	693a      	ldr	r2, [r7, #16]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	697a      	ldr	r2, [r7, #20]
 8006212:	621a      	str	r2, [r3, #32]
}
 8006214:	bf00      	nop
 8006216:	371c      	adds	r7, #28
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr
 8006220:	fffeff8f 	.word	0xfffeff8f
 8006224:	40010000 	.word	0x40010000
 8006228:	40010400 	.word	0x40010400
 800622c:	40014000 	.word	0x40014000
 8006230:	40014400 	.word	0x40014400
 8006234:	40014800 	.word	0x40014800

08006238 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006238:	b480      	push	{r7}
 800623a:	b087      	sub	sp, #28
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	69db      	ldr	r3, [r3, #28]
 800625e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006260:	68fa      	ldr	r2, [r7, #12]
 8006262:	4b24      	ldr	r3, [pc, #144]	@ (80062f4 <TIM_OC4_SetConfig+0xbc>)
 8006264:	4013      	ands	r3, r2
 8006266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800626e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	021b      	lsls	r3, r3, #8
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	4313      	orrs	r3, r2
 800627a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006282:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	031b      	lsls	r3, r3, #12
 800628a:	693a      	ldr	r2, [r7, #16]
 800628c:	4313      	orrs	r3, r2
 800628e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4a19      	ldr	r2, [pc, #100]	@ (80062f8 <TIM_OC4_SetConfig+0xc0>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d00f      	beq.n	80062b8 <TIM_OC4_SetConfig+0x80>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a18      	ldr	r2, [pc, #96]	@ (80062fc <TIM_OC4_SetConfig+0xc4>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d00b      	beq.n	80062b8 <TIM_OC4_SetConfig+0x80>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a17      	ldr	r2, [pc, #92]	@ (8006300 <TIM_OC4_SetConfig+0xc8>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d007      	beq.n	80062b8 <TIM_OC4_SetConfig+0x80>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a16      	ldr	r2, [pc, #88]	@ (8006304 <TIM_OC4_SetConfig+0xcc>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d003      	beq.n	80062b8 <TIM_OC4_SetConfig+0x80>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a15      	ldr	r2, [pc, #84]	@ (8006308 <TIM_OC4_SetConfig+0xd0>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d109      	bne.n	80062cc <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	695b      	ldr	r3, [r3, #20]
 80062c4:	019b      	lsls	r3, r3, #6
 80062c6:	697a      	ldr	r2, [r7, #20]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	697a      	ldr	r2, [r7, #20]
 80062d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	685a      	ldr	r2, [r3, #4]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	693a      	ldr	r2, [r7, #16]
 80062e4:	621a      	str	r2, [r3, #32]
}
 80062e6:	bf00      	nop
 80062e8:	371c      	adds	r7, #28
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	feff8fff 	.word	0xfeff8fff
 80062f8:	40010000 	.word	0x40010000
 80062fc:	40010400 	.word	0x40010400
 8006300:	40014000 	.word	0x40014000
 8006304:	40014400 	.word	0x40014400
 8006308:	40014800 	.word	0x40014800

0800630c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800630c:	b480      	push	{r7}
 800630e:	b087      	sub	sp, #28
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6a1b      	ldr	r3, [r3, #32]
 8006320:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	4b21      	ldr	r3, [pc, #132]	@ (80063bc <TIM_OC5_SetConfig+0xb0>)
 8006338:	4013      	ands	r3, r2
 800633a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	4313      	orrs	r3, r2
 8006344:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800634c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	041b      	lsls	r3, r3, #16
 8006354:	693a      	ldr	r2, [r7, #16]
 8006356:	4313      	orrs	r3, r2
 8006358:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a18      	ldr	r2, [pc, #96]	@ (80063c0 <TIM_OC5_SetConfig+0xb4>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d00f      	beq.n	8006382 <TIM_OC5_SetConfig+0x76>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	4a17      	ldr	r2, [pc, #92]	@ (80063c4 <TIM_OC5_SetConfig+0xb8>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d00b      	beq.n	8006382 <TIM_OC5_SetConfig+0x76>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a16      	ldr	r2, [pc, #88]	@ (80063c8 <TIM_OC5_SetConfig+0xbc>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d007      	beq.n	8006382 <TIM_OC5_SetConfig+0x76>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a15      	ldr	r2, [pc, #84]	@ (80063cc <TIM_OC5_SetConfig+0xc0>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d003      	beq.n	8006382 <TIM_OC5_SetConfig+0x76>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a14      	ldr	r2, [pc, #80]	@ (80063d0 <TIM_OC5_SetConfig+0xc4>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d109      	bne.n	8006396 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006388:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	695b      	ldr	r3, [r3, #20]
 800638e:	021b      	lsls	r3, r3, #8
 8006390:	697a      	ldr	r2, [r7, #20]
 8006392:	4313      	orrs	r3, r2
 8006394:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	697a      	ldr	r2, [r7, #20]
 800639a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	685a      	ldr	r2, [r3, #4]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	621a      	str	r2, [r3, #32]
}
 80063b0:	bf00      	nop
 80063b2:	371c      	adds	r7, #28
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr
 80063bc:	fffeff8f 	.word	0xfffeff8f
 80063c0:	40010000 	.word	0x40010000
 80063c4:	40010400 	.word	0x40010400
 80063c8:	40014000 	.word	0x40014000
 80063cc:	40014400 	.word	0x40014400
 80063d0:	40014800 	.word	0x40014800

080063d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b087      	sub	sp, #28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a1b      	ldr	r3, [r3, #32]
 80063e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6a1b      	ldr	r3, [r3, #32]
 80063e8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80063fc:	68fa      	ldr	r2, [r7, #12]
 80063fe:	4b22      	ldr	r3, [pc, #136]	@ (8006488 <TIM_OC6_SetConfig+0xb4>)
 8006400:	4013      	ands	r3, r2
 8006402:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	021b      	lsls	r3, r3, #8
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	4313      	orrs	r3, r2
 800640e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006416:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	051b      	lsls	r3, r3, #20
 800641e:	693a      	ldr	r2, [r7, #16]
 8006420:	4313      	orrs	r3, r2
 8006422:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a19      	ldr	r2, [pc, #100]	@ (800648c <TIM_OC6_SetConfig+0xb8>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d00f      	beq.n	800644c <TIM_OC6_SetConfig+0x78>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a18      	ldr	r2, [pc, #96]	@ (8006490 <TIM_OC6_SetConfig+0xbc>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d00b      	beq.n	800644c <TIM_OC6_SetConfig+0x78>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a17      	ldr	r2, [pc, #92]	@ (8006494 <TIM_OC6_SetConfig+0xc0>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d007      	beq.n	800644c <TIM_OC6_SetConfig+0x78>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	4a16      	ldr	r2, [pc, #88]	@ (8006498 <TIM_OC6_SetConfig+0xc4>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d003      	beq.n	800644c <TIM_OC6_SetConfig+0x78>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	4a15      	ldr	r2, [pc, #84]	@ (800649c <TIM_OC6_SetConfig+0xc8>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d109      	bne.n	8006460 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006452:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	695b      	ldr	r3, [r3, #20]
 8006458:	029b      	lsls	r3, r3, #10
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	4313      	orrs	r3, r2
 800645e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	697a      	ldr	r2, [r7, #20]
 8006464:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	685a      	ldr	r2, [r3, #4]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	693a      	ldr	r2, [r7, #16]
 8006478:	621a      	str	r2, [r3, #32]
}
 800647a:	bf00      	nop
 800647c:	371c      	adds	r7, #28
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop
 8006488:	feff8fff 	.word	0xfeff8fff
 800648c:	40010000 	.word	0x40010000
 8006490:	40010400 	.word	0x40010400
 8006494:	40014000 	.word	0x40014000
 8006498:	40014400 	.word	0x40014400
 800649c:	40014800 	.word	0x40014800

080064a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d101      	bne.n	80064b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e042      	b.n	8006538 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d106      	bne.n	80064ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f7fa fe71 	bl	80011ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2224      	movs	r2, #36	@ 0x24
 80064ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f022 0201 	bic.w	r2, r2, #1
 80064e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d002      	beq.n	80064f0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f001 fa08 	bl	8007900 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 fc9d 	bl	8006e30 <UART_SetConfig>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d101      	bne.n	8006500 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e01b      	b.n	8006538 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	685a      	ldr	r2, [r3, #4]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800650e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	689a      	ldr	r2, [r3, #8]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800651e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f042 0201 	orr.w	r2, r2, #1
 800652e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f001 fa87 	bl	8007a44 <UART_CheckIdleState>
 8006536:	4603      	mov	r3, r0
}
 8006538:	4618      	mov	r0, r3
 800653a:	3708      	adds	r7, #8
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b08a      	sub	sp, #40	@ 0x28
 8006544:	af02      	add	r7, sp, #8
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	603b      	str	r3, [r7, #0]
 800654c:	4613      	mov	r3, r2
 800654e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006556:	2b20      	cmp	r3, #32
 8006558:	d17b      	bne.n	8006652 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d002      	beq.n	8006566 <HAL_UART_Transmit+0x26>
 8006560:	88fb      	ldrh	r3, [r7, #6]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d101      	bne.n	800656a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e074      	b.n	8006654 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2221      	movs	r2, #33	@ 0x21
 8006576:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800657a:	f7fa ffd7 	bl	800152c <HAL_GetTick>
 800657e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	88fa      	ldrh	r2, [r7, #6]
 8006584:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	88fa      	ldrh	r2, [r7, #6]
 800658c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006598:	d108      	bne.n	80065ac <HAL_UART_Transmit+0x6c>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d104      	bne.n	80065ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80065a2:	2300      	movs	r3, #0
 80065a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	61bb      	str	r3, [r7, #24]
 80065aa:	e003      	b.n	80065b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80065b0:	2300      	movs	r3, #0
 80065b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80065b4:	e030      	b.n	8006618 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	9300      	str	r3, [sp, #0]
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	2200      	movs	r2, #0
 80065be:	2180      	movs	r1, #128	@ 0x80
 80065c0:	68f8      	ldr	r0, [r7, #12]
 80065c2:	f001 fae9 	bl	8007b98 <UART_WaitOnFlagUntilTimeout>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d005      	beq.n	80065d8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2220      	movs	r2, #32
 80065d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e03d      	b.n	8006654 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d10b      	bne.n	80065f6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	881b      	ldrh	r3, [r3, #0]
 80065e2:	461a      	mov	r2, r3
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065ec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	3302      	adds	r3, #2
 80065f2:	61bb      	str	r3, [r7, #24]
 80065f4:	e007      	b.n	8006606 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	781a      	ldrb	r2, [r3, #0]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006600:	69fb      	ldr	r3, [r7, #28]
 8006602:	3301      	adds	r3, #1
 8006604:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800660c:	b29b      	uxth	r3, r3
 800660e:	3b01      	subs	r3, #1
 8006610:	b29a      	uxth	r2, r3
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800661e:	b29b      	uxth	r3, r3
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1c8      	bne.n	80065b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	9300      	str	r3, [sp, #0]
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	2200      	movs	r2, #0
 800662c:	2140      	movs	r1, #64	@ 0x40
 800662e:	68f8      	ldr	r0, [r7, #12]
 8006630:	f001 fab2 	bl	8007b98 <UART_WaitOnFlagUntilTimeout>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d005      	beq.n	8006646 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2220      	movs	r2, #32
 800663e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e006      	b.n	8006654 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2220      	movs	r2, #32
 800664a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800664e:	2300      	movs	r3, #0
 8006650:	e000      	b.n	8006654 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006652:	2302      	movs	r3, #2
  }
}
 8006654:	4618      	mov	r0, r3
 8006656:	3720      	adds	r7, #32
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b0ba      	sub	sp, #232	@ 0xe8
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	69db      	ldr	r3, [r3, #28]
 800666a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006682:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006686:	f640 030f 	movw	r3, #2063	@ 0x80f
 800668a:	4013      	ands	r3, r2
 800668c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006690:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006694:	2b00      	cmp	r3, #0
 8006696:	d11b      	bne.n	80066d0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800669c:	f003 0320 	and.w	r3, r3, #32
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d015      	beq.n	80066d0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80066a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066a8:	f003 0320 	and.w	r3, r3, #32
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d105      	bne.n	80066bc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80066b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d009      	beq.n	80066d0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f000 8393 	beq.w	8006dec <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	4798      	blx	r3
      }
      return;
 80066ce:	e38d      	b.n	8006dec <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80066d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	f000 8123 	beq.w	8006920 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80066da:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80066de:	4b8d      	ldr	r3, [pc, #564]	@ (8006914 <HAL_UART_IRQHandler+0x2b8>)
 80066e0:	4013      	ands	r3, r2
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d106      	bne.n	80066f4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80066e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80066ea:	4b8b      	ldr	r3, [pc, #556]	@ (8006918 <HAL_UART_IRQHandler+0x2bc>)
 80066ec:	4013      	ands	r3, r2
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	f000 8116 	beq.w	8006920 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80066f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066f8:	f003 0301 	and.w	r3, r3, #1
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d011      	beq.n	8006724 <HAL_UART_IRQHandler+0xc8>
 8006700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00b      	beq.n	8006724 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2201      	movs	r2, #1
 8006712:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800671a:	f043 0201 	orr.w	r2, r3, #1
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006724:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	2b00      	cmp	r3, #0
 800672e:	d011      	beq.n	8006754 <HAL_UART_IRQHandler+0xf8>
 8006730:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006734:	f003 0301 	and.w	r3, r3, #1
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00b      	beq.n	8006754 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2202      	movs	r2, #2
 8006742:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800674a:	f043 0204 	orr.w	r2, r3, #4
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006758:	f003 0304 	and.w	r3, r3, #4
 800675c:	2b00      	cmp	r3, #0
 800675e:	d011      	beq.n	8006784 <HAL_UART_IRQHandler+0x128>
 8006760:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006764:	f003 0301 	and.w	r3, r3, #1
 8006768:	2b00      	cmp	r3, #0
 800676a:	d00b      	beq.n	8006784 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2204      	movs	r2, #4
 8006772:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800677a:	f043 0202 	orr.w	r2, r3, #2
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006788:	f003 0308 	and.w	r3, r3, #8
 800678c:	2b00      	cmp	r3, #0
 800678e:	d017      	beq.n	80067c0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006794:	f003 0320 	and.w	r3, r3, #32
 8006798:	2b00      	cmp	r3, #0
 800679a:	d105      	bne.n	80067a8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800679c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80067a0:	4b5c      	ldr	r3, [pc, #368]	@ (8006914 <HAL_UART_IRQHandler+0x2b8>)
 80067a2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d00b      	beq.n	80067c0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2208      	movs	r2, #8
 80067ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067b6:	f043 0208 	orr.w	r2, r3, #8
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80067c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d012      	beq.n	80067f2 <HAL_UART_IRQHandler+0x196>
 80067cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d00c      	beq.n	80067f2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067e8:	f043 0220 	orr.w	r2, r3, #32
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f000 82f9 	beq.w	8006df0 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80067fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006802:	f003 0320 	and.w	r3, r3, #32
 8006806:	2b00      	cmp	r3, #0
 8006808:	d013      	beq.n	8006832 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800680a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800680e:	f003 0320 	and.w	r3, r3, #32
 8006812:	2b00      	cmp	r3, #0
 8006814:	d105      	bne.n	8006822 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006816:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800681a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d007      	beq.n	8006832 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006826:	2b00      	cmp	r3, #0
 8006828:	d003      	beq.n	8006832 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006838:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006846:	2b40      	cmp	r3, #64	@ 0x40
 8006848:	d005      	beq.n	8006856 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800684a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800684e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006852:	2b00      	cmp	r3, #0
 8006854:	d054      	beq.n	8006900 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f001 fb2e 	bl	8007eb8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006866:	2b40      	cmp	r3, #64	@ 0x40
 8006868:	d146      	bne.n	80068f8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	3308      	adds	r3, #8
 8006870:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006874:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006880:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006884:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006888:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	3308      	adds	r3, #8
 8006892:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006896:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800689a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80068a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80068a6:	e841 2300 	strex	r3, r2, [r1]
 80068aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80068ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1d9      	bne.n	800686a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d017      	beq.n	80068f0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068c6:	4a15      	ldr	r2, [pc, #84]	@ (800691c <HAL_UART_IRQHandler+0x2c0>)
 80068c8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068d0:	4618      	mov	r0, r3
 80068d2:	f7fb fa95 	bl	8001e00 <HAL_DMA_Abort_IT>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d019      	beq.n	8006910 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80068ea:	4610      	mov	r0, r2
 80068ec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068ee:	e00f      	b.n	8006910 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f7f9 ffe7 	bl	80008c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068f6:	e00b      	b.n	8006910 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f7f9 ffe3 	bl	80008c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068fe:	e007      	b.n	8006910 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f7f9 ffdf 	bl	80008c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800690e:	e26f      	b.n	8006df0 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006910:	bf00      	nop
    return;
 8006912:	e26d      	b.n	8006df0 <HAL_UART_IRQHandler+0x794>
 8006914:	10000001 	.word	0x10000001
 8006918:	04000120 	.word	0x04000120
 800691c:	08007f85 	.word	0x08007f85

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006924:	2b01      	cmp	r3, #1
 8006926:	f040 8203 	bne.w	8006d30 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800692a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800692e:	f003 0310 	and.w	r3, r3, #16
 8006932:	2b00      	cmp	r3, #0
 8006934:	f000 81fc 	beq.w	8006d30 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800693c:	f003 0310 	and.w	r3, r3, #16
 8006940:	2b00      	cmp	r3, #0
 8006942:	f000 81f5 	beq.w	8006d30 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2210      	movs	r2, #16
 800694c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006958:	2b40      	cmp	r3, #64	@ 0x40
 800695a:	f040 816d 	bne.w	8006c38 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4aa4      	ldr	r2, [pc, #656]	@ (8006bf8 <HAL_UART_IRQHandler+0x59c>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d068      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4aa1      	ldr	r2, [pc, #644]	@ (8006bfc <HAL_UART_IRQHandler+0x5a0>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d061      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a9f      	ldr	r2, [pc, #636]	@ (8006c00 <HAL_UART_IRQHandler+0x5a4>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d05a      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a9c      	ldr	r2, [pc, #624]	@ (8006c04 <HAL_UART_IRQHandler+0x5a8>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d053      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a9a      	ldr	r2, [pc, #616]	@ (8006c08 <HAL_UART_IRQHandler+0x5ac>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d04c      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a97      	ldr	r2, [pc, #604]	@ (8006c0c <HAL_UART_IRQHandler+0x5b0>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d045      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a95      	ldr	r2, [pc, #596]	@ (8006c10 <HAL_UART_IRQHandler+0x5b4>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d03e      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a92      	ldr	r2, [pc, #584]	@ (8006c14 <HAL_UART_IRQHandler+0x5b8>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d037      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a90      	ldr	r2, [pc, #576]	@ (8006c18 <HAL_UART_IRQHandler+0x5bc>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d030      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a8d      	ldr	r2, [pc, #564]	@ (8006c1c <HAL_UART_IRQHandler+0x5c0>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d029      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a8b      	ldr	r2, [pc, #556]	@ (8006c20 <HAL_UART_IRQHandler+0x5c4>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d022      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a88      	ldr	r2, [pc, #544]	@ (8006c24 <HAL_UART_IRQHandler+0x5c8>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d01b      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a86      	ldr	r2, [pc, #536]	@ (8006c28 <HAL_UART_IRQHandler+0x5cc>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d014      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a83      	ldr	r2, [pc, #524]	@ (8006c2c <HAL_UART_IRQHandler+0x5d0>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d00d      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a81      	ldr	r2, [pc, #516]	@ (8006c30 <HAL_UART_IRQHandler+0x5d4>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d006      	beq.n	8006a3e <HAL_UART_IRQHandler+0x3e2>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a7e      	ldr	r2, [pc, #504]	@ (8006c34 <HAL_UART_IRQHandler+0x5d8>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d106      	bne.n	8006a4c <HAL_UART_IRQHandler+0x3f0>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	e005      	b.n	8006a58 <HAL_UART_IRQHandler+0x3fc>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a5c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f000 80ad 	beq.w	8006bc0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006a6c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a70:	429a      	cmp	r2, r3
 8006a72:	f080 80a5 	bcs.w	8006bc0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a7c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a86:	69db      	ldr	r3, [r3, #28]
 8006a88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a8c:	f000 8087 	beq.w	8006b9e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a9c:	e853 3f00 	ldrex	r3, [r3]
 8006aa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006aa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006aa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006aac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006aba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006abe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006ac6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006aca:	e841 2300 	strex	r3, r2, [r1]
 8006ace:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006ad2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1da      	bne.n	8006a90 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	3308      	adds	r3, #8
 8006ae0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ae4:	e853 3f00 	ldrex	r3, [r3]
 8006ae8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006aea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006aec:	f023 0301 	bic.w	r3, r3, #1
 8006af0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	3308      	adds	r3, #8
 8006afa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006afe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006b02:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b04:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006b06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b0a:	e841 2300 	strex	r3, r2, [r1]
 8006b0e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006b10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d1e1      	bne.n	8006ada <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	3308      	adds	r3, #8
 8006b1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b20:	e853 3f00 	ldrex	r3, [r3]
 8006b24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006b26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	3308      	adds	r3, #8
 8006b36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006b3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006b40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006b42:	e841 2300 	strex	r3, r2, [r1]
 8006b46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006b48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1e3      	bne.n	8006b16 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2220      	movs	r2, #32
 8006b52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b64:	e853 3f00 	ldrex	r3, [r3]
 8006b68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b6c:	f023 0310 	bic.w	r3, r3, #16
 8006b70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	461a      	mov	r2, r3
 8006b7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b86:	e841 2300 	strex	r3, r2, [r1]
 8006b8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d1e4      	bne.n	8006b5c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f7fa fe13 	bl	80017c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2202      	movs	r2, #2
 8006ba2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f7f9 fe59 	bl	8000870 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006bbe:	e119      	b.n	8006df4 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006bc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	f040 8112 	bne.w	8006df4 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bd6:	69db      	ldr	r3, [r3, #28]
 8006bd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bdc:	f040 810a 	bne.w	8006df4 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2202      	movs	r2, #2
 8006be4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006bec:	4619      	mov	r1, r3
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f7f9 fe3e 	bl	8000870 <HAL_UARTEx_RxEventCallback>
      return;
 8006bf4:	e0fe      	b.n	8006df4 <HAL_UART_IRQHandler+0x798>
 8006bf6:	bf00      	nop
 8006bf8:	40020010 	.word	0x40020010
 8006bfc:	40020028 	.word	0x40020028
 8006c00:	40020040 	.word	0x40020040
 8006c04:	40020058 	.word	0x40020058
 8006c08:	40020070 	.word	0x40020070
 8006c0c:	40020088 	.word	0x40020088
 8006c10:	400200a0 	.word	0x400200a0
 8006c14:	400200b8 	.word	0x400200b8
 8006c18:	40020410 	.word	0x40020410
 8006c1c:	40020428 	.word	0x40020428
 8006c20:	40020440 	.word	0x40020440
 8006c24:	40020458 	.word	0x40020458
 8006c28:	40020470 	.word	0x40020470
 8006c2c:	40020488 	.word	0x40020488
 8006c30:	400204a0 	.word	0x400204a0
 8006c34:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	1ad3      	subs	r3, r2, r3
 8006c48:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	f000 80cf 	beq.w	8006df8 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8006c5a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	f000 80ca 	beq.w	8006df8 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c6c:	e853 3f00 	ldrex	r3, [r3]
 8006c70:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	461a      	mov	r2, r3
 8006c82:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c86:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c88:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c8e:	e841 2300 	strex	r3, r2, [r1]
 8006c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1e4      	bne.n	8006c64 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	3308      	adds	r3, #8
 8006ca0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca4:	e853 3f00 	ldrex	r3, [r3]
 8006ca8:	623b      	str	r3, [r7, #32]
   return(result);
 8006caa:	6a3a      	ldr	r2, [r7, #32]
 8006cac:	4b55      	ldr	r3, [pc, #340]	@ (8006e04 <HAL_UART_IRQHandler+0x7a8>)
 8006cae:	4013      	ands	r3, r2
 8006cb0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	3308      	adds	r3, #8
 8006cba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006cbe:	633a      	str	r2, [r7, #48]	@ 0x30
 8006cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cc6:	e841 2300 	strex	r3, r2, [r1]
 8006cca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d1e3      	bne.n	8006c9a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2220      	movs	r2, #32
 8006cd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	e853 3f00 	ldrex	r3, [r3]
 8006cf2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f023 0310 	bic.w	r3, r3, #16
 8006cfa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	461a      	mov	r2, r3
 8006d04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006d08:	61fb      	str	r3, [r7, #28]
 8006d0a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0c:	69b9      	ldr	r1, [r7, #24]
 8006d0e:	69fa      	ldr	r2, [r7, #28]
 8006d10:	e841 2300 	strex	r3, r2, [r1]
 8006d14:	617b      	str	r3, [r7, #20]
   return(result);
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d1e4      	bne.n	8006ce6 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2202      	movs	r2, #2
 8006d20:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d26:	4619      	mov	r1, r3
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f7f9 fda1 	bl	8000870 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006d2e:	e063      	b.n	8006df8 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006d30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d00e      	beq.n	8006d5a <HAL_UART_IRQHandler+0x6fe>
 8006d3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d008      	beq.n	8006d5a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006d50:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f001 fe74 	bl	8008a40 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006d58:	e051      	b.n	8006dfe <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d014      	beq.n	8006d90 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006d66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d105      	bne.n	8006d7e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006d72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d008      	beq.n	8006d90 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d03a      	beq.n	8006dfc <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	4798      	blx	r3
    }
    return;
 8006d8e:	e035      	b.n	8006dfc <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d009      	beq.n	8006db0 <HAL_UART_IRQHandler+0x754>
 8006d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d003      	beq.n	8006db0 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f001 f8fd 	bl	8007fa8 <UART_EndTransmit_IT>
    return;
 8006dae:	e026      	b.n	8006dfe <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006db4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d009      	beq.n	8006dd0 <HAL_UART_IRQHandler+0x774>
 8006dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dc0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d003      	beq.n	8006dd0 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f001 fe4d 	bl	8008a68 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006dce:	e016      	b.n	8006dfe <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006dd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d010      	beq.n	8006dfe <HAL_UART_IRQHandler+0x7a2>
 8006ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	da0c      	bge.n	8006dfe <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f001 fe35 	bl	8008a54 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006dea:	e008      	b.n	8006dfe <HAL_UART_IRQHandler+0x7a2>
      return;
 8006dec:	bf00      	nop
 8006dee:	e006      	b.n	8006dfe <HAL_UART_IRQHandler+0x7a2>
    return;
 8006df0:	bf00      	nop
 8006df2:	e004      	b.n	8006dfe <HAL_UART_IRQHandler+0x7a2>
      return;
 8006df4:	bf00      	nop
 8006df6:	e002      	b.n	8006dfe <HAL_UART_IRQHandler+0x7a2>
      return;
 8006df8:	bf00      	nop
 8006dfa:	e000      	b.n	8006dfe <HAL_UART_IRQHandler+0x7a2>
    return;
 8006dfc:	bf00      	nop
  }
}
 8006dfe:	37e8      	adds	r7, #232	@ 0xe8
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	effffffe 	.word	0xeffffffe

08006e08 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006e10:	bf00      	nop
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006e24:	bf00      	nop
 8006e26:	370c      	adds	r7, #12
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e34:	b092      	sub	sp, #72	@ 0x48
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	689a      	ldr	r2, [r3, #8]
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	691b      	ldr	r3, [r3, #16]
 8006e48:	431a      	orrs	r2, r3
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	695b      	ldr	r3, [r3, #20]
 8006e4e:	431a      	orrs	r2, r3
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	69db      	ldr	r3, [r3, #28]
 8006e54:	4313      	orrs	r3, r2
 8006e56:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	4bbe      	ldr	r3, [pc, #760]	@ (8007158 <UART_SetConfig+0x328>)
 8006e60:	4013      	ands	r3, r2
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	6812      	ldr	r2, [r2, #0]
 8006e66:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006e68:	430b      	orrs	r3, r1
 8006e6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	68da      	ldr	r2, [r3, #12]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	430a      	orrs	r2, r1
 8006e80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4ab3      	ldr	r2, [pc, #716]	@ (800715c <UART_SetConfig+0x32c>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d004      	beq.n	8006e9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	6a1b      	ldr	r3, [r3, #32]
 8006e96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	689a      	ldr	r2, [r3, #8]
 8006ea2:	4baf      	ldr	r3, [pc, #700]	@ (8007160 <UART_SetConfig+0x330>)
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	697a      	ldr	r2, [r7, #20]
 8006ea8:	6812      	ldr	r2, [r2, #0]
 8006eaa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006eac:	430b      	orrs	r3, r1
 8006eae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb6:	f023 010f 	bic.w	r1, r3, #15
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	430a      	orrs	r2, r1
 8006ec4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4aa6      	ldr	r2, [pc, #664]	@ (8007164 <UART_SetConfig+0x334>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d177      	bne.n	8006fc0 <UART_SetConfig+0x190>
 8006ed0:	4ba5      	ldr	r3, [pc, #660]	@ (8007168 <UART_SetConfig+0x338>)
 8006ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ed4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ed8:	2b28      	cmp	r3, #40	@ 0x28
 8006eda:	d86d      	bhi.n	8006fb8 <UART_SetConfig+0x188>
 8006edc:	a201      	add	r2, pc, #4	@ (adr r2, 8006ee4 <UART_SetConfig+0xb4>)
 8006ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee2:	bf00      	nop
 8006ee4:	08006f89 	.word	0x08006f89
 8006ee8:	08006fb9 	.word	0x08006fb9
 8006eec:	08006fb9 	.word	0x08006fb9
 8006ef0:	08006fb9 	.word	0x08006fb9
 8006ef4:	08006fb9 	.word	0x08006fb9
 8006ef8:	08006fb9 	.word	0x08006fb9
 8006efc:	08006fb9 	.word	0x08006fb9
 8006f00:	08006fb9 	.word	0x08006fb9
 8006f04:	08006f91 	.word	0x08006f91
 8006f08:	08006fb9 	.word	0x08006fb9
 8006f0c:	08006fb9 	.word	0x08006fb9
 8006f10:	08006fb9 	.word	0x08006fb9
 8006f14:	08006fb9 	.word	0x08006fb9
 8006f18:	08006fb9 	.word	0x08006fb9
 8006f1c:	08006fb9 	.word	0x08006fb9
 8006f20:	08006fb9 	.word	0x08006fb9
 8006f24:	08006f99 	.word	0x08006f99
 8006f28:	08006fb9 	.word	0x08006fb9
 8006f2c:	08006fb9 	.word	0x08006fb9
 8006f30:	08006fb9 	.word	0x08006fb9
 8006f34:	08006fb9 	.word	0x08006fb9
 8006f38:	08006fb9 	.word	0x08006fb9
 8006f3c:	08006fb9 	.word	0x08006fb9
 8006f40:	08006fb9 	.word	0x08006fb9
 8006f44:	08006fa1 	.word	0x08006fa1
 8006f48:	08006fb9 	.word	0x08006fb9
 8006f4c:	08006fb9 	.word	0x08006fb9
 8006f50:	08006fb9 	.word	0x08006fb9
 8006f54:	08006fb9 	.word	0x08006fb9
 8006f58:	08006fb9 	.word	0x08006fb9
 8006f5c:	08006fb9 	.word	0x08006fb9
 8006f60:	08006fb9 	.word	0x08006fb9
 8006f64:	08006fa9 	.word	0x08006fa9
 8006f68:	08006fb9 	.word	0x08006fb9
 8006f6c:	08006fb9 	.word	0x08006fb9
 8006f70:	08006fb9 	.word	0x08006fb9
 8006f74:	08006fb9 	.word	0x08006fb9
 8006f78:	08006fb9 	.word	0x08006fb9
 8006f7c:	08006fb9 	.word	0x08006fb9
 8006f80:	08006fb9 	.word	0x08006fb9
 8006f84:	08006fb1 	.word	0x08006fb1
 8006f88:	2301      	movs	r3, #1
 8006f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f8e:	e222      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8006f90:	2304      	movs	r3, #4
 8006f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f96:	e21e      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8006f98:	2308      	movs	r3, #8
 8006f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f9e:	e21a      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8006fa0:	2310      	movs	r3, #16
 8006fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fa6:	e216      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8006fa8:	2320      	movs	r3, #32
 8006faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fae:	e212      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8006fb0:	2340      	movs	r3, #64	@ 0x40
 8006fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fb6:	e20e      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8006fb8:	2380      	movs	r3, #128	@ 0x80
 8006fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fbe:	e20a      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a69      	ldr	r2, [pc, #420]	@ (800716c <UART_SetConfig+0x33c>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d130      	bne.n	800702c <UART_SetConfig+0x1fc>
 8006fca:	4b67      	ldr	r3, [pc, #412]	@ (8007168 <UART_SetConfig+0x338>)
 8006fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fce:	f003 0307 	and.w	r3, r3, #7
 8006fd2:	2b05      	cmp	r3, #5
 8006fd4:	d826      	bhi.n	8007024 <UART_SetConfig+0x1f4>
 8006fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8006fdc <UART_SetConfig+0x1ac>)
 8006fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fdc:	08006ff5 	.word	0x08006ff5
 8006fe0:	08006ffd 	.word	0x08006ffd
 8006fe4:	08007005 	.word	0x08007005
 8006fe8:	0800700d 	.word	0x0800700d
 8006fec:	08007015 	.word	0x08007015
 8006ff0:	0800701d 	.word	0x0800701d
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ffa:	e1ec      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8006ffc:	2304      	movs	r3, #4
 8006ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007002:	e1e8      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007004:	2308      	movs	r3, #8
 8007006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800700a:	e1e4      	b.n	80073d6 <UART_SetConfig+0x5a6>
 800700c:	2310      	movs	r3, #16
 800700e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007012:	e1e0      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007014:	2320      	movs	r3, #32
 8007016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800701a:	e1dc      	b.n	80073d6 <UART_SetConfig+0x5a6>
 800701c:	2340      	movs	r3, #64	@ 0x40
 800701e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007022:	e1d8      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007024:	2380      	movs	r3, #128	@ 0x80
 8007026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800702a:	e1d4      	b.n	80073d6 <UART_SetConfig+0x5a6>
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a4f      	ldr	r2, [pc, #316]	@ (8007170 <UART_SetConfig+0x340>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d130      	bne.n	8007098 <UART_SetConfig+0x268>
 8007036:	4b4c      	ldr	r3, [pc, #304]	@ (8007168 <UART_SetConfig+0x338>)
 8007038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800703a:	f003 0307 	and.w	r3, r3, #7
 800703e:	2b05      	cmp	r3, #5
 8007040:	d826      	bhi.n	8007090 <UART_SetConfig+0x260>
 8007042:	a201      	add	r2, pc, #4	@ (adr r2, 8007048 <UART_SetConfig+0x218>)
 8007044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007048:	08007061 	.word	0x08007061
 800704c:	08007069 	.word	0x08007069
 8007050:	08007071 	.word	0x08007071
 8007054:	08007079 	.word	0x08007079
 8007058:	08007081 	.word	0x08007081
 800705c:	08007089 	.word	0x08007089
 8007060:	2300      	movs	r3, #0
 8007062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007066:	e1b6      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007068:	2304      	movs	r3, #4
 800706a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800706e:	e1b2      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007070:	2308      	movs	r3, #8
 8007072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007076:	e1ae      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007078:	2310      	movs	r3, #16
 800707a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800707e:	e1aa      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007080:	2320      	movs	r3, #32
 8007082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007086:	e1a6      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007088:	2340      	movs	r3, #64	@ 0x40
 800708a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800708e:	e1a2      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007090:	2380      	movs	r3, #128	@ 0x80
 8007092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007096:	e19e      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a35      	ldr	r2, [pc, #212]	@ (8007174 <UART_SetConfig+0x344>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d130      	bne.n	8007104 <UART_SetConfig+0x2d4>
 80070a2:	4b31      	ldr	r3, [pc, #196]	@ (8007168 <UART_SetConfig+0x338>)
 80070a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070a6:	f003 0307 	and.w	r3, r3, #7
 80070aa:	2b05      	cmp	r3, #5
 80070ac:	d826      	bhi.n	80070fc <UART_SetConfig+0x2cc>
 80070ae:	a201      	add	r2, pc, #4	@ (adr r2, 80070b4 <UART_SetConfig+0x284>)
 80070b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b4:	080070cd 	.word	0x080070cd
 80070b8:	080070d5 	.word	0x080070d5
 80070bc:	080070dd 	.word	0x080070dd
 80070c0:	080070e5 	.word	0x080070e5
 80070c4:	080070ed 	.word	0x080070ed
 80070c8:	080070f5 	.word	0x080070f5
 80070cc:	2300      	movs	r3, #0
 80070ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070d2:	e180      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80070d4:	2304      	movs	r3, #4
 80070d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070da:	e17c      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80070dc:	2308      	movs	r3, #8
 80070de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070e2:	e178      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80070e4:	2310      	movs	r3, #16
 80070e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ea:	e174      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80070ec:	2320      	movs	r3, #32
 80070ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070f2:	e170      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80070f4:	2340      	movs	r3, #64	@ 0x40
 80070f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070fa:	e16c      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80070fc:	2380      	movs	r3, #128	@ 0x80
 80070fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007102:	e168      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a1b      	ldr	r2, [pc, #108]	@ (8007178 <UART_SetConfig+0x348>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d142      	bne.n	8007194 <UART_SetConfig+0x364>
 800710e:	4b16      	ldr	r3, [pc, #88]	@ (8007168 <UART_SetConfig+0x338>)
 8007110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007112:	f003 0307 	and.w	r3, r3, #7
 8007116:	2b05      	cmp	r3, #5
 8007118:	d838      	bhi.n	800718c <UART_SetConfig+0x35c>
 800711a:	a201      	add	r2, pc, #4	@ (adr r2, 8007120 <UART_SetConfig+0x2f0>)
 800711c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007120:	08007139 	.word	0x08007139
 8007124:	08007141 	.word	0x08007141
 8007128:	08007149 	.word	0x08007149
 800712c:	08007151 	.word	0x08007151
 8007130:	0800717d 	.word	0x0800717d
 8007134:	08007185 	.word	0x08007185
 8007138:	2300      	movs	r3, #0
 800713a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800713e:	e14a      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007140:	2304      	movs	r3, #4
 8007142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007146:	e146      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007148:	2308      	movs	r3, #8
 800714a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800714e:	e142      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007150:	2310      	movs	r3, #16
 8007152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007156:	e13e      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007158:	cfff69f3 	.word	0xcfff69f3
 800715c:	58000c00 	.word	0x58000c00
 8007160:	11fff4ff 	.word	0x11fff4ff
 8007164:	40011000 	.word	0x40011000
 8007168:	58024400 	.word	0x58024400
 800716c:	40004400 	.word	0x40004400
 8007170:	40004800 	.word	0x40004800
 8007174:	40004c00 	.word	0x40004c00
 8007178:	40005000 	.word	0x40005000
 800717c:	2320      	movs	r3, #32
 800717e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007182:	e128      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007184:	2340      	movs	r3, #64	@ 0x40
 8007186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800718a:	e124      	b.n	80073d6 <UART_SetConfig+0x5a6>
 800718c:	2380      	movs	r3, #128	@ 0x80
 800718e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007192:	e120      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4acb      	ldr	r2, [pc, #812]	@ (80074c8 <UART_SetConfig+0x698>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d176      	bne.n	800728c <UART_SetConfig+0x45c>
 800719e:	4bcb      	ldr	r3, [pc, #812]	@ (80074cc <UART_SetConfig+0x69c>)
 80071a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80071a6:	2b28      	cmp	r3, #40	@ 0x28
 80071a8:	d86c      	bhi.n	8007284 <UART_SetConfig+0x454>
 80071aa:	a201      	add	r2, pc, #4	@ (adr r2, 80071b0 <UART_SetConfig+0x380>)
 80071ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b0:	08007255 	.word	0x08007255
 80071b4:	08007285 	.word	0x08007285
 80071b8:	08007285 	.word	0x08007285
 80071bc:	08007285 	.word	0x08007285
 80071c0:	08007285 	.word	0x08007285
 80071c4:	08007285 	.word	0x08007285
 80071c8:	08007285 	.word	0x08007285
 80071cc:	08007285 	.word	0x08007285
 80071d0:	0800725d 	.word	0x0800725d
 80071d4:	08007285 	.word	0x08007285
 80071d8:	08007285 	.word	0x08007285
 80071dc:	08007285 	.word	0x08007285
 80071e0:	08007285 	.word	0x08007285
 80071e4:	08007285 	.word	0x08007285
 80071e8:	08007285 	.word	0x08007285
 80071ec:	08007285 	.word	0x08007285
 80071f0:	08007265 	.word	0x08007265
 80071f4:	08007285 	.word	0x08007285
 80071f8:	08007285 	.word	0x08007285
 80071fc:	08007285 	.word	0x08007285
 8007200:	08007285 	.word	0x08007285
 8007204:	08007285 	.word	0x08007285
 8007208:	08007285 	.word	0x08007285
 800720c:	08007285 	.word	0x08007285
 8007210:	0800726d 	.word	0x0800726d
 8007214:	08007285 	.word	0x08007285
 8007218:	08007285 	.word	0x08007285
 800721c:	08007285 	.word	0x08007285
 8007220:	08007285 	.word	0x08007285
 8007224:	08007285 	.word	0x08007285
 8007228:	08007285 	.word	0x08007285
 800722c:	08007285 	.word	0x08007285
 8007230:	08007275 	.word	0x08007275
 8007234:	08007285 	.word	0x08007285
 8007238:	08007285 	.word	0x08007285
 800723c:	08007285 	.word	0x08007285
 8007240:	08007285 	.word	0x08007285
 8007244:	08007285 	.word	0x08007285
 8007248:	08007285 	.word	0x08007285
 800724c:	08007285 	.word	0x08007285
 8007250:	0800727d 	.word	0x0800727d
 8007254:	2301      	movs	r3, #1
 8007256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800725a:	e0bc      	b.n	80073d6 <UART_SetConfig+0x5a6>
 800725c:	2304      	movs	r3, #4
 800725e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007262:	e0b8      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007264:	2308      	movs	r3, #8
 8007266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800726a:	e0b4      	b.n	80073d6 <UART_SetConfig+0x5a6>
 800726c:	2310      	movs	r3, #16
 800726e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007272:	e0b0      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007274:	2320      	movs	r3, #32
 8007276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800727a:	e0ac      	b.n	80073d6 <UART_SetConfig+0x5a6>
 800727c:	2340      	movs	r3, #64	@ 0x40
 800727e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007282:	e0a8      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007284:	2380      	movs	r3, #128	@ 0x80
 8007286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800728a:	e0a4      	b.n	80073d6 <UART_SetConfig+0x5a6>
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a8f      	ldr	r2, [pc, #572]	@ (80074d0 <UART_SetConfig+0x6a0>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d130      	bne.n	80072f8 <UART_SetConfig+0x4c8>
 8007296:	4b8d      	ldr	r3, [pc, #564]	@ (80074cc <UART_SetConfig+0x69c>)
 8007298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800729a:	f003 0307 	and.w	r3, r3, #7
 800729e:	2b05      	cmp	r3, #5
 80072a0:	d826      	bhi.n	80072f0 <UART_SetConfig+0x4c0>
 80072a2:	a201      	add	r2, pc, #4	@ (adr r2, 80072a8 <UART_SetConfig+0x478>)
 80072a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a8:	080072c1 	.word	0x080072c1
 80072ac:	080072c9 	.word	0x080072c9
 80072b0:	080072d1 	.word	0x080072d1
 80072b4:	080072d9 	.word	0x080072d9
 80072b8:	080072e1 	.word	0x080072e1
 80072bc:	080072e9 	.word	0x080072e9
 80072c0:	2300      	movs	r3, #0
 80072c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072c6:	e086      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80072c8:	2304      	movs	r3, #4
 80072ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ce:	e082      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80072d0:	2308      	movs	r3, #8
 80072d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072d6:	e07e      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80072d8:	2310      	movs	r3, #16
 80072da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072de:	e07a      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80072e0:	2320      	movs	r3, #32
 80072e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072e6:	e076      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80072e8:	2340      	movs	r3, #64	@ 0x40
 80072ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ee:	e072      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80072f0:	2380      	movs	r3, #128	@ 0x80
 80072f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072f6:	e06e      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a75      	ldr	r2, [pc, #468]	@ (80074d4 <UART_SetConfig+0x6a4>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d130      	bne.n	8007364 <UART_SetConfig+0x534>
 8007302:	4b72      	ldr	r3, [pc, #456]	@ (80074cc <UART_SetConfig+0x69c>)
 8007304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007306:	f003 0307 	and.w	r3, r3, #7
 800730a:	2b05      	cmp	r3, #5
 800730c:	d826      	bhi.n	800735c <UART_SetConfig+0x52c>
 800730e:	a201      	add	r2, pc, #4	@ (adr r2, 8007314 <UART_SetConfig+0x4e4>)
 8007310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007314:	0800732d 	.word	0x0800732d
 8007318:	08007335 	.word	0x08007335
 800731c:	0800733d 	.word	0x0800733d
 8007320:	08007345 	.word	0x08007345
 8007324:	0800734d 	.word	0x0800734d
 8007328:	08007355 	.word	0x08007355
 800732c:	2300      	movs	r3, #0
 800732e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007332:	e050      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007334:	2304      	movs	r3, #4
 8007336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800733a:	e04c      	b.n	80073d6 <UART_SetConfig+0x5a6>
 800733c:	2308      	movs	r3, #8
 800733e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007342:	e048      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007344:	2310      	movs	r3, #16
 8007346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800734a:	e044      	b.n	80073d6 <UART_SetConfig+0x5a6>
 800734c:	2320      	movs	r3, #32
 800734e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007352:	e040      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007354:	2340      	movs	r3, #64	@ 0x40
 8007356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800735a:	e03c      	b.n	80073d6 <UART_SetConfig+0x5a6>
 800735c:	2380      	movs	r3, #128	@ 0x80
 800735e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007362:	e038      	b.n	80073d6 <UART_SetConfig+0x5a6>
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a5b      	ldr	r2, [pc, #364]	@ (80074d8 <UART_SetConfig+0x6a8>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d130      	bne.n	80073d0 <UART_SetConfig+0x5a0>
 800736e:	4b57      	ldr	r3, [pc, #348]	@ (80074cc <UART_SetConfig+0x69c>)
 8007370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007372:	f003 0307 	and.w	r3, r3, #7
 8007376:	2b05      	cmp	r3, #5
 8007378:	d826      	bhi.n	80073c8 <UART_SetConfig+0x598>
 800737a:	a201      	add	r2, pc, #4	@ (adr r2, 8007380 <UART_SetConfig+0x550>)
 800737c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007380:	08007399 	.word	0x08007399
 8007384:	080073a1 	.word	0x080073a1
 8007388:	080073a9 	.word	0x080073a9
 800738c:	080073b1 	.word	0x080073b1
 8007390:	080073b9 	.word	0x080073b9
 8007394:	080073c1 	.word	0x080073c1
 8007398:	2302      	movs	r3, #2
 800739a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800739e:	e01a      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80073a0:	2304      	movs	r3, #4
 80073a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073a6:	e016      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80073a8:	2308      	movs	r3, #8
 80073aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ae:	e012      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80073b0:	2310      	movs	r3, #16
 80073b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073b6:	e00e      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80073b8:	2320      	movs	r3, #32
 80073ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073be:	e00a      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80073c0:	2340      	movs	r3, #64	@ 0x40
 80073c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073c6:	e006      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80073c8:	2380      	movs	r3, #128	@ 0x80
 80073ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ce:	e002      	b.n	80073d6 <UART_SetConfig+0x5a6>
 80073d0:	2380      	movs	r3, #128	@ 0x80
 80073d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a3f      	ldr	r2, [pc, #252]	@ (80074d8 <UART_SetConfig+0x6a8>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	f040 80f8 	bne.w	80075d2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80073e2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80073e6:	2b20      	cmp	r3, #32
 80073e8:	dc46      	bgt.n	8007478 <UART_SetConfig+0x648>
 80073ea:	2b02      	cmp	r3, #2
 80073ec:	f2c0 8082 	blt.w	80074f4 <UART_SetConfig+0x6c4>
 80073f0:	3b02      	subs	r3, #2
 80073f2:	2b1e      	cmp	r3, #30
 80073f4:	d87e      	bhi.n	80074f4 <UART_SetConfig+0x6c4>
 80073f6:	a201      	add	r2, pc, #4	@ (adr r2, 80073fc <UART_SetConfig+0x5cc>)
 80073f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073fc:	0800747f 	.word	0x0800747f
 8007400:	080074f5 	.word	0x080074f5
 8007404:	08007487 	.word	0x08007487
 8007408:	080074f5 	.word	0x080074f5
 800740c:	080074f5 	.word	0x080074f5
 8007410:	080074f5 	.word	0x080074f5
 8007414:	08007497 	.word	0x08007497
 8007418:	080074f5 	.word	0x080074f5
 800741c:	080074f5 	.word	0x080074f5
 8007420:	080074f5 	.word	0x080074f5
 8007424:	080074f5 	.word	0x080074f5
 8007428:	080074f5 	.word	0x080074f5
 800742c:	080074f5 	.word	0x080074f5
 8007430:	080074f5 	.word	0x080074f5
 8007434:	080074a7 	.word	0x080074a7
 8007438:	080074f5 	.word	0x080074f5
 800743c:	080074f5 	.word	0x080074f5
 8007440:	080074f5 	.word	0x080074f5
 8007444:	080074f5 	.word	0x080074f5
 8007448:	080074f5 	.word	0x080074f5
 800744c:	080074f5 	.word	0x080074f5
 8007450:	080074f5 	.word	0x080074f5
 8007454:	080074f5 	.word	0x080074f5
 8007458:	080074f5 	.word	0x080074f5
 800745c:	080074f5 	.word	0x080074f5
 8007460:	080074f5 	.word	0x080074f5
 8007464:	080074f5 	.word	0x080074f5
 8007468:	080074f5 	.word	0x080074f5
 800746c:	080074f5 	.word	0x080074f5
 8007470:	080074f5 	.word	0x080074f5
 8007474:	080074e7 	.word	0x080074e7
 8007478:	2b40      	cmp	r3, #64	@ 0x40
 800747a:	d037      	beq.n	80074ec <UART_SetConfig+0x6bc>
 800747c:	e03a      	b.n	80074f4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800747e:	f7fd feab 	bl	80051d8 <HAL_RCCEx_GetD3PCLK1Freq>
 8007482:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007484:	e03c      	b.n	8007500 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007486:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800748a:	4618      	mov	r0, r3
 800748c:	f7fd feba 	bl	8005204 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007494:	e034      	b.n	8007500 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007496:	f107 0318 	add.w	r3, r7, #24
 800749a:	4618      	mov	r0, r3
 800749c:	f7fe f806 	bl	80054ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074a4:	e02c      	b.n	8007500 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80074a6:	4b09      	ldr	r3, [pc, #36]	@ (80074cc <UART_SetConfig+0x69c>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0320 	and.w	r3, r3, #32
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d016      	beq.n	80074e0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80074b2:	4b06      	ldr	r3, [pc, #24]	@ (80074cc <UART_SetConfig+0x69c>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	08db      	lsrs	r3, r3, #3
 80074b8:	f003 0303 	and.w	r3, r3, #3
 80074bc:	4a07      	ldr	r2, [pc, #28]	@ (80074dc <UART_SetConfig+0x6ac>)
 80074be:	fa22 f303 	lsr.w	r3, r2, r3
 80074c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80074c4:	e01c      	b.n	8007500 <UART_SetConfig+0x6d0>
 80074c6:	bf00      	nop
 80074c8:	40011400 	.word	0x40011400
 80074cc:	58024400 	.word	0x58024400
 80074d0:	40007800 	.word	0x40007800
 80074d4:	40007c00 	.word	0x40007c00
 80074d8:	58000c00 	.word	0x58000c00
 80074dc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80074e0:	4b9d      	ldr	r3, [pc, #628]	@ (8007758 <UART_SetConfig+0x928>)
 80074e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074e4:	e00c      	b.n	8007500 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80074e6:	4b9d      	ldr	r3, [pc, #628]	@ (800775c <UART_SetConfig+0x92c>)
 80074e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074ea:	e009      	b.n	8007500 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074f2:	e005      	b.n	8007500 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80074f4:	2300      	movs	r3, #0
 80074f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80074fe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007500:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007502:	2b00      	cmp	r3, #0
 8007504:	f000 81de 	beq.w	80078c4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800750c:	4a94      	ldr	r2, [pc, #592]	@ (8007760 <UART_SetConfig+0x930>)
 800750e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007512:	461a      	mov	r2, r3
 8007514:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007516:	fbb3 f3f2 	udiv	r3, r3, r2
 800751a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	685a      	ldr	r2, [r3, #4]
 8007520:	4613      	mov	r3, r2
 8007522:	005b      	lsls	r3, r3, #1
 8007524:	4413      	add	r3, r2
 8007526:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007528:	429a      	cmp	r2, r3
 800752a:	d305      	bcc.n	8007538 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007534:	429a      	cmp	r2, r3
 8007536:	d903      	bls.n	8007540 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800753e:	e1c1      	b.n	80078c4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007542:	2200      	movs	r2, #0
 8007544:	60bb      	str	r3, [r7, #8]
 8007546:	60fa      	str	r2, [r7, #12]
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800754c:	4a84      	ldr	r2, [pc, #528]	@ (8007760 <UART_SetConfig+0x930>)
 800754e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007552:	b29b      	uxth	r3, r3
 8007554:	2200      	movs	r2, #0
 8007556:	603b      	str	r3, [r7, #0]
 8007558:	607a      	str	r2, [r7, #4]
 800755a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800755e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007562:	f7f8 fec1 	bl	80002e8 <__aeabi_uldivmod>
 8007566:	4602      	mov	r2, r0
 8007568:	460b      	mov	r3, r1
 800756a:	4610      	mov	r0, r2
 800756c:	4619      	mov	r1, r3
 800756e:	f04f 0200 	mov.w	r2, #0
 8007572:	f04f 0300 	mov.w	r3, #0
 8007576:	020b      	lsls	r3, r1, #8
 8007578:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800757c:	0202      	lsls	r2, r0, #8
 800757e:	6979      	ldr	r1, [r7, #20]
 8007580:	6849      	ldr	r1, [r1, #4]
 8007582:	0849      	lsrs	r1, r1, #1
 8007584:	2000      	movs	r0, #0
 8007586:	460c      	mov	r4, r1
 8007588:	4605      	mov	r5, r0
 800758a:	eb12 0804 	adds.w	r8, r2, r4
 800758e:	eb43 0905 	adc.w	r9, r3, r5
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	2200      	movs	r2, #0
 8007598:	469a      	mov	sl, r3
 800759a:	4693      	mov	fp, r2
 800759c:	4652      	mov	r2, sl
 800759e:	465b      	mov	r3, fp
 80075a0:	4640      	mov	r0, r8
 80075a2:	4649      	mov	r1, r9
 80075a4:	f7f8 fea0 	bl	80002e8 <__aeabi_uldivmod>
 80075a8:	4602      	mov	r2, r0
 80075aa:	460b      	mov	r3, r1
 80075ac:	4613      	mov	r3, r2
 80075ae:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80075b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075b6:	d308      	bcc.n	80075ca <UART_SetConfig+0x79a>
 80075b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075be:	d204      	bcs.n	80075ca <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075c6:	60da      	str	r2, [r3, #12]
 80075c8:	e17c      	b.n	80078c4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80075d0:	e178      	b.n	80078c4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	69db      	ldr	r3, [r3, #28]
 80075d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075da:	f040 80c5 	bne.w	8007768 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80075de:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80075e2:	2b20      	cmp	r3, #32
 80075e4:	dc48      	bgt.n	8007678 <UART_SetConfig+0x848>
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	db7b      	blt.n	80076e2 <UART_SetConfig+0x8b2>
 80075ea:	2b20      	cmp	r3, #32
 80075ec:	d879      	bhi.n	80076e2 <UART_SetConfig+0x8b2>
 80075ee:	a201      	add	r2, pc, #4	@ (adr r2, 80075f4 <UART_SetConfig+0x7c4>)
 80075f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075f4:	0800767f 	.word	0x0800767f
 80075f8:	08007687 	.word	0x08007687
 80075fc:	080076e3 	.word	0x080076e3
 8007600:	080076e3 	.word	0x080076e3
 8007604:	0800768f 	.word	0x0800768f
 8007608:	080076e3 	.word	0x080076e3
 800760c:	080076e3 	.word	0x080076e3
 8007610:	080076e3 	.word	0x080076e3
 8007614:	0800769f 	.word	0x0800769f
 8007618:	080076e3 	.word	0x080076e3
 800761c:	080076e3 	.word	0x080076e3
 8007620:	080076e3 	.word	0x080076e3
 8007624:	080076e3 	.word	0x080076e3
 8007628:	080076e3 	.word	0x080076e3
 800762c:	080076e3 	.word	0x080076e3
 8007630:	080076e3 	.word	0x080076e3
 8007634:	080076af 	.word	0x080076af
 8007638:	080076e3 	.word	0x080076e3
 800763c:	080076e3 	.word	0x080076e3
 8007640:	080076e3 	.word	0x080076e3
 8007644:	080076e3 	.word	0x080076e3
 8007648:	080076e3 	.word	0x080076e3
 800764c:	080076e3 	.word	0x080076e3
 8007650:	080076e3 	.word	0x080076e3
 8007654:	080076e3 	.word	0x080076e3
 8007658:	080076e3 	.word	0x080076e3
 800765c:	080076e3 	.word	0x080076e3
 8007660:	080076e3 	.word	0x080076e3
 8007664:	080076e3 	.word	0x080076e3
 8007668:	080076e3 	.word	0x080076e3
 800766c:	080076e3 	.word	0x080076e3
 8007670:	080076e3 	.word	0x080076e3
 8007674:	080076d5 	.word	0x080076d5
 8007678:	2b40      	cmp	r3, #64	@ 0x40
 800767a:	d02e      	beq.n	80076da <UART_SetConfig+0x8aa>
 800767c:	e031      	b.n	80076e2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800767e:	f7fc fb75 	bl	8003d6c <HAL_RCC_GetPCLK1Freq>
 8007682:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007684:	e033      	b.n	80076ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007686:	f7fc fb87 	bl	8003d98 <HAL_RCC_GetPCLK2Freq>
 800768a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800768c:	e02f      	b.n	80076ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800768e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007692:	4618      	mov	r0, r3
 8007694:	f7fd fdb6 	bl	8005204 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800769a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800769c:	e027      	b.n	80076ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800769e:	f107 0318 	add.w	r3, r7, #24
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7fd ff02 	bl	80054ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80076a8:	69fb      	ldr	r3, [r7, #28]
 80076aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076ac:	e01f      	b.n	80076ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80076ae:	4b2d      	ldr	r3, [pc, #180]	@ (8007764 <UART_SetConfig+0x934>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 0320 	and.w	r3, r3, #32
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d009      	beq.n	80076ce <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80076ba:	4b2a      	ldr	r3, [pc, #168]	@ (8007764 <UART_SetConfig+0x934>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	08db      	lsrs	r3, r3, #3
 80076c0:	f003 0303 	and.w	r3, r3, #3
 80076c4:	4a24      	ldr	r2, [pc, #144]	@ (8007758 <UART_SetConfig+0x928>)
 80076c6:	fa22 f303 	lsr.w	r3, r2, r3
 80076ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80076cc:	e00f      	b.n	80076ee <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80076ce:	4b22      	ldr	r3, [pc, #136]	@ (8007758 <UART_SetConfig+0x928>)
 80076d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076d2:	e00c      	b.n	80076ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80076d4:	4b21      	ldr	r3, [pc, #132]	@ (800775c <UART_SetConfig+0x92c>)
 80076d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076d8:	e009      	b.n	80076ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076e0:	e005      	b.n	80076ee <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80076e2:	2300      	movs	r3, #0
 80076e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80076ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80076ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f000 80e7 	beq.w	80078c4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076fa:	4a19      	ldr	r2, [pc, #100]	@ (8007760 <UART_SetConfig+0x930>)
 80076fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007700:	461a      	mov	r2, r3
 8007702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007704:	fbb3 f3f2 	udiv	r3, r3, r2
 8007708:	005a      	lsls	r2, r3, #1
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	085b      	lsrs	r3, r3, #1
 8007710:	441a      	add	r2, r3
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	fbb2 f3f3 	udiv	r3, r2, r3
 800771a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800771c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800771e:	2b0f      	cmp	r3, #15
 8007720:	d916      	bls.n	8007750 <UART_SetConfig+0x920>
 8007722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007728:	d212      	bcs.n	8007750 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800772a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800772c:	b29b      	uxth	r3, r3
 800772e:	f023 030f 	bic.w	r3, r3, #15
 8007732:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007736:	085b      	lsrs	r3, r3, #1
 8007738:	b29b      	uxth	r3, r3
 800773a:	f003 0307 	and.w	r3, r3, #7
 800773e:	b29a      	uxth	r2, r3
 8007740:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007742:	4313      	orrs	r3, r2
 8007744:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800774c:	60da      	str	r2, [r3, #12]
 800774e:	e0b9      	b.n	80078c4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007756:	e0b5      	b.n	80078c4 <UART_SetConfig+0xa94>
 8007758:	03d09000 	.word	0x03d09000
 800775c:	003d0900 	.word	0x003d0900
 8007760:	08008e2c 	.word	0x08008e2c
 8007764:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007768:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800776c:	2b20      	cmp	r3, #32
 800776e:	dc49      	bgt.n	8007804 <UART_SetConfig+0x9d4>
 8007770:	2b00      	cmp	r3, #0
 8007772:	db7c      	blt.n	800786e <UART_SetConfig+0xa3e>
 8007774:	2b20      	cmp	r3, #32
 8007776:	d87a      	bhi.n	800786e <UART_SetConfig+0xa3e>
 8007778:	a201      	add	r2, pc, #4	@ (adr r2, 8007780 <UART_SetConfig+0x950>)
 800777a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800777e:	bf00      	nop
 8007780:	0800780b 	.word	0x0800780b
 8007784:	08007813 	.word	0x08007813
 8007788:	0800786f 	.word	0x0800786f
 800778c:	0800786f 	.word	0x0800786f
 8007790:	0800781b 	.word	0x0800781b
 8007794:	0800786f 	.word	0x0800786f
 8007798:	0800786f 	.word	0x0800786f
 800779c:	0800786f 	.word	0x0800786f
 80077a0:	0800782b 	.word	0x0800782b
 80077a4:	0800786f 	.word	0x0800786f
 80077a8:	0800786f 	.word	0x0800786f
 80077ac:	0800786f 	.word	0x0800786f
 80077b0:	0800786f 	.word	0x0800786f
 80077b4:	0800786f 	.word	0x0800786f
 80077b8:	0800786f 	.word	0x0800786f
 80077bc:	0800786f 	.word	0x0800786f
 80077c0:	0800783b 	.word	0x0800783b
 80077c4:	0800786f 	.word	0x0800786f
 80077c8:	0800786f 	.word	0x0800786f
 80077cc:	0800786f 	.word	0x0800786f
 80077d0:	0800786f 	.word	0x0800786f
 80077d4:	0800786f 	.word	0x0800786f
 80077d8:	0800786f 	.word	0x0800786f
 80077dc:	0800786f 	.word	0x0800786f
 80077e0:	0800786f 	.word	0x0800786f
 80077e4:	0800786f 	.word	0x0800786f
 80077e8:	0800786f 	.word	0x0800786f
 80077ec:	0800786f 	.word	0x0800786f
 80077f0:	0800786f 	.word	0x0800786f
 80077f4:	0800786f 	.word	0x0800786f
 80077f8:	0800786f 	.word	0x0800786f
 80077fc:	0800786f 	.word	0x0800786f
 8007800:	08007861 	.word	0x08007861
 8007804:	2b40      	cmp	r3, #64	@ 0x40
 8007806:	d02e      	beq.n	8007866 <UART_SetConfig+0xa36>
 8007808:	e031      	b.n	800786e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800780a:	f7fc faaf 	bl	8003d6c <HAL_RCC_GetPCLK1Freq>
 800780e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007810:	e033      	b.n	800787a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007812:	f7fc fac1 	bl	8003d98 <HAL_RCC_GetPCLK2Freq>
 8007816:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007818:	e02f      	b.n	800787a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800781a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800781e:	4618      	mov	r0, r3
 8007820:	f7fd fcf0 	bl	8005204 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007828:	e027      	b.n	800787a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800782a:	f107 0318 	add.w	r3, r7, #24
 800782e:	4618      	mov	r0, r3
 8007830:	f7fd fe3c 	bl	80054ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007838:	e01f      	b.n	800787a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800783a:	4b2d      	ldr	r3, [pc, #180]	@ (80078f0 <UART_SetConfig+0xac0>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f003 0320 	and.w	r3, r3, #32
 8007842:	2b00      	cmp	r3, #0
 8007844:	d009      	beq.n	800785a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007846:	4b2a      	ldr	r3, [pc, #168]	@ (80078f0 <UART_SetConfig+0xac0>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	08db      	lsrs	r3, r3, #3
 800784c:	f003 0303 	and.w	r3, r3, #3
 8007850:	4a28      	ldr	r2, [pc, #160]	@ (80078f4 <UART_SetConfig+0xac4>)
 8007852:	fa22 f303 	lsr.w	r3, r2, r3
 8007856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007858:	e00f      	b.n	800787a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800785a:	4b26      	ldr	r3, [pc, #152]	@ (80078f4 <UART_SetConfig+0xac4>)
 800785c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800785e:	e00c      	b.n	800787a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007860:	4b25      	ldr	r3, [pc, #148]	@ (80078f8 <UART_SetConfig+0xac8>)
 8007862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007864:	e009      	b.n	800787a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007866:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800786a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800786c:	e005      	b.n	800787a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800786e:	2300      	movs	r3, #0
 8007870:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007878:	bf00      	nop
    }

    if (pclk != 0U)
 800787a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800787c:	2b00      	cmp	r3, #0
 800787e:	d021      	beq.n	80078c4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007884:	4a1d      	ldr	r2, [pc, #116]	@ (80078fc <UART_SetConfig+0xacc>)
 8007886:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800788a:	461a      	mov	r2, r3
 800788c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800788e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	085b      	lsrs	r3, r3, #1
 8007898:	441a      	add	r2, r3
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	fbb2 f3f3 	udiv	r3, r2, r3
 80078a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078a6:	2b0f      	cmp	r3, #15
 80078a8:	d909      	bls.n	80078be <UART_SetConfig+0xa8e>
 80078aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078b0:	d205      	bcs.n	80078be <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	60da      	str	r2, [r3, #12]
 80078bc:	e002      	b.n	80078c4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	2201      	movs	r2, #1
 80078c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	2201      	movs	r2, #1
 80078d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	2200      	movs	r2, #0
 80078d8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	2200      	movs	r2, #0
 80078de:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80078e0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3748      	adds	r7, #72	@ 0x48
 80078e8:	46bd      	mov	sp, r7
 80078ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80078ee:	bf00      	nop
 80078f0:	58024400 	.word	0x58024400
 80078f4:	03d09000 	.word	0x03d09000
 80078f8:	003d0900 	.word	0x003d0900
 80078fc:	08008e2c 	.word	0x08008e2c

08007900 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800790c:	f003 0308 	and.w	r3, r3, #8
 8007910:	2b00      	cmp	r3, #0
 8007912:	d00a      	beq.n	800792a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	430a      	orrs	r2, r1
 8007928:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800792e:	f003 0301 	and.w	r3, r3, #1
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00a      	beq.n	800794c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	430a      	orrs	r2, r1
 800794a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007950:	f003 0302 	and.w	r3, r3, #2
 8007954:	2b00      	cmp	r3, #0
 8007956:	d00a      	beq.n	800796e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	430a      	orrs	r2, r1
 800796c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007972:	f003 0304 	and.w	r3, r3, #4
 8007976:	2b00      	cmp	r3, #0
 8007978:	d00a      	beq.n	8007990 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	430a      	orrs	r2, r1
 800798e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007994:	f003 0310 	and.w	r3, r3, #16
 8007998:	2b00      	cmp	r3, #0
 800799a:	d00a      	beq.n	80079b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	430a      	orrs	r2, r1
 80079b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079b6:	f003 0320 	and.w	r3, r3, #32
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d00a      	beq.n	80079d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	430a      	orrs	r2, r1
 80079d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d01a      	beq.n	8007a16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	430a      	orrs	r2, r1
 80079f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079fe:	d10a      	bne.n	8007a16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	430a      	orrs	r2, r1
 8007a14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d00a      	beq.n	8007a38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	430a      	orrs	r2, r1
 8007a36:	605a      	str	r2, [r3, #4]
  }
}
 8007a38:	bf00      	nop
 8007a3a:	370c      	adds	r7, #12
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b098      	sub	sp, #96	@ 0x60
 8007a48:	af02      	add	r7, sp, #8
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a54:	f7f9 fd6a 	bl	800152c <HAL_GetTick>
 8007a58:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0308 	and.w	r3, r3, #8
 8007a64:	2b08      	cmp	r3, #8
 8007a66:	d12f      	bne.n	8007ac8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a68:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a6c:	9300      	str	r3, [sp, #0]
 8007a6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a70:	2200      	movs	r2, #0
 8007a72:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 f88e 	bl	8007b98 <UART_WaitOnFlagUntilTimeout>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d022      	beq.n	8007ac8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a8a:	e853 3f00 	ldrex	r3, [r3]
 8007a8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a96:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007aa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007aa2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007aa6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007aa8:	e841 2300 	strex	r3, r2, [r1]
 8007aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d1e6      	bne.n	8007a82 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2220      	movs	r2, #32
 8007ab8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ac4:	2303      	movs	r3, #3
 8007ac6:	e063      	b.n	8007b90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f003 0304 	and.w	r3, r3, #4
 8007ad2:	2b04      	cmp	r3, #4
 8007ad4:	d149      	bne.n	8007b6a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ad6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ada:	9300      	str	r3, [sp, #0]
 8007adc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 f857 	bl	8007b98 <UART_WaitOnFlagUntilTimeout>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d03c      	beq.n	8007b6a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af8:	e853 3f00 	ldrex	r3, [r3]
 8007afc:	623b      	str	r3, [r7, #32]
   return(result);
 8007afe:	6a3b      	ldr	r3, [r7, #32]
 8007b00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b10:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b16:	e841 2300 	strex	r3, r2, [r1]
 8007b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d1e6      	bne.n	8007af0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	3308      	adds	r3, #8
 8007b28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	e853 3f00 	ldrex	r3, [r3]
 8007b30:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f023 0301 	bic.w	r3, r3, #1
 8007b38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	3308      	adds	r3, #8
 8007b40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b42:	61fa      	str	r2, [r7, #28]
 8007b44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b46:	69b9      	ldr	r1, [r7, #24]
 8007b48:	69fa      	ldr	r2, [r7, #28]
 8007b4a:	e841 2300 	strex	r3, r2, [r1]
 8007b4e:	617b      	str	r3, [r7, #20]
   return(result);
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d1e5      	bne.n	8007b22 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2220      	movs	r2, #32
 8007b5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b66:	2303      	movs	r3, #3
 8007b68:	e012      	b.n	8007b90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2220      	movs	r2, #32
 8007b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2220      	movs	r2, #32
 8007b76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b8e:	2300      	movs	r3, #0
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3758      	adds	r7, #88	@ 0x58
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b084      	sub	sp, #16
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	603b      	str	r3, [r7, #0]
 8007ba4:	4613      	mov	r3, r2
 8007ba6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ba8:	e04f      	b.n	8007c4a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bb0:	d04b      	beq.n	8007c4a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bb2:	f7f9 fcbb 	bl	800152c <HAL_GetTick>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	1ad3      	subs	r3, r2, r3
 8007bbc:	69ba      	ldr	r2, [r7, #24]
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d302      	bcc.n	8007bc8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007bc2:	69bb      	ldr	r3, [r7, #24]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d101      	bne.n	8007bcc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007bc8:	2303      	movs	r3, #3
 8007bca:	e04e      	b.n	8007c6a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0304 	and.w	r3, r3, #4
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d037      	beq.n	8007c4a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	2b80      	cmp	r3, #128	@ 0x80
 8007bde:	d034      	beq.n	8007c4a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	2b40      	cmp	r3, #64	@ 0x40
 8007be4:	d031      	beq.n	8007c4a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	69db      	ldr	r3, [r3, #28]
 8007bec:	f003 0308 	and.w	r3, r3, #8
 8007bf0:	2b08      	cmp	r3, #8
 8007bf2:	d110      	bne.n	8007c16 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	2208      	movs	r2, #8
 8007bfa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bfc:	68f8      	ldr	r0, [r7, #12]
 8007bfe:	f000 f95b 	bl	8007eb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2208      	movs	r2, #8
 8007c06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	e029      	b.n	8007c6a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	69db      	ldr	r3, [r3, #28]
 8007c1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c24:	d111      	bne.n	8007c4a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c30:	68f8      	ldr	r0, [r7, #12]
 8007c32:	f000 f941 	bl	8007eb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2220      	movs	r2, #32
 8007c3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e00f      	b.n	8007c6a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	69da      	ldr	r2, [r3, #28]
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	4013      	ands	r3, r2
 8007c54:	68ba      	ldr	r2, [r7, #8]
 8007c56:	429a      	cmp	r2, r3
 8007c58:	bf0c      	ite	eq
 8007c5a:	2301      	moveq	r3, #1
 8007c5c:	2300      	movne	r3, #0
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	461a      	mov	r2, r3
 8007c62:	79fb      	ldrb	r3, [r7, #7]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d0a0      	beq.n	8007baa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c68:	2300      	movs	r3, #0
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3710      	adds	r7, #16
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
	...

08007c74 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b0a3      	sub	sp, #140	@ 0x8c
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	60f8      	str	r0, [r7, #12]
 8007c7c:	60b9      	str	r1, [r7, #8]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	68ba      	ldr	r2, [r7, #8]
 8007c86:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	88fa      	ldrh	r2, [r7, #6]
 8007c8c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	88fa      	ldrh	r2, [r7, #6]
 8007c94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ca6:	d10e      	bne.n	8007cc6 <UART_Start_Receive_IT+0x52>
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	691b      	ldr	r3, [r3, #16]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d105      	bne.n	8007cbc <UART_Start_Receive_IT+0x48>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007cb6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007cba:	e02d      	b.n	8007d18 <UART_Start_Receive_IT+0xa4>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	22ff      	movs	r2, #255	@ 0xff
 8007cc0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007cc4:	e028      	b.n	8007d18 <UART_Start_Receive_IT+0xa4>
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d10d      	bne.n	8007cea <UART_Start_Receive_IT+0x76>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d104      	bne.n	8007ce0 <UART_Start_Receive_IT+0x6c>
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	22ff      	movs	r2, #255	@ 0xff
 8007cda:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007cde:	e01b      	b.n	8007d18 <UART_Start_Receive_IT+0xa4>
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	227f      	movs	r2, #127	@ 0x7f
 8007ce4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ce8:	e016      	b.n	8007d18 <UART_Start_Receive_IT+0xa4>
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007cf2:	d10d      	bne.n	8007d10 <UART_Start_Receive_IT+0x9c>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	691b      	ldr	r3, [r3, #16]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d104      	bne.n	8007d06 <UART_Start_Receive_IT+0x92>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	227f      	movs	r2, #127	@ 0x7f
 8007d00:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007d04:	e008      	b.n	8007d18 <UART_Start_Receive_IT+0xa4>
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	223f      	movs	r2, #63	@ 0x3f
 8007d0a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007d0e:	e003      	b.n	8007d18 <UART_Start_Receive_IT+0xa4>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2222      	movs	r2, #34	@ 0x22
 8007d24:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	3308      	adds	r3, #8
 8007d2e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d32:	e853 3f00 	ldrex	r3, [r3]
 8007d36:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007d38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d3a:	f043 0301 	orr.w	r3, r3, #1
 8007d3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	3308      	adds	r3, #8
 8007d48:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007d4c:	673a      	str	r2, [r7, #112]	@ 0x70
 8007d4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d50:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007d52:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007d54:	e841 2300 	strex	r3, r2, [r1]
 8007d58:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007d5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1e3      	bne.n	8007d28 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d68:	d14f      	bne.n	8007e0a <UART_Start_Receive_IT+0x196>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007d70:	88fa      	ldrh	r2, [r7, #6]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d349      	bcc.n	8007e0a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d7e:	d107      	bne.n	8007d90 <UART_Start_Receive_IT+0x11c>
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	691b      	ldr	r3, [r3, #16]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d103      	bne.n	8007d90 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	4a47      	ldr	r2, [pc, #284]	@ (8007ea8 <UART_Start_Receive_IT+0x234>)
 8007d8c:	675a      	str	r2, [r3, #116]	@ 0x74
 8007d8e:	e002      	b.n	8007d96 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	4a46      	ldr	r2, [pc, #280]	@ (8007eac <UART_Start_Receive_IT+0x238>)
 8007d94:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d01a      	beq.n	8007dd4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007da6:	e853 3f00 	ldrex	r3, [r3]
 8007daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007dac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007db2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	461a      	mov	r2, r3
 8007dbc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007dc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007dc2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007dc6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007dc8:	e841 2300 	strex	r3, r2, [r1]
 8007dcc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007dce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d1e4      	bne.n	8007d9e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	3308      	adds	r3, #8
 8007dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dde:	e853 3f00 	ldrex	r3, [r3]
 8007de2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007de4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007de6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	3308      	adds	r3, #8
 8007df2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007df4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007df6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007dfa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007dfc:	e841 2300 	strex	r3, r2, [r1]
 8007e00:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007e02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d1e5      	bne.n	8007dd4 <UART_Start_Receive_IT+0x160>
 8007e08:	e046      	b.n	8007e98 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e12:	d107      	bne.n	8007e24 <UART_Start_Receive_IT+0x1b0>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	691b      	ldr	r3, [r3, #16]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d103      	bne.n	8007e24 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	4a24      	ldr	r2, [pc, #144]	@ (8007eb0 <UART_Start_Receive_IT+0x23c>)
 8007e20:	675a      	str	r2, [r3, #116]	@ 0x74
 8007e22:	e002      	b.n	8007e2a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	4a23      	ldr	r2, [pc, #140]	@ (8007eb4 <UART_Start_Receive_IT+0x240>)
 8007e28:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d019      	beq.n	8007e66 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3a:	e853 3f00 	ldrex	r3, [r3]
 8007e3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e42:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007e46:	677b      	str	r3, [r7, #116]	@ 0x74
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	461a      	mov	r2, r3
 8007e4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e52:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e54:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e58:	e841 2300 	strex	r3, r2, [r1]
 8007e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1e6      	bne.n	8007e32 <UART_Start_Receive_IT+0x1be>
 8007e64:	e018      	b.n	8007e98 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	e853 3f00 	ldrex	r3, [r3]
 8007e72:	613b      	str	r3, [r7, #16]
   return(result);
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	f043 0320 	orr.w	r3, r3, #32
 8007e7a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	461a      	mov	r2, r3
 8007e82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e84:	623b      	str	r3, [r7, #32]
 8007e86:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e88:	69f9      	ldr	r1, [r7, #28]
 8007e8a:	6a3a      	ldr	r2, [r7, #32]
 8007e8c:	e841 2300 	strex	r3, r2, [r1]
 8007e90:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e92:	69bb      	ldr	r3, [r7, #24]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1e6      	bne.n	8007e66 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007e98:	2300      	movs	r3, #0
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	378c      	adds	r7, #140	@ 0x8c
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr
 8007ea6:	bf00      	nop
 8007ea8:	080086d5 	.word	0x080086d5
 8007eac:	08008371 	.word	0x08008371
 8007eb0:	080081b9 	.word	0x080081b9
 8007eb4:	08008001 	.word	0x08008001

08007eb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b095      	sub	sp, #84	@ 0x54
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ec8:	e853 3f00 	ldrex	r3, [r3]
 8007ecc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ed4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	461a      	mov	r2, r3
 8007edc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ede:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ee0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ee4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ee6:	e841 2300 	strex	r3, r2, [r1]
 8007eea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d1e6      	bne.n	8007ec0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	3308      	adds	r3, #8
 8007ef8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007efa:	6a3b      	ldr	r3, [r7, #32]
 8007efc:	e853 3f00 	ldrex	r3, [r3]
 8007f00:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f02:	69fa      	ldr	r2, [r7, #28]
 8007f04:	4b1e      	ldr	r3, [pc, #120]	@ (8007f80 <UART_EndRxTransfer+0xc8>)
 8007f06:	4013      	ands	r3, r2
 8007f08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	3308      	adds	r3, #8
 8007f10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f1a:	e841 2300 	strex	r3, r2, [r1]
 8007f1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1e5      	bne.n	8007ef2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d118      	bne.n	8007f60 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	e853 3f00 	ldrex	r3, [r3]
 8007f3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	f023 0310 	bic.w	r3, r3, #16
 8007f42:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	461a      	mov	r2, r3
 8007f4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f4c:	61bb      	str	r3, [r7, #24]
 8007f4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f50:	6979      	ldr	r1, [r7, #20]
 8007f52:	69ba      	ldr	r2, [r7, #24]
 8007f54:	e841 2300 	strex	r3, r2, [r1]
 8007f58:	613b      	str	r3, [r7, #16]
   return(result);
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1e6      	bne.n	8007f2e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2220      	movs	r2, #32
 8007f64:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007f74:	bf00      	nop
 8007f76:	3754      	adds	r7, #84	@ 0x54
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr
 8007f80:	effffffe 	.word	0xeffffffe

08007f84 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f7f8 fc92 	bl	80008c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fa0:	bf00      	nop
 8007fa2:	3710      	adds	r7, #16
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}

08007fa8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b088      	sub	sp, #32
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	e853 3f00 	ldrex	r3, [r3]
 8007fbc:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fc4:	61fb      	str	r3, [r7, #28]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	461a      	mov	r2, r3
 8007fcc:	69fb      	ldr	r3, [r7, #28]
 8007fce:	61bb      	str	r3, [r7, #24]
 8007fd0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd2:	6979      	ldr	r1, [r7, #20]
 8007fd4:	69ba      	ldr	r2, [r7, #24]
 8007fd6:	e841 2300 	strex	r3, r2, [r1]
 8007fda:	613b      	str	r3, [r7, #16]
   return(result);
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d1e6      	bne.n	8007fb0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2220      	movs	r2, #32
 8007fe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2200      	movs	r2, #0
 8007fee:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f7fe ff09 	bl	8006e08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ff6:	bf00      	nop
 8007ff8:	3720      	adds	r7, #32
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
	...

08008000 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b09c      	sub	sp, #112	@ 0x70
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800800e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008018:	2b22      	cmp	r3, #34	@ 0x22
 800801a:	f040 80be 	bne.w	800819a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008024:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008028:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800802c:	b2d9      	uxtb	r1, r3
 800802e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008032:	b2da      	uxtb	r2, r3
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008038:	400a      	ands	r2, r1
 800803a:	b2d2      	uxtb	r2, r2
 800803c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008042:	1c5a      	adds	r2, r3, #1
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800804e:	b29b      	uxth	r3, r3
 8008050:	3b01      	subs	r3, #1
 8008052:	b29a      	uxth	r2, r3
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008060:	b29b      	uxth	r3, r3
 8008062:	2b00      	cmp	r3, #0
 8008064:	f040 80a1 	bne.w	80081aa <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800806e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008070:	e853 3f00 	ldrex	r3, [r3]
 8008074:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008076:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008078:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800807c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	461a      	mov	r2, r3
 8008084:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008086:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008088:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800808c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800808e:	e841 2300 	strex	r3, r2, [r1]
 8008092:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008094:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008096:	2b00      	cmp	r3, #0
 8008098:	d1e6      	bne.n	8008068 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	3308      	adds	r3, #8
 80080a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080a4:	e853 3f00 	ldrex	r3, [r3]
 80080a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80080aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080ac:	f023 0301 	bic.w	r3, r3, #1
 80080b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	3308      	adds	r3, #8
 80080b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80080ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80080bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80080c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080c2:	e841 2300 	strex	r3, r2, [r1]
 80080c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80080c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1e5      	bne.n	800809a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2220      	movs	r2, #32
 80080d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2200      	movs	r2, #0
 80080e0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a33      	ldr	r2, [pc, #204]	@ (80081b4 <UART_RxISR_8BIT+0x1b4>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d01f      	beq.n	800812c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d018      	beq.n	800812c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008102:	e853 3f00 	ldrex	r3, [r3]
 8008106:	623b      	str	r3, [r7, #32]
   return(result);
 8008108:	6a3b      	ldr	r3, [r7, #32]
 800810a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800810e:	663b      	str	r3, [r7, #96]	@ 0x60
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	461a      	mov	r2, r3
 8008116:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008118:	633b      	str	r3, [r7, #48]	@ 0x30
 800811a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800811e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008120:	e841 2300 	strex	r3, r2, [r1]
 8008124:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008128:	2b00      	cmp	r3, #0
 800812a:	d1e6      	bne.n	80080fa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008130:	2b01      	cmp	r3, #1
 8008132:	d12e      	bne.n	8008192 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2200      	movs	r2, #0
 8008138:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	e853 3f00 	ldrex	r3, [r3]
 8008146:	60fb      	str	r3, [r7, #12]
   return(result);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f023 0310 	bic.w	r3, r3, #16
 800814e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	461a      	mov	r2, r3
 8008156:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008158:	61fb      	str	r3, [r7, #28]
 800815a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800815c:	69b9      	ldr	r1, [r7, #24]
 800815e:	69fa      	ldr	r2, [r7, #28]
 8008160:	e841 2300 	strex	r3, r2, [r1]
 8008164:	617b      	str	r3, [r7, #20]
   return(result);
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d1e6      	bne.n	800813a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	69db      	ldr	r3, [r3, #28]
 8008172:	f003 0310 	and.w	r3, r3, #16
 8008176:	2b10      	cmp	r3, #16
 8008178:	d103      	bne.n	8008182 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	2210      	movs	r2, #16
 8008180:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008188:	4619      	mov	r1, r3
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f7f8 fb70 	bl	8000870 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008190:	e00b      	b.n	80081aa <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f7fe fe42 	bl	8006e1c <HAL_UART_RxCpltCallback>
}
 8008198:	e007      	b.n	80081aa <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	699a      	ldr	r2, [r3, #24]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f042 0208 	orr.w	r2, r2, #8
 80081a8:	619a      	str	r2, [r3, #24]
}
 80081aa:	bf00      	nop
 80081ac:	3770      	adds	r7, #112	@ 0x70
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	58000c00 	.word	0x58000c00

080081b8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b09c      	sub	sp, #112	@ 0x70
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80081c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081d0:	2b22      	cmp	r3, #34	@ 0x22
 80081d2:	f040 80be 	bne.w	8008352 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081e4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80081e6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80081ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80081ee:	4013      	ands	r3, r2
 80081f0:	b29a      	uxth	r2, r3
 80081f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081f4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081fa:	1c9a      	adds	r2, r3, #2
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008206:	b29b      	uxth	r3, r3
 8008208:	3b01      	subs	r3, #1
 800820a:	b29a      	uxth	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008218:	b29b      	uxth	r3, r3
 800821a:	2b00      	cmp	r3, #0
 800821c:	f040 80a1 	bne.w	8008362 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008226:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008228:	e853 3f00 	ldrex	r3, [r3]
 800822c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800822e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008230:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008234:	667b      	str	r3, [r7, #100]	@ 0x64
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	461a      	mov	r2, r3
 800823c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800823e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008240:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008242:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008244:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008246:	e841 2300 	strex	r3, r2, [r1]
 800824a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800824c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800824e:	2b00      	cmp	r3, #0
 8008250:	d1e6      	bne.n	8008220 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	3308      	adds	r3, #8
 8008258:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800825c:	e853 3f00 	ldrex	r3, [r3]
 8008260:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008264:	f023 0301 	bic.w	r3, r3, #1
 8008268:	663b      	str	r3, [r7, #96]	@ 0x60
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	3308      	adds	r3, #8
 8008270:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008272:	643a      	str	r2, [r7, #64]	@ 0x40
 8008274:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008276:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008278:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800827a:	e841 2300 	strex	r3, r2, [r1]
 800827e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1e5      	bne.n	8008252 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2220      	movs	r2, #32
 800828a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a33      	ldr	r2, [pc, #204]	@ (800836c <UART_RxISR_16BIT+0x1b4>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d01f      	beq.n	80082e4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	685b      	ldr	r3, [r3, #4]
 80082aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d018      	beq.n	80082e4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b8:	6a3b      	ldr	r3, [r7, #32]
 80082ba:	e853 3f00 	ldrex	r3, [r3]
 80082be:	61fb      	str	r3, [r7, #28]
   return(result);
 80082c0:	69fb      	ldr	r3, [r7, #28]
 80082c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80082c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	461a      	mov	r2, r3
 80082ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082d2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80082d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082d8:	e841 2300 	strex	r3, r2, [r1]
 80082dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d1e6      	bne.n	80082b2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d12e      	bne.n	800834a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	e853 3f00 	ldrex	r3, [r3]
 80082fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f023 0310 	bic.w	r3, r3, #16
 8008306:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	461a      	mov	r2, r3
 800830e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008310:	61bb      	str	r3, [r7, #24]
 8008312:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008314:	6979      	ldr	r1, [r7, #20]
 8008316:	69ba      	ldr	r2, [r7, #24]
 8008318:	e841 2300 	strex	r3, r2, [r1]
 800831c:	613b      	str	r3, [r7, #16]
   return(result);
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1e6      	bne.n	80082f2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	69db      	ldr	r3, [r3, #28]
 800832a:	f003 0310 	and.w	r3, r3, #16
 800832e:	2b10      	cmp	r3, #16
 8008330:	d103      	bne.n	800833a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	2210      	movs	r2, #16
 8008338:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008340:	4619      	mov	r1, r3
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f7f8 fa94 	bl	8000870 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008348:	e00b      	b.n	8008362 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f7fe fd66 	bl	8006e1c <HAL_UART_RxCpltCallback>
}
 8008350:	e007      	b.n	8008362 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	699a      	ldr	r2, [r3, #24]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f042 0208 	orr.w	r2, r2, #8
 8008360:	619a      	str	r2, [r3, #24]
}
 8008362:	bf00      	nop
 8008364:	3770      	adds	r7, #112	@ 0x70
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}
 800836a:	bf00      	nop
 800836c:	58000c00 	.word	0x58000c00

08008370 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b0ac      	sub	sp, #176	@ 0xb0
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800837e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	69db      	ldr	r3, [r3, #28]
 8008388:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083a6:	2b22      	cmp	r3, #34	@ 0x22
 80083a8:	f040 8181 	bne.w	80086ae <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80083b2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80083b6:	e124      	b.n	8008602 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083be:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80083c2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80083c6:	b2d9      	uxtb	r1, r3
 80083c8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80083cc:	b2da      	uxtb	r2, r3
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083d2:	400a      	ands	r2, r1
 80083d4:	b2d2      	uxtb	r2, r2
 80083d6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083dc:	1c5a      	adds	r2, r3, #1
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80083e8:	b29b      	uxth	r3, r3
 80083ea:	3b01      	subs	r3, #1
 80083ec:	b29a      	uxth	r2, r3
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	69db      	ldr	r3, [r3, #28]
 80083fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80083fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008402:	f003 0307 	and.w	r3, r3, #7
 8008406:	2b00      	cmp	r3, #0
 8008408:	d053      	beq.n	80084b2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800840a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800840e:	f003 0301 	and.w	r3, r3, #1
 8008412:	2b00      	cmp	r3, #0
 8008414:	d011      	beq.n	800843a <UART_RxISR_8BIT_FIFOEN+0xca>
 8008416:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800841a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800841e:	2b00      	cmp	r3, #0
 8008420:	d00b      	beq.n	800843a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	2201      	movs	r2, #1
 8008428:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008430:	f043 0201 	orr.w	r2, r3, #1
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800843a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800843e:	f003 0302 	and.w	r3, r3, #2
 8008442:	2b00      	cmp	r3, #0
 8008444:	d011      	beq.n	800846a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008446:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800844a:	f003 0301 	and.w	r3, r3, #1
 800844e:	2b00      	cmp	r3, #0
 8008450:	d00b      	beq.n	800846a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2202      	movs	r2, #2
 8008458:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008460:	f043 0204 	orr.w	r2, r3, #4
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800846a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800846e:	f003 0304 	and.w	r3, r3, #4
 8008472:	2b00      	cmp	r3, #0
 8008474:	d011      	beq.n	800849a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008476:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800847a:	f003 0301 	and.w	r3, r3, #1
 800847e:	2b00      	cmp	r3, #0
 8008480:	d00b      	beq.n	800849a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	2204      	movs	r2, #4
 8008488:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008490:	f043 0202 	orr.w	r2, r3, #2
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d006      	beq.n	80084b2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f7f8 fa0d 	bl	80008c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2200      	movs	r2, #0
 80084ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	f040 80a1 	bne.w	8008602 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80084c8:	e853 3f00 	ldrex	r3, [r3]
 80084cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80084ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	461a      	mov	r2, r3
 80084de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80084e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80084e4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80084e8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80084ea:	e841 2300 	strex	r3, r2, [r1]
 80084ee:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80084f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d1e4      	bne.n	80084c0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	3308      	adds	r3, #8
 80084fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008500:	e853 3f00 	ldrex	r3, [r3]
 8008504:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008506:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008508:	4b6f      	ldr	r3, [pc, #444]	@ (80086c8 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800850a:	4013      	ands	r3, r2
 800850c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	3308      	adds	r3, #8
 8008516:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800851a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800851c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008520:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008522:	e841 2300 	strex	r3, r2, [r1]
 8008526:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008528:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800852a:	2b00      	cmp	r3, #0
 800852c:	d1e3      	bne.n	80084f6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2220      	movs	r2, #32
 8008532:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2200      	movs	r2, #0
 800853a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a61      	ldr	r2, [pc, #388]	@ (80086cc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d021      	beq.n	8008590 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008556:	2b00      	cmp	r3, #0
 8008558:	d01a      	beq.n	8008590 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008560:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008562:	e853 3f00 	ldrex	r3, [r3]
 8008566:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008568:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800856a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800856e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	461a      	mov	r2, r3
 8008578:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800857c:	657b      	str	r3, [r7, #84]	@ 0x54
 800857e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008580:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008582:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008584:	e841 2300 	strex	r3, r2, [r1]
 8008588:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800858a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800858c:	2b00      	cmp	r3, #0
 800858e:	d1e4      	bne.n	800855a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008594:	2b01      	cmp	r3, #1
 8008596:	d130      	bne.n	80085fa <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2200      	movs	r2, #0
 800859c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085a6:	e853 3f00 	ldrex	r3, [r3]
 80085aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80085ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ae:	f023 0310 	bic.w	r3, r3, #16
 80085b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	461a      	mov	r2, r3
 80085bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80085c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085c8:	e841 2300 	strex	r3, r2, [r1]
 80085cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d1e4      	bne.n	800859e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	69db      	ldr	r3, [r3, #28]
 80085da:	f003 0310 	and.w	r3, r3, #16
 80085de:	2b10      	cmp	r3, #16
 80085e0:	d103      	bne.n	80085ea <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	2210      	movs	r2, #16
 80085e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80085f0:	4619      	mov	r1, r3
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f7f8 f93c 	bl	8000870 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80085f8:	e00e      	b.n	8008618 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f7fe fc0e 	bl	8006e1c <HAL_UART_RxCpltCallback>
        break;
 8008600:	e00a      	b.n	8008618 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008602:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008606:	2b00      	cmp	r3, #0
 8008608:	d006      	beq.n	8008618 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800860a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800860e:	f003 0320 	and.w	r3, r3, #32
 8008612:	2b00      	cmp	r3, #0
 8008614:	f47f aed0 	bne.w	80083b8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800861e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008622:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008626:	2b00      	cmp	r3, #0
 8008628:	d049      	beq.n	80086be <UART_RxISR_8BIT_FIFOEN+0x34e>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008630:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008634:	429a      	cmp	r2, r3
 8008636:	d242      	bcs.n	80086be <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	3308      	adds	r3, #8
 800863e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008640:	6a3b      	ldr	r3, [r7, #32]
 8008642:	e853 3f00 	ldrex	r3, [r3]
 8008646:	61fb      	str	r3, [r7, #28]
   return(result);
 8008648:	69fb      	ldr	r3, [r7, #28]
 800864a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800864e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	3308      	adds	r3, #8
 8008658:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800865c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800865e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008660:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008662:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008664:	e841 2300 	strex	r3, r2, [r1]
 8008668:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800866a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800866c:	2b00      	cmp	r3, #0
 800866e:	d1e3      	bne.n	8008638 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	4a17      	ldr	r2, [pc, #92]	@ (80086d0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008674:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	e853 3f00 	ldrex	r3, [r3]
 8008682:	60bb      	str	r3, [r7, #8]
   return(result);
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	f043 0320 	orr.w	r3, r3, #32
 800868a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	461a      	mov	r2, r3
 8008694:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008698:	61bb      	str	r3, [r7, #24]
 800869a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800869c:	6979      	ldr	r1, [r7, #20]
 800869e:	69ba      	ldr	r2, [r7, #24]
 80086a0:	e841 2300 	strex	r3, r2, [r1]
 80086a4:	613b      	str	r3, [r7, #16]
   return(result);
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d1e4      	bne.n	8008676 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80086ac:	e007      	b.n	80086be <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	699a      	ldr	r2, [r3, #24]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f042 0208 	orr.w	r2, r2, #8
 80086bc:	619a      	str	r2, [r3, #24]
}
 80086be:	bf00      	nop
 80086c0:	37b0      	adds	r7, #176	@ 0xb0
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	bf00      	nop
 80086c8:	effffffe 	.word	0xeffffffe
 80086cc:	58000c00 	.word	0x58000c00
 80086d0:	08008001 	.word	0x08008001

080086d4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b0ae      	sub	sp, #184	@ 0xb8
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80086e2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	69db      	ldr	r3, [r3, #28]
 80086ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800870a:	2b22      	cmp	r3, #34	@ 0x22
 800870c:	f040 8185 	bne.w	8008a1a <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008716:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800871a:	e128      	b.n	800896e <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008722:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800872a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800872e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008732:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008736:	4013      	ands	r3, r2
 8008738:	b29a      	uxth	r2, r3
 800873a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800873e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008744:	1c9a      	adds	r2, r3, #2
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008750:	b29b      	uxth	r3, r3
 8008752:	3b01      	subs	r3, #1
 8008754:	b29a      	uxth	r2, r3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	69db      	ldr	r3, [r3, #28]
 8008762:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008766:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800876a:	f003 0307 	and.w	r3, r3, #7
 800876e:	2b00      	cmp	r3, #0
 8008770:	d053      	beq.n	800881a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008772:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008776:	f003 0301 	and.w	r3, r3, #1
 800877a:	2b00      	cmp	r3, #0
 800877c:	d011      	beq.n	80087a2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800877e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008786:	2b00      	cmp	r3, #0
 8008788:	d00b      	beq.n	80087a2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2201      	movs	r2, #1
 8008790:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008798:	f043 0201 	orr.w	r2, r3, #1
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80087a6:	f003 0302 	and.w	r3, r3, #2
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d011      	beq.n	80087d2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80087ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80087b2:	f003 0301 	and.w	r3, r3, #1
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d00b      	beq.n	80087d2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	2202      	movs	r2, #2
 80087c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087c8:	f043 0204 	orr.w	r2, r3, #4
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80087d6:	f003 0304 	and.w	r3, r3, #4
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d011      	beq.n	8008802 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80087de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80087e2:	f003 0301 	and.w	r3, r3, #1
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00b      	beq.n	8008802 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	2204      	movs	r2, #4
 80087f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087f8:	f043 0202 	orr.w	r2, r3, #2
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008808:	2b00      	cmp	r3, #0
 800880a:	d006      	beq.n	800881a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f7f8 f859 	bl	80008c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008820:	b29b      	uxth	r3, r3
 8008822:	2b00      	cmp	r3, #0
 8008824:	f040 80a3 	bne.w	800896e <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008830:	e853 3f00 	ldrex	r3, [r3]
 8008834:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008836:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008838:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800883c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	461a      	mov	r2, r3
 8008846:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800884a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800884e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008850:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008852:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008856:	e841 2300 	strex	r3, r2, [r1]
 800885a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800885c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800885e:	2b00      	cmp	r3, #0
 8008860:	d1e2      	bne.n	8008828 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	3308      	adds	r3, #8
 8008868:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800886a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800886c:	e853 3f00 	ldrex	r3, [r3]
 8008870:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008872:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008874:	4b6f      	ldr	r3, [pc, #444]	@ (8008a34 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8008876:	4013      	ands	r3, r2
 8008878:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	3308      	adds	r3, #8
 8008882:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008886:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008888:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800888c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800888e:	e841 2300 	strex	r3, r2, [r1]
 8008892:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008894:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008896:	2b00      	cmp	r3, #0
 8008898:	d1e3      	bne.n	8008862 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2220      	movs	r2, #32
 800889e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2200      	movs	r2, #0
 80088a6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a61      	ldr	r2, [pc, #388]	@ (8008a38 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d021      	beq.n	80088fc <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d01a      	beq.n	80088fc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088ce:	e853 3f00 	ldrex	r3, [r3]
 80088d2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80088d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80088da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	461a      	mov	r2, r3
 80088e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80088e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80088ea:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80088ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80088f0:	e841 2300 	strex	r3, r2, [r1]
 80088f4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80088f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d1e4      	bne.n	80088c6 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008900:	2b01      	cmp	r3, #1
 8008902:	d130      	bne.n	8008966 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2200      	movs	r2, #0
 8008908:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008912:	e853 3f00 	ldrex	r3, [r3]
 8008916:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800891a:	f023 0310 	bic.w	r3, r3, #16
 800891e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	461a      	mov	r2, r3
 8008928:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800892c:	647b      	str	r3, [r7, #68]	@ 0x44
 800892e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008930:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008932:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008934:	e841 2300 	strex	r3, r2, [r1]
 8008938:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800893a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800893c:	2b00      	cmp	r3, #0
 800893e:	d1e4      	bne.n	800890a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	69db      	ldr	r3, [r3, #28]
 8008946:	f003 0310 	and.w	r3, r3, #16
 800894a:	2b10      	cmp	r3, #16
 800894c:	d103      	bne.n	8008956 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	2210      	movs	r2, #16
 8008954:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800895c:	4619      	mov	r1, r3
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f7f7 ff86 	bl	8000870 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008964:	e00e      	b.n	8008984 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f7fe fa58 	bl	8006e1c <HAL_UART_RxCpltCallback>
        break;
 800896c:	e00a      	b.n	8008984 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800896e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008972:	2b00      	cmp	r3, #0
 8008974:	d006      	beq.n	8008984 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8008976:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800897a:	f003 0320 	and.w	r3, r3, #32
 800897e:	2b00      	cmp	r3, #0
 8008980:	f47f aecc 	bne.w	800871c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800898a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800898e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008992:	2b00      	cmp	r3, #0
 8008994:	d049      	beq.n	8008a2a <UART_RxISR_16BIT_FIFOEN+0x356>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800899c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d242      	bcs.n	8008a2a <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	3308      	adds	r3, #8
 80089aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ae:	e853 3f00 	ldrex	r3, [r3]
 80089b2:	623b      	str	r3, [r7, #32]
   return(result);
 80089b4:	6a3b      	ldr	r3, [r7, #32]
 80089b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80089ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3308      	adds	r3, #8
 80089c4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80089c8:	633a      	str	r2, [r7, #48]	@ 0x30
 80089ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089d0:	e841 2300 	strex	r3, r2, [r1]
 80089d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d1e3      	bne.n	80089a4 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	4a17      	ldr	r2, [pc, #92]	@ (8008a3c <UART_RxISR_16BIT_FIFOEN+0x368>)
 80089e0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	e853 3f00 	ldrex	r3, [r3]
 80089ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	f043 0320 	orr.w	r3, r3, #32
 80089f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	461a      	mov	r2, r3
 8008a00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a04:	61fb      	str	r3, [r7, #28]
 8008a06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a08:	69b9      	ldr	r1, [r7, #24]
 8008a0a:	69fa      	ldr	r2, [r7, #28]
 8008a0c:	e841 2300 	strex	r3, r2, [r1]
 8008a10:	617b      	str	r3, [r7, #20]
   return(result);
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d1e4      	bne.n	80089e2 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a18:	e007      	b.n	8008a2a <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	699a      	ldr	r2, [r3, #24]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f042 0208 	orr.w	r2, r2, #8
 8008a28:	619a      	str	r2, [r3, #24]
}
 8008a2a:	bf00      	nop
 8008a2c:	37b8      	adds	r7, #184	@ 0xb8
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	effffffe 	.word	0xeffffffe
 8008a38:	58000c00 	.word	0x58000c00
 8008a3c:	080081b9 	.word	0x080081b9

08008a40 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b083      	sub	sp, #12
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008a48:	bf00      	nop
 8008a4a:	370c      	adds	r7, #12
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008a5c:	bf00      	nop
 8008a5e:	370c      	adds	r7, #12
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b083      	sub	sp, #12
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008a70:	bf00      	nop
 8008a72:	370c      	adds	r7, #12
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr

08008a7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b085      	sub	sp, #20
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	d101      	bne.n	8008a92 <HAL_UARTEx_DisableFifoMode+0x16>
 8008a8e:	2302      	movs	r3, #2
 8008a90:	e027      	b.n	8008ae2 <HAL_UARTEx_DisableFifoMode+0x66>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2201      	movs	r2, #1
 8008a96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2224      	movs	r2, #36	@ 0x24
 8008a9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f022 0201 	bic.w	r2, r2, #1
 8008ab8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008ac0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	68fa      	ldr	r2, [r7, #12]
 8008ace:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2220      	movs	r2, #32
 8008ad4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2200      	movs	r2, #0
 8008adc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ae0:	2300      	movs	r3, #0
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3714      	adds	r7, #20
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aec:	4770      	bx	lr

08008aee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b084      	sub	sp, #16
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
 8008af6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	d101      	bne.n	8008b06 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008b02:	2302      	movs	r3, #2
 8008b04:	e02d      	b.n	8008b62 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2224      	movs	r2, #36	@ 0x24
 8008b12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f022 0201 	bic.w	r2, r2, #1
 8008b2c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	689b      	ldr	r3, [r3, #8]
 8008b34:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	683a      	ldr	r2, [r7, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 f8a0 	bl	8008c88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68fa      	ldr	r2, [r7, #12]
 8008b4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2220      	movs	r2, #32
 8008b54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3710      	adds	r7, #16
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b6a:	b580      	push	{r7, lr}
 8008b6c:	b084      	sub	sp, #16
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
 8008b72:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d101      	bne.n	8008b82 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008b7e:	2302      	movs	r3, #2
 8008b80:	e02d      	b.n	8008bde <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2201      	movs	r2, #1
 8008b86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2224      	movs	r2, #36	@ 0x24
 8008b8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	681a      	ldr	r2, [r3, #0]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f022 0201 	bic.w	r2, r2, #1
 8008ba8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	683a      	ldr	r2, [r7, #0]
 8008bba:	430a      	orrs	r2, r1
 8008bbc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 f862 	bl	8008c88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	68fa      	ldr	r2, [r7, #12]
 8008bca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2220      	movs	r2, #32
 8008bd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3710      	adds	r7, #16
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b08c      	sub	sp, #48	@ 0x30
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	60f8      	str	r0, [r7, #12]
 8008bee:	60b9      	str	r1, [r7, #8]
 8008bf0:	4613      	mov	r3, r2
 8008bf2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c00:	2b20      	cmp	r3, #32
 8008c02:	d13b      	bne.n	8008c7c <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d002      	beq.n	8008c10 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8008c0a:	88fb      	ldrh	r3, [r7, #6]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d101      	bne.n	8008c14 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8008c10:	2301      	movs	r3, #1
 8008c12:	e034      	b.n	8008c7e <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2201      	movs	r2, #1
 8008c18:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8008c20:	88fb      	ldrh	r3, [r7, #6]
 8008c22:	461a      	mov	r2, r3
 8008c24:	68b9      	ldr	r1, [r7, #8]
 8008c26:	68f8      	ldr	r0, [r7, #12]
 8008c28:	f7ff f824 	bl	8007c74 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c30:	2b01      	cmp	r3, #1
 8008c32:	d11d      	bne.n	8008c70 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2210      	movs	r2, #16
 8008c3a:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c42:	69bb      	ldr	r3, [r7, #24]
 8008c44:	e853 3f00 	ldrex	r3, [r3]
 8008c48:	617b      	str	r3, [r7, #20]
   return(result);
 8008c4a:	697b      	ldr	r3, [r7, #20]
 8008c4c:	f043 0310 	orr.w	r3, r3, #16
 8008c50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	461a      	mov	r2, r3
 8008c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c5c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c5e:	6a39      	ldr	r1, [r7, #32]
 8008c60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c62:	e841 2300 	strex	r3, r2, [r1]
 8008c66:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c68:	69fb      	ldr	r3, [r7, #28]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d1e6      	bne.n	8008c3c <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8008c6e:	e002      	b.n	8008c76 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008c70:	2301      	movs	r3, #1
 8008c72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008c76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008c7a:	e000      	b.n	8008c7e <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8008c7c:	2302      	movs	r3, #2
  }
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3730      	adds	r7, #48	@ 0x30
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}
	...

08008c88 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b085      	sub	sp, #20
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d108      	bne.n	8008caa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008ca8:	e031      	b.n	8008d0e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008caa:	2310      	movs	r3, #16
 8008cac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008cae:	2310      	movs	r3, #16
 8008cb0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	689b      	ldr	r3, [r3, #8]
 8008cb8:	0e5b      	lsrs	r3, r3, #25
 8008cba:	b2db      	uxtb	r3, r3
 8008cbc:	f003 0307 	and.w	r3, r3, #7
 8008cc0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	0f5b      	lsrs	r3, r3, #29
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	f003 0307 	and.w	r3, r3, #7
 8008cd0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008cd2:	7bbb      	ldrb	r3, [r7, #14]
 8008cd4:	7b3a      	ldrb	r2, [r7, #12]
 8008cd6:	4911      	ldr	r1, [pc, #68]	@ (8008d1c <UARTEx_SetNbDataToProcess+0x94>)
 8008cd8:	5c8a      	ldrb	r2, [r1, r2]
 8008cda:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008cde:	7b3a      	ldrb	r2, [r7, #12]
 8008ce0:	490f      	ldr	r1, [pc, #60]	@ (8008d20 <UARTEx_SetNbDataToProcess+0x98>)
 8008ce2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008ce4:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ce8:	b29a      	uxth	r2, r3
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cf0:	7bfb      	ldrb	r3, [r7, #15]
 8008cf2:	7b7a      	ldrb	r2, [r7, #13]
 8008cf4:	4909      	ldr	r1, [pc, #36]	@ (8008d1c <UARTEx_SetNbDataToProcess+0x94>)
 8008cf6:	5c8a      	ldrb	r2, [r1, r2]
 8008cf8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008cfc:	7b7a      	ldrb	r2, [r7, #13]
 8008cfe:	4908      	ldr	r1, [pc, #32]	@ (8008d20 <UARTEx_SetNbDataToProcess+0x98>)
 8008d00:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d02:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008d0e:	bf00      	nop
 8008d10:	3714      	adds	r7, #20
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr
 8008d1a:	bf00      	nop
 8008d1c:	08008e44 	.word	0x08008e44
 8008d20:	08008e4c 	.word	0x08008e4c

08008d24 <memset>:
 8008d24:	4402      	add	r2, r0
 8008d26:	4603      	mov	r3, r0
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d100      	bne.n	8008d2e <memset+0xa>
 8008d2c:	4770      	bx	lr
 8008d2e:	f803 1b01 	strb.w	r1, [r3], #1
 8008d32:	e7f9      	b.n	8008d28 <memset+0x4>

08008d34 <__libc_init_array>:
 8008d34:	b570      	push	{r4, r5, r6, lr}
 8008d36:	4d0d      	ldr	r5, [pc, #52]	@ (8008d6c <__libc_init_array+0x38>)
 8008d38:	4c0d      	ldr	r4, [pc, #52]	@ (8008d70 <__libc_init_array+0x3c>)
 8008d3a:	1b64      	subs	r4, r4, r5
 8008d3c:	10a4      	asrs	r4, r4, #2
 8008d3e:	2600      	movs	r6, #0
 8008d40:	42a6      	cmp	r6, r4
 8008d42:	d109      	bne.n	8008d58 <__libc_init_array+0x24>
 8008d44:	4d0b      	ldr	r5, [pc, #44]	@ (8008d74 <__libc_init_array+0x40>)
 8008d46:	4c0c      	ldr	r4, [pc, #48]	@ (8008d78 <__libc_init_array+0x44>)
 8008d48:	f000 f826 	bl	8008d98 <_init>
 8008d4c:	1b64      	subs	r4, r4, r5
 8008d4e:	10a4      	asrs	r4, r4, #2
 8008d50:	2600      	movs	r6, #0
 8008d52:	42a6      	cmp	r6, r4
 8008d54:	d105      	bne.n	8008d62 <__libc_init_array+0x2e>
 8008d56:	bd70      	pop	{r4, r5, r6, pc}
 8008d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d5c:	4798      	blx	r3
 8008d5e:	3601      	adds	r6, #1
 8008d60:	e7ee      	b.n	8008d40 <__libc_init_array+0xc>
 8008d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d66:	4798      	blx	r3
 8008d68:	3601      	adds	r6, #1
 8008d6a:	e7f2      	b.n	8008d52 <__libc_init_array+0x1e>
 8008d6c:	08008e5c 	.word	0x08008e5c
 8008d70:	08008e5c 	.word	0x08008e5c
 8008d74:	08008e5c 	.word	0x08008e5c
 8008d78:	08008e60 	.word	0x08008e60

08008d7c <memcpy>:
 8008d7c:	440a      	add	r2, r1
 8008d7e:	4291      	cmp	r1, r2
 8008d80:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d84:	d100      	bne.n	8008d88 <memcpy+0xc>
 8008d86:	4770      	bx	lr
 8008d88:	b510      	push	{r4, lr}
 8008d8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d92:	4291      	cmp	r1, r2
 8008d94:	d1f9      	bne.n	8008d8a <memcpy+0xe>
 8008d96:	bd10      	pop	{r4, pc}

08008d98 <_init>:
 8008d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d9a:	bf00      	nop
 8008d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d9e:	bc08      	pop	{r3}
 8008da0:	469e      	mov	lr, r3
 8008da2:	4770      	bx	lr

08008da4 <_fini>:
 8008da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008da6:	bf00      	nop
 8008da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008daa:	bc08      	pop	{r3}
 8008dac:	469e      	mov	lr, r3
 8008dae:	4770      	bx	lr
