-- VHDL for IBM SMS ALD page 18.14.07.1
-- Title: A AND B REGSITERS SET CHECKS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/13/2020 11:14:08 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_18_14_07_1_A_AND_B_REGSITERS_SET_CHECKS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_1ST_TRIGGER_CHECK:	 in STD_LOGIC;
		PS_SW_B_CH_TO_A_REG:	 in STD_LOGIC;
		MS_PROGRAM_RESET_3:	 in STD_LOGIC;
		PS_SW_AR_EXIT_CH_TO_A_REG:	 in STD_LOGIC;
		PS_ERROR_SAMPLE:	 in STD_LOGIC;
		MS_RESET_A_DATA_REG:	 in STD_LOGIC;
		MS_LOG_GT_E_DOT_2ND_OR_3RD_CHK_TEST:	 in STD_LOGIC;
		MS_A_REG_SET_ERROR:	 out STD_LOGIC;
		LAMP_15A1V01:	 out STD_LOGIC);
end ALD_18_14_07_1_A_AND_B_REGSITERS_SET_CHECKS;

architecture behavioral of ALD_18_14_07_1_A_AND_B_REGSITERS_SET_CHECKS is 

	signal OUT_5A_D: STD_LOGIC;
	signal OUT_5B_F: STD_LOGIC;
	signal OUT_3B_E: STD_LOGIC;
	signal OUT_3B_H: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_2C_NoPin: STD_LOGIC;
	signal OUT_5D_D: STD_LOGIC;
	signal OUT_4D_R: STD_LOGIC;
	signal OUT_1D_F: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_2E_NoPin: STD_LOGIC;
	signal OUT_4F_B: STD_LOGIC;
	signal OUT_2G_B: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_4H_R: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;

begin

	OUT_5A_D <= NOT MS_1ST_TRIGGER_CHECK;
	OUT_5B_F <= NOT OUT_5C_C;

	SMS_DEZ_3B: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEOFF => OUT_3B_H,	-- Pin F
		ACSET => OUT_DOT_4B,	-- Pin G
		DCRESET => MS_PROGRAM_RESET_3,	-- Pin B
		GATEON => OUT_3B_E,	-- Pin A
		OUTOFF => OUT_3B_E,
		OUTON => OUT_3B_H,
		DCRFORCE => OPEN );

	OUT_5C_C <= NOT(PS_SW_B_CH_TO_A_REG );
	OUT_2C_NoPin <= NOT(OUT_3B_E AND OUT_3E_C );
	OUT_5D_D <= NOT(PS_SW_AR_EXIT_CH_TO_A_REG );
	OUT_4D_R <= NOT OUT_5D_D;
	OUT_1D_F <= NOT(OUT_2C_NoPin AND OUT_2E_NoPin AND PS_ERROR_SAMPLE );

	SMS_DEZ_3E: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEOFF => OUT_3E_D,	-- Pin L
		DCRESET => MS_PROGRAM_RESET_3,	-- Pin P
		ACSET => OUT_4F_B,	-- Pin R
		GATEON => OUT_3E_C,	-- Pin Q
		OUTOFF => OUT_3E_C,
		OUTON => OUT_3E_D,
		DCRFORCE => OPEN,
		DCSET => OPEN,
		DCSFORCE => OPEN );

	OUT_2E_NoPin <= NOT(OUT_3B_H AND OUT_3E_D );
	OUT_4F_B <= NOT OUT_4H_R;
	OUT_2G_B <= NOT OUT_1D_F;
	LAMP_15A1V01 <= OUT_2G_B;
	OUT_5H_C <= NOT(MS_RESET_A_DATA_REG AND MS_LOG_GT_E_DOT_2ND_OR_3RD_CHK_TEST );
	OUT_4H_R <= NOT(OUT_5H_C );
	OUT_DOT_4B <= OUT_5A_D OR OUT_5B_F OR OUT_4D_R;

	MS_A_REG_SET_ERROR <= OUT_1D_F;


end;
