{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670913878746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670913878751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 14:44:38 2022 " "Processing started: Tue Dec 13 14:44:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670913878751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913878751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab12_VGA -c Lab12_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab12_VGA -c Lab12_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913878751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670913879298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670913879298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab12_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file lab12_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab12_VGA " "Found entity 1: Lab12_VGA" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670913886347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/Verilog/Lab12/FrequencyDivider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670913886363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O_vs Lab12_VGA.v(80) " "Verilog HDL Implicit Net warning at Lab12_VGA.v(80): created implicit net for \"O_vs\"" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670913886363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W_active_flag Lab12_VGA.v(82) " "Verilog HDL Implicit Net warning at Lab12_VGA.v(82): created implicit net for \"W_active_flag\"" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670913886363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab12_VGA " "Elaborating entity \"Lab12_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670913886379 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O_vs Lab12_VGA.v(80) " "Verilog HDL or VHDL warning at Lab12_VGA.v(80): object \"O_vs\" assigned a value but never read" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670913886379 "|Lab12_VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W_active_flag Lab12_VGA.v(82) " "Verilog HDL or VHDL warning at Lab12_VGA.v(82): object \"W_active_flag\" assigned a value but never read" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670913886379 "|Lab12_VGA"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "active_flag Lab12_VGA.v(14) " "Verilog HDL warning at Lab12_VGA.v(14): object active_flag used but never assigned" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670913886379 "|Lab12_VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempGreen Lab12_VGA.v(35) " "Verilog HDL Always Construct warning at Lab12_VGA.v(35): inferring latch(es) for variable \"tempGreen\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670913886379 "|Lab12_VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempBlue Lab12_VGA.v(35) " "Verilog HDL Always Construct warning at Lab12_VGA.v(35): inferring latch(es) for variable \"tempBlue\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670913886379 "|Lab12_VGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "active_flag 0 Lab12_VGA.v(14) " "Net \"active_flag\" at Lab12_VGA.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670913886379 "|Lab12_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_VS Lab12_VGA.v(6) " "Output port \"vga_VS\" at Lab12_VGA.v(6) has no driver" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670913886379 "|Lab12_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBlue\[0\] Lab12_VGA.v(35) " "Inferred latch for \"tempBlue\[0\]\" at Lab12_VGA.v(35)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 "|Lab12_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBlue\[1\] Lab12_VGA.v(35) " "Inferred latch for \"tempBlue\[1\]\" at Lab12_VGA.v(35)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 "|Lab12_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBlue\[2\] Lab12_VGA.v(35) " "Inferred latch for \"tempBlue\[2\]\" at Lab12_VGA.v(35)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 "|Lab12_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBlue\[3\] Lab12_VGA.v(35) " "Inferred latch for \"tempBlue\[3\]\" at Lab12_VGA.v(35)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 "|Lab12_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempGreen\[0\] Lab12_VGA.v(35) " "Inferred latch for \"tempGreen\[0\]\" at Lab12_VGA.v(35)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 "|Lab12_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempGreen\[1\] Lab12_VGA.v(35) " "Inferred latch for \"tempGreen\[1\]\" at Lab12_VGA.v(35)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 "|Lab12_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempGreen\[2\] Lab12_VGA.v(35) " "Inferred latch for \"tempGreen\[2\]\" at Lab12_VGA.v(35)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 "|Lab12_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempGreen\[3\] Lab12_VGA.v(35) " "Inferred latch for \"tempGreen\[3\]\" at Lab12_VGA.v(35)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 "|Lab12_VGA"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tempGreen\[3\] Lab12_VGA.v(47) " "Can't resolve multiple constant drivers for net \"tempGreen\[3\]\" at Lab12_VGA.v(47)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 47 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Lab12_VGA.v(35) " "Constant driver at Lab12_VGA.v(35)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 35 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tempGreen\[2\] Lab12_VGA.v(47) " "Can't resolve multiple constant drivers for net \"tempGreen\[2\]\" at Lab12_VGA.v(47)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 47 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tempGreen\[1\] Lab12_VGA.v(47) " "Can't resolve multiple constant drivers for net \"tempGreen\[1\]\" at Lab12_VGA.v(47)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 47 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tempGreen\[0\] Lab12_VGA.v(47) " "Can't resolve multiple constant drivers for net \"tempGreen\[0\]\" at Lab12_VGA.v(47)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 47 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tempBlue\[3\] Lab12_VGA.v(52) " "Can't resolve multiple constant drivers for net \"tempBlue\[3\]\" at Lab12_VGA.v(52)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tempBlue\[2\] Lab12_VGA.v(52) " "Can't resolve multiple constant drivers for net \"tempBlue\[2\]\" at Lab12_VGA.v(52)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tempBlue\[1\] Lab12_VGA.v(52) " "Can't resolve multiple constant drivers for net \"tempBlue\[1\]\" at Lab12_VGA.v(52)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tempBlue\[0\] Lab12_VGA.v(52) " "Can't resolve multiple constant drivers for net \"tempBlue\[0\]\" at Lab12_VGA.v(52)" {  } { { "Lab12_VGA.v" "" { Text "C:/Verilog/Lab12/Lab12_VGA.v" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670913886394 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670913886441 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 13 14:44:46 2022 " "Processing ended: Tue Dec 13 14:44:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670913886441 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670913886441 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670913886441 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670913886441 ""}
