#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~22.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 2
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~30.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 3
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~29.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 4
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~28.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 5
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~27.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 6
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~26.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 7
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~25.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 8
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~24.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 9
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~23.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 10
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~31.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 11
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~21.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 12
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~20.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 13
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~19.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 14
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~18.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 15
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~17.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 16
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~16.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 17
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~15.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 18
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~14.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 19
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~32.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 20
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~33.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 21
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~34.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 22
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~35.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 23
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~36.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 24
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~37.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 25
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~38.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 26
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~39.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 27
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~40.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 28
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~41.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 29
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~42.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 30
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~43.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 31
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~44.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 32
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~45.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 33
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~46.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 34
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~48.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 35
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~63.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 36
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~62.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 37
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~61.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 38
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~60.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 39
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~59.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 40
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~58.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 41
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~57.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 42
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~56.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 43
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~55.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 44
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~54.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 45
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~53.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 46
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~52.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 47
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~51.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 48
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~50.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 49
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~49.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 50
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~47.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 51
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~0.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.482


#Path 52
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~1.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.482


#Path 53
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~2.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.482


#Path 54
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~3.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.482


#Path 55
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~4.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.482


#Path 56
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~5.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.482


#Path 57
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~6.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.482


#Path 58
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~7.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.482


#Path 59
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~8.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.482


#Path 60
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~9.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.482


#Path 61
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~10.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 62
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~11.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 63
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~12.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 64
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
matrix_multiplication^data_from_out_mat~13.in[0] (.names)                                                                        1.338     3.910
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                       0.235     4.145
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                               1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.482


#Path 65
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n5759.in[0] (.names)                                                                                                                                                   1.338     2.896
n5759.out[0] (.names)                                                                                                                                                  0.261     3.157
n4276.in[0] (.names)                                                                                                                                                   1.338     4.494
n4276.out[0] (.names)                                                                                                                                                  0.235     4.729
matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE.D[0] (.latch)                                                                                                   1.338     6.067
data arrival time                                                                                                                                                                6.067

clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE.clk[0] (.latch)                                                                                                 1.338     1.338
clock uncertainty                                                                                                                                                      0.000     1.338
cell setup time                                                                                                                                                       -0.066     1.272
data required time                                                                                                                                                               1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.272
data arrival time                                                                                                                                                               -6.067
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.795


#Path 66
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n5757.in[0] (.names)                                                                                                                                                   1.338     2.896
n5757.out[0] (.names)                                                                                                                                                  0.261     3.157
n4271.in[0] (.names)                                                                                                                                                   1.338     4.494
n4271.out[0] (.names)                                                                                                                                                  0.235     4.729
matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE.D[0] (.latch)                                                                                                   1.338     6.067
data arrival time                                                                                                                                                                6.067

clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE.clk[0] (.latch)                                                                                                 1.338     1.338
clock uncertainty                                                                                                                                                      0.000     1.338
cell setup time                                                                                                                                                       -0.066     1.272
data required time                                                                                                                                                               1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.272
data arrival time                                                                                                                                                               -6.067
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.795


#Path 67
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n5755.in[0] (.names)                                                                                                                                                   1.338     2.896
n5755.out[0] (.names)                                                                                                                                                  0.261     3.157
n4266.in[0] (.names)                                                                                                                                                   1.338     4.494
n4266.out[0] (.names)                                                                                                                                                  0.235     4.729
matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE.D[0] (.latch)                                                                                                   1.338     6.067
data arrival time                                                                                                                                                                6.067

clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE.clk[0] (.latch)                                                                                                 1.338     1.338
clock uncertainty                                                                                                                                                      0.000     1.338
cell setup time                                                                                                                                                       -0.066     1.272
data required time                                                                                                                                                               1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.272
data arrival time                                                                                                                                                               -6.067
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.795


#Path 68
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n5753.in[0] (.names)                                                                                                                                                   1.338     2.896
n5753.out[0] (.names)                                                                                                                                                  0.261     3.157
n4261.in[0] (.names)                                                                                                                                                   1.338     4.494
n4261.out[0] (.names)                                                                                                                                                  0.235     4.729
matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE.D[0] (.latch)                                                                                                   1.338     6.067
data arrival time                                                                                                                                                                6.067

clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE.clk[0] (.latch)                                                                                                 1.338     1.338
clock uncertainty                                                                                                                                                      0.000     1.338
cell setup time                                                                                                                                                       -0.066     1.272
data required time                                                                                                                                                               1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.272
data arrival time                                                                                                                                                               -6.067
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.795


#Path 69
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n5751.in[0] (.names)                                                                                                                                                   1.338     2.896
n5751.out[0] (.names)                                                                                                                                                  0.261     3.157
n4256.in[0] (.names)                                                                                                                                                   1.338     4.494
n4256.out[0] (.names)                                                                                                                                                  0.235     4.729
matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE.D[0] (.latch)                                                                                                   1.338     6.067
data arrival time                                                                                                                                                                6.067

clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE.clk[0] (.latch)                                                                                                 1.338     1.338
clock uncertainty                                                                                                                                                      0.000     1.338
cell setup time                                                                                                                                                       -0.066     1.272
data required time                                                                                                                                                               1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.272
data arrival time                                                                                                                                                               -6.067
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.795


#Path 70
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n5749.in[0] (.names)                                                                                                                                                   1.338     2.896
n5749.out[0] (.names)                                                                                                                                                  0.261     3.157
n4251.in[0] (.names)                                                                                                                                                   1.338     4.494
n4251.out[0] (.names)                                                                                                                                                  0.235     4.729
matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE.D[0] (.latch)                                                                                                   1.338     6.067
data arrival time                                                                                                                                                                6.067

clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE.clk[0] (.latch)                                                                                                 1.338     1.338
clock uncertainty                                                                                                                                                      0.000     1.338
cell setup time                                                                                                                                                       -0.066     1.272
data required time                                                                                                                                                               1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.272
data arrival time                                                                                                                                                               -6.067
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.795


#Path 71
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n5747.in[0] (.names)                                                                                                                                                   1.338     2.896
n5747.out[0] (.names)                                                                                                                                                  0.261     3.157
n4246.in[0] (.names)                                                                                                                                                   1.338     4.494
n4246.out[0] (.names)                                                                                                                                                  0.235     4.729
matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE.D[0] (.latch)                                                                                                   1.338     6.067
data arrival time                                                                                                                                                                6.067

clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE.clk[0] (.latch)                                                                                                 1.338     1.338
clock uncertainty                                                                                                                                                      0.000     1.338
cell setup time                                                                                                                                                       -0.066     1.272
data required time                                                                                                                                                               1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.272
data arrival time                                                                                                                                                               -6.067
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.795


#Path 72
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[21] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3536.in[1] (.names)                                                                                                                                                    1.338     2.896
n3536.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~21_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~21_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 73
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[19] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3526.in[1] (.names)                                                                                                                                                    1.338     2.896
n3526.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~19_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~19_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 74
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[20] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3531.in[1] (.names)                                                                                                                                                    1.338     2.896
n3531.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~20_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~20_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 75
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[29] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[29] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3576.in[1] (.names)                                                                                                                                                    1.338     2.896
n3576.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~29_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~29_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 76
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[22] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[22] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3541.in[1] (.names)                                                                                                                                                    1.338     2.896
n3541.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~22_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~22_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 77
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[23] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3546.in[1] (.names)                                                                                                                                                    1.338     2.896
n3546.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~23_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~23_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 78
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[24] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[24] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3551.in[1] (.names)                                                                                                                                                    1.338     2.896
n3551.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~24_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~24_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 79
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[25] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3556.in[1] (.names)                                                                                                                                                    1.338     2.896
n3556.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~25_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~25_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 80
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[26] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[26] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3561.in[1] (.names)                                                                                                                                                    1.338     2.896
n3561.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~26_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~26_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 81
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[27] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[27] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3566.in[1] (.names)                                                                                                                                                    1.338     2.896
n3566.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~27_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~27_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 82
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[28] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[28] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3571.in[1] (.names)                                                                                                                                                    1.338     2.896
n3571.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~28_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~28_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 83
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[33] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[33] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3596.in[1] (.names)                                                                                                                                                    1.338     2.896
n3596.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~33_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~33_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 84
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[18] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3521.in[1] (.names)                                                                                                                                                    1.338     2.896
n3521.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~18_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~18_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 85
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[17] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[17] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3516.in[1] (.names)                                                                                                                                                    1.338     2.896
n3516.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~17_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~17_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 86
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[16] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3511.in[1] (.names)                                                                                                                                                    1.338     2.896
n3511.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~16_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~16_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 87
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[15] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[15] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3506.in[1] (.names)                                                                                                                                                    1.338     2.896
n3506.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~15_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~15_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 88
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[14] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3501.in[1] (.names)                                                                                                                                                    1.338     2.896
n3501.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~14_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~14_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 89
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[13] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[13] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3496.in[1] (.names)                                                                                                                                                    1.338     2.896
n3496.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~13_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~13_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 90
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[12] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[12] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3491.in[1] (.names)                                                                                                                                                    1.338     2.896
n3491.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~12_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~12_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 91
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[11] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[11] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3486.in[1] (.names)                                                                                                                                                    1.338     2.896
n3486.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~11_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~11_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 92
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[10] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[10] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3481.in[1] (.names)                                                                                                                                                    1.338     2.896
n3481.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~10_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~10_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 93
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[9] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[9] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3476.in[1] (.names)                                                                                                                                                   1.338     2.896
n3476.out[0] (.names)                                                                                                                                                  0.235     3.131
matrix_multiplication^c_data_quad4_reg~9_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication^c_data_quad4_reg~9_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                      0.000     1.338
cell setup time                                                                                                                                                       -0.066     1.272
data required time                                                                                                                                                               1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.272
data arrival time                                                                                                                                                               -4.468
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -3.197


#Path 94
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[8] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[8] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3471.in[1] (.names)                                                                                                                                                   1.338     2.896
n3471.out[0] (.names)                                                                                                                                                  0.235     3.131
matrix_multiplication^c_data_quad4_reg~8_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication^c_data_quad4_reg~8_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                      0.000     1.338
cell setup time                                                                                                                                                       -0.066     1.272
data required time                                                                                                                                                               1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.272
data arrival time                                                                                                                                                               -4.468
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -3.197


#Path 95
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[7] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3466.in[1] (.names)                                                                                                                                                   1.338     2.896
n3466.out[0] (.names)                                                                                                                                                  0.235     3.131
matrix_multiplication^c_data_quad4_reg~7_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                            0.000     0.000
matrix_multiplication^c_data_quad4_reg~7_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                      0.000     1.338
cell setup time                                                                                                                                                       -0.066     1.272
data required time                                                                                                                                                               1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.272
data arrival time                                                                                                                                                               -4.468
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -3.197


#Path 96
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[42] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[42] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3641.in[1] (.names)                                                                                                                                                    1.338     2.896
n3641.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~42_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~42_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 97
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[45] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[45] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3656.in[1] (.names)                                                                                                                                                    1.338     2.896
n3656.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~45_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~45_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 98
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[46] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[46] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3661.in[1] (.names)                                                                                                                                                    1.338     2.896
n3661.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~46_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~46_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 99
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[47] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[47] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3666.in[1] (.names)                                                                                                                                                    1.338     2.896
n3666.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~47_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~47_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#Path 100
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[48] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_data_quad4_reg~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[48] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3671.in[1] (.names)                                                                                                                                                    1.338     2.896
n3671.out[0] (.names)                                                                                                                                                   0.235     3.131
matrix_multiplication^c_data_quad4_reg~48_FF_NODE.D[0] (.latch)                                                                                                         1.338     4.468
data arrival time                                                                                                                                                                 4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                             0.000     0.000
matrix_multiplication^c_data_quad4_reg~48_FF_NODE.clk[0] (.latch)                                                                                                       1.338     1.338
clock uncertainty                                                                                                                                                       0.000     1.338
cell setup time                                                                                                                                                        -0.066     1.272
data required time                                                                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                1.272
data arrival time                                                                                                                                                                -4.468
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -3.197


#End of timing report
