# ** Warning: (vsim-14) Failed to open "C:\intelFPGA_lite\16.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# vsim -L altera_mf_ver test_v_first_phase_haar_cascade 
# Start time: 22:06:38 on Apr 16,2017
# Loading sv_std.std
# Loading work.test_v_first_phase_haar_cascade
# Loading work.v_first_phase_haar_cascade
# Loading work.embedded_stage_database
# Loading work.stage_database
# Loading work.counter
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ../stage_database.v(49): [PCDPC] - Port size (16) does not match connection size (12) for port 'ctr_out'. The port definition is at: ../counter.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /test_v_first_phase_haar_cascade/v_first_phase_haar_cascade/stage_1/stage_database/counter_stage File: ../counter.v
# ** Warning: (vsim-3015) ../stage_database.v(49): [PCDPC] - Port size (16) does not match connection size (32) for port 'max_size'. The port definition is at: ../counter.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /test_v_first_phase_haar_cascade/v_first_phase_haar_cascade/stage_1/stage_database/counter_stage File: ../counter.v
# ** Warning: (vsim-3015) ../stage_database.v(65): [PCDPC] - Port size (16) does not match connection size (12) for port 'q'. The port definition is at: ../rom.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /test_v_first_phase_haar_cascade/v_first_phase_haar_cascade/stage_1/stage_database/rom_stage File: ../rom.v
# ** Warning: (vsim-3839) ../stage_database.v(42): Variable '/test_v_first_phase_haar_cascade/v_first_phase_haar_cascade/stage_1/stage_database/r_rom_data', driven via a port connection, is multiply driven. See ../stage_database.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /test_v_first_phase_haar_cascade/v_first_phase_haar_cascade/stage_1/stage_database File: ../stage_database.v
# ** Warning: (vsim-3839) ../stage_database.v(41): Variable '/test_v_first_phase_haar_cascade/v_first_phase_haar_cascade/stage_1/stage_database/r_address', driven via a port connection, is multiply driven. See ../stage_database.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /test_v_first_phase_haar_cascade/v_first_phase_haar_cascade/stage_1/stage_database File: ../stage_database.v
run -next
run -next
add wave -position end  sim:/test_v_first_phase_haar_cascade/v_first_phase_haar_cascade/stage_1/stage_database/r_address
add wave -position end  sim:/test_v_first_phase_haar_cascade/v_first_phase_haar_cascade/stage_1/stage_database/r_rom_data
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
