<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_tc5.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_tc5.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ins__tc5_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_TC5_INSTANCE_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_TC5_INSTANCE_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========== Register definition for TC5 peripheral ========== */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define REG_TC5_CTRLA              (0x42003400U) </span>
<a name="l00050"></a>00050 <span class="preprocessor">#define REG_TC5_READREQ            (0x42003402U) </span>
<a name="l00051"></a>00051 <span class="preprocessor">#define REG_TC5_CTRLBCLR           (0x42003404U) </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define REG_TC5_CTRLBSET           (0x42003405U) </span>
<a name="l00053"></a>00053 <span class="preprocessor">#define REG_TC5_CTRLC              (0x42003406U) </span>
<a name="l00054"></a>00054 <span class="preprocessor">#define REG_TC5_DBGCTRL            (0x42003408U) </span>
<a name="l00055"></a>00055 <span class="preprocessor">#define REG_TC5_EVCTRL             (0x4200340AU) </span>
<a name="l00056"></a>00056 <span class="preprocessor">#define REG_TC5_INTENCLR           (0x4200340CU) </span>
<a name="l00057"></a>00057 <span class="preprocessor">#define REG_TC5_INTENSET           (0x4200340DU) </span>
<a name="l00058"></a>00058 <span class="preprocessor">#define REG_TC5_INTFLAG            (0x4200340EU) </span>
<a name="l00059"></a>00059 <span class="preprocessor">#define REG_TC5_STATUS             (0x4200340FU) </span>
<a name="l00060"></a>00060 <span class="preprocessor">#define REG_TC5_COUNT16_COUNT      (0x42003410U) </span>
<a name="l00061"></a>00061 <span class="preprocessor">#define REG_TC5_COUNT16_CC0        (0x42003418U) </span>
<a name="l00062"></a>00062 <span class="preprocessor">#define REG_TC5_COUNT16_CC1        (0x4200341AU) </span>
<a name="l00063"></a>00063 <span class="preprocessor">#define REG_TC5_COUNT32_COUNT      (0x42003410U) </span>
<a name="l00064"></a>00064 <span class="preprocessor">#define REG_TC5_COUNT32_CC0        (0x42003418U) </span>
<a name="l00065"></a>00065 <span class="preprocessor">#define REG_TC5_COUNT32_CC1        (0x4200341CU) </span>
<a name="l00066"></a>00066 <span class="preprocessor">#define REG_TC5_COUNT8_COUNT       (0x42003410U) </span>
<a name="l00067"></a>00067 <span class="preprocessor">#define REG_TC5_COUNT8_PER         (0x42003414U) </span>
<a name="l00068"></a>00068 <span class="preprocessor">#define REG_TC5_COUNT8_CC0         (0x42003418U) </span>
<a name="l00069"></a>00069 <span class="preprocessor">#define REG_TC5_COUNT8_CC1         (0x42003419U) </span>
<a name="l00070"></a>00070 <span class="preprocessor">#else</span>
<a name="l00071"></a><a class="code" href="ins__tc5_8h.html#a36f2f5adaa216f7e2d6f351a4237b0b5">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_TC5_CTRLA              (*(RwReg16*)0x42003400U) </span>
<a name="l00072"></a><a class="code" href="ins__tc5_8h.html#a7dcbe635a0ab680601fe0ff754473be0">00072</a> <span class="preprocessor">#define REG_TC5_READREQ            (*(RwReg16*)0x42003402U) </span>
<a name="l00073"></a><a class="code" href="ins__tc5_8h.html#a03620420f6220c74b2af9877d7515857">00073</a> <span class="preprocessor">#define REG_TC5_CTRLBCLR           (*(RwReg8 *)0x42003404U) </span>
<a name="l00074"></a><a class="code" href="ins__tc5_8h.html#a10c61f89faec9e7c619ac274808d7a22">00074</a> <span class="preprocessor">#define REG_TC5_CTRLBSET           (*(RwReg8 *)0x42003405U) </span>
<a name="l00075"></a><a class="code" href="ins__tc5_8h.html#ae16aad8469e26ec6a24e9c4dfc5de774">00075</a> <span class="preprocessor">#define REG_TC5_CTRLC              (*(RwReg8 *)0x42003406U) </span>
<a name="l00076"></a><a class="code" href="ins__tc5_8h.html#a2bd0ebe3f5a205d00730b70f4725094c">00076</a> <span class="preprocessor">#define REG_TC5_DBGCTRL            (*(RwReg8 *)0x42003408U) </span>
<a name="l00077"></a><a class="code" href="ins__tc5_8h.html#a6c4910cd3213e47d9d76a1024c3688bb">00077</a> <span class="preprocessor">#define REG_TC5_EVCTRL             (*(RwReg16*)0x4200340AU) </span>
<a name="l00078"></a><a class="code" href="ins__tc5_8h.html#aaebdd97b315232f561552586ca65238a">00078</a> <span class="preprocessor">#define REG_TC5_INTENCLR           (*(RwReg8 *)0x4200340CU) </span>
<a name="l00079"></a><a class="code" href="ins__tc5_8h.html#a81334a898c261d5fdf7f97ee7918b125">00079</a> <span class="preprocessor">#define REG_TC5_INTENSET           (*(RwReg8 *)0x4200340DU) </span>
<a name="l00080"></a><a class="code" href="ins__tc5_8h.html#a0bcc5d7cf40d3b43a00eba853224e2bd">00080</a> <span class="preprocessor">#define REG_TC5_INTFLAG            (*(RwReg8 *)0x4200340EU) </span>
<a name="l00081"></a><a class="code" href="ins__tc5_8h.html#a3c06987126a6226210e7196f84bff2f1">00081</a> <span class="preprocessor">#define REG_TC5_STATUS             (*(RoReg8 *)0x4200340FU) </span>
<a name="l00082"></a><a class="code" href="ins__tc5_8h.html#aca48651342c6095ce0678522106952b6">00082</a> <span class="preprocessor">#define REG_TC5_COUNT16_COUNT      (*(RwReg16*)0x42003410U) </span>
<a name="l00083"></a><a class="code" href="ins__tc5_8h.html#adeb0a01a1e964be87b5f5616ecae982d">00083</a> <span class="preprocessor">#define REG_TC5_COUNT16_CC0        (*(RwReg16*)0x42003418U) </span>
<a name="l00084"></a><a class="code" href="ins__tc5_8h.html#ac311a74865044a332483f5fe300f0847">00084</a> <span class="preprocessor">#define REG_TC5_COUNT16_CC1        (*(RwReg16*)0x4200341AU) </span>
<a name="l00085"></a><a class="code" href="ins__tc5_8h.html#ad03e8573951c9fca5edec5470bea0763">00085</a> <span class="preprocessor">#define REG_TC5_COUNT32_COUNT      (*(RwReg  *)0x42003410U) </span>
<a name="l00086"></a><a class="code" href="ins__tc5_8h.html#abd975e5f793b61f099e970a6381a071e">00086</a> <span class="preprocessor">#define REG_TC5_COUNT32_CC0        (*(RwReg  *)0x42003418U) </span>
<a name="l00087"></a><a class="code" href="ins__tc5_8h.html#acef420d6ce5f220f693ea690df5c7b00">00087</a> <span class="preprocessor">#define REG_TC5_COUNT32_CC1        (*(RwReg  *)0x4200341CU) </span>
<a name="l00088"></a><a class="code" href="ins__tc5_8h.html#a928e868195d74eed096d2354e360aee8">00088</a> <span class="preprocessor">#define REG_TC5_COUNT8_COUNT       (*(RwReg8 *)0x42003410U) </span>
<a name="l00089"></a><a class="code" href="ins__tc5_8h.html#a4a852a08add96ebd2f8ac73140eac869">00089</a> <span class="preprocessor">#define REG_TC5_COUNT8_PER         (*(RwReg8 *)0x42003414U) </span>
<a name="l00090"></a><a class="code" href="ins__tc5_8h.html#ae376099626a29b16e49fdf83c6c27e69">00090</a> <span class="preprocessor">#define REG_TC5_COUNT8_CC0         (*(RwReg8 *)0x42003418U) </span>
<a name="l00091"></a><a class="code" href="ins__tc5_8h.html#afac369a178a8928f5cf497c37d84f7c3">00091</a> <span class="preprocessor">#define REG_TC5_COUNT8_CC1         (*(RwReg8 *)0x42003419U) </span>
<a name="l00092"></a>00092 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00093"></a>00093 
<a name="l00094"></a>00094 <span class="comment">/* ========== Instance parameters for TC5 peripheral ========== */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define TC5_CC8_NUM                 2        // Number of 8-bit Counters</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define TC5_CC16_NUM                2        // Number of 16-bit Counters</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define TC5_CC32_NUM                2        // Number of 32-bit Counters</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define TC5_DITHERING_EXT           0        // Dithering feature implemented</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define TC5_DMAC_ID_MC_0            31</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define TC5_DMAC_ID_MC_1            32</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define TC5_DMAC_ID_MC_LSB          31</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define TC5_DMAC_ID_MC_MSB          32</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define TC5_DMAC_ID_MC_SIZE         2</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define TC5_DMAC_ID_OVF             30       // Indexes of DMA Overflow trigger</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define TC5_GCLK_ID                 28       // Index of Generic Clock</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define TC5_MASTER                  0</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define TC5_OW_NUM                  2        // Number of Output Waveforms</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define TC5_PERIOD_EXT              0        // Period feature implemented</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define TC5_SHADOW_EXT              0        // Shadow feature implemented</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_TC5_INSTANCE_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:06 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
