// Seed: 731940592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_6 ? id_7 : "" - 1;
  assign id_3.id_7 = 1;
endmodule
module module_1 (
    output tri   id_0,
    input  tri   id_1,
    input  uwire id_2,
    inout  tri0  id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
