// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE // -- Begin function _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2084[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.visible .entry _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<256>;
	.reg .b16 	%rs<297>;
	.reg .b32 	%r<2608>;
	.reg .f32 	%f<929>;
	.reg .b64 	%rd<158>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r167, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd30, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r168, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r168, 67839;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	ld.param.u64 	%rd47, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8];
	ld.param.u64 	%rd31, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r169, %r4, 9;
	or.b32  	%r170, %r3, %r1;
	or.b32  	%r171, %r170, %r169;
	mul.wide.u32 	%rd53, %r171, 4;
	add.s64 	%rd4, %rd47, %rd53;
	mov.u32 	%r172, 1;
	st.global.u32 	[%rd4], %r172;
	ld.global.u32 	%r5, [%rd31];
	setp.lt.s32 	%p2, %r5, 0;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L204
	ld.param.u64 	%rd35, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2];
	ld.global.u32 	%r6, [%rd35];
	setp.lt.s32 	%p3, %r6, %r5;
	setp.gt.s32 	%p4, %r6, 16384;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L214
	ld.param.u64 	%rd39, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3];
	ld.global.u32 	%r7, [%rd39];
	sub.s32 	%r173, %r6, %r5;
	and.b32  	%r174, %r173, 255;
	setp.ne.s32 	%p6, %r174, 0;
	setp.lt.s32 	%p7, %r7, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L220
	ld.param.u64 	%rd43, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4];
	ld.global.u32 	%r8, [%rd43];
	setp.lt.s32 	%p9, %r8, %r7;
	setp.gt.s32 	%p10, %r8, 512;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L230
	sub.s32 	%r175, %r8, %r7;
	add.s32 	%r176, %r175, 3;
	and.b32  	%r177, %r176, 7;
	setp.eq.s32 	%p12, %r177, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %pass161
	bfe.u32 	%r120, %r1, 1, 1;
	and.b32  	%r121, %r1, 1;
	bfe.u32 	%r122, %r1, 2, 1;
	shl.b32 	%r185, %r122, 1;
	shl.b32 	%r186, %r121, 2;
	shl.b32 	%r187, %r120, 3;
	or.b32  	%r188, %r186, %r187;
	or.b32  	%r189, %r185, %r188;
	shr.u32 	%r123, %r1, 4;
	or.b32  	%r124, %r123, %r189;
	or.b32  	%r125, %r124, 16;
	mov.f32 	%f184, 0f40000000;
	mov.f32 	%f185, 0f42FE0000;
	div.approx.f32 	%f160, %f185, %f184;
	cvt.rn.f32.s32 	%f186, %r124;
	sub.f32 	%f187, %f186, %f160;
	mov.f32 	%f216, 0f42000000;
	div.approx.f32 	%f162, %f187, %f216;
	setp.ne.f32 	%p18, %f162, 0f00000000;
	mov.f32 	%f896, 0f3F800000;
	mov.f32 	%f889, %f896;
	@%p18 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_10;
$L__BB0_9:                              // %L550
	sin.approx.f32 	%f217, %f162;
	div.approx.f32 	%f889, %f217, %f162;
$L__BB0_10:                             // %L553
	cvt.rn.f32.s32 	%f220, %r125;
	sub.f32 	%f221, %f220, %f160;
	div.approx.f32 	%f5, %f221, %f216;
	setp.eq.f32 	%p24, %f5, 0f00000000;
	mov.f32 	%f890, %f896;
	@%p24 bra 	$L__BB0_12;
// %bb.11:                              // %L570
	sin.approx.f32 	%f251, %f5;
	div.approx.f32 	%f890, %f251, %f5;
$L__BB0_12:                             // %L573
	or.b32  	%r207, %r124, 32;
	or.b32  	%r10, %r124, 48;
	cvt.rn.f32.s32 	%f255, %r207;
	sub.f32 	%f256, %f255, %f160;
	div.approx.f32 	%f9, %f256, %f216;
	setp.eq.f32 	%p30, %f9, 0f00000000;
	mov.f32 	%f891, %f896;
	@%p30 bra 	$L__BB0_14;
// %bb.13:                              // %L652
	sin.approx.f32 	%f286, %f9;
	div.approx.f32 	%f891, %f286, %f9;
$L__BB0_14:                             // %L655
	cvt.rn.f32.s32 	%f289, %r10;
	sub.f32 	%f290, %f289, %f160;
	div.approx.f32 	%f14, %f290, %f216;
	setp.eq.f32 	%p36, %f14, 0f00000000;
	mov.f32 	%f892, %f896;
	@%p36 bra 	$L__BB0_16;
// %bb.15:                              // %L672
	sin.approx.f32 	%f320, %f14;
	div.approx.f32 	%f892, %f320, %f14;
$L__BB0_16:                             // %L675
	or.b32  	%r225, %r124, 64;
	or.b32  	%r12, %r124, 80;
	cvt.rn.f32.s32 	%f324, %r225;
	sub.f32 	%f325, %f324, %f160;
	div.approx.f32 	%f18, %f325, %f216;
	setp.eq.f32 	%p42, %f18, 0f00000000;
	mov.f32 	%f893, %f896;
	@%p42 bra 	$L__BB0_18;
// %bb.17:                              // %L754
	sin.approx.f32 	%f355, %f18;
	div.approx.f32 	%f893, %f355, %f18;
$L__BB0_18:                             // %L757
	cvt.rn.f32.s32 	%f358, %r12;
	sub.f32 	%f359, %f358, %f160;
	div.approx.f32 	%f23, %f359, %f216;
	setp.eq.f32 	%p48, %f23, 0f00000000;
	mov.f32 	%f894, %f896;
	@%p48 bra 	$L__BB0_20;
// %bb.19:                              // %L774
	sin.approx.f32 	%f389, %f23;
	div.approx.f32 	%f894, %f389, %f23;
$L__BB0_20:                             // %L777
	or.b32  	%r243, %r124, 96;
	or.b32  	%r14, %r124, 112;
	cvt.rn.f32.s32 	%f393, %r243;
	sub.f32 	%f394, %f393, %f160;
	div.approx.f32 	%f27, %f394, %f216;
	setp.eq.f32 	%p54, %f27, 0f00000000;
	mov.f32 	%f895, %f896;
	@%p54 bra 	$L__BB0_22;
// %bb.21:                              // %L856
	sin.approx.f32 	%f424, %f27;
	div.approx.f32 	%f895, %f424, %f27;
$L__BB0_22:                             // %L859
	cvt.rn.f32.s32 	%f427, %r14;
	sub.f32 	%f428, %f427, %f160;
	div.approx.f32 	%f32, %f428, %f216;
	setp.eq.f32 	%p60, %f32, 0f00000000;
	@%p60 bra 	$L__BB0_24;
// %bb.23:                              // %L876
	sin.approx.f32 	%f458, %f32;
	div.approx.f32 	%f896, %f458, %f32;
$L__BB0_24:                             // %L879
	mul.lo.s32 	%r16, %r124, 31;
	cvt.rn.f32.s32 	%f461, %r16;
	div.approx.f32 	%f35, %f461, %f216;
	abs.f32 	%f899, %f35;
	setp.lt.f32 	%p61, %f899, 0f40000000;
	@%p61 bra 	$L__BB0_36;
// %bb.25:
	setp.gtu.f32 	%p62, %f899, 0f4B800000;
	@%p62 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_26;
$L__BB0_32:
	mov.b32 	%r18, %f899;
	and.b32  	%r261, %r18, 8388607;
	or.b32  	%r2576, %r261, 1065353216;
	mov.b32 	%f898, %r2576;
	add.s32 	%r262, %r18, -1073741824;
	and.b32  	%r2577, %r262, -8388608;
	setp.eq.s32 	%p68, %r2577, 0;
	@%p68 bra 	$L__BB0_35;
// %bb.33:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f472, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f471,%f472;
	// end inline asm
$L__BB0_34:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r263, %r2577, 192937984;
	add.s32 	%r264, %r2576, %r263;
	mov.b32 	%f473, %r264;
	mul.f32 	%f474, %f471, %f473;
	sub.f32 	%f475, %f473, %f474;
	fma.rn.f32 	%f476, %f475, %f471, %f474;
	sub.f32 	%f477, %f473, %f476;
	fma.rz.f32 	%f478, %f477, %f471, %f476;
	cvt.rzi.f32.f32 	%f479, %f478;
	sub.f32 	%f898, %f473, %f479;
	sub.s32 	%r2577, %r2577, %r263;
	mov.b32 	%r2576, %f898;
	setp.ne.s32 	%p69, %r2577, 0;
	setp.ne.s32 	%p70, %r2576, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	$L__BB0_34;
$L__BB0_35:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p72, %r18, 2139095039;
	selp.f32 	%f480, 0f7FFFFFFF, 0f4B800000, %p72;
	mul.f32 	%f481, %f898, 0f34000000;
	mul.f32 	%f899, %f480, %f481;
	bra.uni 	$L__BB0_36;
$L__BB0_26:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f464, %f899, %f184;
	cvt.rzi.f32.f32 	%f897, %f464;
	fma.rn.f32 	%f38, %f897, 0fC0000000, %f899;
	mov.b32 	%r17, %f38;
	setp.lt.u32 	%p63, %r17, 1073741824;
	@%p63 bra 	$L__BB0_31;
// %bb.27:
	setp.lt.u32 	%p64, %r17, -2147483647;
	@%p64 bra 	$L__BB0_29;
// %bb.28:
	add.f32 	%f469, %f897, 0fBF800000;
	setp.lt.f32 	%p67, %f38, 0fC0000000;
	add.f32 	%f470, %f469, 0fBF800000;
	selp.f32 	%f897, %f470, %f469, %p67;
	bra.uni 	$L__BB0_31;
$L__BB0_29:
	add.f32 	%f897, %f897, 0f3F800000;
	setp.ltu.f32 	%p65, %f38, 0f40800000;
	@%p65 bra 	$L__BB0_31;
// %bb.30:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f465, %f897, 0f3F800000;
	fma.rn.f32 	%f467, %f184, 0fC0400000, %f38;
	setp.ge.f32 	%p66, %f467, 0f00000000;
	add.f32 	%f468, %f465, 0f3F800000;
	selp.f32 	%f897, %f468, %f465, %p66;
$L__BB0_31:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f899, %f897, 0fC0000000, %f899;
$L__BB0_36:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f482, %f899;
	setp.gtu.f32 	%p73, %f482, 0f7F800000;
	@%p73 bra 	$L__BB0_38;
// %bb.37:
	mov.b32 	%r265, %f35;
	and.b32  	%r266, %r265, -2147483648;
	mov.b32 	%r267, %f899;
	or.b32  	%r268, %r266, %r267;
	mov.b32 	%f899, %r268;
$L__BB0_38:                             // %__nv_fmodf.exit
	add.s32 	%r277, %r16, 496;
	cvt.rn.f32.s32 	%f513, %r277;
	div.approx.f32 	%f54, %f513, %f216;
	abs.f32 	%f903, %f54;
	setp.lt.f32 	%p81, %f903, 0f40000000;
	@%p81 bra 	$L__BB0_50;
// %bb.39:
	setp.gtu.f32 	%p82, %f903, 0f4B800000;
	@%p82 bra 	$L__BB0_46;
	bra.uni 	$L__BB0_40;
$L__BB0_46:
	mov.b32 	%r26, %f903;
	and.b32  	%r278, %r26, 8388607;
	or.b32  	%r2578, %r278, 1065353216;
	mov.b32 	%f902, %r2578;
	add.s32 	%r279, %r26, -1073741824;
	and.b32  	%r2579, %r279, -8388608;
	setp.eq.s32 	%p88, %r2579, 0;
	@%p88 bra 	$L__BB0_49;
// %bb.47:                              // %__nv_fmaf_rn.exit4.i.i.i623.preheader
	mov.f32 	%f524, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f523,%f524;
	// end inline asm
$L__BB0_48:                             // %__nv_fmaf_rn.exit4.i.i.i623
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r280, %r2579, 192937984;
	add.s32 	%r281, %r2578, %r280;
	mov.b32 	%f525, %r281;
	mul.f32 	%f526, %f523, %f525;
	sub.f32 	%f527, %f525, %f526;
	fma.rn.f32 	%f528, %f527, %f523, %f526;
	sub.f32 	%f529, %f525, %f528;
	fma.rz.f32 	%f530, %f529, %f523, %f528;
	cvt.rzi.f32.f32 	%f531, %f530;
	sub.f32 	%f902, %f525, %f531;
	sub.s32 	%r2579, %r2579, %r280;
	mov.b32 	%r2578, %f902;
	setp.ne.s32 	%p89, %r2579, 0;
	setp.ne.s32 	%p90, %r2578, 0;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	$L__BB0_48;
$L__BB0_49:                             // %__internal_fmodf_slowpath_mod.exit.i.i625
	setp.gt.u32 	%p92, %r26, 2139095039;
	selp.f32 	%f532, 0f7FFFFFFF, 0f4B800000, %p92;
	mul.f32 	%f533, %f902, 0f34000000;
	mul.f32 	%f903, %f532, %f533;
	bra.uni 	$L__BB0_50;
$L__BB0_40:                             // %__nv_fast_fdividef.exit.i.i.i602
	div.approx.f32 	%f516, %f903, %f184;
	cvt.rzi.f32.f32 	%f901, %f516;
	fma.rn.f32 	%f57, %f901, 0fC0000000, %f903;
	mov.b32 	%r25, %f57;
	setp.lt.u32 	%p83, %r25, 1073741824;
	@%p83 bra 	$L__BB0_45;
// %bb.41:
	setp.lt.u32 	%p84, %r25, -2147483647;
	@%p84 bra 	$L__BB0_43;
// %bb.42:
	add.f32 	%f521, %f901, 0fBF800000;
	setp.lt.f32 	%p87, %f57, 0fC0000000;
	add.f32 	%f522, %f521, 0fBF800000;
	selp.f32 	%f901, %f522, %f521, %p87;
	bra.uni 	$L__BB0_45;
$L__BB0_43:
	add.f32 	%f901, %f901, 0f3F800000;
	setp.ltu.f32 	%p85, %f57, 0f40800000;
	@%p85 bra 	$L__BB0_45;
// %bb.44:                              // %__nv_fmaf_rn.exit.i.i.i606
	add.f32 	%f517, %f901, 0f3F800000;
	fma.rn.f32 	%f519, %f184, 0fC0400000, %f57;
	setp.ge.f32 	%p86, %f519, 0f00000000;
	add.f32 	%f520, %f517, 0f3F800000;
	selp.f32 	%f901, %f520, %f517, %p86;
$L__BB0_45:                             // %__internal_fmodf_fastpath_quot.exit.i.i609
	fma.rn.f32 	%f903, %f901, 0fC0000000, %f903;
$L__BB0_50:                             // %__internal_fmodf_kernel.exit.i628
	shr.u32 	%r119, %r1, 1;
	abs.f32 	%f534, %f903;
	setp.gtu.f32 	%p93, %f534, 0f7F800000;
	@%p93 bra 	$L__BB0_52;
// %bb.51:
	mov.b32 	%r282, %f54;
	and.b32  	%r283, %r282, -2147483648;
	mov.b32 	%r284, %f903;
	or.b32  	%r285, %r283, %r284;
	mov.b32 	%f903, %r285;
$L__BB0_52:                             // %__nv_fmodf.exit629
	shr.u32 	%r35, %r1, 3;
	and.b32  	%r300, %r35, 2;
	or.b32  	%r36, %r122, %r300;
	and.b32  	%r301, %r119, 4;
	or.b32  	%r37, %r36, %r301;
	and.b32  	%r302, %r1, 3;
	mul.lo.s32 	%r303, %r302, %r37;
	shl.b32 	%r304, %r303, 1;
	neg.s32 	%r305, %r304;
	cvt.rn.f32.s32 	%f567, %r305;
	mov.f32 	%f568, 0f41000000;
	div.approx.f32 	%f71, %f567, %f568;
	abs.f32 	%f907, %f71;
	setp.lt.f32 	%p101, %f907, 0f40000000;
	@%p101 bra 	$L__BB0_64;
// %bb.53:
	setp.gtu.f32 	%p102, %f907, 0f4B800000;
	@%p102 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_54;
$L__BB0_60:
	mov.b32 	%r39, %f907;
	and.b32  	%r306, %r39, 8388607;
	or.b32  	%r2580, %r306, 1065353216;
	mov.b32 	%f906, %r2580;
	add.s32 	%r307, %r39, -1073741824;
	and.b32  	%r2581, %r307, -8388608;
	setp.eq.s32 	%p108, %r2581, 0;
	@%p108 bra 	$L__BB0_63;
// %bb.61:                              // %__nv_fmaf_rn.exit4.i.i.i654.preheader
	mov.f32 	%f578, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f577,%f578;
	// end inline asm
$L__BB0_62:                             // %__nv_fmaf_rn.exit4.i.i.i654
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r308, %r2581, 192937984;
	add.s32 	%r309, %r2580, %r308;
	mov.b32 	%f579, %r309;
	mul.f32 	%f580, %f577, %f579;
	sub.f32 	%f581, %f579, %f580;
	fma.rn.f32 	%f582, %f581, %f577, %f580;
	sub.f32 	%f583, %f579, %f582;
	fma.rz.f32 	%f584, %f583, %f577, %f582;
	cvt.rzi.f32.f32 	%f585, %f584;
	sub.f32 	%f906, %f579, %f585;
	sub.s32 	%r2581, %r2581, %r308;
	mov.b32 	%r2580, %f906;
	setp.ne.s32 	%p109, %r2581, 0;
	setp.ne.s32 	%p110, %r2580, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	$L__BB0_62;
$L__BB0_63:                             // %__internal_fmodf_slowpath_mod.exit.i.i656
	setp.gt.u32 	%p112, %r39, 2139095039;
	selp.f32 	%f586, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f587, %f906, 0f34000000;
	mul.f32 	%f907, %f586, %f587;
	bra.uni 	$L__BB0_64;
$L__BB0_54:                             // %__nv_fast_fdividef.exit.i.i.i633
	div.approx.f32 	%f570, %f907, %f184;
	cvt.rzi.f32.f32 	%f905, %f570;
	fma.rn.f32 	%f74, %f905, 0fC0000000, %f907;
	mov.b32 	%r38, %f74;
	setp.lt.u32 	%p103, %r38, 1073741824;
	@%p103 bra 	$L__BB0_59;
// %bb.55:
	setp.lt.u32 	%p104, %r38, -2147483647;
	@%p104 bra 	$L__BB0_57;
// %bb.56:
	add.f32 	%f575, %f905, 0fBF800000;
	setp.lt.f32 	%p107, %f74, 0fC0000000;
	add.f32 	%f576, %f575, 0fBF800000;
	selp.f32 	%f905, %f576, %f575, %p107;
	bra.uni 	$L__BB0_59;
$L__BB0_57:
	add.f32 	%f905, %f905, 0f3F800000;
	setp.ltu.f32 	%p105, %f74, 0f40800000;
	@%p105 bra 	$L__BB0_59;
// %bb.58:                              // %__nv_fmaf_rn.exit.i.i.i637
	add.f32 	%f571, %f905, 0f3F800000;
	fma.rn.f32 	%f573, %f184, 0fC0400000, %f74;
	setp.ge.f32 	%p106, %f573, 0f00000000;
	add.f32 	%f574, %f571, 0f3F800000;
	selp.f32 	%f905, %f574, %f571, %p106;
$L__BB0_59:                             // %__internal_fmodf_fastpath_quot.exit.i.i640
	fma.rn.f32 	%f907, %f905, 0fC0000000, %f907;
$L__BB0_64:                             // %__internal_fmodf_kernel.exit.i659
	shl.b32 	%r116, %r1, 1;
	abs.f32 	%f588, %f907;
	setp.gtu.f32 	%p113, %f588, 0f7F800000;
	@%p113 bra 	$L__BB0_66;
// %bb.65:
	mov.b32 	%r310, %f71;
	and.b32  	%r311, %r310, -2147483648;
	mov.b32 	%r312, %f907;
	or.b32  	%r313, %r311, %r312;
	mov.b32 	%f907, %r313;
$L__BB0_66:                             // %__nv_fmodf.exit660
	and.b32  	%r322, %r116, 6;
	mov.u32 	%r323, -8;
	sub.s32 	%r324, %r323, %r322;
	mul.lo.s32 	%r325, %r37, %r324;
	cvt.rn.f32.s32 	%f619, %r325;
	div.approx.f32 	%f90, %f619, %f568;
	abs.f32 	%f911, %f90;
	setp.lt.f32 	%p121, %f911, 0f40000000;
	@%p121 bra 	$L__BB0_78;
// %bb.67:
	setp.gtu.f32 	%p122, %f911, 0f4B800000;
	@%p122 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_68;
$L__BB0_74:
	mov.b32 	%r47, %f911;
	and.b32  	%r326, %r47, 8388607;
	or.b32  	%r2582, %r326, 1065353216;
	mov.b32 	%f910, %r2582;
	add.s32 	%r327, %r47, -1073741824;
	and.b32  	%r2583, %r327, -8388608;
	setp.eq.s32 	%p128, %r2583, 0;
	@%p128 bra 	$L__BB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i685.preheader
	mov.f32 	%f630, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f629,%f630;
	// end inline asm
$L__BB0_76:                             // %__nv_fmaf_rn.exit4.i.i.i685
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r328, %r2583, 192937984;
	add.s32 	%r329, %r2582, %r328;
	mov.b32 	%f631, %r329;
	mul.f32 	%f632, %f629, %f631;
	sub.f32 	%f633, %f631, %f632;
	fma.rn.f32 	%f634, %f633, %f629, %f632;
	sub.f32 	%f635, %f631, %f634;
	fma.rz.f32 	%f636, %f635, %f629, %f634;
	cvt.rzi.f32.f32 	%f637, %f636;
	sub.f32 	%f910, %f631, %f637;
	sub.s32 	%r2583, %r2583, %r328;
	mov.b32 	%r2582, %f910;
	setp.ne.s32 	%p129, %r2583, 0;
	setp.ne.s32 	%p130, %r2582, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	$L__BB0_76;
$L__BB0_77:                             // %__internal_fmodf_slowpath_mod.exit.i.i687
	setp.gt.u32 	%p132, %r47, 2139095039;
	selp.f32 	%f638, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f639, %f910, 0f34000000;
	mul.f32 	%f911, %f638, %f639;
	bra.uni 	$L__BB0_78;
$L__BB0_68:                             // %__nv_fast_fdividef.exit.i.i.i664
	div.approx.f32 	%f622, %f911, %f184;
	cvt.rzi.f32.f32 	%f909, %f622;
	fma.rn.f32 	%f93, %f909, 0fC0000000, %f911;
	mov.b32 	%r46, %f93;
	setp.lt.u32 	%p123, %r46, 1073741824;
	@%p123 bra 	$L__BB0_73;
// %bb.69:
	setp.lt.u32 	%p124, %r46, -2147483647;
	@%p124 bra 	$L__BB0_71;
// %bb.70:
	add.f32 	%f627, %f909, 0fBF800000;
	setp.lt.f32 	%p127, %f93, 0fC0000000;
	add.f32 	%f628, %f627, 0fBF800000;
	selp.f32 	%f909, %f628, %f627, %p127;
	bra.uni 	$L__BB0_73;
$L__BB0_71:
	add.f32 	%f909, %f909, 0f3F800000;
	setp.ltu.f32 	%p125, %f93, 0f40800000;
	@%p125 bra 	$L__BB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i668
	add.f32 	%f623, %f909, 0f3F800000;
	fma.rn.f32 	%f625, %f184, 0fC0400000, %f93;
	setp.ge.f32 	%p126, %f625, 0f00000000;
	add.f32 	%f626, %f623, 0f3F800000;
	selp.f32 	%f909, %f626, %f623, %p126;
$L__BB0_73:                             // %__internal_fmodf_fastpath_quot.exit.i.i671
	fma.rn.f32 	%f911, %f909, 0fC0000000, %f911;
$L__BB0_78:                             // %__internal_fmodf_kernel.exit.i690
	abs.f32 	%f640, %f911;
	setp.gtu.f32 	%p133, %f640, 0f7F800000;
	@%p133 bra 	$L__BB0_80;
// %bb.79:
	mov.b32 	%r330, %f90;
	and.b32  	%r331, %r330, -2147483648;
	mov.b32 	%r332, %f911;
	or.b32  	%r333, %r331, %r332;
	mov.b32 	%f911, %r333;
$L__BB0_80:                             // %__nv_fmodf.exit691
	shl.b32 	%r354, %r120, 1;
	neg.s32 	%r58, %r354;
	mul.lo.s32 	%r59, %r58, %r37;
	cvt.rn.f32.s32 	%f673, %r59;
	div.approx.f32 	%f107, %f673, %f216;
	abs.f32 	%f915, %f107;
	setp.lt.f32 	%p141, %f915, 0f40000000;
	@%p141 bra 	$L__BB0_92;
// %bb.81:
	setp.gtu.f32 	%p142, %f915, 0f4B800000;
	@%p142 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_82;
$L__BB0_88:
	mov.b32 	%r61, %f915;
	and.b32  	%r355, %r61, 8388607;
	or.b32  	%r2584, %r355, 1065353216;
	mov.b32 	%f914, %r2584;
	add.s32 	%r356, %r61, -1073741824;
	and.b32  	%r2585, %r356, -8388608;
	setp.eq.s32 	%p148, %r2585, 0;
	@%p148 bra 	$L__BB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i716.preheader
	mov.f32 	%f684, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f683,%f684;
	// end inline asm
$L__BB0_90:                             // %__nv_fmaf_rn.exit4.i.i.i716
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r357, %r2585, 192937984;
	add.s32 	%r358, %r2584, %r357;
	mov.b32 	%f685, %r358;
	mul.f32 	%f686, %f683, %f685;
	sub.f32 	%f687, %f685, %f686;
	fma.rn.f32 	%f688, %f687, %f683, %f686;
	sub.f32 	%f689, %f685, %f688;
	fma.rz.f32 	%f690, %f689, %f683, %f688;
	cvt.rzi.f32.f32 	%f691, %f690;
	sub.f32 	%f914, %f685, %f691;
	sub.s32 	%r2585, %r2585, %r357;
	mov.b32 	%r2584, %f914;
	setp.ne.s32 	%p149, %r2585, 0;
	setp.ne.s32 	%p150, %r2584, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	$L__BB0_90;
$L__BB0_91:                             // %__internal_fmodf_slowpath_mod.exit.i.i718
	setp.gt.u32 	%p152, %r61, 2139095039;
	selp.f32 	%f692, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f693, %f914, 0f34000000;
	mul.f32 	%f915, %f692, %f693;
	bra.uni 	$L__BB0_92;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i695
	div.approx.f32 	%f676, %f915, %f184;
	cvt.rzi.f32.f32 	%f913, %f676;
	fma.rn.f32 	%f110, %f913, 0fC0000000, %f915;
	mov.b32 	%r60, %f110;
	setp.lt.u32 	%p143, %r60, 1073741824;
	@%p143 bra 	$L__BB0_87;
// %bb.83:
	setp.lt.u32 	%p144, %r60, -2147483647;
	@%p144 bra 	$L__BB0_85;
// %bb.84:
	add.f32 	%f681, %f913, 0fBF800000;
	setp.lt.f32 	%p147, %f110, 0fC0000000;
	add.f32 	%f682, %f681, 0fBF800000;
	selp.f32 	%f913, %f682, %f681, %p147;
	bra.uni 	$L__BB0_87;
$L__BB0_85:
	add.f32 	%f913, %f913, 0f3F800000;
	setp.ltu.f32 	%p145, %f110, 0f40800000;
	@%p145 bra 	$L__BB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i699
	add.f32 	%f677, %f913, 0f3F800000;
	fma.rn.f32 	%f679, %f184, 0fC0400000, %f110;
	setp.ge.f32 	%p146, %f679, 0f00000000;
	add.f32 	%f680, %f677, 0f3F800000;
	selp.f32 	%f913, %f680, %f677, %p146;
$L__BB0_87:                             // %__internal_fmodf_fastpath_quot.exit.i.i702
	fma.rn.f32 	%f915, %f913, 0fC0000000, %f915;
$L__BB0_92:                             // %__internal_fmodf_kernel.exit.i721
	abs.f32 	%f694, %f915;
	setp.gtu.f32 	%p153, %f694, 0f7F800000;
	@%p153 bra 	$L__BB0_94;
// %bb.93:
	mov.b32 	%r359, %f107;
	and.b32  	%r360, %r359, -2147483648;
	mov.b32 	%r361, %f915;
	or.b32  	%r362, %r360, %r361;
	mov.b32 	%f915, %r362;
$L__BB0_94:                             // %__nv_fmodf.exit722
	shl.b32 	%r371, %r37, 2;
	sub.s32 	%r372, %r59, %r371;
	cvt.rn.f32.s32 	%f725, %r372;
	div.approx.f32 	%f126, %f725, %f216;
	abs.f32 	%f919, %f126;
	setp.lt.f32 	%p161, %f919, 0f40000000;
	@%p161 bra 	$L__BB0_106;
// %bb.95:
	setp.gtu.f32 	%p162, %f919, 0f4B800000;
	@%p162 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_96;
$L__BB0_102:
	mov.b32 	%r69, %f919;
	and.b32  	%r373, %r69, 8388607;
	or.b32  	%r2586, %r373, 1065353216;
	mov.b32 	%f918, %r2586;
	add.s32 	%r374, %r69, -1073741824;
	and.b32  	%r2587, %r374, -8388608;
	setp.eq.s32 	%p168, %r2587, 0;
	@%p168 bra 	$L__BB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i747.preheader
	mov.f32 	%f736, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f735,%f736;
	// end inline asm
$L__BB0_104:                            // %__nv_fmaf_rn.exit4.i.i.i747
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r375, %r2587, 192937984;
	add.s32 	%r376, %r2586, %r375;
	mov.b32 	%f737, %r376;
	mul.f32 	%f738, %f735, %f737;
	sub.f32 	%f739, %f737, %f738;
	fma.rn.f32 	%f740, %f739, %f735, %f738;
	sub.f32 	%f741, %f737, %f740;
	fma.rz.f32 	%f742, %f741, %f735, %f740;
	cvt.rzi.f32.f32 	%f743, %f742;
	sub.f32 	%f918, %f737, %f743;
	sub.s32 	%r2587, %r2587, %r375;
	mov.b32 	%r2586, %f918;
	setp.ne.s32 	%p169, %r2587, 0;
	setp.ne.s32 	%p170, %r2586, 0;
	and.pred  	%p171, %p169, %p170;
	@%p171 bra 	$L__BB0_104;
$L__BB0_105:                            // %__internal_fmodf_slowpath_mod.exit.i.i749
	setp.gt.u32 	%p172, %r69, 2139095039;
	selp.f32 	%f744, 0f7FFFFFFF, 0f4B800000, %p172;
	mul.f32 	%f745, %f918, 0f34000000;
	mul.f32 	%f919, %f744, %f745;
	bra.uni 	$L__BB0_106;
$L__BB0_96:                             // %__nv_fast_fdividef.exit.i.i.i726
	div.approx.f32 	%f728, %f919, %f184;
	cvt.rzi.f32.f32 	%f917, %f728;
	fma.rn.f32 	%f129, %f917, 0fC0000000, %f919;
	mov.b32 	%r68, %f129;
	setp.lt.u32 	%p163, %r68, 1073741824;
	@%p163 bra 	$L__BB0_101;
// %bb.97:
	setp.lt.u32 	%p164, %r68, -2147483647;
	@%p164 bra 	$L__BB0_99;
// %bb.98:
	add.f32 	%f733, %f917, 0fBF800000;
	setp.lt.f32 	%p167, %f129, 0fC0000000;
	add.f32 	%f734, %f733, 0fBF800000;
	selp.f32 	%f917, %f734, %f733, %p167;
	bra.uni 	$L__BB0_101;
$L__BB0_99:
	add.f32 	%f917, %f917, 0f3F800000;
	setp.ltu.f32 	%p165, %f129, 0f40800000;
	@%p165 bra 	$L__BB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i730
	add.f32 	%f729, %f917, 0f3F800000;
	fma.rn.f32 	%f731, %f184, 0fC0400000, %f129;
	setp.ge.f32 	%p166, %f731, 0f00000000;
	add.f32 	%f732, %f729, 0f3F800000;
	selp.f32 	%f917, %f732, %f729, %p166;
$L__BB0_101:                            // %__internal_fmodf_fastpath_quot.exit.i.i733
	fma.rn.f32 	%f919, %f917, 0fC0000000, %f919;
$L__BB0_106:                            // %__internal_fmodf_kernel.exit.i752
	abs.f32 	%f746, %f919;
	setp.gtu.f32 	%p173, %f746, 0f7F800000;
	@%p173 bra 	$L__BB0_108;
// %bb.107:
	mov.b32 	%r377, %f126;
	and.b32  	%r378, %r377, -2147483648;
	mov.b32 	%r379, %f919;
	or.b32  	%r380, %r378, %r379;
	mov.b32 	%f919, %r380;
$L__BB0_108:                            // %__nv_fmodf.exit753
	mul.lo.s32 	%r79, %r58, %r36;
	cvt.rn.f32.s32 	%f779, %r79;
	mov.f32 	%f780, 0f40800000;
	div.approx.f32 	%f143, %f779, %f780;
	abs.f32 	%f927, %f143;
	setp.lt.f32 	%p181, %f927, 0f40000000;
	@%p181 bra 	$L__BB0_139;
// %bb.109:
	setp.gtu.f32 	%p182, %f927, 0f4B800000;
	@%p182 bra 	$L__BB0_135;
	bra.uni 	$L__BB0_110;
$L__BB0_135:
	mov.b32 	%r127, %f927;
	and.b32  	%r395, %r127, 8388607;
	or.b32  	%r2597, %r395, 1065353216;
	mov.b32 	%f926, %r2597;
	add.s32 	%r396, %r127, -1073741824;
	and.b32  	%r2598, %r396, -8388608;
	setp.eq.s32 	%p188, %r2598, 0;
	@%p188 bra 	$L__BB0_138;
// %bb.136:                             // %__nv_fmaf_rn.exit4.i.i.i809.preheader
	mov.f32 	%f790, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f789,%f790;
	// end inline asm
$L__BB0_137:                            // %__nv_fmaf_rn.exit4.i.i.i809
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r397, %r2598, 192937984;
	add.s32 	%r398, %r2597, %r397;
	mov.b32 	%f791, %r398;
	mul.f32 	%f792, %f789, %f791;
	sub.f32 	%f793, %f791, %f792;
	fma.rn.f32 	%f794, %f793, %f789, %f792;
	sub.f32 	%f795, %f791, %f794;
	fma.rz.f32 	%f796, %f795, %f789, %f794;
	cvt.rzi.f32.f32 	%f797, %f796;
	sub.f32 	%f926, %f791, %f797;
	sub.s32 	%r2598, %r2598, %r397;
	mov.b32 	%r2597, %f926;
	setp.ne.s32 	%p189, %r2598, 0;
	setp.ne.s32 	%p190, %r2597, 0;
	and.pred  	%p191, %p189, %p190;
	@%p191 bra 	$L__BB0_137;
$L__BB0_138:                            // %__internal_fmodf_slowpath_mod.exit.i.i811
	setp.gt.u32 	%p192, %r127, 2139095039;
	selp.f32 	%f798, 0f7FFFFFFF, 0f4B800000, %p192;
	mul.f32 	%f799, %f926, 0f34000000;
	mul.f32 	%f927, %f798, %f799;
	bra.uni 	$L__BB0_139;
$L__BB0_110:                            // %__nv_fast_fdividef.exit.i.i.i788
	div.approx.f32 	%f782, %f927, %f184;
	cvt.rzi.f32.f32 	%f925, %f782;
	fma.rn.f32 	%f164, %f925, 0fC0000000, %f927;
	mov.b32 	%r126, %f164;
	setp.lt.u32 	%p183, %r126, 1073741824;
	@%p183 bra 	$L__BB0_134;
// %bb.111:
	setp.lt.u32 	%p184, %r126, -2147483647;
	@%p184 bra 	$L__BB0_132;
// %bb.112:
	add.f32 	%f787, %f925, 0fBF800000;
	setp.lt.f32 	%p187, %f164, 0fC0000000;
	add.f32 	%f788, %f787, 0fBF800000;
	selp.f32 	%f925, %f788, %f787, %p187;
	bra.uni 	$L__BB0_134;
$L__BB0_132:
	add.f32 	%f925, %f925, 0f3F800000;
	setp.ltu.f32 	%p185, %f164, 0f40800000;
	@%p185 bra 	$L__BB0_134;
// %bb.133:                             // %__nv_fmaf_rn.exit.i.i.i792
	add.f32 	%f783, %f925, 0f3F800000;
	fma.rn.f32 	%f785, %f184, 0fC0400000, %f164;
	setp.ge.f32 	%p186, %f785, 0f00000000;
	add.f32 	%f786, %f783, 0f3F800000;
	selp.f32 	%f925, %f786, %f783, %p186;
$L__BB0_134:                            // %__internal_fmodf_fastpath_quot.exit.i.i795
	fma.rn.f32 	%f927, %f925, 0fC0000000, %f927;
$L__BB0_139:                            // %__internal_fmodf_kernel.exit.i814
	abs.f32 	%f800, %f927;
	setp.gtu.f32 	%p193, %f800, 0f7F800000;
	@%p193 bra 	$L__BB0_141;
// %bb.140:
	mov.b32 	%r399, %f143;
	and.b32  	%r400, %r399, -2147483648;
	mov.b32 	%r401, %f927;
	or.b32  	%r402, %r400, %r401;
	mov.b32 	%f927, %r402;
$L__BB0_141:                            // %__nv_fmodf.exit815
	shl.b32 	%r411, %r36, 2;
	sub.s32 	%r412, %r79, %r411;
	cvt.rn.f32.s32 	%f833, %r412;
	div.approx.f32 	%f181, %f833, %f780;
	abs.f32 	%f923, %f181;
	setp.lt.f32 	%p202, %f923, 0f40000000;
	@%p202 bra 	$L__BB0_124;
// %bb.113:
	setp.gtu.f32 	%p203, %f923, 0f4B800000;
	@%p203 bra 	$L__BB0_120;
	bra.uni 	$L__BB0_114;
$L__BB0_120:
	mov.b32 	%r81, %f923;
	and.b32  	%r413, %r81, 8388607;
	or.b32  	%r2588, %r413, 1065353216;
	mov.b32 	%f922, %r2588;
	add.s32 	%r414, %r81, -1073741824;
	and.b32  	%r2589, %r414, -8388608;
	setp.eq.s32 	%p209, %r2589, 0;
	@%p209 bra 	$L__BB0_123;
// %bb.121:                             // %__nv_fmaf_rn.exit4.i.i.i778.preheader
	mov.f32 	%f844, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f843,%f844;
	// end inline asm
$L__BB0_122:                            // %__nv_fmaf_rn.exit4.i.i.i778
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r415, %r2589, 192937984;
	add.s32 	%r416, %r2588, %r415;
	mov.b32 	%f845, %r416;
	mul.f32 	%f846, %f843, %f845;
	sub.f32 	%f847, %f845, %f846;
	fma.rn.f32 	%f848, %f847, %f843, %f846;
	sub.f32 	%f849, %f845, %f848;
	fma.rz.f32 	%f850, %f849, %f843, %f848;
	cvt.rzi.f32.f32 	%f851, %f850;
	sub.f32 	%f922, %f845, %f851;
	sub.s32 	%r2589, %r2589, %r415;
	mov.b32 	%r2588, %f922;
	setp.ne.s32 	%p210, %r2589, 0;
	setp.ne.s32 	%p211, %r2588, 0;
	and.pred  	%p212, %p210, %p211;
	@%p212 bra 	$L__BB0_122;
$L__BB0_123:                            // %__internal_fmodf_slowpath_mod.exit.i.i780
	setp.gt.u32 	%p213, %r81, 2139095039;
	selp.f32 	%f852, 0f7FFFFFFF, 0f4B800000, %p213;
	mul.f32 	%f853, %f922, 0f34000000;
	mul.f32 	%f923, %f852, %f853;
	bra.uni 	$L__BB0_124;
$L__BB0_114:                            // %__nv_fast_fdividef.exit.i.i.i757
	div.approx.f32 	%f836, %f923, %f184;
	cvt.rzi.f32.f32 	%f921, %f836;
	fma.rn.f32 	%f146, %f921, 0fC0000000, %f923;
	mov.b32 	%r80, %f146;
	setp.lt.u32 	%p204, %r80, 1073741824;
	@%p204 bra 	$L__BB0_119;
// %bb.115:
	setp.lt.u32 	%p205, %r80, -2147483647;
	@%p205 bra 	$L__BB0_117;
// %bb.116:
	add.f32 	%f841, %f921, 0fBF800000;
	setp.lt.f32 	%p208, %f146, 0fC0000000;
	add.f32 	%f842, %f841, 0fBF800000;
	selp.f32 	%f921, %f842, %f841, %p208;
	bra.uni 	$L__BB0_119;
$L__BB0_117:
	add.f32 	%f921, %f921, 0f3F800000;
	setp.ltu.f32 	%p206, %f146, 0f40800000;
	@%p206 bra 	$L__BB0_119;
// %bb.118:                             // %__nv_fmaf_rn.exit.i.i.i761
	add.f32 	%f837, %f921, 0f3F800000;
	fma.rn.f32 	%f839, %f184, 0fC0400000, %f146;
	setp.ge.f32 	%p207, %f839, 0f00000000;
	add.f32 	%f840, %f837, 0f3F800000;
	selp.f32 	%f921, %f840, %f837, %p207;
$L__BB0_119:                            // %__internal_fmodf_fastpath_quot.exit.i.i764
	fma.rn.f32 	%f923, %f921, 0fC0000000, %f923;
$L__BB0_124:                            // %__internal_fmodf_kernel.exit.i783
	abs.f32 	%f854, %f923;
	setp.gtu.f32 	%p214, %f854, 0f7F800000;
	@%p214 bra 	$L__BB0_126;
// %bb.125:
	mov.b32 	%r417, %f181;
	and.b32  	%r418, %r417, -2147483648;
	mov.b32 	%r419, %f923;
	or.b32  	%r420, %r418, %r419;
	mov.b32 	%f923, %r420;
$L__BB0_126:                            // %__nv_fmodf.exit784
	setp.le.s32 	%p222, %r6, %r5;
	mov.u32 	%r2574, 0;
	@%p222 bra 	$L__BB0_144;
// %bb.127:                             // %L1596.lr.ph
	mov.f32 	%f188, 0f43010000;
	div.approx.f32 	%f189, %f187, %f188;
	div.approx.f32 	%f223, %f221, %f188;
	div.approx.f32 	%f258, %f256, %f188;
	div.approx.f32 	%f292, %f290, %f188;
	div.approx.f32 	%f327, %f325, %f188;
	div.approx.f32 	%f361, %f359, %f188;
	div.approx.f32 	%f396, %f394, %f188;
	div.approx.f32 	%f430, %f428, %f188;
	abs.f32 	%f190, %f189;
	abs.f32 	%f224, %f223;
	abs.f32 	%f259, %f258;
	abs.f32 	%f293, %f292;
	abs.f32 	%f328, %f327;
	abs.f32 	%f362, %f361;
	abs.f32 	%f397, %f396;
	abs.f32 	%f431, %f430;
	setp.gt.f32 	%p13, %f190, 0f4B800000;
	mul.f32 	%f191, %f189, 0f00000000;
	setp.gt.f32 	%p19, %f224, 0f4B800000;
	mul.f32 	%f225, %f223, 0f00000000;
	setp.gt.f32 	%p25, %f259, 0f4B800000;
	mul.f32 	%f260, %f258, 0f00000000;
	setp.gt.f32 	%p31, %f293, 0f4B800000;
	mul.f32 	%f294, %f292, 0f00000000;
	setp.gt.f32 	%p37, %f328, 0f4B800000;
	mul.f32 	%f329, %f327, 0f00000000;
	setp.gt.f32 	%p43, %f362, 0f4B800000;
	mul.f32 	%f363, %f361, 0f00000000;
	setp.gt.f32 	%p49, %f397, 0f4B800000;
	mul.f32 	%f398, %f396, 0f00000000;
	setp.gt.f32 	%p55, %f431, 0f4B800000;
	mul.f32 	%f432, %f430, 0f00000000;
	selp.f32 	%f192, %f191, %f189, %p13;
	selp.f32 	%f226, %f225, %f223, %p19;
	selp.f32 	%f261, %f260, %f258, %p25;
	selp.f32 	%f295, %f294, %f292, %p31;
	selp.f32 	%f330, %f329, %f327, %p37;
	selp.f32 	%f364, %f363, %f361, %p43;
	selp.f32 	%f399, %f398, %f396, %p49;
	selp.f32 	%f433, %f432, %f430, %p55;
	add.f32 	%f589, %f907, %f907;
	add.f32 	%f641, %f911, %f911;
	add.f32 	%f193, %f192, %f192;
	add.f32 	%f227, %f226, %f226;
	add.f32 	%f262, %f261, %f261;
	add.f32 	%f296, %f295, %f295;
	add.f32 	%f331, %f330, %f330;
	add.f32 	%f365, %f364, %f364;
	add.f32 	%f400, %f399, %f399;
	add.f32 	%f434, %f433, %f433;
	add.f32 	%f483, %f899, %f899;
	add.f32 	%f535, %f903, %f903;
	mov.b32 	%r314, %f589;
	mov.b32 	%r346, %f641;
	add.f32 	%f695, %f915, %f915;
	add.f32 	%f747, %f919, %f919;
	mov.b32 	%r190, %f193;
	mov.b32 	%r197, %f227;
	mov.b32 	%r208, %f262;
	mov.b32 	%r215, %f296;
	mov.b32 	%r226, %f331;
	mov.b32 	%r233, %f365;
	mov.b32 	%r244, %f400;
	mov.b32 	%r251, %f434;
	mov.b32 	%r269, %f483;
	mov.b32 	%r292, %f535;
	and.b32  	%r315, %r314, -2147483648;
	and.b32  	%r347, %r346, -2147483648;
	mov.b32 	%r363, %f695;
	mov.b32 	%r387, %f747;
	add.f32 	%f801, %f927, %f927;
	and.b32  	%r191, %r190, -2147483648;
	and.b32  	%r198, %r197, -2147483648;
	and.b32  	%r209, %r208, -2147483648;
	and.b32  	%r216, %r215, -2147483648;
	and.b32  	%r227, %r226, -2147483648;
	and.b32  	%r234, %r233, -2147483648;
	and.b32  	%r245, %r244, -2147483648;
	and.b32  	%r252, %r251, -2147483648;
	and.b32  	%r270, %r269, -2147483648;
	and.b32  	%r293, %r292, -2147483648;
	or.b32  	%r316, %r315, 1056964608;
	or.b32  	%r348, %r347, 1056964608;
	and.b32  	%r364, %r363, -2147483648;
	and.b32  	%r388, %r387, -2147483648;
	mov.b32 	%r403, %f801;
	or.b32  	%r192, %r191, 1056964608;
	or.b32  	%r199, %r198, 1056964608;
	or.b32  	%r210, %r209, 1056964608;
	or.b32  	%r217, %r216, 1056964608;
	or.b32  	%r228, %r227, 1056964608;
	or.b32  	%r235, %r234, 1056964608;
	or.b32  	%r246, %r245, 1056964608;
	or.b32  	%r253, %r252, 1056964608;
	or.b32  	%r271, %r270, 1056964608;
	or.b32  	%r294, %r293, 1056964608;
	mov.b32 	%f590, %r316;
	mov.b32 	%f642, %r348;
	or.b32  	%r365, %r364, 1056964608;
	or.b32  	%r389, %r388, 1056964608;
	and.b32  	%r404, %r403, -2147483648;
	mov.b32 	%f194, %r192;
	mov.b32 	%f228, %r199;
	mov.b32 	%f263, %r210;
	mov.b32 	%f297, %r217;
	mov.b32 	%f332, %r228;
	mov.b32 	%f366, %r235;
	mov.b32 	%f401, %r246;
	mov.b32 	%f435, %r253;
	mov.b32 	%f484, %r271;
	mov.b32 	%f536, %r294;
	add.f32 	%f591, %f589, %f590;
	abs.f32 	%f593, %f589;
	add.f32 	%f643, %f641, %f642;
	abs.f32 	%f645, %f641;
	mov.b32 	%f696, %r365;
	mov.b32 	%f748, %r389;
	or.b32  	%r405, %r404, 1056964608;
	add.f32 	%f195, %f193, %f194;
	abs.f32 	%f197, %f193;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	add.f32 	%f264, %f262, %f263;
	abs.f32 	%f266, %f262;
	add.f32 	%f298, %f296, %f297;
	abs.f32 	%f300, %f296;
	add.f32 	%f333, %f331, %f332;
	abs.f32 	%f335, %f331;
	add.f32 	%f367, %f365, %f366;
	abs.f32 	%f369, %f365;
	add.f32 	%f402, %f400, %f401;
	abs.f32 	%f404, %f400;
	add.f32 	%f436, %f434, %f435;
	abs.f32 	%f438, %f434;
	add.f32 	%f485, %f483, %f484;
	abs.f32 	%f487, %f483;
	add.f32 	%f537, %f535, %f536;
	abs.f32 	%f539, %f535;
	cvt.rzi.f32.f32 	%f592, %f591;
	setp.gt.f32 	%p114, %f593, 0f4B000000;
	cvt.rzi.f32.f32 	%f644, %f643;
	setp.gt.f32 	%p134, %f645, 0f4B000000;
	add.f32 	%f697, %f695, %f696;
	abs.f32 	%f699, %f695;
	add.f32 	%f749, %f747, %f748;
	abs.f32 	%f751, %f747;
	mov.b32 	%f802, %r405;
	cvt.rzi.f32.f32 	%f196, %f195;
	setp.gt.f32 	%p14, %f197, 0f4B000000;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p20, %f231, 0f4B000000;
	cvt.rzi.f32.f32 	%f265, %f264;
	setp.gt.f32 	%p26, %f266, 0f4B000000;
	cvt.rzi.f32.f32 	%f299, %f298;
	setp.gt.f32 	%p32, %f300, 0f4B000000;
	cvt.rzi.f32.f32 	%f334, %f333;
	setp.gt.f32 	%p38, %f335, 0f4B000000;
	cvt.rzi.f32.f32 	%f368, %f367;
	setp.gt.f32 	%p44, %f369, 0f4B000000;
	cvt.rzi.f32.f32 	%f403, %f402;
	setp.gt.f32 	%p50, %f404, 0f4B000000;
	cvt.rzi.f32.f32 	%f437, %f436;
	setp.gt.f32 	%p56, %f438, 0f4B000000;
	cvt.rzi.f32.f32 	%f486, %f485;
	setp.gt.f32 	%p74, %f487, 0f4B000000;
	cvt.rzi.f32.f32 	%f538, %f537;
	setp.gt.f32 	%p94, %f539, 0f4B000000;
	selp.f32 	%f594, %f589, %f592, %p114;
	cvt.rzi.f32.f32 	%f595, %f589;
	setp.lt.f32 	%p115, %f593, 0f3F000000;
	selp.f32 	%f646, %f641, %f644, %p134;
	cvt.rzi.f32.f32 	%f647, %f641;
	setp.lt.f32 	%p135, %f645, 0f3F000000;
	cvt.rzi.f32.f32 	%f698, %f697;
	setp.gt.f32 	%p154, %f699, 0f4B000000;
	cvt.rzi.f32.f32 	%f750, %f749;
	setp.gt.f32 	%p174, %f751, 0f4B000000;
	add.f32 	%f803, %f801, %f802;
	abs.f32 	%f805, %f801;
	selp.f32 	%f198, %f193, %f196, %p14;
	cvt.rzi.f32.f32 	%f199, %f193;
	setp.lt.f32 	%p15, %f197, 0f3F000000;
	selp.f32 	%f232, %f227, %f230, %p20;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p21, %f231, 0f3F000000;
	selp.f32 	%f267, %f262, %f265, %p26;
	cvt.rzi.f32.f32 	%f268, %f262;
	setp.lt.f32 	%p27, %f266, 0f3F000000;
	selp.f32 	%f301, %f296, %f299, %p32;
	cvt.rzi.f32.f32 	%f302, %f296;
	setp.lt.f32 	%p33, %f300, 0f3F000000;
	selp.f32 	%f336, %f331, %f334, %p38;
	cvt.rzi.f32.f32 	%f337, %f331;
	setp.lt.f32 	%p39, %f335, 0f3F000000;
	selp.f32 	%f370, %f365, %f368, %p44;
	cvt.rzi.f32.f32 	%f371, %f365;
	setp.lt.f32 	%p45, %f369, 0f3F000000;
	selp.f32 	%f405, %f400, %f403, %p50;
	cvt.rzi.f32.f32 	%f406, %f400;
	setp.lt.f32 	%p51, %f404, 0f3F000000;
	selp.f32 	%f439, %f434, %f437, %p56;
	cvt.rzi.f32.f32 	%f440, %f434;
	setp.lt.f32 	%p57, %f438, 0f3F000000;
	selp.f32 	%f488, %f483, %f486, %p74;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p75, %f487, 0f3F000000;
	selp.f32 	%f540, %f535, %f538, %p94;
	cvt.rzi.f32.f32 	%f541, %f535;
	setp.lt.f32 	%p95, %f539, 0f3F000000;
	selp.f32 	%f596, %f595, %f594, %p115;
	selp.f32 	%f648, %f647, %f646, %p135;
	selp.f32 	%f700, %f695, %f698, %p154;
	cvt.rzi.f32.f32 	%f701, %f695;
	setp.lt.f32 	%p155, %f699, 0f3F000000;
	selp.f32 	%f752, %f747, %f750, %p174;
	cvt.rzi.f32.f32 	%f753, %f747;
	setp.lt.f32 	%p175, %f751, 0f3F000000;
	cvt.rzi.f32.f32 	%f804, %f803;
	setp.gt.f32 	%p195, %f805, 0f4B000000;
	selp.f32 	%f200, %f199, %f198, %p15;
	selp.f32 	%f234, %f233, %f232, %p21;
	selp.f32 	%f269, %f268, %f267, %p27;
	selp.f32 	%f303, %f302, %f301, %p33;
	selp.f32 	%f338, %f337, %f336, %p39;
	selp.f32 	%f372, %f371, %f370, %p45;
	selp.f32 	%f407, %f406, %f405, %p51;
	selp.f32 	%f441, %f440, %f439, %p57;
	selp.f32 	%f490, %f489, %f488, %p75;
	selp.f32 	%f542, %f541, %f540, %p95;
	fma.rn.f32 	%f597, %f596, 0fBF000000, %f907;
	fma.rn.f32 	%f649, %f648, 0fBF000000, %f911;
	selp.f32 	%f702, %f701, %f700, %p155;
	selp.f32 	%f754, %f753, %f752, %p175;
	selp.f32 	%f806, %f801, %f804, %p195;
	cvt.rzi.f32.f32 	%f807, %f801;
	setp.lt.f32 	%p196, %f805, 0f3F000000;
	fma.rn.f32 	%f201, %f200, 0fBF000000, %f192;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f226;
	fma.rn.f32 	%f270, %f269, 0fBF000000, %f261;
	fma.rn.f32 	%f304, %f303, 0fBF000000, %f295;
	fma.rn.f32 	%f339, %f338, 0fBF000000, %f330;
	fma.rn.f32 	%f373, %f372, 0fBF000000, %f364;
	fma.rn.f32 	%f408, %f407, 0fBF000000, %f399;
	fma.rn.f32 	%f442, %f441, 0fBF000000, %f433;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f899;
	fma.rn.f32 	%f543, %f542, 0fBF000000, %f903;
	mul.f32 	%f598, %f597, %f597;
	mul.f32 	%f650, %f649, %f649;
	fma.rn.f32 	%f703, %f702, 0fBF000000, %f915;
	fma.rn.f32 	%f755, %f754, 0fBF000000, %f919;
	selp.f32 	%f808, %f807, %f806, %p196;
	mul.f32 	%f202, %f201, %f201;
	mul.f32 	%f236, %f235, %f235;
	mul.f32 	%f271, %f270, %f270;
	mul.f32 	%f305, %f304, %f304;
	mul.f32 	%f340, %f339, %f339;
	mul.f32 	%f374, %f373, %f373;
	mul.f32 	%f409, %f408, %f408;
	mul.f32 	%f443, %f442, %f442;
	mul.f32 	%f492, %f491, %f491;
	mul.f32 	%f544, %f543, %f543;
	fma.rn.f32 	%f599, %f598, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f600, %f598, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f651, %f650, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f652, %f650, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f704, %f703, %f703;
	mul.f32 	%f756, %f755, %f755;
	fma.rn.f32 	%f809, %f808, 0fBF000000, %f927;
	cvt.rzi.s32.f32 	%r193, %f200;
	fma.rn.f32 	%f203, %f202, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f204, %f202, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r200, %f234;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r211, %f269;
	fma.rn.f32 	%f272, %f271, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f273, %f271, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r218, %f303;
	fma.rn.f32 	%f306, %f305, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f307, %f305, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r229, %f338;
	fma.rn.f32 	%f341, %f340, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f342, %f340, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r236, %f372;
	fma.rn.f32 	%f375, %f374, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f376, %f374, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r247, %f407;
	fma.rn.f32 	%f410, %f409, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f411, %f409, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r254, %f441;
	fma.rn.f32 	%f444, %f443, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f445, %f443, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f545, %f544, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f546, %f544, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r317, %f596;
	fma.rn.f32 	%f601, %f599, %f598, 0fC0A55DF6;
	fma.rn.f32 	%f602, %f600, %f598, 0f4081E0CF;
	fma.rn.f32 	%f603, %f598, %f597, 0f00000000;
	cvt.rzi.s32.f32 	%r349, %f648;
	fma.rn.f32 	%f653, %f651, %f650, 0fC0A55DF6;
	fma.rn.f32 	%f654, %f652, %f650, 0f4081E0CF;
	fma.rn.f32 	%f655, %f650, %f649, 0f00000000;
	fma.rn.f32 	%f705, %f704, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f706, %f704, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f757, %f756, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f758, %f756, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f810, %f809, %f809;
	add.s32 	%r194, %r193, 1;
	fma.rn.f32 	%f205, %f203, %f202, 0fC0A55DF6;
	fma.rn.f32 	%f206, %f204, %f202, 0f4081E0CF;
	fma.rn.f32 	%f207, %f202, %f201, 0f00000000;
	add.s32 	%r201, %r200, 1;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	add.s32 	%r212, %r211, 1;
	fma.rn.f32 	%f274, %f272, %f271, 0fC0A55DF6;
	fma.rn.f32 	%f275, %f273, %f271, 0f4081E0CF;
	fma.rn.f32 	%f276, %f271, %f270, 0f00000000;
	add.s32 	%r219, %r218, 1;
	fma.rn.f32 	%f308, %f306, %f305, 0fC0A55DF6;
	fma.rn.f32 	%f309, %f307, %f305, 0f4081E0CF;
	fma.rn.f32 	%f310, %f305, %f304, 0f00000000;
	add.s32 	%r230, %r229, 1;
	fma.rn.f32 	%f343, %f341, %f340, 0fC0A55DF6;
	fma.rn.f32 	%f344, %f342, %f340, 0f4081E0CF;
	fma.rn.f32 	%f345, %f340, %f339, 0f00000000;
	add.s32 	%r237, %r236, 1;
	fma.rn.f32 	%f377, %f375, %f374, 0fC0A55DF6;
	fma.rn.f32 	%f378, %f376, %f374, 0f4081E0CF;
	fma.rn.f32 	%f379, %f374, %f373, 0f00000000;
	add.s32 	%r248, %r247, 1;
	fma.rn.f32 	%f412, %f410, %f409, 0fC0A55DF6;
	fma.rn.f32 	%f413, %f411, %f409, 0f4081E0CF;
	fma.rn.f32 	%f414, %f409, %f408, 0f00000000;
	add.s32 	%r255, %r254, 1;
	fma.rn.f32 	%f446, %f444, %f443, 0fC0A55DF6;
	fma.rn.f32 	%f447, %f445, %f443, 0f4081E0CF;
	fma.rn.f32 	%f448, %f443, %f442, 0f00000000;
	cvt.rzi.s32.f32 	%r272, %f490;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	cvt.rzi.s32.f32 	%r295, %f542;
	fma.rn.f32 	%f547, %f545, %f544, 0fC0A55DF6;
	fma.rn.f32 	%f548, %f546, %f544, 0f4081E0CF;
	fma.rn.f32 	%f549, %f544, %f543, 0f00000000;
	fma.rn.f32 	%f604, %f602, %f598, 0fC09DE9E6;
	fma.rn.f32 	%f605, %f601, %f603, 0f00000000;
	and.b32  	%r318, %r317, 1;
	fma.rn.f32 	%f656, %f654, %f650, 0fC09DE9E6;
	fma.rn.f32 	%f657, %f653, %f655, 0f00000000;
	and.b32  	%r350, %r349, 1;
	cvt.rzi.s32.f32 	%r366, %f702;
	fma.rn.f32 	%f707, %f705, %f704, 0fC0A55DF6;
	fma.rn.f32 	%f708, %f706, %f704, 0f4081E0CF;
	fma.rn.f32 	%f709, %f704, %f703, 0f00000000;
	cvt.rzi.s32.f32 	%r390, %f754;
	fma.rn.f32 	%f759, %f757, %f756, 0fC0A55DF6;
	fma.rn.f32 	%f760, %f758, %f756, 0f4081E0CF;
	fma.rn.f32 	%f761, %f756, %f755, 0f00000000;
	fma.rn.f32 	%f811, %f810, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f812, %f810, 0f3E684E12, 0fBFAAD2E0;
	shl.b32 	%r115, %r1, 2;
	fma.rn.f32 	%f208, %f206, %f202, 0fC09DE9E6;
	fma.rn.f32 	%f209, %f205, %f207, 0f00000000;
	and.b32  	%r195, %r194, 1;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r202, %r201, 1;
	fma.rn.f32 	%f277, %f275, %f271, 0fC09DE9E6;
	fma.rn.f32 	%f278, %f274, %f276, 0f00000000;
	and.b32  	%r213, %r212, 1;
	fma.rn.f32 	%f311, %f309, %f305, 0fC09DE9E6;
	fma.rn.f32 	%f312, %f308, %f310, 0f00000000;
	and.b32  	%r220, %r219, 1;
	fma.rn.f32 	%f346, %f344, %f340, 0fC09DE9E6;
	fma.rn.f32 	%f347, %f343, %f345, 0f00000000;
	and.b32  	%r231, %r230, 1;
	fma.rn.f32 	%f380, %f378, %f374, 0fC09DE9E6;
	fma.rn.f32 	%f381, %f377, %f379, 0f00000000;
	and.b32  	%r238, %r237, 1;
	fma.rn.f32 	%f415, %f413, %f409, 0fC09DE9E6;
	fma.rn.f32 	%f416, %f412, %f414, 0f00000000;
	and.b32  	%r249, %r248, 1;
	fma.rn.f32 	%f449, %f447, %f443, 0fC09DE9E6;
	fma.rn.f32 	%f450, %f446, %f448, 0f00000000;
	and.b32  	%r256, %r255, 1;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	and.b32  	%r273, %r272, 1;
	fma.rn.f32 	%f550, %f548, %f544, 0fC09DE9E6;
	fma.rn.f32 	%f551, %f547, %f549, 0f00000000;
	and.b32  	%r296, %r295, 1;
	fma.rn.f32 	%f606, %f604, %f598, 0f3F800000;
	fma.rn.f32 	%f607, %f597, 0f40490FDB, %f605;
	setp.eq.b32 	%p116, %r318, 1;
	fma.rn.f32 	%f658, %f656, %f650, 0f3F800000;
	fma.rn.f32 	%f659, %f649, 0f40490FDB, %f657;
	setp.eq.b32 	%p136, %r350, 1;
	fma.rn.f32 	%f710, %f708, %f704, 0fC09DE9E6;
	fma.rn.f32 	%f711, %f707, %f709, 0f00000000;
	and.b32  	%r367, %r366, 1;
	fma.rn.f32 	%f762, %f760, %f756, 0fC09DE9E6;
	fma.rn.f32 	%f763, %f759, %f761, 0f00000000;
	and.b32  	%r391, %r390, 1;
	cvt.rzi.s32.f32 	%r406, %f808;
	fma.rn.f32 	%f813, %f811, %f810, 0fC0A55DF6;
	fma.rn.f32 	%f814, %f812, %f810, 0f4081E0CF;
	fma.rn.f32 	%f815, %f810, %f809, 0f00000000;
	shl.b32 	%r178, %r4, 3;
	and.b32  	%r179, %r115, 4;
	and.b32  	%r181, %r1, 18;
	fma.rn.f32 	%f210, %f208, %f202, 0f3F800000;
	fma.rn.f32 	%f211, %f201, 0f40490FDB, %f209;
	setp.eq.b32 	%p16, %r195, 1;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p22, %r202, 1;
	fma.rn.f32 	%f279, %f277, %f271, 0f3F800000;
	fma.rn.f32 	%f280, %f270, 0f40490FDB, %f278;
	setp.eq.b32 	%p28, %r213, 1;
	fma.rn.f32 	%f313, %f311, %f305, 0f3F800000;
	fma.rn.f32 	%f314, %f304, 0f40490FDB, %f312;
	setp.eq.b32 	%p34, %r220, 1;
	fma.rn.f32 	%f348, %f346, %f340, 0f3F800000;
	fma.rn.f32 	%f349, %f339, 0f40490FDB, %f347;
	setp.eq.b32 	%p40, %r231, 1;
	fma.rn.f32 	%f382, %f380, %f374, 0f3F800000;
	fma.rn.f32 	%f383, %f373, 0f40490FDB, %f381;
	setp.eq.b32 	%p46, %r238, 1;
	fma.rn.f32 	%f417, %f415, %f409, 0f3F800000;
	fma.rn.f32 	%f418, %f408, 0f40490FDB, %f416;
	setp.eq.b32 	%p52, %r249, 1;
	fma.rn.f32 	%f451, %f449, %f443, 0f3F800000;
	fma.rn.f32 	%f452, %f442, 0f40490FDB, %f450;
	setp.eq.b32 	%p58, %r256, 1;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	setp.eq.b32 	%p76, %r273, 1;
	fma.rn.f32 	%f552, %f550, %f544, 0f3F800000;
	fma.rn.f32 	%f553, %f543, 0f40490FDB, %f551;
	setp.eq.b32 	%p96, %r296, 1;
	selp.f32 	%f608, %f606, %f607, %p116;
	and.b32  	%r319, %r317, 2;
	selp.f32 	%f660, %f658, %f659, %p136;
	and.b32  	%r351, %r349, 2;
	fma.rn.f32 	%f712, %f710, %f704, 0f3F800000;
	fma.rn.f32 	%f713, %f703, 0f40490FDB, %f711;
	setp.eq.b32 	%p156, %r367, 1;
	fma.rn.f32 	%f764, %f762, %f756, 0f3F800000;
	fma.rn.f32 	%f765, %f755, 0f40490FDB, %f763;
	setp.eq.b32 	%p176, %r391, 1;
	fma.rn.f32 	%f816, %f814, %f810, 0fC09DE9E6;
	fma.rn.f32 	%f817, %f813, %f815, 0f00000000;
	and.b32  	%r407, %r406, 1;
	and.b32  	%r114, %r178, 2016;
	or.b32  	%r182, %r181, %r179;
	selp.f32 	%f212, %f210, %f211, %p16;
	and.b32  	%r196, %r194, 2;
	mov.f32 	%f213, 0f00000000;
	selp.f32 	%f246, %f244, %f245, %p22;
	and.b32  	%r203, %r201, 2;
	selp.f32 	%f281, %f279, %f280, %p28;
	and.b32  	%r214, %r212, 2;
	selp.f32 	%f315, %f313, %f314, %p34;
	and.b32  	%r221, %r219, 2;
	selp.f32 	%f350, %f348, %f349, %p40;
	and.b32  	%r232, %r230, 2;
	selp.f32 	%f384, %f382, %f383, %p46;
	and.b32  	%r239, %r237, 2;
	selp.f32 	%f419, %f417, %f418, %p52;
	and.b32  	%r250, %r248, 2;
	selp.f32 	%f453, %f451, %f452, %p58;
	and.b32  	%r257, %r255, 2;
	selp.f32 	%f502, %f500, %f501, %p76;
	and.b32  	%r274, %r272, 2;
	selp.f32 	%f554, %f552, %f553, %p96;
	and.b32  	%r297, %r295, 2;
	setp.eq.s32 	%p117, %r319, 0;
	neg.f32 	%f610, %f608;
	add.s32 	%r320, %r317, 1;
	cvt.rzi.f32.f32 	%f615, %f907;
	setp.eq.s32 	%p137, %r351, 0;
	neg.f32 	%f662, %f660;
	add.s32 	%r352, %r349, 1;
	cvt.rzi.f32.f32 	%f667, %f911;
	selp.f32 	%f714, %f712, %f713, %p156;
	and.b32  	%r368, %r366, 2;
	selp.f32 	%f766, %f764, %f765, %p176;
	and.b32  	%r392, %r390, 2;
	fma.rn.f32 	%f818, %f816, %f810, 0f3F800000;
	fma.rn.f32 	%f819, %f809, 0f40490FDB, %f817;
	setp.eq.b32 	%p197, %r407, 1;
	and.b32  	%r180, %r116, 8;
	or.b32  	%r183, %r182, %r114;
	setp.eq.s32 	%p17, %r196, 0;
	sub.f32 	%f214, %f213, %f212;
	setp.eq.s32 	%p23, %r203, 0;
	sub.f32 	%f248, %f213, %f246;
	setp.eq.s32 	%p29, %r214, 0;
	sub.f32 	%f283, %f213, %f281;
	setp.eq.s32 	%p35, %r221, 0;
	sub.f32 	%f317, %f213, %f315;
	setp.eq.s32 	%p41, %r232, 0;
	sub.f32 	%f352, %f213, %f350;
	setp.eq.s32 	%p47, %r239, 0;
	sub.f32 	%f386, %f213, %f384;
	setp.eq.s32 	%p53, %r250, 0;
	sub.f32 	%f421, %f213, %f419;
	setp.eq.s32 	%p59, %r257, 0;
	sub.f32 	%f455, %f213, %f453;
	setp.eq.s32 	%p77, %r274, 0;
	neg.f32 	%f504, %f502;
	add.s32 	%r275, %r272, 1;
	cvt.rzi.f32.f32 	%f509, %f899;
	setp.eq.s32 	%p97, %r297, 0;
	neg.f32 	%f556, %f554;
	add.s32 	%r298, %r295, 1;
	cvt.rzi.f32.f32 	%f561, %f903;
	selp.f32 	%f609, %f607, %f606, %p116;
	selp.f32 	%f611, %f608, %f610, %p117;
	and.b32  	%r321, %r320, 2;
	setp.eq.f32 	%p119, %f615, %f907;
	mul.f32 	%f616, %f907, 0f00000000;
	selp.f32 	%f661, %f659, %f658, %p136;
	selp.f32 	%f663, %f660, %f662, %p137;
	and.b32  	%r353, %r352, 2;
	setp.eq.f32 	%p139, %f667, %f911;
	mul.f32 	%f668, %f911, 0f00000000;
	setp.eq.s32 	%p157, %r368, 0;
	neg.f32 	%f716, %f714;
	add.s32 	%r369, %r366, 1;
	cvt.rzi.f32.f32 	%f721, %f915;
	setp.eq.s32 	%p177, %r392, 0;
	neg.f32 	%f768, %f766;
	add.s32 	%r393, %r390, 1;
	cvt.rzi.f32.f32 	%f773, %f919;
	selp.f32 	%f820, %f818, %f819, %p197;
	and.b32  	%r408, %r406, 2;
	or.b32  	%r184, %r183, %r180;
	selp.f32 	%f215, %f212, %f214, %p17;
	selp.f32 	%f249, %f246, %f248, %p23;
	selp.f32 	%f284, %f281, %f283, %p29;
	selp.f32 	%f318, %f315, %f317, %p35;
	selp.f32 	%f353, %f350, %f352, %p41;
	selp.f32 	%f387, %f384, %f386, %p47;
	selp.f32 	%f422, %f419, %f421, %p53;
	selp.f32 	%f456, %f453, %f455, %p59;
	selp.f32 	%f503, %f501, %f500, %p76;
	selp.f32 	%f505, %f502, %f504, %p77;
	and.b32  	%r276, %r275, 2;
	setp.eq.f32 	%p79, %f509, %f899;
	mul.f32 	%f510, %f899, 0f00000000;
	selp.f32 	%f555, %f553, %f552, %p96;
	selp.f32 	%f557, %f554, %f556, %p97;
	and.b32  	%r299, %r298, 2;
	setp.eq.f32 	%p99, %f561, %f903;
	mul.f32 	%f562, %f903, 0f00000000;
	setp.eq.s32 	%p118, %r321, 0;
	sub.f32 	%f613, %f213, %f609;
	selp.f32 	%f88, %f616, %f611, %p119;
	abs.f32 	%f617, %f907;
	setp.eq.s32 	%p138, %r353, 0;
	sub.f32 	%f665, %f213, %f661;
	selp.f32 	%f669, %f668, %f663, %p139;
	abs.f32 	%f670, %f911;
	selp.f32 	%f715, %f713, %f712, %p156;
	selp.f32 	%f717, %f714, %f716, %p157;
	and.b32  	%r370, %r369, 2;
	setp.eq.f32 	%p159, %f721, %f915;
	mul.f32 	%f722, %f915, 0f00000000;
	selp.f32 	%f767, %f765, %f764, %p176;
	selp.f32 	%f769, %f766, %f768, %p177;
	and.b32  	%r394, %r393, 2;
	setp.eq.f32 	%p179, %f773, %f919;
	mul.f32 	%f774, %f919, 0f00000000;
	setp.eq.s32 	%p198, %r408, 0;
	neg.f32 	%f822, %f820;
	add.s32 	%r409, %r406, 1;
	cvt.rzi.f32.f32 	%f827, %f927;
	shr.u32 	%r117, %r184, 1;
	mul.f32 	%f161, %f215, %f215;
	mul.f32 	%f4, %f249, %f249;
	mul.f32 	%f8, %f284, %f284;
	mul.f32 	%f13, %f318, %f318;
	mul.f32 	%f17, %f353, %f353;
	mul.f32 	%f22, %f387, %f387;
	mul.f32 	%f26, %f422, %f422;
	mul.f32 	%f31, %f456, %f456;
	setp.eq.s32 	%p78, %r276, 0;
	sub.f32 	%f507, %f213, %f503;
	selp.f32 	%f52, %f510, %f505, %p79;
	abs.f32 	%f511, %f899;
	setp.eq.s32 	%p98, %r299, 0;
	sub.f32 	%f559, %f213, %f555;
	selp.f32 	%f563, %f562, %f557, %p99;
	abs.f32 	%f564, %f903;
	selp.f32 	%f614, %f609, %f613, %p118;
	setp.gt.f32 	%p120, %f617, 0f4B800000;
	add.f32 	%f618, %f88, 0f3F800000;
	selp.f32 	%f666, %f661, %f665, %p138;
	setp.gt.f32 	%p140, %f670, 0f4B800000;
	add.f32 	%f671, %f669, 0f3F800000;
	setp.eq.s32 	%p158, %r370, 0;
	sub.f32 	%f719, %f213, %f715;
	selp.f32 	%f124, %f722, %f717, %p159;
	abs.f32 	%f723, %f915;
	setp.eq.s32 	%p178, %r394, 0;
	sub.f32 	%f771, %f213, %f767;
	selp.f32 	%f775, %f774, %f769, %p179;
	abs.f32 	%f776, %f919;
	selp.f32 	%f821, %f819, %f818, %p197;
	selp.f32 	%f823, %f820, %f822, %p198;
	and.b32  	%r410, %r409, 2;
	setp.eq.f32 	%p200, %f827, %f927;
	mul.f32 	%f828, %f927, 0f00000000;
	ld.param.u64 	%rd1, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5];
	mul.wide.u32 	%rd54, %r117, 4;
	mul.f32 	%f219, %f161, 0f3C8A83B8;
	mul.f32 	%f253, %f4, 0f3C8A83B8;
	mul.f32 	%f288, %f8, 0f3C8A83B8;
	mul.f32 	%f322, %f13, 0f3C8A83B8;
	mul.f32 	%f357, %f17, 0f3C8A83B8;
	mul.f32 	%f391, %f22, 0f3C8A83B8;
	mul.f32 	%f426, %f26, 0f3C8A83B8;
	mul.f32 	%f459, %f31, 0f3C8A83B8;
	selp.f32 	%f508, %f503, %f507, %p78;
	setp.gt.f32 	%p80, %f511, 0f4B800000;
	add.f32 	%f512, %f52, 0f3F800000;
	selp.f32 	%f560, %f555, %f559, %p98;
	setp.gt.f32 	%p100, %f564, 0f4B800000;
	add.f32 	%f565, %f563, 0f3F800000;
	selp.f32 	%f89, %f618, %f614, %p120;
	selp.f32 	%f672, %f671, %f666, %p140;
	selp.f32 	%f720, %f715, %f719, %p158;
	setp.gt.f32 	%p160, %f723, 0f4B800000;
	add.f32 	%f724, %f124, 0f3F800000;
	selp.f32 	%f772, %f767, %f771, %p178;
	setp.gt.f32 	%p180, %f776, 0f4B800000;
	add.f32 	%f777, %f775, 0f3F800000;
	and.b32  	%r78, %r35, 1;
	setp.eq.s32 	%p199, %r410, 0;
	sub.f32 	%f825, %f213, %f821;
	selp.f32 	%f829, %f828, %f823, %p200;
	abs.f32 	%f830, %f927;
	add.s64 	%rd55, %rd1, %rd54;
	mul.f32 	%f3, %f219, %f889;
	mul.f32 	%f254, %f253, %f890;
	mul.f32 	%f12, %f288, %f891;
	mul.f32 	%f323, %f322, %f892;
	mul.f32 	%f21, %f357, %f893;
	mul.f32 	%f392, %f391, %f894;
	mul.f32 	%f30, %f426, %f895;
	mul.f32 	%f460, %f459, %f896;
	selp.f32 	%f53, %f512, %f508, %p80;
	selp.f32 	%f566, %f565, %f560, %p100;
	mov.b32 	%r336, %f672;
	mov.b32 	%r335, %f89;
	mov.b32 	%r342, %f669;
	mov.b32 	%r341, %f88;
	selp.f32 	%f125, %f724, %f720, %p160;
	selp.f32 	%f778, %f777, %f772, %p180;
	setp.eq.s32 	%p194, %r78, %r121;
	selp.f32 	%f826, %f821, %f825, %p199;
	setp.gt.f32 	%p201, %f830, 0f4B800000;
	add.f32 	%f831, %f829, 0f3F800000;
	ld.param.u64 	%rd2, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7];
	ld.global.u32 	%r118, [%rd55];
	mov.b32 	%r206, %f254;
	mov.b32 	%r205, %f3;
	mov.b32 	%r224, %f323;
	mov.b32 	%r223, %f12;
	mov.b32 	%r242, %f392;
	mov.b32 	%r241, %f21;
	mov.b32 	%r260, %f460;
	mov.b32 	%r259, %f30;
	mov.b32 	%r288, %f566;
	mov.b32 	%r287, %f53;
	mov.b32 	%r291, %f563;
	mov.b32 	%r290, %f52;
	xor.b32  	%r339, %r342, -2147483648;
	xor.b32  	%r338, %r341, -2147483648;
	mov.b32 	%r383, %f778;
	mov.b32 	%r382, %f125;
	mov.b32 	%r386, %f775;
	mov.b32 	%r385, %f124;
	selp.f32 	%f832, %f831, %f826, %p201;
	selp.f32 	%f178, 0f3F800000, 0f00000000, %p194;
	// begin inline asm
	cvt.rn.f16x2.f32 %r204, %r206, %r205;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r222, %r224, %r223;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r240, %r242, %r241;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r258, %r260, %r259;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r286, %r288, %r287;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r289, %r291, %r290;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r334, %r336, %r335;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r337, %r339, %r338;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r340, %r342, %r341;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r343, %r336, %r335;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r381, %r383, %r382;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r384, %r386, %r385;
	// end inline asm
	mul.f32 	%f179, %f832, %f178;
	mul.f32 	%f180, %f829, %f178;
	add.f32 	%f855, %f923, %f923;
	mov.b32 	%r433, %f855;
	and.b32  	%r434, %r433, -2147483648;
	or.b32  	%r435, %r434, 1056964608;
	mov.b32 	%f856, %r435;
	add.f32 	%f857, %f855, %f856;
	cvt.rzi.f32.f32 	%f858, %f857;
	abs.f32 	%f859, %f855;
	setp.gt.f32 	%p215, %f859, 0f4B000000;
	selp.f32 	%f860, %f855, %f858, %p215;
	cvt.rzi.f32.f32 	%f861, %f855;
	setp.lt.f32 	%p216, %f859, 0f3F000000;
	selp.f32 	%f862, %f861, %f860, %p216;
	cvt.rzi.s32.f32 	%r436, %f862;
	fma.rn.f32 	%f863, %f862, 0fBF000000, %f923;
	mul.f32 	%f864, %f863, %f863;
	fma.rn.f32 	%f865, %f864, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f866, %f864, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f867, %f865, %f864, 0fC0A55DF6;
	fma.rn.f32 	%f868, %f866, %f864, 0f4081E0CF;
	fma.rn.f32 	%f869, %f864, %f863, 0f00000000;
	fma.rn.f32 	%f870, %f868, %f864, 0fC09DE9E6;
	fma.rn.f32 	%f871, %f867, %f869, 0f00000000;
	fma.rn.f32 	%f872, %f870, %f864, 0f3F800000;
	fma.rn.f32 	%f873, %f863, 0f40490FDB, %f871;
	and.b32  	%r437, %r436, 1;
	setp.eq.b32 	%p217, %r437, 1;
	selp.f32 	%f874, %f872, %f873, %p217;
	selp.f32 	%f875, %f873, %f872, %p217;
	and.b32  	%r438, %r436, 2;
	setp.eq.s32 	%p218, %r438, 0;
	neg.f32 	%f876, %f874;
	selp.f32 	%f877, %f874, %f876, %p218;
	add.s32 	%r439, %r436, 1;
	and.b32  	%r440, %r439, 2;
	setp.eq.s32 	%p219, %r440, 0;
	sub.f32 	%f879, %f213, %f875;
	selp.f32 	%f880, %f875, %f879, %p219;
	cvt.rzi.f32.f32 	%f881, %f923;
	setp.eq.f32 	%p220, %f881, %f923;
	mul.f32 	%f882, %f923, 0f00000000;
	selp.f32 	%f883, %f882, %f877, %p220;
	abs.f32 	%f884, %f923;
	setp.gt.f32 	%p221, %f884, 0f4B800000;
	add.f32 	%f885, %f883, 0f3F800000;
	selp.f32 	%f886, %f885, %f880, %p221;
	mul.f32 	%f887, %f886, %f178;
	mul.f32 	%f888, %f883, %f178;
	mov.b32 	%r423, %f887;
	mov.b32 	%r422, %f179;
	// begin inline asm
	cvt.rn.f16x2.f32 %r421, %r423, %r422;
	// end inline asm
	mov.b32 	%r429, %f888;
	xor.b32  	%r426, %r429, -2147483648;
	mov.b32 	%r428, %f180;
	xor.b32  	%r425, %r428, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r424, %r426, %r425;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r427, %r429, %r428;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r430, %r423, %r422;
	// end inline asm
	shl.b32 	%r442, %r5, 13;
	shl.b32 	%r443, %r4, 10;
	and.b32  	%r444, %r443, 4096;
	shl.b32 	%r445, %r4, 5;
	and.b32  	%r92, %r445, 64;
	and.b32  	%r446, %r2, 7;
	shl.b32 	%r447, %r2, 2;
	and.b32  	%r93, %r447, 32;
	or.b32  	%r94, %r446, %r93;
	or.b32  	%r448, %r444, %r92;
	and.b32  	%r95, %r116, 16;
	and.b32  	%r96, %r119, 8;
	and.b32  	%r449, %r445, 32;
	and.b32  	%r450, %r115, 28;
	or.b32  	%r97, %r449, %r450;
	or.b32  	%r451, %r97, %r448;
	or.b32  	%r98, %r451, %r442;
	and.b32  	%r99, %r1, 8;
	shl.b32 	%r452, %r1, 4;
	or.b32  	%r453, %r99, %r452;
	shr.u32 	%r454, %r453, 2;
	and.b32  	%r455, %r454, 30;
	and.b32  	%r456, %r3, 32;
	and.b32  	%r457, %r115, 12;
	or.b32  	%r100, %r123, %r457;
	and.b32  	%r101, %r119, 2;
	shl.b32 	%r458, %r2, 1;
	shl.b32 	%r459, %r1, 3;
	and.b32  	%r460, %r459, 64;
	or.b32  	%r461, %r460, %r458;
	shr.u32 	%r462, %r461, 2;
	or.b32  	%r102, %r462, %r456;
	or.b32  	%r103, %r102, 8;
	and.b32  	%r463, %r117, 15;
	mul.lo.s32 	%r464, %r463, 65;
	add.s32 	%r465, %r102, %r464;
	add.s32 	%r466, %r103, %r464;
	shl.b32 	%r467, %r7, 18;
	add.s32 	%r468, %r467, -786432;
	and.b32  	%r469, %r447, 28;
	or.b32  	%r470, %r114, %r35;
	or.b32  	%r471, %r470, %r469;
	shl.b32 	%r104, %r471, 7;
	cvt.s64.s32 	%rd5, %r468;
	shr.u32 	%r472, %r2, 3;
	setp.gt.u32 	%p223, %r1, 15;
	or.b32  	%r473, %r472, 2;
	or.b32  	%r474, %r472, 4;
	or.b32  	%r475, %r472, 6;
	and.b32  	%r476, %r2, 1;
	neg.s32 	%r477, %r476;
	setp.eq.b32 	%p224, %r476, 1;
	and.b32  	%r478, %r477, 520;
	bfe.s32 	%r479, %r2, 1, 1;
	and.b32  	%r480, %r2, 2;
	setp.eq.s32 	%p225, %r480, 0;
	and.b32  	%r481, %r479, 260;
	mul.lo.s32 	%r482, %r472, 1057;
	selp.b32 	%r483, 65, 0, %p223;
	bfe.s32 	%r484, %r2, 2, 1;
	and.b32  	%r485, %r2, 4;
	setp.eq.s32 	%p226, %r485, 0;
	and.b32  	%r486, %r484, 130;
	add.s32 	%r487, %r478, %r455;
	add.s32 	%r488, %r487, %r481;
	add.s32 	%r489, %r488, %r482;
	add.s32 	%r490, %r489, %r483;
	add.s32 	%r491, %r490, %r486;
	mul.wide.u32 	%rd56, %r491, 4;
	mov.u64 	%rd57, shmem;
	add.s64 	%rd6, %rd57, %rd56;
	selp.b64 	%rd58, 0, 130, %p226;
	selp.b64 	%rd59, 65, 0, %p223;
	cvt.u64.u32 	%rd60, %r482;
	selp.b64 	%rd61, 0, 260, %p225;
	selp.b64 	%rd62, 520, 0, %p224;
	cvt.u64.u32 	%rd63, %r455;
	add.s64 	%rd64, %rd63, %rd62;
	add.s64 	%rd65, %rd64, %rd61;
	add.s64 	%rd66, %rd65, %rd60;
	add.s64 	%rd67, %rd66, %rd59;
	add.s64 	%rd68, %rd67, %rd58;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd7, %rd57, %rd69;
	mul.lo.s32 	%r492, %r473, 1057;
	mul.lo.s32 	%r493, %r123, 65;
	add.s32 	%r494, %r488, %r492;
	add.s32 	%r495, %r494, %r493;
	add.s32 	%r496, %r495, %r486;
	mul.wide.u32 	%rd70, %r496, 4;
	add.s64 	%rd8, %rd57, %rd70;
	cvt.u64.u32 	%rd71, %r493;
	cvt.u64.u32 	%rd72, %r492;
	add.s64 	%rd73, %rd65, %rd72;
	add.s64 	%rd74, %rd73, %rd71;
	add.s64 	%rd75, %rd74, %rd58;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd9, %rd57, %rd76;
	mul.lo.s32 	%r497, %r474, 1057;
	add.s32 	%r498, %r488, %r497;
	add.s32 	%r499, %r498, %r493;
	add.s32 	%r500, %r499, %r486;
	mul.wide.u32 	%rd77, %r500, 4;
	add.s64 	%rd10, %rd57, %rd77;
	cvt.u64.u32 	%rd78, %r497;
	add.s64 	%rd79, %rd65, %rd78;
	add.s64 	%rd80, %rd79, %rd71;
	add.s64 	%rd81, %rd80, %rd58;
	shl.b64 	%rd82, %rd81, 2;
	add.s64 	%rd11, %rd57, %rd82;
	mul.lo.s32 	%r501, %r475, 1057;
	add.s32 	%r502, %r488, %r501;
	add.s32 	%r503, %r502, %r493;
	add.s32 	%r504, %r503, %r486;
	mul.wide.u32 	%rd83, %r504, 4;
	add.s64 	%rd12, %rd57, %rd83;
	cvt.u64.u32 	%rd84, %r501;
	add.s64 	%rd85, %rd65, %rd84;
	add.s64 	%rd86, %rd85, %rd71;
	add.s64 	%rd87, %rd86, %rd58;
	shl.b64 	%rd88, %rd87, 2;
	add.s64 	%rd13, %rd57, %rd88;
	and.b32  	%r505, %r458, 14;
	or.b32  	%r506, %r505, %r123;
	mul.lo.s32 	%r507, %r506, 65;
	add.s32 	%r508, %r507, %r455;
	add.s32 	%r509, %r508, %r482;
	mul.wide.u32 	%rd89, %r509, 4;
	add.s64 	%rd14, %rd57, %rd89;
	cvt.u64.u32 	%rd90, %r507;
	add.s64 	%rd91, %rd90, %rd63;
	add.s64 	%rd92, %rd91, %rd60;
	shl.b64 	%rd93, %rd92, 2;
	add.s64 	%rd15, %rd57, %rd93;
	add.s32 	%r510, %r508, %r492;
	mul.wide.u32 	%rd94, %r510, 4;
	add.s64 	%rd16, %rd57, %rd94;
	add.s64 	%rd95, %rd91, %rd72;
	shl.b64 	%rd96, %rd95, 2;
	add.s64 	%rd17, %rd57, %rd96;
	add.s32 	%r511, %r508, %r497;
	mul.wide.u32 	%rd97, %r511, 4;
	add.s64 	%rd18, %rd57, %rd97;
	add.s64 	%rd98, %rd91, %rd78;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd19, %rd57, %rd99;
	add.s32 	%r512, %r508, %r501;
	mul.wide.u32 	%rd100, %r512, 4;
	add.s64 	%rd20, %rd57, %rd100;
	add.s64 	%rd101, %rd91, %rd84;
	shl.b64 	%rd102, %rd101, 2;
	add.s64 	%rd21, %rd57, %rd102;
	mul.wide.u32 	%rd103, %r466, 4;
	add.s64 	%rd22, %rd57, %rd103;
	mul.wide.u32 	%rd104, %r465, 4;
	add.s64 	%rd23, %rd57, %rd104;
	setp.eq.s32 	%p227, %r99, 0;
	mov.u16 	%rs288, 25600;
	mov.u16 	%rs236, 21504;
	mov.u16 	%rs296, 18432;
	mov.u16 	%rs274, -14592;
	setp.gt.u32 	%p241, %r2, 7;
	mov.u32 	%r2590, %r2574;
	mov.u32 	%r2591, %r2574;
	mov.u32 	%r2592, %r2574;
	mov.u32 	%r2593, %r2574;
	mov.u32 	%r2600, %r2574;
	mov.u32 	%r2601, %r2574;
	mov.u32 	%r111, %r2574;
	bra.uni 	$L__BB0_128;
$L__BB0_142:                            // %pass10022
                                        //   in Loop: Header=BB0_128 Depth=1
	selp.b32 	%r2558, %r157, %r2508, %p227;
	selp.b32 	%r2559, %r2504, %r157, %p227;
	selp.b32 	%r2560, %r156, %r2500, %p227;
	selp.b32 	%r2561, %r2496, %r156, %p227;
	or.b32  	%r2563, %r2575, %r92;
	or.b32  	%r2564, %r2563, %r104;
	or.b32  	%r2607, %r2564, %r97;
	or.b32  	%r2565, %r2607, 524288;
	cvt.s64.s32 	%rd118, %r2565;
	add.s64 	%rd119, %rd118, %rd5;
	shr.u64 	%rd120, %rd119, 38;
	add.s64 	%rd121, %rd119, %rd120;
	shr.s64 	%rd122, %rd121, 26;
	setp.lt.s64 	%p244, %rd119, 0;
	and.b64  	%rd123, %rd121, -67108864;
	setp.ne.s64 	%p245, %rd123, %rd119;
	and.pred  	%p246, %p244, %p245;
	selp.u64 	%rd124, 1, 0, %p246;
	sub.s64 	%rd125, %rd124, %rd122;
	shl.b64 	%rd126, %rd125, 26;
	add.s64 	%rd127, %rd126, %rd119;
	shl.b64 	%rd128, %rd127, 2;
	add.s64 	%rd129, %rd3, %rd128;
	st.global.v4.u32 	[%rd129], {%r2561, %r2559, %r2560, %r2558};
$L__BB0_143:                            // %pass10133
                                        //   in Loop: Header=BB0_128 Depth=1
	or.b32  	%r2569, %r2607, 1048576;
	cvt.s64.s32 	%rd130, %r2569;
	add.s64 	%rd131, %rd130, %rd5;
	shr.u64 	%rd132, %rd131, 38;
	add.s64 	%rd133, %rd131, %rd132;
	shr.s64 	%rd134, %rd133, 26;
	setp.lt.s64 	%p247, %rd131, 0;
	and.b64  	%rd135, %rd133, -67108864;
	setp.ne.s64 	%p248, %rd135, %rd131;
	and.pred  	%p249, %p247, %p248;
	selp.u64 	%rd136, 1, 0, %p249;
	sub.s64 	%rd137, %rd136, %rd134;
	shl.b64 	%rd138, %rd137, 26;
	add.s64 	%rd139, %rd138, %rd131;
	shl.b64 	%rd140, %rd139, 2;
	add.s64 	%rd141, %rd3, %rd140;
	st.global.v4.u32 	[%rd141], {%r158, %r160, %r159, %r161};
	or.b32  	%r2570, %r2607, 1572864;
	cvt.s64.s32 	%rd142, %r2570;
	add.s64 	%rd143, %rd142, %rd5;
	shr.u64 	%rd144, %rd143, 38;
	add.s64 	%rd145, %rd143, %rd144;
	shr.s64 	%rd146, %rd145, 26;
	setp.lt.s64 	%p250, %rd143, 0;
	and.b64  	%rd147, %rd145, -67108864;
	setp.ne.s64 	%p251, %rd147, %rd143;
	and.pred  	%p252, %p250, %p251;
	selp.u64 	%rd148, 1, 0, %p252;
	sub.s64 	%rd149, %rd148, %rd146;
	shl.b64 	%rd150, %rd149, 26;
	add.s64 	%rd151, %rd150, %rd143;
	shl.b64 	%rd152, %rd151, 2;
	add.s64 	%rd153, %rd3, %rd152;
	st.global.v4.u32 	[%rd153], {%r162, %r164, %r163, %r165};
	setp.ne.s32 	%p253, %r111, 7936;
	add.s32 	%r111, %r111, 256;
	add.s32 	%r2571, %r111, %r5;
	setp.gt.s32 	%p254, %r6, %r2571;
	and.pred  	%p255, %p253, %p254;
	@%p255 bra 	$L__BB0_128;
	bra.uni 	$L__BB0_144;
$L__BB0_128:                            // %L1596
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_129 Depth 2
	or.b32  	%r578, %r111, %r94;
	or.b32  	%r579, %r578, %r95;
	or.b32  	%r580, %r579, %r96;
	shl.b32 	%r581, %r580, 13;
	add.s32 	%r582, %r98, %r581;
	shr.s32 	%r583, %r582, 31;
	shr.u32 	%r584, %r583, 6;
	add.s32 	%r585, %r582, %r584;
	shr.s32 	%r586, %r585, 26;
	setp.lt.s32 	%p228, %r582, 0;
	and.b32  	%r587, %r585, -67108864;
	setp.ne.s32 	%p229, %r587, %r582;
	and.pred  	%p230, %p228, %p229;
	selp.u32 	%r588, 1, 0, %p230;
	sub.s32 	%r589, %r588, %r586;
	shl.b32 	%r590, %r589, 26;
	add.s32 	%r591, %r590, %r582;
	mul.wide.s32 	%rd105, %r591, 4;
	add.s64 	%rd106, %rd2, %rd105;
	ld.global.v4.u32 	{%r592, %r593, %r594, %r595}, [%rd106];
	or.b32  	%r596, %r581, 524288;
	add.s32 	%r597, %r98, %r596;
	shr.s32 	%r598, %r597, 31;
	shr.u32 	%r599, %r598, 6;
	add.s32 	%r600, %r597, %r599;
	shr.s32 	%r601, %r600, 26;
	setp.lt.s32 	%p231, %r597, 0;
	and.b32  	%r602, %r600, -67108864;
	setp.ne.s32 	%p232, %r602, %r597;
	and.pred  	%p233, %p231, %p232;
	selp.u32 	%r603, 1, 0, %p233;
	sub.s32 	%r604, %r603, %r601;
	shl.b32 	%r605, %r604, 26;
	add.s32 	%r606, %r605, %r597;
	mul.wide.s32 	%rd107, %r606, 4;
	add.s64 	%rd108, %rd2, %rd107;
	ld.global.v4.u32 	{%r607, %r608, %r609, %r610}, [%rd108];
	or.b32  	%r611, %r581, 1048576;
	add.s32 	%r612, %r98, %r611;
	shr.s32 	%r613, %r612, 31;
	shr.u32 	%r614, %r613, 6;
	add.s32 	%r615, %r612, %r614;
	shr.s32 	%r616, %r615, 26;
	setp.lt.s32 	%p234, %r612, 0;
	and.b32  	%r617, %r615, -67108864;
	setp.ne.s32 	%p235, %r617, %r612;
	and.pred  	%p236, %p234, %p235;
	selp.u32 	%r618, 1, 0, %p236;
	sub.s32 	%r619, %r618, %r616;
	shl.b32 	%r620, %r619, 26;
	add.s32 	%r621, %r620, %r612;
	mul.wide.s32 	%rd109, %r621, 4;
	add.s64 	%rd110, %rd2, %rd109;
	ld.global.v4.u32 	{%r622, %r623, %r624, %r625}, [%rd110];
	or.b32  	%r626, %r581, 1572864;
	add.s32 	%r627, %r98, %r626;
	shr.s32 	%r628, %r627, 31;
	shr.u32 	%r629, %r628, 6;
	add.s32 	%r630, %r627, %r629;
	shr.s32 	%r631, %r630, 26;
	setp.lt.s32 	%p237, %r627, 0;
	and.b32  	%r632, %r630, -67108864;
	setp.ne.s32 	%p238, %r632, %r627;
	and.pred  	%p239, %p237, %p238;
	selp.u32 	%r633, 1, 0, %p239;
	sub.s32 	%r634, %r633, %r631;
	shl.b32 	%r635, %r634, 26;
	add.s32 	%r636, %r635, %r627;
	mul.wide.s32 	%rd111, %r636, 4;
	add.s64 	%rd112, %rd2, %rd111;
	ld.global.v4.u32 	{%r637, %r638, %r639, %r640}, [%rd112];
	selp.b32 	%r641, %r594, %r592, %p227;
	shfl.sync.bfly.b32	%r642, %r641, 8, 31, -1;
	selp.b32 	%r514, %r592, %r642, %p227;
	selp.b32 	%r515, %r642, %r594, %p227;
	selp.b32 	%r643, %r595, %r593, %p227;
	shfl.sync.bfly.b32	%r644, %r643, 8, 31, -1;
	selp.b32 	%r522, %r593, %r644, %p227;
	selp.b32 	%r523, %r644, %r595, %p227;
	selp.b32 	%r645, %r609, %r607, %p227;
	shfl.sync.bfly.b32	%r646, %r645, 8, 31, -1;
	selp.b32 	%r530, %r607, %r646, %p227;
	selp.b32 	%r531, %r646, %r609, %p227;
	selp.b32 	%r647, %r610, %r608, %p227;
	shfl.sync.bfly.b32	%r648, %r647, 8, 31, -1;
	selp.b32 	%r538, %r608, %r648, %p227;
	selp.b32 	%r539, %r648, %r610, %p227;
	selp.b32 	%r649, %r624, %r622, %p227;
	shfl.sync.bfly.b32	%r650, %r649, 8, 31, -1;
	selp.b32 	%r546, %r622, %r650, %p227;
	selp.b32 	%r547, %r650, %r624, %p227;
	selp.b32 	%r651, %r625, %r623, %p227;
	shfl.sync.bfly.b32	%r652, %r651, 8, 31, -1;
	selp.b32 	%r554, %r623, %r652, %p227;
	selp.b32 	%r555, %r652, %r625, %p227;
	selp.b32 	%r653, %r639, %r637, %p227;
	shfl.sync.bfly.b32	%r654, %r653, 8, 31, -1;
	selp.b32 	%r562, %r637, %r654, %p227;
	selp.b32 	%r563, %r654, %r639, %p227;
	selp.b32 	%r655, %r640, %r638, %p227;
	shfl.sync.bfly.b32	%r656, %r655, 8, 31, -1;
	selp.b32 	%r570, %r638, %r656, %p227;
	selp.b32 	%r571, %r656, %r640, %p227;
	mov.u32 	%r572, 21520;
	// begin inline asm
	prmt.b32 %r513, %r514, %r515, %r572;
	// end inline asm
	mov.u32 	%r576, 30258;
	// begin inline asm
	prmt.b32 %r517, %r514, %r515, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r521, %r522, %r523, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r525, %r522, %r523, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r529, %r530, %r531, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r533, %r530, %r531, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r537, %r538, %r539, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r541, %r538, %r539, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r545, %r546, %r547, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r549, %r546, %r547, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r553, %r554, %r555, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r557, %r554, %r555, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r561, %r562, %r563, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r565, %r562, %r563, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r569, %r570, %r571, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r573, %r570, %r571, %r576;
	// end inline asm
	st.shared.u32 	[%rd6], %r513;
	st.shared.u32 	[%rd7+128], %r517;
	st.shared.u32 	[%rd7+4], %r521;
	st.shared.u32 	[%rd7+132], %r525;
	st.shared.u32 	[%rd8], %r529;
	st.shared.u32 	[%rd9+128], %r533;
	st.shared.u32 	[%rd9+4], %r537;
	st.shared.u32 	[%rd9+132], %r541;
	st.shared.u32 	[%rd10], %r545;
	st.shared.u32 	[%rd11+128], %r549;
	st.shared.u32 	[%rd11+4], %r553;
	st.shared.u32 	[%rd11+132], %r557;
	st.shared.u32 	[%rd12], %r561;
	st.shared.u32 	[%rd13+128], %r565;
	st.shared.u32 	[%rd13+4], %r569;
	st.shared.u32 	[%rd13+132], %r573;
	bar.sync 	0;
	or.b32  	%r657, %r111, %r100;
	or.b32  	%r112, %r657, %r101;
	shr.u32 	%r2599, %r112, 5;
	mov.u64 	%rd156, %rd23;
	mov.u64 	%rd157, %rd22;
	mov.u32 	%r2602, %r2574;
	mov.u32 	%r2603, %r2593;
	mov.u32 	%r2604, %r2592;
	mov.u32 	%r2605, %r2591;
	mov.u32 	%r2606, %r2590;
$L__BB0_129:                            // %pass5741
                                        //   Parent Loop BB0_128 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2591, %r2601;
	mov.u32 	%r2590, %r2600;
	add.s32 	%r2454, %r112, %r2602;
	and.b32  	%r2455, %r2454, 1;
	neg.s32 	%r2456, %r2455;
	and.b32  	%r2457, %r2456, 520;
	bfe.s32 	%r2458, %r2454, 1, 1;
	and.b32  	%r2459, %r2458, 260;
	and.b32  	%r2460, %r2599, 7;
	mul.lo.s32 	%r2461, %r2460, 1057;
	bfe.s32 	%r2462, %r2454, 3, 1;
	and.b32  	%r2463, %r2462, 65;
	bfe.s32 	%r2464, %r2454, 2, 1;
	and.b32  	%r2465, %r2464, 130;
	or.b32  	%r2466, %r102, %r2457;
	add.s32 	%r2467, %r2466, %r2459;
	add.s32 	%r2468, %r2467, %r2461;
	add.s32 	%r2469, %r2468, %r2463;
	add.s32 	%r2470, %r2469, %r2465;
	mul.wide.u32 	%rd113, %r2470, 4;
	add.s64 	%rd115, %rd57, %rd113;
	ld.shared.u32 	%r2592, [%rd115];
	add.s32 	%r2471, %r103, %r2457;
	add.s32 	%r2472, %r2471, %r2459;
	add.s32 	%r2473, %r2472, %r2461;
	add.s32 	%r2474, %r2473, %r2463;
	add.s32 	%r2475, %r2474, %r2465;
	mul.wide.u32 	%rd116, %r2475, 4;
	add.s64 	%rd117, %rd57, %rd116;
	ld.shared.u32 	%r2593, [%rd117];
	// begin inline asm
	mov.b32 %r663, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r674, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r662, %r2592, -2004318072;
	mov.u32 	%r661, 983055;
	// begin inline asm
	lop3.b32 %r660, %r661, %r662, %r663, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r664, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r665, %r663, %r664;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r668, %r660, %r665;
	// end inline asm
	mov.u32 	%r672, 15728880;
	// begin inline asm
	lop3.b32 %r671, %r672, %r662, %r674, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r675, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r676, %r674, %r675;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r679, %r671, %r676;
	// end inline asm
	shr.u32 	%r684, %r662, 8;
	// begin inline asm
	lop3.b32 %r682, %r661, %r684, %r663, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r686, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r687, %r663, %r686;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r690, %r682, %r687;
	// end inline asm
	// begin inline asm
	lop3.b32 %r693, %r672, %r684, %r674, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r697, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r698, %r674, %r697;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r701, %r693, %r698;
	// end inline asm
	// begin inline asm
	mov.b32 %r709, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r720, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r708, %r2593, -2004318072;
	// begin inline asm
	lop3.b32 %r706, %r661, %r708, %r709, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r710, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r711, %r709, %r710;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r714, %r706, %r711;
	// end inline asm
	// begin inline asm
	lop3.b32 %r717, %r672, %r708, %r720, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r721, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r722, %r720, %r721;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r725, %r717, %r722;
	// end inline asm
	shr.u32 	%r730, %r708, 8;
	// begin inline asm
	lop3.b32 %r728, %r661, %r730, %r709, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r732, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r733, %r709, %r732;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r736, %r728, %r733;
	// end inline asm
	// begin inline asm
	lop3.b32 %r739, %r672, %r730, %r720, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r743, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r744, %r720, %r743;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r747, %r739, %r744;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r750, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r752, %r750, %r668;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r755, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r757, %r755, %r679;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r760, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r762, %r760, %r690;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r765, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r767, %r765, %r701;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r770, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r772, %r770, %r714;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r775, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r777, %r775, %r725;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r780, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r782, %r780, %r736;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r785, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r787, %r785, %r747;
	// end inline asm
	// begin inline asm
	mov.b32 %r795, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r806, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r794, %r2606, -2004318072;
	// begin inline asm
	lop3.b32 %r792, %r661, %r794, %r795, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r796, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r797, %r795, %r796;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r800, %r792, %r797;
	// end inline asm
	// begin inline asm
	lop3.b32 %r803, %r672, %r794, %r806, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r807, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r808, %r806, %r807;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r811, %r803, %r808;
	// end inline asm
	shr.u32 	%r816, %r794, 8;
	// begin inline asm
	lop3.b32 %r814, %r661, %r816, %r795, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r818, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r819, %r795, %r818;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r822, %r814, %r819;
	// end inline asm
	// begin inline asm
	lop3.b32 %r825, %r672, %r816, %r806, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r829, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r830, %r806, %r829;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r833, %r825, %r830;
	// end inline asm
	// begin inline asm
	mov.b32 %r841, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r852, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r840, %r2605, -2004318072;
	// begin inline asm
	lop3.b32 %r838, %r661, %r840, %r841, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r842, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r843, %r841, %r842;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r846, %r838, %r843;
	// end inline asm
	// begin inline asm
	lop3.b32 %r849, %r672, %r840, %r852, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r853, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r854, %r852, %r853;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r857, %r849, %r854;
	// end inline asm
	shr.u32 	%r862, %r840, 8;
	// begin inline asm
	lop3.b32 %r860, %r661, %r862, %r841, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r864, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r865, %r841, %r864;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r868, %r860, %r865;
	// end inline asm
	// begin inline asm
	lop3.b32 %r871, %r672, %r862, %r852, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r875, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r876, %r852, %r875;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r879, %r871, %r876;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r882, %r204, %r800, %r752;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r886, %r204, %r811, %r757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r890, %r204, %r822, %r762;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r894, %r204, %r833, %r767;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r898, %r204, %r846, %r772;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r902, %r204, %r857, %r777;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r906, %r204, %r868, %r782;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r910, %r204, %r879, %r787;
	// end inline asm
	// begin inline asm
	mov.b32 %r919, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r930, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r918, %r2604, -2004318072;
	// begin inline asm
	lop3.b32 %r916, %r661, %r918, %r919, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r920, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r921, %r919, %r920;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r924, %r916, %r921;
	// end inline asm
	// begin inline asm
	lop3.b32 %r927, %r672, %r918, %r930, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r931, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r932, %r930, %r931;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r935, %r927, %r932;
	// end inline asm
	shr.u32 	%r940, %r918, 8;
	// begin inline asm
	lop3.b32 %r938, %r661, %r940, %r919, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r942, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r943, %r919, %r942;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r946, %r938, %r943;
	// end inline asm
	// begin inline asm
	lop3.b32 %r949, %r672, %r940, %r930, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r953, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r954, %r930, %r953;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r957, %r949, %r954;
	// end inline asm
	// begin inline asm
	mov.b32 %r965, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r976, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r964, %r2603, -2004318072;
	// begin inline asm
	lop3.b32 %r962, %r661, %r964, %r965, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r966, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r967, %r965, %r966;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r970, %r962, %r967;
	// end inline asm
	// begin inline asm
	lop3.b32 %r973, %r672, %r964, %r976, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r977, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r978, %r976, %r977;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r981, %r973, %r978;
	// end inline asm
	shr.u32 	%r986, %r964, 8;
	// begin inline asm
	lop3.b32 %r984, %r661, %r986, %r965, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r988, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r989, %r965, %r988;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r992, %r984, %r989;
	// end inline asm
	// begin inline asm
	lop3.b32 %r995, %r672, %r986, %r976, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r999, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1000, %r976, %r999;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1003, %r995, %r1000;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1006, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1008, %r1006, %r924, %r882;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1012, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1014, %r1012, %r935, %r886;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1018, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1020, %r1018, %r946, %r890;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1024, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1026, %r1024, %r957, %r894;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1030, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1032, %r1030, %r970, %r898;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1036, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1038, %r1036, %r981, %r902;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1042, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1044, %r1042, %r992, %r906;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1048, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1050, %r1048, %r1003, %r910;
	// end inline asm
	// begin inline asm
	mov.b32 %r1059, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1070, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1058, %r2590, -2004318072;
	// begin inline asm
	lop3.b32 %r1056, %r661, %r1058, %r1059, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1060, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1061, %r1059, %r1060;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1064, %r1056, %r1061;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1067, %r672, %r1058, %r1070, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1071, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1072, %r1070, %r1071;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1075, %r1067, %r1072;
	// end inline asm
	shr.u32 	%r1080, %r1058, 8;
	// begin inline asm
	lop3.b32 %r1078, %r661, %r1080, %r1059, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1082, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1083, %r1059, %r1082;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1086, %r1078, %r1083;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1089, %r672, %r1080, %r1070, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1093, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1094, %r1070, %r1093;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1097, %r1089, %r1094;
	// end inline asm
	// begin inline asm
	mov.b32 %r1105, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1116, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1104, %r2591, -2004318072;
	// begin inline asm
	lop3.b32 %r1102, %r661, %r1104, %r1105, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1106, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1107, %r1105, %r1106;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1110, %r1102, %r1107;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1113, %r672, %r1104, %r1116, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1117, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1118, %r1116, %r1117;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1121, %r1113, %r1118;
	// end inline asm
	shr.u32 	%r1126, %r1104, 8;
	// begin inline asm
	lop3.b32 %r1124, %r661, %r1126, %r1105, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1128, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1129, %r1105, %r1128;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1132, %r1124, %r1129;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1135, %r672, %r1126, %r1116, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1139, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1140, %r1116, %r1139;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1143, %r1135, %r1140;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1185, %r240, %r1064, %r1008;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1182, %r240, %r1075, %r1014;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1194, %r240, %r1086, %r1020;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1191, %r240, %r1097, %r1026;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1203, %r240, %r1110, %r1032;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1200, %r240, %r1121, %r1038;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1212, %r240, %r1132, %r1044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1209, %r240, %r1143, %r1050;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1178, %r289;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1180, %r1178, %r1182;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1183, %r286, %r1185, %r1180;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1187, %r289;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1189, %r1187, %r1191;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1192, %r286, %r1194, %r1189;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1196, %r289;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1198, %r1196, %r1200;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1201, %r286, %r1203, %r1198;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1205, %r289;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1207, %r1205, %r1209;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1210, %r286, %r1212, %r1207;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1214, %r289, %r1185;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1217, %r286, %r1182, %r1214;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1221, %r289, %r1194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1224, %r286, %r1191, %r1221;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1228, %r289, %r1203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1231, %r286, %r1200, %r1228;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1235, %r289, %r1212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1238, %r286, %r1209, %r1235;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1289, %r1286}, {%r334, %r340, %r337, %r343}, {%r1183, %r1217}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1298, %r1295}, {%r334, %r340, %r337, %r343}, {%r1192, %r1224}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1307, %r1304}, {%r334, %r340, %r337, %r343}, {%r1201, %r1231}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1316, %r1313}, {%r334, %r340, %r337, %r343}, {%r1210, %r1238}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1282, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1284, %r1282, %r1286;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1287, %r381, %r1289, %r1284;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1291, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1293, %r1291, %r1295;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1296, %r381, %r1298, %r1293;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1300, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1302, %r1300, %r1304;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1305, %r381, %r1307, %r1302;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1309, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1311, %r1309, %r1313;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1314, %r381, %r1316, %r1311;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1318, %r384, %r1289;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1321, %r381, %r1286, %r1318;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1325, %r384, %r1298;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1328, %r381, %r1295, %r1325;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1332, %r384, %r1307;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1335, %r381, %r1304, %r1332;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1339, %r384, %r1316;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1342, %r381, %r1313, %r1339;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1346, %r1347}, {%r421, %r427, %r424, %r430}, {%r1287, %r1321}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1356, %r1357}, {%r421, %r427, %r424, %r430}, {%r1296, %r1328}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1366, %r1367}, {%r421, %r427, %r424, %r430}, {%r1305, %r1335}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1376, %r1377}, {%r421, %r427, %r424, %r430}, {%r1314, %r1342}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1386, %r118, %r1346;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1389, %r118, %r1347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1392, %r118, %r1356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1395, %r118, %r1357;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1398, %r118, %r1366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1401, %r118, %r1367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1404, %r118, %r1376;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1407, %r118, %r1377;
	// end inline asm
	// begin inline asm
	mov.b32 %r1410, {%rs274, %rs274};
	// end inline asm
	mov.u16 	%rs99, 18176;
	// begin inline asm
	mov.b32 %r1411, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1412, %r1386, %r1410;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1415, %r1412, %r1411;
	// end inline asm
	// begin inline asm
	mov.b32 %r1418, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1419, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1420, %r1389, %r1418;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1423, %r1420, %r1419;
	// end inline asm
	// begin inline asm
	mov.b32 %r1426, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1427, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1428, %r1392, %r1426;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1431, %r1428, %r1427;
	// end inline asm
	// begin inline asm
	mov.b32 %r1434, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1435, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1436, %r1395, %r1434;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1439, %r1436, %r1435;
	// end inline asm
	// begin inline asm
	mov.b32 %r1442, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1443, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1444, %r1398, %r1442;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1447, %r1444, %r1443;
	// end inline asm
	// begin inline asm
	mov.b32 %r1450, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1451, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1452, %r1401, %r1450;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1455, %r1452, %r1451;
	// end inline asm
	// begin inline asm
	mov.b32 %r1458, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1459, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1460, %r1404, %r1458;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1463, %r1460, %r1459;
	// end inline asm
	// begin inline asm
	mov.b32 %r1466, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1467, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1468, %r1407, %r1466;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1471, %r1468, %r1467;
	// end inline asm
	// begin inline asm
	mov.b32 %r1477, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1475, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1476, %r1477, %r1475;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1479, %r1415, %r1476;
	// end inline asm
	// begin inline asm
	mov.b32 %r1482, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1483, %r1477, %r1482;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1486, %r1423, %r1483;
	// end inline asm
	// begin inline asm
	mov.b32 %r1489, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1490, %r1477, %r1489;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1493, %r1431, %r1490;
	// end inline asm
	// begin inline asm
	mov.b32 %r1496, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1497, %r1477, %r1496;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1500, %r1439, %r1497;
	// end inline asm
	mov.u32 	%r1506, 25152;
	// begin inline asm
	prmt.b32 %r1503, %r1479, %r1493, %r1506;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1507, %r1486, %r1500, %r1506;
	// end inline asm
	shl.b32 	%r1514, %r1507, 4;
	mov.u32 	%r1512, 252645135;
	// begin inline asm
	lop3.b32 %r1511, %r1512, %r1503, %r1514, 202;
	// end inline asm
	xor.b32  	%r2476, %r1511, -2004318072;
	// begin inline asm
	mov.b32 %r1518, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1516, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1517, %r1518, %r1516;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1520, %r1447, %r1517;
	// end inline asm
	// begin inline asm
	mov.b32 %r1523, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1524, %r1518, %r1523;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1527, %r1455, %r1524;
	// end inline asm
	// begin inline asm
	mov.b32 %r1530, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1531, %r1518, %r1530;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1534, %r1463, %r1531;
	// end inline asm
	// begin inline asm
	mov.b32 %r1537, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1538, %r1518, %r1537;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1541, %r1471, %r1538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1544, %r1520, %r1534, %r1506;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1548, %r1527, %r1541, %r1506;
	// end inline asm
	shl.b32 	%r1555, %r1548, 4;
	// begin inline asm
	lop3.b32 %r1552, %r1512, %r1544, %r1555, 202;
	// end inline asm
	xor.b32  	%r2477, %r1552, -2004318072;
	st.shared.u32 	[%rd156], %r2476;
	st.shared.u32 	[%rd157], %r2477;
	ld.shared.u32 	%r2600, [%rd115];
	ld.shared.u32 	%r2601, [%rd117];
	// begin inline asm
	mov.b32 %r1561, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1572, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1560, %r2600, -2004318072;
	// begin inline asm
	lop3.b32 %r1558, %r661, %r1560, %r1561, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1562, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1563, %r1561, %r1562;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1566, %r1558, %r1563;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1569, %r672, %r1560, %r1572, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1573, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1574, %r1572, %r1573;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1577, %r1569, %r1574;
	// end inline asm
	shr.u32 	%r1582, %r1560, 8;
	// begin inline asm
	lop3.b32 %r1580, %r661, %r1582, %r1561, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1584, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1585, %r1561, %r1584;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1588, %r1580, %r1585;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1591, %r672, %r1582, %r1572, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1595, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1596, %r1572, %r1595;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1599, %r1591, %r1596;
	// end inline asm
	// begin inline asm
	mov.b32 %r1607, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1618, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1606, %r2601, -2004318072;
	// begin inline asm
	lop3.b32 %r1604, %r661, %r1606, %r1607, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1608, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1609, %r1607, %r1608;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1612, %r1604, %r1609;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1615, %r672, %r1606, %r1618, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1619, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1620, %r1618, %r1619;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1623, %r1615, %r1620;
	// end inline asm
	shr.u32 	%r1628, %r1606, 8;
	// begin inline asm
	lop3.b32 %r1626, %r661, %r1628, %r1607, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1630, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1631, %r1607, %r1630;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1634, %r1626, %r1631;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1637, %r672, %r1628, %r1618, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1641, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1642, %r1618, %r1641;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1645, %r1637, %r1642;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1648, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1650, %r1648, %r1566;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1653, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1655, %r1653, %r1577;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1658, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1660, %r1658, %r1588;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1663, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1665, %r1663, %r1599;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1668, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1670, %r1668, %r1612;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1673, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1675, %r1673, %r1623;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1678, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1680, %r1678, %r1634;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1683, %r258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1685, %r1683, %r1645;
	// end inline asm
	// begin inline asm
	mov.b32 %r1693, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1704, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1690, %r661, %r918, %r1693, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1694, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1695, %r1693, %r1694;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1698, %r1690, %r1695;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1701, %r672, %r918, %r1704, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1705, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1706, %r1704, %r1705;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1709, %r1701, %r1706;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1712, %r661, %r940, %r1693, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1716, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1717, %r1693, %r1716;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1720, %r1712, %r1717;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1723, %r672, %r940, %r1704, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1727, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1728, %r1704, %r1727;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1731, %r1723, %r1728;
	// end inline asm
	// begin inline asm
	mov.b32 %r1739, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1750, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1736, %r661, %r964, %r1739, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1740, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1741, %r1739, %r1740;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1744, %r1736, %r1741;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1747, %r672, %r964, %r1750, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1751, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1752, %r1750, %r1751;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1755, %r1747, %r1752;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1758, %r661, %r986, %r1739, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1762, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1763, %r1739, %r1762;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1766, %r1758, %r1763;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1769, %r672, %r986, %r1750, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1773, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1774, %r1750, %r1773;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1777, %r1769, %r1774;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1780, %r204, %r1698, %r1650;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1784, %r204, %r1709, %r1655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1788, %r204, %r1720, %r1660;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1792, %r204, %r1731, %r1665;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1796, %r204, %r1744, %r1670;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1800, %r204, %r1755, %r1675;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1804, %r204, %r1766, %r1680;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1808, %r204, %r1777, %r1685;
	// end inline asm
	// begin inline asm
	mov.b32 %r1817, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1828, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1814, %r661, %r1058, %r1817, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1818, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1819, %r1817, %r1818;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1822, %r1814, %r1819;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1825, %r672, %r1058, %r1828, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1829, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1830, %r1828, %r1829;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1833, %r1825, %r1830;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1836, %r661, %r1080, %r1817, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1840, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1841, %r1817, %r1840;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1844, %r1836, %r1841;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1847, %r672, %r1080, %r1828, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1851, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1852, %r1828, %r1851;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1855, %r1847, %r1852;
	// end inline asm
	// begin inline asm
	mov.b32 %r1863, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1874, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1860, %r661, %r1104, %r1863, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1864, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1865, %r1863, %r1864;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1868, %r1860, %r1865;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1871, %r672, %r1104, %r1874, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1875, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1876, %r1874, %r1875;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1879, %r1871, %r1876;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1882, %r661, %r1126, %r1863, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1886, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1887, %r1863, %r1886;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1890, %r1882, %r1887;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1893, %r672, %r1126, %r1874, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1897, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1898, %r1874, %r1897;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1901, %r1893, %r1898;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1904, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1906, %r1904, %r1822, %r1780;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1910, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1912, %r1910, %r1833, %r1784;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1916, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1918, %r1916, %r1844, %r1788;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1922, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1924, %r1922, %r1855, %r1792;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1928, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1930, %r1928, %r1868, %r1796;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1934, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1936, %r1934, %r1879, %r1800;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1940, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1942, %r1940, %r1890, %r1804;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1946, %r222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1948, %r1946, %r1901, %r1808;
	// end inline asm
	// begin inline asm
	mov.b32 %r1957, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1968, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1954, %r661, %r662, %r1957, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1958, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1959, %r1957, %r1958;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1962, %r1954, %r1959;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1965, %r672, %r662, %r1968, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1969, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1970, %r1968, %r1969;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1973, %r1965, %r1970;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1976, %r661, %r684, %r1957, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1980, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1981, %r1957, %r1980;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1984, %r1976, %r1981;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1987, %r672, %r684, %r1968, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1991, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1992, %r1968, %r1991;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1995, %r1987, %r1992;
	// end inline asm
	// begin inline asm
	mov.b32 %r2003, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2014, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r2000, %r661, %r708, %r2003, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2004, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2005, %r2003, %r2004;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2008, %r2000, %r2005;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2011, %r672, %r708, %r2014, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2015, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2016, %r2014, %r2015;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2019, %r2011, %r2016;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2022, %r661, %r730, %r2003, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2026, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2027, %r2003, %r2026;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2030, %r2022, %r2027;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2033, %r672, %r730, %r2014, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2037, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2038, %r2014, %r2037;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2041, %r2033, %r2038;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2083, %r240, %r1962, %r1906;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2080, %r240, %r1973, %r1912;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2092, %r240, %r1984, %r1918;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2089, %r240, %r1995, %r1924;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2101, %r240, %r2008, %r1930;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2098, %r240, %r2019, %r1936;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2110, %r240, %r2030, %r1942;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2107, %r240, %r2041, %r1948;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2076, %r289;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2078, %r2076, %r2080;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2081, %r286, %r2083, %r2078;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2085, %r289;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2087, %r2085, %r2089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2090, %r286, %r2092, %r2087;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2094, %r289;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2096, %r2094, %r2098;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2099, %r286, %r2101, %r2096;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2103, %r289;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2105, %r2103, %r2107;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2108, %r286, %r2110, %r2105;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2112, %r289, %r2083;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2115, %r286, %r2080, %r2112;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2119, %r289, %r2092;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2122, %r286, %r2089, %r2119;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2126, %r289, %r2101;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2129, %r286, %r2098, %r2126;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2133, %r289, %r2110;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2136, %r286, %r2107, %r2133;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2187, %r2184}, {%r334, %r340, %r337, %r343}, {%r2081, %r2115}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2196, %r2193}, {%r334, %r340, %r337, %r343}, {%r2090, %r2122}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2205, %r2202}, {%r334, %r340, %r337, %r343}, {%r2099, %r2129}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2214, %r2211}, {%r334, %r340, %r337, %r343}, {%r2108, %r2136}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2180, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2182, %r2180, %r2184;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2185, %r381, %r2187, %r2182;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2189, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2191, %r2189, %r2193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2194, %r381, %r2196, %r2191;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2198, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2200, %r2198, %r2202;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2203, %r381, %r2205, %r2200;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2207, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2209, %r2207, %r2211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2212, %r381, %r2214, %r2209;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2216, %r384, %r2187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2219, %r381, %r2184, %r2216;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2223, %r384, %r2196;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2226, %r381, %r2193, %r2223;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2230, %r384, %r2205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2233, %r381, %r2202, %r2230;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2237, %r384, %r2214;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2240, %r381, %r2211, %r2237;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2244, %r2245}, {%r421, %r427, %r424, %r430}, {%r2185, %r2219}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2254, %r2255}, {%r421, %r427, %r424, %r430}, {%r2194, %r2226}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2264, %r2265}, {%r421, %r427, %r424, %r430}, {%r2203, %r2233}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2274, %r2275}, {%r421, %r427, %r424, %r430}, {%r2212, %r2240}, {%r2574, %r2574};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2284, %r118, %r2244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2287, %r118, %r2245;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2290, %r118, %r2254;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2293, %r118, %r2255;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2296, %r118, %r2264;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2299, %r118, %r2265;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2302, %r118, %r2274;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2305, %r118, %r2275;
	// end inline asm
	// begin inline asm
	mov.b32 %r2308, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2309, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2310, %r2284, %r2308;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2313, %r2310, %r2309;
	// end inline asm
	// begin inline asm
	mov.b32 %r2316, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2317, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2318, %r2287, %r2316;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2321, %r2318, %r2317;
	// end inline asm
	// begin inline asm
	mov.b32 %r2324, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2325, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2326, %r2290, %r2324;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2329, %r2326, %r2325;
	// end inline asm
	// begin inline asm
	mov.b32 %r2332, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2333, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2334, %r2293, %r2332;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2337, %r2334, %r2333;
	// end inline asm
	// begin inline asm
	mov.b32 %r2340, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2341, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2342, %r2296, %r2340;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2345, %r2342, %r2341;
	// end inline asm
	// begin inline asm
	mov.b32 %r2348, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2349, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2350, %r2299, %r2348;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2353, %r2350, %r2349;
	// end inline asm
	// begin inline asm
	mov.b32 %r2356, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2357, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2358, %r2302, %r2356;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2361, %r2358, %r2357;
	// end inline asm
	// begin inline asm
	mov.b32 %r2364, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2365, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2366, %r2305, %r2364;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2369, %r2366, %r2365;
	// end inline asm
	// begin inline asm
	mov.b32 %r2375, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2373, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2374, %r2375, %r2373;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2377, %r2313, %r2374;
	// end inline asm
	// begin inline asm
	mov.b32 %r2380, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2381, %r2375, %r2380;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2384, %r2321, %r2381;
	// end inline asm
	// begin inline asm
	mov.b32 %r2387, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2388, %r2375, %r2387;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2391, %r2329, %r2388;
	// end inline asm
	// begin inline asm
	mov.b32 %r2394, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2395, %r2375, %r2394;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2398, %r2337, %r2395;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2401, %r2377, %r2391, %r1506;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2405, %r2384, %r2398, %r1506;
	// end inline asm
	shl.b32 	%r2412, %r2405, 4;
	// begin inline asm
	lop3.b32 %r2409, %r1512, %r2401, %r2412, 202;
	// end inline asm
	xor.b32  	%r2478, %r2409, -2004318072;
	// begin inline asm
	mov.b32 %r2416, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2414, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2415, %r2416, %r2414;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2418, %r2345, %r2415;
	// end inline asm
	// begin inline asm
	mov.b32 %r2421, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2422, %r2416, %r2421;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2425, %r2353, %r2422;
	// end inline asm
	// begin inline asm
	mov.b32 %r2428, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2429, %r2416, %r2428;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2432, %r2361, %r2429;
	// end inline asm
	// begin inline asm
	mov.b32 %r2435, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2436, %r2416, %r2435;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2439, %r2369, %r2436;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2442, %r2418, %r2432, %r1506;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2446, %r2425, %r2439, %r1506;
	// end inline asm
	shl.b32 	%r2453, %r2446, 4;
	// begin inline asm
	lop3.b32 %r2450, %r1512, %r2442, %r2453, 202;
	// end inline asm
	xor.b32  	%r2479, %r2450, -2004318072;
	st.shared.u32 	[%rd156], %r2478;
	st.shared.u32 	[%rd157], %r2479;
	add.s32 	%r2602, %r2602, 32;
	add.s64 	%rd157, %rd157, 4228;
	add.s64 	%rd156, %rd156, 4228;
	add.s32 	%r2599, %r2599, 1;
	setp.eq.s32 	%p240, %r2602, 256;
	mov.u32 	%r2603, %r2593;
	mov.u32 	%r2604, %r2592;
	mov.u32 	%r2605, %r2591;
	mov.u32 	%r2606, %r2590;
	@%p240 bra 	$L__BB0_130;
	bra.uni 	$L__BB0_129;
$L__BB0_130:                            // %guard_exit10584
                                        //   in Loop: Header=BB0_128 Depth=1
	bar.sync 	0;
	or.b32  	%r151, %r111, %r93;
	ld.shared.u32 	%r2485, [%rd14];
	ld.shared.u32 	%r2486, [%rd15+128];
	ld.shared.u32 	%r2493, [%rd15+4];
	ld.shared.u32 	%r2494, [%rd15+132];
	ld.shared.u32 	%r2501, [%rd16];
	ld.shared.u32 	%r2502, [%rd17+128];
	ld.shared.u32 	%r2509, [%rd17+4];
	ld.shared.u32 	%r2510, [%rd17+132];
	ld.shared.u32 	%r2517, [%rd18];
	ld.shared.u32 	%r2518, [%rd19+128];
	ld.shared.u32 	%r2525, [%rd19+4];
	ld.shared.u32 	%r2526, [%rd19+132];
	ld.shared.u32 	%r2533, [%rd20];
	ld.shared.u32 	%r2534, [%rd21+128];
	ld.shared.u32 	%r2541, [%rd21+4];
	ld.shared.u32 	%r2542, [%rd21+132];
	// begin inline asm
	prmt.b32 %r2480, %r2485, %r2486, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2484, %r2485, %r2486, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2488, %r2493, %r2494, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2492, %r2493, %r2494, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2496, %r2501, %r2502, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2500, %r2501, %r2502, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2504, %r2509, %r2510, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2508, %r2509, %r2510, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2512, %r2517, %r2518, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2516, %r2517, %r2518, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2520, %r2525, %r2526, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2524, %r2525, %r2526, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2528, %r2533, %r2534, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2532, %r2533, %r2534, %r576;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2536, %r2541, %r2542, %r572;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2540, %r2541, %r2542, %r576;
	// end inline asm
	selp.b32 	%r2544, %r2484, %r2480, %p227;
	shfl.sync.bfly.b32	%r2545, %r2544, 8, 31, -1;
	selp.b32 	%r2546, %r2492, %r2488, %p227;
	shfl.sync.bfly.b32	%r2547, %r2546, 8, 31, -1;
	selp.b32 	%r2548, %r2500, %r2496, %p227;
	shfl.sync.bfly.b32	%r156, %r2548, 8, 31, -1;
	selp.b32 	%r2549, %r2508, %r2504, %p227;
	shfl.sync.bfly.b32	%r157, %r2549, 8, 31, -1;
	selp.b32 	%r2550, %r2516, %r2512, %p227;
	shfl.sync.bfly.b32	%r2551, %r2550, 8, 31, -1;
	selp.b32 	%r158, %r2512, %r2551, %p227;
	selp.b32 	%r159, %r2551, %r2516, %p227;
	selp.b32 	%r2552, %r2524, %r2520, %p227;
	shfl.sync.bfly.b32	%r2553, %r2552, 8, 31, -1;
	selp.b32 	%r160, %r2520, %r2553, %p227;
	selp.b32 	%r161, %r2553, %r2524, %p227;
	selp.b32 	%r2554, %r2532, %r2528, %p227;
	shfl.sync.bfly.b32	%r2555, %r2554, 8, 31, -1;
	selp.b32 	%r162, %r2528, %r2555, %p227;
	selp.b32 	%r163, %r2555, %r2532, %p227;
	selp.b32 	%r2556, %r2540, %r2536, %p227;
	shfl.sync.bfly.b32	%r2557, %r2556, 8, 31, -1;
	selp.b32 	%r164, %r2536, %r2557, %p227;
	selp.b32 	%r165, %r2557, %r2540, %p227;
	shl.b32 	%r2575, %r151, 13;
	@%p241 bra 	$L__BB0_142;
// %bb.131:                             // %guard_exit10584.pass10133_crit_edge
                                        //   in Loop: Header=BB0_128 Depth=1
	or.b32  	%r2567, %r2575, %r92;
	or.b32  	%r2568, %r2567, %r104;
	or.b32  	%r2607, %r2568, %r97;
	bra.uni 	$L__BB0_143;
$L__BB0_144:                            // %L23967
	st.global.u32 	[%rd4], %r2574;
	ret;
$L__BB0_7:                              // %L246
	mov.u32 	%r2573, 2;
	st.global.u32 	[%rd4], %r2573;
	mov.u64 	%rd154, exception2084;
	cvta.global.u64 	%rd155, %rd154;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd155;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r167;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd51, exception1;
	cvta.global.u64 	%rd52, %rd51;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd52;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r167;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
