#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 21 10:34:11 2025
# Process ID: 152424
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/impl_FPMAC_600MHz.runs/impl_1
# Command line: vivado -log top_FPMAC_Test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_FPMAC_Test.tcl -notrace
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/impl_FPMAC_600MHz.runs/impl_1/top_FPMAC_Test.vdi
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/impl_FPMAC_600MHz.runs/impl_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 1197.487 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPMAC_Test.tcl -notrace
Command: link_design -top top_FPMAC_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.488 ; gain = 0.000 ; free physical = 23681 ; free virtual = 35919
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/temp_600MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 1.666667 which will be rounded to 1.667 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/temp_600MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 0.833333 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/temp_600MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/temp_600MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.953 ; gain = 0.000 ; free physical = 23589 ; free virtual = 35827
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2216.953 ; gain = 510.348 ; free physical = 23589 ; free virtual = 35827
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2304.766 ; gain = 87.812 ; free physical = 23588 ; free virtual = 35826

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 26b4cf803

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2699.617 ; gain = 394.852 ; free physical = 23218 ; free virtual = 35456

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter DUT/AexpPlusBexp_d3_reg[3]_srl3_i_1 into driver instance DUT/tmpExpCompRes1_d3_reg[6]_srl3_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2753d2b55

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2978.508 ; gain = 0.000 ; free physical = 22982 ; free virtual = 35219
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2753d2b55

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2978.508 ; gain = 0.000 ; free physical = 22982 ; free virtual = 35219
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1afe1a315

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2978.508 ; gain = 0.000 ; free physical = 22982 ; free virtual = 35219
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1afe1a315

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3010.523 ; gain = 32.016 ; free physical = 22982 ; free virtual = 35219
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1afe1a315

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3010.523 ; gain = 32.016 ; free physical = 22982 ; free virtual = 35219
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1afe1a315

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3010.523 ; gain = 32.016 ; free physical = 22982 ; free virtual = 35219
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.523 ; gain = 0.000 ; free physical = 22982 ; free virtual = 35219
Ending Logic Optimization Task | Checksum: 2174162a3

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3010.523 ; gain = 32.016 ; free physical = 22982 ; free virtual = 35219

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2174162a3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.523 ; gain = 0.000 ; free physical = 22982 ; free virtual = 35219

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2174162a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.523 ; gain = 0.000 ; free physical = 22982 ; free virtual = 35219

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.523 ; gain = 0.000 ; free physical = 22982 ; free virtual = 35219
Ending Netlist Obfuscation Task | Checksum: 2174162a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.523 ; gain = 0.000 ; free physical = 22982 ; free virtual = 35219
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3010.523 ; gain = 793.570 ; free physical = 22982 ; free virtual = 35219
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3050.543 ; gain = 32.016 ; free physical = 22978 ; free virtual = 35216
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/impl_FPMAC_600MHz.runs/impl_1/top_FPMAC_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
Command: report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/impl_FPMAC_600MHz.runs/impl_1/top_FPMAC_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22945 ; free virtual = 35183
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1651b6524

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22945 ; free virtual = 35183
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22945 ; free virtual = 35183

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d14540a4

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22943 ; free virtual = 35182

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 139d2fc2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22943 ; free virtual = 35182

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 139d2fc2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22943 ; free virtual = 35182
Phase 1 Placer Initialization | Checksum: 139d2fc2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22943 ; free virtual = 35182

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1891da581

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22962 ; free virtual = 35200

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 155b64f08

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22961 ; free virtual = 35199

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 155b64f08

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22961 ; free virtual = 35199

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 10cc51ab7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22980 ; free virtual = 35218

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 20 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 20, total 20, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 20 nets or LUTs. Breaked 20 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22977 ; free virtual = 35215
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22977 ; free virtual = 35215

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           20  |              0  |                    20  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           20  |              0  |                    15  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           40  |              0  |                    35  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 62ad1503

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22977 ; free virtual = 35215
Phase 2.4 Global Placement Core | Checksum: 6ad097a7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22977 ; free virtual = 35215
Phase 2 Global Placement | Checksum: 6ad097a7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22977 ; free virtual = 35215

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 6c38889b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22977 ; free virtual = 35215

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 164f67882

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22975 ; free virtual = 35214

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 201a77822

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22975 ; free virtual = 35213

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ff0bd17a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22975 ; free virtual = 35213

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 136e9a928

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22971 ; free virtual = 35209

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1985ea61

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22963 ; free virtual = 35201

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 91681232

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22963 ; free virtual = 35201

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12d0be4e2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22963 ; free virtual = 35201

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1be1b1100

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22956 ; free virtual = 35194
Phase 3 Detail Placement | Checksum: 1be1b1100

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22956 ; free virtual = 35194

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 223276829

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.602 | TNS=-887.116 |
Phase 1 Physical Synthesis Initialization | Checksum: 23dac90da

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 294c1c3b0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193
Phase 4.1.1.1 BUFG Insertion | Checksum: 223276829

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.579. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a3cf45d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193
Phase 4.1 Post Commit Optimization | Checksum: 1a3cf45d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a3cf45d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a3cf45d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193
Phase 4.3 Placer Reporting | Checksum: 1a3cf45d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fe40cfb7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193
Ending Placer Task | Checksum: a8c0808d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22955 ; free virtual = 35193
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22974 ; free virtual = 35212
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22970 ; free virtual = 35209
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/impl_FPMAC_600MHz.runs/impl_1/top_FPMAC_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPMAC_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22937 ; free virtual = 35176
INFO: [runtcl-4] Executing : report_utilization -file top_FPMAC_Test_utilization_placed.rpt -pb top_FPMAC_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPMAC_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22941 ; free virtual = 35180
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22933 ; free virtual = 35172
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.44s |  WALL: 0.17s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22933 ; free virtual = 35172

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.961 | TNS=-850.786 |
Phase 1 Physical Synthesis Initialization | Checksum: 15444b47d

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22933 ; free virtual = 35172
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.961 | TNS=-850.786 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15444b47d

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22933 ; free virtual = 35172

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.961 | TNS=-850.786 |
INFO: [Physopt 32-663] Processed net R_OBUF[11].  Re-placed instance C_internal_reg[11]
INFO: [Physopt 32-735] Processed net R_OBUF[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.579 | TNS=-853.442 |
INFO: [Physopt 32-663] Processed net C_internal_reg[0]_lopt_replica_1.  Re-placed instance C_internal_reg[0]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[0]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.483 | TNS=-852.964 |
INFO: [Physopt 32-663] Processed net C_internal_reg[2]_lopt_replica_1.  Re-placed instance C_internal_reg[2]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[2]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.473 | TNS=-852.776 |
INFO: [Physopt 32-663] Processed net C_internal_reg[1]_lopt_replica_1.  Re-placed instance C_internal_reg[1]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[1]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.469 | TNS=-852.756 |
INFO: [Physopt 32-663] Processed net R_OBUF[4].  Re-placed instance C_internal_reg[4]
INFO: [Physopt 32-735] Processed net R_OBUF[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.453 | TNS=-852.738 |
INFO: [Physopt 32-702] Processed net C_internal_reg[1]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net DUT/NormalizationShifter/level5_d2[25]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/level5_d2[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.435 | TNS=-852.198 |
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level5_d2[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net C_internal[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/expTentative_d4_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Critical path length was reduced through logic transformation on cell DUT/NormalizationShifter/C_internal[3]_i_7_comp.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/C_internal[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.392 | TNS=-850.908 |
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level5_d2[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/NormalizationShifter/C_internal[3]_i_8_n_0. Critical path length was reduced through logic transformation on cell DUT/NormalizationShifter/C_internal[3]_i_8_comp.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/C_internal[14]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.385 | TNS=-850.698 |
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level5_d2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Critical path length was reduced through logic transformation on cell DUT/NormalizationShifter/C_internal[3]_i_7_comp_1.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/C_internal[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.373 | TNS=-850.338 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/C_internal[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.371 | TNS=-848.808 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3_d1_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net R_OBUF[11].  Re-placed instance C_internal_reg[11]
INFO: [Physopt 32-735] Processed net R_OBUF[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.336 | TNS=-845.796 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level3_d1_reg_n_0_[0].  Re-placed instance DUT/RightShifterComponent/level3_d1_reg[0]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level3_d1_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.322 | TNS=-846.307 |
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/NormalizationShifter/C_internal[3]_i_9_n_0. Critical path length was reduced through logic transformation on cell DUT/NormalizationShifter/C_internal[3]_i_9_comp.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/C_internal[14]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.302 | TNS=-845.587 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3_d1_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net A_reg_n_0_[14]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net A_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.298 | TNS=-859.860 |
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level5_d2[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/NormalizationShifter/C_internal[3]_i_11_n_0. Critical path length was reduced through logic transformation on cell DUT/NormalizationShifter/C_internal[3]_i_11_comp.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/C_internal[3]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.293 | TNS=-859.710 |
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level5_d2[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net C_internal_reg[1]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level5_d2[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net C_internal[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/expTentative_d4_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.293 | TNS=-859.710 |
Phase 3 Critical Path Optimization | Checksum: 15444b47d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22919 ; free virtual = 35158

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.293 | TNS=-859.710 |
INFO: [Physopt 32-702] Processed net C_internal_reg[1]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level5_d2[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net C_internal[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/expTentative_d4_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/NormalizationShifter/C_internal[3]_i_9_n_0. Critical path length was reduced through logic transformation on cell DUT/NormalizationShifter/C_internal[3]_i_9_comp_2.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/C_internal[3]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.247 | TNS=-858.330 |
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level5_d2[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[14]_i_11_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net C_internal_reg[1]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level5_d2[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net C_internal[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/expTentative_d4_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[14]_i_11_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.247 | TNS=-858.330 |
Phase 4 Critical Path Optimization | Checksum: 15444b47d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22910 ; free virtual = 35149
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22910 ; free virtual = 35149
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.247 | TNS=-858.330 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.714  |         -7.544  |            2  |              0  |                    16  |           0  |           2  |  00:00:04  |
|  Total          |          0.714  |         -7.544  |            2  |              0  |                    16  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22910 ; free virtual = 35149
Ending Physical Synthesis Task | Checksum: 1330ec662

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22910 ; free virtual = 35149
INFO: [Common 17-83] Releasing license: Implementation
187 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3138.453 ; gain = 0.000 ; free physical = 22915 ; free virtual = 35156
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/impl_FPMAC_600MHz.runs/impl_1/top_FPMAC_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4ba7580c ConstDB: 0 ShapeSum: 4ce949e5 RouteDB: 0
Post Restoration Checksum: NetGraph: 43b0b41a NumContArr: f9d35c2b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13d841045

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3183.035 ; gain = 44.582 ; free physical = 22802 ; free virtual = 35041

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13d841045

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3216.035 ; gain = 77.582 ; free physical = 22771 ; free virtual = 35010

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13d841045

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3216.035 ; gain = 77.582 ; free physical = 22771 ; free virtual = 35010
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11639bf72

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3246.332 ; gain = 107.879 ; free physical = 22739 ; free virtual = 34979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.218 | TNS=-841.252| WHS=-0.140 | THS=-7.958 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 853
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 853
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15d69cbe8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3246.332 ; gain = 107.879 ; free physical = 22724 ; free virtual = 34963

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15d69cbe8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3246.332 ; gain = 107.879 ; free physical = 22724 ; free virtual = 34963
Phase 3 Initial Routing | Checksum: 19a874f83

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3246.332 ; gain = 107.879 ; free physical = 22722 ; free virtual = 34961
INFO: [Route 35-580] Design has 121 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                          |
+====================+===================+==============================================+
| sys_clk_pin        | sys_clk_pin       | DUT/RightShifterComponent/level3_d1_reg[4]/D |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/level1_d1_reg[2]/D  |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/level1_d1_reg[3]/D  |
| sys_clk_pin        | sys_clk_pin       | DUT/RightShifterComponent/level3_d1_reg[3]/D |
| sys_clk_pin        | sys_clk_pin       | DUT/RightShifterComponent/level3_d1_reg[2]/D |
+--------------------+-------------------+----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 258
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.828 | TNS=-1030.928| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f8e30bcf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3246.332 ; gain = 107.879 ; free physical = 22732 ; free virtual = 34972

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.866 | TNS=-1042.114| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1500a7dac

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3246.332 ; gain = 107.879 ; free physical = 22744 ; free virtual = 34984
Phase 4 Rip-up And Reroute | Checksum: 1500a7dac

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3246.332 ; gain = 107.879 ; free physical = 22744 ; free virtual = 34984

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1504aee1d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3246.332 ; gain = 107.879 ; free physical = 22744 ; free virtual = 34983
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.741 | TNS=-1002.535| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1bd01f1da

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3262.332 ; gain = 123.879 ; free physical = 22726 ; free virtual = 34965

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bd01f1da

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3262.332 ; gain = 123.879 ; free physical = 22726 ; free virtual = 34965
Phase 5 Delay and Skew Optimization | Checksum: 1bd01f1da

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3262.332 ; gain = 123.879 ; free physical = 22726 ; free virtual = 34965

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 175f210db

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3262.332 ; gain = 123.879 ; free physical = 22726 ; free virtual = 34965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.741 | TNS=-969.713| WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16d23297d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3262.332 ; gain = 123.879 ; free physical = 22726 ; free virtual = 34965
Phase 6 Post Hold Fix | Checksum: 16d23297d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3262.332 ; gain = 123.879 ; free physical = 22726 ; free virtual = 34965

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.229839 %
  Global Horizontal Routing Utilization  = 0.230463 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e807d17b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3262.332 ; gain = 123.879 ; free physical = 22726 ; free virtual = 34965

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e807d17b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3262.332 ; gain = 123.879 ; free physical = 22726 ; free virtual = 34965

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c4ad8c75

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3278.340 ; gain = 139.887 ; free physical = 22726 ; free virtual = 34965

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.741 | TNS=-969.713| WHS=0.023  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1c4ad8c75

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3278.340 ; gain = 139.887 ; free physical = 22726 ; free virtual = 34965
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3278.340 ; gain = 139.887 ; free physical = 22764 ; free virtual = 35003

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
206 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 3278.340 ; gain = 139.887 ; free physical = 22764 ; free virtual = 35003
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3278.340 ; gain = 0.000 ; free physical = 22765 ; free virtual = 35006
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/impl_FPMAC_600MHz.runs/impl_1/top_FPMAC_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
Command: report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/impl_FPMAC_600MHz.runs/impl_1/top_FPMAC_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/600MHz/impl_FPMAC_600MHz.runs/impl_1/top_FPMAC_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
Command: report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
218 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPMAC_Test_route_status.rpt -pb top_FPMAC_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPMAC_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPMAC_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPMAC_Test_bus_skew_routed.rpt -pb top_FPMAC_Test_bus_skew_routed.pb -rpx top_FPMAC_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 10:35:32 2025...
