
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 12, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 52



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 22, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 52



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 48, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 52



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 52, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 148



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 52, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 115



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 12, vs. lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 22



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 12, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 48



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 12, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 148



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 12, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 115



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 22, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 48



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 22, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 148



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 22, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 115



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 48, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 148



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 48, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 115



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: listSchedule -> 115, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 148



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 8 with 27 nodes

n25--280:IFLT(sce) : [0:0]
n24--375:ISUB : [0:0]
n26--325:IADD : [0:0]
n1--352:DMA_LOAD : [0:1]
n2--357:ISUB : [0:0]
n6--311:DMA_LOAD : [0:1]
n7--316:ISUB : [0:0]
n20--305:ISHL : [0:0]
n12--346:ISHL : [0:0]
n23--273:IFEQ : [0:0]
n22--287:ISUB : [0:0]
n19--307:ISUB : [1:1]
n11--348:ISUB : [1:1]
n0--358:ISHR : [2:2]
n16--298:DMA_LOAD : [2:3]
n4--339:DMA_LOAD : [2:3]
n5--317:ISHR : [2:2]
n8--369:ISHL : [2:2]
n15--318:IAND : [3:3]
n10--359:IAND : [3:3]
n14--301:ISHL : [4:4]
n3--342:ISHL : [4:4]
n21--370:DMA_STORE : [4:5]
n13--319:IOR : [5:5]
n9--360:IOR : [5:5]
n18--361:DMA_STORE : [6:7]
n17--320:DMA_STORE : [6:7]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 8 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 8
Initial best latency: 8
26 out of 27 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 52 milliseconds

Print BULB tree: 
l_bound: 8, u_bound: 8; investigated partial schedule: {}; 
├── l_bound: 12, u_bound: 12; investigated n1--352:DMA_LOAD in [5:6]; investigated partial schedule: {5=[n1--352:DMA_LOAD], 6=[n1--352:DMA_LOAD]}; 
├── l_bound: 9, u_bound: 9; investigated n1--352:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n1--352:DMA_LOAD], 3=[n1--352:DMA_LOAD]}; 
├── l_bound: 9, u_bound: 9; investigated n1--352:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n1--352:DMA_LOAD], 2=[n1--352:DMA_LOAD]}; 
├── l_bound: 10, u_bound: 10; investigated n1--352:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n1--352:DMA_LOAD], 4=[n1--352:DMA_LOAD]}; 
├── l_bound: 13, u_bound: 14; investigated n1--352:DMA_LOAD in [6:7]; investigated partial schedule: {6=[n1--352:DMA_LOAD], 7=[n1--352:DMA_LOAD]}; 
├── l_bound: 11, u_bound: 11; investigated n1--352:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n1--352:DMA_LOAD], 5=[n1--352:DMA_LOAD]}; 
└── l_bound: 8, u_bound: 8; investigated n1--352:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 8
Initial best latency: 8
26 out of 27 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 12 milliseconds

Print BULB tree: 
l_bound: 8, u_bound: 8; investigated partial schedule: {}; 
└── l_bound: 8, u_bound: 8; investigated n1--352:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 8
Initial best latency: 8
0 out of 27 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 22 milliseconds

Print BULB tree: 
TOO CONSERVATIVE: l_bound: 9, u_bound: 8; investigated partial schedule: {}; 
└── TOO CONSERVATIVE: l_bound: 9, u_bound: 8; investigated n1--352:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: lazyALAP
BULB tree contains 15 inspected nodes
2 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 8
Initial best latency: 8
23 out of 27 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 48 milliseconds

Print BULB tree: 
l_bound: 7, u_bound: 8; investigated partial schedule: {}; 
└── l_bound: 7, u_bound: 8; investigated n1--352:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD]}; 
    ├── l_bound: 7, u_bound: 9; investigated n6--311:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n6--311:DMA_LOAD]}; 
    ├── l_bound: 7, u_bound: 8; investigated n6--311:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD]}; 
    │   ├── l_bound: 7, u_bound: 8; investigated n16--298:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD]}; 
    │   │   ├── l_bound: 8, u_bound: 8; investigated n2--357:ISUB in [1:1]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n2--357:ISUB, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD]}; 
    │   │   ├── l_bound: 8, u_bound: 12; investigated n2--357:ISUB in [6:6]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD], 6=[n2--357:ISUB]}; 
    │   │   ├── l_bound: 8, u_bound: 10; investigated n2--357:ISUB in [4:4]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD], 4=[n2--357:ISUB]}; 
    │   │   ├── l_bound: 8, u_bound: 9; investigated n2--357:ISUB in [3:3]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD, n2--357:ISUB]}; 
    │   │   ├── l_bound: 8, u_bound: 8; investigated n2--357:ISUB in [0:0]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n2--357:ISUB, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD]}; 
    │   │   ├── l_bound: 8, u_bound: 8; investigated n2--357:ISUB in [2:2]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD, n2--357:ISUB], 3=[n16--298:DMA_LOAD]}; 
    │   │   └── l_bound: 8, u_bound: 11; investigated n2--357:ISUB in [5:5]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD], 5=[n2--357:ISUB]}; 
    │   ├── l_bound: 7, u_bound: 10; investigated n16--298:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 4=[n16--298:DMA_LOAD], 5=[n16--298:DMA_LOAD]}; 
    │   ├── l_bound: 7, u_bound: 9; investigated n16--298:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 3=[n16--298:DMA_LOAD], 4=[n16--298:DMA_LOAD]}; 
    └── l_bound: 7, u_bound: 9; investigated n6--311:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD], 2=[n6--311:DMA_LOAD], 3=[n6--311:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 8 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 8
Initial best latency: 8
0 out of 27 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 148 milliseconds

Print BULB tree: 
TOO CONSERVATIVE: l_bound: 9, u_bound: 8; investigated partial schedule: {}; 
├── l_bound: 9, u_bound: 9; investigated n1--352:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n1--352:DMA_LOAD], 2=[n1--352:DMA_LOAD]}; 
├── l_bound: 10, u_bound: 10; investigated n1--352:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n1--352:DMA_LOAD], 4=[n1--352:DMA_LOAD]}; 
├── l_bound: 11, u_bound: 11; investigated n1--352:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n1--352:DMA_LOAD], 5=[n1--352:DMA_LOAD]}; 
├── l_bound: 13, u_bound: 14; investigated n1--352:DMA_LOAD in [6:7]; investigated partial schedule: {6=[n1--352:DMA_LOAD], 7=[n1--352:DMA_LOAD]}; 
├── l_bound: 9, u_bound: 9; investigated n1--352:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n1--352:DMA_LOAD], 3=[n1--352:DMA_LOAD]}; 
├── l_bound: 12, u_bound: 12; investigated n1--352:DMA_LOAD in [5:6]; investigated partial schedule: {5=[n1--352:DMA_LOAD], 6=[n1--352:DMA_LOAD]}; 
└── TOO CONSERVATIVE: l_bound: 9, u_bound: 8; investigated n1--352:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: listSchedule
BULB tree contains 28 inspected nodes
2 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 8
Initial best latency: 8
23 out of 27 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 115 milliseconds

Print BULB tree: 
l_bound: 7, u_bound: 8; investigated partial schedule: {}; 
├── l_bound: 7, u_bound: 11; investigated n1--352:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n1--352:DMA_LOAD], 5=[n1--352:DMA_LOAD]}; 
├── l_bound: 7, u_bound: 12; investigated n1--352:DMA_LOAD in [5:6]; investigated partial schedule: {5=[n1--352:DMA_LOAD], 6=[n1--352:DMA_LOAD]}; 
├── l_bound: 7, u_bound: 9; investigated n1--352:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n1--352:DMA_LOAD], 2=[n1--352:DMA_LOAD]}; 
├── l_bound: 7, u_bound: 10; investigated n1--352:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n1--352:DMA_LOAD], 4=[n1--352:DMA_LOAD]}; 
├── l_bound: 7, u_bound: 8; investigated n1--352:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD]}; 
│   ├── l_bound: 8, u_bound: 13; investigated n6--311:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD], 6=[n6--311:DMA_LOAD], 7=[n6--311:DMA_LOAD]}; 
│   ├── l_bound: 7, u_bound: 9; investigated n6--311:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n6--311:DMA_LOAD]}; 
│   ├── l_bound: 7, u_bound: 11; investigated n6--311:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD], 4=[n6--311:DMA_LOAD], 5=[n6--311:DMA_LOAD]}; 
│   ├── l_bound: 7, u_bound: 10; investigated n6--311:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD], 3=[n6--311:DMA_LOAD], 4=[n6--311:DMA_LOAD]}; 
│   ├── l_bound: 7, u_bound: 8; investigated n6--311:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD]}; 
│   │   ├── l_bound: 8, u_bound: 12; investigated n16--298:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 6=[n16--298:DMA_LOAD], 7=[n16--298:DMA_LOAD]}; 
│   │   ├── l_bound: 7, u_bound: 10; investigated n16--298:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 4=[n16--298:DMA_LOAD], 5=[n16--298:DMA_LOAD]}; 
│   │   ├── l_bound: 7, u_bound: 8; investigated n16--298:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD]}; 
│   │   │   ├── l_bound: 8, u_bound: 8; investigated n2--357:ISUB in [1:1]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n2--357:ISUB, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD]}; 
│   │   │   ├── l_bound: 8, u_bound: 8; investigated n2--357:ISUB in [0:0]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n2--357:ISUB, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD]}; 
│   │   │   ├── l_bound: 8, u_bound: 10; investigated n2--357:ISUB in [4:4]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD], 4=[n2--357:ISUB]}; 
│   │   │   ├── l_bound: 8, u_bound: 11; investigated n2--357:ISUB in [5:5]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD], 5=[n2--357:ISUB]}; 
│   │   │   ├── l_bound: 8, u_bound: 9; investigated n2--357:ISUB in [3:3]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD, n2--357:ISUB]}; 
│   │   │   ├── l_bound: 8, u_bound: 12; investigated n2--357:ISUB in [6:6]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD], 6=[n2--357:ISUB]}; 
│   │   │   ├── l_bound: 8, u_bound: 8; investigated n2--357:ISUB in [2:2]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD, n2--357:ISUB], 3=[n16--298:DMA_LOAD]}; 
│   │   │   └── l_bound: 8, u_bound: 13; investigated n2--357:ISUB in [7:7]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 2=[n16--298:DMA_LOAD], 3=[n16--298:DMA_LOAD], 7=[n2--357:ISUB]}; 
│   │   ├── l_bound: 7, u_bound: 11; investigated n16--298:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 5=[n16--298:DMA_LOAD], 6=[n16--298:DMA_LOAD]}; 
│   │   ├── l_bound: 7, u_bound: 9; investigated n16--298:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 1=[n1--352:DMA_LOAD, n6--311:DMA_LOAD], 3=[n16--298:DMA_LOAD], 4=[n16--298:DMA_LOAD]}; 
│   ├── l_bound: 7, u_bound: 9; investigated n6--311:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD], 2=[n6--311:DMA_LOAD], 3=[n6--311:DMA_LOAD]}; 
│   └── l_bound: 7, u_bound: 12; investigated n6--311:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n1--352:DMA_LOAD], 1=[n1--352:DMA_LOAD], 5=[n6--311:DMA_LOAD], 6=[n6--311:DMA_LOAD]}; 
├── l_bound: 8, u_bound: 14; investigated n1--352:DMA_LOAD in [6:7]; investigated partial schedule: {6=[n1--352:DMA_LOAD], 7=[n1--352:DMA_LOAD]}; 
└── l_bound: 7, u_bound: 9; investigated n1--352:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n1--352:DMA_LOAD], 3=[n1--352:DMA_LOAD]}; 

