
RemoteBluePill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b490  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008ec  0800b5a0  0800b5a0  0001b5a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800be8c  0800be8c  0001be8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800be94  0800be94  0001be94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800be9c  0800be9c  0001be9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006fc  20000000  0800bea0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000008c4  200006fc  0800c59c  000206fc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000fc0  0800c59c  00020fc0  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000206fc  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020725  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000f036  00000000  00000000  00020768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00003298  00000000  00000000  0002f79e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001230  00000000  00000000  00032a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000db8  00000000  00000000  00033c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00005529  00000000  00000000  00034a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000149ee  00000000  00000000  00039f49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008230a  00000000  00000000  0004e937  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  000060e8  00000000  00000000  000d0c44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  000d6d2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200006fc 	.word	0x200006fc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b588 	.word	0x0800b588

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000700 	.word	0x20000700
 800014c:	0800b588 	.word	0x0800b588

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9bd 	b.w	8000e24 <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b972 	b.w	8000e24 <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d14c      	bne.n	8000c02 <__udivmoddi4+0xaa>
 8000b68:	428a      	cmp	r2, r1
 8000b6a:	4694      	mov	ip, r2
 8000b6c:	d967      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000b6e:	fab2 f382 	clz	r3, r2
 8000b72:	b153      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b74:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b78:	f1c3 0220 	rsb	r2, r3, #32
 8000b7c:	fa01 fe03 	lsl.w	lr, r1, r3
 8000b80:	fa20 f202 	lsr.w	r2, r0, r2
 8000b84:	ea42 0e0e 	orr.w	lr, r2, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b8e:	fbbe f1f7 	udiv	r1, lr, r7
 8000b92:	fa1f f58c 	uxth.w	r5, ip
 8000b96:	fb07 ee11 	mls	lr, r7, r1, lr
 8000b9a:	fb01 f005 	mul.w	r0, r1, r5
 8000b9e:	0c22      	lsrs	r2, r4, #16
 8000ba0:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	eb1c 0202 	adds.w	r2, ip, r2
 8000bac:	f101 3eff 	add.w	lr, r1, #4294967295
 8000bb0:	f080 8119 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000bb4:	4290      	cmp	r0, r2
 8000bb6:	f240 8116 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000bba:	3902      	subs	r1, #2
 8000bbc:	4462      	add	r2, ip
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bc4:	fb07 2210 	mls	r2, r7, r0, r2
 8000bc8:	fb00 f505 	mul.w	r5, r0, r5
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a5      	cmp	r5, r4
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x94>
 8000bd6:	eb1c 0404 	adds.w	r4, ip, r4
 8000bda:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bde:	f080 8104 	bcs.w	8000dea <__udivmoddi4+0x292>
 8000be2:	42a5      	cmp	r5, r4
 8000be4:	f240 8101 	bls.w	8000dea <__udivmoddi4+0x292>
 8000be8:	4464      	add	r4, ip
 8000bea:	3802      	subs	r0, #2
 8000bec:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	1b64      	subs	r4, r4, r5
 8000bf4:	b11e      	cbz	r6, 8000bfe <__udivmoddi4+0xa6>
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	e9c6 4300 	strd	r4, r3, [r6]
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d908      	bls.n	8000c18 <__udivmoddi4+0xc0>
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	f000 80ea 	beq.w	8000de0 <__udivmoddi4+0x288>
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	e9c6 0500 	strd	r0, r5, [r6]
 8000c12:	4608      	mov	r0, r1
 8000c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c18:	fab3 f183 	clz	r1, r3
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	d148      	bne.n	8000cb2 <__udivmoddi4+0x15a>
 8000c20:	42ab      	cmp	r3, r5
 8000c22:	d302      	bcc.n	8000c2a <__udivmoddi4+0xd2>
 8000c24:	4282      	cmp	r2, r0
 8000c26:	f200 80f8 	bhi.w	8000e1a <__udivmoddi4+0x2c2>
 8000c2a:	1a84      	subs	r4, r0, r2
 8000c2c:	eb65 0203 	sbc.w	r2, r5, r3
 8000c30:	2001      	movs	r0, #1
 8000c32:	4696      	mov	lr, r2
 8000c34:	2e00      	cmp	r6, #0
 8000c36:	d0e2      	beq.n	8000bfe <__udivmoddi4+0xa6>
 8000c38:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c3c:	e7df      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000c3e:	b902      	cbnz	r2, 8000c42 <__udivmoddi4+0xea>
 8000c40:	deff      	udf	#255	; 0xff
 8000c42:	fab2 f382 	clz	r3, r2
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	f040 808e 	bne.w	8000d68 <__udivmoddi4+0x210>
 8000c4c:	1a88      	subs	r0, r1, r2
 8000c4e:	2101      	movs	r1, #1
 8000c50:	0c17      	lsrs	r7, r2, #16
 8000c52:	fa1f fe82 	uxth.w	lr, r2
 8000c56:	fbb0 f5f7 	udiv	r5, r0, r7
 8000c5a:	fb07 0015 	mls	r0, r7, r5, r0
 8000c5e:	0c22      	lsrs	r2, r4, #16
 8000c60:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c64:	fb0e f005 	mul.w	r0, lr, r5
 8000c68:	4290      	cmp	r0, r2
 8000c6a:	d908      	bls.n	8000c7e <__udivmoddi4+0x126>
 8000c6c:	eb1c 0202 	adds.w	r2, ip, r2
 8000c70:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x124>
 8000c76:	4290      	cmp	r0, r2
 8000c78:	f200 80cc 	bhi.w	8000e14 <__udivmoddi4+0x2bc>
 8000c7c:	4645      	mov	r5, r8
 8000c7e:	1a12      	subs	r2, r2, r0
 8000c80:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c84:	fb07 2210 	mls	r2, r7, r0, r2
 8000c88:	fb0e fe00 	mul.w	lr, lr, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c92:	45a6      	cmp	lr, r4
 8000c94:	d908      	bls.n	8000ca8 <__udivmoddi4+0x150>
 8000c96:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9e:	d202      	bcs.n	8000ca6 <__udivmoddi4+0x14e>
 8000ca0:	45a6      	cmp	lr, r4
 8000ca2:	f200 80b4 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000ca6:	4610      	mov	r0, r2
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cb0:	e7a0      	b.n	8000bf4 <__udivmoddi4+0x9c>
 8000cb2:	f1c1 0720 	rsb	r7, r1, #32
 8000cb6:	408b      	lsls	r3, r1
 8000cb8:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cbc:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cc0:	fa25 fa07 	lsr.w	sl, r5, r7
 8000cc4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cc8:	fbba f8f9 	udiv	r8, sl, r9
 8000ccc:	408d      	lsls	r5, r1
 8000cce:	fa20 f307 	lsr.w	r3, r0, r7
 8000cd2:	fb09 aa18 	mls	sl, r9, r8, sl
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	432b      	orrs	r3, r5
 8000cdc:	fa00 f501 	lsl.w	r5, r0, r1
 8000ce0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ce4:	0c1c      	lsrs	r4, r3, #16
 8000ce6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000cea:	42a0      	cmp	r0, r4
 8000cec:	fa02 f201 	lsl.w	r2, r2, r1
 8000cf0:	d90b      	bls.n	8000d0a <__udivmoddi4+0x1b2>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cfa:	f080 8086 	bcs.w	8000e0a <__udivmoddi4+0x2b2>
 8000cfe:	42a0      	cmp	r0, r4
 8000d00:	f240 8083 	bls.w	8000e0a <__udivmoddi4+0x2b2>
 8000d04:	f1a8 0802 	sub.w	r8, r8, #2
 8000d08:	4464      	add	r4, ip
 8000d0a:	1a24      	subs	r4, r4, r0
 8000d0c:	b298      	uxth	r0, r3
 8000d0e:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d12:	fb09 4413 	mls	r4, r9, r3, r4
 8000d16:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d1a:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x1dc>
 8000d22:	eb1c 0404 	adds.w	r4, ip, r4
 8000d26:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d2a:	d26a      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d968      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d30:	3b02      	subs	r3, #2
 8000d32:	4464      	add	r4, ip
 8000d34:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d38:	fba0 9302 	umull	r9, r3, r0, r2
 8000d3c:	eba4 040e 	sub.w	r4, r4, lr
 8000d40:	429c      	cmp	r4, r3
 8000d42:	46c8      	mov	r8, r9
 8000d44:	469e      	mov	lr, r3
 8000d46:	d354      	bcc.n	8000df2 <__udivmoddi4+0x29a>
 8000d48:	d051      	beq.n	8000dee <__udivmoddi4+0x296>
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d067      	beq.n	8000e1e <__udivmoddi4+0x2c6>
 8000d4e:	ebb5 0308 	subs.w	r3, r5, r8
 8000d52:	eb64 040e 	sbc.w	r4, r4, lr
 8000d56:	40cb      	lsrs	r3, r1
 8000d58:	fa04 f707 	lsl.w	r7, r4, r7
 8000d5c:	431f      	orrs	r7, r3
 8000d5e:	40cc      	lsrs	r4, r1
 8000d60:	e9c6 7400 	strd	r7, r4, [r6]
 8000d64:	2100      	movs	r1, #0
 8000d66:	e74a      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000d68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d6c:	f1c3 0020 	rsb	r0, r3, #32
 8000d70:	40c1      	lsrs	r1, r0
 8000d72:	409d      	lsls	r5, r3
 8000d74:	fa24 f000 	lsr.w	r0, r4, r0
 8000d78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7c:	4328      	orrs	r0, r5
 8000d7e:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d82:	fb07 1115 	mls	r1, r7, r5, r1
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	0c02      	lsrs	r2, r0, #16
 8000d8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d90:	fb05 f10e 	mul.w	r1, r5, lr
 8000d94:	4291      	cmp	r1, r2
 8000d96:	fa04 f403 	lsl.w	r4, r4, r3
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x256>
 8000d9c:	eb1c 0202 	adds.w	r2, ip, r2
 8000da0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da4:	d22f      	bcs.n	8000e06 <__udivmoddi4+0x2ae>
 8000da6:	4291      	cmp	r1, r2
 8000da8:	d92d      	bls.n	8000e06 <__udivmoddi4+0x2ae>
 8000daa:	3d02      	subs	r5, #2
 8000dac:	4462      	add	r2, ip
 8000dae:	1a52      	subs	r2, r2, r1
 8000db0:	fbb2 f1f7 	udiv	r1, r2, r7
 8000db4:	fb07 2211 	mls	r2, r7, r1, r2
 8000db8:	b280      	uxth	r0, r0
 8000dba:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000dbe:	fb01 f20e 	mul.w	r2, r1, lr
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x280>
 8000dc6:	eb1c 0000 	adds.w	r0, ip, r0
 8000dca:	f101 38ff 	add.w	r8, r1, #4294967295
 8000dce:	d216      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000dd0:	4282      	cmp	r2, r0
 8000dd2:	d914      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000dd4:	3902      	subs	r1, #2
 8000dd6:	4460      	add	r0, ip
 8000dd8:	1a80      	subs	r0, r0, r2
 8000dda:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000dde:	e73a      	b.n	8000c56 <__udivmoddi4+0xfe>
 8000de0:	4631      	mov	r1, r6
 8000de2:	4630      	mov	r0, r6
 8000de4:	e70b      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000de6:	4671      	mov	r1, lr
 8000de8:	e6e9      	b.n	8000bbe <__udivmoddi4+0x66>
 8000dea:	4610      	mov	r0, r2
 8000dec:	e6fe      	b.n	8000bec <__udivmoddi4+0x94>
 8000dee:	454d      	cmp	r5, r9
 8000df0:	d2ab      	bcs.n	8000d4a <__udivmoddi4+0x1f2>
 8000df2:	ebb9 0802 	subs.w	r8, r9, r2
 8000df6:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000dfa:	3801      	subs	r0, #1
 8000dfc:	e7a5      	b.n	8000d4a <__udivmoddi4+0x1f2>
 8000dfe:	4641      	mov	r1, r8
 8000e00:	e7ea      	b.n	8000dd8 <__udivmoddi4+0x280>
 8000e02:	4603      	mov	r3, r0
 8000e04:	e796      	b.n	8000d34 <__udivmoddi4+0x1dc>
 8000e06:	4645      	mov	r5, r8
 8000e08:	e7d1      	b.n	8000dae <__udivmoddi4+0x256>
 8000e0a:	46d0      	mov	r8, sl
 8000e0c:	e77d      	b.n	8000d0a <__udivmoddi4+0x1b2>
 8000e0e:	4464      	add	r4, ip
 8000e10:	3802      	subs	r0, #2
 8000e12:	e749      	b.n	8000ca8 <__udivmoddi4+0x150>
 8000e14:	3d02      	subs	r5, #2
 8000e16:	4462      	add	r2, ip
 8000e18:	e731      	b.n	8000c7e <__udivmoddi4+0x126>
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e70a      	b.n	8000c34 <__udivmoddi4+0xdc>
 8000e1e:	4631      	mov	r1, r6
 8000e20:	e6ed      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000e22:	bf00      	nop

08000e24 <__aeabi_idiv0>:
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <JOYSTICK_axis_check_config>:
 * @brief Permet de vérifier le statut de l'axe spécifié en paramètre
 * @param pointeur sur une structure st_joystick_axis décrivant un axe
 * @return statut de l'axe
 */
static e_joystick_axis_status JOYSTICK_axis_check_config(st_joystick_axis * axis)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	if (ADC_getValue(axis->adc_channel) == -1)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	791b      	ldrb	r3, [r3, #4]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f000 fa91 	bl	800135c <ADC_getValue>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e40:	d103      	bne.n	8000e4a <JOYSTICK_axis_check_config+0x22>
	{
		axis->status = JOYSTICK_AXIS_ADC_ERROR;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2201      	movs	r2, #1
 8000e46:	70da      	strb	r2, [r3, #3]
 8000e48:	e016      	b.n	8000e78 <JOYSTICK_axis_check_config+0x50>
	}
	else if (axis->resolution < JOYSTICK_AXIS_RES_2b || axis->resolution > JOYSTICK_AXIS_RES_12b)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	795b      	ldrb	r3, [r3, #5]
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d903      	bls.n	8000e5a <JOYSTICK_axis_check_config+0x32>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	795b      	ldrb	r3, [r3, #5]
 8000e56:	2b0c      	cmp	r3, #12
 8000e58:	d903      	bls.n	8000e62 <JOYSTICK_axis_check_config+0x3a>
	{
		axis->status = JOYSTICK_AXIS_RES_ERROR;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2202      	movs	r2, #2
 8000e5e:	70da      	strb	r2, [r3, #3]
 8000e60:	e00a      	b.n	8000e78 <JOYSTICK_axis_check_config+0x50>
	}
	else if (axis->polarity > JOYSTICK_AXIS_POL_INVERTED)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	799b      	ldrb	r3, [r3, #6]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d903      	bls.n	8000e72 <JOYSTICK_axis_check_config+0x4a>
	{
		axis->status = JOYSTICK_AXIS_POL_ERROR;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2203      	movs	r2, #3
 8000e6e:	70da      	strb	r2, [r3, #3]
 8000e70:	e002      	b.n	8000e78 <JOYSTICK_axis_check_config+0x50>
	}
	else
	{
		axis->status = JOYSTICK_AXIS_STATUS_OK;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2200      	movs	r2, #0
 8000e76:	70da      	strb	r2, [r3, #3]
	}

	return axis->status;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	78db      	ldrb	r3, [r3, #3]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <JOYSTICK_AXIS_get_value>:
/**
 * @brief Obtient la position sur l'axe passé en entrée
 * @param pointeur sur une structure st_joystick_axis décrivant un axe
 */
e_joystick_axis_status JOYSTICK_AXIS_get_value(st_joystick_axis * axis)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	axis->has_changed = 0;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2200      	movs	r2, #0
 8000e90:	709a      	strb	r2, [r3, #2]

	if (JOYSTICK_axis_check_config(axis) == JOYSTICK_AXIS_STATUS_OK)
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	f7ff ffc8 	bl	8000e28 <JOYSTICK_axis_check_config>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d131      	bne.n	8000f02 <JOYSTICK_AXIS_get_value+0x7e>
	{
		/* Sampling */

		uint16_t adc_value = ADC_getValue(axis->adc_channel);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	791b      	ldrb	r3, [r3, #4]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f000 fa5a 	bl	800135c <ADC_getValue>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	81bb      	strh	r3, [r7, #12]

		/* Conversion en valeur signée (moitié supérieure positive / moitié inférieure négative) */

		int16_t normalized_value = adc_value - (0x1 << (ADC_RESOLUTION_BITS - 1));
 8000eac:	89bb      	ldrh	r3, [r7, #12]
 8000eae:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	81fb      	strh	r3, [r7, #14]

		/* Downscaling */

		normalized_value >>= ADC_RESOLUTION_BITS - axis->resolution;
 8000eb6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	795b      	ldrb	r3, [r3, #5]
 8000ebe:	f1c3 030c 	rsb	r3, r3, #12
 8000ec2:	fa42 f303 	asr.w	r3, r2, r3
 8000ec6:	81fb      	strh	r3, [r7, #14]

		// Permet d'obtenir le même nombre de valeurs en négatif et en positif (+0 et -0)
		if (normalized_value < 0)
 8000ec8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	da03      	bge.n	8000ed8 <JOYSTICK_AXIS_get_value+0x54>
		{
			normalized_value += 1;
 8000ed0:	89fb      	ldrh	r3, [r7, #14]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	81fb      	strh	r3, [r7, #14]
		}

		/* Inversion de la polarité */

		if (axis->polarity == JOYSTICK_AXIS_POL_INVERTED)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	799b      	ldrb	r3, [r3, #6]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d103      	bne.n	8000ee8 <JOYSTICK_AXIS_get_value+0x64>
		{
			normalized_value = -normalized_value;
 8000ee0:	89fb      	ldrh	r3, [r7, #14]
 8000ee2:	425b      	negs	r3, r3
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	81fb      	strh	r3, [r7, #14]
		}

		/* Attribue la valeur finale */

		if (normalized_value != axis->value)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eee:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	d005      	beq.n	8000f02 <JOYSTICK_AXIS_get_value+0x7e>
		{
			axis->value = normalized_value;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	89fa      	ldrh	r2, [r7, #14]
 8000efa:	801a      	strh	r2, [r3, #0]
			axis->has_changed = 1;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2201      	movs	r2, #1
 8000f00:	709a      	strb	r2, [r3, #2]
		}
	}

	return axis->status;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	78db      	ldrb	r3, [r3, #3]
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
	...

08000f10 <CRC_init>:
/**
 * @func 	void CRC_init(void)
 * @brief	Initialise le module CRC
 **/
void CRC_init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
	hcrc.Instance = CRC;
 8000f14:	4b03      	ldr	r3, [pc, #12]	; (8000f24 <CRC_init+0x14>)
 8000f16:	4a04      	ldr	r2, [pc, #16]	; (8000f28 <CRC_init+0x18>)
 8000f18:	601a      	str	r2, [r3, #0]

	if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000f1a:	4802      	ldr	r0, [pc, #8]	; (8000f24 <CRC_init+0x14>)
 8000f1c:	f002 fc37 	bl	800378e <HAL_CRC_Init>
	{
		// Handle error ...
	}
}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	20000718 	.word	0x20000718
 8000f28:	40023000 	.word	0x40023000

08000f2c <CRC_calculate_from_8b>:
 * @param	buff* : buffer contenant les octets utiles
 * @param	length : taille du buffer
 * @return	uint32_t : résultat sur 32 bits
 **/
uint32_t CRC_calculate_from_8b(uint8_t* buff, uint16_t length)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b085      	sub	sp, #20
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	460b      	mov	r3, r1
 8000f36:	807b      	strh	r3, [r7, #2]
	uint32_t index = 0U;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60fb      	str	r3, [r7, #12]

	__HAL_LOCK(&hcrc);
 8000f3c:	4b19      	ldr	r3, [pc, #100]	; (8000fa4 <CRC_calculate_from_8b+0x78>)
 8000f3e:	791b      	ldrb	r3, [r3, #4]
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d101      	bne.n	8000f48 <CRC_calculate_from_8b+0x1c>
 8000f44:	2302      	movs	r3, #2
 8000f46:	e027      	b.n	8000f98 <CRC_calculate_from_8b+0x6c>
 8000f48:	4b16      	ldr	r3, [pc, #88]	; (8000fa4 <CRC_calculate_from_8b+0x78>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	711a      	strb	r2, [r3, #4]

	hcrc.State = HAL_CRC_STATE_BUSY;
 8000f4e:	4b15      	ldr	r3, [pc, #84]	; (8000fa4 <CRC_calculate_from_8b+0x78>)
 8000f50:	2202      	movs	r2, #2
 8000f52:	715a      	strb	r2, [r3, #5]

	__HAL_CRC_DR_RESET(&hcrc);
 8000f54:	4b13      	ldr	r3, [pc, #76]	; (8000fa4 <CRC_calculate_from_8b+0x78>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	689a      	ldr	r2, [r3, #8]
 8000f5a:	4b12      	ldr	r3, [pc, #72]	; (8000fa4 <CRC_calculate_from_8b+0x78>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f042 0201 	orr.w	r2, r2, #1
 8000f62:	609a      	str	r2, [r3, #8]

	for(index = 0U; index < length; index++)
 8000f64:	2300      	movs	r3, #0
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	e009      	b.n	8000f7e <CRC_calculate_from_8b+0x52>
	{
		hcrc.Instance->DR = (uint32_t)buff[index];
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	4413      	add	r3, r2
 8000f70:	781a      	ldrb	r2, [r3, #0]
 8000f72:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <CRC_calculate_from_8b+0x78>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	601a      	str	r2, [r3, #0]
	for(index = 0U; index < length; index++)
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	60fb      	str	r3, [r7, #12]
 8000f7e:	887b      	ldrh	r3, [r7, #2]
 8000f80:	68fa      	ldr	r2, [r7, #12]
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d3f1      	bcc.n	8000f6a <CRC_calculate_from_8b+0x3e>
	}

	hcrc.State = HAL_CRC_STATE_READY;
 8000f86:	4b07      	ldr	r3, [pc, #28]	; (8000fa4 <CRC_calculate_from_8b+0x78>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	715a      	strb	r2, [r3, #5]

	__HAL_UNLOCK(&hcrc);
 8000f8c:	4b05      	ldr	r3, [pc, #20]	; (8000fa4 <CRC_calculate_from_8b+0x78>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	711a      	strb	r2, [r3, #4]

	return hcrc.Instance->DR;
 8000f92:	4b04      	ldr	r3, [pc, #16]	; (8000fa4 <CRC_calculate_from_8b+0x78>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	681b      	ldr	r3, [r3, #0]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3714      	adds	r7, #20
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bc80      	pop	{r7}
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	20000718 	.word	0x20000718

08000fa8 <HAL_CRC_MspInit>:
 * @func 	void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
 * @brief	Permet de démarrer le module CRC
 * @param	crcHandle : gestionnaire de module CRC
 **/
void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a09      	ldr	r2, [pc, #36]	; (8000fdc <HAL_CRC_MspInit+0x34>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d10b      	bne.n	8000fd2 <HAL_CRC_MspInit+0x2a>
  {
    __HAL_RCC_CRC_CLK_ENABLE();
 8000fba:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <HAL_CRC_MspInit+0x38>)
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	4a08      	ldr	r2, [pc, #32]	; (8000fe0 <HAL_CRC_MspInit+0x38>)
 8000fc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fc4:	6153      	str	r3, [r2, #20]
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <HAL_CRC_MspInit+0x38>)
 8000fc8:	695b      	ldr	r3, [r3, #20]
 8000fca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
  }
}
 8000fd2:	bf00      	nop
 8000fd4:	3714      	adds	r7, #20
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr
 8000fdc:	40023000 	.word	0x40023000
 8000fe0:	40021000 	.word	0x40021000

08000fe4 <EMITTER_init>:
 * @brief	Permet d'initialiser le module d'émission
 * @param	uart_id : canal UART
 * @param	baudrate : vitesse en bauds/s
 **/
void EMITTER_init(uart_id_e uart_id, uint32_t baudrate)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	6039      	str	r1, [r7, #0]
 8000fee:	71fb      	strb	r3, [r7, #7]
	// Initialise le module CRC
	CRC_init();
 8000ff0:	f7ff ff8e 	bl	8000f10 <CRC_init>

	// Configure l'UART
	uart_channel = uart_id;
 8000ff4:	4a07      	ldr	r2, [pc, #28]	; (8001014 <EMITTER_init+0x30>)
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	7013      	strb	r3, [r2, #0]
	UART_init(uart_channel, baudrate);
 8000ffa:	4b06      	ldr	r3, [pc, #24]	; (8001014 <EMITTER_init+0x30>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	6839      	ldr	r1, [r7, #0]
 8001000:	4618      	mov	r0, r3
 8001002:	f001 f85d 	bl	80020c0 <UART_init>

	// Lève le flag d'initialisation
	init_flag = TRUE;
 8001006:	4b04      	ldr	r3, [pc, #16]	; (8001018 <EMITTER_init+0x34>)
 8001008:	2201      	movs	r2, #1
 800100a:	601a      	str	r2, [r3, #0]
}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20000724 	.word	0x20000724
 8001018:	20000720 	.word	0x20000720

0800101c <EMITTER_routine>:
 * @func 	void EMITTER_routine(e_data_refresh_state refresh)
 * @brief	Routine d'émission à appeler régulièrement
 * @param	refresh : indiques si les données à envoyées doivent être ré-actualisées
 **/
void EMITTER_routine(e_data_refresh_state refresh)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
	// Si le module n'est pas initialisé -> sortie
	if (init_flag == FALSE) return;
 8001026:	4b1b      	ldr	r3, [pc, #108]	; (8001094 <EMITTER_routine+0x78>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d02e      	beq.n	800108c <EMITTER_routine+0x70>

	if (refresh == DATA_TRANSMIT_REFRESHED_VALUES)
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d123      	bne.n	800107c <EMITTER_routine+0x60>
	{
		// Acquisition des valeurs de chaque axe
		JOYSTICK_AXIS_get_value(&X_axis);
 8001034:	4818      	ldr	r0, [pc, #96]	; (8001098 <EMITTER_routine+0x7c>)
 8001036:	f7ff ff25 	bl	8000e84 <JOYSTICK_AXIS_get_value>
		JOYSTICK_AXIS_get_value(&Y_axis);
 800103a:	4818      	ldr	r0, [pc, #96]	; (800109c <EMITTER_routine+0x80>)
 800103c:	f7ff ff22 	bl	8000e84 <JOYSTICK_AXIS_get_value>
		JOYSTICK_AXIS_get_value(&Z_axis);
 8001040:	4817      	ldr	r0, [pc, #92]	; (80010a0 <EMITTER_routine+0x84>)
 8001042:	f7ff ff1f 	bl	8000e84 <JOYSTICK_AXIS_get_value>

		// Stockage des valeurs dans l'union formant la trame
		data_frame.fields.x = (int8_t)X_axis.value;
 8001046:	4b14      	ldr	r3, [pc, #80]	; (8001098 <EMITTER_routine+0x7c>)
 8001048:	f9b3 3000 	ldrsh.w	r3, [r3]
 800104c:	b25a      	sxtb	r2, r3
 800104e:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <EMITTER_routine+0x88>)
 8001050:	701a      	strb	r2, [r3, #0]
		data_frame.fields.y = (int8_t)Y_axis.value;
 8001052:	4b12      	ldr	r3, [pc, #72]	; (800109c <EMITTER_routine+0x80>)
 8001054:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001058:	b25a      	sxtb	r2, r3
 800105a:	4b12      	ldr	r3, [pc, #72]	; (80010a4 <EMITTER_routine+0x88>)
 800105c:	705a      	strb	r2, [r3, #1]
		data_frame.fields.z = (int8_t)Z_axis.value;
 800105e:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <EMITTER_routine+0x84>)
 8001060:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001064:	b25a      	sxtb	r2, r3
 8001066:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <EMITTER_routine+0x88>)
 8001068:	709a      	strb	r2, [r3, #2]

		// Calcul du CRC
		data_frame.fields.crc16 = (CRC_calculate_from_8b(data_frame.bytes, 3) & 0xFFFF);
 800106a:	2103      	movs	r1, #3
 800106c:	480d      	ldr	r0, [pc, #52]	; (80010a4 <EMITTER_routine+0x88>)
 800106e:	f7ff ff5d 	bl	8000f2c <CRC_calculate_from_8b>
 8001072:	4603      	mov	r3, r0
 8001074:	b29a      	uxth	r2, r3
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <EMITTER_routine+0x88>)
 8001078:	f8a3 2003 	strh.w	r2, [r3, #3]
	}

	// Envoi de la trame sur le canal uart sélectionné
	UART_puts(uart_channel, data_frame.bytes, DATA_FRAME_SIZE);
 800107c:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <EMITTER_routine+0x8c>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2206      	movs	r2, #6
 8001082:	4908      	ldr	r1, [pc, #32]	; (80010a4 <EMITTER_routine+0x88>)
 8001084:	4618      	mov	r0, r3
 8001086:	f001 f9a7 	bl	80023d8 <UART_puts>
 800108a:	e000      	b.n	800108e <EMITTER_routine+0x72>
	if (init_flag == FALSE) return;
 800108c:	bf00      	nop
}
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000720 	.word	0x20000720
 8001098:	20000000 	.word	0x20000000
 800109c:	20000008 	.word	0x20000008
 80010a0:	20000010 	.word	0x20000010
 80010a4:	20000018 	.word	0x20000018
 80010a8:	20000724 	.word	0x20000724

080010ac <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
	if(t)
 80010b0:	4b06      	ldr	r3, [pc, #24]	; (80010cc <process_ms+0x20>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d004      	beq.n	80010c2 <process_ms+0x16>
		t--;
 80010b8:	4b04      	ldr	r3, [pc, #16]	; (80010cc <process_ms+0x20>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	3b01      	subs	r3, #1
 80010be:	4a03      	ldr	r2, [pc, #12]	; (80010cc <process_ms+0x20>)
 80010c0:	6013      	str	r3, [r2, #0]
}
 80010c2:	bf00      	nop
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bc80      	pop	{r7}
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	20000728 	.word	0x20000728

080010d0 <main>:


int main(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la première étape de la fonction main().
	HAL_Init();
 80010d6:	f001 fe19 	bl	8002d0c <HAL_Init>

	//Initialisation de l'UART1 à la vitesse de 4000 bauds/secondes (3.2kbits/s) PB6 : Tx  | PB7 : Rx.
	EMITTER_init(UART1_ID, 4000);
 80010da:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80010de:	2000      	movs	r0, #0
 80010e0:	f7ff ff80 	bl	8000fe4 <EMITTER_init>

	//Initialisation de l'UART2 à la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
	//Attention, les pins PA2 et PA3 ne sont pas reliées jusqu'au connecteur de la Nucleo.
	//Ces broches sont redirigées vers la sonde de débogage, la liaison UART étant ensuite encapsulée sur l'USB vers le PC de développement.
	UART_init(UART2_ID,115200);
 80010e4:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80010e8:	2001      	movs	r0, #1
 80010ea:	f000 ffe9 	bl	80020c0 <UART_init>

	//"Indique que les printf sortent vers le périphérique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 80010ee:	2201      	movs	r2, #1
 80010f0:	2101      	movs	r1, #1
 80010f2:	2001      	movs	r0, #1
 80010f4:	f000 fb9c 	bl	8001830 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80010f8:	2303      	movs	r3, #3
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	2300      	movs	r3, #0
 80010fe:	2201      	movs	r2, #1
 8001100:	2120      	movs	r1, #32
 8001102:	4810      	ldr	r0, [pc, #64]	; (8001144 <main+0x74>)
 8001104:	f000 fa4a 	bl	800159c <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8001108:	2303      	movs	r3, #3
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	2301      	movs	r3, #1
 800110e:	2200      	movs	r2, #0
 8001110:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001114:	480c      	ldr	r0, [pc, #48]	; (8001148 <main+0x78>)
 8001116:	f000 fa41 	bl	800159c <BSP_GPIO_PinCfg>

	// Initialisation du module ADC
	ADC_init();
 800111a:	f000 f87b 	bl	8001214 <ADC_init>

	//On ajoute la fonction process_ms à la liste des fonctions appelées automatiquement chaque ms par la routine d'interruption du périphérique SYSTICK
	Systick_add_callback_function(&process_ms);
 800111e:	480b      	ldr	r0, [pc, #44]	; (800114c <main+0x7c>)
 8001120:	f001 fdca 	bl	8002cb8 <Systick_add_callback_function>

	while(1)
	{
		if(!t)
 8001124:	4b0a      	ldr	r3, [pc, #40]	; (8001150 <main+0x80>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d1fb      	bne.n	8001124 <main+0x54>
		{
			// Recharge le compteur
			t = REFRESH_RATE_40_Hz;
 800112c:	4b08      	ldr	r3, [pc, #32]	; (8001150 <main+0x80>)
 800112e:	2219      	movs	r2, #25
 8001130:	601a      	str	r2, [r3, #0]

			// Toggle la led verte
			HAL_GPIO_TogglePin(LED_GREEN_GPIO, LED_GREEN_PIN);
 8001132:	2120      	movs	r1, #32
 8001134:	4803      	ldr	r0, [pc, #12]	; (8001144 <main+0x74>)
 8001136:	f002 ff2f 	bl	8003f98 <HAL_GPIO_TogglePin>

			// Envoie des valeurs par défaut sur l'UART1
			EMITTER_routine(DATA_TRANSMIT_REFRESHED_VALUES);
 800113a:	2001      	movs	r0, #1
 800113c:	f7ff ff6e 	bl	800101c <EMITTER_routine>
		if(!t)
 8001140:	e7f0      	b.n	8001124 <main+0x54>
 8001142:	bf00      	nop
 8001144:	40010800 	.word	0x40010800
 8001148:	40011000 	.word	0x40011000
 800114c:	080010ad 	.word	0x080010ad
 8001150:	20000728 	.word	0x20000728

08001154 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'exécution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesurées (adc_converted_value)
 * @post	Chaque canal non utilisé comme analogique a un champ à -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numérique. Chaque canal non utilisé verra sa case à -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 800115a:	2300      	movs	r3, #0
 800115c:	73fb      	strb	r3, [r7, #15]
 800115e:	e006      	b.n	800116e <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	4a29      	ldr	r2, [pc, #164]	; (8001208 <PORTS_adc_init+0xb4>)
 8001164:	21ff      	movs	r1, #255	; 0xff
 8001166:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	3301      	adds	r3, #1
 800116c:	73fb      	strb	r3, [r7, #15]
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b12      	cmp	r3, #18
 8001172:	d9f5      	bls.n	8001160 <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001174:	2307      	movs	r3, #7
 8001176:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 8001178:	2300      	movs	r3, #0
 800117a:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 800117c:	2301      	movs	r3, #1
 800117e:	9300      	str	r3, [sp, #0]
 8001180:	2300      	movs	r3, #0
 8001182:	2203      	movs	r2, #3
 8001184:	2101      	movs	r1, #1
 8001186:	4821      	ldr	r0, [pc, #132]	; (800120c <PORTS_adc_init+0xb8>)
 8001188:	f000 fa08 	bl	800159c <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	b25a      	sxtb	r2, r3
 8001190:	4b1d      	ldr	r3, [pc, #116]	; (8001208 <PORTS_adc_init+0xb4>)
 8001192:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3301      	adds	r3, #1
 8001198:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 800119a:	2300      	movs	r3, #0
 800119c:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 800119e:	463b      	mov	r3, r7
 80011a0:	4619      	mov	r1, r3
 80011a2:	481b      	ldr	r0, [pc, #108]	; (8001210 <PORTS_adc_init+0xbc>)
 80011a4:	f001 fff0 	bl	8003188 <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 80011a8:	2301      	movs	r3, #1
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2300      	movs	r3, #0
 80011ae:	2203      	movs	r2, #3
 80011b0:	2102      	movs	r1, #2
 80011b2:	4816      	ldr	r0, [pc, #88]	; (800120c <PORTS_adc_init+0xb8>)
 80011b4:	f000 f9f2 	bl	800159c <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	b25a      	sxtb	r2, r3
 80011bc:	4b12      	ldr	r3, [pc, #72]	; (8001208 <PORTS_adc_init+0xb4>)
 80011be:	705a      	strb	r2, [r3, #1]
		sConfig.Rank++;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	3301      	adds	r3, #1
 80011c4:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_1;
 80011c6:	2301      	movs	r3, #1
 80011c8:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 80011ca:	463b      	mov	r3, r7
 80011cc:	4619      	mov	r1, r3
 80011ce:	4810      	ldr	r0, [pc, #64]	; (8001210 <PORTS_adc_init+0xbc>)
 80011d0:	f001 ffda 	bl	8003188 <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_3;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN4
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_4, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 80011d4:	2301      	movs	r3, #1
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	2300      	movs	r3, #0
 80011da:	2203      	movs	r2, #3
 80011dc:	2110      	movs	r1, #16
 80011de:	480b      	ldr	r0, [pc, #44]	; (800120c <PORTS_adc_init+0xb8>)
 80011e0:	f000 f9dc 	bl	800159c <BSP_GPIO_PinCfg>
		adc_id[ADC_4] = (int8_t)sConfig.Rank;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	b25a      	sxtb	r2, r3
 80011e8:	4b07      	ldr	r3, [pc, #28]	; (8001208 <PORTS_adc_init+0xb4>)
 80011ea:	711a      	strb	r2, [r3, #4]
		sConfig.Rank++;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3301      	adds	r3, #1
 80011f0:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_4;
 80011f2:	2304      	movs	r3, #4
 80011f4:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 80011f6:	463b      	mov	r3, r7
 80011f8:	4619      	mov	r1, r3
 80011fa:	4805      	ldr	r0, [pc, #20]	; (8001210 <PORTS_adc_init+0xbc>)
 80011fc:	f001 ffc4 	bl	8003188 <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_17;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif

}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000778 	.word	0x20000778
 800120c:	40010800 	.word	0x40010800
 8001210:	2000078c 	.word	0x2000078c

08001214 <ADC_init>:
 * @brief	Cette fonction initialise le périphérique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'exécution de cette fonction, des conversions analogiques sont menées en permanence par l'ADC... et mettent à jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 800121a:	4b4a      	ldr	r3, [pc, #296]	; (8001344 <ADC_init+0x130>)
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	4a49      	ldr	r2, [pc, #292]	; (8001344 <ADC_init+0x130>)
 8001220:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001224:	6193      	str	r3, [r2, #24]
 8001226:	4b47      	ldr	r3, [pc, #284]	; (8001344 <ADC_init+0x130>)
 8001228:	699b      	ldr	r3, [r3, #24]
 800122a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800122e:	60bb      	str	r3, [r7, #8]
 8001230:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8001232:	4b44      	ldr	r3, [pc, #272]	; (8001344 <ADC_init+0x130>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800123a:	4a42      	ldr	r2, [pc, #264]	; (8001344 <ADC_init+0x130>)
 800123c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001240:	6053      	str	r3, [r2, #4]

	//Déclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette période de mesure !)
 8001242:	2200      	movs	r2, #0
 8001244:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001248:	2002      	movs	r0, #2
 800124a:	f000 fcc5 	bl	8001bd8 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 800124e:	2002      	movs	r0, #2
 8001250:	f000 fe2e 	bl	8001eb0 <TIMER_get_phandler>
 8001254:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8001256:	2330      	movs	r3, #48	; 0x30
 8001258:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800125a:	2380      	movs	r3, #128	; 0x80
 800125c:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 800125e:	f107 030c 	add.w	r3, r7, #12
 8001262:	4619      	mov	r1, r3
 8001264:	6978      	ldr	r0, [r7, #20]
 8001266:	f003 fba9 	bl	80049bc <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 800126a:	2140      	movs	r1, #64	; 0x40
 800126c:	6978      	ldr	r0, [r7, #20]
 800126e:	f003 fb1c 	bl	80048aa <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001272:	4b35      	ldr	r3, [pc, #212]	; (8001348 <ADC_init+0x134>)
 8001274:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001278:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 800127a:	4b33      	ldr	r3, [pc, #204]	; (8001348 <ADC_init+0x134>)
 800127c:	4a33      	ldr	r2, [pc, #204]	; (800134c <ADC_init+0x138>)
 800127e:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8001280:	4b31      	ldr	r3, [pc, #196]	; (8001348 <ADC_init+0x134>)
 8001282:	2200      	movs	r2, #0
 8001284:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8001286:	4b30      	ldr	r3, [pc, #192]	; (8001348 <ADC_init+0x134>)
 8001288:	f44f 7280 	mov.w	r2, #256	; 0x100
 800128c:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 800128e:	4b2e      	ldr	r3, [pc, #184]	; (8001348 <ADC_init+0x134>)
 8001290:	2200      	movs	r2, #0
 8001292:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 8001294:	4b2c      	ldr	r3, [pc, #176]	; (8001348 <ADC_init+0x134>)
 8001296:	2203      	movs	r2, #3
 8001298:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 800129a:	4b2b      	ldr	r3, [pc, #172]	; (8001348 <ADC_init+0x134>)
 800129c:	2200      	movs	r2, #0
 800129e:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 80012a0:	4b29      	ldr	r3, [pc, #164]	; (8001348 <ADC_init+0x134>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 80012a6:	4828      	ldr	r0, [pc, #160]	; (8001348 <ADC_init+0x134>)
 80012a8:	f001 fd92 	bl	8002dd0 <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 80012ac:	f7ff ff52 	bl	8001154 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 80012b0:	4b24      	ldr	r3, [pc, #144]	; (8001344 <ADC_init+0x130>)
 80012b2:	695b      	ldr	r3, [r3, #20]
 80012b4:	4a23      	ldr	r2, [pc, #140]	; (8001344 <ADC_init+0x130>)
 80012b6:	f043 0301 	orr.w	r3, r3, #1
 80012ba:	6153      	str	r3, [r2, #20]
 80012bc:	4b21      	ldr	r3, [pc, #132]	; (8001344 <ADC_init+0x130>)
 80012be:	695b      	ldr	r3, [r3, #20]
 80012c0:	f003 0301 	and.w	r3, r3, #1
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 80012c8:	4b21      	ldr	r3, [pc, #132]	; (8001350 <ADC_init+0x13c>)
 80012ca:	4a22      	ldr	r2, [pc, #136]	; (8001354 <ADC_init+0x140>)
 80012cc:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 80012ce:	4b20      	ldr	r3, [pc, #128]	; (8001350 <ADC_init+0x13c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	629a      	str	r2, [r3, #40]	; 0x28
	hdma.XferErrorCallback = NULL;
 80012d4:	4b1e      	ldr	r3, [pc, #120]	; (8001350 <ADC_init+0x13c>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 80012da:	4b1d      	ldr	r3, [pc, #116]	; (8001350 <ADC_init+0x13c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au périphérique DMA qu'il doit copier des données d'un périphérique vers la mémoire.
 80012e0:	4b1b      	ldr	r3, [pc, #108]	; (8001350 <ADC_init+0x13c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des données n'est pas incrémentée (il se sert dans le même registre de l'ADC pour chaque nouvelle donnée)
 80012e6:	4b1a      	ldr	r3, [pc, #104]	; (8001350 <ADC_init+0x13c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des données est  incrémentée (il range les données en mémoire dans un tableau)
 80012ec:	4b18      	ldr	r3, [pc, #96]	; (8001350 <ADC_init+0x13c>)
 80012ee:	2280      	movs	r2, #128	; 0x80
 80012f0:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012f2:	4b17      	ldr	r3, [pc, #92]	; (8001350 <ADC_init+0x13c>)
 80012f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012f8:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80012fa:	4b15      	ldr	r3, [pc, #84]	; (8001350 <ADC_init+0x13c>)
 80012fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001300:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 8001302:	4b13      	ldr	r3, [pc, #76]	; (8001350 <ADC_init+0x13c>)
 8001304:	2220      	movs	r2, #32
 8001306:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8001308:	4b11      	ldr	r3, [pc, #68]	; (8001350 <ADC_init+0x13c>)
 800130a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800130e:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 8001310:	480f      	ldr	r0, [pc, #60]	; (8001350 <ADC_init+0x13c>)
 8001312:	f002 fa59 	bl	80037c8 <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 8001316:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <ADC_init+0x134>)
 8001318:	4a0d      	ldr	r2, [pc, #52]	; (8001350 <ADC_init+0x13c>)
 800131a:	621a      	str	r2, [r3, #32]
 800131c:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <ADC_init+0x13c>)
 800131e:	4a0a      	ldr	r2, [pc, #40]	; (8001348 <ADC_init+0x134>)
 8001320:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001322:	2200      	movs	r2, #0
 8001324:	2100      	movs	r1, #0
 8001326:	200b      	movs	r0, #11
 8001328:	f002 f9ef 	bl	800370a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption à chaque fin de remplissage DMA... décommentez cette ligne.
 800132c:	200b      	movs	r0, #11
 800132e:	f002 fa08 	bl	8003742 <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8001332:	2203      	movs	r2, #3
 8001334:	4908      	ldr	r1, [pc, #32]	; (8001358 <ADC_init+0x144>)
 8001336:	4804      	ldr	r0, [pc, #16]	; (8001348 <ADC_init+0x134>)
 8001338:	f001 fe2c 	bl	8002f94 <HAL_ADC_Start_DMA>

}
 800133c:	bf00      	nop
 800133e:	3718      	adds	r7, #24
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40021000 	.word	0x40021000
 8001348:	2000078c 	.word	0x2000078c
 800134c:	40012400 	.word	0x40012400
 8001350:	200007bc 	.word	0x200007bc
 8001354:	40020008 	.word	0x40020008
 8001358:	2000072c 	.word	0x2000072c

0800135c <ADC_getValue>:
* @param	channel : un canal de ADC_0 à ADC_15
* @retval 	un entier signé sur 16 bits, correspondant à la valeur demandée, pouvant aller de 0 à 4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas été initialisé (le define USE_ADCx correspondant est commenté)
*/
int16_t ADC_getValue(adc_id_e channel)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	4a0d      	ldr	r2, [pc, #52]	; (80013a0 <ADC_getValue+0x44>)
 800136a:	56d3      	ldrsb	r3, [r2, r3]
 800136c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001370:	d002      	beq.n	8001378 <ADC_getValue+0x1c>
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	2b12      	cmp	r3, #18
 8001376:	d907      	bls.n	8001388 <ADC_getValue+0x2c>
	{
		printf("Lecture de la valeur du canal analogique numérique %d : non utilisé ou non initialisé !\n", channel);
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	4619      	mov	r1, r3
 800137c:	4809      	ldr	r0, [pc, #36]	; (80013a4 <ADC_getValue+0x48>)
 800137e:	f004 fae3 	bl	8005948 <printf>
		return -1;
 8001382:	f04f 33ff 	mov.w	r3, #4294967295
 8001386:	e007      	b.n	8001398 <ADC_getValue+0x3c>
	}
	return (int16_t)adc_converted_value[adc_id[channel]];
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	4a05      	ldr	r2, [pc, #20]	; (80013a0 <ADC_getValue+0x44>)
 800138c:	56d3      	ldrsb	r3, [r2, r3]
 800138e:	461a      	mov	r2, r3
 8001390:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <ADC_getValue+0x4c>)
 8001392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001396:	b21b      	sxth	r3, r3
}
 8001398:	4618      	mov	r0, r3
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000778 	.word	0x20000778
 80013a4:	0800b5d8 	.word	0x0800b5d8
 80013a8:	2000072c 	.word	0x2000072c

080013ac <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 80013b0:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <DMA1_Channel1_IRQHandler+0x24>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 80013b6:	4807      	ldr	r0, [pc, #28]	; (80013d4 <DMA1_Channel1_IRQHandler+0x28>)
 80013b8:	f002 fb36 	bl	8003a28 <HAL_DMA_IRQHandler>
	if(callback_function)
 80013bc:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <DMA1_Channel1_IRQHandler+0x2c>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d002      	beq.n	80013ca <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 80013c4:	4b04      	ldr	r3, [pc, #16]	; (80013d8 <DMA1_Channel1_IRQHandler+0x2c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4798      	blx	r3
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000804 	.word	0x20000804
 80013d4:	200007bc 	.word	0x200007bc
 80013d8:	20000800 	.word	0x20000800

080013dc <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	2201      	movs	r2, #1
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 80013f0:	4b10      	ldr	r3, [pc, #64]	; (8001434 <EXTI_call+0x58>)
 80013f2:	695a      	ldr	r2, [r3, #20]
 80013f4:	89fb      	ldrh	r3, [r7, #14]
 80013f6:	4013      	ands	r3, r2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d016      	beq.n	800142a <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 80013fc:	4a0d      	ldr	r2, [pc, #52]	; (8001434 <EXTI_call+0x58>)
 80013fe:	89fb      	ldrh	r3, [r7, #14]
 8001400:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001402:	4b0d      	ldr	r3, [pc, #52]	; (8001438 <EXTI_call+0x5c>)
 8001404:	881a      	ldrh	r2, [r3, #0]
 8001406:	89fb      	ldrh	r3, [r7, #14]
 8001408:	4013      	ands	r3, r2
 800140a:	b29b      	uxth	r3, r3
 800140c:	2b00      	cmp	r3, #0
 800140e:	d00c      	beq.n	800142a <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	4a0a      	ldr	r2, [pc, #40]	; (800143c <EXTI_call+0x60>)
 8001414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d006      	beq.n	800142a <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	4a07      	ldr	r2, [pc, #28]	; (800143c <EXTI_call+0x60>)
 8001420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001424:	89fa      	ldrh	r2, [r7, #14]
 8001426:	4610      	mov	r0, r2
 8001428:	4798      	blx	r3
		}
	}
}
 800142a:	bf00      	nop
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40010400 	.word	0x40010400
 8001438:	20000848 	.word	0x20000848
 800143c:	20000808 	.word	0x20000808

08001440 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001444:	2000      	movs	r0, #0
 8001446:	f7ff ffc9 	bl	80013dc <EXTI_call>
}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}

0800144e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001452:	2001      	movs	r0, #1
 8001454:	f7ff ffc2 	bl	80013dc <EXTI_call>
}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}

0800145c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001460:	2002      	movs	r0, #2
 8001462:	f7ff ffbb 	bl	80013dc <EXTI_call>
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}

0800146a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 800146a:	b580      	push	{r7, lr}
 800146c:	af00      	add	r7, sp, #0
	EXTI_call(3);
 800146e:	2003      	movs	r0, #3
 8001470:	f7ff ffb4 	bl	80013dc <EXTI_call>
}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}

08001478 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	EXTI_call(4);
 800147c:	2004      	movs	r0, #4
 800147e:	f7ff ffad 	bl	80013dc <EXTI_call>
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}

08001486 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	af00      	add	r7, sp, #0
	EXTI_call(5);
 800148a:	2005      	movs	r0, #5
 800148c:	f7ff ffa6 	bl	80013dc <EXTI_call>
	EXTI_call(6);
 8001490:	2006      	movs	r0, #6
 8001492:	f7ff ffa3 	bl	80013dc <EXTI_call>
	EXTI_call(7);
 8001496:	2007      	movs	r0, #7
 8001498:	f7ff ffa0 	bl	80013dc <EXTI_call>
	EXTI_call(8);
 800149c:	2008      	movs	r0, #8
 800149e:	f7ff ff9d 	bl	80013dc <EXTI_call>
	EXTI_call(9);
 80014a2:	2009      	movs	r0, #9
 80014a4:	f7ff ff9a 	bl	80013dc <EXTI_call>
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}

080014ac <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80014b0:	200a      	movs	r0, #10
 80014b2:	f7ff ff93 	bl	80013dc <EXTI_call>
	EXTI_call(11);
 80014b6:	200b      	movs	r0, #11
 80014b8:	f7ff ff90 	bl	80013dc <EXTI_call>
	EXTI_call(12);
 80014bc:	200c      	movs	r0, #12
 80014be:	f7ff ff8d 	bl	80013dc <EXTI_call>
	EXTI_call(13);
 80014c2:	200d      	movs	r0, #13
 80014c4:	f7ff ff8a 	bl	80013dc <EXTI_call>
	EXTI_call(14);
 80014c8:	200e      	movs	r0, #14
 80014ca:	f7ff ff87 	bl	80013dc <EXTI_call>
	EXTI_call(15);
 80014ce:	200f      	movs	r0, #15
 80014d0:	f7ff ff84 	bl	80013dc <EXTI_call>
}
 80014d4:	bf00      	nop
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	b089      	sub	sp, #36	; 0x24
 80014dc:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 80014de:	4b2d      	ldr	r3, [pc, #180]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 80014e0:	699b      	ldr	r3, [r3, #24]
 80014e2:	4a2c      	ldr	r2, [pc, #176]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 80014e4:	f043 0304 	orr.w	r3, r3, #4
 80014e8:	6193      	str	r3, [r2, #24]
 80014ea:	4b2a      	ldr	r3, [pc, #168]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	f003 0304 	and.w	r3, r3, #4
 80014f2:	61bb      	str	r3, [r7, #24]
 80014f4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80014f6:	4b27      	ldr	r3, [pc, #156]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	4a26      	ldr	r2, [pc, #152]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 80014fc:	f043 0308 	orr.w	r3, r3, #8
 8001500:	6193      	str	r3, [r2, #24]
 8001502:	4b24      	ldr	r3, [pc, #144]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	f003 0308 	and.w	r3, r3, #8
 800150a:	617b      	str	r3, [r7, #20]
 800150c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800150e:	4b21      	ldr	r3, [pc, #132]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 8001510:	699b      	ldr	r3, [r3, #24]
 8001512:	4a20      	ldr	r2, [pc, #128]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 8001514:	f043 0310 	orr.w	r3, r3, #16
 8001518:	6193      	str	r3, [r2, #24]
 800151a:	4b1e      	ldr	r3, [pc, #120]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 800151c:	699b      	ldr	r3, [r3, #24]
 800151e:	f003 0310 	and.w	r3, r3, #16
 8001522:	613b      	str	r3, [r7, #16]
 8001524:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001526:	4b1b      	ldr	r3, [pc, #108]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	4a1a      	ldr	r2, [pc, #104]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 800152c:	f043 0320 	orr.w	r3, r3, #32
 8001530:	6193      	str	r3, [r2, #24]
 8001532:	4b18      	ldr	r3, [pc, #96]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	f003 0320 	and.w	r3, r3, #32
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800153e:	4b15      	ldr	r3, [pc, #84]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	4a14      	ldr	r2, [pc, #80]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 8001544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001548:	6193      	str	r3, [r2, #24]
 800154a:	4b12      	ldr	r3, [pc, #72]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001556:	4b0f      	ldr	r3, [pc, #60]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	4a0e      	ldr	r2, [pc, #56]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6193      	str	r3, [r2, #24]
 8001562:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <BSP_GPIO_Enable+0xbc>)
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarquée si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, réactivez ceci... mais éviter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui nécessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilisé)
 800156e:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <BSP_GPIO_Enable+0xc0>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	61fb      	str	r3, [r7, #28]
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800157a:	61fb      	str	r3, [r7, #28]
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001582:	61fb      	str	r3, [r7, #28]
 8001584:	4a04      	ldr	r2, [pc, #16]	; (8001598 <BSP_GPIO_Enable+0xc0>)
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	6053      	str	r3, [r2, #4]
#endif
}
 800158a:	bf00      	nop
 800158c:	3724      	adds	r7, #36	; 0x24
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	40021000 	.word	0x40021000
 8001598:	40010000 	.word	0x40010000

0800159c <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b088      	sub	sp, #32
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
 80015a8:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80015b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015b8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80015ba:	f107 0310 	add.w	r3, r7, #16
 80015be:	4619      	mov	r1, r3
 80015c0:	68f8      	ldr	r0, [r7, #12]
 80015c2:	f002 fb65 	bl	8003c90 <HAL_GPIO_Init>
}
 80015c6:	bf00      	nop
 80015c8:	3720      	adds	r7, #32
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
	...

080015d0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80015d4:	f3bf 8f4f 	dsb	sy
}
 80015d8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80015da:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <__NVIC_SystemReset+0x24>)
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80015e2:	4904      	ldr	r1, [pc, #16]	; (80015f4 <__NVIC_SystemReset+0x24>)
 80015e4:	4b04      	ldr	r3, [pc, #16]	; (80015f8 <__NVIC_SystemReset+0x28>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80015ea:	f3bf 8f4f 	dsb	sy
}
 80015ee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <__NVIC_SystemReset+0x20>
 80015f4:	e000ed00 	.word	0xe000ed00
 80015f8:	05fa0004 	.word	0x05fa0004

080015fc <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des périphériques GPIO
 8001600:	f7ff ff6a 	bl	80014d8 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas être correctement reset
	GPIOA->CRL = 0x44444444;
 8001604:	4b25      	ldr	r3, [pc, #148]	; (800169c <HAL_MspInit+0xa0>)
 8001606:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800160a:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 800160c:	4b23      	ldr	r3, [pc, #140]	; (800169c <HAL_MspInit+0xa0>)
 800160e:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001612:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8001614:	4b21      	ldr	r3, [pc, #132]	; (800169c <HAL_MspInit+0xa0>)
 8001616:	2200      	movs	r2, #0
 8001618:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 800161a:	4b20      	ldr	r3, [pc, #128]	; (800169c <HAL_MspInit+0xa0>)
 800161c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001620:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001622:	4b1f      	ldr	r3, [pc, #124]	; (80016a0 <HAL_MspInit+0xa4>)
 8001624:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001628:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 800162a:	4b1d      	ldr	r3, [pc, #116]	; (80016a0 <HAL_MspInit+0xa4>)
 800162c:	2200      	movs	r2, #0
 800162e:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8001630:	4b1b      	ldr	r3, [pc, #108]	; (80016a0 <HAL_MspInit+0xa4>)
 8001632:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001636:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001638:	4b19      	ldr	r3, [pc, #100]	; (80016a0 <HAL_MspInit+0xa4>)
 800163a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800163e:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001640:	4b18      	ldr	r3, [pc, #96]	; (80016a4 <HAL_MspInit+0xa8>)
 8001642:	2200      	movs	r2, #0
 8001644:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8001646:	4b17      	ldr	r3, [pc, #92]	; (80016a4 <HAL_MspInit+0xa8>)
 8001648:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800164c:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 800164e:	4b15      	ldr	r3, [pc, #84]	; (80016a4 <HAL_MspInit+0xa8>)
 8001650:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001654:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001656:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <HAL_MspInit+0xa8>)
 8001658:	2200      	movs	r2, #0
 800165a:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 800165c:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <HAL_MspInit+0xac>)
 800165e:	2200      	movs	r2, #0
 8001660:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8001662:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <HAL_MspInit+0xac>)
 8001664:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001668:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 800166a:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <HAL_MspInit+0xac>)
 800166c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001670:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8001672:	4b0d      	ldr	r3, [pc, #52]	; (80016a8 <HAL_MspInit+0xac>)
 8001674:	2200      	movs	r2, #0
 8001676:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8001678:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <HAL_MspInit+0xb0>)
 800167a:	2200      	movs	r2, #0
 800167c:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 800167e:	4b0b      	ldr	r3, [pc, #44]	; (80016ac <HAL_MspInit+0xb0>)
 8001680:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001684:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8001686:	4b09      	ldr	r3, [pc, #36]	; (80016ac <HAL_MspInit+0xb0>)
 8001688:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800168c:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 800168e:	4b07      	ldr	r3, [pc, #28]	; (80016ac <HAL_MspInit+0xb0>)
 8001690:	2200      	movs	r2, #0
 8001692:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8001694:	f000 f813 	bl	80016be <SYS_ClockConfig>
}
 8001698:	bf00      	nop
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40010800 	.word	0x40010800
 80016a0:	40010c00 	.word	0x40010c00
 80016a4:	40011000 	.word	0x40011000
 80016a8:	40011400 	.word	0x40011400
 80016ac:	40011800 	.word	0x40011800

080016b0 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016b4:	2003      	movs	r0, #3
 80016b6:	f002 f81d 	bl	80036f4 <HAL_NVIC_SetPriorityGrouping>
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}

080016be <SYS_ClockConfig>:
 * 	LSE (low speed external)		= désactivé
 * 	LSI (low speed internal)		= désactivé
 *
 */
void SYS_ClockConfig(void)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	b090      	sub	sp, #64	; 0x40
 80016c2:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 80016c4:	f107 0318 	add.w	r3, r7, #24
 80016c8:	2228      	movs	r2, #40	; 0x28
 80016ca:	2100      	movs	r1, #0
 80016cc:	4618      	mov	r0, r3
 80016ce:	f004 fa7f 	bl	8005bd0 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 80016d2:	2302      	movs	r3, #2
 80016d4:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80016d6:	2300      	movs	r3, #0
 80016d8:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 80016da:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80016de:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016e0:	2302      	movs	r3, #2
 80016e2:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016e4:	2310      	movs	r3, #16
 80016e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80016e8:	2301      	movs	r3, #1
 80016ea:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80016ec:	2300      	movs	r3, #0
 80016ee:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80016f0:	2300      	movs	r3, #0
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 80016f4:	f107 0318 	add.w	r3, r7, #24
 80016f8:	4618      	mov	r0, r3
 80016fa:	f002 fc65 	bl	8003fc8 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016fe:	2300      	movs	r3, #0
 8001700:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001702:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001706:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800170c:	2302      	movs	r3, #2
 800170e:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001710:	230f      	movs	r3, #15
 8001712:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001714:	1d3b      	adds	r3, r7, #4
 8001716:	2102      	movs	r1, #2
 8001718:	4618      	mov	r0, r3
 800171a:	f002 fed7 	bl	80044cc <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la fréquence d'horloge système.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 800171e:	f001 fa0d 	bl	8002b3c <SystemCoreClockUpdate>
}
 8001722:	bf00      	nop
 8001724:	3740      	adds	r7, #64	; 0x40
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
	...

0800172c <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001734:	2204      	movs	r2, #4
 8001736:	4902      	ldr	r1, [pc, #8]	; (8001740 <_exit+0x14>)
 8001738:	2001      	movs	r0, #1
 800173a:	f000 f8db 	bl	80018f4 <_write>
	while (1) {
 800173e:	e7fe      	b.n	800173e <_exit+0x12>
 8001740:	0800b634 	.word	0x0800b634

08001744 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001754:	605a      	str	r2, [r3, #4]
	return 0;
 8001756:	2300      	movs	r3, #0
}
 8001758:	4618      	mov	r0, r3
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	bc80      	pop	{r7}
 8001760:	4770      	bx	lr

08001762 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0
	return 1;
 8001766:	2301      	movs	r3, #1
}
 8001768:	4618      	mov	r0, r3
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr

08001770 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800177a:	f004 fa77 	bl	8005c6c <__errno>
 800177e:	4603      	mov	r3, r0
 8001780:	2216      	movs	r2, #22
 8001782:	601a      	str	r2, [r3, #0]
	return (-1);
 8001784:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001798:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <_sbrk+0x50>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d102      	bne.n	80017a6 <_sbrk+0x16>
		heap_end = &end;
 80017a0:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <_sbrk+0x50>)
 80017a2:	4a10      	ldr	r2, [pc, #64]	; (80017e4 <_sbrk+0x54>)
 80017a4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80017a6:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <_sbrk+0x50>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80017ac:	4b0c      	ldr	r3, [pc, #48]	; (80017e0 <_sbrk+0x50>)
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4413      	add	r3, r2
 80017b4:	466a      	mov	r2, sp
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d907      	bls.n	80017ca <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80017ba:	f004 fa57 	bl	8005c6c <__errno>
 80017be:	4603      	mov	r3, r0
 80017c0:	220c      	movs	r2, #12
 80017c2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80017c4:	f04f 33ff 	mov.w	r3, #4294967295
 80017c8:	e006      	b.n	80017d8 <_sbrk+0x48>
	}

	heap_end += incr;
 80017ca:	4b05      	ldr	r3, [pc, #20]	; (80017e0 <_sbrk+0x50>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4413      	add	r3, r2
 80017d2:	4a03      	ldr	r2, [pc, #12]	; (80017e0 <_sbrk+0x50>)
 80017d4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80017d6:	68fb      	ldr	r3, [r7, #12]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20000854 	.word	0x20000854
 80017e4:	20000fc0 	.word	0x20000fc0

080017e8 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80017f2:	f004 fa3b 	bl	8005c6c <__errno>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80017fc:	6838      	ldr	r0, [r7, #0]
 80017fe:	f7ff ffc7 	bl	8001790 <_sbrk>
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800180a:	d10b      	bne.n	8001824 <_sbrk_r+0x3c>
 800180c:	f004 fa2e 	bl	8005c6c <__errno>
 8001810:	4603      	mov	r3, r0
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d005      	beq.n	8001824 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001818:	f004 fa28 	bl	8005c6c <__errno>
 800181c:	4603      	mov	r3, r0
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	601a      	str	r2, [r3, #0]
  return ret;
 8001824:	68fb      	ldr	r3, [r7, #12]
}
 8001826:	4618      	mov	r0, r3
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
 800183a:	460b      	mov	r3, r1
 800183c:	71bb      	strb	r3, [r7, #6]
 800183e:	4613      	mov	r3, r2
 8001840:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001842:	4b08      	ldr	r3, [pc, #32]	; (8001864 <SYS_set_std_usart+0x34>)
 8001844:	4a08      	ldr	r2, [pc, #32]	; (8001868 <SYS_set_std_usart+0x38>)
 8001846:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001848:	4a08      	ldr	r2, [pc, #32]	; (800186c <SYS_set_std_usart+0x3c>)
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800184e:	4a08      	ldr	r2, [pc, #32]	; (8001870 <SYS_set_std_usart+0x40>)
 8001850:	79bb      	ldrb	r3, [r7, #6]
 8001852:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001854:	4a07      	ldr	r2, [pc, #28]	; (8001874 <SYS_set_std_usart+0x44>)
 8001856:	797b      	ldrb	r3, [r7, #5]
 8001858:	7013      	strb	r3, [r2, #0]
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr
 8001864:	20000850 	.word	0x20000850
 8001868:	e5e0e5e0 	.word	0xe5e0e5e0
 800186c:	2000084c 	.word	0x2000084c
 8001870:	2000084a 	.word	0x2000084a
 8001874:	2000084b 	.word	0x2000084b

08001878 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b088      	sub	sp, #32
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001884:	2300      	movs	r3, #0
 8001886:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d122      	bne.n	80018d4 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800188e:	2300      	movs	r3, #0
 8001890:	61fb      	str	r3, [r7, #28]
 8001892:	e01a      	b.n	80018ca <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001894:	bf00      	nop
 8001896:	4b16      	ldr	r3, [pc, #88]	; (80018f0 <_read+0x78>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f000 fce0 	bl	8002260 <UART_data_ready>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d0f7      	beq.n	8001896 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 80018a6:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <_read+0x78>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f000 fcf6 	bl	800229c <UART_get_next_byte>
 80018b0:	4603      	mov	r3, r0
 80018b2:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	1c5a      	adds	r2, r3, #1
 80018b8:	60ba      	str	r2, [r7, #8]
 80018ba:	7dfa      	ldrb	r2, [r7, #23]
 80018bc:	701a      	strb	r2, [r3, #0]
				num++;
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	3301      	adds	r3, #1
 80018c2:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	3301      	adds	r3, #1
 80018c8:	61fb      	str	r3, [r7, #28]
 80018ca:	69fa      	ldr	r2, [r7, #28]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	429a      	cmp	r2, r3
 80018d0:	dbe0      	blt.n	8001894 <_read+0x1c>
			}
			break;
 80018d2:	e007      	b.n	80018e4 <_read+0x6c>
		default:
			errno = EBADF;
 80018d4:	f004 f9ca 	bl	8005c6c <__errno>
 80018d8:	4603      	mov	r3, r0
 80018da:	2209      	movs	r2, #9
 80018dc:	601a      	str	r2, [r3, #0]
			return -1;
 80018de:	f04f 33ff 	mov.w	r3, #4294967295
 80018e2:	e000      	b.n	80018e6 <_read+0x6e>
	}
	return num;
 80018e4:	69bb      	ldr	r3, [r7, #24]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3720      	adds	r7, #32
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	2000084c 	.word	0x2000084c

080018f4 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2b01      	cmp	r3, #1
 8001904:	d003      	beq.n	800190e <_write+0x1a>
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2b02      	cmp	r3, #2
 800190a:	d014      	beq.n	8001936 <_write+0x42>
 800190c:	e027      	b.n	800195e <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 800190e:	2300      	movs	r3, #0
 8001910:	617b      	str	r3, [r7, #20]
 8001912:	e00b      	b.n	800192c <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8001914:	4b18      	ldr	r3, [pc, #96]	; (8001978 <_write+0x84>)
 8001916:	7818      	ldrb	r0, [r3, #0]
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	60ba      	str	r2, [r7, #8]
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	4619      	mov	r1, r3
 8001922:	f000 fd17 	bl	8002354 <UART_putc>
			for (n = 0; n < len; n++)
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	3301      	adds	r3, #1
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	697a      	ldr	r2, [r7, #20]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	429a      	cmp	r2, r3
 8001932:	dbef      	blt.n	8001914 <_write+0x20>
#endif
			}
			break;
 8001934:	e01b      	b.n	800196e <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
 800193a:	e00b      	b.n	8001954 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 800193c:	4b0f      	ldr	r3, [pc, #60]	; (800197c <_write+0x88>)
 800193e:	7818      	ldrb	r0, [r3, #0]
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	1c5a      	adds	r2, r3, #1
 8001944:	60ba      	str	r2, [r7, #8]
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	4619      	mov	r1, r3
 800194a:	f000 fd03 	bl	8002354 <UART_putc>
			for (n = 0; n < len; n++)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	3301      	adds	r3, #1
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697a      	ldr	r2, [r7, #20]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	429a      	cmp	r2, r3
 800195a:	dbef      	blt.n	800193c <_write+0x48>
#endif
			}
			break;
 800195c:	e007      	b.n	800196e <_write+0x7a>
		default:
			errno = EBADF;
 800195e:	f004 f985 	bl	8005c6c <__errno>
 8001962:	4603      	mov	r3, r0
 8001964:	2209      	movs	r2, #9
 8001966:	601a      	str	r2, [r3, #0]
			return -1;
 8001968:	f04f 33ff 	mov.w	r3, #4294967295
 800196c:	e000      	b.n	8001970 <_write+0x7c>
	}
	return len;
 800196e:	687b      	ldr	r3, [r7, #4]
}
 8001970:	4618      	mov	r0, r3
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	2000084a 	.word	0x2000084a
 800197c:	2000084b 	.word	0x2000084b

08001980 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001980:	b40f      	push	{r0, r1, r2, r3}
 8001982:	b580      	push	{r7, lr}
 8001984:	b0c2      	sub	sp, #264	; 0x108
 8001986:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001988:	f507 738a 	add.w	r3, r7, #276	; 0x114
 800198c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prépare la chaine à envoyer.
 8001990:	4638      	mov	r0, r7
 8001992:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001996:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800199a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800199e:	f004 f909 	bl	8005bb4 <vsnprintf>
 80019a2:	4603      	mov	r3, r0
 80019a4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 80019a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80019ac:	2bff      	cmp	r3, #255	; 0xff
 80019ae:	d902      	bls.n	80019b6 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 80019b0:	23ff      	movs	r3, #255	; 0xff
 80019b2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 80019b6:	463b      	mov	r3, r7
 80019b8:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 80019bc:	4619      	mov	r1, r3
 80019be:	2001      	movs	r0, #1
 80019c0:	f000 fd62 	bl	8002488 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 80019c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80019ce:	46bd      	mov	sp, r7
 80019d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80019d4:	b004      	add	sp, #16
 80019d6:	4770      	bx	lr

080019d8 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80019e2:	4b51      	ldr	r3, [pc, #324]	; (8001b28 <dump_trap_info+0x150>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a51      	ldr	r2, [pc, #324]	; (8001b2c <dump_trap_info+0x154>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d001      	beq.n	80019f0 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80019ec:	f7ff fdf0 	bl	80015d0 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80019f0:	f3ef 8305 	mrs	r3, IPSR
 80019f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80019f6:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	4619      	mov	r1, r3
 80019fc:	484c      	ldr	r0, [pc, #304]	; (8001b30 <dump_trap_info+0x158>)
 80019fe:	f7ff ffbf 	bl	8001980 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	f003 0308 	and.w	r3, r3, #8
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d003      	beq.n	8001a14 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001a0c:	4849      	ldr	r0, [pc, #292]	; (8001b34 <dump_trap_info+0x15c>)
 8001a0e:	f7ff ffb7 	bl	8001980 <dump_printf>
 8001a12:	e002      	b.n	8001a1a <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8001a14:	4848      	ldr	r0, [pc, #288]	; (8001b38 <dump_trap_info+0x160>)
 8001a16:	f7ff ffb3 	bl	8001980 <dump_printf>

	int offset, i;
	offset = 0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8001a1e:	4847      	ldr	r0, [pc, #284]	; (8001b3c <dump_trap_info+0x164>)
 8001a20:	f7ff ffae 	bl	8001980 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	6819      	ldr	r1, [r3, #0]
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	3301      	adds	r3, #1
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	4413      	add	r3, r2
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	4840      	ldr	r0, [pc, #256]	; (8001b40 <dump_trap_info+0x168>)
 8001a3e:	f7ff ff9f 	bl	8001980 <dump_printf>
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	3302      	adds	r3, #2
 8001a46:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	4413      	add	r3, r2
 8001a50:	6819      	ldr	r1, [r3, #0]
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	3301      	adds	r3, #1
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	4838      	ldr	r0, [pc, #224]	; (8001b44 <dump_trap_info+0x16c>)
 8001a62:	f7ff ff8d 	bl	8001980 <dump_printf>
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	3302      	adds	r3, #2
 8001a6a:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	1c5a      	adds	r2, r3, #1
 8001a70:	617a      	str	r2, [r7, #20]
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	4413      	add	r3, r2
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4832      	ldr	r0, [pc, #200]	; (8001b48 <dump_trap_info+0x170>)
 8001a7e:	f7ff ff7f 	bl	8001980 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	1c5a      	adds	r2, r3, #1
 8001a86:	617a      	str	r2, [r7, #20]
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4619      	mov	r1, r3
 8001a92:	482e      	ldr	r0, [pc, #184]	; (8001b4c <dump_trap_info+0x174>)
 8001a94:	f7ff ff74 	bl	8001980 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	1c5a      	adds	r2, r3, #1
 8001a9c:	617a      	str	r2, [r7, #20]
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4829      	ldr	r0, [pc, #164]	; (8001b50 <dump_trap_info+0x178>)
 8001aaa:	f7ff ff69 	bl	8001980 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	1c5a      	adds	r2, r3, #1
 8001ab2:	617a      	str	r2, [r7, #20]
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	4413      	add	r3, r2
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4619      	mov	r1, r3
 8001abe:	4825      	ldr	r0, [pc, #148]	; (8001b54 <dump_trap_info+0x17c>)
 8001ac0:	f7ff ff5e 	bl	8001980 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001ac4:	4824      	ldr	r0, [pc, #144]	; (8001b58 <dump_trap_info+0x180>)
 8001ac6:	f7ff ff5b 	bl	8001980 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	e019      	b.n	8001b04 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	f003 0303 	and.w	r3, r3, #3
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d105      	bne.n	8001ae8 <dump_trap_info+0x110>
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d002      	beq.n	8001ae8 <dump_trap_info+0x110>
			dump_printf("\n");
 8001ae2:	481e      	ldr	r0, [pc, #120]	; (8001b5c <dump_trap_info+0x184>)
 8001ae4:	f7ff ff4c 	bl	8001980 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	1c5a      	adds	r2, r3, #1
 8001aec:	617a      	str	r2, [r7, #20]
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	4413      	add	r3, r2
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4619      	mov	r1, r3
 8001af8:	4819      	ldr	r0, [pc, #100]	; (8001b60 <dump_trap_info+0x188>)
 8001afa:	f7ff ff41 	bl	8001980 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	3301      	adds	r3, #1
 8001b02:	613b      	str	r3, [r7, #16]
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	2b1f      	cmp	r3, #31
 8001b08:	dc06      	bgt.n	8001b18 <dump_trap_info+0x140>
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	4413      	add	r3, r2
 8001b12:	4a14      	ldr	r2, [pc, #80]	; (8001b64 <dump_trap_info+0x18c>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d3db      	bcc.n	8001ad0 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001b18:	4810      	ldr	r0, [pc, #64]	; (8001b5c <dump_trap_info+0x184>)
 8001b1a:	f7ff ff31 	bl	8001980 <dump_printf>
	dump_printf("END of Fault Handler\n");
 8001b1e:	4812      	ldr	r0, [pc, #72]	; (8001b68 <dump_trap_info+0x190>)
 8001b20:	f7ff ff2e 	bl	8001980 <dump_printf>
	while(1);
 8001b24:	e7fe      	b.n	8001b24 <dump_trap_info+0x14c>
 8001b26:	bf00      	nop
 8001b28:	20000850 	.word	0x20000850
 8001b2c:	e5e0e5e0 	.word	0xe5e0e5e0
 8001b30:	0800b678 	.word	0x0800b678
 8001b34:	0800b698 	.word	0x0800b698
 8001b38:	0800b6b0 	.word	0x0800b6b0
 8001b3c:	0800b6cc 	.word	0x0800b6cc
 8001b40:	0800b6e0 	.word	0x0800b6e0
 8001b44:	0800b700 	.word	0x0800b700
 8001b48:	0800b720 	.word	0x0800b720
 8001b4c:	0800b730 	.word	0x0800b730
 8001b50:	0800b744 	.word	0x0800b744
 8001b54:	0800b758 	.word	0x0800b758
 8001b58:	0800b76c 	.word	0x0800b76c
 8001b5c:	0800b77c 	.word	0x0800b77c
 8001b60:	0800b780 	.word	0x0800b780
 8001b64:	20005000 	.word	0x20005000
 8001b68:	0800b78c 	.word	0x0800b78c

08001b6c <BusFault_Handler>:

//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8001b6c:	f01e 0f04 	tst.w	lr, #4
 8001b70:	bf0c      	ite	eq
 8001b72:	f3ef 8008 	mrseq	r0, MSP
 8001b76:	f3ef 8009 	mrsne	r0, PSP
 8001b7a:	4671      	mov	r1, lr
 8001b7c:	f7ff bf2c 	b.w	80019d8 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001b80:	bf00      	nop
	...

08001b84 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001b88:	4802      	ldr	r0, [pc, #8]	; (8001b94 <NMI_Handler+0x10>)
 8001b8a:	f7ff fef9 	bl	8001980 <dump_printf>
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	0800b7a4 	.word	0x0800b7a4

08001b98 <SVC_Handler>:

void SVC_Handler(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001b9c:	4802      	ldr	r0, [pc, #8]	; (8001ba8 <SVC_Handler+0x10>)
 8001b9e:	f7ff feef 	bl	8001980 <dump_printf>
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	0800b7b8 	.word	0x0800b7b8

08001bac <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001bb0:	4802      	ldr	r0, [pc, #8]	; (8001bbc <DebugMon_Handler+0x10>)
 8001bb2:	f7ff fee5 	bl	8001980 <dump_printf>
}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	0800b7d8 	.word	0x0800b7d8

08001bc0 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001bc4:	4802      	ldr	r0, [pc, #8]	; (8001bd0 <PendSV_Handler+0x10>)
 8001bc6:	f7ff fedb 	bl	8001980 <dump_printf>
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	0800b7f4 	.word	0x0800b7f4
 8001bd4:	00000000 	.word	0x00000000

08001bd8 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activés, ses interruptions autorisées, et son décompte lancé.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8001bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bdc:	b096      	sub	sp, #88	; 0x58
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	4603      	mov	r3, r0
 8001be2:	6239      	str	r1, [r7, #32]
 8001be4:	61fa      	str	r2, [r7, #28]
 8001be6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	// On active l'horloge du timer demandé.
	switch(timer_id)
 8001bea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bee:	2b03      	cmp	r3, #3
 8001bf0:	d83e      	bhi.n	8001c70 <TIMER_run_us+0x98>
 8001bf2:	a201      	add	r2, pc, #4	; (adr r2, 8001bf8 <TIMER_run_us+0x20>)
 8001bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bf8:	08001c09 	.word	0x08001c09
 8001bfc:	08001c23 	.word	0x08001c23
 8001c00:	08001c3d 	.word	0x08001c3d
 8001c04:	08001c57 	.word	0x08001c57
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8001c08:	4ba5      	ldr	r3, [pc, #660]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	4aa4      	ldr	r2, [pc, #656]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c0e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c12:	6193      	str	r3, [r2, #24]
 8001c14:	4ba2      	ldr	r3, [pc, #648]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c1c:	637b      	str	r3, [r7, #52]	; 0x34
 8001c1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
			break;
 8001c20:	e027      	b.n	8001c72 <TIMER_run_us+0x9a>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8001c22:	4b9f      	ldr	r3, [pc, #636]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c24:	69db      	ldr	r3, [r3, #28]
 8001c26:	4a9e      	ldr	r2, [pc, #632]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c28:	f043 0301 	orr.w	r3, r3, #1
 8001c2c:	61d3      	str	r3, [r2, #28]
 8001c2e:	4b9c      	ldr	r3, [pc, #624]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c30:	69db      	ldr	r3, [r3, #28]
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	633b      	str	r3, [r7, #48]	; 0x30
 8001c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
			break;
 8001c3a:	e01a      	b.n	8001c72 <TIMER_run_us+0x9a>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8001c3c:	4b98      	ldr	r3, [pc, #608]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c3e:	69db      	ldr	r3, [r3, #28]
 8001c40:	4a97      	ldr	r2, [pc, #604]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c42:	f043 0302 	orr.w	r3, r3, #2
 8001c46:	61d3      	str	r3, [r2, #28]
 8001c48:	4b95      	ldr	r3, [pc, #596]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c4a:	69db      	ldr	r3, [r3, #28]
 8001c4c:	f003 0302 	and.w	r3, r3, #2
 8001c50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
			break;
 8001c54:	e00d      	b.n	8001c72 <TIMER_run_us+0x9a>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8001c56:	4b92      	ldr	r3, [pc, #584]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	4a91      	ldr	r2, [pc, #580]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c5c:	f043 0304 	orr.w	r3, r3, #4
 8001c60:	61d3      	str	r3, [r2, #28]
 8001c62:	4b8f      	ldr	r3, [pc, #572]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	f003 0304 	and.w	r3, r3, #4
 8001c6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
			break;
 8001c6e:	e000      	b.n	8001c72 <TIMER_run_us+0x9a>
		default:
			break;
 8001c70:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance à notre gestionnaire (Handle)
 8001c72:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001c76:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
 8001c7a:	4b8a      	ldr	r3, [pc, #552]	; (8001ea4 <TIMER_run_us+0x2cc>)
 8001c7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001c80:	4a89      	ldr	r2, [pc, #548]	; (8001ea8 <TIMER_run_us+0x2d0>)
 8001c82:	0183      	lsls	r3, r0, #6
 8001c84:	4413      	add	r3, r2
 8001c86:	6019      	str	r1, [r3, #0]

	//On détermine la fréquence des évènements comptés par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8001c88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d10d      	bne.n	8001cac <TIMER_run_us+0xd4>
	{
		//Fréquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8001c90:	f002 fd82 	bl	8004798 <HAL_RCC_GetPCLK2Freq>
 8001c94:	6578      	str	r0, [r7, #84]	; 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001c96:	4b82      	ldr	r3, [pc, #520]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	0adb      	lsrs	r3, r3, #11
 8001c9c:	f003 0307 	and.w	r3, r3, #7
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d010      	beq.n	8001cc6 <TIMER_run_us+0xee>
			freq *= 2;
 8001ca4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	657b      	str	r3, [r7, #84]	; 0x54
 8001caa:	e00c      	b.n	8001cc6 <TIMER_run_us+0xee>
	}
	else
	{
		//Fréquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8001cac:	f002 fd60 	bl	8004770 <HAL_RCC_GetPCLK1Freq>
 8001cb0:	6578      	str	r0, [r7, #84]	; 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8001cb2:	4b7b      	ldr	r3, [pc, #492]	; (8001ea0 <TIMER_run_us+0x2c8>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	0a1b      	lsrs	r3, r3, #8
 8001cb8:	f003 0307 	and.w	r3, r3, #7
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d002      	beq.n	8001cc6 <TIMER_run_us+0xee>
			freq *= 2;
 8001cc0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	657b      	str	r3, [r7, #84]	; 0x54
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8001cc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001cc8:	2200      	movs	r2, #0
 8001cca:	613b      	str	r3, [r7, #16]
 8001ccc:	617a      	str	r2, [r7, #20]
 8001cce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001cd2:	a171      	add	r1, pc, #452	; (adr r1, 8001e98 <TIMER_run_us+0x2c0>)
 8001cd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001cd8:	f7fe fed6 	bl	8000a88 <__aeabi_ldivmod>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	469a      	mov	sl, r3
 8001cea:	4693      	mov	fp, r2
 8001cec:	4652      	mov	r2, sl
 8001cee:	465b      	mov	r3, fp
 8001cf0:	f04f 0000 	mov.w	r0, #0
 8001cf4:	f04f 0100 	mov.w	r1, #0
 8001cf8:	0159      	lsls	r1, r3, #5
 8001cfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cfe:	0150      	lsls	r0, r2, #5
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	ebb2 040a 	subs.w	r4, r2, sl
 8001d08:	eb63 050b 	sbc.w	r5, r3, fp
 8001d0c:	f04f 0200 	mov.w	r2, #0
 8001d10:	f04f 0300 	mov.w	r3, #0
 8001d14:	026b      	lsls	r3, r5, #9
 8001d16:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8001d1a:	0262      	lsls	r2, r4, #9
 8001d1c:	4614      	mov	r4, r2
 8001d1e:	461d      	mov	r5, r3
 8001d20:	eb14 080a 	adds.w	r8, r4, sl
 8001d24:	eb45 090b 	adc.w	r9, r5, fp
 8001d28:	f04f 0200 	mov.w	r2, #0
 8001d2c:	f04f 0300 	mov.w	r3, #0
 8001d30:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d34:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d38:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001d3c:	ebb2 0108 	subs.w	r1, r2, r8
 8001d40:	6039      	str	r1, [r7, #0]
 8001d42:	eb63 0309 	sbc.w	r3, r3, r9
 8001d46:	607b      	str	r3, [r7, #4]
 8001d48:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	eb12 020a 	adds.w	r2, r2, sl
 8001d52:	60ba      	str	r2, [r7, #8]
 8001d54:	4623      	mov	r3, r4
 8001d56:	eb43 030b 	adc.w	r3, r3, fp
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001d60:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d64:	f7fe fee0 	bl	8000b28 <__aeabi_uldivmod>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if(period > 65536)
 8001d70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001d74:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 8001d78:	f173 0300 	sbcs.w	r3, r3, #0
 8001d7c:	d32b      	bcc.n	8001dd6 <TIMER_run_us+0x1fe>
	{
		uint32_t prescaler = 1;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	647b      	str	r3, [r7, #68]	; 0x44
		while(period > 65536)
 8001d82:	e00e      	b.n	8001da2 <TIMER_run_us+0x1ca>
		{
			prescaler *= 2;
 8001d84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	647b      	str	r3, [r7, #68]	; 0x44
			period /= 2;
 8001d8a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	f04f 0300 	mov.w	r3, #0
 8001d96:	0842      	lsrs	r2, r0, #1
 8001d98:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001d9c:	084b      	lsrs	r3, r1, #1
 8001d9e:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		while(period > 65536)
 8001da2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001da6:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 8001daa:	f173 0300 	sbcs.w	r3, r3, #0
 8001dae:	d2e9      	bcs.n	8001d84 <TIMER_run_us+0x1ac>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit être enregistré avec un offset de -1.
 8001db0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001db4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001db6:	3a01      	subs	r2, #1
 8001db8:	493b      	ldr	r1, [pc, #236]	; (8001ea8 <TIMER_run_us+0x2d0>)
 8001dba:	019b      	lsls	r3, r3, #6
 8001dbc:	440b      	add	r3, r1
 8001dbe:	3304      	adds	r3, #4
 8001dc0:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 à period-1
 8001dc2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001dc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001dc8:	3a01      	subs	r2, #1
 8001dca:	4937      	ldr	r1, [pc, #220]	; (8001ea8 <TIMER_run_us+0x2d0>)
 8001dcc:	019b      	lsls	r3, r3, #6
 8001dce:	440b      	add	r3, r1
 8001dd0:	330c      	adds	r3, #12
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	e010      	b.n	8001df8 <TIMER_run_us+0x220>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8001dd6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001dda:	4a33      	ldr	r2, [pc, #204]	; (8001ea8 <TIMER_run_us+0x2d0>)
 8001ddc:	019b      	lsls	r3, r3, #6
 8001dde:	4413      	add	r3, r2
 8001de0:	3304      	adds	r3, #4
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8001de6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001de8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001dec:	3a01      	subs	r2, #1
 8001dee:	492e      	ldr	r1, [pc, #184]	; (8001ea8 <TIMER_run_us+0x2d0>)
 8001df0:	019b      	lsls	r3, r3, #6
 8001df2:	440b      	add	r3, r1
 8001df4:	330c      	adds	r3, #12
 8001df6:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001dfc:	4a2a      	ldr	r2, [pc, #168]	; (8001ea8 <TIMER_run_us+0x2d0>)
 8001dfe:	019b      	lsls	r3, r3, #6
 8001e00:	4413      	add	r3, r2
 8001e02:	3310      	adds	r3, #16
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e0c:	4a26      	ldr	r2, [pc, #152]	; (8001ea8 <TIMER_run_us+0x2d0>)
 8001e0e:	019b      	lsls	r3, r3, #6
 8001e10:	4413      	add	r3, r2
 8001e12:	3308      	adds	r3, #8
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]

	// On applique les paramètres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8001e18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e1c:	019b      	lsls	r3, r3, #6
 8001e1e:	4a22      	ldr	r2, [pc, #136]	; (8001ea8 <TIMER_run_us+0x2d0>)
 8001e20:	4413      	add	r3, r2
 8001e22:	4618      	mov	r0, r3
 8001e24:	f002 fcea 	bl	80047fc <HAL_TIM_Base_Init>

	if(enable_irq)
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d014      	beq.n	8001e58 <TIMER_run_us+0x280>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8001e2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 f8b8 	bl	8001fa8 <clear_it_status>
		// On fixe les priorités des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8001e38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e3c:	4a1b      	ldr	r2, [pc, #108]	; (8001eac <TIMER_run_us+0x2d4>)
 8001e3e:	56d3      	ldrsb	r3, [r2, r3]
 8001e40:	2201      	movs	r2, #1
 8001e42:	2104      	movs	r1, #4
 8001e44:	4618      	mov	r0, r3
 8001e46:	f001 fc60 	bl	800370a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8001e4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e4e:	4a17      	ldr	r2, [pc, #92]	; (8001eac <TIMER_run_us+0x2d4>)
 8001e50:	56d3      	ldrsb	r3, [r2, r3]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f001 fc75 	bl	8003742 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8001e58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e5c:	019b      	lsls	r3, r3, #6
 8001e5e:	4a12      	ldr	r2, [pc, #72]	; (8001ea8 <TIMER_run_us+0x2d0>)
 8001e60:	4413      	add	r3, r2
 8001e62:	4618      	mov	r0, r3
 8001e64:	f002 fcfe 	bl	8004864 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8001e68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e6c:	4a0e      	ldr	r2, [pc, #56]	; (8001ea8 <TIMER_run_us+0x2d0>)
 8001e6e:	019b      	lsls	r3, r3, #6
 8001e70:	4413      	add	r3, r2
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e7a:	490b      	ldr	r1, [pc, #44]	; (8001ea8 <TIMER_run_us+0x2d0>)
 8001e7c:	019b      	lsls	r3, r3, #6
 8001e7e:	440b      	add	r3, r1
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f042 0201 	orr.w	r2, r2, #1
 8001e86:	601a      	str	r2, [r3, #0]
}
 8001e88:	bf00      	nop
 8001e8a:	3758      	adds	r7, #88	; 0x58
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e92:	bf00      	nop
 8001e94:	f3af 8000 	nop.w
 8001e98:	d4a51000 	.word	0xd4a51000
 8001e9c:	000000e8 	.word	0x000000e8
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	20000020 	.word	0x20000020
 8001ea8:	20000858 	.word	0x20000858
 8001eac:	0800babc 	.word	0x0800babc

08001eb0 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Récupération de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	019b      	lsls	r3, r3, #6
 8001ebe:	4a03      	ldr	r2, [pc, #12]	; (8001ecc <TIMER_get_phandler+0x1c>)
 8001ec0:	4413      	add	r3, r2
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr
 8001ecc:	20000858 	.word	0x20000858

08001ed0 <TIMER1_user_handler_it>:

//L'attribut weak indique à l'éditeur de liens, lors de la compilation, que cette fonction sera ignorée s'il en existe une autre portant le même nom. Elle sera choisie par défaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur définie sa propre TIMER1_user_handler_it_1ms(), elle sera appelée
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0

}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr

08001edc <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0

}
 8001ee0:	bf00      	nop
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr

08001ee8 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0

}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr

08001f00 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8001f04:	4b07      	ldr	r3, [pc, #28]	; (8001f24 <TIM1_UP_IRQHandler+0x24>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d106      	bne.n	8001f20 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001f12:	4b04      	ldr	r3, [pc, #16]	; (8001f24 <TIM1_UP_IRQHandler+0x24>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f06f 0201 	mvn.w	r2, #1
 8001f1a:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8001f1c:	f7ff ffd8 	bl	8001ed0 <TIMER1_user_handler_it>
	}
}
 8001f20:	bf00      	nop
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20000858 	.word	0x20000858

08001f28 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8001f2c:	4b07      	ldr	r3, [pc, #28]	; (8001f4c <TIM2_IRQHandler+0x24>)
 8001f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d106      	bne.n	8001f48 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001f3a:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <TIM2_IRQHandler+0x24>)
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	f06f 0201 	mvn.w	r2, #1
 8001f42:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8001f44:	f7ff ffca 	bl	8001edc <TIMER2_user_handler_it>
	}
}
 8001f48:	bf00      	nop
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	20000858 	.word	0x20000858

08001f50 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8001f54:	4b08      	ldr	r3, [pc, #32]	; (8001f78 <TIM3_IRQHandler+0x28>)
 8001f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d107      	bne.n	8001f74 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001f64:	4b04      	ldr	r3, [pc, #16]	; (8001f78 <TIM3_IRQHandler+0x28>)
 8001f66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001f6a:	f06f 0201 	mvn.w	r2, #1
 8001f6e:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8001f70:	f7ff ffba 	bl	8001ee8 <TIMER3_user_handler_it>
	}
}
 8001f74:	bf00      	nop
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20000858 	.word	0x20000858

08001f7c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8001f80:	4b08      	ldr	r3, [pc, #32]	; (8001fa4 <TIM4_IRQHandler+0x28>)
 8001f82:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	f003 0301 	and.w	r3, r3, #1
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d107      	bne.n	8001fa0 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001f90:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <TIM4_IRQHandler+0x28>)
 8001f92:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001f96:	f06f 0201 	mvn.w	r2, #1
 8001f9a:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8001f9c:	f7ff ffaa 	bl	8001ef4 <TIMER4_user_handler_it>
	}
}
 8001fa0:	bf00      	nop
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	20000858 	.word	0x20000858

08001fa8 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquité
 */
void clear_it_status(timer_id_e timer_id){
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	4603      	mov	r3, r0
 8001fb0:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d825      	bhi.n	8002004 <clear_it_status+0x5c>
 8001fb8:	a201      	add	r2, pc, #4	; (adr r2, 8001fc0 <clear_it_status+0x18>)
 8001fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fbe:	bf00      	nop
 8001fc0:	08001fd1 	.word	0x08001fd1
 8001fc4:	08001fdd 	.word	0x08001fdd
 8001fc8:	08001fe9 	.word	0x08001fe9
 8001fcc:	08001ff7 	.word	0x08001ff7
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8001fd0:	4b0f      	ldr	r3, [pc, #60]	; (8002010 <clear_it_status+0x68>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f06f 0201 	mvn.w	r2, #1
 8001fd8:	611a      	str	r2, [r3, #16]
			break;
 8001fda:	e014      	b.n	8002006 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8001fdc:	4b0c      	ldr	r3, [pc, #48]	; (8002010 <clear_it_status+0x68>)
 8001fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe0:	f06f 0201 	mvn.w	r2, #1
 8001fe4:	611a      	str	r2, [r3, #16]
			break;
 8001fe6:	e00e      	b.n	8002006 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8001fe8:	4b09      	ldr	r3, [pc, #36]	; (8002010 <clear_it_status+0x68>)
 8001fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001fee:	f06f 0201 	mvn.w	r2, #1
 8001ff2:	611a      	str	r2, [r3, #16]
			break;
 8001ff4:	e007      	b.n	8002006 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001ff6:	4b06      	ldr	r3, [pc, #24]	; (8002010 <clear_it_status+0x68>)
 8001ff8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001ffc:	f06f 0201 	mvn.w	r2, #1
 8002000:	611a      	str	r2, [r3, #16]
			break;
 8002002:	e000      	b.n	8002006 <clear_it_status+0x5e>
		default:
			break;
 8002004:	bf00      	nop

	}
}
 8002006:	bf00      	nop
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	bc80      	pop	{r7}
 800200e:	4770      	bx	lr
 8002010:	20000858 	.word	0x20000858

08002014 <__NVIC_EnableIRQ>:
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800201e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002022:	2b00      	cmp	r3, #0
 8002024:	db0b      	blt.n	800203e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	f003 021f 	and.w	r2, r3, #31
 800202c:	4906      	ldr	r1, [pc, #24]	; (8002048 <__NVIC_EnableIRQ+0x34>)
 800202e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002032:	095b      	lsrs	r3, r3, #5
 8002034:	2001      	movs	r0, #1
 8002036:	fa00 f202 	lsl.w	r2, r0, r2
 800203a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr
 8002048:	e000e100 	.word	0xe000e100

0800204c <__NVIC_DisableIRQ>:
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205a:	2b00      	cmp	r3, #0
 800205c:	db12      	blt.n	8002084 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	f003 021f 	and.w	r2, r3, #31
 8002064:	490a      	ldr	r1, [pc, #40]	; (8002090 <__NVIC_DisableIRQ+0x44>)
 8002066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206a:	095b      	lsrs	r3, r3, #5
 800206c:	2001      	movs	r0, #1
 800206e:	fa00 f202 	lsl.w	r2, r0, r2
 8002072:	3320      	adds	r3, #32
 8002074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002078:	f3bf 8f4f 	dsb	sy
}
 800207c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800207e:	f3bf 8f6f 	isb	sy
}
 8002082:	bf00      	nop
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	bc80      	pop	{r7}
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	e000e100 	.word	0xe000e100

08002094 <__NVIC_SystemReset>:
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002098:	f3bf 8f4f 	dsb	sy
}
 800209c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800209e:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <__NVIC_SystemReset+0x24>)
 80020a0:	68db      	ldr	r3, [r3, #12]
 80020a2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80020a6:	4904      	ldr	r1, [pc, #16]	; (80020b8 <__NVIC_SystemReset+0x24>)
 80020a8:	4b04      	ldr	r3, [pc, #16]	; (80020bc <__NVIC_SystemReset+0x28>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80020ae:	f3bf 8f4f 	dsb	sy
}
 80020b2:	bf00      	nop
    __NOP();
 80020b4:	bf00      	nop
 80020b6:	e7fd      	b.n	80020b4 <__NVIC_SystemReset+0x20>
 80020b8:	e000ed00 	.word	0xe000ed00
 80020bc:	05fa0004 	.word	0x05fa0004

080020c0 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	4603      	mov	r3, r0
 80020c8:	6039      	str	r1, [r7, #0]
 80020ca:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020d2:	d806      	bhi.n	80020e2 <UART_init+0x22>
 80020d4:	4a56      	ldr	r2, [pc, #344]	; (8002230 <UART_init+0x170>)
 80020d6:	218a      	movs	r1, #138	; 0x8a
 80020d8:	4856      	ldr	r0, [pc, #344]	; (8002234 <UART_init+0x174>)
 80020da:	f003 fc35 	bl	8005948 <printf>
 80020de:	f7ff ffd9 	bl	8002094 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d906      	bls.n	80020f6 <UART_init+0x36>
 80020e8:	4a53      	ldr	r2, [pc, #332]	; (8002238 <UART_init+0x178>)
 80020ea:	218b      	movs	r1, #139	; 0x8b
 80020ec:	4851      	ldr	r0, [pc, #324]	; (8002234 <UART_init+0x174>)
 80020ee:	f003 fc2b 	bl	8005948 <printf>
 80020f2:	f7ff ffcf 	bl	8002094 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	4a50      	ldr	r2, [pc, #320]	; (800223c <UART_init+0x17c>)
 80020fa:	2100      	movs	r1, #0
 80020fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	4a4f      	ldr	r2, [pc, #316]	; (8002240 <UART_init+0x180>)
 8002104:	2100      	movs	r1, #0
 8002106:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002108:	79fb      	ldrb	r3, [r7, #7]
 800210a:	4a4e      	ldr	r2, [pc, #312]	; (8002244 <UART_init+0x184>)
 800210c:	2100      	movs	r1, #0
 800210e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002112:	79fa      	ldrb	r2, [r7, #7]
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	494c      	ldr	r1, [pc, #304]	; (8002248 <UART_init+0x188>)
 8002118:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800211c:	494b      	ldr	r1, [pc, #300]	; (800224c <UART_init+0x18c>)
 800211e:	019b      	lsls	r3, r3, #6
 8002120:	440b      	add	r3, r1
 8002122:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	4a49      	ldr	r2, [pc, #292]	; (800224c <UART_init+0x18c>)
 8002128:	019b      	lsls	r3, r3, #6
 800212a:	4413      	add	r3, r2
 800212c:	3304      	adds	r3, #4
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002132:	79fb      	ldrb	r3, [r7, #7]
 8002134:	4a45      	ldr	r2, [pc, #276]	; (800224c <UART_init+0x18c>)
 8002136:	019b      	lsls	r3, r3, #6
 8002138:	4413      	add	r3, r2
 800213a:	3308      	adds	r3, #8
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002140:	79fb      	ldrb	r3, [r7, #7]
 8002142:	4a42      	ldr	r2, [pc, #264]	; (800224c <UART_init+0x18c>)
 8002144:	019b      	lsls	r3, r3, #6
 8002146:	4413      	add	r3, r2
 8002148:	330c      	adds	r3, #12
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 800214e:	79fb      	ldrb	r3, [r7, #7]
 8002150:	4a3e      	ldr	r2, [pc, #248]	; (800224c <UART_init+0x18c>)
 8002152:	019b      	lsls	r3, r3, #6
 8002154:	4413      	add	r3, r2
 8002156:	3310      	adds	r3, #16
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	4a3b      	ldr	r2, [pc, #236]	; (800224c <UART_init+0x18c>)
 8002160:	019b      	lsls	r3, r3, #6
 8002162:	4413      	add	r3, r2
 8002164:	3318      	adds	r3, #24
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 800216a:	79fb      	ldrb	r3, [r7, #7]
 800216c:	4a37      	ldr	r2, [pc, #220]	; (800224c <UART_init+0x18c>)
 800216e:	019b      	lsls	r3, r3, #6
 8002170:	4413      	add	r3, r2
 8002172:	3314      	adds	r3, #20
 8002174:	220c      	movs	r2, #12
 8002176:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	4a34      	ldr	r2, [pc, #208]	; (800224c <UART_init+0x18c>)
 800217c:	019b      	lsls	r3, r3, #6
 800217e:	4413      	add	r3, r2
 8002180:	331c      	adds	r3, #28
 8002182:	2200      	movs	r2, #0
 8002184:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	019b      	lsls	r3, r3, #6
 800218a:	4a30      	ldr	r2, [pc, #192]	; (800224c <UART_init+0x18c>)
 800218c:	4413      	add	r3, r2
 800218e:	4618      	mov	r0, r3
 8002190:	f002 fc58 	bl	8004a44 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002194:	79fb      	ldrb	r3, [r7, #7]
 8002196:	4a2d      	ldr	r2, [pc, #180]	; (800224c <UART_init+0x18c>)
 8002198:	019b      	lsls	r3, r3, #6
 800219a:	4413      	add	r3, r2
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	79fb      	ldrb	r3, [r7, #7]
 80021a2:	492a      	ldr	r1, [pc, #168]	; (800224c <UART_init+0x18c>)
 80021a4:	019b      	lsls	r3, r3, #6
 80021a6:	440b      	add	r3, r1
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80021ae:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	4a27      	ldr	r2, [pc, #156]	; (8002250 <UART_init+0x190>)
 80021b4:	56d3      	ldrsb	r3, [r2, r3]
 80021b6:	2201      	movs	r2, #1
 80021b8:	2101      	movs	r1, #1
 80021ba:	4618      	mov	r0, r3
 80021bc:	f001 faa5 	bl	800370a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	4a23      	ldr	r2, [pc, #140]	; (8002250 <UART_init+0x190>)
 80021c4:	56d3      	ldrsb	r3, [r2, r3]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f001 fabb 	bl	8003742 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
 80021cc:	79fb      	ldrb	r3, [r7, #7]
 80021ce:	019b      	lsls	r3, r3, #6
 80021d0:	4a1e      	ldr	r2, [pc, #120]	; (800224c <UART_init+0x18c>)
 80021d2:	1898      	adds	r0, r3, r2
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	79fa      	ldrb	r2, [r7, #7]
 80021d8:	4919      	ldr	r1, [pc, #100]	; (8002240 <UART_init+0x180>)
 80021da:	5c8a      	ldrb	r2, [r1, r2]
 80021dc:	01db      	lsls	r3, r3, #7
 80021de:	4413      	add	r3, r2
 80021e0:	4a1c      	ldr	r2, [pc, #112]	; (8002254 <UART_init+0x194>)
 80021e2:	4413      	add	r3, r2
 80021e4:	2201      	movs	r2, #1
 80021e6:	4619      	mov	r1, r3
 80021e8:	f002 fcbd 	bl	8004b66 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80021ec:	4b1a      	ldr	r3, [pc, #104]	; (8002258 <UART_init+0x198>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6898      	ldr	r0, [r3, #8]
 80021f2:	2300      	movs	r3, #0
 80021f4:	2202      	movs	r2, #2
 80021f6:	2100      	movs	r1, #0
 80021f8:	f003 fbb8 	bl	800596c <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80021fc:	4b16      	ldr	r3, [pc, #88]	; (8002258 <UART_init+0x198>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	68d8      	ldr	r0, [r3, #12]
 8002202:	2300      	movs	r3, #0
 8002204:	2202      	movs	r2, #2
 8002206:	2100      	movs	r1, #0
 8002208:	f003 fbb0 	bl	800596c <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 800220c:	4b12      	ldr	r3, [pc, #72]	; (8002258 <UART_init+0x198>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6858      	ldr	r0, [r3, #4]
 8002212:	2300      	movs	r3, #0
 8002214:	2202      	movs	r2, #2
 8002216:	2100      	movs	r1, #0
 8002218:	f003 fba8 	bl	800596c <setvbuf>

	uart_initialized[uart_id] = TRUE;
 800221c:	79fb      	ldrb	r3, [r7, #7]
 800221e:	4a0f      	ldr	r2, [pc, #60]	; (800225c <UART_init+0x19c>)
 8002220:	2101      	movs	r1, #1
 8002222:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	0800b81c 	.word	0x0800b81c
 8002234:	0800b82c 	.word	0x0800b82c
 8002238:	0800b868 	.word	0x0800b868
 800223c:	20000b9c 	.word	0x20000b9c
 8002240:	20000b98 	.word	0x20000b98
 8002244:	20000ba8 	.word	0x20000ba8
 8002248:	20000030 	.word	0x20000030
 800224c:	20000958 	.word	0x20000958
 8002250:	0800bac0 	.word	0x0800bac0
 8002254:	20000a18 	.word	0x20000a18
 8002258:	20000588 	.word	0x20000588
 800225c:	20000bb4 	.word	0x20000bb4

08002260 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numéro de l'UART concerné :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800226a:	79fb      	ldrb	r3, [r7, #7]
 800226c:	2b02      	cmp	r3, #2
 800226e:	d906      	bls.n	800227e <UART_data_ready+0x1e>
 8002270:	4a07      	ldr	r2, [pc, #28]	; (8002290 <UART_data_ready+0x30>)
 8002272:	21cd      	movs	r1, #205	; 0xcd
 8002274:	4807      	ldr	r0, [pc, #28]	; (8002294 <UART_data_ready+0x34>)
 8002276:	f003 fb67 	bl	8005948 <printf>
 800227a:	f7ff ff0b 	bl	8002094 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 800227e:	79fb      	ldrb	r3, [r7, #7]
 8002280:	4a05      	ldr	r2, [pc, #20]	; (8002298 <UART_data_ready+0x38>)
 8002282:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002286:	4618      	mov	r0, r3
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	0800b868 	.word	0x0800b868
 8002294:	0800b82c 	.word	0x0800b82c
 8002298:	20000ba8 	.word	0x20000ba8

0800229c <UART_get_next_byte>:
 * @brief	Fonction permettant de récupérer le prochain caractère reçu dans le buffer.
 * @ret 	Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	4603      	mov	r3, r0
 80022a4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d906      	bls.n	80022ba <UART_get_next_byte+0x1e>
 80022ac:	4a22      	ldr	r2, [pc, #136]	; (8002338 <UART_get_next_byte+0x9c>)
 80022ae:	21d9      	movs	r1, #217	; 0xd9
 80022b0:	4822      	ldr	r0, [pc, #136]	; (800233c <UART_get_next_byte+0xa0>)
 80022b2:	f003 fb49 	bl	8005948 <printf>
 80022b6:	f7ff feed 	bl	8002094 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	4a20      	ldr	r2, [pc, #128]	; (8002340 <UART_get_next_byte+0xa4>)
 80022be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <UART_get_next_byte+0x2e>
		return 0;
 80022c6:	2300      	movs	r3, #0
 80022c8:	e031      	b.n	800232e <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80022ca:	79fa      	ldrb	r2, [r7, #7]
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	491d      	ldr	r1, [pc, #116]	; (8002344 <UART_get_next_byte+0xa8>)
 80022d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80022d4:	491c      	ldr	r1, [pc, #112]	; (8002348 <UART_get_next_byte+0xac>)
 80022d6:	01d2      	lsls	r2, r2, #7
 80022d8:	440a      	add	r2, r1
 80022da:	4413      	add	r3, r2
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	4a18      	ldr	r2, [pc, #96]	; (8002344 <UART_get_next_byte+0xa8>)
 80022e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e8:	1c5a      	adds	r2, r3, #1
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80022f0:	4914      	ldr	r1, [pc, #80]	; (8002344 <UART_get_next_byte+0xa8>)
 80022f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	4a14      	ldr	r2, [pc, #80]	; (800234c <UART_get_next_byte+0xb0>)
 80022fa:	56d3      	ldrsb	r3, [r2, r3]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff fea5 	bl	800204c <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8002302:	79fb      	ldrb	r3, [r7, #7]
 8002304:	4a12      	ldr	r2, [pc, #72]	; (8002350 <UART_get_next_byte+0xb4>)
 8002306:	5cd3      	ldrb	r3, [r2, r3]
 8002308:	4619      	mov	r1, r3
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	4a0d      	ldr	r2, [pc, #52]	; (8002344 <UART_get_next_byte+0xa8>)
 800230e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002312:	4299      	cmp	r1, r3
 8002314:	d104      	bne.n	8002320 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	4a09      	ldr	r2, [pc, #36]	; (8002340 <UART_get_next_byte+0xa4>)
 800231a:	2100      	movs	r1, #0
 800231c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002320:	79fb      	ldrb	r3, [r7, #7]
 8002322:	4a0a      	ldr	r2, [pc, #40]	; (800234c <UART_get_next_byte+0xb0>)
 8002324:	56d3      	ldrsb	r3, [r2, r3]
 8002326:	4618      	mov	r0, r3
 8002328:	f7ff fe74 	bl	8002014 <__NVIC_EnableIRQ>
	return ret;
 800232c:	7bfb      	ldrb	r3, [r7, #15]
}
 800232e:	4618      	mov	r0, r3
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	0800b868 	.word	0x0800b868
 800233c:	0800b82c 	.word	0x0800b82c
 8002340:	20000ba8 	.word	0x20000ba8
 8002344:	20000b9c 	.word	0x20000b9c
 8002348:	20000a18 	.word	0x20000a18
 800234c:	0800bac0 	.word	0x0800bac0
 8002350:	20000b98 	.word	0x20000b98

08002354 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	460a      	mov	r2, r1
 800235e:	71fb      	strb	r3, [r7, #7]
 8002360:	4613      	mov	r3, r2
 8002362:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002364:	79fb      	ldrb	r3, [r7, #7]
 8002366:	2b02      	cmp	r3, #2
 8002368:	d907      	bls.n	800237a <UART_putc+0x26>
 800236a:	4a16      	ldr	r2, [pc, #88]	; (80023c4 <UART_putc+0x70>)
 800236c:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8002370:	4815      	ldr	r0, [pc, #84]	; (80023c8 <UART_putc+0x74>)
 8002372:	f003 fae9 	bl	8005948 <printf>
 8002376:	f7ff fe8d 	bl	8002094 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 800237a:	79fb      	ldrb	r3, [r7, #7]
 800237c:	4a13      	ldr	r2, [pc, #76]	; (80023cc <UART_putc+0x78>)
 800237e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d019      	beq.n	80023ba <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002386:	79fb      	ldrb	r3, [r7, #7]
 8002388:	4a11      	ldr	r2, [pc, #68]	; (80023d0 <UART_putc+0x7c>)
 800238a:	56d3      	ldrsb	r3, [r2, r3]
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff fe5d 	bl	800204c <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	019b      	lsls	r3, r3, #6
 8002396:	4a0f      	ldr	r2, [pc, #60]	; (80023d4 <UART_putc+0x80>)
 8002398:	4413      	add	r3, r2
 800239a:	1db9      	adds	r1, r7, #6
 800239c:	2201      	movs	r2, #1
 800239e:	4618      	mov	r0, r3
 80023a0:	f002 fb9d 	bl	8004ade <HAL_UART_Transmit_IT>
 80023a4:	4603      	mov	r3, r0
 80023a6:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	4a09      	ldr	r2, [pc, #36]	; (80023d0 <UART_putc+0x7c>)
 80023ac:	56d3      	ldrsb	r3, [r2, r3]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7ff fe30 	bl	8002014 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d0e5      	beq.n	8002386 <UART_putc+0x32>
	}
}
 80023ba:	bf00      	nop
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	0800b868 	.word	0x0800b868
 80023c8:	0800b82c 	.word	0x0800b82c
 80023cc:	20000bb4 	.word	0x20000bb4
 80023d0:	0800bac0 	.word	0x0800bac0
 80023d4:	20000958 	.word	0x20000958

080023d8 <UART_puts>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	str : la chaine de caractère à envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_puts(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	4603      	mov	r3, r0
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
 80023e4:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef state;
	HAL_UART_StateTypeDef uart_state;
	assert(uart_id < UART_ID_NB);
 80023e6:	7bfb      	ldrb	r3, [r7, #15]
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d907      	bls.n	80023fc <UART_puts+0x24>
 80023ec:	4a21      	ldr	r2, [pc, #132]	; (8002474 <UART_puts+0x9c>)
 80023ee:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80023f2:	4821      	ldr	r0, [pc, #132]	; (8002478 <UART_puts+0xa0>)
 80023f4:	f003 faa8 	bl	8005948 <printf>
 80023f8:	f7ff fe4c 	bl	8002094 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80023fc:	7bfb      	ldrb	r3, [r7, #15]
 80023fe:	4a1f      	ldr	r2, [pc, #124]	; (800247c <UART_puts+0xa4>)
 8002400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d030      	beq.n	800246a <UART_puts+0x92>
	{
		if(!len)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d103      	bne.n	8002416 <UART_puts+0x3e>
			len = strlen((char*)str);
 800240e:	68b8      	ldr	r0, [r7, #8]
 8002410:	f7fd fe9e 	bl	8000150 <strlen>
 8002414:	6078      	str	r0, [r7, #4]
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002416:	7bfb      	ldrb	r3, [r7, #15]
 8002418:	4a19      	ldr	r2, [pc, #100]	; (8002480 <UART_puts+0xa8>)
 800241a:	56d3      	ldrsb	r3, [r2, r3]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff fe15 	bl	800204c <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], str, (uint16_t)len);
 8002422:	7bfb      	ldrb	r3, [r7, #15]
 8002424:	019b      	lsls	r3, r3, #6
 8002426:	4a17      	ldr	r2, [pc, #92]	; (8002484 <UART_puts+0xac>)
 8002428:	4413      	add	r3, r2
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	b292      	uxth	r2, r2
 800242e:	68b9      	ldr	r1, [r7, #8]
 8002430:	4618      	mov	r0, r3
 8002432:	f002 fb54 	bl	8004ade <HAL_UART_Transmit_IT>
 8002436:	4603      	mov	r3, r0
 8002438:	75fb      	strb	r3, [r7, #23]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800243a:	7bfb      	ldrb	r3, [r7, #15]
 800243c:	4a10      	ldr	r2, [pc, #64]	; (8002480 <UART_puts+0xa8>)
 800243e:	56d3      	ldrsb	r3, [r2, r3]
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff fde7 	bl	8002014 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002446:	7dfb      	ldrb	r3, [r7, #23]
 8002448:	2b02      	cmp	r3, #2
 800244a:	d0e4      	beq.n	8002416 <UART_puts+0x3e>

		do{
			uart_state = HAL_UART_GetState(&UART_HandleStructure[uart_id]);
 800244c:	7bfb      	ldrb	r3, [r7, #15]
 800244e:	019b      	lsls	r3, r3, #6
 8002450:	4a0c      	ldr	r2, [pc, #48]	; (8002484 <UART_puts+0xac>)
 8002452:	4413      	add	r3, r2
 8002454:	4618      	mov	r0, r3
 8002456:	f002 fcde 	bl	8004e16 <HAL_UART_GetState>
 800245a:	4603      	mov	r3, r0
 800245c:	75bb      	strb	r3, [r7, #22]
		}while(uart_state == HAL_UART_STATE_BUSY_TX || uart_state == HAL_UART_STATE_BUSY_TX_RX);	//Blocant.
 800245e:	7dbb      	ldrb	r3, [r7, #22]
 8002460:	2b21      	cmp	r3, #33	; 0x21
 8002462:	d0f3      	beq.n	800244c <UART_puts+0x74>
 8002464:	7dbb      	ldrb	r3, [r7, #22]
 8002466:	2b23      	cmp	r3, #35	; 0x23
 8002468:	d0f0      	beq.n	800244c <UART_puts+0x74>
	}
}
 800246a:	bf00      	nop
 800246c:	3718      	adds	r7, #24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	0800b868 	.word	0x0800b868
 8002478:	0800b82c 	.word	0x0800b82c
 800247c:	20000bb4 	.word	0x20000bb4
 8002480:	0800bac0 	.word	0x0800bac0
 8002484:	20000958 	.word	0x20000958

08002488 <UART_impolite_force_puts_on_uart>:

//ecriture impolie forcée bloquante sur l'UART (à utiliser en IT, en cas d'extrême recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002488:	b480      	push	{r7}
 800248a:	b087      	sub	sp, #28
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
 8002494:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8002496:	7bfb      	ldrb	r3, [r7, #15]
 8002498:	4a13      	ldr	r2, [pc, #76]	; (80024e8 <UART_impolite_force_puts_on_uart+0x60>)
 800249a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d01d      	beq.n	80024de <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
 80024a4:	4a11      	ldr	r2, [pc, #68]	; (80024ec <UART_impolite_force_puts_on_uart+0x64>)
 80024a6:	019b      	lsls	r3, r3, #6
 80024a8:	4413      	add	r3, r2
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80024ae:	2300      	movs	r3, #0
 80024b0:	617b      	str	r3, [r7, #20]
 80024b2:	e010      	b.n	80024d6 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80024b4:	bf00      	nop
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d0f9      	beq.n	80024b6 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 80024c2:	68ba      	ldr	r2, [r7, #8]
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	4413      	add	r3, r2
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	461a      	mov	r2, r3
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	3301      	adds	r3, #1
 80024d4:	617b      	str	r3, [r7, #20]
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d3ea      	bcc.n	80024b4 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 80024de:	bf00      	nop
 80024e0:	371c      	adds	r7, #28
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	20000bb4 	.word	0x20000bb4
 80024ec:	20000958 	.word	0x20000958

080024f0 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80024f4:	4802      	ldr	r0, [pc, #8]	; (8002500 <USART1_IRQHandler+0x10>)
 80024f6:	f002 fb8b 	bl	8004c10 <HAL_UART_IRQHandler>
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000958 	.word	0x20000958

08002504 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002508:	4802      	ldr	r0, [pc, #8]	; (8002514 <USART2_IRQHandler+0x10>)
 800250a:	f002 fb81 	bl	8004c10 <HAL_UART_IRQHandler>
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000998 	.word	0x20000998

08002518 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 800251c:	4802      	ldr	r0, [pc, #8]	; (8002528 <USART3_IRQHandler+0x10>)
 800251e:	f002 fb77 	bl	8004c10 <HAL_UART_IRQHandler>
}
 8002522:	bf00      	nop
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	200009d8 	.word	0x200009d8

0800252c <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appelée en interruption UART par le module HAL_UART.
 * @post	L'octet reçu est rangé dans le buffer correspondant.
 * @post	La réception en IT du prochain octet est ré-activée.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a24      	ldr	r2, [pc, #144]	; (80025cc <HAL_UART_RxCpltCallback+0xa0>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d102      	bne.n	8002544 <HAL_UART_RxCpltCallback+0x18>
 800253e:	2300      	movs	r3, #0
 8002540:	73fb      	strb	r3, [r7, #15]
 8002542:	e00e      	b.n	8002562 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a21      	ldr	r2, [pc, #132]	; (80025d0 <HAL_UART_RxCpltCallback+0xa4>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d102      	bne.n	8002554 <HAL_UART_RxCpltCallback+0x28>
 800254e:	2301      	movs	r3, #1
 8002550:	73fb      	strb	r3, [r7, #15]
 8002552:	e006      	b.n	8002562 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1e      	ldr	r2, [pc, #120]	; (80025d4 <HAL_UART_RxCpltCallback+0xa8>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d131      	bne.n	80025c2 <HAL_UART_RxCpltCallback+0x96>
 800255e:	2302      	movs	r3, #2
 8002560:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8002562:	7bfb      	ldrb	r3, [r7, #15]
 8002564:	4a1c      	ldr	r2, [pc, #112]	; (80025d8 <HAL_UART_RxCpltCallback+0xac>)
 8002566:	2101      	movs	r1, #1
 8002568:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Déplacement pointeur en écriture
 800256c:	7bfb      	ldrb	r3, [r7, #15]
 800256e:	4a1b      	ldr	r2, [pc, #108]	; (80025dc <HAL_UART_RxCpltCallback+0xb0>)
 8002570:	5cd3      	ldrb	r3, [r2, r3]
 8002572:	3301      	adds	r3, #1
 8002574:	425a      	negs	r2, r3
 8002576:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800257a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800257e:	bf58      	it	pl
 8002580:	4253      	negpl	r3, r2
 8002582:	7bfa      	ldrb	r2, [r7, #15]
 8002584:	b2d9      	uxtb	r1, r3
 8002586:	4b15      	ldr	r3, [pc, #84]	; (80025dc <HAL_UART_RxCpltCallback+0xb0>)
 8002588:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Réactivation de la réception d'un caractère
 800258a:	7bfb      	ldrb	r3, [r7, #15]
 800258c:	019b      	lsls	r3, r3, #6
 800258e:	4a14      	ldr	r2, [pc, #80]	; (80025e0 <HAL_UART_RxCpltCallback+0xb4>)
 8002590:	1898      	adds	r0, r3, r2
 8002592:	7bfb      	ldrb	r3, [r7, #15]
 8002594:	7bfa      	ldrb	r2, [r7, #15]
 8002596:	4911      	ldr	r1, [pc, #68]	; (80025dc <HAL_UART_RxCpltCallback+0xb0>)
 8002598:	5c8a      	ldrb	r2, [r1, r2]
 800259a:	01db      	lsls	r3, r3, #7
 800259c:	4413      	add	r3, r2
 800259e:	4a11      	ldr	r2, [pc, #68]	; (80025e4 <HAL_UART_RxCpltCallback+0xb8>)
 80025a0:	4413      	add	r3, r2
 80025a2:	2201      	movs	r2, #1
 80025a4:	4619      	mov	r1, r3
 80025a6:	f002 fade 	bl	8004b66 <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 80025aa:	7bfb      	ldrb	r3, [r7, #15]
 80025ac:	4a0e      	ldr	r2, [pc, #56]	; (80025e8 <HAL_UART_RxCpltCallback+0xbc>)
 80025ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d006      	beq.n	80025c4 <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 80025b6:	7bfb      	ldrb	r3, [r7, #15]
 80025b8:	4a0b      	ldr	r2, [pc, #44]	; (80025e8 <HAL_UART_RxCpltCallback+0xbc>)
 80025ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025be:	4798      	blx	r3
 80025c0:	e000      	b.n	80025c4 <HAL_UART_RxCpltCallback+0x98>
	else return;
 80025c2:	bf00      	nop
}
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40013800 	.word	0x40013800
 80025d0:	40004400 	.word	0x40004400
 80025d4:	40004800 	.word	0x40004800
 80025d8:	20000ba8 	.word	0x20000ba8
 80025dc:	20000b98 	.word	0x20000b98
 80025e0:	20000958 	.word	0x20000958
 80025e4:	20000a18 	.word	0x20000a18
 80025e8:	20000bc0 	.word	0x20000bc0

080025ec <HAL_UART_MspInit>:
 * @brief	Cette fonction est appelée par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numéro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilisé
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08c      	sub	sp, #48	; 0x30
 80025f0:	af02      	add	r7, sp, #8
 80025f2:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	22c0      	movs	r2, #192	; 0xc0
 80025fa:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2200      	movs	r2, #0
 8002602:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2200      	movs	r2, #0
 800260a:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2200      	movs	r2, #0
 8002612:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2200      	movs	r2, #0
 800261a:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2200      	movs	r2, #0
 8002622:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2200      	movs	r2, #0
 800262a:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a53      	ldr	r2, [pc, #332]	; (8002780 <HAL_UART_MspInit+0x194>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d142      	bne.n	80026bc <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8002636:	4b53      	ldr	r3, [pc, #332]	; (8002784 <HAL_UART_MspInit+0x198>)
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	4a52      	ldr	r2, [pc, #328]	; (8002784 <HAL_UART_MspInit+0x198>)
 800263c:	f043 0301 	orr.w	r3, r3, #1
 8002640:	6193      	str	r3, [r2, #24]
 8002642:	4b50      	ldr	r3, [pc, #320]	; (8002784 <HAL_UART_MspInit+0x198>)
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	623b      	str	r3, [r7, #32]
 800264c:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800264e:	4b4d      	ldr	r3, [pc, #308]	; (8002784 <HAL_UART_MspInit+0x198>)
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	4a4c      	ldr	r2, [pc, #304]	; (8002784 <HAL_UART_MspInit+0x198>)
 8002654:	f043 0308 	orr.w	r3, r3, #8
 8002658:	6193      	str	r3, [r2, #24]
 800265a:	4b4a      	ldr	r3, [pc, #296]	; (8002784 <HAL_UART_MspInit+0x198>)
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	61fb      	str	r3, [r7, #28]
 8002664:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8002666:	2303      	movs	r3, #3
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	2301      	movs	r3, #1
 800266c:	2202      	movs	r2, #2
 800266e:	2140      	movs	r1, #64	; 0x40
 8002670:	4845      	ldr	r0, [pc, #276]	; (8002788 <HAL_UART_MspInit+0x19c>)
 8002672:	f7fe ff93 	bl	800159c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002676:	2303      	movs	r3, #3
 8002678:	9300      	str	r3, [sp, #0]
 800267a:	2301      	movs	r3, #1
 800267c:	2200      	movs	r2, #0
 800267e:	2180      	movs	r1, #128	; 0x80
 8002680:	4841      	ldr	r0, [pc, #260]	; (8002788 <HAL_UART_MspInit+0x19c>)
 8002682:	f7fe ff8b 	bl	800159c <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8002686:	4b41      	ldr	r3, [pc, #260]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	627b      	str	r3, [r7, #36]	; 0x24
 800268c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002692:	627b      	str	r3, [r7, #36]	; 0x24
 8002694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002696:	f043 0304 	orr.w	r3, r3, #4
 800269a:	627b      	str	r3, [r7, #36]	; 0x24
 800269c:	4a3b      	ldr	r2, [pc, #236]	; (800278c <HAL_UART_MspInit+0x1a0>)
 800269e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a0:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80026a2:	4b38      	ldr	r3, [pc, #224]	; (8002784 <HAL_UART_MspInit+0x198>)
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	4a37      	ldr	r2, [pc, #220]	; (8002784 <HAL_UART_MspInit+0x198>)
 80026a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026ac:	6193      	str	r3, [r2, #24]
 80026ae:	4b35      	ldr	r3, [pc, #212]	; (8002784 <HAL_UART_MspInit+0x198>)
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026b6:	61bb      	str	r3, [r7, #24]
 80026b8:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80026ba:	e05c      	b.n	8002776 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a33      	ldr	r2, [pc, #204]	; (8002790 <HAL_UART_MspInit+0x1a4>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d128      	bne.n	8002718 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80026c6:	4b2f      	ldr	r3, [pc, #188]	; (8002784 <HAL_UART_MspInit+0x198>)
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	4a2e      	ldr	r2, [pc, #184]	; (8002784 <HAL_UART_MspInit+0x198>)
 80026cc:	f043 0304 	orr.w	r3, r3, #4
 80026d0:	6193      	str	r3, [r2, #24]
 80026d2:	4b2c      	ldr	r3, [pc, #176]	; (8002784 <HAL_UART_MspInit+0x198>)
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	f003 0304 	and.w	r3, r3, #4
 80026da:	617b      	str	r3, [r7, #20]
 80026dc:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80026de:	2303      	movs	r3, #3
 80026e0:	9300      	str	r3, [sp, #0]
 80026e2:	2301      	movs	r3, #1
 80026e4:	2202      	movs	r2, #2
 80026e6:	2104      	movs	r1, #4
 80026e8:	482a      	ldr	r0, [pc, #168]	; (8002794 <HAL_UART_MspInit+0x1a8>)
 80026ea:	f7fe ff57 	bl	800159c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80026ee:	2303      	movs	r3, #3
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	2301      	movs	r3, #1
 80026f4:	2200      	movs	r2, #0
 80026f6:	2108      	movs	r1, #8
 80026f8:	4826      	ldr	r0, [pc, #152]	; (8002794 <HAL_UART_MspInit+0x1a8>)
 80026fa:	f7fe ff4f 	bl	800159c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 80026fe:	4b21      	ldr	r3, [pc, #132]	; (8002784 <HAL_UART_MspInit+0x198>)
 8002700:	69db      	ldr	r3, [r3, #28]
 8002702:	4a20      	ldr	r2, [pc, #128]	; (8002784 <HAL_UART_MspInit+0x198>)
 8002704:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002708:	61d3      	str	r3, [r2, #28]
 800270a:	4b1e      	ldr	r3, [pc, #120]	; (8002784 <HAL_UART_MspInit+0x198>)
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002712:	613b      	str	r3, [r7, #16]
 8002714:	693b      	ldr	r3, [r7, #16]
}
 8002716:	e02e      	b.n	8002776 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a1e      	ldr	r2, [pc, #120]	; (8002798 <HAL_UART_MspInit+0x1ac>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d129      	bne.n	8002776 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002722:	4b18      	ldr	r3, [pc, #96]	; (8002784 <HAL_UART_MspInit+0x198>)
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	4a17      	ldr	r2, [pc, #92]	; (8002784 <HAL_UART_MspInit+0x198>)
 8002728:	f043 0308 	orr.w	r3, r3, #8
 800272c:	6193      	str	r3, [r2, #24]
 800272e:	4b15      	ldr	r3, [pc, #84]	; (8002784 <HAL_UART_MspInit+0x198>)
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	f003 0308 	and.w	r3, r3, #8
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800273a:	2303      	movs	r3, #3
 800273c:	9300      	str	r3, [sp, #0]
 800273e:	2301      	movs	r3, #1
 8002740:	2202      	movs	r2, #2
 8002742:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002746:	4810      	ldr	r0, [pc, #64]	; (8002788 <HAL_UART_MspInit+0x19c>)
 8002748:	f7fe ff28 	bl	800159c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800274c:	2303      	movs	r3, #3
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	2301      	movs	r3, #1
 8002752:	2200      	movs	r2, #0
 8002754:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002758:	480b      	ldr	r0, [pc, #44]	; (8002788 <HAL_UART_MspInit+0x19c>)
 800275a:	f7fe ff1f 	bl	800159c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 800275e:	4b09      	ldr	r3, [pc, #36]	; (8002784 <HAL_UART_MspInit+0x198>)
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	4a08      	ldr	r2, [pc, #32]	; (8002784 <HAL_UART_MspInit+0x198>)
 8002764:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002768:	61d3      	str	r3, [r2, #28]
 800276a:	4b06      	ldr	r3, [pc, #24]	; (8002784 <HAL_UART_MspInit+0x198>)
 800276c:	69db      	ldr	r3, [r3, #28]
 800276e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002772:	60bb      	str	r3, [r7, #8]
 8002774:	68bb      	ldr	r3, [r7, #8]
}
 8002776:	bf00      	nop
 8002778:	3728      	adds	r7, #40	; 0x28
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40013800 	.word	0x40013800
 8002784:	40021000 	.word	0x40021000
 8002788:	40010c00 	.word	0x40010c00
 800278c:	40010000 	.word	0x40010000
 8002790:	40004400 	.word	0x40004400
 8002794:	40010800 	.word	0x40010800
 8002798:	40004800 	.word	0x40004800

0800279c <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027a8:	2b08      	cmp	r3, #8
 80027aa:	d106      	bne.n	80027ba <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2222      	movs	r2, #34	; 0x22
 80027b6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr

080027c4 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <WWDG_IRQHandler+0x14>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4903      	ldr	r1, [pc, #12]	; (80027dc <WWDG_IRQHandler+0x18>)
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff f8d6 	bl	8001980 <dump_printf>
	while(1);
 80027d4:	e7fe      	b.n	80027d4 <WWDG_IRQHandler+0x10>
 80027d6:	bf00      	nop
 80027d8:	2000003c 	.word	0x2000003c
 80027dc:	0800b8f8 	.word	0x0800b8f8

080027e0 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80027e4:	4b03      	ldr	r3, [pc, #12]	; (80027f4 <PVD_IRQHandler+0x14>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4903      	ldr	r1, [pc, #12]	; (80027f8 <PVD_IRQHandler+0x18>)
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff f8c8 	bl	8001980 <dump_printf>
	while(1);
 80027f0:	e7fe      	b.n	80027f0 <PVD_IRQHandler+0x10>
 80027f2:	bf00      	nop
 80027f4:	2000003c 	.word	0x2000003c
 80027f8:	0800b900 	.word	0x0800b900

080027fc <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8002800:	4b03      	ldr	r3, [pc, #12]	; (8002810 <TAMPER_IRQHandler+0x14>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4903      	ldr	r1, [pc, #12]	; (8002814 <TAMPER_IRQHandler+0x18>)
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff f8ba 	bl	8001980 <dump_printf>
	while(1);
 800280c:	e7fe      	b.n	800280c <TAMPER_IRQHandler+0x10>
 800280e:	bf00      	nop
 8002810:	2000003c 	.word	0x2000003c
 8002814:	0800b904 	.word	0x0800b904

08002818 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 800281c:	4b03      	ldr	r3, [pc, #12]	; (800282c <RTC_IRQHandler+0x14>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4903      	ldr	r1, [pc, #12]	; (8002830 <RTC_IRQHandler+0x18>)
 8002822:	4618      	mov	r0, r3
 8002824:	f7ff f8ac 	bl	8001980 <dump_printf>
	while(1);
 8002828:	e7fe      	b.n	8002828 <RTC_IRQHandler+0x10>
 800282a:	bf00      	nop
 800282c:	2000003c 	.word	0x2000003c
 8002830:	0800b90c 	.word	0x0800b90c

08002834 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8002838:	4b03      	ldr	r3, [pc, #12]	; (8002848 <FLASH_IRQHandler+0x14>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4903      	ldr	r1, [pc, #12]	; (800284c <FLASH_IRQHandler+0x18>)
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff f89e 	bl	8001980 <dump_printf>
	while(1);
 8002844:	e7fe      	b.n	8002844 <FLASH_IRQHandler+0x10>
 8002846:	bf00      	nop
 8002848:	2000003c 	.word	0x2000003c
 800284c:	0800b910 	.word	0x0800b910

08002850 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002854:	4b03      	ldr	r3, [pc, #12]	; (8002864 <RCC_IRQHandler+0x14>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4903      	ldr	r1, [pc, #12]	; (8002868 <RCC_IRQHandler+0x18>)
 800285a:	4618      	mov	r0, r3
 800285c:	f7ff f890 	bl	8001980 <dump_printf>
	while(1);
 8002860:	e7fe      	b.n	8002860 <RCC_IRQHandler+0x10>
 8002862:	bf00      	nop
 8002864:	2000003c 	.word	0x2000003c
 8002868:	0800b918 	.word	0x0800b918

0800286c <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002870:	4b03      	ldr	r3, [pc, #12]	; (8002880 <DMA1_Channel2_IRQHandler+0x14>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4903      	ldr	r1, [pc, #12]	; (8002884 <DMA1_Channel2_IRQHandler+0x18>)
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff f882 	bl	8001980 <dump_printf>
	while(1);
 800287c:	e7fe      	b.n	800287c <DMA1_Channel2_IRQHandler+0x10>
 800287e:	bf00      	nop
 8002880:	2000003c 	.word	0x2000003c
 8002884:	0800b954 	.word	0x0800b954

08002888 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 800288c:	4b03      	ldr	r3, [pc, #12]	; (800289c <DMA1_Channel3_IRQHandler+0x14>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4903      	ldr	r1, [pc, #12]	; (80028a0 <DMA1_Channel3_IRQHandler+0x18>)
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff f874 	bl	8001980 <dump_printf>
	while(1);
 8002898:	e7fe      	b.n	8002898 <DMA1_Channel3_IRQHandler+0x10>
 800289a:	bf00      	nop
 800289c:	2000003c 	.word	0x2000003c
 80028a0:	0800b964 	.word	0x0800b964

080028a4 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 80028a8:	4b03      	ldr	r3, [pc, #12]	; (80028b8 <DMA1_Channel4_IRQHandler+0x14>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4903      	ldr	r1, [pc, #12]	; (80028bc <DMA1_Channel4_IRQHandler+0x18>)
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff f866 	bl	8001980 <dump_printf>
	while(1);
 80028b4:	e7fe      	b.n	80028b4 <DMA1_Channel4_IRQHandler+0x10>
 80028b6:	bf00      	nop
 80028b8:	2000003c 	.word	0x2000003c
 80028bc:	0800b974 	.word	0x0800b974

080028c0 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80028c4:	4b03      	ldr	r3, [pc, #12]	; (80028d4 <DMA1_Channel5_IRQHandler+0x14>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4903      	ldr	r1, [pc, #12]	; (80028d8 <DMA1_Channel5_IRQHandler+0x18>)
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7ff f858 	bl	8001980 <dump_printf>
	while(1);
 80028d0:	e7fe      	b.n	80028d0 <DMA1_Channel5_IRQHandler+0x10>
 80028d2:	bf00      	nop
 80028d4:	2000003c 	.word	0x2000003c
 80028d8:	0800b984 	.word	0x0800b984

080028dc <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80028e0:	4b03      	ldr	r3, [pc, #12]	; (80028f0 <DMA1_Channel6_IRQHandler+0x14>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4903      	ldr	r1, [pc, #12]	; (80028f4 <DMA1_Channel6_IRQHandler+0x18>)
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff f84a 	bl	8001980 <dump_printf>
	while(1);
 80028ec:	e7fe      	b.n	80028ec <DMA1_Channel6_IRQHandler+0x10>
 80028ee:	bf00      	nop
 80028f0:	2000003c 	.word	0x2000003c
 80028f4:	0800b994 	.word	0x0800b994

080028f8 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80028fc:	4b03      	ldr	r3, [pc, #12]	; (800290c <DMA1_Channel7_IRQHandler+0x14>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4903      	ldr	r1, [pc, #12]	; (8002910 <DMA1_Channel7_IRQHandler+0x18>)
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff f83c 	bl	8001980 <dump_printf>
	while(1);
 8002908:	e7fe      	b.n	8002908 <DMA1_Channel7_IRQHandler+0x10>
 800290a:	bf00      	nop
 800290c:	2000003c 	.word	0x2000003c
 8002910:	0800b9a4 	.word	0x0800b9a4

08002914 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8002918:	4b03      	ldr	r3, [pc, #12]	; (8002928 <ADC1_2_IRQHandler+0x14>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4903      	ldr	r1, [pc, #12]	; (800292c <ADC1_2_IRQHandler+0x18>)
 800291e:	4618      	mov	r0, r3
 8002920:	f7ff f82e 	bl	8001980 <dump_printf>
	while(1);
 8002924:	e7fe      	b.n	8002924 <ADC1_2_IRQHandler+0x10>
 8002926:	bf00      	nop
 8002928:	2000003c 	.word	0x2000003c
 800292c:	0800b9b4 	.word	0x0800b9b4

08002930 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8002934:	4b03      	ldr	r3, [pc, #12]	; (8002944 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4903      	ldr	r1, [pc, #12]	; (8002948 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff f820 	bl	8001980 <dump_printf>
	while(1);
 8002940:	e7fe      	b.n	8002940 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002942:	bf00      	nop
 8002944:	2000003c 	.word	0x2000003c
 8002948:	0800b9bc 	.word	0x0800b9bc

0800294c <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002950:	4b03      	ldr	r3, [pc, #12]	; (8002960 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4903      	ldr	r1, [pc, #12]	; (8002964 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff f812 	bl	8001980 <dump_printf>
	while(1);
 800295c:	e7fe      	b.n	800295c <USB_LP_CAN1_RX0_IRQHandler+0x10>
 800295e:	bf00      	nop
 8002960:	2000003c 	.word	0x2000003c
 8002964:	0800b9cc 	.word	0x0800b9cc

08002968 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 800296c:	4b03      	ldr	r3, [pc, #12]	; (800297c <CAN1_RX1_IRQHandler+0x14>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4903      	ldr	r1, [pc, #12]	; (8002980 <CAN1_RX1_IRQHandler+0x18>)
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff f804 	bl	8001980 <dump_printf>
	while(1);
 8002978:	e7fe      	b.n	8002978 <CAN1_RX1_IRQHandler+0x10>
 800297a:	bf00      	nop
 800297c:	2000003c 	.word	0x2000003c
 8002980:	0800b9dc 	.word	0x0800b9dc

08002984 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002988:	4b03      	ldr	r3, [pc, #12]	; (8002998 <CAN1_SCE_IRQHandler+0x14>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4903      	ldr	r1, [pc, #12]	; (800299c <CAN1_SCE_IRQHandler+0x18>)
 800298e:	4618      	mov	r0, r3
 8002990:	f7fe fff6 	bl	8001980 <dump_printf>
	while(1);
 8002994:	e7fe      	b.n	8002994 <CAN1_SCE_IRQHandler+0x10>
 8002996:	bf00      	nop
 8002998:	2000003c 	.word	0x2000003c
 800299c:	0800b9e8 	.word	0x0800b9e8

080029a0 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 80029a4:	4b03      	ldr	r3, [pc, #12]	; (80029b4 <TIM1_BRK_IRQHandler+0x14>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4903      	ldr	r1, [pc, #12]	; (80029b8 <TIM1_BRK_IRQHandler+0x18>)
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fe ffe8 	bl	8001980 <dump_printf>
	while(1);
 80029b0:	e7fe      	b.n	80029b0 <TIM1_BRK_IRQHandler+0x10>
 80029b2:	bf00      	nop
 80029b4:	2000003c 	.word	0x2000003c
 80029b8:	0800b9fc 	.word	0x0800b9fc

080029bc <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 80029c0:	4b03      	ldr	r3, [pc, #12]	; (80029d0 <TIM1_TRG_COM_IRQHandler+0x14>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4903      	ldr	r1, [pc, #12]	; (80029d4 <TIM1_TRG_COM_IRQHandler+0x18>)
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7fe ffda 	bl	8001980 <dump_printf>
	while(1);
 80029cc:	e7fe      	b.n	80029cc <TIM1_TRG_COM_IRQHandler+0x10>
 80029ce:	bf00      	nop
 80029d0:	2000003c 	.word	0x2000003c
 80029d4:	0800ba10 	.word	0x0800ba10

080029d8 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80029dc:	4b03      	ldr	r3, [pc, #12]	; (80029ec <TIM1_CC_IRQHandler+0x14>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4903      	ldr	r1, [pc, #12]	; (80029f0 <TIM1_CC_IRQHandler+0x18>)
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fe ffcc 	bl	8001980 <dump_printf>
	while(1);
 80029e8:	e7fe      	b.n	80029e8 <TIM1_CC_IRQHandler+0x10>
 80029ea:	bf00      	nop
 80029ec:	2000003c 	.word	0x2000003c
 80029f0:	0800ba20 	.word	0x0800ba20

080029f4 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80029f8:	4b03      	ldr	r3, [pc, #12]	; (8002a08 <I2C1_EV_IRQHandler+0x14>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4903      	ldr	r1, [pc, #12]	; (8002a0c <I2C1_EV_IRQHandler+0x18>)
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fe ffbe 	bl	8001980 <dump_printf>
	while(1);
 8002a04:	e7fe      	b.n	8002a04 <I2C1_EV_IRQHandler+0x10>
 8002a06:	bf00      	nop
 8002a08:	2000003c 	.word	0x2000003c
 8002a0c:	0800ba40 	.word	0x0800ba40

08002a10 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002a14:	4b03      	ldr	r3, [pc, #12]	; (8002a24 <I2C1_ER_IRQHandler+0x14>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4903      	ldr	r1, [pc, #12]	; (8002a28 <I2C1_ER_IRQHandler+0x18>)
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7fe ffb0 	bl	8001980 <dump_printf>
	while(1);
 8002a20:	e7fe      	b.n	8002a20 <I2C1_ER_IRQHandler+0x10>
 8002a22:	bf00      	nop
 8002a24:	2000003c 	.word	0x2000003c
 8002a28:	0800ba48 	.word	0x0800ba48

08002a2c <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002a30:	4b03      	ldr	r3, [pc, #12]	; (8002a40 <I2C2_EV_IRQHandler+0x14>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4903      	ldr	r1, [pc, #12]	; (8002a44 <I2C2_EV_IRQHandler+0x18>)
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fe ffa2 	bl	8001980 <dump_printf>
	while(1);
 8002a3c:	e7fe      	b.n	8002a3c <I2C2_EV_IRQHandler+0x10>
 8002a3e:	bf00      	nop
 8002a40:	2000003c 	.word	0x2000003c
 8002a44:	0800ba50 	.word	0x0800ba50

08002a48 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002a4c:	4b03      	ldr	r3, [pc, #12]	; (8002a5c <I2C2_ER_IRQHandler+0x14>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4903      	ldr	r1, [pc, #12]	; (8002a60 <I2C2_ER_IRQHandler+0x18>)
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7fe ff94 	bl	8001980 <dump_printf>
	while(1);
 8002a58:	e7fe      	b.n	8002a58 <I2C2_ER_IRQHandler+0x10>
 8002a5a:	bf00      	nop
 8002a5c:	2000003c 	.word	0x2000003c
 8002a60:	0800ba58 	.word	0x0800ba58

08002a64 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002a68:	4b03      	ldr	r3, [pc, #12]	; (8002a78 <SPI1_IRQHandler+0x14>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4903      	ldr	r1, [pc, #12]	; (8002a7c <SPI1_IRQHandler+0x18>)
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7fe ff86 	bl	8001980 <dump_printf>
	while(1);
 8002a74:	e7fe      	b.n	8002a74 <SPI1_IRQHandler+0x10>
 8002a76:	bf00      	nop
 8002a78:	2000003c 	.word	0x2000003c
 8002a7c:	0800ba60 	.word	0x0800ba60

08002a80 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002a84:	4b03      	ldr	r3, [pc, #12]	; (8002a94 <SPI2_IRQHandler+0x14>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4903      	ldr	r1, [pc, #12]	; (8002a98 <SPI2_IRQHandler+0x18>)
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7fe ff78 	bl	8001980 <dump_printf>
	while(1);
 8002a90:	e7fe      	b.n	8002a90 <SPI2_IRQHandler+0x10>
 8002a92:	bf00      	nop
 8002a94:	2000003c 	.word	0x2000003c
 8002a98:	0800ba68 	.word	0x0800ba68

08002a9c <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002aa0:	4b03      	ldr	r3, [pc, #12]	; (8002ab0 <RTC_Alarm_IRQHandler+0x14>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4903      	ldr	r1, [pc, #12]	; (8002ab4 <RTC_Alarm_IRQHandler+0x18>)
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7fe ff6a 	bl	8001980 <dump_printf>
	while(1);
 8002aac:	e7fe      	b.n	8002aac <RTC_Alarm_IRQHandler+0x10>
 8002aae:	bf00      	nop
 8002ab0:	2000003c 	.word	0x2000003c
 8002ab4:	0800ba94 	.word	0x0800ba94

08002ab8 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002abc:	4b03      	ldr	r3, [pc, #12]	; (8002acc <USBWakeUp_IRQHandler+0x14>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4903      	ldr	r1, [pc, #12]	; (8002ad0 <USBWakeUp_IRQHandler+0x18>)
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7fe ff5c 	bl	8001980 <dump_printf>
}
 8002ac8:	bf00      	nop
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	2000003c 	.word	0x2000003c
 8002ad0:	0800baa0 	.word	0x0800baa0

08002ad4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002ad8:	4b15      	ldr	r3, [pc, #84]	; (8002b30 <SystemInit+0x5c>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a14      	ldr	r2, [pc, #80]	; (8002b30 <SystemInit+0x5c>)
 8002ade:	f043 0301 	orr.w	r3, r3, #1
 8002ae2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002ae4:	4b12      	ldr	r3, [pc, #72]	; (8002b30 <SystemInit+0x5c>)
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	4911      	ldr	r1, [pc, #68]	; (8002b30 <SystemInit+0x5c>)
 8002aea:	4b12      	ldr	r3, [pc, #72]	; (8002b34 <SystemInit+0x60>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002af0:	4b0f      	ldr	r3, [pc, #60]	; (8002b30 <SystemInit+0x5c>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a0e      	ldr	r2, [pc, #56]	; (8002b30 <SystemInit+0x5c>)
 8002af6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002afa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002afe:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002b00:	4b0b      	ldr	r3, [pc, #44]	; (8002b30 <SystemInit+0x5c>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a0a      	ldr	r2, [pc, #40]	; (8002b30 <SystemInit+0x5c>)
 8002b06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b0a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002b0c:	4b08      	ldr	r3, [pc, #32]	; (8002b30 <SystemInit+0x5c>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	4a07      	ldr	r2, [pc, #28]	; (8002b30 <SystemInit+0x5c>)
 8002b12:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002b16:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002b18:	4b05      	ldr	r3, [pc, #20]	; (8002b30 <SystemInit+0x5c>)
 8002b1a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002b1e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002b20:	4b05      	ldr	r3, [pc, #20]	; (8002b38 <SystemInit+0x64>)
 8002b22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b26:	609a      	str	r2, [r3, #8]
#endif 
}
 8002b28:	bf00      	nop
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bc80      	pop	{r7}
 8002b2e:	4770      	bx	lr
 8002b30:	40021000 	.word	0x40021000
 8002b34:	f8ff0000 	.word	0xf8ff0000
 8002b38:	e000ed00 	.word	0xe000ed00

08002b3c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002b42:	2300      	movs	r3, #0
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	2300      	movs	r3, #0
 8002b48:	60bb      	str	r3, [r7, #8]
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002b4e:	4b2f      	ldr	r3, [pc, #188]	; (8002c0c <SystemCoreClockUpdate+0xd0>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f003 030c 	and.w	r3, r3, #12
 8002b56:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2b08      	cmp	r3, #8
 8002b5c:	d011      	beq.n	8002b82 <SystemCoreClockUpdate+0x46>
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2b08      	cmp	r3, #8
 8002b62:	d83a      	bhi.n	8002bda <SystemCoreClockUpdate+0x9e>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d003      	beq.n	8002b72 <SystemCoreClockUpdate+0x36>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2b04      	cmp	r3, #4
 8002b6e:	d004      	beq.n	8002b7a <SystemCoreClockUpdate+0x3e>
 8002b70:	e033      	b.n	8002bda <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002b72:	4b27      	ldr	r3, [pc, #156]	; (8002c10 <SystemCoreClockUpdate+0xd4>)
 8002b74:	4a27      	ldr	r2, [pc, #156]	; (8002c14 <SystemCoreClockUpdate+0xd8>)
 8002b76:	601a      	str	r2, [r3, #0]
      break;
 8002b78:	e033      	b.n	8002be2 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002b7a:	4b25      	ldr	r3, [pc, #148]	; (8002c10 <SystemCoreClockUpdate+0xd4>)
 8002b7c:	4a25      	ldr	r2, [pc, #148]	; (8002c14 <SystemCoreClockUpdate+0xd8>)
 8002b7e:	601a      	str	r2, [r3, #0]
      break;
 8002b80:	e02f      	b.n	8002be2 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002b82:	4b22      	ldr	r3, [pc, #136]	; (8002c0c <SystemCoreClockUpdate+0xd0>)
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002b8a:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002b8c:	4b1f      	ldr	r3, [pc, #124]	; (8002c0c <SystemCoreClockUpdate+0xd0>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b94:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	0c9b      	lsrs	r3, r3, #18
 8002b9a:	3302      	adds	r3, #2
 8002b9c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d106      	bne.n	8002bb2 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	4a1c      	ldr	r2, [pc, #112]	; (8002c18 <SystemCoreClockUpdate+0xdc>)
 8002ba8:	fb02 f303 	mul.w	r3, r2, r3
 8002bac:	4a18      	ldr	r2, [pc, #96]	; (8002c10 <SystemCoreClockUpdate+0xd4>)
 8002bae:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002bb0:	e017      	b.n	8002be2 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002bb2:	4b16      	ldr	r3, [pc, #88]	; (8002c0c <SystemCoreClockUpdate+0xd0>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d006      	beq.n	8002bcc <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	4a15      	ldr	r2, [pc, #84]	; (8002c18 <SystemCoreClockUpdate+0xdc>)
 8002bc2:	fb02 f303 	mul.w	r3, r2, r3
 8002bc6:	4a12      	ldr	r2, [pc, #72]	; (8002c10 <SystemCoreClockUpdate+0xd4>)
 8002bc8:	6013      	str	r3, [r2, #0]
      break;
 8002bca:	e00a      	b.n	8002be2 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	4a11      	ldr	r2, [pc, #68]	; (8002c14 <SystemCoreClockUpdate+0xd8>)
 8002bd0:	fb02 f303 	mul.w	r3, r2, r3
 8002bd4:	4a0e      	ldr	r2, [pc, #56]	; (8002c10 <SystemCoreClockUpdate+0xd4>)
 8002bd6:	6013      	str	r3, [r2, #0]
      break;
 8002bd8:	e003      	b.n	8002be2 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002bda:	4b0d      	ldr	r3, [pc, #52]	; (8002c10 <SystemCoreClockUpdate+0xd4>)
 8002bdc:	4a0d      	ldr	r2, [pc, #52]	; (8002c14 <SystemCoreClockUpdate+0xd8>)
 8002bde:	601a      	str	r2, [r3, #0]
      break;
 8002be0:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002be2:	4b0a      	ldr	r3, [pc, #40]	; (8002c0c <SystemCoreClockUpdate+0xd0>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	091b      	lsrs	r3, r3, #4
 8002be8:	f003 030f 	and.w	r3, r3, #15
 8002bec:	4a0b      	ldr	r2, [pc, #44]	; (8002c1c <SystemCoreClockUpdate+0xe0>)
 8002bee:	5cd3      	ldrb	r3, [r2, r3]
 8002bf0:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002bf2:	4b07      	ldr	r3, [pc, #28]	; (8002c10 <SystemCoreClockUpdate+0xd4>)
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8002bfc:	4a04      	ldr	r2, [pc, #16]	; (8002c10 <SystemCoreClockUpdate+0xd4>)
 8002bfe:	6013      	str	r3, [r2, #0]
}
 8002c00:	bf00      	nop
 8002c02:	3714      	adds	r7, #20
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bc80      	pop	{r7}
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	20000040 	.word	0x20000040
 8002c14:	007a1200 	.word	0x007a1200
 8002c18:	003d0900 	.word	0x003d0900
 8002c1c:	0800bac4 	.word	0x0800bac4

08002c20 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002c26:	2300      	movs	r3, #0
 8002c28:	71fb      	strb	r3, [r7, #7]
 8002c2a:	e007      	b.n	8002c3c <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002c2c:	79fb      	ldrb	r3, [r7, #7]
 8002c2e:	4a0b      	ldr	r2, [pc, #44]	; (8002c5c <Systick_init+0x3c>)
 8002c30:	2100      	movs	r1, #0
 8002c32:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	71fb      	strb	r3, [r7, #7]
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	2b0f      	cmp	r3, #15
 8002c40:	d9f4      	bls.n	8002c2c <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002c42:	2200      	movs	r2, #0
 8002c44:	2100      	movs	r1, #0
 8002c46:	f04f 30ff 	mov.w	r0, #4294967295
 8002c4a:	f000 fd5e 	bl	800370a <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002c4e:	4b04      	ldr	r3, [pc, #16]	; (8002c60 <Systick_init+0x40>)
 8002c50:	2201      	movs	r2, #1
 8002c52:	601a      	str	r2, [r3, #0]
}
 8002c54:	bf00      	nop
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	20000bcc 	.word	0x20000bcc
 8002c60:	20000c0c 	.word	0x20000c0c

08002c64 <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002c6a:	f000 f895 	bl	8002d98 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002c6e:	f000 fd82 	bl	8003776 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002c72:	4b0f      	ldr	r3, [pc, #60]	; (8002cb0 <SysTick_Handler+0x4c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <SysTick_Handler+0x1a>
		Systick_init();
 8002c7a:	f7ff ffd1 	bl	8002c20 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002c7e:	2300      	movs	r3, #0
 8002c80:	71fb      	strb	r3, [r7, #7]
 8002c82:	e00d      	b.n	8002ca0 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002c84:	79fb      	ldrb	r3, [r7, #7]
 8002c86:	4a0b      	ldr	r2, [pc, #44]	; (8002cb4 <SysTick_Handler+0x50>)
 8002c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d004      	beq.n	8002c9a <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	4a08      	ldr	r2, [pc, #32]	; (8002cb4 <SysTick_Handler+0x50>)
 8002c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c98:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	71fb      	strb	r3, [r7, #7]
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	2b0f      	cmp	r3, #15
 8002ca4:	d9ee      	bls.n	8002c84 <SysTick_Handler+0x20>
	}
}
 8002ca6:	bf00      	nop
 8002ca8:	bf00      	nop
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	20000c0c 	.word	0x20000c0c
 8002cb4:	20000bcc 	.word	0x20000bcc

08002cb8 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8002cc0:	4b10      	ldr	r3, [pc, #64]	; (8002d04 <Systick_add_callback_function+0x4c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d101      	bne.n	8002ccc <Systick_add_callback_function+0x14>
		Systick_init();
 8002cc8:	f7ff ffaa 	bl	8002c20 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002ccc:	2300      	movs	r3, #0
 8002cce:	73fb      	strb	r3, [r7, #15]
 8002cd0:	e00f      	b.n	8002cf2 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouvé une place libre ?
 8002cd2:	7bfb      	ldrb	r3, [r7, #15]
 8002cd4:	4a0c      	ldr	r2, [pc, #48]	; (8002d08 <Systick_add_callback_function+0x50>)
 8002cd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d106      	bne.n	8002cec <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8002cde:	7bfb      	ldrb	r3, [r7, #15]
 8002ce0:	4909      	ldr	r1, [pc, #36]	; (8002d08 <Systick_add_callback_function+0x50>)
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e006      	b.n	8002cfa <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002cec:	7bfb      	ldrb	r3, [r7, #15]
 8002cee:	3301      	adds	r3, #1
 8002cf0:	73fb      	strb	r3, [r7, #15]
 8002cf2:	7bfb      	ldrb	r3, [r7, #15]
 8002cf4:	2b0f      	cmp	r3, #15
 8002cf6:	d9ec      	bls.n	8002cd2 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8002cf8:	2300      	movs	r3, #0

}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20000c0c 	.word	0x20000c0c
 8002d08:	20000bcc 	.word	0x20000bcc

08002d0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d10:	4b08      	ldr	r3, [pc, #32]	; (8002d34 <HAL_Init+0x28>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a07      	ldr	r2, [pc, #28]	; (8002d34 <HAL_Init+0x28>)
 8002d16:	f043 0310 	orr.w	r3, r3, #16
 8002d1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d1c:	2003      	movs	r0, #3
 8002d1e:	f000 fce9 	bl	80036f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d22:	200f      	movs	r0, #15
 8002d24:	f000 f808 	bl	8002d38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d28:	f7fe fc68 	bl	80015fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	40022000 	.word	0x40022000

08002d38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d40:	4b12      	ldr	r3, [pc, #72]	; (8002d8c <HAL_InitTick+0x54>)
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	4b12      	ldr	r3, [pc, #72]	; (8002d90 <HAL_InitTick+0x58>)
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	4619      	mov	r1, r3
 8002d4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d56:	4618      	mov	r0, r3
 8002d58:	f000 fd01 	bl	800375e <HAL_SYSTICK_Config>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e00e      	b.n	8002d84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2b0f      	cmp	r3, #15
 8002d6a:	d80a      	bhi.n	8002d82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	f04f 30ff 	mov.w	r0, #4294967295
 8002d74:	f000 fcc9 	bl	800370a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d78:	4a06      	ldr	r2, [pc, #24]	; (8002d94 <HAL_InitTick+0x5c>)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	e000      	b.n	8002d84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	20000040 	.word	0x20000040
 8002d90:	20000048 	.word	0x20000048
 8002d94:	20000044 	.word	0x20000044

08002d98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d9c:	4b05      	ldr	r3, [pc, #20]	; (8002db4 <HAL_IncTick+0x1c>)
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	461a      	mov	r2, r3
 8002da2:	4b05      	ldr	r3, [pc, #20]	; (8002db8 <HAL_IncTick+0x20>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4413      	add	r3, r2
 8002da8:	4a03      	ldr	r2, [pc, #12]	; (8002db8 <HAL_IncTick+0x20>)
 8002daa:	6013      	str	r3, [r2, #0]
}
 8002dac:	bf00      	nop
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bc80      	pop	{r7}
 8002db2:	4770      	bx	lr
 8002db4:	20000048 	.word	0x20000048
 8002db8:	20000c10 	.word	0x20000c10

08002dbc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  return uwTick;
 8002dc0:	4b02      	ldr	r3, [pc, #8]	; (8002dcc <HAL_GetTick+0x10>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr
 8002dcc:	20000c10 	.word	0x20000c10

08002dd0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002de4:	2300      	movs	r3, #0
 8002de6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d101      	bne.n	8002df2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e0be      	b.n	8002f70 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d109      	bne.n	8002e14 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f000 f8b6 	bl	8002f80 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f000 fb01 	bl	800341c <ADC_ConversionStop_Disable>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e22:	f003 0310 	and.w	r3, r3, #16
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f040 8099 	bne.w	8002f5e <HAL_ADC_Init+0x18e>
 8002e2c:	7dfb      	ldrb	r3, [r7, #23]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f040 8095 	bne.w	8002f5e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e38:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e3c:	f023 0302 	bic.w	r3, r3, #2
 8002e40:	f043 0202 	orr.w	r2, r3, #2
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002e50:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002e58:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e68:	d003      	beq.n	8002e72 <HAL_ADC_Init+0xa2>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d102      	bne.n	8002e78 <HAL_ADC_Init+0xa8>
 8002e72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e76:	e000      	b.n	8002e7a <HAL_ADC_Init+0xaa>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	695b      	ldr	r3, [r3, #20]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d119      	bne.n	8002ebc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d109      	bne.n	8002ea4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	3b01      	subs	r3, #1
 8002e96:	035a      	lsls	r2, r3, #13
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ea0:	613b      	str	r3, [r7, #16]
 8002ea2:	e00b      	b.n	8002ebc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea8:	f043 0220 	orr.w	r2, r3, #32
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb4:	f043 0201 	orr.w	r2, r3, #1
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689a      	ldr	r2, [r3, #8]
 8002ed6:	4b28      	ldr	r3, [pc, #160]	; (8002f78 <HAL_ADC_Init+0x1a8>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	6812      	ldr	r2, [r2, #0]
 8002ede:	68b9      	ldr	r1, [r7, #8]
 8002ee0:	430b      	orrs	r3, r1
 8002ee2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eec:	d003      	beq.n	8002ef6 <HAL_ADC_Init+0x126>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d104      	bne.n	8002f00 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	3b01      	subs	r3, #1
 8002efc:	051b      	lsls	r3, r3, #20
 8002efe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f06:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	430a      	orrs	r2, r1
 8002f12:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	689a      	ldr	r2, [r3, #8]
 8002f1a:	4b18      	ldr	r3, [pc, #96]	; (8002f7c <HAL_ADC_Init+0x1ac>)
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d10b      	bne.n	8002f3c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2e:	f023 0303 	bic.w	r3, r3, #3
 8002f32:	f043 0201 	orr.w	r2, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f3a:	e018      	b.n	8002f6e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f40:	f023 0312 	bic.w	r3, r3, #18
 8002f44:	f043 0210 	orr.w	r2, r3, #16
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f50:	f043 0201 	orr.w	r2, r3, #1
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f5c:	e007      	b.n	8002f6e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f62:	f043 0210 	orr.w	r2, r3, #16
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002f6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3718      	adds	r7, #24
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	ffe1f7fd 	.word	0xffe1f7fd
 8002f7c:	ff1f0efe 	.word	0xff1f0efe

08002f80 <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bc80      	pop	{r7}
 8002f90:	4770      	bx	lr
	...

08002f94 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a64      	ldr	r2, [pc, #400]	; (800313c <HAL_ADC_Start_DMA+0x1a8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d004      	beq.n	8002fb8 <HAL_ADC_Start_DMA+0x24>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a63      	ldr	r2, [pc, #396]	; (8003140 <HAL_ADC_Start_DMA+0x1ac>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d106      	bne.n	8002fc6 <HAL_ADC_Start_DMA+0x32>
 8002fb8:	4b60      	ldr	r3, [pc, #384]	; (800313c <HAL_ADC_Start_DMA+0x1a8>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f040 80b3 	bne.w	800312c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d101      	bne.n	8002fd4 <HAL_ADC_Start_DMA+0x40>
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	e0ae      	b.n	8003132 <HAL_ADC_Start_DMA+0x19e>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f000 f9cb 	bl	8003378 <ADC_Enable>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002fe6:	7dfb      	ldrb	r3, [r7, #23]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f040 809a 	bne.w	8003122 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ff6:	f023 0301 	bic.w	r3, r3, #1
 8002ffa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a4e      	ldr	r2, [pc, #312]	; (8003140 <HAL_ADC_Start_DMA+0x1ac>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d105      	bne.n	8003018 <HAL_ADC_Start_DMA+0x84>
 800300c:	4b4b      	ldr	r3, [pc, #300]	; (800313c <HAL_ADC_Start_DMA+0x1a8>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d115      	bne.n	8003044 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800302e:	2b00      	cmp	r3, #0
 8003030:	d026      	beq.n	8003080 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003036:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800303a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003042:	e01d      	b.n	8003080 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003048:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a39      	ldr	r2, [pc, #228]	; (800313c <HAL_ADC_Start_DMA+0x1a8>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d004      	beq.n	8003064 <HAL_ADC_Start_DMA+0xd0>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a38      	ldr	r2, [pc, #224]	; (8003140 <HAL_ADC_Start_DMA+0x1ac>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d10d      	bne.n	8003080 <HAL_ADC_Start_DMA+0xec>
 8003064:	4b35      	ldr	r3, [pc, #212]	; (800313c <HAL_ADC_Start_DMA+0x1a8>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800306c:	2b00      	cmp	r3, #0
 800306e:	d007      	beq.n	8003080 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003074:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003078:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003084:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d006      	beq.n	800309a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003090:	f023 0206 	bic.w	r2, r3, #6
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	62da      	str	r2, [r3, #44]	; 0x2c
 8003098:	e002      	b.n	80030a0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	4a25      	ldr	r2, [pc, #148]	; (8003144 <HAL_ADC_Start_DMA+0x1b0>)
 80030ae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	4a24      	ldr	r2, [pc, #144]	; (8003148 <HAL_ADC_Start_DMA+0x1b4>)
 80030b6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6a1b      	ldr	r3, [r3, #32]
 80030bc:	4a23      	ldr	r2, [pc, #140]	; (800314c <HAL_ADC_Start_DMA+0x1b8>)
 80030be:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f06f 0202 	mvn.w	r2, #2
 80030c8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030d8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6a18      	ldr	r0, [r3, #32]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	334c      	adds	r3, #76	; 0x4c
 80030e4:	4619      	mov	r1, r3
 80030e6:	68ba      	ldr	r2, [r7, #8]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f000 fbc7 	bl	800387c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80030f8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80030fc:	d108      	bne.n	8003110 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800310c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800310e:	e00f      	b.n	8003130 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689a      	ldr	r2, [r3, #8]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800311e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003120:	e006      	b.n	8003130 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800312a:	e001      	b.n	8003130 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003130:	7dfb      	ldrb	r3, [r7, #23]
}
 8003132:	4618      	mov	r0, r3
 8003134:	3718      	adds	r7, #24
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	40012400 	.word	0x40012400
 8003140:	40012800 	.word	0x40012800
 8003144:	08003491 	.word	0x08003491
 8003148:	0800350d 	.word	0x0800350d
 800314c:	08003529 	.word	0x08003529

08003150 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr

08003162 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003162:	b480      	push	{r7}
 8003164:	b083      	sub	sp, #12
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800316a:	bf00      	nop
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	bc80      	pop	{r7}
 8003172:	4770      	bx	lr

08003174 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr
	...

08003188 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003192:	2300      	movs	r3, #0
 8003194:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003196:	2300      	movs	r3, #0
 8003198:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d101      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x20>
 80031a4:	2302      	movs	r3, #2
 80031a6:	e0dc      	b.n	8003362 <HAL_ADC_ConfigChannel+0x1da>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b06      	cmp	r3, #6
 80031b6:	d81c      	bhi.n	80031f2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	4613      	mov	r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	4413      	add	r3, r2
 80031c8:	3b05      	subs	r3, #5
 80031ca:	221f      	movs	r2, #31
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	4019      	ands	r1, r3
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	6818      	ldr	r0, [r3, #0]
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685a      	ldr	r2, [r3, #4]
 80031dc:	4613      	mov	r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	4413      	add	r3, r2
 80031e2:	3b05      	subs	r3, #5
 80031e4:	fa00 f203 	lsl.w	r2, r0, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	430a      	orrs	r2, r1
 80031ee:	635a      	str	r2, [r3, #52]	; 0x34
 80031f0:	e03c      	b.n	800326c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	2b0c      	cmp	r3, #12
 80031f8:	d81c      	bhi.n	8003234 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	4613      	mov	r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	4413      	add	r3, r2
 800320a:	3b23      	subs	r3, #35	; 0x23
 800320c:	221f      	movs	r2, #31
 800320e:	fa02 f303 	lsl.w	r3, r2, r3
 8003212:	43db      	mvns	r3, r3
 8003214:	4019      	ands	r1, r3
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	6818      	ldr	r0, [r3, #0]
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	4613      	mov	r3, r2
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	4413      	add	r3, r2
 8003224:	3b23      	subs	r3, #35	; 0x23
 8003226:	fa00 f203 	lsl.w	r2, r0, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	430a      	orrs	r2, r1
 8003230:	631a      	str	r2, [r3, #48]	; 0x30
 8003232:	e01b      	b.n	800326c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685a      	ldr	r2, [r3, #4]
 800323e:	4613      	mov	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4413      	add	r3, r2
 8003244:	3b41      	subs	r3, #65	; 0x41
 8003246:	221f      	movs	r2, #31
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	43db      	mvns	r3, r3
 800324e:	4019      	ands	r1, r3
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	6818      	ldr	r0, [r3, #0]
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685a      	ldr	r2, [r3, #4]
 8003258:	4613      	mov	r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	4413      	add	r3, r2
 800325e:	3b41      	subs	r3, #65	; 0x41
 8003260:	fa00 f203 	lsl.w	r2, r0, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2b09      	cmp	r3, #9
 8003272:	d91c      	bls.n	80032ae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68d9      	ldr	r1, [r3, #12]
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	4613      	mov	r3, r2
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	4413      	add	r3, r2
 8003284:	3b1e      	subs	r3, #30
 8003286:	2207      	movs	r2, #7
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	43db      	mvns	r3, r3
 800328e:	4019      	ands	r1, r3
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	6898      	ldr	r0, [r3, #8]
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	4613      	mov	r3, r2
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	4413      	add	r3, r2
 800329e:	3b1e      	subs	r3, #30
 80032a0:	fa00 f203 	lsl.w	r2, r0, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	60da      	str	r2, [r3, #12]
 80032ac:	e019      	b.n	80032e2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6919      	ldr	r1, [r3, #16]
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	4613      	mov	r3, r2
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	4413      	add	r3, r2
 80032be:	2207      	movs	r2, #7
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	43db      	mvns	r3, r3
 80032c6:	4019      	ands	r1, r3
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	6898      	ldr	r0, [r3, #8]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	4613      	mov	r3, r2
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	4413      	add	r3, r2
 80032d6:	fa00 f203 	lsl.w	r2, r0, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	430a      	orrs	r2, r1
 80032e0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2b10      	cmp	r3, #16
 80032e8:	d003      	beq.n	80032f2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80032ee:	2b11      	cmp	r3, #17
 80032f0:	d132      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a1d      	ldr	r2, [pc, #116]	; (800336c <HAL_ADC_ConfigChannel+0x1e4>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d125      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d126      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003318:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2b10      	cmp	r3, #16
 8003320:	d11a      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003322:	4b13      	ldr	r3, [pc, #76]	; (8003370 <HAL_ADC_ConfigChannel+0x1e8>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a13      	ldr	r2, [pc, #76]	; (8003374 <HAL_ADC_ConfigChannel+0x1ec>)
 8003328:	fba2 2303 	umull	r2, r3, r2, r3
 800332c:	0c9a      	lsrs	r2, r3, #18
 800332e:	4613      	mov	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4413      	add	r3, r2
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003338:	e002      	b.n	8003340 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	3b01      	subs	r3, #1
 800333e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1f9      	bne.n	800333a <HAL_ADC_ConfigChannel+0x1b2>
 8003346:	e007      	b.n	8003358 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800334c:	f043 0220 	orr.w	r2, r3, #32
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003360:	7bfb      	ldrb	r3, [r7, #15]
}
 8003362:	4618      	mov	r0, r3
 8003364:	3714      	adds	r7, #20
 8003366:	46bd      	mov	sp, r7
 8003368:	bc80      	pop	{r7}
 800336a:	4770      	bx	lr
 800336c:	40012400 	.word	0x40012400
 8003370:	20000040 	.word	0x20000040
 8003374:	431bde83 	.word	0x431bde83

08003378 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b01      	cmp	r3, #1
 8003394:	d039      	beq.n	800340a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f042 0201 	orr.w	r2, r2, #1
 80033a4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80033a6:	4b1b      	ldr	r3, [pc, #108]	; (8003414 <ADC_Enable+0x9c>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a1b      	ldr	r2, [pc, #108]	; (8003418 <ADC_Enable+0xa0>)
 80033ac:	fba2 2303 	umull	r2, r3, r2, r3
 80033b0:	0c9b      	lsrs	r3, r3, #18
 80033b2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80033b4:	e002      	b.n	80033bc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	3b01      	subs	r3, #1
 80033ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1f9      	bne.n	80033b6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80033c2:	f7ff fcfb 	bl	8002dbc <HAL_GetTick>
 80033c6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80033c8:	e018      	b.n	80033fc <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80033ca:	f7ff fcf7 	bl	8002dbc <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d911      	bls.n	80033fc <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033dc:	f043 0210 	orr.w	r2, r3, #16
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e8:	f043 0201 	orr.w	r2, r3, #1
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e007      	b.n	800340c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	2b01      	cmp	r3, #1
 8003408:	d1df      	bne.n	80033ca <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	20000040 	.word	0x20000040
 8003418:	431bde83 	.word	0x431bde83

0800341c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003424:	2300      	movs	r3, #0
 8003426:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	2b01      	cmp	r3, #1
 8003434:	d127      	bne.n	8003486 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 0201 	bic.w	r2, r2, #1
 8003444:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003446:	f7ff fcb9 	bl	8002dbc <HAL_GetTick>
 800344a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800344c:	e014      	b.n	8003478 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800344e:	f7ff fcb5 	bl	8002dbc <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d90d      	bls.n	8003478 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003460:	f043 0210 	orr.w	r2, r3, #16
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346c:	f043 0201 	orr.w	r2, r3, #1
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e007      	b.n	8003488 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b01      	cmp	r3, #1
 8003484:	d0e3      	beq.n	800344e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003486:	2300      	movs	r3, #0
}
 8003488:	4618      	mov	r0, r3
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d127      	bne.n	80034fa <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80034c0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80034c4:	d115      	bne.n	80034f2 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d111      	bne.n	80034f2 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d105      	bne.n	80034f2 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ea:	f043 0201 	orr.w	r2, r3, #1
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80034f2:	68f8      	ldr	r0, [r7, #12]
 80034f4:	f7ff fe2c 	bl	8003150 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80034f8:	e004      	b.n	8003504 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6a1b      	ldr	r3, [r3, #32]
 80034fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	4798      	blx	r3
}
 8003504:	bf00      	nop
 8003506:	3710      	adds	r7, #16
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003518:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f7ff fe21 	bl	8003162 <HAL_ADC_ConvHalfCpltCallback>
}
 8003520:	bf00      	nop
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003534:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003546:	f043 0204 	orr.w	r2, r3, #4
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f7ff fe10 	bl	8003174 <HAL_ADC_ErrorCallback>
}
 8003554:	bf00      	nop
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <__NVIC_SetPriorityGrouping>:
{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f003 0307 	and.w	r3, r3, #7
 800356a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800356c:	4b0c      	ldr	r3, [pc, #48]	; (80035a0 <__NVIC_SetPriorityGrouping+0x44>)
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003572:	68ba      	ldr	r2, [r7, #8]
 8003574:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003578:	4013      	ands	r3, r2
 800357a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003584:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800358c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800358e:	4a04      	ldr	r2, [pc, #16]	; (80035a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	60d3      	str	r3, [r2, #12]
}
 8003594:	bf00      	nop
 8003596:	3714      	adds	r7, #20
 8003598:	46bd      	mov	sp, r7
 800359a:	bc80      	pop	{r7}
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	e000ed00 	.word	0xe000ed00

080035a4 <__NVIC_GetPriorityGrouping>:
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035a8:	4b04      	ldr	r3, [pc, #16]	; (80035bc <__NVIC_GetPriorityGrouping+0x18>)
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	0a1b      	lsrs	r3, r3, #8
 80035ae:	f003 0307 	and.w	r3, r3, #7
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc80      	pop	{r7}
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	e000ed00 	.word	0xe000ed00

080035c0 <__NVIC_EnableIRQ>:
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	4603      	mov	r3, r0
 80035c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	db0b      	blt.n	80035ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035d2:	79fb      	ldrb	r3, [r7, #7]
 80035d4:	f003 021f 	and.w	r2, r3, #31
 80035d8:	4906      	ldr	r1, [pc, #24]	; (80035f4 <__NVIC_EnableIRQ+0x34>)
 80035da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035de:	095b      	lsrs	r3, r3, #5
 80035e0:	2001      	movs	r0, #1
 80035e2:	fa00 f202 	lsl.w	r2, r0, r2
 80035e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bc80      	pop	{r7}
 80035f2:	4770      	bx	lr
 80035f4:	e000e100 	.word	0xe000e100

080035f8 <__NVIC_SetPriority>:
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	4603      	mov	r3, r0
 8003600:	6039      	str	r1, [r7, #0]
 8003602:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003608:	2b00      	cmp	r3, #0
 800360a:	db0a      	blt.n	8003622 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	b2da      	uxtb	r2, r3
 8003610:	490c      	ldr	r1, [pc, #48]	; (8003644 <__NVIC_SetPriority+0x4c>)
 8003612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003616:	0112      	lsls	r2, r2, #4
 8003618:	b2d2      	uxtb	r2, r2
 800361a:	440b      	add	r3, r1
 800361c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003620:	e00a      	b.n	8003638 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	b2da      	uxtb	r2, r3
 8003626:	4908      	ldr	r1, [pc, #32]	; (8003648 <__NVIC_SetPriority+0x50>)
 8003628:	79fb      	ldrb	r3, [r7, #7]
 800362a:	f003 030f 	and.w	r3, r3, #15
 800362e:	3b04      	subs	r3, #4
 8003630:	0112      	lsls	r2, r2, #4
 8003632:	b2d2      	uxtb	r2, r2
 8003634:	440b      	add	r3, r1
 8003636:	761a      	strb	r2, [r3, #24]
}
 8003638:	bf00      	nop
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	bc80      	pop	{r7}
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	e000e100 	.word	0xe000e100
 8003648:	e000ed00 	.word	0xe000ed00

0800364c <NVIC_EncodePriority>:
{
 800364c:	b480      	push	{r7}
 800364e:	b089      	sub	sp, #36	; 0x24
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	f1c3 0307 	rsb	r3, r3, #7
 8003666:	2b04      	cmp	r3, #4
 8003668:	bf28      	it	cs
 800366a:	2304      	movcs	r3, #4
 800366c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	3304      	adds	r3, #4
 8003672:	2b06      	cmp	r3, #6
 8003674:	d902      	bls.n	800367c <NVIC_EncodePriority+0x30>
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	3b03      	subs	r3, #3
 800367a:	e000      	b.n	800367e <NVIC_EncodePriority+0x32>
 800367c:	2300      	movs	r3, #0
 800367e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003680:	f04f 32ff 	mov.w	r2, #4294967295
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	fa02 f303 	lsl.w	r3, r2, r3
 800368a:	43da      	mvns	r2, r3
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	401a      	ands	r2, r3
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003694:	f04f 31ff 	mov.w	r1, #4294967295
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	fa01 f303 	lsl.w	r3, r1, r3
 800369e:	43d9      	mvns	r1, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036a4:	4313      	orrs	r3, r2
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3724      	adds	r7, #36	; 0x24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bc80      	pop	{r7}
 80036ae:	4770      	bx	lr

080036b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	3b01      	subs	r3, #1
 80036bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036c0:	d301      	bcc.n	80036c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036c2:	2301      	movs	r3, #1
 80036c4:	e00f      	b.n	80036e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036c6:	4a0a      	ldr	r2, [pc, #40]	; (80036f0 <SysTick_Config+0x40>)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3b01      	subs	r3, #1
 80036cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036ce:	210f      	movs	r1, #15
 80036d0:	f04f 30ff 	mov.w	r0, #4294967295
 80036d4:	f7ff ff90 	bl	80035f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036d8:	4b05      	ldr	r3, [pc, #20]	; (80036f0 <SysTick_Config+0x40>)
 80036da:	2200      	movs	r2, #0
 80036dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036de:	4b04      	ldr	r3, [pc, #16]	; (80036f0 <SysTick_Config+0x40>)
 80036e0:	2207      	movs	r2, #7
 80036e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3708      	adds	r7, #8
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	e000e010 	.word	0xe000e010

080036f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f7ff ff2d 	bl	800355c <__NVIC_SetPriorityGrouping>
}
 8003702:	bf00      	nop
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800370a:	b580      	push	{r7, lr}
 800370c:	b086      	sub	sp, #24
 800370e:	af00      	add	r7, sp, #0
 8003710:	4603      	mov	r3, r0
 8003712:	60b9      	str	r1, [r7, #8]
 8003714:	607a      	str	r2, [r7, #4]
 8003716:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003718:	2300      	movs	r3, #0
 800371a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800371c:	f7ff ff42 	bl	80035a4 <__NVIC_GetPriorityGrouping>
 8003720:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	68b9      	ldr	r1, [r7, #8]
 8003726:	6978      	ldr	r0, [r7, #20]
 8003728:	f7ff ff90 	bl	800364c <NVIC_EncodePriority>
 800372c:	4602      	mov	r2, r0
 800372e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003732:	4611      	mov	r1, r2
 8003734:	4618      	mov	r0, r3
 8003736:	f7ff ff5f 	bl	80035f8 <__NVIC_SetPriority>
}
 800373a:	bf00      	nop
 800373c:	3718      	adds	r7, #24
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b082      	sub	sp, #8
 8003746:	af00      	add	r7, sp, #0
 8003748:	4603      	mov	r3, r0
 800374a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800374c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003750:	4618      	mov	r0, r3
 8003752:	f7ff ff35 	bl	80035c0 <__NVIC_EnableIRQ>
}
 8003756:	bf00      	nop
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	b082      	sub	sp, #8
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f7ff ffa2 	bl	80036b0 <SysTick_Config>
 800376c:	4603      	mov	r3, r0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}

08003776 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003776:	b580      	push	{r7, lr}
 8003778:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800377a:	f000 f802 	bl	8003782 <HAL_SYSTICK_Callback>
}
 800377e:	bf00      	nop
 8003780:	bd80      	pop	{r7, pc}

08003782 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003782:	b480      	push	{r7}
 8003784:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003786:	bf00      	nop
 8003788:	46bd      	mov	sp, r7
 800378a:	bc80      	pop	{r7}
 800378c:	4770      	bx	lr

0800378e <HAL_CRC_Init>:
  * @param  hcrc: pointer to a CRC_HandleTypeDef structure that contains
  *         the configuration information for CRC
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800378e:	b580      	push	{r7, lr}
 8003790:	b082      	sub	sp, #8
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if(hcrc == NULL)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d101      	bne.n	80037a0 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e00e      	b.n	80037be <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if(hcrc->State == HAL_CRC_STATE_RESET)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	795b      	ldrb	r3, [r3, #5]
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d105      	bne.n	80037b6 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	711a      	strb	r2, [r3, #4]
    
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	f7fd fbf9 	bl	8000fa8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2201      	movs	r2, #1
 80037ba:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
	...

080037c8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b085      	sub	sp, #20
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e043      	b.n	8003866 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	461a      	mov	r2, r3
 80037e4:	4b22      	ldr	r3, [pc, #136]	; (8003870 <HAL_DMA_Init+0xa8>)
 80037e6:	4413      	add	r3, r2
 80037e8:	4a22      	ldr	r2, [pc, #136]	; (8003874 <HAL_DMA_Init+0xac>)
 80037ea:	fba2 2303 	umull	r2, r3, r2, r3
 80037ee:	091b      	lsrs	r3, r3, #4
 80037f0:	009a      	lsls	r2, r3, #2
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a1f      	ldr	r2, [pc, #124]	; (8003878 <HAL_DMA_Init+0xb0>)
 80037fa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2202      	movs	r2, #2
 8003800:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003812:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003816:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003820:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800382c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003838:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	4313      	orrs	r3, r2
 8003844:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3714      	adds	r7, #20
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr
 8003870:	bffdfff8 	.word	0xbffdfff8
 8003874:	cccccccd 	.word	0xcccccccd
 8003878:	40020000 	.word	0x40020000

0800387c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
 8003888:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800388a:	2300      	movs	r3, #0
 800388c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d101      	bne.n	800389c <HAL_DMA_Start_IT+0x20>
 8003898:	2302      	movs	r3, #2
 800389a:	e04a      	b.n	8003932 <HAL_DMA_Start_IT+0xb6>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d13a      	bne.n	8003924 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2202      	movs	r2, #2
 80038b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f022 0201 	bic.w	r2, r2, #1
 80038ca:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	68b9      	ldr	r1, [r7, #8]
 80038d2:	68f8      	ldr	r0, [r7, #12]
 80038d4:	f000 f9ae 	bl	8003c34 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d008      	beq.n	80038f2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f042 020e 	orr.w	r2, r2, #14
 80038ee:	601a      	str	r2, [r3, #0]
 80038f0:	e00f      	b.n	8003912 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 0204 	bic.w	r2, r2, #4
 8003900:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f042 020a 	orr.w	r2, r2, #10
 8003910:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f042 0201 	orr.w	r2, r2, #1
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	e005      	b.n	8003930 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800392c:	2302      	movs	r3, #2
 800392e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003930:	7dfb      	ldrb	r3, [r7, #23]
}
 8003932:	4618      	mov	r0, r3
 8003934:	3718      	adds	r7, #24
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
	...

0800393c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003944:	2300      	movs	r3, #0
 8003946:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800394e:	2b02      	cmp	r3, #2
 8003950:	d005      	beq.n	800395e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2204      	movs	r2, #4
 8003956:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	73fb      	strb	r3, [r7, #15]
 800395c:	e051      	b.n	8003a02 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f022 020e 	bic.w	r2, r2, #14
 800396c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f022 0201 	bic.w	r2, r2, #1
 800397c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a22      	ldr	r2, [pc, #136]	; (8003a0c <HAL_DMA_Abort_IT+0xd0>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d029      	beq.n	80039dc <HAL_DMA_Abort_IT+0xa0>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a20      	ldr	r2, [pc, #128]	; (8003a10 <HAL_DMA_Abort_IT+0xd4>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d022      	beq.n	80039d8 <HAL_DMA_Abort_IT+0x9c>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a1f      	ldr	r2, [pc, #124]	; (8003a14 <HAL_DMA_Abort_IT+0xd8>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d01a      	beq.n	80039d2 <HAL_DMA_Abort_IT+0x96>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a1d      	ldr	r2, [pc, #116]	; (8003a18 <HAL_DMA_Abort_IT+0xdc>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d012      	beq.n	80039cc <HAL_DMA_Abort_IT+0x90>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a1c      	ldr	r2, [pc, #112]	; (8003a1c <HAL_DMA_Abort_IT+0xe0>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d00a      	beq.n	80039c6 <HAL_DMA_Abort_IT+0x8a>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a1a      	ldr	r2, [pc, #104]	; (8003a20 <HAL_DMA_Abort_IT+0xe4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d102      	bne.n	80039c0 <HAL_DMA_Abort_IT+0x84>
 80039ba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039be:	e00e      	b.n	80039de <HAL_DMA_Abort_IT+0xa2>
 80039c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039c4:	e00b      	b.n	80039de <HAL_DMA_Abort_IT+0xa2>
 80039c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039ca:	e008      	b.n	80039de <HAL_DMA_Abort_IT+0xa2>
 80039cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039d0:	e005      	b.n	80039de <HAL_DMA_Abort_IT+0xa2>
 80039d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039d6:	e002      	b.n	80039de <HAL_DMA_Abort_IT+0xa2>
 80039d8:	2310      	movs	r3, #16
 80039da:	e000      	b.n	80039de <HAL_DMA_Abort_IT+0xa2>
 80039dc:	2301      	movs	r3, #1
 80039de:	4a11      	ldr	r2, [pc, #68]	; (8003a24 <HAL_DMA_Abort_IT+0xe8>)
 80039e0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d003      	beq.n	8003a02 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	4798      	blx	r3
    } 
  }
  return status;
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	40020008 	.word	0x40020008
 8003a10:	4002001c 	.word	0x4002001c
 8003a14:	40020030 	.word	0x40020030
 8003a18:	40020044 	.word	0x40020044
 8003a1c:	40020058 	.word	0x40020058
 8003a20:	4002006c 	.word	0x4002006c
 8003a24:	40020000 	.word	0x40020000

08003a28 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a44:	2204      	movs	r2, #4
 8003a46:	409a      	lsls	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d04f      	beq.n	8003af0 <HAL_DMA_IRQHandler+0xc8>
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	f003 0304 	and.w	r3, r3, #4
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d04a      	beq.n	8003af0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0320 	and.w	r3, r3, #32
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d107      	bne.n	8003a78 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0204 	bic.w	r2, r2, #4
 8003a76:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a66      	ldr	r2, [pc, #408]	; (8003c18 <HAL_DMA_IRQHandler+0x1f0>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d029      	beq.n	8003ad6 <HAL_DMA_IRQHandler+0xae>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a65      	ldr	r2, [pc, #404]	; (8003c1c <HAL_DMA_IRQHandler+0x1f4>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d022      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0xaa>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a63      	ldr	r2, [pc, #396]	; (8003c20 <HAL_DMA_IRQHandler+0x1f8>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d01a      	beq.n	8003acc <HAL_DMA_IRQHandler+0xa4>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a62      	ldr	r2, [pc, #392]	; (8003c24 <HAL_DMA_IRQHandler+0x1fc>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d012      	beq.n	8003ac6 <HAL_DMA_IRQHandler+0x9e>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a60      	ldr	r2, [pc, #384]	; (8003c28 <HAL_DMA_IRQHandler+0x200>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d00a      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x98>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a5f      	ldr	r2, [pc, #380]	; (8003c2c <HAL_DMA_IRQHandler+0x204>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d102      	bne.n	8003aba <HAL_DMA_IRQHandler+0x92>
 8003ab4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ab8:	e00e      	b.n	8003ad8 <HAL_DMA_IRQHandler+0xb0>
 8003aba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003abe:	e00b      	b.n	8003ad8 <HAL_DMA_IRQHandler+0xb0>
 8003ac0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ac4:	e008      	b.n	8003ad8 <HAL_DMA_IRQHandler+0xb0>
 8003ac6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003aca:	e005      	b.n	8003ad8 <HAL_DMA_IRQHandler+0xb0>
 8003acc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ad0:	e002      	b.n	8003ad8 <HAL_DMA_IRQHandler+0xb0>
 8003ad2:	2340      	movs	r3, #64	; 0x40
 8003ad4:	e000      	b.n	8003ad8 <HAL_DMA_IRQHandler+0xb0>
 8003ad6:	2304      	movs	r3, #4
 8003ad8:	4a55      	ldr	r2, [pc, #340]	; (8003c30 <HAL_DMA_IRQHandler+0x208>)
 8003ada:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 8094 	beq.w	8003c0e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003aee:	e08e      	b.n	8003c0e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af4:	2202      	movs	r2, #2
 8003af6:	409a      	lsls	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	4013      	ands	r3, r2
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d056      	beq.n	8003bae <HAL_DMA_IRQHandler+0x186>
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d051      	beq.n	8003bae <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0320 	and.w	r3, r3, #32
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d10b      	bne.n	8003b30 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f022 020a 	bic.w	r2, r2, #10
 8003b26:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a38      	ldr	r2, [pc, #224]	; (8003c18 <HAL_DMA_IRQHandler+0x1f0>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d029      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x166>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a37      	ldr	r2, [pc, #220]	; (8003c1c <HAL_DMA_IRQHandler+0x1f4>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d022      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x162>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a35      	ldr	r2, [pc, #212]	; (8003c20 <HAL_DMA_IRQHandler+0x1f8>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d01a      	beq.n	8003b84 <HAL_DMA_IRQHandler+0x15c>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a34      	ldr	r2, [pc, #208]	; (8003c24 <HAL_DMA_IRQHandler+0x1fc>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d012      	beq.n	8003b7e <HAL_DMA_IRQHandler+0x156>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a32      	ldr	r2, [pc, #200]	; (8003c28 <HAL_DMA_IRQHandler+0x200>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d00a      	beq.n	8003b78 <HAL_DMA_IRQHandler+0x150>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a31      	ldr	r2, [pc, #196]	; (8003c2c <HAL_DMA_IRQHandler+0x204>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d102      	bne.n	8003b72 <HAL_DMA_IRQHandler+0x14a>
 8003b6c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003b70:	e00e      	b.n	8003b90 <HAL_DMA_IRQHandler+0x168>
 8003b72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b76:	e00b      	b.n	8003b90 <HAL_DMA_IRQHandler+0x168>
 8003b78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b7c:	e008      	b.n	8003b90 <HAL_DMA_IRQHandler+0x168>
 8003b7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b82:	e005      	b.n	8003b90 <HAL_DMA_IRQHandler+0x168>
 8003b84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b88:	e002      	b.n	8003b90 <HAL_DMA_IRQHandler+0x168>
 8003b8a:	2320      	movs	r3, #32
 8003b8c:	e000      	b.n	8003b90 <HAL_DMA_IRQHandler+0x168>
 8003b8e:	2302      	movs	r3, #2
 8003b90:	4a27      	ldr	r2, [pc, #156]	; (8003c30 <HAL_DMA_IRQHandler+0x208>)
 8003b92:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d034      	beq.n	8003c0e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003bac:	e02f      	b.n	8003c0e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb2:	2208      	movs	r2, #8
 8003bb4:	409a      	lsls	r2, r3
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d028      	beq.n	8003c10 <HAL_DMA_IRQHandler+0x1e8>
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	f003 0308 	and.w	r3, r3, #8
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d023      	beq.n	8003c10 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f022 020e 	bic.w	r2, r2, #14
 8003bd6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003be0:	2101      	movs	r1, #1
 8003be2:	fa01 f202 	lsl.w	r2, r1, r2
 8003be6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d004      	beq.n	8003c10 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	4798      	blx	r3
    }
  }
  return;
 8003c0e:	bf00      	nop
 8003c10:	bf00      	nop
}
 8003c12:	3710      	adds	r7, #16
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40020008 	.word	0x40020008
 8003c1c:	4002001c 	.word	0x4002001c
 8003c20:	40020030 	.word	0x40020030
 8003c24:	40020044 	.word	0x40020044
 8003c28:	40020058 	.word	0x40020058
 8003c2c:	4002006c 	.word	0x4002006c
 8003c30:	40020000 	.word	0x40020000

08003c34 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b085      	sub	sp, #20
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
 8003c40:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c50:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	683a      	ldr	r2, [r7, #0]
 8003c58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	2b10      	cmp	r3, #16
 8003c60:	d108      	bne.n	8003c74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c72:	e007      	b.n	8003c84 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	68ba      	ldr	r2, [r7, #8]
 8003c7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	60da      	str	r2, [r3, #12]
}
 8003c84:	bf00      	nop
 8003c86:	3714      	adds	r7, #20
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bc80      	pop	{r7}
 8003c8c:	4770      	bx	lr
	...

08003c90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b08b      	sub	sp, #44	; 0x2c
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ca2:	e169      	b.n	8003f78 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	69fa      	ldr	r2, [r7, #28]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	f040 8158 	bne.w	8003f72 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	4a9a      	ldr	r2, [pc, #616]	; (8003f30 <HAL_GPIO_Init+0x2a0>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d05e      	beq.n	8003d8a <HAL_GPIO_Init+0xfa>
 8003ccc:	4a98      	ldr	r2, [pc, #608]	; (8003f30 <HAL_GPIO_Init+0x2a0>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d875      	bhi.n	8003dbe <HAL_GPIO_Init+0x12e>
 8003cd2:	4a98      	ldr	r2, [pc, #608]	; (8003f34 <HAL_GPIO_Init+0x2a4>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d058      	beq.n	8003d8a <HAL_GPIO_Init+0xfa>
 8003cd8:	4a96      	ldr	r2, [pc, #600]	; (8003f34 <HAL_GPIO_Init+0x2a4>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d86f      	bhi.n	8003dbe <HAL_GPIO_Init+0x12e>
 8003cde:	4a96      	ldr	r2, [pc, #600]	; (8003f38 <HAL_GPIO_Init+0x2a8>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d052      	beq.n	8003d8a <HAL_GPIO_Init+0xfa>
 8003ce4:	4a94      	ldr	r2, [pc, #592]	; (8003f38 <HAL_GPIO_Init+0x2a8>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d869      	bhi.n	8003dbe <HAL_GPIO_Init+0x12e>
 8003cea:	4a94      	ldr	r2, [pc, #592]	; (8003f3c <HAL_GPIO_Init+0x2ac>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d04c      	beq.n	8003d8a <HAL_GPIO_Init+0xfa>
 8003cf0:	4a92      	ldr	r2, [pc, #584]	; (8003f3c <HAL_GPIO_Init+0x2ac>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d863      	bhi.n	8003dbe <HAL_GPIO_Init+0x12e>
 8003cf6:	4a92      	ldr	r2, [pc, #584]	; (8003f40 <HAL_GPIO_Init+0x2b0>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d046      	beq.n	8003d8a <HAL_GPIO_Init+0xfa>
 8003cfc:	4a90      	ldr	r2, [pc, #576]	; (8003f40 <HAL_GPIO_Init+0x2b0>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d85d      	bhi.n	8003dbe <HAL_GPIO_Init+0x12e>
 8003d02:	2b12      	cmp	r3, #18
 8003d04:	d82a      	bhi.n	8003d5c <HAL_GPIO_Init+0xcc>
 8003d06:	2b12      	cmp	r3, #18
 8003d08:	d859      	bhi.n	8003dbe <HAL_GPIO_Init+0x12e>
 8003d0a:	a201      	add	r2, pc, #4	; (adr r2, 8003d10 <HAL_GPIO_Init+0x80>)
 8003d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d10:	08003d8b 	.word	0x08003d8b
 8003d14:	08003d65 	.word	0x08003d65
 8003d18:	08003d77 	.word	0x08003d77
 8003d1c:	08003db9 	.word	0x08003db9
 8003d20:	08003dbf 	.word	0x08003dbf
 8003d24:	08003dbf 	.word	0x08003dbf
 8003d28:	08003dbf 	.word	0x08003dbf
 8003d2c:	08003dbf 	.word	0x08003dbf
 8003d30:	08003dbf 	.word	0x08003dbf
 8003d34:	08003dbf 	.word	0x08003dbf
 8003d38:	08003dbf 	.word	0x08003dbf
 8003d3c:	08003dbf 	.word	0x08003dbf
 8003d40:	08003dbf 	.word	0x08003dbf
 8003d44:	08003dbf 	.word	0x08003dbf
 8003d48:	08003dbf 	.word	0x08003dbf
 8003d4c:	08003dbf 	.word	0x08003dbf
 8003d50:	08003dbf 	.word	0x08003dbf
 8003d54:	08003d6d 	.word	0x08003d6d
 8003d58:	08003d81 	.word	0x08003d81
 8003d5c:	4a79      	ldr	r2, [pc, #484]	; (8003f44 <HAL_GPIO_Init+0x2b4>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d013      	beq.n	8003d8a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003d62:	e02c      	b.n	8003dbe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	623b      	str	r3, [r7, #32]
          break;
 8003d6a:	e029      	b.n	8003dc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	3304      	adds	r3, #4
 8003d72:	623b      	str	r3, [r7, #32]
          break;
 8003d74:	e024      	b.n	8003dc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	3308      	adds	r3, #8
 8003d7c:	623b      	str	r3, [r7, #32]
          break;
 8003d7e:	e01f      	b.n	8003dc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	330c      	adds	r3, #12
 8003d86:	623b      	str	r3, [r7, #32]
          break;
 8003d88:	e01a      	b.n	8003dc0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d102      	bne.n	8003d98 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d92:	2304      	movs	r3, #4
 8003d94:	623b      	str	r3, [r7, #32]
          break;
 8003d96:	e013      	b.n	8003dc0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d105      	bne.n	8003dac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003da0:	2308      	movs	r3, #8
 8003da2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	69fa      	ldr	r2, [r7, #28]
 8003da8:	611a      	str	r2, [r3, #16]
          break;
 8003daa:	e009      	b.n	8003dc0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003dac:	2308      	movs	r3, #8
 8003dae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	69fa      	ldr	r2, [r7, #28]
 8003db4:	615a      	str	r2, [r3, #20]
          break;
 8003db6:	e003      	b.n	8003dc0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003db8:	2300      	movs	r3, #0
 8003dba:	623b      	str	r3, [r7, #32]
          break;
 8003dbc:	e000      	b.n	8003dc0 <HAL_GPIO_Init+0x130>
          break;
 8003dbe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	2bff      	cmp	r3, #255	; 0xff
 8003dc4:	d801      	bhi.n	8003dca <HAL_GPIO_Init+0x13a>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	e001      	b.n	8003dce <HAL_GPIO_Init+0x13e>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	3304      	adds	r3, #4
 8003dce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	2bff      	cmp	r3, #255	; 0xff
 8003dd4:	d802      	bhi.n	8003ddc <HAL_GPIO_Init+0x14c>
 8003dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	e002      	b.n	8003de2 <HAL_GPIO_Init+0x152>
 8003ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dde:	3b08      	subs	r3, #8
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	210f      	movs	r1, #15
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	fa01 f303 	lsl.w	r3, r1, r3
 8003df0:	43db      	mvns	r3, r3
 8003df2:	401a      	ands	r2, r3
 8003df4:	6a39      	ldr	r1, [r7, #32]
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f000 80b1 	beq.w	8003f72 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003e10:	4b4d      	ldr	r3, [pc, #308]	; (8003f48 <HAL_GPIO_Init+0x2b8>)
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	4a4c      	ldr	r2, [pc, #304]	; (8003f48 <HAL_GPIO_Init+0x2b8>)
 8003e16:	f043 0301 	orr.w	r3, r3, #1
 8003e1a:	6193      	str	r3, [r2, #24]
 8003e1c:	4b4a      	ldr	r3, [pc, #296]	; (8003f48 <HAL_GPIO_Init+0x2b8>)
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	f003 0301 	and.w	r3, r3, #1
 8003e24:	60bb      	str	r3, [r7, #8]
 8003e26:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003e28:	4a48      	ldr	r2, [pc, #288]	; (8003f4c <HAL_GPIO_Init+0x2bc>)
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2c:	089b      	lsrs	r3, r3, #2
 8003e2e:	3302      	adds	r3, #2
 8003e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e34:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e38:	f003 0303 	and.w	r3, r3, #3
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	220f      	movs	r2, #15
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	43db      	mvns	r3, r3
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a40      	ldr	r2, [pc, #256]	; (8003f50 <HAL_GPIO_Init+0x2c0>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d013      	beq.n	8003e7c <HAL_GPIO_Init+0x1ec>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a3f      	ldr	r2, [pc, #252]	; (8003f54 <HAL_GPIO_Init+0x2c4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d00d      	beq.n	8003e78 <HAL_GPIO_Init+0x1e8>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a3e      	ldr	r2, [pc, #248]	; (8003f58 <HAL_GPIO_Init+0x2c8>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d007      	beq.n	8003e74 <HAL_GPIO_Init+0x1e4>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a3d      	ldr	r2, [pc, #244]	; (8003f5c <HAL_GPIO_Init+0x2cc>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d101      	bne.n	8003e70 <HAL_GPIO_Init+0x1e0>
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e006      	b.n	8003e7e <HAL_GPIO_Init+0x1ee>
 8003e70:	2304      	movs	r3, #4
 8003e72:	e004      	b.n	8003e7e <HAL_GPIO_Init+0x1ee>
 8003e74:	2302      	movs	r3, #2
 8003e76:	e002      	b.n	8003e7e <HAL_GPIO_Init+0x1ee>
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e000      	b.n	8003e7e <HAL_GPIO_Init+0x1ee>
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e80:	f002 0203 	and.w	r2, r2, #3
 8003e84:	0092      	lsls	r2, r2, #2
 8003e86:	4093      	lsls	r3, r2
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e8e:	492f      	ldr	r1, [pc, #188]	; (8003f4c <HAL_GPIO_Init+0x2bc>)
 8003e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e92:	089b      	lsrs	r3, r3, #2
 8003e94:	3302      	adds	r3, #2
 8003e96:	68fa      	ldr	r2, [r7, #12]
 8003e98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d006      	beq.n	8003eb6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003ea8:	4b2d      	ldr	r3, [pc, #180]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	492c      	ldr	r1, [pc, #176]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	600b      	str	r3, [r1, #0]
 8003eb4:	e006      	b.n	8003ec4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003eb6:	4b2a      	ldr	r3, [pc, #168]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	43db      	mvns	r3, r3
 8003ebe:	4928      	ldr	r1, [pc, #160]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d006      	beq.n	8003ede <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003ed0:	4b23      	ldr	r3, [pc, #140]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003ed2:	685a      	ldr	r2, [r3, #4]
 8003ed4:	4922      	ldr	r1, [pc, #136]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	604b      	str	r3, [r1, #4]
 8003edc:	e006      	b.n	8003eec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003ede:	4b20      	ldr	r3, [pc, #128]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003ee0:	685a      	ldr	r2, [r3, #4]
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	43db      	mvns	r3, r3
 8003ee6:	491e      	ldr	r1, [pc, #120]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d006      	beq.n	8003f06 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ef8:	4b19      	ldr	r3, [pc, #100]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003efa:	689a      	ldr	r2, [r3, #8]
 8003efc:	4918      	ldr	r1, [pc, #96]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	608b      	str	r3, [r1, #8]
 8003f04:	e006      	b.n	8003f14 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003f06:	4b16      	ldr	r3, [pc, #88]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003f08:	689a      	ldr	r2, [r3, #8]
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	4914      	ldr	r1, [pc, #80]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003f10:	4013      	ands	r3, r2
 8003f12:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d021      	beq.n	8003f64 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003f20:	4b0f      	ldr	r3, [pc, #60]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003f22:	68da      	ldr	r2, [r3, #12]
 8003f24:	490e      	ldr	r1, [pc, #56]	; (8003f60 <HAL_GPIO_Init+0x2d0>)
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	60cb      	str	r3, [r1, #12]
 8003f2c:	e021      	b.n	8003f72 <HAL_GPIO_Init+0x2e2>
 8003f2e:	bf00      	nop
 8003f30:	10320000 	.word	0x10320000
 8003f34:	10310000 	.word	0x10310000
 8003f38:	10220000 	.word	0x10220000
 8003f3c:	10210000 	.word	0x10210000
 8003f40:	10120000 	.word	0x10120000
 8003f44:	10110000 	.word	0x10110000
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	40010000 	.word	0x40010000
 8003f50:	40010800 	.word	0x40010800
 8003f54:	40010c00 	.word	0x40010c00
 8003f58:	40011000 	.word	0x40011000
 8003f5c:	40011400 	.word	0x40011400
 8003f60:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003f64:	4b0b      	ldr	r3, [pc, #44]	; (8003f94 <HAL_GPIO_Init+0x304>)
 8003f66:	68da      	ldr	r2, [r3, #12]
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	43db      	mvns	r3, r3
 8003f6c:	4909      	ldr	r1, [pc, #36]	; (8003f94 <HAL_GPIO_Init+0x304>)
 8003f6e:	4013      	ands	r3, r2
 8003f70:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f74:	3301      	adds	r3, #1
 8003f76:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	f47f ae8e 	bne.w	8003ca4 <HAL_GPIO_Init+0x14>
  }
}
 8003f88:	bf00      	nop
 8003f8a:	bf00      	nop
 8003f8c:	372c      	adds	r7, #44	; 0x2c
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bc80      	pop	{r7}
 8003f92:	4770      	bx	lr
 8003f94:	40010400 	.word	0x40010400

08003f98 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	68da      	ldr	r2, [r3, #12]
 8003fa8:	887b      	ldrh	r3, [r7, #2]
 8003faa:	4013      	ands	r3, r2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d003      	beq.n	8003fb8 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003fb0:	887a      	ldrh	r2, [r7, #2]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8003fb6:	e002      	b.n	8003fbe <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003fb8:	887a      	ldrh	r2, [r7, #2]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	611a      	str	r2, [r3, #16]
}
 8003fbe:	bf00      	nop
 8003fc0:	370c      	adds	r7, #12
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bc80      	pop	{r7}
 8003fc6:	4770      	bx	lr

08003fc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d101      	bne.n	8003fda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e272      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 8087 	beq.w	80040f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fe8:	4b92      	ldr	r3, [pc, #584]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f003 030c 	and.w	r3, r3, #12
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	d00c      	beq.n	800400e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ff4:	4b8f      	ldr	r3, [pc, #572]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f003 030c 	and.w	r3, r3, #12
 8003ffc:	2b08      	cmp	r3, #8
 8003ffe:	d112      	bne.n	8004026 <HAL_RCC_OscConfig+0x5e>
 8004000:	4b8c      	ldr	r3, [pc, #560]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004008:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800400c:	d10b      	bne.n	8004026 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800400e:	4b89      	ldr	r3, [pc, #548]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d06c      	beq.n	80040f4 <HAL_RCC_OscConfig+0x12c>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d168      	bne.n	80040f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e24c      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800402e:	d106      	bne.n	800403e <HAL_RCC_OscConfig+0x76>
 8004030:	4b80      	ldr	r3, [pc, #512]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a7f      	ldr	r2, [pc, #508]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004036:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800403a:	6013      	str	r3, [r2, #0]
 800403c:	e02e      	b.n	800409c <HAL_RCC_OscConfig+0xd4>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10c      	bne.n	8004060 <HAL_RCC_OscConfig+0x98>
 8004046:	4b7b      	ldr	r3, [pc, #492]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a7a      	ldr	r2, [pc, #488]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 800404c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004050:	6013      	str	r3, [r2, #0]
 8004052:	4b78      	ldr	r3, [pc, #480]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a77      	ldr	r2, [pc, #476]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004058:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800405c:	6013      	str	r3, [r2, #0]
 800405e:	e01d      	b.n	800409c <HAL_RCC_OscConfig+0xd4>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004068:	d10c      	bne.n	8004084 <HAL_RCC_OscConfig+0xbc>
 800406a:	4b72      	ldr	r3, [pc, #456]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a71      	ldr	r2, [pc, #452]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004070:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004074:	6013      	str	r3, [r2, #0]
 8004076:	4b6f      	ldr	r3, [pc, #444]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a6e      	ldr	r2, [pc, #440]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 800407c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004080:	6013      	str	r3, [r2, #0]
 8004082:	e00b      	b.n	800409c <HAL_RCC_OscConfig+0xd4>
 8004084:	4b6b      	ldr	r3, [pc, #428]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a6a      	ldr	r2, [pc, #424]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 800408a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800408e:	6013      	str	r3, [r2, #0]
 8004090:	4b68      	ldr	r3, [pc, #416]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a67      	ldr	r2, [pc, #412]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004096:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800409a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d013      	beq.n	80040cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a4:	f7fe fe8a 	bl	8002dbc <HAL_GetTick>
 80040a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040ac:	f7fe fe86 	bl	8002dbc <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b64      	cmp	r3, #100	; 0x64
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e200      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040be:	4b5d      	ldr	r3, [pc, #372]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d0f0      	beq.n	80040ac <HAL_RCC_OscConfig+0xe4>
 80040ca:	e014      	b.n	80040f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040cc:	f7fe fe76 	bl	8002dbc <HAL_GetTick>
 80040d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040d2:	e008      	b.n	80040e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040d4:	f7fe fe72 	bl	8002dbc <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b64      	cmp	r3, #100	; 0x64
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e1ec      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040e6:	4b53      	ldr	r3, [pc, #332]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f0      	bne.n	80040d4 <HAL_RCC_OscConfig+0x10c>
 80040f2:	e000      	b.n	80040f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d063      	beq.n	80041ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004102:	4b4c      	ldr	r3, [pc, #304]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f003 030c 	and.w	r3, r3, #12
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00b      	beq.n	8004126 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800410e:	4b49      	ldr	r3, [pc, #292]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f003 030c 	and.w	r3, r3, #12
 8004116:	2b08      	cmp	r3, #8
 8004118:	d11c      	bne.n	8004154 <HAL_RCC_OscConfig+0x18c>
 800411a:	4b46      	ldr	r3, [pc, #280]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d116      	bne.n	8004154 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004126:	4b43      	ldr	r3, [pc, #268]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d005      	beq.n	800413e <HAL_RCC_OscConfig+0x176>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d001      	beq.n	800413e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e1c0      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800413e:	4b3d      	ldr	r3, [pc, #244]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	4939      	ldr	r1, [pc, #228]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 800414e:	4313      	orrs	r3, r2
 8004150:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004152:	e03a      	b.n	80041ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	691b      	ldr	r3, [r3, #16]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d020      	beq.n	800419e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800415c:	4b36      	ldr	r3, [pc, #216]	; (8004238 <HAL_RCC_OscConfig+0x270>)
 800415e:	2201      	movs	r2, #1
 8004160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004162:	f7fe fe2b 	bl	8002dbc <HAL_GetTick>
 8004166:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004168:	e008      	b.n	800417c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800416a:	f7fe fe27 	bl	8002dbc <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b02      	cmp	r3, #2
 8004176:	d901      	bls.n	800417c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e1a1      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800417c:	4b2d      	ldr	r3, [pc, #180]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d0f0      	beq.n	800416a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004188:	4b2a      	ldr	r3, [pc, #168]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	695b      	ldr	r3, [r3, #20]
 8004194:	00db      	lsls	r3, r3, #3
 8004196:	4927      	ldr	r1, [pc, #156]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004198:	4313      	orrs	r3, r2
 800419a:	600b      	str	r3, [r1, #0]
 800419c:	e015      	b.n	80041ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800419e:	4b26      	ldr	r3, [pc, #152]	; (8004238 <HAL_RCC_OscConfig+0x270>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a4:	f7fe fe0a 	bl	8002dbc <HAL_GetTick>
 80041a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041ac:	f7fe fe06 	bl	8002dbc <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e180      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041be:	4b1d      	ldr	r3, [pc, #116]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1f0      	bne.n	80041ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0308 	and.w	r3, r3, #8
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d03a      	beq.n	800424c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d019      	beq.n	8004212 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041de:	4b17      	ldr	r3, [pc, #92]	; (800423c <HAL_RCC_OscConfig+0x274>)
 80041e0:	2201      	movs	r2, #1
 80041e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041e4:	f7fe fdea 	bl	8002dbc <HAL_GetTick>
 80041e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ea:	e008      	b.n	80041fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ec:	f7fe fde6 	bl	8002dbc <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e160      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041fe:	4b0d      	ldr	r3, [pc, #52]	; (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d0f0      	beq.n	80041ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800420a:	2001      	movs	r0, #1
 800420c:	f000 fad8 	bl	80047c0 <RCC_Delay>
 8004210:	e01c      	b.n	800424c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004212:	4b0a      	ldr	r3, [pc, #40]	; (800423c <HAL_RCC_OscConfig+0x274>)
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004218:	f7fe fdd0 	bl	8002dbc <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800421e:	e00f      	b.n	8004240 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004220:	f7fe fdcc 	bl	8002dbc <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d908      	bls.n	8004240 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e146      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
 8004232:	bf00      	nop
 8004234:	40021000 	.word	0x40021000
 8004238:	42420000 	.word	0x42420000
 800423c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004240:	4b92      	ldr	r3, [pc, #584]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d1e9      	bne.n	8004220 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0304 	and.w	r3, r3, #4
 8004254:	2b00      	cmp	r3, #0
 8004256:	f000 80a6 	beq.w	80043a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800425a:	2300      	movs	r3, #0
 800425c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800425e:	4b8b      	ldr	r3, [pc, #556]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d10d      	bne.n	8004286 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800426a:	4b88      	ldr	r3, [pc, #544]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	4a87      	ldr	r2, [pc, #540]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004274:	61d3      	str	r3, [r2, #28]
 8004276:	4b85      	ldr	r3, [pc, #532]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004278:	69db      	ldr	r3, [r3, #28]
 800427a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800427e:	60bb      	str	r3, [r7, #8]
 8004280:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004282:	2301      	movs	r3, #1
 8004284:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004286:	4b82      	ldr	r3, [pc, #520]	; (8004490 <HAL_RCC_OscConfig+0x4c8>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800428e:	2b00      	cmp	r3, #0
 8004290:	d118      	bne.n	80042c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004292:	4b7f      	ldr	r3, [pc, #508]	; (8004490 <HAL_RCC_OscConfig+0x4c8>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a7e      	ldr	r2, [pc, #504]	; (8004490 <HAL_RCC_OscConfig+0x4c8>)
 8004298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800429c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800429e:	f7fe fd8d 	bl	8002dbc <HAL_GetTick>
 80042a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a4:	e008      	b.n	80042b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042a6:	f7fe fd89 	bl	8002dbc <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	2b64      	cmp	r3, #100	; 0x64
 80042b2:	d901      	bls.n	80042b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e103      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b8:	4b75      	ldr	r3, [pc, #468]	; (8004490 <HAL_RCC_OscConfig+0x4c8>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d0f0      	beq.n	80042a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d106      	bne.n	80042da <HAL_RCC_OscConfig+0x312>
 80042cc:	4b6f      	ldr	r3, [pc, #444]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042ce:	6a1b      	ldr	r3, [r3, #32]
 80042d0:	4a6e      	ldr	r2, [pc, #440]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042d2:	f043 0301 	orr.w	r3, r3, #1
 80042d6:	6213      	str	r3, [r2, #32]
 80042d8:	e02d      	b.n	8004336 <HAL_RCC_OscConfig+0x36e>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10c      	bne.n	80042fc <HAL_RCC_OscConfig+0x334>
 80042e2:	4b6a      	ldr	r3, [pc, #424]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042e4:	6a1b      	ldr	r3, [r3, #32]
 80042e6:	4a69      	ldr	r2, [pc, #420]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042e8:	f023 0301 	bic.w	r3, r3, #1
 80042ec:	6213      	str	r3, [r2, #32]
 80042ee:	4b67      	ldr	r3, [pc, #412]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	4a66      	ldr	r2, [pc, #408]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042f4:	f023 0304 	bic.w	r3, r3, #4
 80042f8:	6213      	str	r3, [r2, #32]
 80042fa:	e01c      	b.n	8004336 <HAL_RCC_OscConfig+0x36e>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	2b05      	cmp	r3, #5
 8004302:	d10c      	bne.n	800431e <HAL_RCC_OscConfig+0x356>
 8004304:	4b61      	ldr	r3, [pc, #388]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004306:	6a1b      	ldr	r3, [r3, #32]
 8004308:	4a60      	ldr	r2, [pc, #384]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 800430a:	f043 0304 	orr.w	r3, r3, #4
 800430e:	6213      	str	r3, [r2, #32]
 8004310:	4b5e      	ldr	r3, [pc, #376]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	4a5d      	ldr	r2, [pc, #372]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004316:	f043 0301 	orr.w	r3, r3, #1
 800431a:	6213      	str	r3, [r2, #32]
 800431c:	e00b      	b.n	8004336 <HAL_RCC_OscConfig+0x36e>
 800431e:	4b5b      	ldr	r3, [pc, #364]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	4a5a      	ldr	r2, [pc, #360]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004324:	f023 0301 	bic.w	r3, r3, #1
 8004328:	6213      	str	r3, [r2, #32]
 800432a:	4b58      	ldr	r3, [pc, #352]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	4a57      	ldr	r2, [pc, #348]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004330:	f023 0304 	bic.w	r3, r3, #4
 8004334:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d015      	beq.n	800436a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800433e:	f7fe fd3d 	bl	8002dbc <HAL_GetTick>
 8004342:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004344:	e00a      	b.n	800435c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004346:	f7fe fd39 	bl	8002dbc <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	f241 3288 	movw	r2, #5000	; 0x1388
 8004354:	4293      	cmp	r3, r2
 8004356:	d901      	bls.n	800435c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e0b1      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800435c:	4b4b      	ldr	r3, [pc, #300]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 800435e:	6a1b      	ldr	r3, [r3, #32]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d0ee      	beq.n	8004346 <HAL_RCC_OscConfig+0x37e>
 8004368:	e014      	b.n	8004394 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800436a:	f7fe fd27 	bl	8002dbc <HAL_GetTick>
 800436e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004370:	e00a      	b.n	8004388 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004372:	f7fe fd23 	bl	8002dbc <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004380:	4293      	cmp	r3, r2
 8004382:	d901      	bls.n	8004388 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	e09b      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004388:	4b40      	ldr	r3, [pc, #256]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	f003 0302 	and.w	r3, r3, #2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1ee      	bne.n	8004372 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004394:	7dfb      	ldrb	r3, [r7, #23]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d105      	bne.n	80043a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800439a:	4b3c      	ldr	r3, [pc, #240]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 800439c:	69db      	ldr	r3, [r3, #28]
 800439e:	4a3b      	ldr	r2, [pc, #236]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 80043a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 8087 	beq.w	80044be <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043b0:	4b36      	ldr	r3, [pc, #216]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f003 030c 	and.w	r3, r3, #12
 80043b8:	2b08      	cmp	r3, #8
 80043ba:	d061      	beq.n	8004480 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	69db      	ldr	r3, [r3, #28]
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	d146      	bne.n	8004452 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043c4:	4b33      	ldr	r3, [pc, #204]	; (8004494 <HAL_RCC_OscConfig+0x4cc>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ca:	f7fe fcf7 	bl	8002dbc <HAL_GetTick>
 80043ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043d0:	e008      	b.n	80043e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043d2:	f7fe fcf3 	bl	8002dbc <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d901      	bls.n	80043e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e06d      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043e4:	4b29      	ldr	r3, [pc, #164]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d1f0      	bne.n	80043d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043f8:	d108      	bne.n	800440c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80043fa:	4b24      	ldr	r3, [pc, #144]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	4921      	ldr	r1, [pc, #132]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004408:	4313      	orrs	r3, r2
 800440a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800440c:	4b1f      	ldr	r3, [pc, #124]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a19      	ldr	r1, [r3, #32]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441c:	430b      	orrs	r3, r1
 800441e:	491b      	ldr	r1, [pc, #108]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004420:	4313      	orrs	r3, r2
 8004422:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004424:	4b1b      	ldr	r3, [pc, #108]	; (8004494 <HAL_RCC_OscConfig+0x4cc>)
 8004426:	2201      	movs	r2, #1
 8004428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800442a:	f7fe fcc7 	bl	8002dbc <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004432:	f7fe fcc3 	bl	8002dbc <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e03d      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004444:	4b11      	ldr	r3, [pc, #68]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <HAL_RCC_OscConfig+0x46a>
 8004450:	e035      	b.n	80044be <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004452:	4b10      	ldr	r3, [pc, #64]	; (8004494 <HAL_RCC_OscConfig+0x4cc>)
 8004454:	2200      	movs	r2, #0
 8004456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004458:	f7fe fcb0 	bl	8002dbc <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004460:	f7fe fcac 	bl	8002dbc <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e026      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004472:	4b06      	ldr	r3, [pc, #24]	; (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1f0      	bne.n	8004460 <HAL_RCC_OscConfig+0x498>
 800447e:	e01e      	b.n	80044be <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	69db      	ldr	r3, [r3, #28]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d107      	bne.n	8004498 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e019      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
 800448c:	40021000 	.word	0x40021000
 8004490:	40007000 	.word	0x40007000
 8004494:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004498:	4b0b      	ldr	r3, [pc, #44]	; (80044c8 <HAL_RCC_OscConfig+0x500>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d106      	bne.n	80044ba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d001      	beq.n	80044be <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e000      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3718      	adds	r7, #24
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	40021000 	.word	0x40021000

080044cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d101      	bne.n	80044e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e0d0      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044e0:	4b6a      	ldr	r3, [pc, #424]	; (800468c <HAL_RCC_ClockConfig+0x1c0>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0307 	and.w	r3, r3, #7
 80044e8:	683a      	ldr	r2, [r7, #0]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d910      	bls.n	8004510 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ee:	4b67      	ldr	r3, [pc, #412]	; (800468c <HAL_RCC_ClockConfig+0x1c0>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f023 0207 	bic.w	r2, r3, #7
 80044f6:	4965      	ldr	r1, [pc, #404]	; (800468c <HAL_RCC_ClockConfig+0x1c0>)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044fe:	4b63      	ldr	r3, [pc, #396]	; (800468c <HAL_RCC_ClockConfig+0x1c0>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	429a      	cmp	r2, r3
 800450a:	d001      	beq.n	8004510 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e0b8      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d020      	beq.n	800455e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	2b00      	cmp	r3, #0
 8004526:	d005      	beq.n	8004534 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004528:	4b59      	ldr	r3, [pc, #356]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	4a58      	ldr	r2, [pc, #352]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800452e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004532:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	2b00      	cmp	r3, #0
 800453e:	d005      	beq.n	800454c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004540:	4b53      	ldr	r3, [pc, #332]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	4a52      	ldr	r2, [pc, #328]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004546:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800454a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800454c:	4b50      	ldr	r3, [pc, #320]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	494d      	ldr	r1, [pc, #308]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800455a:	4313      	orrs	r3, r2
 800455c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	2b00      	cmp	r3, #0
 8004568:	d040      	beq.n	80045ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d107      	bne.n	8004582 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004572:	4b47      	ldr	r3, [pc, #284]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d115      	bne.n	80045aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e07f      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	2b02      	cmp	r3, #2
 8004588:	d107      	bne.n	800459a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800458a:	4b41      	ldr	r3, [pc, #260]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d109      	bne.n	80045aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e073      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800459a:	4b3d      	ldr	r3, [pc, #244]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e06b      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045aa:	4b39      	ldr	r3, [pc, #228]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f023 0203 	bic.w	r2, r3, #3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	4936      	ldr	r1, [pc, #216]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 80045b8:	4313      	orrs	r3, r2
 80045ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045bc:	f7fe fbfe 	bl	8002dbc <HAL_GetTick>
 80045c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045c2:	e00a      	b.n	80045da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045c4:	f7fe fbfa 	bl	8002dbc <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e053      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045da:	4b2d      	ldr	r3, [pc, #180]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f003 020c 	and.w	r2, r3, #12
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d1eb      	bne.n	80045c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045ec:	4b27      	ldr	r3, [pc, #156]	; (800468c <HAL_RCC_ClockConfig+0x1c0>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0307 	and.w	r3, r3, #7
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d210      	bcs.n	800461c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045fa:	4b24      	ldr	r3, [pc, #144]	; (800468c <HAL_RCC_ClockConfig+0x1c0>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f023 0207 	bic.w	r2, r3, #7
 8004602:	4922      	ldr	r1, [pc, #136]	; (800468c <HAL_RCC_ClockConfig+0x1c0>)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	4313      	orrs	r3, r2
 8004608:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800460a:	4b20      	ldr	r3, [pc, #128]	; (800468c <HAL_RCC_ClockConfig+0x1c0>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0307 	and.w	r3, r3, #7
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	429a      	cmp	r2, r3
 8004616:	d001      	beq.n	800461c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e032      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0304 	and.w	r3, r3, #4
 8004624:	2b00      	cmp	r3, #0
 8004626:	d008      	beq.n	800463a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004628:	4b19      	ldr	r3, [pc, #100]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	4916      	ldr	r1, [pc, #88]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004636:	4313      	orrs	r3, r2
 8004638:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0308 	and.w	r3, r3, #8
 8004642:	2b00      	cmp	r3, #0
 8004644:	d009      	beq.n	800465a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004646:	4b12      	ldr	r3, [pc, #72]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	00db      	lsls	r3, r3, #3
 8004654:	490e      	ldr	r1, [pc, #56]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004656:	4313      	orrs	r3, r2
 8004658:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800465a:	f000 f821 	bl	80046a0 <HAL_RCC_GetSysClockFreq>
 800465e:	4602      	mov	r2, r0
 8004660:	4b0b      	ldr	r3, [pc, #44]	; (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	091b      	lsrs	r3, r3, #4
 8004666:	f003 030f 	and.w	r3, r3, #15
 800466a:	490a      	ldr	r1, [pc, #40]	; (8004694 <HAL_RCC_ClockConfig+0x1c8>)
 800466c:	5ccb      	ldrb	r3, [r1, r3]
 800466e:	fa22 f303 	lsr.w	r3, r2, r3
 8004672:	4a09      	ldr	r2, [pc, #36]	; (8004698 <HAL_RCC_ClockConfig+0x1cc>)
 8004674:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004676:	4b09      	ldr	r3, [pc, #36]	; (800469c <HAL_RCC_ClockConfig+0x1d0>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4618      	mov	r0, r3
 800467c:	f7fe fb5c 	bl	8002d38 <HAL_InitTick>

  return HAL_OK;
 8004680:	2300      	movs	r3, #0
}
 8004682:	4618      	mov	r0, r3
 8004684:	3710      	adds	r7, #16
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	40022000 	.word	0x40022000
 8004690:	40021000 	.word	0x40021000
 8004694:	0800bac4 	.word	0x0800bac4
 8004698:	20000040 	.word	0x20000040
 800469c:	20000044 	.word	0x20000044

080046a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046a0:	b490      	push	{r4, r7}
 80046a2:	b08a      	sub	sp, #40	; 0x28
 80046a4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80046a6:	4b29      	ldr	r3, [pc, #164]	; (800474c <HAL_RCC_GetSysClockFreq+0xac>)
 80046a8:	1d3c      	adds	r4, r7, #4
 80046aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80046b0:	f240 2301 	movw	r3, #513	; 0x201
 80046b4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046b6:	2300      	movs	r3, #0
 80046b8:	61fb      	str	r3, [r7, #28]
 80046ba:	2300      	movs	r3, #0
 80046bc:	61bb      	str	r3, [r7, #24]
 80046be:	2300      	movs	r3, #0
 80046c0:	627b      	str	r3, [r7, #36]	; 0x24
 80046c2:	2300      	movs	r3, #0
 80046c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80046c6:	2300      	movs	r3, #0
 80046c8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80046ca:	4b21      	ldr	r3, [pc, #132]	; (8004750 <HAL_RCC_GetSysClockFreq+0xb0>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	f003 030c 	and.w	r3, r3, #12
 80046d6:	2b04      	cmp	r3, #4
 80046d8:	d002      	beq.n	80046e0 <HAL_RCC_GetSysClockFreq+0x40>
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d003      	beq.n	80046e6 <HAL_RCC_GetSysClockFreq+0x46>
 80046de:	e02b      	b.n	8004738 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046e0:	4b1c      	ldr	r3, [pc, #112]	; (8004754 <HAL_RCC_GetSysClockFreq+0xb4>)
 80046e2:	623b      	str	r3, [r7, #32]
      break;
 80046e4:	e02b      	b.n	800473e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	0c9b      	lsrs	r3, r3, #18
 80046ea:	f003 030f 	and.w	r3, r3, #15
 80046ee:	3328      	adds	r3, #40	; 0x28
 80046f0:	443b      	add	r3, r7
 80046f2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80046f6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d012      	beq.n	8004728 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004702:	4b13      	ldr	r3, [pc, #76]	; (8004750 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	0c5b      	lsrs	r3, r3, #17
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	3328      	adds	r3, #40	; 0x28
 800470e:	443b      	add	r3, r7
 8004710:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004714:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	4a0e      	ldr	r2, [pc, #56]	; (8004754 <HAL_RCC_GetSysClockFreq+0xb4>)
 800471a:	fb03 f202 	mul.w	r2, r3, r2
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	fbb2 f3f3 	udiv	r3, r2, r3
 8004724:	627b      	str	r3, [r7, #36]	; 0x24
 8004726:	e004      	b.n	8004732 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	4a0b      	ldr	r2, [pc, #44]	; (8004758 <HAL_RCC_GetSysClockFreq+0xb8>)
 800472c:	fb02 f303 	mul.w	r3, r2, r3
 8004730:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004734:	623b      	str	r3, [r7, #32]
      break;
 8004736:	e002      	b.n	800473e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004738:	4b06      	ldr	r3, [pc, #24]	; (8004754 <HAL_RCC_GetSysClockFreq+0xb4>)
 800473a:	623b      	str	r3, [r7, #32]
      break;
 800473c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800473e:	6a3b      	ldr	r3, [r7, #32]
}
 8004740:	4618      	mov	r0, r3
 8004742:	3728      	adds	r7, #40	; 0x28
 8004744:	46bd      	mov	sp, r7
 8004746:	bc90      	pop	{r4, r7}
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	0800baac 	.word	0x0800baac
 8004750:	40021000 	.word	0x40021000
 8004754:	007a1200 	.word	0x007a1200
 8004758:	003d0900 	.word	0x003d0900

0800475c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800475c:	b480      	push	{r7}
 800475e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004760:	4b02      	ldr	r3, [pc, #8]	; (800476c <HAL_RCC_GetHCLKFreq+0x10>)
 8004762:	681b      	ldr	r3, [r3, #0]
}
 8004764:	4618      	mov	r0, r3
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr
 800476c:	20000040 	.word	0x20000040

08004770 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004774:	f7ff fff2 	bl	800475c <HAL_RCC_GetHCLKFreq>
 8004778:	4602      	mov	r2, r0
 800477a:	4b05      	ldr	r3, [pc, #20]	; (8004790 <HAL_RCC_GetPCLK1Freq+0x20>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	0a1b      	lsrs	r3, r3, #8
 8004780:	f003 0307 	and.w	r3, r3, #7
 8004784:	4903      	ldr	r1, [pc, #12]	; (8004794 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004786:	5ccb      	ldrb	r3, [r1, r3]
 8004788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800478c:	4618      	mov	r0, r3
 800478e:	bd80      	pop	{r7, pc}
 8004790:	40021000 	.word	0x40021000
 8004794:	0800bad4 	.word	0x0800bad4

08004798 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800479c:	f7ff ffde 	bl	800475c <HAL_RCC_GetHCLKFreq>
 80047a0:	4602      	mov	r2, r0
 80047a2:	4b05      	ldr	r3, [pc, #20]	; (80047b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	0adb      	lsrs	r3, r3, #11
 80047a8:	f003 0307 	and.w	r3, r3, #7
 80047ac:	4903      	ldr	r1, [pc, #12]	; (80047bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80047ae:	5ccb      	ldrb	r3, [r1, r3]
 80047b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	40021000 	.word	0x40021000
 80047bc:	0800bad4 	.word	0x0800bad4

080047c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80047c8:	4b0a      	ldr	r3, [pc, #40]	; (80047f4 <RCC_Delay+0x34>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a0a      	ldr	r2, [pc, #40]	; (80047f8 <RCC_Delay+0x38>)
 80047ce:	fba2 2303 	umull	r2, r3, r2, r3
 80047d2:	0a5b      	lsrs	r3, r3, #9
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	fb02 f303 	mul.w	r3, r2, r3
 80047da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80047dc:	bf00      	nop
  }
  while (Delay --);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	1e5a      	subs	r2, r3, #1
 80047e2:	60fa      	str	r2, [r7, #12]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1f9      	bne.n	80047dc <RCC_Delay+0x1c>
}
 80047e8:	bf00      	nop
 80047ea:	bf00      	nop
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr
 80047f4:	20000040 	.word	0x20000040
 80047f8:	10624dd3 	.word	0x10624dd3

080047fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e01d      	b.n	800484a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d106      	bne.n	8004828 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f000 f815 	bl	8004852 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2202      	movs	r2, #2
 800482c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	3304      	adds	r3, #4
 8004838:	4619      	mov	r1, r3
 800483a:	4610      	mov	r0, r2
 800483c:	f000 f85c 	bl	80048f8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3708      	adds	r7, #8
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}

08004852 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	bc80      	pop	{r7}
 8004862:	4770      	bx	lr

08004864 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004864:	b480      	push	{r7}
 8004866:	b085      	sub	sp, #20
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68da      	ldr	r2, [r3, #12]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f042 0201 	orr.w	r2, r2, #1
 800487a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f003 0307 	and.w	r3, r3, #7
 8004886:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2b06      	cmp	r3, #6
 800488c:	d007      	beq.n	800489e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f042 0201 	orr.w	r2, r2, #1
 800489c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3714      	adds	r7, #20
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bc80      	pop	{r7}
 80048a8:	4770      	bx	lr

080048aa <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 80048aa:	b480      	push	{r7}
 80048ac:	b083      	sub	sp, #12
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
 80048b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d101      	bne.n	80048c2 <HAL_TIM_GenerateEvent+0x18>
 80048be:	2302      	movs	r3, #2
 80048c0:	e014      	b.n	80048ec <HAL_TIM_GenerateEvent+0x42>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2202      	movs	r2, #2
 80048ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bc80      	pop	{r7}
 80048f4:	4770      	bx	lr
	...

080048f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b085      	sub	sp, #20
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a29      	ldr	r2, [pc, #164]	; (80049b0 <TIM_Base_SetConfig+0xb8>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d00b      	beq.n	8004928 <TIM_Base_SetConfig+0x30>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004916:	d007      	beq.n	8004928 <TIM_Base_SetConfig+0x30>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a26      	ldr	r2, [pc, #152]	; (80049b4 <TIM_Base_SetConfig+0xbc>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d003      	beq.n	8004928 <TIM_Base_SetConfig+0x30>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a25      	ldr	r2, [pc, #148]	; (80049b8 <TIM_Base_SetConfig+0xc0>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d108      	bne.n	800493a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800492e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	68fa      	ldr	r2, [r7, #12]
 8004936:	4313      	orrs	r3, r2
 8004938:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a1c      	ldr	r2, [pc, #112]	; (80049b0 <TIM_Base_SetConfig+0xb8>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d00b      	beq.n	800495a <TIM_Base_SetConfig+0x62>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004948:	d007      	beq.n	800495a <TIM_Base_SetConfig+0x62>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a19      	ldr	r2, [pc, #100]	; (80049b4 <TIM_Base_SetConfig+0xbc>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d003      	beq.n	800495a <TIM_Base_SetConfig+0x62>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a18      	ldr	r2, [pc, #96]	; (80049b8 <TIM_Base_SetConfig+0xc0>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d108      	bne.n	800496c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004960:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	4313      	orrs	r3, r2
 800496a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	4313      	orrs	r3, r2
 8004978:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a07      	ldr	r2, [pc, #28]	; (80049b0 <TIM_Base_SetConfig+0xb8>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d103      	bne.n	80049a0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	691a      	ldr	r2, [r3, #16]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	615a      	str	r2, [r3, #20]
}
 80049a6:	bf00      	nop
 80049a8:	3714      	adds	r7, #20
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bc80      	pop	{r7}
 80049ae:	4770      	bx	lr
 80049b0:	40012c00 	.word	0x40012c00
 80049b4:	40000400 	.word	0x40000400
 80049b8:	40000800 	.word	0x40000800

080049bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d101      	bne.n	80049d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049d0:	2302      	movs	r3, #2
 80049d2:	e032      	b.n	8004a3a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2202      	movs	r2, #2
 80049e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a0c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bc80      	pop	{r7}
 8004a42:	4770      	bx	lr

08004a44 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d101      	bne.n	8004a56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e03f      	b.n	8004ad6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d106      	bne.n	8004a70 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f7fd fdbe 	bl	80025ec <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2224      	movs	r2, #36	; 0x24
 8004a74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68da      	ldr	r2, [r3, #12]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a86:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f000 fb01 	bl	8005090 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	691a      	ldr	r2, [r3, #16]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	695a      	ldr	r2, [r3, #20]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004aac:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68da      	ldr	r2, [r3, #12]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004abc:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2220      	movs	r2, #32
 8004ac8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2220      	movs	r2, #32
 8004ad0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b085      	sub	sp, #20
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	60f8      	str	r0, [r7, #12]
 8004ae6:	60b9      	str	r1, [r7, #8]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b20      	cmp	r3, #32
 8004af6:	d130      	bne.n	8004b5a <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <HAL_UART_Transmit_IT+0x26>
 8004afe:	88fb      	ldrh	r3, [r7, #6]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d101      	bne.n	8004b08 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e029      	b.n	8004b5c <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d101      	bne.n	8004b16 <HAL_UART_Transmit_IT+0x38>
 8004b12:	2302      	movs	r3, #2
 8004b14:	e022      	b.n	8004b5c <HAL_UART_Transmit_IT+0x7e>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	68ba      	ldr	r2, [r7, #8]
 8004b22:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	88fa      	ldrh	r2, [r7, #6]
 8004b28:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	88fa      	ldrh	r2, [r7, #6]
 8004b2e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2200      	movs	r2, #0
 8004b34:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2221      	movs	r2, #33	; 0x21
 8004b3a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68da      	ldr	r2, [r3, #12]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004b54:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004b56:	2300      	movs	r3, #0
 8004b58:	e000      	b.n	8004b5c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004b5a:	2302      	movs	r3, #2
  }
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3714      	adds	r7, #20
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bc80      	pop	{r7}
 8004b64:	4770      	bx	lr

08004b66 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b085      	sub	sp, #20
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	60f8      	str	r0, [r7, #12]
 8004b6e:	60b9      	str	r1, [r7, #8]
 8004b70:	4613      	mov	r3, r2
 8004b72:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	2b20      	cmp	r3, #32
 8004b7e:	d140      	bne.n	8004c02 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d002      	beq.n	8004b8c <HAL_UART_Receive_IT+0x26>
 8004b86:	88fb      	ldrh	r3, [r7, #6]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d101      	bne.n	8004b90 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e039      	b.n	8004c04 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d101      	bne.n	8004b9e <HAL_UART_Receive_IT+0x38>
 8004b9a:	2302      	movs	r3, #2
 8004b9c:	e032      	b.n	8004c04 <HAL_UART_Receive_IT+0x9e>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	68ba      	ldr	r2, [r7, #8]
 8004baa:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	88fa      	ldrh	r2, [r7, #6]
 8004bb0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	88fa      	ldrh	r2, [r7, #6]
 8004bb6:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2222      	movs	r2, #34	; 0x22
 8004bc2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68da      	ldr	r2, [r3, #12]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bdc:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	695a      	ldr	r2, [r3, #20]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f042 0201 	orr.w	r2, r2, #1
 8004bec:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68da      	ldr	r2, [r3, #12]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f042 0220 	orr.w	r2, r2, #32
 8004bfc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	e000      	b.n	8004c04 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004c02:	2302      	movs	r3, #2
  }
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3714      	adds	r7, #20
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bc80      	pop	{r7}
 8004c0c:	4770      	bx	lr
	...

08004c10 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b088      	sub	sp, #32
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	695b      	ldr	r3, [r3, #20]
 8004c2e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8004c30:	2300      	movs	r3, #0
 8004c32:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8004c34:	2300      	movs	r3, #0
 8004c36:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	f003 030f 	and.w	r3, r3, #15
 8004c3e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d10d      	bne.n	8004c62 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	f003 0320 	and.w	r3, r3, #32
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d008      	beq.n	8004c62 <HAL_UART_IRQHandler+0x52>
 8004c50:	69bb      	ldr	r3, [r7, #24]
 8004c52:	f003 0320 	and.w	r3, r3, #32
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d003      	beq.n	8004c62 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f996 	bl	8004f8c <UART_Receive_IT>
      return;
 8004c60:	e0cb      	b.n	8004dfa <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	f000 80ab 	beq.w	8004dc0 <HAL_UART_IRQHandler+0x1b0>
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f003 0301 	and.w	r3, r3, #1
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d105      	bne.n	8004c80 <HAL_UART_IRQHandler+0x70>
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 80a0 	beq.w	8004dc0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	f003 0301 	and.w	r3, r3, #1
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00a      	beq.n	8004ca0 <HAL_UART_IRQHandler+0x90>
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d005      	beq.n	8004ca0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c98:	f043 0201 	orr.w	r2, r3, #1
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	f003 0304 	and.w	r3, r3, #4
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00a      	beq.n	8004cc0 <HAL_UART_IRQHandler+0xb0>
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d005      	beq.n	8004cc0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cb8:	f043 0202 	orr.w	r2, r3, #2
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00a      	beq.n	8004ce0 <HAL_UART_IRQHandler+0xd0>
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d005      	beq.n	8004ce0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cd8:	f043 0204 	orr.w	r2, r3, #4
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	f003 0308 	and.w	r3, r3, #8
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00a      	beq.n	8004d00 <HAL_UART_IRQHandler+0xf0>
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	f003 0301 	and.w	r3, r3, #1
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d005      	beq.n	8004d00 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf8:	f043 0208 	orr.w	r2, r3, #8
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d077      	beq.n	8004df8 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	f003 0320 	and.w	r3, r3, #32
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d007      	beq.n	8004d22 <HAL_UART_IRQHandler+0x112>
 8004d12:	69bb      	ldr	r3, [r7, #24]
 8004d14:	f003 0320 	and.w	r3, r3, #32
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d002      	beq.n	8004d22 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 f935 	bl	8004f8c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	bf14      	ite	ne
 8004d30:	2301      	movne	r3, #1
 8004d32:	2300      	moveq	r3, #0
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d3c:	f003 0308 	and.w	r3, r3, #8
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d102      	bne.n	8004d4a <HAL_UART_IRQHandler+0x13a>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d031      	beq.n	8004dae <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f000 f880 	bl	8004e50 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d023      	beq.n	8004da6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695a      	ldr	r2, [r3, #20]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d6c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d013      	beq.n	8004d9e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d7a:	4a21      	ldr	r2, [pc, #132]	; (8004e00 <HAL_UART_IRQHandler+0x1f0>)
 8004d7c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d82:	4618      	mov	r0, r3
 8004d84:	f7fe fdda 	bl	800393c <HAL_DMA_Abort_IT>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d016      	beq.n	8004dbc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d98:	4610      	mov	r0, r2
 8004d9a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d9c:	e00e      	b.n	8004dbc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f7fd fcfc 	bl	800279c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004da4:	e00a      	b.n	8004dbc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f7fd fcf8 	bl	800279c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dac:	e006      	b.n	8004dbc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f7fd fcf4 	bl	800279c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004dba:	e01d      	b.n	8004df8 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dbc:	bf00      	nop
    return;
 8004dbe:	e01b      	b.n	8004df8 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d008      	beq.n	8004ddc <HAL_UART_IRQHandler+0x1cc>
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d003      	beq.n	8004ddc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f000 f86c 	bl	8004eb2 <UART_Transmit_IT>
    return;
 8004dda:	e00e      	b.n	8004dfa <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d009      	beq.n	8004dfa <HAL_UART_IRQHandler+0x1ea>
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d004      	beq.n	8004dfa <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 f8b3 	bl	8004f5c <UART_EndTransmit_IT>
    return;
 8004df6:	e000      	b.n	8004dfa <HAL_UART_IRQHandler+0x1ea>
    return;
 8004df8:	bf00      	nop
  }
}
 8004dfa:	3720      	adds	r7, #32
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	08004e8b 	.word	0x08004e8b

08004e04 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004e0c:	bf00      	nop
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bc80      	pop	{r7}
 8004e14:	4770      	bx	lr

08004e16 <HAL_UART_GetState>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b085      	sub	sp, #20
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  uint32_t temp1= 0x00U, temp2 = 0x00U;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	60fb      	str	r3, [r7, #12]
 8004e22:	2300      	movs	r3, #0
 8004e24:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	60bb      	str	r3, [r7, #8]
  
  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	b2da      	uxtb	r2, r3
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	4313      	orrs	r3, r2
 8004e44:	b2db      	uxtb	r3, r3
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3714      	adds	r7, #20
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bc80      	pop	{r7}
 8004e4e:	4770      	bx	lr

08004e50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68da      	ldr	r2, [r3, #12]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004e66:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	695a      	ldr	r2, [r3, #20]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f022 0201 	bic.w	r2, r2, #1
 8004e76:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004e80:	bf00      	nop
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bc80      	pop	{r7}
 8004e88:	4770      	bx	lr

08004e8a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b084      	sub	sp, #16
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f7fd fc79 	bl	800279c <HAL_UART_ErrorCallback>
}
 8004eaa:	bf00      	nop
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b085      	sub	sp, #20
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b21      	cmp	r3, #33	; 0x21
 8004ec4:	d144      	bne.n	8004f50 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ece:	d11a      	bne.n	8004f06 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	881b      	ldrh	r3, [r3, #0]
 8004eda:	461a      	mov	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ee4:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d105      	bne.n	8004efa <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a1b      	ldr	r3, [r3, #32]
 8004ef2:	1c9a      	adds	r2, r3, #2
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	621a      	str	r2, [r3, #32]
 8004ef8:	e00e      	b.n	8004f18 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	621a      	str	r2, [r3, #32]
 8004f04:	e008      	b.n	8004f18 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a1b      	ldr	r3, [r3, #32]
 8004f0a:	1c59      	adds	r1, r3, #1
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	6211      	str	r1, [r2, #32]
 8004f10:	781a      	ldrb	r2, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	3b01      	subs	r3, #1
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	4619      	mov	r1, r3
 8004f26:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d10f      	bne.n	8004f4c <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68da      	ldr	r2, [r3, #12]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f3a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68da      	ldr	r2, [r3, #12]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f4a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	e000      	b.n	8004f52 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004f50:	2302      	movs	r3, #2
  }
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3714      	adds	r7, #20
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bc80      	pop	{r7}
 8004f5a:	4770      	bx	lr

08004f5c <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68da      	ldr	r2, [r3, #12]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f72:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2220      	movs	r2, #32
 8004f78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f7ff ff41 	bl	8004e04 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8004f82:	2300      	movs	r3, #0
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3708      	adds	r7, #8
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b22      	cmp	r3, #34	; 0x22
 8004f9e:	d171      	bne.n	8005084 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fa8:	d123      	bne.n	8004ff2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fae:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10e      	bne.n	8004fd6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fc4:	b29a      	uxth	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fce:	1c9a      	adds	r2, r3, #2
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	629a      	str	r2, [r3, #40]	; 0x28
 8004fd4:	e029      	b.n	800502a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fea:	1c5a      	adds	r2, r3, #1
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	629a      	str	r2, [r3, #40]	; 0x28
 8004ff0:	e01b      	b.n	800502a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d10a      	bne.n	8005010 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	6858      	ldr	r0, [r3, #4]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005004:	1c59      	adds	r1, r3, #1
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	6291      	str	r1, [r2, #40]	; 0x28
 800500a:	b2c2      	uxtb	r2, r0
 800500c:	701a      	strb	r2, [r3, #0]
 800500e:	e00c      	b.n	800502a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	b2da      	uxtb	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501c:	1c58      	adds	r0, r3, #1
 800501e:	6879      	ldr	r1, [r7, #4]
 8005020:	6288      	str	r0, [r1, #40]	; 0x28
 8005022:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005026:	b2d2      	uxtb	r2, r2
 8005028:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800502e:	b29b      	uxth	r3, r3
 8005030:	3b01      	subs	r3, #1
 8005032:	b29b      	uxth	r3, r3
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	4619      	mov	r1, r3
 8005038:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800503a:	2b00      	cmp	r3, #0
 800503c:	d120      	bne.n	8005080 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68da      	ldr	r2, [r3, #12]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 0220 	bic.w	r2, r2, #32
 800504c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68da      	ldr	r2, [r3, #12]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800505c:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	695a      	ldr	r2, [r3, #20]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f022 0201 	bic.w	r2, r2, #1
 800506c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2220      	movs	r2, #32
 8005072:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7fd fa58 	bl	800252c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800507c:	2300      	movs	r3, #0
 800507e:	e002      	b.n	8005086 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005080:	2300      	movs	r3, #0
 8005082:	e000      	b.n	8005086 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005084:	2302      	movs	r3, #2
  }
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
	...

08005090 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005090:	b5b0      	push	{r4, r5, r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005098:	2300      	movs	r3, #0
 800509a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	68da      	ldr	r2, [r3, #12]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	689a      	ldr	r2, [r3, #8]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	431a      	orrs	r2, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	695b      	ldr	r3, [r3, #20]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	68fa      	ldr	r2, [r7, #12]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80050d2:	f023 030c 	bic.w	r3, r3, #12
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	6812      	ldr	r2, [r2, #0]
 80050da:	68f9      	ldr	r1, [r7, #12]
 80050dc:	430b      	orrs	r3, r1
 80050de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	699a      	ldr	r2, [r3, #24]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	430a      	orrs	r2, r1
 80050f4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a6f      	ldr	r2, [pc, #444]	; (80052b8 <UART_SetConfig+0x228>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d16b      	bne.n	80051d8 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005100:	f7ff fb4a 	bl	8004798 <HAL_RCC_GetPCLK2Freq>
 8005104:	4602      	mov	r2, r0
 8005106:	4613      	mov	r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	4413      	add	r3, r2
 800510c:	009a      	lsls	r2, r3, #2
 800510e:	441a      	add	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	009b      	lsls	r3, r3, #2
 8005116:	fbb2 f3f3 	udiv	r3, r2, r3
 800511a:	4a68      	ldr	r2, [pc, #416]	; (80052bc <UART_SetConfig+0x22c>)
 800511c:	fba2 2303 	umull	r2, r3, r2, r3
 8005120:	095b      	lsrs	r3, r3, #5
 8005122:	011c      	lsls	r4, r3, #4
 8005124:	f7ff fb38 	bl	8004798 <HAL_RCC_GetPCLK2Freq>
 8005128:	4602      	mov	r2, r0
 800512a:	4613      	mov	r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	4413      	add	r3, r2
 8005130:	009a      	lsls	r2, r3, #2
 8005132:	441a      	add	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	fbb2 f5f3 	udiv	r5, r2, r3
 800513e:	f7ff fb2b 	bl	8004798 <HAL_RCC_GetPCLK2Freq>
 8005142:	4602      	mov	r2, r0
 8005144:	4613      	mov	r3, r2
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	4413      	add	r3, r2
 800514a:	009a      	lsls	r2, r3, #2
 800514c:	441a      	add	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	fbb2 f3f3 	udiv	r3, r2, r3
 8005158:	4a58      	ldr	r2, [pc, #352]	; (80052bc <UART_SetConfig+0x22c>)
 800515a:	fba2 2303 	umull	r2, r3, r2, r3
 800515e:	095b      	lsrs	r3, r3, #5
 8005160:	2264      	movs	r2, #100	; 0x64
 8005162:	fb02 f303 	mul.w	r3, r2, r3
 8005166:	1aeb      	subs	r3, r5, r3
 8005168:	011b      	lsls	r3, r3, #4
 800516a:	3332      	adds	r3, #50	; 0x32
 800516c:	4a53      	ldr	r2, [pc, #332]	; (80052bc <UART_SetConfig+0x22c>)
 800516e:	fba2 2303 	umull	r2, r3, r2, r3
 8005172:	095b      	lsrs	r3, r3, #5
 8005174:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005178:	441c      	add	r4, r3
 800517a:	f7ff fb0d 	bl	8004798 <HAL_RCC_GetPCLK2Freq>
 800517e:	4602      	mov	r2, r0
 8005180:	4613      	mov	r3, r2
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	4413      	add	r3, r2
 8005186:	009a      	lsls	r2, r3, #2
 8005188:	441a      	add	r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	fbb2 f5f3 	udiv	r5, r2, r3
 8005194:	f7ff fb00 	bl	8004798 <HAL_RCC_GetPCLK2Freq>
 8005198:	4602      	mov	r2, r0
 800519a:	4613      	mov	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	4413      	add	r3, r2
 80051a0:	009a      	lsls	r2, r3, #2
 80051a2:	441a      	add	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ae:	4a43      	ldr	r2, [pc, #268]	; (80052bc <UART_SetConfig+0x22c>)
 80051b0:	fba2 2303 	umull	r2, r3, r2, r3
 80051b4:	095b      	lsrs	r3, r3, #5
 80051b6:	2264      	movs	r2, #100	; 0x64
 80051b8:	fb02 f303 	mul.w	r3, r2, r3
 80051bc:	1aeb      	subs	r3, r5, r3
 80051be:	011b      	lsls	r3, r3, #4
 80051c0:	3332      	adds	r3, #50	; 0x32
 80051c2:	4a3e      	ldr	r2, [pc, #248]	; (80052bc <UART_SetConfig+0x22c>)
 80051c4:	fba2 2303 	umull	r2, r3, r2, r3
 80051c8:	095b      	lsrs	r3, r3, #5
 80051ca:	f003 020f 	and.w	r2, r3, #15
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4422      	add	r2, r4
 80051d4:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80051d6:	e06a      	b.n	80052ae <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80051d8:	f7ff faca 	bl	8004770 <HAL_RCC_GetPCLK1Freq>
 80051dc:	4602      	mov	r2, r0
 80051de:	4613      	mov	r3, r2
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	4413      	add	r3, r2
 80051e4:	009a      	lsls	r2, r3, #2
 80051e6:	441a      	add	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f2:	4a32      	ldr	r2, [pc, #200]	; (80052bc <UART_SetConfig+0x22c>)
 80051f4:	fba2 2303 	umull	r2, r3, r2, r3
 80051f8:	095b      	lsrs	r3, r3, #5
 80051fa:	011c      	lsls	r4, r3, #4
 80051fc:	f7ff fab8 	bl	8004770 <HAL_RCC_GetPCLK1Freq>
 8005200:	4602      	mov	r2, r0
 8005202:	4613      	mov	r3, r2
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	4413      	add	r3, r2
 8005208:	009a      	lsls	r2, r3, #2
 800520a:	441a      	add	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	fbb2 f5f3 	udiv	r5, r2, r3
 8005216:	f7ff faab 	bl	8004770 <HAL_RCC_GetPCLK1Freq>
 800521a:	4602      	mov	r2, r0
 800521c:	4613      	mov	r3, r2
 800521e:	009b      	lsls	r3, r3, #2
 8005220:	4413      	add	r3, r2
 8005222:	009a      	lsls	r2, r3, #2
 8005224:	441a      	add	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005230:	4a22      	ldr	r2, [pc, #136]	; (80052bc <UART_SetConfig+0x22c>)
 8005232:	fba2 2303 	umull	r2, r3, r2, r3
 8005236:	095b      	lsrs	r3, r3, #5
 8005238:	2264      	movs	r2, #100	; 0x64
 800523a:	fb02 f303 	mul.w	r3, r2, r3
 800523e:	1aeb      	subs	r3, r5, r3
 8005240:	011b      	lsls	r3, r3, #4
 8005242:	3332      	adds	r3, #50	; 0x32
 8005244:	4a1d      	ldr	r2, [pc, #116]	; (80052bc <UART_SetConfig+0x22c>)
 8005246:	fba2 2303 	umull	r2, r3, r2, r3
 800524a:	095b      	lsrs	r3, r3, #5
 800524c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005250:	441c      	add	r4, r3
 8005252:	f7ff fa8d 	bl	8004770 <HAL_RCC_GetPCLK1Freq>
 8005256:	4602      	mov	r2, r0
 8005258:	4613      	mov	r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	4413      	add	r3, r2
 800525e:	009a      	lsls	r2, r3, #2
 8005260:	441a      	add	r2, r3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	fbb2 f5f3 	udiv	r5, r2, r3
 800526c:	f7ff fa80 	bl	8004770 <HAL_RCC_GetPCLK1Freq>
 8005270:	4602      	mov	r2, r0
 8005272:	4613      	mov	r3, r2
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	4413      	add	r3, r2
 8005278:	009a      	lsls	r2, r3, #2
 800527a:	441a      	add	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	fbb2 f3f3 	udiv	r3, r2, r3
 8005286:	4a0d      	ldr	r2, [pc, #52]	; (80052bc <UART_SetConfig+0x22c>)
 8005288:	fba2 2303 	umull	r2, r3, r2, r3
 800528c:	095b      	lsrs	r3, r3, #5
 800528e:	2264      	movs	r2, #100	; 0x64
 8005290:	fb02 f303 	mul.w	r3, r2, r3
 8005294:	1aeb      	subs	r3, r5, r3
 8005296:	011b      	lsls	r3, r3, #4
 8005298:	3332      	adds	r3, #50	; 0x32
 800529a:	4a08      	ldr	r2, [pc, #32]	; (80052bc <UART_SetConfig+0x22c>)
 800529c:	fba2 2303 	umull	r2, r3, r2, r3
 80052a0:	095b      	lsrs	r3, r3, #5
 80052a2:	f003 020f 	and.w	r2, r3, #15
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4422      	add	r2, r4
 80052ac:	609a      	str	r2, [r3, #8]
}
 80052ae:	bf00      	nop
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bdb0      	pop	{r4, r5, r7, pc}
 80052b6:	bf00      	nop
 80052b8:	40013800 	.word	0x40013800
 80052bc:	51eb851f 	.word	0x51eb851f

080052c0 <Reset_Handler>:
 80052c0:	2100      	movs	r1, #0
 80052c2:	e003      	b.n	80052cc <LoopCopyDataInit>

080052c4 <CopyDataInit>:
 80052c4:	4b12      	ldr	r3, [pc, #72]	; (8005310 <LoopPaintStack+0x20>)
 80052c6:	585b      	ldr	r3, [r3, r1]
 80052c8:	5043      	str	r3, [r0, r1]
 80052ca:	3104      	adds	r1, #4

080052cc <LoopCopyDataInit>:
 80052cc:	4811      	ldr	r0, [pc, #68]	; (8005314 <LoopPaintStack+0x24>)
 80052ce:	4b12      	ldr	r3, [pc, #72]	; (8005318 <LoopPaintStack+0x28>)
 80052d0:	1842      	adds	r2, r0, r1
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d3f6      	bcc.n	80052c4 <CopyDataInit>
 80052d6:	4a11      	ldr	r2, [pc, #68]	; (800531c <LoopPaintStack+0x2c>)
 80052d8:	e002      	b.n	80052e0 <LoopFillZerobss>

080052da <FillZerobss>:
 80052da:	2300      	movs	r3, #0
 80052dc:	f842 3b04 	str.w	r3, [r2], #4

080052e0 <LoopFillZerobss>:
 80052e0:	4b0f      	ldr	r3, [pc, #60]	; (8005320 <LoopPaintStack+0x30>)
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d3f9      	bcc.n	80052da <FillZerobss>
 80052e6:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
 80052ea:	f1ad 0c04 	sub.w	ip, sp, #4
 80052ee:	4a0c      	ldr	r2, [pc, #48]	; (8005320 <LoopPaintStack+0x30>)

080052f0 <LoopPaintStack>:
 80052f0:	f84c 3904 	str.w	r3, [ip], #-4
 80052f4:	4594      	cmp	ip, r2
 80052f6:	d1fb      	bne.n	80052f0 <LoopPaintStack>
 80052f8:	f7fd fbec 	bl	8002ad4 <SystemInit>
 80052fc:	f7fd fc1e 	bl	8002b3c <SystemCoreClockUpdate>
 8005300:	f7fc f9d6 	bl	80016b0 <SYS_NVIC_PriorityGrouping>
 8005304:	f000 fcb8 	bl	8005c78 <__libc_init_array>
 8005308:	f7fb fee2 	bl	80010d0 <main>
 800530c:	f000 b80a 	b.w	8005324 <Default_Handler>
 8005310:	0800bea0 	.word	0x0800bea0
 8005314:	20000000 	.word	0x20000000
 8005318:	200006fc 	.word	0x200006fc
 800531c:	200006fc 	.word	0x200006fc
 8005320:	20000fc0 	.word	0x20000fc0

08005324 <Default_Handler>:
 8005324:	e7fe      	b.n	8005324 <Default_Handler>
	...

08005328 <malloc>:
 8005328:	4b02      	ldr	r3, [pc, #8]	; (8005334 <malloc+0xc>)
 800532a:	4601      	mov	r1, r0
 800532c:	6818      	ldr	r0, [r3, #0]
 800532e:	f000 b803 	b.w	8005338 <_malloc_r>
 8005332:	bf00      	nop
 8005334:	20000588 	.word	0x20000588

08005338 <_malloc_r>:
 8005338:	f101 030b 	add.w	r3, r1, #11
 800533c:	2b16      	cmp	r3, #22
 800533e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005342:	4605      	mov	r5, r0
 8005344:	d906      	bls.n	8005354 <_malloc_r+0x1c>
 8005346:	f033 0707 	bics.w	r7, r3, #7
 800534a:	d504      	bpl.n	8005356 <_malloc_r+0x1e>
 800534c:	230c      	movs	r3, #12
 800534e:	602b      	str	r3, [r5, #0]
 8005350:	2400      	movs	r4, #0
 8005352:	e1a1      	b.n	8005698 <_malloc_r+0x360>
 8005354:	2710      	movs	r7, #16
 8005356:	42b9      	cmp	r1, r7
 8005358:	d8f8      	bhi.n	800534c <_malloc_r+0x14>
 800535a:	4628      	mov	r0, r5
 800535c:	f000 fa26 	bl	80057ac <__malloc_lock>
 8005360:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8005364:	4eae      	ldr	r6, [pc, #696]	; (8005620 <_malloc_r+0x2e8>)
 8005366:	d237      	bcs.n	80053d8 <_malloc_r+0xa0>
 8005368:	f107 0208 	add.w	r2, r7, #8
 800536c:	4432      	add	r2, r6
 800536e:	6854      	ldr	r4, [r2, #4]
 8005370:	f1a2 0108 	sub.w	r1, r2, #8
 8005374:	428c      	cmp	r4, r1
 8005376:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800537a:	d102      	bne.n	8005382 <_malloc_r+0x4a>
 800537c:	68d4      	ldr	r4, [r2, #12]
 800537e:	42a2      	cmp	r2, r4
 8005380:	d010      	beq.n	80053a4 <_malloc_r+0x6c>
 8005382:	6863      	ldr	r3, [r4, #4]
 8005384:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8005388:	f023 0303 	bic.w	r3, r3, #3
 800538c:	60ca      	str	r2, [r1, #12]
 800538e:	4423      	add	r3, r4
 8005390:	6091      	str	r1, [r2, #8]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	f042 0201 	orr.w	r2, r2, #1
 8005398:	605a      	str	r2, [r3, #4]
 800539a:	4628      	mov	r0, r5
 800539c:	f000 fa0c 	bl	80057b8 <__malloc_unlock>
 80053a0:	3408      	adds	r4, #8
 80053a2:	e179      	b.n	8005698 <_malloc_r+0x360>
 80053a4:	3302      	adds	r3, #2
 80053a6:	6934      	ldr	r4, [r6, #16]
 80053a8:	499e      	ldr	r1, [pc, #632]	; (8005624 <_malloc_r+0x2ec>)
 80053aa:	428c      	cmp	r4, r1
 80053ac:	d077      	beq.n	800549e <_malloc_r+0x166>
 80053ae:	6862      	ldr	r2, [r4, #4]
 80053b0:	f022 0c03 	bic.w	ip, r2, #3
 80053b4:	ebac 0007 	sub.w	r0, ip, r7
 80053b8:	280f      	cmp	r0, #15
 80053ba:	dd48      	ble.n	800544e <_malloc_r+0x116>
 80053bc:	19e2      	adds	r2, r4, r7
 80053be:	f040 0301 	orr.w	r3, r0, #1
 80053c2:	f047 0701 	orr.w	r7, r7, #1
 80053c6:	6067      	str	r7, [r4, #4]
 80053c8:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80053cc:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80053d0:	6053      	str	r3, [r2, #4]
 80053d2:	f844 000c 	str.w	r0, [r4, ip]
 80053d6:	e7e0      	b.n	800539a <_malloc_r+0x62>
 80053d8:	0a7b      	lsrs	r3, r7, #9
 80053da:	d02a      	beq.n	8005432 <_malloc_r+0xfa>
 80053dc:	2b04      	cmp	r3, #4
 80053de:	d812      	bhi.n	8005406 <_malloc_r+0xce>
 80053e0:	09bb      	lsrs	r3, r7, #6
 80053e2:	3338      	adds	r3, #56	; 0x38
 80053e4:	1c5a      	adds	r2, r3, #1
 80053e6:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80053ea:	6854      	ldr	r4, [r2, #4]
 80053ec:	f1a2 0c08 	sub.w	ip, r2, #8
 80053f0:	4564      	cmp	r4, ip
 80053f2:	d006      	beq.n	8005402 <_malloc_r+0xca>
 80053f4:	6862      	ldr	r2, [r4, #4]
 80053f6:	f022 0203 	bic.w	r2, r2, #3
 80053fa:	1bd0      	subs	r0, r2, r7
 80053fc:	280f      	cmp	r0, #15
 80053fe:	dd1c      	ble.n	800543a <_malloc_r+0x102>
 8005400:	3b01      	subs	r3, #1
 8005402:	3301      	adds	r3, #1
 8005404:	e7cf      	b.n	80053a6 <_malloc_r+0x6e>
 8005406:	2b14      	cmp	r3, #20
 8005408:	d801      	bhi.n	800540e <_malloc_r+0xd6>
 800540a:	335b      	adds	r3, #91	; 0x5b
 800540c:	e7ea      	b.n	80053e4 <_malloc_r+0xac>
 800540e:	2b54      	cmp	r3, #84	; 0x54
 8005410:	d802      	bhi.n	8005418 <_malloc_r+0xe0>
 8005412:	0b3b      	lsrs	r3, r7, #12
 8005414:	336e      	adds	r3, #110	; 0x6e
 8005416:	e7e5      	b.n	80053e4 <_malloc_r+0xac>
 8005418:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800541c:	d802      	bhi.n	8005424 <_malloc_r+0xec>
 800541e:	0bfb      	lsrs	r3, r7, #15
 8005420:	3377      	adds	r3, #119	; 0x77
 8005422:	e7df      	b.n	80053e4 <_malloc_r+0xac>
 8005424:	f240 5254 	movw	r2, #1364	; 0x554
 8005428:	4293      	cmp	r3, r2
 800542a:	d804      	bhi.n	8005436 <_malloc_r+0xfe>
 800542c:	0cbb      	lsrs	r3, r7, #18
 800542e:	337c      	adds	r3, #124	; 0x7c
 8005430:	e7d8      	b.n	80053e4 <_malloc_r+0xac>
 8005432:	233f      	movs	r3, #63	; 0x3f
 8005434:	e7d6      	b.n	80053e4 <_malloc_r+0xac>
 8005436:	237e      	movs	r3, #126	; 0x7e
 8005438:	e7d4      	b.n	80053e4 <_malloc_r+0xac>
 800543a:	2800      	cmp	r0, #0
 800543c:	68e1      	ldr	r1, [r4, #12]
 800543e:	db04      	blt.n	800544a <_malloc_r+0x112>
 8005440:	68a3      	ldr	r3, [r4, #8]
 8005442:	60d9      	str	r1, [r3, #12]
 8005444:	608b      	str	r3, [r1, #8]
 8005446:	18a3      	adds	r3, r4, r2
 8005448:	e7a3      	b.n	8005392 <_malloc_r+0x5a>
 800544a:	460c      	mov	r4, r1
 800544c:	e7d0      	b.n	80053f0 <_malloc_r+0xb8>
 800544e:	2800      	cmp	r0, #0
 8005450:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8005454:	db07      	blt.n	8005466 <_malloc_r+0x12e>
 8005456:	44a4      	add	ip, r4
 8005458:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800545c:	f043 0301 	orr.w	r3, r3, #1
 8005460:	f8cc 3004 	str.w	r3, [ip, #4]
 8005464:	e799      	b.n	800539a <_malloc_r+0x62>
 8005466:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800546a:	6870      	ldr	r0, [r6, #4]
 800546c:	f080 8093 	bcs.w	8005596 <_malloc_r+0x25e>
 8005470:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8005474:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8005478:	f04f 0c01 	mov.w	ip, #1
 800547c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005480:	ea4c 0000 	orr.w	r0, ip, r0
 8005484:	3201      	adds	r2, #1
 8005486:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800548a:	6070      	str	r0, [r6, #4]
 800548c:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8005490:	3808      	subs	r0, #8
 8005492:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8005496:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800549a:	f8cc 400c 	str.w	r4, [ip, #12]
 800549e:	2201      	movs	r2, #1
 80054a0:	1098      	asrs	r0, r3, #2
 80054a2:	4082      	lsls	r2, r0
 80054a4:	6870      	ldr	r0, [r6, #4]
 80054a6:	4290      	cmp	r0, r2
 80054a8:	d326      	bcc.n	80054f8 <_malloc_r+0x1c0>
 80054aa:	4210      	tst	r0, r2
 80054ac:	d106      	bne.n	80054bc <_malloc_r+0x184>
 80054ae:	f023 0303 	bic.w	r3, r3, #3
 80054b2:	0052      	lsls	r2, r2, #1
 80054b4:	4210      	tst	r0, r2
 80054b6:	f103 0304 	add.w	r3, r3, #4
 80054ba:	d0fa      	beq.n	80054b2 <_malloc_r+0x17a>
 80054bc:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80054c0:	46c1      	mov	r9, r8
 80054c2:	469e      	mov	lr, r3
 80054c4:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80054c8:	454c      	cmp	r4, r9
 80054ca:	f040 80b7 	bne.w	800563c <_malloc_r+0x304>
 80054ce:	f10e 0e01 	add.w	lr, lr, #1
 80054d2:	f01e 0f03 	tst.w	lr, #3
 80054d6:	f109 0908 	add.w	r9, r9, #8
 80054da:	d1f3      	bne.n	80054c4 <_malloc_r+0x18c>
 80054dc:	0798      	lsls	r0, r3, #30
 80054de:	f040 80e1 	bne.w	80056a4 <_malloc_r+0x36c>
 80054e2:	6873      	ldr	r3, [r6, #4]
 80054e4:	ea23 0302 	bic.w	r3, r3, r2
 80054e8:	6073      	str	r3, [r6, #4]
 80054ea:	6870      	ldr	r0, [r6, #4]
 80054ec:	0052      	lsls	r2, r2, #1
 80054ee:	4290      	cmp	r0, r2
 80054f0:	d302      	bcc.n	80054f8 <_malloc_r+0x1c0>
 80054f2:	2a00      	cmp	r2, #0
 80054f4:	f040 80e2 	bne.w	80056bc <_malloc_r+0x384>
 80054f8:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80054fc:	f8da 3004 	ldr.w	r3, [sl, #4]
 8005500:	f023 0903 	bic.w	r9, r3, #3
 8005504:	45b9      	cmp	r9, r7
 8005506:	d304      	bcc.n	8005512 <_malloc_r+0x1da>
 8005508:	eba9 0207 	sub.w	r2, r9, r7
 800550c:	2a0f      	cmp	r2, #15
 800550e:	f300 8140 	bgt.w	8005792 <_malloc_r+0x45a>
 8005512:	4b45      	ldr	r3, [pc, #276]	; (8005628 <_malloc_r+0x2f0>)
 8005514:	2008      	movs	r0, #8
 8005516:	6819      	ldr	r1, [r3, #0]
 8005518:	eb0a 0b09 	add.w	fp, sl, r9
 800551c:	3110      	adds	r1, #16
 800551e:	4439      	add	r1, r7
 8005520:	9101      	str	r1, [sp, #4]
 8005522:	f000 fbd1 	bl	8005cc8 <sysconf>
 8005526:	4a41      	ldr	r2, [pc, #260]	; (800562c <_malloc_r+0x2f4>)
 8005528:	9901      	ldr	r1, [sp, #4]
 800552a:	6813      	ldr	r3, [r2, #0]
 800552c:	4680      	mov	r8, r0
 800552e:	3301      	adds	r3, #1
 8005530:	bf1f      	itttt	ne
 8005532:	f101 31ff 	addne.w	r1, r1, #4294967295
 8005536:	1809      	addne	r1, r1, r0
 8005538:	4243      	negne	r3, r0
 800553a:	4019      	andne	r1, r3
 800553c:	4628      	mov	r0, r5
 800553e:	9101      	str	r1, [sp, #4]
 8005540:	f7fc f952 	bl	80017e8 <_sbrk_r>
 8005544:	1c42      	adds	r2, r0, #1
 8005546:	4604      	mov	r4, r0
 8005548:	f000 80f6 	beq.w	8005738 <_malloc_r+0x400>
 800554c:	4583      	cmp	fp, r0
 800554e:	9901      	ldr	r1, [sp, #4]
 8005550:	4a36      	ldr	r2, [pc, #216]	; (800562c <_malloc_r+0x2f4>)
 8005552:	d902      	bls.n	800555a <_malloc_r+0x222>
 8005554:	45b2      	cmp	sl, r6
 8005556:	f040 80ef 	bne.w	8005738 <_malloc_r+0x400>
 800555a:	4b35      	ldr	r3, [pc, #212]	; (8005630 <_malloc_r+0x2f8>)
 800555c:	45a3      	cmp	fp, r4
 800555e:	6818      	ldr	r0, [r3, #0]
 8005560:	f108 3cff 	add.w	ip, r8, #4294967295
 8005564:	4408      	add	r0, r1
 8005566:	6018      	str	r0, [r3, #0]
 8005568:	f040 80aa 	bne.w	80056c0 <_malloc_r+0x388>
 800556c:	ea1b 0f0c 	tst.w	fp, ip
 8005570:	f040 80a6 	bne.w	80056c0 <_malloc_r+0x388>
 8005574:	68b2      	ldr	r2, [r6, #8]
 8005576:	4449      	add	r1, r9
 8005578:	f041 0101 	orr.w	r1, r1, #1
 800557c:	6051      	str	r1, [r2, #4]
 800557e:	4a2d      	ldr	r2, [pc, #180]	; (8005634 <_malloc_r+0x2fc>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	6811      	ldr	r1, [r2, #0]
 8005584:	428b      	cmp	r3, r1
 8005586:	bf88      	it	hi
 8005588:	6013      	strhi	r3, [r2, #0]
 800558a:	4a2b      	ldr	r2, [pc, #172]	; (8005638 <_malloc_r+0x300>)
 800558c:	6811      	ldr	r1, [r2, #0]
 800558e:	428b      	cmp	r3, r1
 8005590:	bf88      	it	hi
 8005592:	6013      	strhi	r3, [r2, #0]
 8005594:	e0d0      	b.n	8005738 <_malloc_r+0x400>
 8005596:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800559a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800559e:	d218      	bcs.n	80055d2 <_malloc_r+0x29a>
 80055a0:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80055a4:	3238      	adds	r2, #56	; 0x38
 80055a6:	f102 0e01 	add.w	lr, r2, #1
 80055aa:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80055ae:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80055b2:	45f0      	cmp	r8, lr
 80055b4:	d12b      	bne.n	800560e <_malloc_r+0x2d6>
 80055b6:	f04f 0c01 	mov.w	ip, #1
 80055ba:	1092      	asrs	r2, r2, #2
 80055bc:	fa0c f202 	lsl.w	r2, ip, r2
 80055c0:	4302      	orrs	r2, r0
 80055c2:	6072      	str	r2, [r6, #4]
 80055c4:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80055c8:	f8c8 4008 	str.w	r4, [r8, #8]
 80055cc:	f8ce 400c 	str.w	r4, [lr, #12]
 80055d0:	e765      	b.n	800549e <_malloc_r+0x166>
 80055d2:	2a14      	cmp	r2, #20
 80055d4:	d801      	bhi.n	80055da <_malloc_r+0x2a2>
 80055d6:	325b      	adds	r2, #91	; 0x5b
 80055d8:	e7e5      	b.n	80055a6 <_malloc_r+0x26e>
 80055da:	2a54      	cmp	r2, #84	; 0x54
 80055dc:	d803      	bhi.n	80055e6 <_malloc_r+0x2ae>
 80055de:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80055e2:	326e      	adds	r2, #110	; 0x6e
 80055e4:	e7df      	b.n	80055a6 <_malloc_r+0x26e>
 80055e6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80055ea:	d803      	bhi.n	80055f4 <_malloc_r+0x2bc>
 80055ec:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80055f0:	3277      	adds	r2, #119	; 0x77
 80055f2:	e7d8      	b.n	80055a6 <_malloc_r+0x26e>
 80055f4:	f240 5e54 	movw	lr, #1364	; 0x554
 80055f8:	4572      	cmp	r2, lr
 80055fa:	bf96      	itet	ls
 80055fc:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8005600:	227e      	movhi	r2, #126	; 0x7e
 8005602:	327c      	addls	r2, #124	; 0x7c
 8005604:	e7cf      	b.n	80055a6 <_malloc_r+0x26e>
 8005606:	f8de e008 	ldr.w	lr, [lr, #8]
 800560a:	45f0      	cmp	r8, lr
 800560c:	d005      	beq.n	800561a <_malloc_r+0x2e2>
 800560e:	f8de 2004 	ldr.w	r2, [lr, #4]
 8005612:	f022 0203 	bic.w	r2, r2, #3
 8005616:	4562      	cmp	r2, ip
 8005618:	d8f5      	bhi.n	8005606 <_malloc_r+0x2ce>
 800561a:	f8de 800c 	ldr.w	r8, [lr, #12]
 800561e:	e7d1      	b.n	80055c4 <_malloc_r+0x28c>
 8005620:	2000004c 	.word	0x2000004c
 8005624:	20000054 	.word	0x20000054
 8005628:	20000c44 	.word	0x20000c44
 800562c:	20000454 	.word	0x20000454
 8005630:	20000c14 	.word	0x20000c14
 8005634:	20000c3c 	.word	0x20000c3c
 8005638:	20000c40 	.word	0x20000c40
 800563c:	6860      	ldr	r0, [r4, #4]
 800563e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8005642:	f020 0003 	bic.w	r0, r0, #3
 8005646:	eba0 0a07 	sub.w	sl, r0, r7
 800564a:	f1ba 0f0f 	cmp.w	sl, #15
 800564e:	dd12      	ble.n	8005676 <_malloc_r+0x33e>
 8005650:	68a3      	ldr	r3, [r4, #8]
 8005652:	19e2      	adds	r2, r4, r7
 8005654:	f047 0701 	orr.w	r7, r7, #1
 8005658:	6067      	str	r7, [r4, #4]
 800565a:	f8c3 c00c 	str.w	ip, [r3, #12]
 800565e:	f8cc 3008 	str.w	r3, [ip, #8]
 8005662:	f04a 0301 	orr.w	r3, sl, #1
 8005666:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800566a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800566e:	6053      	str	r3, [r2, #4]
 8005670:	f844 a000 	str.w	sl, [r4, r0]
 8005674:	e691      	b.n	800539a <_malloc_r+0x62>
 8005676:	f1ba 0f00 	cmp.w	sl, #0
 800567a:	db11      	blt.n	80056a0 <_malloc_r+0x368>
 800567c:	4420      	add	r0, r4
 800567e:	6843      	ldr	r3, [r0, #4]
 8005680:	f043 0301 	orr.w	r3, r3, #1
 8005684:	6043      	str	r3, [r0, #4]
 8005686:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800568a:	4628      	mov	r0, r5
 800568c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005690:	f8cc 3008 	str.w	r3, [ip, #8]
 8005694:	f000 f890 	bl	80057b8 <__malloc_unlock>
 8005698:	4620      	mov	r0, r4
 800569a:	b003      	add	sp, #12
 800569c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a0:	4664      	mov	r4, ip
 80056a2:	e711      	b.n	80054c8 <_malloc_r+0x190>
 80056a4:	f858 0908 	ldr.w	r0, [r8], #-8
 80056a8:	3b01      	subs	r3, #1
 80056aa:	4540      	cmp	r0, r8
 80056ac:	f43f af16 	beq.w	80054dc <_malloc_r+0x1a4>
 80056b0:	e71b      	b.n	80054ea <_malloc_r+0x1b2>
 80056b2:	3304      	adds	r3, #4
 80056b4:	0052      	lsls	r2, r2, #1
 80056b6:	4210      	tst	r0, r2
 80056b8:	d0fb      	beq.n	80056b2 <_malloc_r+0x37a>
 80056ba:	e6ff      	b.n	80054bc <_malloc_r+0x184>
 80056bc:	4673      	mov	r3, lr
 80056be:	e7fa      	b.n	80056b6 <_malloc_r+0x37e>
 80056c0:	f8d2 e000 	ldr.w	lr, [r2]
 80056c4:	f1be 3fff 	cmp.w	lr, #4294967295
 80056c8:	bf1b      	ittet	ne
 80056ca:	eba4 0b0b 	subne.w	fp, r4, fp
 80056ce:	eb0b 0200 	addne.w	r2, fp, r0
 80056d2:	6014      	streq	r4, [r2, #0]
 80056d4:	601a      	strne	r2, [r3, #0]
 80056d6:	f014 0b07 	ands.w	fp, r4, #7
 80056da:	bf0e      	itee	eq
 80056dc:	4658      	moveq	r0, fp
 80056de:	f1cb 0008 	rsbne	r0, fp, #8
 80056e2:	1824      	addne	r4, r4, r0
 80056e4:	1862      	adds	r2, r4, r1
 80056e6:	ea02 010c 	and.w	r1, r2, ip
 80056ea:	4480      	add	r8, r0
 80056ec:	eba8 0801 	sub.w	r8, r8, r1
 80056f0:	ea08 080c 	and.w	r8, r8, ip
 80056f4:	4641      	mov	r1, r8
 80056f6:	4628      	mov	r0, r5
 80056f8:	9201      	str	r2, [sp, #4]
 80056fa:	f7fc f875 	bl	80017e8 <_sbrk_r>
 80056fe:	1c43      	adds	r3, r0, #1
 8005700:	9a01      	ldr	r2, [sp, #4]
 8005702:	4b29      	ldr	r3, [pc, #164]	; (80057a8 <_malloc_r+0x470>)
 8005704:	d107      	bne.n	8005716 <_malloc_r+0x3de>
 8005706:	f1bb 0f00 	cmp.w	fp, #0
 800570a:	d023      	beq.n	8005754 <_malloc_r+0x41c>
 800570c:	f04f 0800 	mov.w	r8, #0
 8005710:	f1ab 0008 	sub.w	r0, fp, #8
 8005714:	4410      	add	r0, r2
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	1b00      	subs	r0, r0, r4
 800571a:	4440      	add	r0, r8
 800571c:	4442      	add	r2, r8
 800571e:	f040 0001 	orr.w	r0, r0, #1
 8005722:	45b2      	cmp	sl, r6
 8005724:	60b4      	str	r4, [r6, #8]
 8005726:	601a      	str	r2, [r3, #0]
 8005728:	6060      	str	r0, [r4, #4]
 800572a:	f43f af28 	beq.w	800557e <_malloc_r+0x246>
 800572e:	f1b9 0f0f 	cmp.w	r9, #15
 8005732:	d812      	bhi.n	800575a <_malloc_r+0x422>
 8005734:	2301      	movs	r3, #1
 8005736:	6063      	str	r3, [r4, #4]
 8005738:	68b3      	ldr	r3, [r6, #8]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f023 0303 	bic.w	r3, r3, #3
 8005740:	42bb      	cmp	r3, r7
 8005742:	eba3 0207 	sub.w	r2, r3, r7
 8005746:	d301      	bcc.n	800574c <_malloc_r+0x414>
 8005748:	2a0f      	cmp	r2, #15
 800574a:	dc22      	bgt.n	8005792 <_malloc_r+0x45a>
 800574c:	4628      	mov	r0, r5
 800574e:	f000 f833 	bl	80057b8 <__malloc_unlock>
 8005752:	e5fd      	b.n	8005350 <_malloc_r+0x18>
 8005754:	4610      	mov	r0, r2
 8005756:	46d8      	mov	r8, fp
 8005758:	e7dd      	b.n	8005716 <_malloc_r+0x3de>
 800575a:	2105      	movs	r1, #5
 800575c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8005760:	f1a9 090c 	sub.w	r9, r9, #12
 8005764:	f029 0907 	bic.w	r9, r9, #7
 8005768:	f002 0201 	and.w	r2, r2, #1
 800576c:	ea42 0209 	orr.w	r2, r2, r9
 8005770:	f8ca 2004 	str.w	r2, [sl, #4]
 8005774:	f1b9 0f0f 	cmp.w	r9, #15
 8005778:	eb0a 0209 	add.w	r2, sl, r9
 800577c:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8005780:	f67f aefd 	bls.w	800557e <_malloc_r+0x246>
 8005784:	4628      	mov	r0, r5
 8005786:	f10a 0108 	add.w	r1, sl, #8
 800578a:	f000 fb0d 	bl	8005da8 <_free_r>
 800578e:	4b06      	ldr	r3, [pc, #24]	; (80057a8 <_malloc_r+0x470>)
 8005790:	e6f5      	b.n	800557e <_malloc_r+0x246>
 8005792:	68b4      	ldr	r4, [r6, #8]
 8005794:	f047 0301 	orr.w	r3, r7, #1
 8005798:	f042 0201 	orr.w	r2, r2, #1
 800579c:	4427      	add	r7, r4
 800579e:	6063      	str	r3, [r4, #4]
 80057a0:	60b7      	str	r7, [r6, #8]
 80057a2:	607a      	str	r2, [r7, #4]
 80057a4:	e5f9      	b.n	800539a <_malloc_r+0x62>
 80057a6:	bf00      	nop
 80057a8:	20000c14 	.word	0x20000c14

080057ac <__malloc_lock>:
 80057ac:	4801      	ldr	r0, [pc, #4]	; (80057b4 <__malloc_lock+0x8>)
 80057ae:	f000 ba89 	b.w	8005cc4 <__retarget_lock_acquire_recursive>
 80057b2:	bf00      	nop
 80057b4:	20000d89 	.word	0x20000d89

080057b8 <__malloc_unlock>:
 80057b8:	4801      	ldr	r0, [pc, #4]	; (80057c0 <__malloc_unlock+0x8>)
 80057ba:	f000 ba84 	b.w	8005cc6 <__retarget_lock_release_recursive>
 80057be:	bf00      	nop
 80057c0:	20000d89 	.word	0x20000d89

080057c4 <std>:
 80057c4:	2300      	movs	r3, #0
 80057c6:	b510      	push	{r4, lr}
 80057c8:	4604      	mov	r4, r0
 80057ca:	e9c0 3300 	strd	r3, r3, [r0]
 80057ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80057d2:	6083      	str	r3, [r0, #8]
 80057d4:	8181      	strh	r1, [r0, #12]
 80057d6:	6643      	str	r3, [r0, #100]	; 0x64
 80057d8:	81c2      	strh	r2, [r0, #14]
 80057da:	6183      	str	r3, [r0, #24]
 80057dc:	4619      	mov	r1, r3
 80057de:	2208      	movs	r2, #8
 80057e0:	305c      	adds	r0, #92	; 0x5c
 80057e2:	f000 f9f5 	bl	8005bd0 <memset>
 80057e6:	4b0d      	ldr	r3, [pc, #52]	; (800581c <std+0x58>)
 80057e8:	61e4      	str	r4, [r4, #28]
 80057ea:	6223      	str	r3, [r4, #32]
 80057ec:	4b0c      	ldr	r3, [pc, #48]	; (8005820 <std+0x5c>)
 80057ee:	6263      	str	r3, [r4, #36]	; 0x24
 80057f0:	4b0c      	ldr	r3, [pc, #48]	; (8005824 <std+0x60>)
 80057f2:	62a3      	str	r3, [r4, #40]	; 0x28
 80057f4:	4b0c      	ldr	r3, [pc, #48]	; (8005828 <std+0x64>)
 80057f6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80057f8:	4b0c      	ldr	r3, [pc, #48]	; (800582c <std+0x68>)
 80057fa:	429c      	cmp	r4, r3
 80057fc:	d006      	beq.n	800580c <std+0x48>
 80057fe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005802:	4294      	cmp	r4, r2
 8005804:	d002      	beq.n	800580c <std+0x48>
 8005806:	33d0      	adds	r3, #208	; 0xd0
 8005808:	429c      	cmp	r4, r3
 800580a:	d105      	bne.n	8005818 <std+0x54>
 800580c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005814:	f000 ba54 	b.w	8005cc0 <__retarget_lock_init_recursive>
 8005818:	bd10      	pop	{r4, pc}
 800581a:	bf00      	nop
 800581c:	08005ad9 	.word	0x08005ad9
 8005820:	08005afb 	.word	0x08005afb
 8005824:	08005b33 	.word	0x08005b33
 8005828:	08005b57 	.word	0x08005b57
 800582c:	20000c48 	.word	0x20000c48

08005830 <stdio_exit_handler>:
 8005830:	4a02      	ldr	r2, [pc, #8]	; (800583c <stdio_exit_handler+0xc>)
 8005832:	4903      	ldr	r1, [pc, #12]	; (8005840 <stdio_exit_handler+0x10>)
 8005834:	4803      	ldr	r0, [pc, #12]	; (8005844 <stdio_exit_handler+0x14>)
 8005836:	f000 b869 	b.w	800590c <_fwalk_sglue>
 800583a:	bf00      	nop
 800583c:	2000045c 	.word	0x2000045c
 8005840:	0800917d 	.word	0x0800917d
 8005844:	20000468 	.word	0x20000468

08005848 <cleanup_stdio>:
 8005848:	6841      	ldr	r1, [r0, #4]
 800584a:	4b0c      	ldr	r3, [pc, #48]	; (800587c <cleanup_stdio+0x34>)
 800584c:	b510      	push	{r4, lr}
 800584e:	4299      	cmp	r1, r3
 8005850:	4604      	mov	r4, r0
 8005852:	d001      	beq.n	8005858 <cleanup_stdio+0x10>
 8005854:	f003 fc92 	bl	800917c <_fclose_r>
 8005858:	68a1      	ldr	r1, [r4, #8]
 800585a:	4b09      	ldr	r3, [pc, #36]	; (8005880 <cleanup_stdio+0x38>)
 800585c:	4299      	cmp	r1, r3
 800585e:	d002      	beq.n	8005866 <cleanup_stdio+0x1e>
 8005860:	4620      	mov	r0, r4
 8005862:	f003 fc8b 	bl	800917c <_fclose_r>
 8005866:	68e1      	ldr	r1, [r4, #12]
 8005868:	4b06      	ldr	r3, [pc, #24]	; (8005884 <cleanup_stdio+0x3c>)
 800586a:	4299      	cmp	r1, r3
 800586c:	d004      	beq.n	8005878 <cleanup_stdio+0x30>
 800586e:	4620      	mov	r0, r4
 8005870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005874:	f003 bc82 	b.w	800917c <_fclose_r>
 8005878:	bd10      	pop	{r4, pc}
 800587a:	bf00      	nop
 800587c:	20000c48 	.word	0x20000c48
 8005880:	20000cb0 	.word	0x20000cb0
 8005884:	20000d18 	.word	0x20000d18

08005888 <global_stdio_init.part.0>:
 8005888:	b510      	push	{r4, lr}
 800588a:	4b0b      	ldr	r3, [pc, #44]	; (80058b8 <global_stdio_init.part.0+0x30>)
 800588c:	4c0b      	ldr	r4, [pc, #44]	; (80058bc <global_stdio_init.part.0+0x34>)
 800588e:	4a0c      	ldr	r2, [pc, #48]	; (80058c0 <global_stdio_init.part.0+0x38>)
 8005890:	4620      	mov	r0, r4
 8005892:	601a      	str	r2, [r3, #0]
 8005894:	2104      	movs	r1, #4
 8005896:	2200      	movs	r2, #0
 8005898:	f7ff ff94 	bl	80057c4 <std>
 800589c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80058a0:	2201      	movs	r2, #1
 80058a2:	2109      	movs	r1, #9
 80058a4:	f7ff ff8e 	bl	80057c4 <std>
 80058a8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80058ac:	2202      	movs	r2, #2
 80058ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058b2:	2112      	movs	r1, #18
 80058b4:	f7ff bf86 	b.w	80057c4 <std>
 80058b8:	20000d80 	.word	0x20000d80
 80058bc:	20000c48 	.word	0x20000c48
 80058c0:	08005831 	.word	0x08005831

080058c4 <__sfp_lock_acquire>:
 80058c4:	4801      	ldr	r0, [pc, #4]	; (80058cc <__sfp_lock_acquire+0x8>)
 80058c6:	f000 b9fd 	b.w	8005cc4 <__retarget_lock_acquire_recursive>
 80058ca:	bf00      	nop
 80058cc:	20000d8a 	.word	0x20000d8a

080058d0 <__sfp_lock_release>:
 80058d0:	4801      	ldr	r0, [pc, #4]	; (80058d8 <__sfp_lock_release+0x8>)
 80058d2:	f000 b9f8 	b.w	8005cc6 <__retarget_lock_release_recursive>
 80058d6:	bf00      	nop
 80058d8:	20000d8a 	.word	0x20000d8a

080058dc <__sinit>:
 80058dc:	b510      	push	{r4, lr}
 80058de:	4604      	mov	r4, r0
 80058e0:	f7ff fff0 	bl	80058c4 <__sfp_lock_acquire>
 80058e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80058e6:	b11b      	cbz	r3, 80058f0 <__sinit+0x14>
 80058e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058ec:	f7ff bff0 	b.w	80058d0 <__sfp_lock_release>
 80058f0:	4b04      	ldr	r3, [pc, #16]	; (8005904 <__sinit+0x28>)
 80058f2:	6363      	str	r3, [r4, #52]	; 0x34
 80058f4:	4b04      	ldr	r3, [pc, #16]	; (8005908 <__sinit+0x2c>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1f5      	bne.n	80058e8 <__sinit+0xc>
 80058fc:	f7ff ffc4 	bl	8005888 <global_stdio_init.part.0>
 8005900:	e7f2      	b.n	80058e8 <__sinit+0xc>
 8005902:	bf00      	nop
 8005904:	08005849 	.word	0x08005849
 8005908:	20000d80 	.word	0x20000d80

0800590c <_fwalk_sglue>:
 800590c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005910:	4607      	mov	r7, r0
 8005912:	4688      	mov	r8, r1
 8005914:	4614      	mov	r4, r2
 8005916:	2600      	movs	r6, #0
 8005918:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800591c:	f1b9 0901 	subs.w	r9, r9, #1
 8005920:	d505      	bpl.n	800592e <_fwalk_sglue+0x22>
 8005922:	6824      	ldr	r4, [r4, #0]
 8005924:	2c00      	cmp	r4, #0
 8005926:	d1f7      	bne.n	8005918 <_fwalk_sglue+0xc>
 8005928:	4630      	mov	r0, r6
 800592a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800592e:	89ab      	ldrh	r3, [r5, #12]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d907      	bls.n	8005944 <_fwalk_sglue+0x38>
 8005934:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005938:	3301      	adds	r3, #1
 800593a:	d003      	beq.n	8005944 <_fwalk_sglue+0x38>
 800593c:	4629      	mov	r1, r5
 800593e:	4638      	mov	r0, r7
 8005940:	47c0      	blx	r8
 8005942:	4306      	orrs	r6, r0
 8005944:	3568      	adds	r5, #104	; 0x68
 8005946:	e7e9      	b.n	800591c <_fwalk_sglue+0x10>

08005948 <printf>:
 8005948:	b40f      	push	{r0, r1, r2, r3}
 800594a:	b507      	push	{r0, r1, r2, lr}
 800594c:	4906      	ldr	r1, [pc, #24]	; (8005968 <printf+0x20>)
 800594e:	ab04      	add	r3, sp, #16
 8005950:	6808      	ldr	r0, [r1, #0]
 8005952:	f853 2b04 	ldr.w	r2, [r3], #4
 8005956:	6881      	ldr	r1, [r0, #8]
 8005958:	9301      	str	r3, [sp, #4]
 800595a:	f001 fcb3 	bl	80072c4 <_vfprintf_r>
 800595e:	b003      	add	sp, #12
 8005960:	f85d eb04 	ldr.w	lr, [sp], #4
 8005964:	b004      	add	sp, #16
 8005966:	4770      	bx	lr
 8005968:	20000588 	.word	0x20000588

0800596c <setvbuf>:
 800596c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005970:	461d      	mov	r5, r3
 8005972:	4b58      	ldr	r3, [pc, #352]	; (8005ad4 <setvbuf+0x168>)
 8005974:	4604      	mov	r4, r0
 8005976:	681f      	ldr	r7, [r3, #0]
 8005978:	460e      	mov	r6, r1
 800597a:	4690      	mov	r8, r2
 800597c:	b127      	cbz	r7, 8005988 <setvbuf+0x1c>
 800597e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005980:	b913      	cbnz	r3, 8005988 <setvbuf+0x1c>
 8005982:	4638      	mov	r0, r7
 8005984:	f7ff ffaa 	bl	80058dc <__sinit>
 8005988:	f1b8 0f02 	cmp.w	r8, #2
 800598c:	d006      	beq.n	800599c <setvbuf+0x30>
 800598e:	f1b8 0f01 	cmp.w	r8, #1
 8005992:	f200 809b 	bhi.w	8005acc <setvbuf+0x160>
 8005996:	2d00      	cmp	r5, #0
 8005998:	f2c0 8098 	blt.w	8005acc <setvbuf+0x160>
 800599c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800599e:	07da      	lsls	r2, r3, #31
 80059a0:	d405      	bmi.n	80059ae <setvbuf+0x42>
 80059a2:	89a3      	ldrh	r3, [r4, #12]
 80059a4:	059b      	lsls	r3, r3, #22
 80059a6:	d402      	bmi.n	80059ae <setvbuf+0x42>
 80059a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059aa:	f000 f98b 	bl	8005cc4 <__retarget_lock_acquire_recursive>
 80059ae:	4621      	mov	r1, r4
 80059b0:	4638      	mov	r0, r7
 80059b2:	f003 fcc5 	bl	8009340 <_fflush_r>
 80059b6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80059b8:	b141      	cbz	r1, 80059cc <setvbuf+0x60>
 80059ba:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80059be:	4299      	cmp	r1, r3
 80059c0:	d002      	beq.n	80059c8 <setvbuf+0x5c>
 80059c2:	4638      	mov	r0, r7
 80059c4:	f000 f9f0 	bl	8005da8 <_free_r>
 80059c8:	2300      	movs	r3, #0
 80059ca:	6323      	str	r3, [r4, #48]	; 0x30
 80059cc:	2300      	movs	r3, #0
 80059ce:	61a3      	str	r3, [r4, #24]
 80059d0:	6063      	str	r3, [r4, #4]
 80059d2:	89a3      	ldrh	r3, [r4, #12]
 80059d4:	0618      	lsls	r0, r3, #24
 80059d6:	d503      	bpl.n	80059e0 <setvbuf+0x74>
 80059d8:	4638      	mov	r0, r7
 80059da:	6921      	ldr	r1, [r4, #16]
 80059dc:	f000 f9e4 	bl	8005da8 <_free_r>
 80059e0:	89a3      	ldrh	r3, [r4, #12]
 80059e2:	f1b8 0f02 	cmp.w	r8, #2
 80059e6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80059ea:	f023 0303 	bic.w	r3, r3, #3
 80059ee:	81a3      	strh	r3, [r4, #12]
 80059f0:	d066      	beq.n	8005ac0 <setvbuf+0x154>
 80059f2:	ab01      	add	r3, sp, #4
 80059f4:	466a      	mov	r2, sp
 80059f6:	4621      	mov	r1, r4
 80059f8:	4638      	mov	r0, r7
 80059fa:	f003 fe11 	bl	8009620 <__swhatbuf_r>
 80059fe:	89a3      	ldrh	r3, [r4, #12]
 8005a00:	4318      	orrs	r0, r3
 8005a02:	81a0      	strh	r0, [r4, #12]
 8005a04:	bb2d      	cbnz	r5, 8005a52 <setvbuf+0xe6>
 8005a06:	9d00      	ldr	r5, [sp, #0]
 8005a08:	4628      	mov	r0, r5
 8005a0a:	f7ff fc8d 	bl	8005328 <malloc>
 8005a0e:	4606      	mov	r6, r0
 8005a10:	2800      	cmp	r0, #0
 8005a12:	d157      	bne.n	8005ac4 <setvbuf+0x158>
 8005a14:	f8dd 9000 	ldr.w	r9, [sp]
 8005a18:	45a9      	cmp	r9, r5
 8005a1a:	d145      	bne.n	8005aa8 <setvbuf+0x13c>
 8005a1c:	f04f 35ff 	mov.w	r5, #4294967295
 8005a20:	2200      	movs	r2, #0
 8005a22:	60a2      	str	r2, [r4, #8]
 8005a24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a28:	6022      	str	r2, [r4, #0]
 8005a2a:	6122      	str	r2, [r4, #16]
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a32:	6162      	str	r2, [r4, #20]
 8005a34:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a36:	f043 0302 	orr.w	r3, r3, #2
 8005a3a:	07d1      	lsls	r1, r2, #31
 8005a3c:	81a3      	strh	r3, [r4, #12]
 8005a3e:	d404      	bmi.n	8005a4a <setvbuf+0xde>
 8005a40:	059b      	lsls	r3, r3, #22
 8005a42:	d402      	bmi.n	8005a4a <setvbuf+0xde>
 8005a44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a46:	f000 f93e 	bl	8005cc6 <__retarget_lock_release_recursive>
 8005a4a:	4628      	mov	r0, r5
 8005a4c:	b003      	add	sp, #12
 8005a4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a52:	2e00      	cmp	r6, #0
 8005a54:	d0d8      	beq.n	8005a08 <setvbuf+0x9c>
 8005a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a58:	b913      	cbnz	r3, 8005a60 <setvbuf+0xf4>
 8005a5a:	4638      	mov	r0, r7
 8005a5c:	f7ff ff3e 	bl	80058dc <__sinit>
 8005a60:	9b00      	ldr	r3, [sp, #0]
 8005a62:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005a66:	42ab      	cmp	r3, r5
 8005a68:	bf18      	it	ne
 8005a6a:	89a3      	ldrhne	r3, [r4, #12]
 8005a6c:	6026      	str	r6, [r4, #0]
 8005a6e:	bf1c      	itt	ne
 8005a70:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8005a74:	81a3      	strhne	r3, [r4, #12]
 8005a76:	f1b8 0f01 	cmp.w	r8, #1
 8005a7a:	bf02      	ittt	eq
 8005a7c:	89a3      	ldrheq	r3, [r4, #12]
 8005a7e:	f043 0301 	orreq.w	r3, r3, #1
 8005a82:	81a3      	strheq	r3, [r4, #12]
 8005a84:	89a3      	ldrh	r3, [r4, #12]
 8005a86:	f013 0208 	ands.w	r2, r3, #8
 8005a8a:	d01d      	beq.n	8005ac8 <setvbuf+0x15c>
 8005a8c:	07da      	lsls	r2, r3, #31
 8005a8e:	bf41      	itttt	mi
 8005a90:	2200      	movmi	r2, #0
 8005a92:	426d      	negmi	r5, r5
 8005a94:	60a2      	strmi	r2, [r4, #8]
 8005a96:	61a5      	strmi	r5, [r4, #24]
 8005a98:	bf58      	it	pl
 8005a9a:	60a5      	strpl	r5, [r4, #8]
 8005a9c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005a9e:	f015 0501 	ands.w	r5, r5, #1
 8005aa2:	d0cd      	beq.n	8005a40 <setvbuf+0xd4>
 8005aa4:	2500      	movs	r5, #0
 8005aa6:	e7d0      	b.n	8005a4a <setvbuf+0xde>
 8005aa8:	4648      	mov	r0, r9
 8005aaa:	f7ff fc3d 	bl	8005328 <malloc>
 8005aae:	4606      	mov	r6, r0
 8005ab0:	2800      	cmp	r0, #0
 8005ab2:	d0b3      	beq.n	8005a1c <setvbuf+0xb0>
 8005ab4:	89a3      	ldrh	r3, [r4, #12]
 8005ab6:	464d      	mov	r5, r9
 8005ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005abc:	81a3      	strh	r3, [r4, #12]
 8005abe:	e7ca      	b.n	8005a56 <setvbuf+0xea>
 8005ac0:	2500      	movs	r5, #0
 8005ac2:	e7ad      	b.n	8005a20 <setvbuf+0xb4>
 8005ac4:	46a9      	mov	r9, r5
 8005ac6:	e7f5      	b.n	8005ab4 <setvbuf+0x148>
 8005ac8:	60a2      	str	r2, [r4, #8]
 8005aca:	e7e7      	b.n	8005a9c <setvbuf+0x130>
 8005acc:	f04f 35ff 	mov.w	r5, #4294967295
 8005ad0:	e7bb      	b.n	8005a4a <setvbuf+0xde>
 8005ad2:	bf00      	nop
 8005ad4:	20000588 	.word	0x20000588

08005ad8 <__sread>:
 8005ad8:	b510      	push	{r4, lr}
 8005ada:	460c      	mov	r4, r1
 8005adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ae0:	f000 f8a0 	bl	8005c24 <_read_r>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	bfab      	itete	ge
 8005ae8:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8005aea:	89a3      	ldrhlt	r3, [r4, #12]
 8005aec:	181b      	addge	r3, r3, r0
 8005aee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005af2:	bfac      	ite	ge
 8005af4:	6523      	strge	r3, [r4, #80]	; 0x50
 8005af6:	81a3      	strhlt	r3, [r4, #12]
 8005af8:	bd10      	pop	{r4, pc}

08005afa <__swrite>:
 8005afa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005afe:	461f      	mov	r7, r3
 8005b00:	898b      	ldrh	r3, [r1, #12]
 8005b02:	4605      	mov	r5, r0
 8005b04:	05db      	lsls	r3, r3, #23
 8005b06:	460c      	mov	r4, r1
 8005b08:	4616      	mov	r6, r2
 8005b0a:	d505      	bpl.n	8005b18 <__swrite+0x1e>
 8005b0c:	2302      	movs	r3, #2
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b14:	f000 f874 	bl	8005c00 <_lseek_r>
 8005b18:	89a3      	ldrh	r3, [r4, #12]
 8005b1a:	4632      	mov	r2, r6
 8005b1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b20:	81a3      	strh	r3, [r4, #12]
 8005b22:	4628      	mov	r0, r5
 8005b24:	463b      	mov	r3, r7
 8005b26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b2e:	f000 b88b 	b.w	8005c48 <_write_r>

08005b32 <__sseek>:
 8005b32:	b510      	push	{r4, lr}
 8005b34:	460c      	mov	r4, r1
 8005b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b3a:	f000 f861 	bl	8005c00 <_lseek_r>
 8005b3e:	1c43      	adds	r3, r0, #1
 8005b40:	89a3      	ldrh	r3, [r4, #12]
 8005b42:	bf15      	itete	ne
 8005b44:	6520      	strne	r0, [r4, #80]	; 0x50
 8005b46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005b4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b4e:	81a3      	strheq	r3, [r4, #12]
 8005b50:	bf18      	it	ne
 8005b52:	81a3      	strhne	r3, [r4, #12]
 8005b54:	bd10      	pop	{r4, pc}

08005b56 <__sclose>:
 8005b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b5a:	f000 b841 	b.w	8005be0 <_close_r>

08005b5e <_vsnprintf_r>:
 8005b5e:	b530      	push	{r4, r5, lr}
 8005b60:	4614      	mov	r4, r2
 8005b62:	2c00      	cmp	r4, #0
 8005b64:	4605      	mov	r5, r0
 8005b66:	461a      	mov	r2, r3
 8005b68:	b09b      	sub	sp, #108	; 0x6c
 8005b6a:	da05      	bge.n	8005b78 <_vsnprintf_r+0x1a>
 8005b6c:	238b      	movs	r3, #139	; 0x8b
 8005b6e:	6003      	str	r3, [r0, #0]
 8005b70:	f04f 30ff 	mov.w	r0, #4294967295
 8005b74:	b01b      	add	sp, #108	; 0x6c
 8005b76:	bd30      	pop	{r4, r5, pc}
 8005b78:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005b7c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005b80:	bf0c      	ite	eq
 8005b82:	4623      	moveq	r3, r4
 8005b84:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005b88:	9302      	str	r3, [sp, #8]
 8005b8a:	9305      	str	r3, [sp, #20]
 8005b8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b90:	9100      	str	r1, [sp, #0]
 8005b92:	9104      	str	r1, [sp, #16]
 8005b94:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005b98:	4669      	mov	r1, sp
 8005b9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005b9c:	f000 f9c4 	bl	8005f28 <_svfprintf_r>
 8005ba0:	1c43      	adds	r3, r0, #1
 8005ba2:	bfbc      	itt	lt
 8005ba4:	238b      	movlt	r3, #139	; 0x8b
 8005ba6:	602b      	strlt	r3, [r5, #0]
 8005ba8:	2c00      	cmp	r4, #0
 8005baa:	d0e3      	beq.n	8005b74 <_vsnprintf_r+0x16>
 8005bac:	2200      	movs	r2, #0
 8005bae:	9b00      	ldr	r3, [sp, #0]
 8005bb0:	701a      	strb	r2, [r3, #0]
 8005bb2:	e7df      	b.n	8005b74 <_vsnprintf_r+0x16>

08005bb4 <vsnprintf>:
 8005bb4:	b507      	push	{r0, r1, r2, lr}
 8005bb6:	9300      	str	r3, [sp, #0]
 8005bb8:	4613      	mov	r3, r2
 8005bba:	460a      	mov	r2, r1
 8005bbc:	4601      	mov	r1, r0
 8005bbe:	4803      	ldr	r0, [pc, #12]	; (8005bcc <vsnprintf+0x18>)
 8005bc0:	6800      	ldr	r0, [r0, #0]
 8005bc2:	f7ff ffcc 	bl	8005b5e <_vsnprintf_r>
 8005bc6:	b003      	add	sp, #12
 8005bc8:	f85d fb04 	ldr.w	pc, [sp], #4
 8005bcc:	20000588 	.word	0x20000588

08005bd0 <memset>:
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	4402      	add	r2, r0
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d100      	bne.n	8005bda <memset+0xa>
 8005bd8:	4770      	bx	lr
 8005bda:	f803 1b01 	strb.w	r1, [r3], #1
 8005bde:	e7f9      	b.n	8005bd4 <memset+0x4>

08005be0 <_close_r>:
 8005be0:	b538      	push	{r3, r4, r5, lr}
 8005be2:	2300      	movs	r3, #0
 8005be4:	4d05      	ldr	r5, [pc, #20]	; (8005bfc <_close_r+0x1c>)
 8005be6:	4604      	mov	r4, r0
 8005be8:	4608      	mov	r0, r1
 8005bea:	602b      	str	r3, [r5, #0]
 8005bec:	f005 fc8a 	bl	800b504 <_close>
 8005bf0:	1c43      	adds	r3, r0, #1
 8005bf2:	d102      	bne.n	8005bfa <_close_r+0x1a>
 8005bf4:	682b      	ldr	r3, [r5, #0]
 8005bf6:	b103      	cbz	r3, 8005bfa <_close_r+0x1a>
 8005bf8:	6023      	str	r3, [r4, #0]
 8005bfa:	bd38      	pop	{r3, r4, r5, pc}
 8005bfc:	20000d84 	.word	0x20000d84

08005c00 <_lseek_r>:
 8005c00:	b538      	push	{r3, r4, r5, lr}
 8005c02:	4604      	mov	r4, r0
 8005c04:	4608      	mov	r0, r1
 8005c06:	4611      	mov	r1, r2
 8005c08:	2200      	movs	r2, #0
 8005c0a:	4d05      	ldr	r5, [pc, #20]	; (8005c20 <_lseek_r+0x20>)
 8005c0c:	602a      	str	r2, [r5, #0]
 8005c0e:	461a      	mov	r2, r3
 8005c10:	f005 fc69 	bl	800b4e6 <_lseek>
 8005c14:	1c43      	adds	r3, r0, #1
 8005c16:	d102      	bne.n	8005c1e <_lseek_r+0x1e>
 8005c18:	682b      	ldr	r3, [r5, #0]
 8005c1a:	b103      	cbz	r3, 8005c1e <_lseek_r+0x1e>
 8005c1c:	6023      	str	r3, [r4, #0]
 8005c1e:	bd38      	pop	{r3, r4, r5, pc}
 8005c20:	20000d84 	.word	0x20000d84

08005c24 <_read_r>:
 8005c24:	b538      	push	{r3, r4, r5, lr}
 8005c26:	4604      	mov	r4, r0
 8005c28:	4608      	mov	r0, r1
 8005c2a:	4611      	mov	r1, r2
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	4d05      	ldr	r5, [pc, #20]	; (8005c44 <_read_r+0x20>)
 8005c30:	602a      	str	r2, [r5, #0]
 8005c32:	461a      	mov	r2, r3
 8005c34:	f7fb fe20 	bl	8001878 <_read>
 8005c38:	1c43      	adds	r3, r0, #1
 8005c3a:	d102      	bne.n	8005c42 <_read_r+0x1e>
 8005c3c:	682b      	ldr	r3, [r5, #0]
 8005c3e:	b103      	cbz	r3, 8005c42 <_read_r+0x1e>
 8005c40:	6023      	str	r3, [r4, #0]
 8005c42:	bd38      	pop	{r3, r4, r5, pc}
 8005c44:	20000d84 	.word	0x20000d84

08005c48 <_write_r>:
 8005c48:	b538      	push	{r3, r4, r5, lr}
 8005c4a:	4604      	mov	r4, r0
 8005c4c:	4608      	mov	r0, r1
 8005c4e:	4611      	mov	r1, r2
 8005c50:	2200      	movs	r2, #0
 8005c52:	4d05      	ldr	r5, [pc, #20]	; (8005c68 <_write_r+0x20>)
 8005c54:	602a      	str	r2, [r5, #0]
 8005c56:	461a      	mov	r2, r3
 8005c58:	f7fb fe4c 	bl	80018f4 <_write>
 8005c5c:	1c43      	adds	r3, r0, #1
 8005c5e:	d102      	bne.n	8005c66 <_write_r+0x1e>
 8005c60:	682b      	ldr	r3, [r5, #0]
 8005c62:	b103      	cbz	r3, 8005c66 <_write_r+0x1e>
 8005c64:	6023      	str	r3, [r4, #0]
 8005c66:	bd38      	pop	{r3, r4, r5, pc}
 8005c68:	20000d84 	.word	0x20000d84

08005c6c <__errno>:
 8005c6c:	4b01      	ldr	r3, [pc, #4]	; (8005c74 <__errno+0x8>)
 8005c6e:	6818      	ldr	r0, [r3, #0]
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	20000588 	.word	0x20000588

08005c78 <__libc_init_array>:
 8005c78:	b570      	push	{r4, r5, r6, lr}
 8005c7a:	2600      	movs	r6, #0
 8005c7c:	4d0c      	ldr	r5, [pc, #48]	; (8005cb0 <__libc_init_array+0x38>)
 8005c7e:	4c0d      	ldr	r4, [pc, #52]	; (8005cb4 <__libc_init_array+0x3c>)
 8005c80:	1b64      	subs	r4, r4, r5
 8005c82:	10a4      	asrs	r4, r4, #2
 8005c84:	42a6      	cmp	r6, r4
 8005c86:	d109      	bne.n	8005c9c <__libc_init_array+0x24>
 8005c88:	f005 fc7e 	bl	800b588 <_init>
 8005c8c:	2600      	movs	r6, #0
 8005c8e:	4d0a      	ldr	r5, [pc, #40]	; (8005cb8 <__libc_init_array+0x40>)
 8005c90:	4c0a      	ldr	r4, [pc, #40]	; (8005cbc <__libc_init_array+0x44>)
 8005c92:	1b64      	subs	r4, r4, r5
 8005c94:	10a4      	asrs	r4, r4, #2
 8005c96:	42a6      	cmp	r6, r4
 8005c98:	d105      	bne.n	8005ca6 <__libc_init_array+0x2e>
 8005c9a:	bd70      	pop	{r4, r5, r6, pc}
 8005c9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ca0:	4798      	blx	r3
 8005ca2:	3601      	adds	r6, #1
 8005ca4:	e7ee      	b.n	8005c84 <__libc_init_array+0xc>
 8005ca6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005caa:	4798      	blx	r3
 8005cac:	3601      	adds	r6, #1
 8005cae:	e7f2      	b.n	8005c96 <__libc_init_array+0x1e>
 8005cb0:	0800be94 	.word	0x0800be94
 8005cb4:	0800be94 	.word	0x0800be94
 8005cb8:	0800be94 	.word	0x0800be94
 8005cbc:	0800be9c 	.word	0x0800be9c

08005cc0 <__retarget_lock_init_recursive>:
 8005cc0:	4770      	bx	lr

08005cc2 <__retarget_lock_close_recursive>:
 8005cc2:	4770      	bx	lr

08005cc4 <__retarget_lock_acquire_recursive>:
 8005cc4:	4770      	bx	lr

08005cc6 <__retarget_lock_release_recursive>:
 8005cc6:	4770      	bx	lr

08005cc8 <sysconf>:
 8005cc8:	2808      	cmp	r0, #8
 8005cca:	b508      	push	{r3, lr}
 8005ccc:	d006      	beq.n	8005cdc <sysconf+0x14>
 8005cce:	f7ff ffcd 	bl	8005c6c <__errno>
 8005cd2:	2316      	movs	r3, #22
 8005cd4:	6003      	str	r3, [r0, #0]
 8005cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8005cda:	bd08      	pop	{r3, pc}
 8005cdc:	2080      	movs	r0, #128	; 0x80
 8005cde:	e7fc      	b.n	8005cda <sysconf+0x12>

08005ce0 <register_fini>:
 8005ce0:	4b02      	ldr	r3, [pc, #8]	; (8005cec <register_fini+0xc>)
 8005ce2:	b113      	cbz	r3, 8005cea <register_fini+0xa>
 8005ce4:	4802      	ldr	r0, [pc, #8]	; (8005cf0 <register_fini+0x10>)
 8005ce6:	f000 b805 	b.w	8005cf4 <atexit>
 8005cea:	4770      	bx	lr
 8005cec:	00000000 	.word	0x00000000
 8005cf0:	080099b5 	.word	0x080099b5

08005cf4 <atexit>:
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	4601      	mov	r1, r0
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f003 bebe 	b.w	8009a7c <__register_exitproc>

08005d00 <_malloc_trim_r>:
 8005d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d04:	4606      	mov	r6, r0
 8005d06:	2008      	movs	r0, #8
 8005d08:	460c      	mov	r4, r1
 8005d0a:	f7ff ffdd 	bl	8005cc8 <sysconf>
 8005d0e:	4680      	mov	r8, r0
 8005d10:	4f22      	ldr	r7, [pc, #136]	; (8005d9c <_malloc_trim_r+0x9c>)
 8005d12:	4630      	mov	r0, r6
 8005d14:	f7ff fd4a 	bl	80057ac <__malloc_lock>
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	685d      	ldr	r5, [r3, #4]
 8005d1c:	f025 0503 	bic.w	r5, r5, #3
 8005d20:	1b2c      	subs	r4, r5, r4
 8005d22:	3c11      	subs	r4, #17
 8005d24:	4444      	add	r4, r8
 8005d26:	fbb4 f4f8 	udiv	r4, r4, r8
 8005d2a:	3c01      	subs	r4, #1
 8005d2c:	fb08 f404 	mul.w	r4, r8, r4
 8005d30:	45a0      	cmp	r8, r4
 8005d32:	dd05      	ble.n	8005d40 <_malloc_trim_r+0x40>
 8005d34:	4630      	mov	r0, r6
 8005d36:	f7ff fd3f 	bl	80057b8 <__malloc_unlock>
 8005d3a:	2000      	movs	r0, #0
 8005d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d40:	2100      	movs	r1, #0
 8005d42:	4630      	mov	r0, r6
 8005d44:	f7fb fd50 	bl	80017e8 <_sbrk_r>
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	442b      	add	r3, r5
 8005d4c:	4298      	cmp	r0, r3
 8005d4e:	d1f1      	bne.n	8005d34 <_malloc_trim_r+0x34>
 8005d50:	4630      	mov	r0, r6
 8005d52:	4261      	negs	r1, r4
 8005d54:	f7fb fd48 	bl	80017e8 <_sbrk_r>
 8005d58:	3001      	adds	r0, #1
 8005d5a:	d110      	bne.n	8005d7e <_malloc_trim_r+0x7e>
 8005d5c:	2100      	movs	r1, #0
 8005d5e:	4630      	mov	r0, r6
 8005d60:	f7fb fd42 	bl	80017e8 <_sbrk_r>
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	1a83      	subs	r3, r0, r2
 8005d68:	2b0f      	cmp	r3, #15
 8005d6a:	dde3      	ble.n	8005d34 <_malloc_trim_r+0x34>
 8005d6c:	490c      	ldr	r1, [pc, #48]	; (8005da0 <_malloc_trim_r+0xa0>)
 8005d6e:	f043 0301 	orr.w	r3, r3, #1
 8005d72:	6809      	ldr	r1, [r1, #0]
 8005d74:	6053      	str	r3, [r2, #4]
 8005d76:	1a40      	subs	r0, r0, r1
 8005d78:	490a      	ldr	r1, [pc, #40]	; (8005da4 <_malloc_trim_r+0xa4>)
 8005d7a:	6008      	str	r0, [r1, #0]
 8005d7c:	e7da      	b.n	8005d34 <_malloc_trim_r+0x34>
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	4a08      	ldr	r2, [pc, #32]	; (8005da4 <_malloc_trim_r+0xa4>)
 8005d82:	1b2d      	subs	r5, r5, r4
 8005d84:	f045 0501 	orr.w	r5, r5, #1
 8005d88:	605d      	str	r5, [r3, #4]
 8005d8a:	6813      	ldr	r3, [r2, #0]
 8005d8c:	4630      	mov	r0, r6
 8005d8e:	1b1b      	subs	r3, r3, r4
 8005d90:	6013      	str	r3, [r2, #0]
 8005d92:	f7ff fd11 	bl	80057b8 <__malloc_unlock>
 8005d96:	2001      	movs	r0, #1
 8005d98:	e7d0      	b.n	8005d3c <_malloc_trim_r+0x3c>
 8005d9a:	bf00      	nop
 8005d9c:	2000004c 	.word	0x2000004c
 8005da0:	20000454 	.word	0x20000454
 8005da4:	20000c14 	.word	0x20000c14

08005da8 <_free_r>:
 8005da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005daa:	4605      	mov	r5, r0
 8005dac:	460f      	mov	r7, r1
 8005dae:	2900      	cmp	r1, #0
 8005db0:	f000 80b1 	beq.w	8005f16 <_free_r+0x16e>
 8005db4:	f7ff fcfa 	bl	80057ac <__malloc_lock>
 8005db8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8005dbc:	4856      	ldr	r0, [pc, #344]	; (8005f18 <_free_r+0x170>)
 8005dbe:	f022 0401 	bic.w	r4, r2, #1
 8005dc2:	f1a7 0308 	sub.w	r3, r7, #8
 8005dc6:	eb03 0c04 	add.w	ip, r3, r4
 8005dca:	6881      	ldr	r1, [r0, #8]
 8005dcc:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8005dd0:	4561      	cmp	r1, ip
 8005dd2:	f026 0603 	bic.w	r6, r6, #3
 8005dd6:	f002 0201 	and.w	r2, r2, #1
 8005dda:	d11b      	bne.n	8005e14 <_free_r+0x6c>
 8005ddc:	4426      	add	r6, r4
 8005dde:	b93a      	cbnz	r2, 8005df0 <_free_r+0x48>
 8005de0:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8005de4:	1a9b      	subs	r3, r3, r2
 8005de6:	4416      	add	r6, r2
 8005de8:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8005dec:	60ca      	str	r2, [r1, #12]
 8005dee:	6091      	str	r1, [r2, #8]
 8005df0:	f046 0201 	orr.w	r2, r6, #1
 8005df4:	605a      	str	r2, [r3, #4]
 8005df6:	6083      	str	r3, [r0, #8]
 8005df8:	4b48      	ldr	r3, [pc, #288]	; (8005f1c <_free_r+0x174>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	42b3      	cmp	r3, r6
 8005dfe:	d804      	bhi.n	8005e0a <_free_r+0x62>
 8005e00:	4b47      	ldr	r3, [pc, #284]	; (8005f20 <_free_r+0x178>)
 8005e02:	4628      	mov	r0, r5
 8005e04:	6819      	ldr	r1, [r3, #0]
 8005e06:	f7ff ff7b 	bl	8005d00 <_malloc_trim_r>
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005e10:	f7ff bcd2 	b.w	80057b8 <__malloc_unlock>
 8005e14:	f8cc 6004 	str.w	r6, [ip, #4]
 8005e18:	2a00      	cmp	r2, #0
 8005e1a:	d138      	bne.n	8005e8e <_free_r+0xe6>
 8005e1c:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8005e20:	f100 0708 	add.w	r7, r0, #8
 8005e24:	1a5b      	subs	r3, r3, r1
 8005e26:	440c      	add	r4, r1
 8005e28:	6899      	ldr	r1, [r3, #8]
 8005e2a:	42b9      	cmp	r1, r7
 8005e2c:	d031      	beq.n	8005e92 <_free_r+0xea>
 8005e2e:	68df      	ldr	r7, [r3, #12]
 8005e30:	60cf      	str	r7, [r1, #12]
 8005e32:	60b9      	str	r1, [r7, #8]
 8005e34:	eb0c 0106 	add.w	r1, ip, r6
 8005e38:	6849      	ldr	r1, [r1, #4]
 8005e3a:	07c9      	lsls	r1, r1, #31
 8005e3c:	d40b      	bmi.n	8005e56 <_free_r+0xae>
 8005e3e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8005e42:	4434      	add	r4, r6
 8005e44:	bb3a      	cbnz	r2, 8005e96 <_free_r+0xee>
 8005e46:	4e37      	ldr	r6, [pc, #220]	; (8005f24 <_free_r+0x17c>)
 8005e48:	42b1      	cmp	r1, r6
 8005e4a:	d124      	bne.n	8005e96 <_free_r+0xee>
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e52:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8005e56:	f044 0101 	orr.w	r1, r4, #1
 8005e5a:	6059      	str	r1, [r3, #4]
 8005e5c:	511c      	str	r4, [r3, r4]
 8005e5e:	2a00      	cmp	r2, #0
 8005e60:	d1d3      	bne.n	8005e0a <_free_r+0x62>
 8005e62:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8005e66:	d21b      	bcs.n	8005ea0 <_free_r+0xf8>
 8005e68:	2101      	movs	r1, #1
 8005e6a:	08e2      	lsrs	r2, r4, #3
 8005e6c:	0964      	lsrs	r4, r4, #5
 8005e6e:	40a1      	lsls	r1, r4
 8005e70:	6844      	ldr	r4, [r0, #4]
 8005e72:	3201      	adds	r2, #1
 8005e74:	4321      	orrs	r1, r4
 8005e76:	6041      	str	r1, [r0, #4]
 8005e78:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8005e7c:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8005e80:	3908      	subs	r1, #8
 8005e82:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8005e86:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8005e8a:	60e3      	str	r3, [r4, #12]
 8005e8c:	e7bd      	b.n	8005e0a <_free_r+0x62>
 8005e8e:	2200      	movs	r2, #0
 8005e90:	e7d0      	b.n	8005e34 <_free_r+0x8c>
 8005e92:	2201      	movs	r2, #1
 8005e94:	e7ce      	b.n	8005e34 <_free_r+0x8c>
 8005e96:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8005e9a:	60ce      	str	r6, [r1, #12]
 8005e9c:	60b1      	str	r1, [r6, #8]
 8005e9e:	e7da      	b.n	8005e56 <_free_r+0xae>
 8005ea0:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8005ea4:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8005ea8:	d214      	bcs.n	8005ed4 <_free_r+0x12c>
 8005eaa:	09a2      	lsrs	r2, r4, #6
 8005eac:	3238      	adds	r2, #56	; 0x38
 8005eae:	1c51      	adds	r1, r2, #1
 8005eb0:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8005eb4:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8005eb8:	428e      	cmp	r6, r1
 8005eba:	d125      	bne.n	8005f08 <_free_r+0x160>
 8005ebc:	2401      	movs	r4, #1
 8005ebe:	1092      	asrs	r2, r2, #2
 8005ec0:	fa04 f202 	lsl.w	r2, r4, r2
 8005ec4:	6844      	ldr	r4, [r0, #4]
 8005ec6:	4322      	orrs	r2, r4
 8005ec8:	6042      	str	r2, [r0, #4]
 8005eca:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8005ece:	60b3      	str	r3, [r6, #8]
 8005ed0:	60cb      	str	r3, [r1, #12]
 8005ed2:	e79a      	b.n	8005e0a <_free_r+0x62>
 8005ed4:	2a14      	cmp	r2, #20
 8005ed6:	d801      	bhi.n	8005edc <_free_r+0x134>
 8005ed8:	325b      	adds	r2, #91	; 0x5b
 8005eda:	e7e8      	b.n	8005eae <_free_r+0x106>
 8005edc:	2a54      	cmp	r2, #84	; 0x54
 8005ede:	d802      	bhi.n	8005ee6 <_free_r+0x13e>
 8005ee0:	0b22      	lsrs	r2, r4, #12
 8005ee2:	326e      	adds	r2, #110	; 0x6e
 8005ee4:	e7e3      	b.n	8005eae <_free_r+0x106>
 8005ee6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005eea:	d802      	bhi.n	8005ef2 <_free_r+0x14a>
 8005eec:	0be2      	lsrs	r2, r4, #15
 8005eee:	3277      	adds	r2, #119	; 0x77
 8005ef0:	e7dd      	b.n	8005eae <_free_r+0x106>
 8005ef2:	f240 5154 	movw	r1, #1364	; 0x554
 8005ef6:	428a      	cmp	r2, r1
 8005ef8:	bf96      	itet	ls
 8005efa:	0ca2      	lsrls	r2, r4, #18
 8005efc:	227e      	movhi	r2, #126	; 0x7e
 8005efe:	327c      	addls	r2, #124	; 0x7c
 8005f00:	e7d5      	b.n	8005eae <_free_r+0x106>
 8005f02:	6889      	ldr	r1, [r1, #8]
 8005f04:	428e      	cmp	r6, r1
 8005f06:	d004      	beq.n	8005f12 <_free_r+0x16a>
 8005f08:	684a      	ldr	r2, [r1, #4]
 8005f0a:	f022 0203 	bic.w	r2, r2, #3
 8005f0e:	42a2      	cmp	r2, r4
 8005f10:	d8f7      	bhi.n	8005f02 <_free_r+0x15a>
 8005f12:	68ce      	ldr	r6, [r1, #12]
 8005f14:	e7d9      	b.n	8005eca <_free_r+0x122>
 8005f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f18:	2000004c 	.word	0x2000004c
 8005f1c:	20000458 	.word	0x20000458
 8005f20:	20000c44 	.word	0x20000c44
 8005f24:	20000054 	.word	0x20000054

08005f28 <_svfprintf_r>:
 8005f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f2c:	b0d3      	sub	sp, #332	; 0x14c
 8005f2e:	468a      	mov	sl, r1
 8005f30:	4693      	mov	fp, r2
 8005f32:	461d      	mov	r5, r3
 8005f34:	4681      	mov	r9, r0
 8005f36:	f003 fd17 	bl	8009968 <_localeconv_r>
 8005f3a:	6803      	ldr	r3, [r0, #0]
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005f40:	f7fa f906 	bl	8000150 <strlen>
 8005f44:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005f48:	9012      	str	r0, [sp, #72]	; 0x48
 8005f4a:	0618      	lsls	r0, r3, #24
 8005f4c:	d518      	bpl.n	8005f80 <_svfprintf_r+0x58>
 8005f4e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8005f52:	b9ab      	cbnz	r3, 8005f80 <_svfprintf_r+0x58>
 8005f54:	2140      	movs	r1, #64	; 0x40
 8005f56:	4648      	mov	r0, r9
 8005f58:	f7ff f9ee 	bl	8005338 <_malloc_r>
 8005f5c:	f8ca 0000 	str.w	r0, [sl]
 8005f60:	f8ca 0010 	str.w	r0, [sl, #16]
 8005f64:	b948      	cbnz	r0, 8005f7a <_svfprintf_r+0x52>
 8005f66:	230c      	movs	r3, #12
 8005f68:	f8c9 3000 	str.w	r3, [r9]
 8005f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f70:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f72:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8005f74:	b053      	add	sp, #332	; 0x14c
 8005f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f7a:	2340      	movs	r3, #64	; 0x40
 8005f7c:	f8ca 3014 	str.w	r3, [sl, #20]
 8005f80:	2300      	movs	r3, #0
 8005f82:	2200      	movs	r2, #0
 8005f84:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 8005f88:	9309      	str	r3, [sp, #36]	; 0x24
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005f90:	2300      	movs	r3, #0
 8005f92:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 8005f96:	ac29      	add	r4, sp, #164	; 0xa4
 8005f98:	9426      	str	r4, [sp, #152]	; 0x98
 8005f9a:	930d      	str	r3, [sp, #52]	; 0x34
 8005f9c:	9315      	str	r3, [sp, #84]	; 0x54
 8005f9e:	9318      	str	r3, [sp, #96]	; 0x60
 8005fa0:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fa2:	465b      	mov	r3, fp
 8005fa4:	461e      	mov	r6, r3
 8005fa6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005faa:	b10a      	cbz	r2, 8005fb0 <_svfprintf_r+0x88>
 8005fac:	2a25      	cmp	r2, #37	; 0x25
 8005fae:	d1f9      	bne.n	8005fa4 <_svfprintf_r+0x7c>
 8005fb0:	ebb6 070b 	subs.w	r7, r6, fp
 8005fb4:	d00d      	beq.n	8005fd2 <_svfprintf_r+0xaa>
 8005fb6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005fb8:	e9c4 b700 	strd	fp, r7, [r4]
 8005fbc:	443b      	add	r3, r7
 8005fbe:	9328      	str	r3, [sp, #160]	; 0xa0
 8005fc0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	2b07      	cmp	r3, #7
 8005fc6:	9327      	str	r3, [sp, #156]	; 0x9c
 8005fc8:	dc79      	bgt.n	80060be <_svfprintf_r+0x196>
 8005fca:	3408      	adds	r4, #8
 8005fcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fce:	443b      	add	r3, r7
 8005fd0:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fd2:	7833      	ldrb	r3, [r6, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	f001 8133 	beq.w	8007240 <_svfprintf_r+0x1318>
 8005fda:	2300      	movs	r3, #0
 8005fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8005fe0:	4698      	mov	r8, r3
 8005fe2:	270a      	movs	r7, #10
 8005fe4:	212b      	movs	r1, #43	; 0x2b
 8005fe6:	3601      	adds	r6, #1
 8005fe8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005fec:	9207      	str	r2, [sp, #28]
 8005fee:	9313      	str	r3, [sp, #76]	; 0x4c
 8005ff0:	4633      	mov	r3, r6
 8005ff2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ff6:	920b      	str	r2, [sp, #44]	; 0x2c
 8005ff8:	930e      	str	r3, [sp, #56]	; 0x38
 8005ffa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ffc:	3b20      	subs	r3, #32
 8005ffe:	2b5a      	cmp	r3, #90	; 0x5a
 8006000:	f200 85a6 	bhi.w	8006b50 <_svfprintf_r+0xc28>
 8006004:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006008:	05a4007e 	.word	0x05a4007e
 800600c:	008605a4 	.word	0x008605a4
 8006010:	05a405a4 	.word	0x05a405a4
 8006014:	006505a4 	.word	0x006505a4
 8006018:	05a405a4 	.word	0x05a405a4
 800601c:	00930089 	.word	0x00930089
 8006020:	009005a4 	.word	0x009005a4
 8006024:	05a40096 	.word	0x05a40096
 8006028:	00b500b2 	.word	0x00b500b2
 800602c:	00b500b5 	.word	0x00b500b5
 8006030:	00b500b5 	.word	0x00b500b5
 8006034:	00b500b5 	.word	0x00b500b5
 8006038:	00b500b5 	.word	0x00b500b5
 800603c:	05a405a4 	.word	0x05a405a4
 8006040:	05a405a4 	.word	0x05a405a4
 8006044:	05a405a4 	.word	0x05a405a4
 8006048:	012405a4 	.word	0x012405a4
 800604c:	00e205a4 	.word	0x00e205a4
 8006050:	012400f5 	.word	0x012400f5
 8006054:	01240124 	.word	0x01240124
 8006058:	05a405a4 	.word	0x05a405a4
 800605c:	05a405a4 	.word	0x05a405a4
 8006060:	05a400c5 	.word	0x05a400c5
 8006064:	048305a4 	.word	0x048305a4
 8006068:	05a405a4 	.word	0x05a405a4
 800606c:	04cd05a4 	.word	0x04cd05a4
 8006070:	04ee05a4 	.word	0x04ee05a4
 8006074:	05a405a4 	.word	0x05a405a4
 8006078:	05a40510 	.word	0x05a40510
 800607c:	05a405a4 	.word	0x05a405a4
 8006080:	05a405a4 	.word	0x05a405a4
 8006084:	05a405a4 	.word	0x05a405a4
 8006088:	012405a4 	.word	0x012405a4
 800608c:	00e205a4 	.word	0x00e205a4
 8006090:	012400f7 	.word	0x012400f7
 8006094:	01240124 	.word	0x01240124
 8006098:	00f700c8 	.word	0x00f700c8
 800609c:	05a400dc 	.word	0x05a400dc
 80060a0:	05a400d5 	.word	0x05a400d5
 80060a4:	0485045e 	.word	0x0485045e
 80060a8:	00dc04bc 	.word	0x00dc04bc
 80060ac:	04cd05a4 	.word	0x04cd05a4
 80060b0:	04f0007c 	.word	0x04f0007c
 80060b4:	05a405a4 	.word	0x05a405a4
 80060b8:	05a4052f 	.word	0x05a4052f
 80060bc:	007c      	.short	0x007c
 80060be:	4651      	mov	r1, sl
 80060c0:	4648      	mov	r0, r9
 80060c2:	aa26      	add	r2, sp, #152	; 0x98
 80060c4:	f005 f876 	bl	800b1b4 <__ssprint_r>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	f040 812d 	bne.w	8006328 <_svfprintf_r+0x400>
 80060ce:	ac29      	add	r4, sp, #164	; 0xa4
 80060d0:	e77c      	b.n	8005fcc <_svfprintf_r+0xa4>
 80060d2:	4648      	mov	r0, r9
 80060d4:	f003 fc48 	bl	8009968 <_localeconv_r>
 80060d8:	6843      	ldr	r3, [r0, #4]
 80060da:	4618      	mov	r0, r3
 80060dc:	9318      	str	r3, [sp, #96]	; 0x60
 80060de:	f7fa f837 	bl	8000150 <strlen>
 80060e2:	9015      	str	r0, [sp, #84]	; 0x54
 80060e4:	4648      	mov	r0, r9
 80060e6:	f003 fc3f 	bl	8009968 <_localeconv_r>
 80060ea:	6883      	ldr	r3, [r0, #8]
 80060ec:	212b      	movs	r1, #43	; 0x2b
 80060ee:	930d      	str	r3, [sp, #52]	; 0x34
 80060f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80060f2:	b12b      	cbz	r3, 8006100 <_svfprintf_r+0x1d8>
 80060f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060f6:	b11b      	cbz	r3, 8006100 <_svfprintf_r+0x1d8>
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	b10b      	cbz	r3, 8006100 <_svfprintf_r+0x1d8>
 80060fc:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8006100:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006102:	e775      	b.n	8005ff0 <_svfprintf_r+0xc8>
 8006104:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006108:	2b00      	cmp	r3, #0
 800610a:	d1f9      	bne.n	8006100 <_svfprintf_r+0x1d8>
 800610c:	2320      	movs	r3, #32
 800610e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006112:	e7f5      	b.n	8006100 <_svfprintf_r+0x1d8>
 8006114:	f048 0801 	orr.w	r8, r8, #1
 8006118:	e7f2      	b.n	8006100 <_svfprintf_r+0x1d8>
 800611a:	f855 3b04 	ldr.w	r3, [r5], #4
 800611e:	2b00      	cmp	r3, #0
 8006120:	9313      	str	r3, [sp, #76]	; 0x4c
 8006122:	daed      	bge.n	8006100 <_svfprintf_r+0x1d8>
 8006124:	425b      	negs	r3, r3
 8006126:	9313      	str	r3, [sp, #76]	; 0x4c
 8006128:	f048 0804 	orr.w	r8, r8, #4
 800612c:	e7e8      	b.n	8006100 <_svfprintf_r+0x1d8>
 800612e:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8006132:	e7e5      	b.n	8006100 <_svfprintf_r+0x1d8>
 8006134:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006136:	f813 2b01 	ldrb.w	r2, [r3], #1
 800613a:	2a2a      	cmp	r2, #42	; 0x2a
 800613c:	920b      	str	r2, [sp, #44]	; 0x2c
 800613e:	d112      	bne.n	8006166 <_svfprintf_r+0x23e>
 8006140:	f855 2b04 	ldr.w	r2, [r5], #4
 8006144:	930e      	str	r3, [sp, #56]	; 0x38
 8006146:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 800614a:	9207      	str	r2, [sp, #28]
 800614c:	e7d8      	b.n	8006100 <_svfprintf_r+0x1d8>
 800614e:	9807      	ldr	r0, [sp, #28]
 8006150:	fb07 2200 	mla	r2, r7, r0, r2
 8006154:	9207      	str	r2, [sp, #28]
 8006156:	f813 2b01 	ldrb.w	r2, [r3], #1
 800615a:	920b      	str	r2, [sp, #44]	; 0x2c
 800615c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800615e:	3a30      	subs	r2, #48	; 0x30
 8006160:	2a09      	cmp	r2, #9
 8006162:	d9f4      	bls.n	800614e <_svfprintf_r+0x226>
 8006164:	e748      	b.n	8005ff8 <_svfprintf_r+0xd0>
 8006166:	2200      	movs	r2, #0
 8006168:	9207      	str	r2, [sp, #28]
 800616a:	e7f7      	b.n	800615c <_svfprintf_r+0x234>
 800616c:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8006170:	e7c6      	b.n	8006100 <_svfprintf_r+0x1d8>
 8006172:	2200      	movs	r2, #0
 8006174:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006176:	9213      	str	r2, [sp, #76]	; 0x4c
 8006178:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800617a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800617c:	3a30      	subs	r2, #48	; 0x30
 800617e:	fb07 2200 	mla	r2, r7, r0, r2
 8006182:	9213      	str	r2, [sp, #76]	; 0x4c
 8006184:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006188:	920b      	str	r2, [sp, #44]	; 0x2c
 800618a:	3a30      	subs	r2, #48	; 0x30
 800618c:	2a09      	cmp	r2, #9
 800618e:	d9f3      	bls.n	8006178 <_svfprintf_r+0x250>
 8006190:	e732      	b.n	8005ff8 <_svfprintf_r+0xd0>
 8006192:	f048 0808 	orr.w	r8, r8, #8
 8006196:	e7b3      	b.n	8006100 <_svfprintf_r+0x1d8>
 8006198:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800619a:	781b      	ldrb	r3, [r3, #0]
 800619c:	2b68      	cmp	r3, #104	; 0x68
 800619e:	bf01      	itttt	eq
 80061a0:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 80061a2:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80061a6:	3301      	addeq	r3, #1
 80061a8:	930e      	streq	r3, [sp, #56]	; 0x38
 80061aa:	bf18      	it	ne
 80061ac:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80061b0:	e7a6      	b.n	8006100 <_svfprintf_r+0x1d8>
 80061b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	2b6c      	cmp	r3, #108	; 0x6c
 80061b8:	d105      	bne.n	80061c6 <_svfprintf_r+0x29e>
 80061ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061bc:	3301      	adds	r3, #1
 80061be:	930e      	str	r3, [sp, #56]	; 0x38
 80061c0:	f048 0820 	orr.w	r8, r8, #32
 80061c4:	e79c      	b.n	8006100 <_svfprintf_r+0x1d8>
 80061c6:	f048 0810 	orr.w	r8, r8, #16
 80061ca:	e799      	b.n	8006100 <_svfprintf_r+0x1d8>
 80061cc:	462a      	mov	r2, r5
 80061ce:	f852 3b04 	ldr.w	r3, [r2], #4
 80061d2:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80061d6:	2300      	movs	r3, #0
 80061d8:	920a      	str	r2, [sp, #40]	; 0x28
 80061da:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80061de:	2700      	movs	r7, #0
 80061e0:	9308      	str	r3, [sp, #32]
 80061e2:	2301      	movs	r3, #1
 80061e4:	463e      	mov	r6, r7
 80061e6:	463d      	mov	r5, r7
 80061e8:	9307      	str	r3, [sp, #28]
 80061ea:	970c      	str	r7, [sp, #48]	; 0x30
 80061ec:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 80061f0:	e1b0      	b.n	8006554 <_svfprintf_r+0x62c>
 80061f2:	f048 0810 	orr.w	r8, r8, #16
 80061f6:	f018 0f20 	tst.w	r8, #32
 80061fa:	d011      	beq.n	8006220 <_svfprintf_r+0x2f8>
 80061fc:	3507      	adds	r5, #7
 80061fe:	f025 0307 	bic.w	r3, r5, #7
 8006202:	461a      	mov	r2, r3
 8006204:	f852 5b08 	ldr.w	r5, [r2], #8
 8006208:	685e      	ldr	r6, [r3, #4]
 800620a:	920a      	str	r2, [sp, #40]	; 0x28
 800620c:	2e00      	cmp	r6, #0
 800620e:	da05      	bge.n	800621c <_svfprintf_r+0x2f4>
 8006210:	232d      	movs	r3, #45	; 0x2d
 8006212:	426d      	negs	r5, r5
 8006214:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8006218:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800621c:	2301      	movs	r3, #1
 800621e:	e389      	b.n	8006934 <_svfprintf_r+0xa0c>
 8006220:	462b      	mov	r3, r5
 8006222:	f853 6b04 	ldr.w	r6, [r3], #4
 8006226:	f018 0f10 	tst.w	r8, #16
 800622a:	930a      	str	r3, [sp, #40]	; 0x28
 800622c:	d002      	beq.n	8006234 <_svfprintf_r+0x30c>
 800622e:	4635      	mov	r5, r6
 8006230:	17f6      	asrs	r6, r6, #31
 8006232:	e7eb      	b.n	800620c <_svfprintf_r+0x2e4>
 8006234:	f018 0f40 	tst.w	r8, #64	; 0x40
 8006238:	d003      	beq.n	8006242 <_svfprintf_r+0x31a>
 800623a:	b235      	sxth	r5, r6
 800623c:	f346 36c0 	sbfx	r6, r6, #15, #1
 8006240:	e7e4      	b.n	800620c <_svfprintf_r+0x2e4>
 8006242:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006246:	d0f2      	beq.n	800622e <_svfprintf_r+0x306>
 8006248:	b275      	sxtb	r5, r6
 800624a:	f346 16c0 	sbfx	r6, r6, #7, #1
 800624e:	e7dd      	b.n	800620c <_svfprintf_r+0x2e4>
 8006250:	3507      	adds	r5, #7
 8006252:	f025 0307 	bic.w	r3, r5, #7
 8006256:	4619      	mov	r1, r3
 8006258:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800625c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006260:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8006264:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006268:	910a      	str	r1, [sp, #40]	; 0x28
 800626a:	f04f 32ff 	mov.w	r2, #4294967295
 800626e:	4630      	mov	r0, r6
 8006270:	4629      	mov	r1, r5
 8006272:	4b3a      	ldr	r3, [pc, #232]	; (800635c <_svfprintf_r+0x434>)
 8006274:	f7fa fbca 	bl	8000a0c <__aeabi_dcmpun>
 8006278:	bb18      	cbnz	r0, 80062c2 <_svfprintf_r+0x39a>
 800627a:	f04f 32ff 	mov.w	r2, #4294967295
 800627e:	4630      	mov	r0, r6
 8006280:	4629      	mov	r1, r5
 8006282:	4b36      	ldr	r3, [pc, #216]	; (800635c <_svfprintf_r+0x434>)
 8006284:	f7fa fba4 	bl	80009d0 <__aeabi_dcmple>
 8006288:	b9d8      	cbnz	r0, 80062c2 <_svfprintf_r+0x39a>
 800628a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800628e:	2200      	movs	r2, #0
 8006290:	2300      	movs	r3, #0
 8006292:	f7fa fb93 	bl	80009bc <__aeabi_dcmplt>
 8006296:	b110      	cbz	r0, 800629e <_svfprintf_r+0x376>
 8006298:	232d      	movs	r3, #45	; 0x2d
 800629a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800629e:	4a30      	ldr	r2, [pc, #192]	; (8006360 <_svfprintf_r+0x438>)
 80062a0:	4b30      	ldr	r3, [pc, #192]	; (8006364 <_svfprintf_r+0x43c>)
 80062a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062a4:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80062a8:	2947      	cmp	r1, #71	; 0x47
 80062aa:	bfd4      	ite	le
 80062ac:	4693      	movle	fp, r2
 80062ae:	469b      	movgt	fp, r3
 80062b0:	2303      	movs	r3, #3
 80062b2:	2100      	movs	r1, #0
 80062b4:	e9cd 3107 	strd	r3, r1, [sp, #28]
 80062b8:	2700      	movs	r7, #0
 80062ba:	463e      	mov	r6, r7
 80062bc:	463b      	mov	r3, r7
 80062be:	f000 bff9 	b.w	80072b4 <_svfprintf_r+0x138c>
 80062c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80062c6:	4610      	mov	r0, r2
 80062c8:	4619      	mov	r1, r3
 80062ca:	f7fa fb9f 	bl	8000a0c <__aeabi_dcmpun>
 80062ce:	b140      	cbz	r0, 80062e2 <_svfprintf_r+0x3ba>
 80062d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062d2:	4a25      	ldr	r2, [pc, #148]	; (8006368 <_svfprintf_r+0x440>)
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	bfbc      	itt	lt
 80062d8:	232d      	movlt	r3, #45	; 0x2d
 80062da:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80062de:	4b23      	ldr	r3, [pc, #140]	; (800636c <_svfprintf_r+0x444>)
 80062e0:	e7df      	b.n	80062a2 <_svfprintf_r+0x37a>
 80062e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062e4:	f023 0320 	bic.w	r3, r3, #32
 80062e8:	2b41      	cmp	r3, #65	; 0x41
 80062ea:	930c      	str	r3, [sp, #48]	; 0x30
 80062ec:	d125      	bne.n	800633a <_svfprintf_r+0x412>
 80062ee:	2330      	movs	r3, #48	; 0x30
 80062f0:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80062f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062f6:	f048 0802 	orr.w	r8, r8, #2
 80062fa:	2b61      	cmp	r3, #97	; 0x61
 80062fc:	bf0c      	ite	eq
 80062fe:	2378      	moveq	r3, #120	; 0x78
 8006300:	2358      	movne	r3, #88	; 0x58
 8006302:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006306:	9b07      	ldr	r3, [sp, #28]
 8006308:	2b63      	cmp	r3, #99	; 0x63
 800630a:	dd31      	ble.n	8006370 <_svfprintf_r+0x448>
 800630c:	4648      	mov	r0, r9
 800630e:	1c59      	adds	r1, r3, #1
 8006310:	f7ff f812 	bl	8005338 <_malloc_r>
 8006314:	4683      	mov	fp, r0
 8006316:	2800      	cmp	r0, #0
 8006318:	f040 81f8 	bne.w	800670c <_svfprintf_r+0x7e4>
 800631c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006324:	f8aa 300c 	strh.w	r3, [sl, #12]
 8006328:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800632c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006330:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006332:	bf18      	it	ne
 8006334:	f04f 33ff 	movne.w	r3, #4294967295
 8006338:	e61a      	b.n	8005f70 <_svfprintf_r+0x48>
 800633a:	9b07      	ldr	r3, [sp, #28]
 800633c:	3301      	adds	r3, #1
 800633e:	f000 81e7 	beq.w	8006710 <_svfprintf_r+0x7e8>
 8006342:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006344:	2b47      	cmp	r3, #71	; 0x47
 8006346:	f040 81e6 	bne.w	8006716 <_svfprintf_r+0x7ee>
 800634a:	9b07      	ldr	r3, [sp, #28]
 800634c:	2b00      	cmp	r3, #0
 800634e:	f040 81e2 	bne.w	8006716 <_svfprintf_r+0x7ee>
 8006352:	9308      	str	r3, [sp, #32]
 8006354:	2301      	movs	r3, #1
 8006356:	9307      	str	r3, [sp, #28]
 8006358:	e00d      	b.n	8006376 <_svfprintf_r+0x44e>
 800635a:	bf00      	nop
 800635c:	7fefffff 	.word	0x7fefffff
 8006360:	0800badc 	.word	0x0800badc
 8006364:	0800bae0 	.word	0x0800bae0
 8006368:	0800bae4 	.word	0x0800bae4
 800636c:	0800bae8 	.word	0x0800bae8
 8006370:	9008      	str	r0, [sp, #32]
 8006372:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8006376:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800637a:	9314      	str	r3, [sp, #80]	; 0x50
 800637c:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 8006380:	1e1d      	subs	r5, r3, #0
 8006382:	bfae      	itee	ge
 8006384:	2300      	movge	r3, #0
 8006386:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800638a:	232d      	movlt	r3, #45	; 0x2d
 800638c:	931c      	str	r3, [sp, #112]	; 0x70
 800638e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006390:	2b41      	cmp	r3, #65	; 0x41
 8006392:	f040 81d8 	bne.w	8006746 <_svfprintf_r+0x81e>
 8006396:	4638      	mov	r0, r7
 8006398:	aa20      	add	r2, sp, #128	; 0x80
 800639a:	4629      	mov	r1, r5
 800639c:	f003 fb3a 	bl	8009a14 <frexp>
 80063a0:	2200      	movs	r2, #0
 80063a2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80063a6:	f7fa f897 	bl	80004d8 <__aeabi_dmul>
 80063aa:	2200      	movs	r2, #0
 80063ac:	2300      	movs	r3, #0
 80063ae:	4606      	mov	r6, r0
 80063b0:	460f      	mov	r7, r1
 80063b2:	f7fa faf9 	bl	80009a8 <__aeabi_dcmpeq>
 80063b6:	b108      	cbz	r0, 80063bc <_svfprintf_r+0x494>
 80063b8:	2301      	movs	r3, #1
 80063ba:	9320      	str	r3, [sp, #128]	; 0x80
 80063bc:	4bad      	ldr	r3, [pc, #692]	; (8006674 <_svfprintf_r+0x74c>)
 80063be:	4aae      	ldr	r2, [pc, #696]	; (8006678 <_svfprintf_r+0x750>)
 80063c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063c2:	465d      	mov	r5, fp
 80063c4:	2961      	cmp	r1, #97	; 0x61
 80063c6:	bf18      	it	ne
 80063c8:	461a      	movne	r2, r3
 80063ca:	9b07      	ldr	r3, [sp, #28]
 80063cc:	921b      	str	r2, [sp, #108]	; 0x6c
 80063ce:	3b01      	subs	r3, #1
 80063d0:	9309      	str	r3, [sp, #36]	; 0x24
 80063d2:	2200      	movs	r2, #0
 80063d4:	4ba9      	ldr	r3, [pc, #676]	; (800667c <_svfprintf_r+0x754>)
 80063d6:	4630      	mov	r0, r6
 80063d8:	4639      	mov	r1, r7
 80063da:	f7fa f87d 	bl	80004d8 <__aeabi_dmul>
 80063de:	460f      	mov	r7, r1
 80063e0:	4606      	mov	r6, r0
 80063e2:	f7fa fb29 	bl	8000a38 <__aeabi_d2iz>
 80063e6:	901d      	str	r0, [sp, #116]	; 0x74
 80063e8:	f7fa f80c 	bl	8000404 <__aeabi_i2d>
 80063ec:	4602      	mov	r2, r0
 80063ee:	460b      	mov	r3, r1
 80063f0:	4630      	mov	r0, r6
 80063f2:	4639      	mov	r1, r7
 80063f4:	f7f9 feb8 	bl	8000168 <__aeabi_dsub>
 80063f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80063fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80063fc:	4606      	mov	r6, r0
 80063fe:	5c9b      	ldrb	r3, [r3, r2]
 8006400:	460f      	mov	r7, r1
 8006402:	f805 3b01 	strb.w	r3, [r5], #1
 8006406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006408:	1c5a      	adds	r2, r3, #1
 800640a:	9316      	str	r3, [sp, #88]	; 0x58
 800640c:	d007      	beq.n	800641e <_svfprintf_r+0x4f6>
 800640e:	3b01      	subs	r3, #1
 8006410:	9309      	str	r3, [sp, #36]	; 0x24
 8006412:	2200      	movs	r2, #0
 8006414:	2300      	movs	r3, #0
 8006416:	f7fa fac7 	bl	80009a8 <__aeabi_dcmpeq>
 800641a:	2800      	cmp	r0, #0
 800641c:	d0d9      	beq.n	80063d2 <_svfprintf_r+0x4aa>
 800641e:	2200      	movs	r2, #0
 8006420:	4630      	mov	r0, r6
 8006422:	4639      	mov	r1, r7
 8006424:	4b96      	ldr	r3, [pc, #600]	; (8006680 <_svfprintf_r+0x758>)
 8006426:	f7fa fae7 	bl	80009f8 <__aeabi_dcmpgt>
 800642a:	b960      	cbnz	r0, 8006446 <_svfprintf_r+0x51e>
 800642c:	2200      	movs	r2, #0
 800642e:	4630      	mov	r0, r6
 8006430:	4639      	mov	r1, r7
 8006432:	4b93      	ldr	r3, [pc, #588]	; (8006680 <_svfprintf_r+0x758>)
 8006434:	f7fa fab8 	bl	80009a8 <__aeabi_dcmpeq>
 8006438:	2800      	cmp	r0, #0
 800643a:	f000 817f 	beq.w	800673c <_svfprintf_r+0x814>
 800643e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006440:	07db      	lsls	r3, r3, #31
 8006442:	f140 817b 	bpl.w	800673c <_svfprintf_r+0x814>
 8006446:	2030      	movs	r0, #48	; 0x30
 8006448:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800644a:	9524      	str	r5, [sp, #144]	; 0x90
 800644c:	7bd9      	ldrb	r1, [r3, #15]
 800644e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006450:	1e53      	subs	r3, r2, #1
 8006452:	9324      	str	r3, [sp, #144]	; 0x90
 8006454:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006458:	428b      	cmp	r3, r1
 800645a:	f000 815e 	beq.w	800671a <_svfprintf_r+0x7f2>
 800645e:	2b39      	cmp	r3, #57	; 0x39
 8006460:	bf0b      	itete	eq
 8006462:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8006464:	3301      	addne	r3, #1
 8006466:	7a9b      	ldrbeq	r3, [r3, #10]
 8006468:	b2db      	uxtbne	r3, r3
 800646a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800646e:	eba5 030b 	sub.w	r3, r5, fp
 8006472:	9309      	str	r3, [sp, #36]	; 0x24
 8006474:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006476:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006478:	2b47      	cmp	r3, #71	; 0x47
 800647a:	f040 81b3 	bne.w	80067e4 <_svfprintf_r+0x8bc>
 800647e:	1cef      	adds	r7, r5, #3
 8006480:	db03      	blt.n	800648a <_svfprintf_r+0x562>
 8006482:	9b07      	ldr	r3, [sp, #28]
 8006484:	42ab      	cmp	r3, r5
 8006486:	f280 81d3 	bge.w	8006830 <_svfprintf_r+0x908>
 800648a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800648c:	3b02      	subs	r3, #2
 800648e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006490:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006492:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8006496:	f021 0120 	bic.w	r1, r1, #32
 800649a:	2941      	cmp	r1, #65	; 0x41
 800649c:	bf08      	it	eq
 800649e:	320f      	addeq	r2, #15
 80064a0:	f105 33ff 	add.w	r3, r5, #4294967295
 80064a4:	bf06      	itte	eq
 80064a6:	b2d2      	uxtbeq	r2, r2
 80064a8:	2101      	moveq	r1, #1
 80064aa:	2100      	movne	r1, #0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80064b2:	bfb4      	ite	lt
 80064b4:	222d      	movlt	r2, #45	; 0x2d
 80064b6:	222b      	movge	r2, #43	; 0x2b
 80064b8:	9320      	str	r3, [sp, #128]	; 0x80
 80064ba:	bfb8      	it	lt
 80064bc:	f1c5 0301 	rsblt	r3, r5, #1
 80064c0:	2b09      	cmp	r3, #9
 80064c2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80064c6:	f340 81a6 	ble.w	8006816 <_svfprintf_r+0x8ee>
 80064ca:	260a      	movs	r6, #10
 80064cc:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 80064d0:	fb93 f5f6 	sdiv	r5, r3, r6
 80064d4:	4602      	mov	r2, r0
 80064d6:	fb06 3115 	mls	r1, r6, r5, r3
 80064da:	3130      	adds	r1, #48	; 0x30
 80064dc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80064e0:	4619      	mov	r1, r3
 80064e2:	2963      	cmp	r1, #99	; 0x63
 80064e4:	462b      	mov	r3, r5
 80064e6:	f100 30ff 	add.w	r0, r0, #4294967295
 80064ea:	dcf1      	bgt.n	80064d0 <_svfprintf_r+0x5a8>
 80064ec:	3330      	adds	r3, #48	; 0x30
 80064ee:	1e91      	subs	r1, r2, #2
 80064f0:	f800 3c01 	strb.w	r3, [r0, #-1]
 80064f4:	460b      	mov	r3, r1
 80064f6:	f10d 0589 	add.w	r5, sp, #137	; 0x89
 80064fa:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 80064fe:	4283      	cmp	r3, r0
 8006500:	f0c0 8184 	bcc.w	800680c <_svfprintf_r+0x8e4>
 8006504:	f10d 0399 	add.w	r3, sp, #153	; 0x99
 8006508:	1a9b      	subs	r3, r3, r2
 800650a:	4281      	cmp	r1, r0
 800650c:	bf88      	it	hi
 800650e:	2300      	movhi	r3, #0
 8006510:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8006514:	441a      	add	r2, r3
 8006516:	ab22      	add	r3, sp, #136	; 0x88
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800651c:	9319      	str	r3, [sp, #100]	; 0x64
 800651e:	2a01      	cmp	r2, #1
 8006520:	4413      	add	r3, r2
 8006522:	9307      	str	r3, [sp, #28]
 8006524:	dc02      	bgt.n	800652c <_svfprintf_r+0x604>
 8006526:	f018 0f01 	tst.w	r8, #1
 800652a:	d003      	beq.n	8006534 <_svfprintf_r+0x60c>
 800652c:	9b07      	ldr	r3, [sp, #28]
 800652e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006530:	4413      	add	r3, r2
 8006532:	9307      	str	r3, [sp, #28]
 8006534:	2600      	movs	r6, #0
 8006536:	4635      	mov	r5, r6
 8006538:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800653c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006540:	9314      	str	r3, [sp, #80]	; 0x50
 8006542:	960c      	str	r6, [sp, #48]	; 0x30
 8006544:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006546:	b113      	cbz	r3, 800654e <_svfprintf_r+0x626>
 8006548:	232d      	movs	r3, #45	; 0x2d
 800654a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800654e:	2700      	movs	r7, #0
 8006550:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8006554:	9b07      	ldr	r3, [sp, #28]
 8006556:	42bb      	cmp	r3, r7
 8006558:	bfb8      	it	lt
 800655a:	463b      	movlt	r3, r7
 800655c:	9314      	str	r3, [sp, #80]	; 0x50
 800655e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006562:	b113      	cbz	r3, 800656a <_svfprintf_r+0x642>
 8006564:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006566:	3301      	adds	r3, #1
 8006568:	9314      	str	r3, [sp, #80]	; 0x50
 800656a:	f018 0302 	ands.w	r3, r8, #2
 800656e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006570:	bf1e      	ittt	ne
 8006572:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 8006574:	3302      	addne	r3, #2
 8006576:	9314      	strne	r3, [sp, #80]	; 0x50
 8006578:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800657c:	931c      	str	r3, [sp, #112]	; 0x70
 800657e:	d121      	bne.n	80065c4 <_svfprintf_r+0x69c>
 8006580:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8006584:	1a9b      	subs	r3, r3, r2
 8006586:	2b00      	cmp	r3, #0
 8006588:	9316      	str	r3, [sp, #88]	; 0x58
 800658a:	dd1b      	ble.n	80065c4 <_svfprintf_r+0x69c>
 800658c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8006590:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006592:	3201      	adds	r2, #1
 8006594:	2810      	cmp	r0, #16
 8006596:	483b      	ldr	r0, [pc, #236]	; (8006684 <_svfprintf_r+0x75c>)
 8006598:	f104 0108 	add.w	r1, r4, #8
 800659c:	6020      	str	r0, [r4, #0]
 800659e:	f300 82e6 	bgt.w	8006b6e <_svfprintf_r+0xc46>
 80065a2:	9816      	ldr	r0, [sp, #88]	; 0x58
 80065a4:	2a07      	cmp	r2, #7
 80065a6:	4403      	add	r3, r0
 80065a8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80065ac:	6060      	str	r0, [r4, #4]
 80065ae:	f340 82f3 	ble.w	8006b98 <_svfprintf_r+0xc70>
 80065b2:	4651      	mov	r1, sl
 80065b4:	4648      	mov	r0, r9
 80065b6:	aa26      	add	r2, sp, #152	; 0x98
 80065b8:	f004 fdfc 	bl	800b1b4 <__ssprint_r>
 80065bc:	2800      	cmp	r0, #0
 80065be:	f040 861d 	bne.w	80071fc <_svfprintf_r+0x12d4>
 80065c2:	ac29      	add	r4, sp, #164	; 0xa4
 80065c4:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
 80065c8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80065ca:	b16a      	cbz	r2, 80065e8 <_svfprintf_r+0x6c0>
 80065cc:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80065d0:	6022      	str	r2, [r4, #0]
 80065d2:	2201      	movs	r2, #1
 80065d4:	4413      	add	r3, r2
 80065d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80065d8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065da:	6062      	str	r2, [r4, #4]
 80065dc:	4413      	add	r3, r2
 80065de:	2b07      	cmp	r3, #7
 80065e0:	9327      	str	r3, [sp, #156]	; 0x9c
 80065e2:	f300 82db 	bgt.w	8006b9c <_svfprintf_r+0xc74>
 80065e6:	3408      	adds	r4, #8
 80065e8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80065ea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80065ec:	b162      	cbz	r2, 8006608 <_svfprintf_r+0x6e0>
 80065ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80065f0:	6022      	str	r2, [r4, #0]
 80065f2:	2202      	movs	r2, #2
 80065f4:	4413      	add	r3, r2
 80065f6:	9328      	str	r3, [sp, #160]	; 0xa0
 80065f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065fa:	6062      	str	r2, [r4, #4]
 80065fc:	3301      	adds	r3, #1
 80065fe:	2b07      	cmp	r3, #7
 8006600:	9327      	str	r3, [sp, #156]	; 0x9c
 8006602:	f300 82d5 	bgt.w	8006bb0 <_svfprintf_r+0xc88>
 8006606:	3408      	adds	r4, #8
 8006608:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800660a:	2b80      	cmp	r3, #128	; 0x80
 800660c:	d121      	bne.n	8006652 <_svfprintf_r+0x72a>
 800660e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8006612:	1a9b      	subs	r3, r3, r2
 8006614:	2b00      	cmp	r3, #0
 8006616:	9316      	str	r3, [sp, #88]	; 0x58
 8006618:	dd1b      	ble.n	8006652 <_svfprintf_r+0x72a>
 800661a:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800661e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006620:	3201      	adds	r2, #1
 8006622:	2810      	cmp	r0, #16
 8006624:	4818      	ldr	r0, [pc, #96]	; (8006688 <_svfprintf_r+0x760>)
 8006626:	f104 0108 	add.w	r1, r4, #8
 800662a:	6020      	str	r0, [r4, #0]
 800662c:	f300 82ca 	bgt.w	8006bc4 <_svfprintf_r+0xc9c>
 8006630:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006632:	2a07      	cmp	r2, #7
 8006634:	4403      	add	r3, r0
 8006636:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800663a:	6060      	str	r0, [r4, #4]
 800663c:	f340 82d7 	ble.w	8006bee <_svfprintf_r+0xcc6>
 8006640:	4651      	mov	r1, sl
 8006642:	4648      	mov	r0, r9
 8006644:	aa26      	add	r2, sp, #152	; 0x98
 8006646:	f004 fdb5 	bl	800b1b4 <__ssprint_r>
 800664a:	2800      	cmp	r0, #0
 800664c:	f040 85d6 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006650:	ac29      	add	r4, sp, #164	; 0xa4
 8006652:	9b07      	ldr	r3, [sp, #28]
 8006654:	1aff      	subs	r7, r7, r3
 8006656:	2f00      	cmp	r7, #0
 8006658:	dd28      	ble.n	80066ac <_svfprintf_r+0x784>
 800665a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800665e:	480a      	ldr	r0, [pc, #40]	; (8006688 <_svfprintf_r+0x760>)
 8006660:	2f10      	cmp	r7, #16
 8006662:	f103 0301 	add.w	r3, r3, #1
 8006666:	f104 0108 	add.w	r1, r4, #8
 800666a:	6020      	str	r0, [r4, #0]
 800666c:	f300 82c1 	bgt.w	8006bf2 <_svfprintf_r+0xcca>
 8006670:	e00c      	b.n	800668c <_svfprintf_r+0x764>
 8006672:	bf00      	nop
 8006674:	0800bafd 	.word	0x0800bafd
 8006678:	0800baec 	.word	0x0800baec
 800667c:	40300000 	.word	0x40300000
 8006680:	3fe00000 	.word	0x3fe00000
 8006684:	0800bb10 	.word	0x0800bb10
 8006688:	0800bb20 	.word	0x0800bb20
 800668c:	6067      	str	r7, [r4, #4]
 800668e:	2b07      	cmp	r3, #7
 8006690:	4417      	add	r7, r2
 8006692:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006696:	f340 82bf 	ble.w	8006c18 <_svfprintf_r+0xcf0>
 800669a:	4651      	mov	r1, sl
 800669c:	4648      	mov	r0, r9
 800669e:	aa26      	add	r2, sp, #152	; 0x98
 80066a0:	f004 fd88 	bl	800b1b4 <__ssprint_r>
 80066a4:	2800      	cmp	r0, #0
 80066a6:	f040 85a9 	bne.w	80071fc <_svfprintf_r+0x12d4>
 80066aa:	ac29      	add	r4, sp, #164	; 0xa4
 80066ac:	f418 7f80 	tst.w	r8, #256	; 0x100
 80066b0:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 80066b2:	f040 82b7 	bne.w	8006c24 <_svfprintf_r+0xcfc>
 80066b6:	9b07      	ldr	r3, [sp, #28]
 80066b8:	f8c4 b000 	str.w	fp, [r4]
 80066bc:	441f      	add	r7, r3
 80066be:	6063      	str	r3, [r4, #4]
 80066c0:	9728      	str	r7, [sp, #160]	; 0xa0
 80066c2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80066c4:	3301      	adds	r3, #1
 80066c6:	2b07      	cmp	r3, #7
 80066c8:	9327      	str	r3, [sp, #156]	; 0x9c
 80066ca:	f300 82f0 	bgt.w	8006cae <_svfprintf_r+0xd86>
 80066ce:	3408      	adds	r4, #8
 80066d0:	f018 0f04 	tst.w	r8, #4
 80066d4:	f040 8574 	bne.w	80071c0 <_svfprintf_r+0x1298>
 80066d8:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 80066dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80066de:	428a      	cmp	r2, r1
 80066e0:	bfac      	ite	ge
 80066e2:	189b      	addge	r3, r3, r2
 80066e4:	185b      	addlt	r3, r3, r1
 80066e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80066e8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80066ea:	b13b      	cbz	r3, 80066fc <_svfprintf_r+0x7d4>
 80066ec:	4651      	mov	r1, sl
 80066ee:	4648      	mov	r0, r9
 80066f0:	aa26      	add	r2, sp, #152	; 0x98
 80066f2:	f004 fd5f 	bl	800b1b4 <__ssprint_r>
 80066f6:	2800      	cmp	r0, #0
 80066f8:	f040 8580 	bne.w	80071fc <_svfprintf_r+0x12d4>
 80066fc:	2300      	movs	r3, #0
 80066fe:	9327      	str	r3, [sp, #156]	; 0x9c
 8006700:	9b08      	ldr	r3, [sp, #32]
 8006702:	2b00      	cmp	r3, #0
 8006704:	f040 8596 	bne.w	8007234 <_svfprintf_r+0x130c>
 8006708:	ac29      	add	r4, sp, #164	; 0xa4
 800670a:	e0e6      	b.n	80068da <_svfprintf_r+0x9b2>
 800670c:	9008      	str	r0, [sp, #32]
 800670e:	e632      	b.n	8006376 <_svfprintf_r+0x44e>
 8006710:	2306      	movs	r3, #6
 8006712:	9008      	str	r0, [sp, #32]
 8006714:	e61f      	b.n	8006356 <_svfprintf_r+0x42e>
 8006716:	9008      	str	r0, [sp, #32]
 8006718:	e62d      	b.n	8006376 <_svfprintf_r+0x44e>
 800671a:	f802 0c01 	strb.w	r0, [r2, #-1]
 800671e:	e696      	b.n	800644e <_svfprintf_r+0x526>
 8006720:	f803 0b01 	strb.w	r0, [r3], #1
 8006724:	1aca      	subs	r2, r1, r3
 8006726:	2a00      	cmp	r2, #0
 8006728:	dafa      	bge.n	8006720 <_svfprintf_r+0x7f8>
 800672a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800672c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800672e:	3201      	adds	r2, #1
 8006730:	f103 0301 	add.w	r3, r3, #1
 8006734:	bfb8      	it	lt
 8006736:	2300      	movlt	r3, #0
 8006738:	441d      	add	r5, r3
 800673a:	e698      	b.n	800646e <_svfprintf_r+0x546>
 800673c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800673e:	462b      	mov	r3, r5
 8006740:	2030      	movs	r0, #48	; 0x30
 8006742:	18a9      	adds	r1, r5, r2
 8006744:	e7ee      	b.n	8006724 <_svfprintf_r+0x7fc>
 8006746:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006748:	2b46      	cmp	r3, #70	; 0x46
 800674a:	d005      	beq.n	8006758 <_svfprintf_r+0x830>
 800674c:	2b45      	cmp	r3, #69	; 0x45
 800674e:	d11d      	bne.n	800678c <_svfprintf_r+0x864>
 8006750:	9b07      	ldr	r3, [sp, #28]
 8006752:	1c5e      	adds	r6, r3, #1
 8006754:	2302      	movs	r3, #2
 8006756:	e001      	b.n	800675c <_svfprintf_r+0x834>
 8006758:	2303      	movs	r3, #3
 800675a:	9e07      	ldr	r6, [sp, #28]
 800675c:	aa24      	add	r2, sp, #144	; 0x90
 800675e:	9204      	str	r2, [sp, #16]
 8006760:	aa21      	add	r2, sp, #132	; 0x84
 8006762:	9203      	str	r2, [sp, #12]
 8006764:	aa20      	add	r2, sp, #128	; 0x80
 8006766:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	463a      	mov	r2, r7
 800676e:	462b      	mov	r3, r5
 8006770:	4648      	mov	r0, r9
 8006772:	f003 fa4d 	bl	8009c10 <_dtoa_r>
 8006776:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006778:	4683      	mov	fp, r0
 800677a:	2b47      	cmp	r3, #71	; 0x47
 800677c:	d108      	bne.n	8006790 <_svfprintf_r+0x868>
 800677e:	f018 0f01 	tst.w	r8, #1
 8006782:	d105      	bne.n	8006790 <_svfprintf_r+0x868>
 8006784:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006786:	eba3 030b 	sub.w	r3, r3, fp
 800678a:	e672      	b.n	8006472 <_svfprintf_r+0x54a>
 800678c:	9e07      	ldr	r6, [sp, #28]
 800678e:	e7e1      	b.n	8006754 <_svfprintf_r+0x82c>
 8006790:	eb0b 0306 	add.w	r3, fp, r6
 8006794:	9309      	str	r3, [sp, #36]	; 0x24
 8006796:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006798:	2b46      	cmp	r3, #70	; 0x46
 800679a:	d111      	bne.n	80067c0 <_svfprintf_r+0x898>
 800679c:	f89b 3000 	ldrb.w	r3, [fp]
 80067a0:	2b30      	cmp	r3, #48	; 0x30
 80067a2:	d109      	bne.n	80067b8 <_svfprintf_r+0x890>
 80067a4:	2200      	movs	r2, #0
 80067a6:	2300      	movs	r3, #0
 80067a8:	4638      	mov	r0, r7
 80067aa:	4629      	mov	r1, r5
 80067ac:	f7fa f8fc 	bl	80009a8 <__aeabi_dcmpeq>
 80067b0:	b910      	cbnz	r0, 80067b8 <_svfprintf_r+0x890>
 80067b2:	f1c6 0601 	rsb	r6, r6, #1
 80067b6:	9620      	str	r6, [sp, #128]	; 0x80
 80067b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067ba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067bc:	441a      	add	r2, r3
 80067be:	9209      	str	r2, [sp, #36]	; 0x24
 80067c0:	2200      	movs	r2, #0
 80067c2:	2300      	movs	r3, #0
 80067c4:	4638      	mov	r0, r7
 80067c6:	4629      	mov	r1, r5
 80067c8:	f7fa f8ee 	bl	80009a8 <__aeabi_dcmpeq>
 80067cc:	b108      	cbz	r0, 80067d2 <_svfprintf_r+0x8aa>
 80067ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d0:	9324      	str	r3, [sp, #144]	; 0x90
 80067d2:	2230      	movs	r2, #48	; 0x30
 80067d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80067d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067d8:	4299      	cmp	r1, r3
 80067da:	d9d3      	bls.n	8006784 <_svfprintf_r+0x85c>
 80067dc:	1c59      	adds	r1, r3, #1
 80067de:	9124      	str	r1, [sp, #144]	; 0x90
 80067e0:	701a      	strb	r2, [r3, #0]
 80067e2:	e7f7      	b.n	80067d4 <_svfprintf_r+0x8ac>
 80067e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067e6:	2b46      	cmp	r3, #70	; 0x46
 80067e8:	f47f ae52 	bne.w	8006490 <_svfprintf_r+0x568>
 80067ec:	9a07      	ldr	r2, [sp, #28]
 80067ee:	f008 0301 	and.w	r3, r8, #1
 80067f2:	2d00      	cmp	r5, #0
 80067f4:	ea43 0302 	orr.w	r3, r3, r2
 80067f8:	dd29      	ble.n	800684e <_svfprintf_r+0x926>
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d034      	beq.n	8006868 <_svfprintf_r+0x940>
 80067fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006800:	18eb      	adds	r3, r5, r3
 8006802:	441a      	add	r2, r3
 8006804:	9207      	str	r2, [sp, #28]
 8006806:	2366      	movs	r3, #102	; 0x66
 8006808:	930b      	str	r3, [sp, #44]	; 0x2c
 800680a:	e033      	b.n	8006874 <_svfprintf_r+0x94c>
 800680c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006810:	f805 6f01 	strb.w	r6, [r5, #1]!
 8006814:	e673      	b.n	80064fe <_svfprintf_r+0x5d6>
 8006816:	b941      	cbnz	r1, 800682a <_svfprintf_r+0x902>
 8006818:	2230      	movs	r2, #48	; 0x30
 800681a:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800681e:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8006822:	3330      	adds	r3, #48	; 0x30
 8006824:	f802 3b01 	strb.w	r3, [r2], #1
 8006828:	e675      	b.n	8006516 <_svfprintf_r+0x5ee>
 800682a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800682e:	e7f8      	b.n	8006822 <_svfprintf_r+0x8fa>
 8006830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006832:	42ab      	cmp	r3, r5
 8006834:	dd10      	ble.n	8006858 <_svfprintf_r+0x930>
 8006836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006838:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800683a:	2d00      	cmp	r5, #0
 800683c:	4413      	add	r3, r2
 800683e:	9307      	str	r3, [sp, #28]
 8006840:	dc10      	bgt.n	8006864 <_svfprintf_r+0x93c>
 8006842:	9a07      	ldr	r2, [sp, #28]
 8006844:	f1c5 0301 	rsb	r3, r5, #1
 8006848:	441a      	add	r2, r3
 800684a:	9207      	str	r2, [sp, #28]
 800684c:	e00a      	b.n	8006864 <_svfprintf_r+0x93c>
 800684e:	b16b      	cbz	r3, 800686c <_svfprintf_r+0x944>
 8006850:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006852:	9a07      	ldr	r2, [sp, #28]
 8006854:	3301      	adds	r3, #1
 8006856:	e7d4      	b.n	8006802 <_svfprintf_r+0x8da>
 8006858:	f018 0f01 	tst.w	r8, #1
 800685c:	d01f      	beq.n	800689e <_svfprintf_r+0x976>
 800685e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006860:	18eb      	adds	r3, r5, r3
 8006862:	9307      	str	r3, [sp, #28]
 8006864:	2367      	movs	r3, #103	; 0x67
 8006866:	e7cf      	b.n	8006808 <_svfprintf_r+0x8e0>
 8006868:	9507      	str	r5, [sp, #28]
 800686a:	e7cc      	b.n	8006806 <_svfprintf_r+0x8de>
 800686c:	2366      	movs	r3, #102	; 0x66
 800686e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006870:	2301      	movs	r3, #1
 8006872:	9307      	str	r3, [sp, #28]
 8006874:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8006878:	930c      	str	r3, [sp, #48]	; 0x30
 800687a:	d021      	beq.n	80068c0 <_svfprintf_r+0x998>
 800687c:	2600      	movs	r6, #0
 800687e:	2d00      	cmp	r5, #0
 8006880:	960c      	str	r6, [sp, #48]	; 0x30
 8006882:	f77f ae5f 	ble.w	8006544 <_svfprintf_r+0x61c>
 8006886:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	2bff      	cmp	r3, #255	; 0xff
 800688c:	d109      	bne.n	80068a2 <_svfprintf_r+0x97a>
 800688e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006890:	9a07      	ldr	r2, [sp, #28]
 8006892:	9915      	ldr	r1, [sp, #84]	; 0x54
 8006894:	4433      	add	r3, r6
 8006896:	fb01 2303 	mla	r3, r1, r3, r2
 800689a:	9307      	str	r3, [sp, #28]
 800689c:	e652      	b.n	8006544 <_svfprintf_r+0x61c>
 800689e:	9507      	str	r5, [sp, #28]
 80068a0:	e7e0      	b.n	8006864 <_svfprintf_r+0x93c>
 80068a2:	42ab      	cmp	r3, r5
 80068a4:	daf3      	bge.n	800688e <_svfprintf_r+0x966>
 80068a6:	1aed      	subs	r5, r5, r3
 80068a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068aa:	785b      	ldrb	r3, [r3, #1]
 80068ac:	b133      	cbz	r3, 80068bc <_svfprintf_r+0x994>
 80068ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068b0:	3301      	adds	r3, #1
 80068b2:	930c      	str	r3, [sp, #48]	; 0x30
 80068b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068b6:	3301      	adds	r3, #1
 80068b8:	930d      	str	r3, [sp, #52]	; 0x34
 80068ba:	e7e4      	b.n	8006886 <_svfprintf_r+0x95e>
 80068bc:	3601      	adds	r6, #1
 80068be:	e7e2      	b.n	8006886 <_svfprintf_r+0x95e>
 80068c0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80068c2:	e63f      	b.n	8006544 <_svfprintf_r+0x61c>
 80068c4:	1d2b      	adds	r3, r5, #4
 80068c6:	f018 0f20 	tst.w	r8, #32
 80068ca:	930a      	str	r3, [sp, #40]	; 0x28
 80068cc:	d00a      	beq.n	80068e4 <_svfprintf_r+0x9bc>
 80068ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068d0:	682b      	ldr	r3, [r5, #0]
 80068d2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80068d4:	17d2      	asrs	r2, r2, #31
 80068d6:	e9c3 1200 	strd	r1, r2, [r3]
 80068da:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80068dc:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 80068e0:	f7ff bb5f 	b.w	8005fa2 <_svfprintf_r+0x7a>
 80068e4:	f018 0f10 	tst.w	r8, #16
 80068e8:	d003      	beq.n	80068f2 <_svfprintf_r+0x9ca>
 80068ea:	682b      	ldr	r3, [r5, #0]
 80068ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068ee:	601a      	str	r2, [r3, #0]
 80068f0:	e7f3      	b.n	80068da <_svfprintf_r+0x9b2>
 80068f2:	f018 0f40 	tst.w	r8, #64	; 0x40
 80068f6:	d003      	beq.n	8006900 <_svfprintf_r+0x9d8>
 80068f8:	682b      	ldr	r3, [r5, #0]
 80068fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068fc:	801a      	strh	r2, [r3, #0]
 80068fe:	e7ec      	b.n	80068da <_svfprintf_r+0x9b2>
 8006900:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006904:	d0f1      	beq.n	80068ea <_svfprintf_r+0x9c2>
 8006906:	682b      	ldr	r3, [r5, #0]
 8006908:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800690a:	701a      	strb	r2, [r3, #0]
 800690c:	e7e5      	b.n	80068da <_svfprintf_r+0x9b2>
 800690e:	f048 0810 	orr.w	r8, r8, #16
 8006912:	f018 0320 	ands.w	r3, r8, #32
 8006916:	d020      	beq.n	800695a <_svfprintf_r+0xa32>
 8006918:	3507      	adds	r5, #7
 800691a:	f025 0307 	bic.w	r3, r5, #7
 800691e:	461a      	mov	r2, r3
 8006920:	f852 5b08 	ldr.w	r5, [r2], #8
 8006924:	685e      	ldr	r6, [r3, #4]
 8006926:	920a      	str	r2, [sp, #40]	; 0x28
 8006928:	2300      	movs	r3, #0
 800692a:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800692e:	2200      	movs	r2, #0
 8006930:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8006934:	9a07      	ldr	r2, [sp, #28]
 8006936:	3201      	adds	r2, #1
 8006938:	f000 848d 	beq.w	8007256 <_svfprintf_r+0x132e>
 800693c:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8006940:	9208      	str	r2, [sp, #32]
 8006942:	ea55 0206 	orrs.w	r2, r5, r6
 8006946:	f040 848c 	bne.w	8007262 <_svfprintf_r+0x133a>
 800694a:	9a07      	ldr	r2, [sp, #28]
 800694c:	2a00      	cmp	r2, #0
 800694e:	f000 80f4 	beq.w	8006b3a <_svfprintf_r+0xc12>
 8006952:	2b01      	cmp	r3, #1
 8006954:	f040 8488 	bne.w	8007268 <_svfprintf_r+0x1340>
 8006958:	e09e      	b.n	8006a98 <_svfprintf_r+0xb70>
 800695a:	462a      	mov	r2, r5
 800695c:	f852 5b04 	ldr.w	r5, [r2], #4
 8006960:	f018 0610 	ands.w	r6, r8, #16
 8006964:	920a      	str	r2, [sp, #40]	; 0x28
 8006966:	d001      	beq.n	800696c <_svfprintf_r+0xa44>
 8006968:	461e      	mov	r6, r3
 800696a:	e7dd      	b.n	8006928 <_svfprintf_r+0xa00>
 800696c:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8006970:	d001      	beq.n	8006976 <_svfprintf_r+0xa4e>
 8006972:	b2ad      	uxth	r5, r5
 8006974:	e7d8      	b.n	8006928 <_svfprintf_r+0xa00>
 8006976:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 800697a:	d0d5      	beq.n	8006928 <_svfprintf_r+0xa00>
 800697c:	b2ed      	uxtb	r5, r5
 800697e:	e7f3      	b.n	8006968 <_svfprintf_r+0xa40>
 8006980:	462b      	mov	r3, r5
 8006982:	f853 5b04 	ldr.w	r5, [r3], #4
 8006986:	2278      	movs	r2, #120	; 0x78
 8006988:	930a      	str	r3, [sp, #40]	; 0x28
 800698a:	f647 0330 	movw	r3, #30768	; 0x7830
 800698e:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8006992:	4ba2      	ldr	r3, [pc, #648]	; (8006c1c <_svfprintf_r+0xcf4>)
 8006994:	2600      	movs	r6, #0
 8006996:	931a      	str	r3, [sp, #104]	; 0x68
 8006998:	f048 0802 	orr.w	r8, r8, #2
 800699c:	2302      	movs	r3, #2
 800699e:	920b      	str	r2, [sp, #44]	; 0x2c
 80069a0:	e7c5      	b.n	800692e <_svfprintf_r+0xa06>
 80069a2:	462b      	mov	r3, r5
 80069a4:	2500      	movs	r5, #0
 80069a6:	f853 bb04 	ldr.w	fp, [r3], #4
 80069aa:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80069ae:	930a      	str	r3, [sp, #40]	; 0x28
 80069b0:	9b07      	ldr	r3, [sp, #28]
 80069b2:	1c58      	adds	r0, r3, #1
 80069b4:	d010      	beq.n	80069d8 <_svfprintf_r+0xab0>
 80069b6:	461a      	mov	r2, r3
 80069b8:	4629      	mov	r1, r5
 80069ba:	4658      	mov	r0, fp
 80069bc:	f003 f80e 	bl	80099dc <memchr>
 80069c0:	9008      	str	r0, [sp, #32]
 80069c2:	2800      	cmp	r0, #0
 80069c4:	f000 80d0 	beq.w	8006b68 <_svfprintf_r+0xc40>
 80069c8:	eba0 030b 	sub.w	r3, r0, fp
 80069cc:	462f      	mov	r7, r5
 80069ce:	462e      	mov	r6, r5
 80069d0:	e9cd 3507 	strd	r3, r5, [sp, #28]
 80069d4:	950c      	str	r5, [sp, #48]	; 0x30
 80069d6:	e5bd      	b.n	8006554 <_svfprintf_r+0x62c>
 80069d8:	4658      	mov	r0, fp
 80069da:	f7f9 fbb9 	bl	8000150 <strlen>
 80069de:	e9cd 0507 	strd	r0, r5, [sp, #28]
 80069e2:	e469      	b.n	80062b8 <_svfprintf_r+0x390>
 80069e4:	f048 0810 	orr.w	r8, r8, #16
 80069e8:	f018 0320 	ands.w	r3, r8, #32
 80069ec:	d009      	beq.n	8006a02 <_svfprintf_r+0xada>
 80069ee:	3507      	adds	r5, #7
 80069f0:	f025 0307 	bic.w	r3, r5, #7
 80069f4:	461a      	mov	r2, r3
 80069f6:	f852 5b08 	ldr.w	r5, [r2], #8
 80069fa:	685e      	ldr	r6, [r3, #4]
 80069fc:	920a      	str	r2, [sp, #40]	; 0x28
 80069fe:	2301      	movs	r3, #1
 8006a00:	e795      	b.n	800692e <_svfprintf_r+0xa06>
 8006a02:	462a      	mov	r2, r5
 8006a04:	f852 5b04 	ldr.w	r5, [r2], #4
 8006a08:	f018 0610 	ands.w	r6, r8, #16
 8006a0c:	920a      	str	r2, [sp, #40]	; 0x28
 8006a0e:	d001      	beq.n	8006a14 <_svfprintf_r+0xaec>
 8006a10:	461e      	mov	r6, r3
 8006a12:	e7f4      	b.n	80069fe <_svfprintf_r+0xad6>
 8006a14:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8006a18:	d001      	beq.n	8006a1e <_svfprintf_r+0xaf6>
 8006a1a:	b2ad      	uxth	r5, r5
 8006a1c:	e7ef      	b.n	80069fe <_svfprintf_r+0xad6>
 8006a1e:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8006a22:	d0ec      	beq.n	80069fe <_svfprintf_r+0xad6>
 8006a24:	b2ed      	uxtb	r5, r5
 8006a26:	e7f3      	b.n	8006a10 <_svfprintf_r+0xae8>
 8006a28:	4b7d      	ldr	r3, [pc, #500]	; (8006c20 <_svfprintf_r+0xcf8>)
 8006a2a:	931a      	str	r3, [sp, #104]	; 0x68
 8006a2c:	f018 0320 	ands.w	r3, r8, #32
 8006a30:	d01b      	beq.n	8006a6a <_svfprintf_r+0xb42>
 8006a32:	3507      	adds	r5, #7
 8006a34:	f025 0307 	bic.w	r3, r5, #7
 8006a38:	461a      	mov	r2, r3
 8006a3a:	f852 5b08 	ldr.w	r5, [r2], #8
 8006a3e:	685e      	ldr	r6, [r3, #4]
 8006a40:	920a      	str	r2, [sp, #40]	; 0x28
 8006a42:	f018 0f01 	tst.w	r8, #1
 8006a46:	d00a      	beq.n	8006a5e <_svfprintf_r+0xb36>
 8006a48:	ea55 0306 	orrs.w	r3, r5, r6
 8006a4c:	d007      	beq.n	8006a5e <_svfprintf_r+0xb36>
 8006a4e:	2330      	movs	r3, #48	; 0x30
 8006a50:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006a54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a56:	f048 0802 	orr.w	r8, r8, #2
 8006a5a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006a5e:	2302      	movs	r3, #2
 8006a60:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8006a64:	e763      	b.n	800692e <_svfprintf_r+0xa06>
 8006a66:	4b6d      	ldr	r3, [pc, #436]	; (8006c1c <_svfprintf_r+0xcf4>)
 8006a68:	e7df      	b.n	8006a2a <_svfprintf_r+0xb02>
 8006a6a:	462a      	mov	r2, r5
 8006a6c:	f852 5b04 	ldr.w	r5, [r2], #4
 8006a70:	f018 0610 	ands.w	r6, r8, #16
 8006a74:	920a      	str	r2, [sp, #40]	; 0x28
 8006a76:	d001      	beq.n	8006a7c <_svfprintf_r+0xb54>
 8006a78:	461e      	mov	r6, r3
 8006a7a:	e7e2      	b.n	8006a42 <_svfprintf_r+0xb1a>
 8006a7c:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8006a80:	d001      	beq.n	8006a86 <_svfprintf_r+0xb5e>
 8006a82:	b2ad      	uxth	r5, r5
 8006a84:	e7dd      	b.n	8006a42 <_svfprintf_r+0xb1a>
 8006a86:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8006a8a:	d0da      	beq.n	8006a42 <_svfprintf_r+0xb1a>
 8006a8c:	b2ed      	uxtb	r5, r5
 8006a8e:	e7f3      	b.n	8006a78 <_svfprintf_r+0xb50>
 8006a90:	2d0a      	cmp	r5, #10
 8006a92:	f176 0300 	sbcs.w	r3, r6, #0
 8006a96:	d205      	bcs.n	8006aa4 <_svfprintf_r+0xb7c>
 8006a98:	3530      	adds	r5, #48	; 0x30
 8006a9a:	f88d 5147 	strb.w	r5, [sp, #327]	; 0x147
 8006a9e:	f20d 1b47 	addw	fp, sp, #327	; 0x147
 8006aa2:	e3fd      	b.n	80072a0 <_svfprintf_r+0x1378>
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	9309      	str	r3, [sp, #36]	; 0x24
 8006aa8:	9b08      	ldr	r3, [sp, #32]
 8006aaa:	af52      	add	r7, sp, #328	; 0x148
 8006aac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ab0:	930c      	str	r3, [sp, #48]	; 0x30
 8006ab2:	220a      	movs	r2, #10
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	4631      	mov	r1, r6
 8006aba:	f7fa f835 	bl	8000b28 <__aeabi_uldivmod>
 8006abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac0:	3230      	adds	r2, #48	; 0x30
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ac6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ac8:	4688      	mov	r8, r1
 8006aca:	9014      	str	r0, [sp, #80]	; 0x50
 8006acc:	f107 3bff 	add.w	fp, r7, #4294967295
 8006ad0:	f807 2c01 	strb.w	r2, [r7, #-1]
 8006ad4:	b1d3      	cbz	r3, 8006b0c <_svfprintf_r+0xbe4>
 8006ad6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ada:	781b      	ldrb	r3, [r3, #0]
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d115      	bne.n	8006b0c <_svfprintf_r+0xbe4>
 8006ae0:	2aff      	cmp	r2, #255	; 0xff
 8006ae2:	d013      	beq.n	8006b0c <_svfprintf_r+0xbe4>
 8006ae4:	2d0a      	cmp	r5, #10
 8006ae6:	f176 0300 	sbcs.w	r3, r6, #0
 8006aea:	d30f      	bcc.n	8006b0c <_svfprintf_r+0xbe4>
 8006aec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006aee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006af0:	ebab 0b03 	sub.w	fp, fp, r3
 8006af4:	461a      	mov	r2, r3
 8006af6:	4658      	mov	r0, fp
 8006af8:	f002 ff1c 	bl	8009934 <strncpy>
 8006afc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006afe:	785b      	ldrb	r3, [r3, #1]
 8006b00:	b11b      	cbz	r3, 8006b0a <_svfprintf_r+0xbe2>
 8006b02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b04:	3301      	adds	r3, #1
 8006b06:	930d      	str	r3, [sp, #52]	; 0x34
 8006b08:	2300      	movs	r3, #0
 8006b0a:	9309      	str	r3, [sp, #36]	; 0x24
 8006b0c:	2d0a      	cmp	r5, #10
 8006b0e:	f176 0600 	sbcs.w	r6, r6, #0
 8006b12:	f0c0 83c5 	bcc.w	80072a0 <_svfprintf_r+0x1378>
 8006b16:	4646      	mov	r6, r8
 8006b18:	465f      	mov	r7, fp
 8006b1a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8006b1c:	e7c9      	b.n	8006ab2 <_svfprintf_r+0xb8a>
 8006b1e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006b20:	f005 030f 	and.w	r3, r5, #15
 8006b24:	5cd3      	ldrb	r3, [r2, r3]
 8006b26:	092d      	lsrs	r5, r5, #4
 8006b28:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 8006b2c:	0936      	lsrs	r6, r6, #4
 8006b2e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8006b32:	ea55 0306 	orrs.w	r3, r5, r6
 8006b36:	d1f2      	bne.n	8006b1e <_svfprintf_r+0xbf6>
 8006b38:	e3b2      	b.n	80072a0 <_svfprintf_r+0x1378>
 8006b3a:	b933      	cbnz	r3, 8006b4a <_svfprintf_r+0xc22>
 8006b3c:	f018 0f01 	tst.w	r8, #1
 8006b40:	d003      	beq.n	8006b4a <_svfprintf_r+0xc22>
 8006b42:	2330      	movs	r3, #48	; 0x30
 8006b44:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006b48:	e7a9      	b.n	8006a9e <_svfprintf_r+0xb76>
 8006b4a:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8006b4e:	e3a7      	b.n	80072a0 <_svfprintf_r+0x1378>
 8006b50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	f000 8374 	beq.w	8007240 <_svfprintf_r+0x1318>
 8006b58:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	950a      	str	r5, [sp, #40]	; 0x28
 8006b60:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006b64:	f7ff bb3b 	b.w	80061de <_svfprintf_r+0x2b6>
 8006b68:	9f08      	ldr	r7, [sp, #32]
 8006b6a:	f7ff bba6 	b.w	80062ba <_svfprintf_r+0x392>
 8006b6e:	2010      	movs	r0, #16
 8006b70:	2a07      	cmp	r2, #7
 8006b72:	4403      	add	r3, r0
 8006b74:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006b78:	6060      	str	r0, [r4, #4]
 8006b7a:	dd08      	ble.n	8006b8e <_svfprintf_r+0xc66>
 8006b7c:	4651      	mov	r1, sl
 8006b7e:	4648      	mov	r0, r9
 8006b80:	aa26      	add	r2, sp, #152	; 0x98
 8006b82:	f004 fb17 	bl	800b1b4 <__ssprint_r>
 8006b86:	2800      	cmp	r0, #0
 8006b88:	f040 8338 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006b8c:	a929      	add	r1, sp, #164	; 0xa4
 8006b8e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006b90:	460c      	mov	r4, r1
 8006b92:	3b10      	subs	r3, #16
 8006b94:	9316      	str	r3, [sp, #88]	; 0x58
 8006b96:	e4f9      	b.n	800658c <_svfprintf_r+0x664>
 8006b98:	460c      	mov	r4, r1
 8006b9a:	e513      	b.n	80065c4 <_svfprintf_r+0x69c>
 8006b9c:	4651      	mov	r1, sl
 8006b9e:	4648      	mov	r0, r9
 8006ba0:	aa26      	add	r2, sp, #152	; 0x98
 8006ba2:	f004 fb07 	bl	800b1b4 <__ssprint_r>
 8006ba6:	2800      	cmp	r0, #0
 8006ba8:	f040 8328 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006bac:	ac29      	add	r4, sp, #164	; 0xa4
 8006bae:	e51b      	b.n	80065e8 <_svfprintf_r+0x6c0>
 8006bb0:	4651      	mov	r1, sl
 8006bb2:	4648      	mov	r0, r9
 8006bb4:	aa26      	add	r2, sp, #152	; 0x98
 8006bb6:	f004 fafd 	bl	800b1b4 <__ssprint_r>
 8006bba:	2800      	cmp	r0, #0
 8006bbc:	f040 831e 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006bc0:	ac29      	add	r4, sp, #164	; 0xa4
 8006bc2:	e521      	b.n	8006608 <_svfprintf_r+0x6e0>
 8006bc4:	2010      	movs	r0, #16
 8006bc6:	2a07      	cmp	r2, #7
 8006bc8:	4403      	add	r3, r0
 8006bca:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006bce:	6060      	str	r0, [r4, #4]
 8006bd0:	dd08      	ble.n	8006be4 <_svfprintf_r+0xcbc>
 8006bd2:	4651      	mov	r1, sl
 8006bd4:	4648      	mov	r0, r9
 8006bd6:	aa26      	add	r2, sp, #152	; 0x98
 8006bd8:	f004 faec 	bl	800b1b4 <__ssprint_r>
 8006bdc:	2800      	cmp	r0, #0
 8006bde:	f040 830d 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006be2:	a929      	add	r1, sp, #164	; 0xa4
 8006be4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006be6:	460c      	mov	r4, r1
 8006be8:	3b10      	subs	r3, #16
 8006bea:	9316      	str	r3, [sp, #88]	; 0x58
 8006bec:	e515      	b.n	800661a <_svfprintf_r+0x6f2>
 8006bee:	460c      	mov	r4, r1
 8006bf0:	e52f      	b.n	8006652 <_svfprintf_r+0x72a>
 8006bf2:	2010      	movs	r0, #16
 8006bf4:	2b07      	cmp	r3, #7
 8006bf6:	4402      	add	r2, r0
 8006bf8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006bfc:	6060      	str	r0, [r4, #4]
 8006bfe:	dd08      	ble.n	8006c12 <_svfprintf_r+0xcea>
 8006c00:	4651      	mov	r1, sl
 8006c02:	4648      	mov	r0, r9
 8006c04:	aa26      	add	r2, sp, #152	; 0x98
 8006c06:	f004 fad5 	bl	800b1b4 <__ssprint_r>
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	f040 82f6 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006c10:	a929      	add	r1, sp, #164	; 0xa4
 8006c12:	460c      	mov	r4, r1
 8006c14:	3f10      	subs	r7, #16
 8006c16:	e520      	b.n	800665a <_svfprintf_r+0x732>
 8006c18:	460c      	mov	r4, r1
 8006c1a:	e547      	b.n	80066ac <_svfprintf_r+0x784>
 8006c1c:	0800baec 	.word	0x0800baec
 8006c20:	0800bafd 	.word	0x0800bafd
 8006c24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c26:	2b65      	cmp	r3, #101	; 0x65
 8006c28:	f340 8230 	ble.w	800708c <_svfprintf_r+0x1164>
 8006c2c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006c30:	2200      	movs	r2, #0
 8006c32:	2300      	movs	r3, #0
 8006c34:	f7f9 feb8 	bl	80009a8 <__aeabi_dcmpeq>
 8006c38:	2800      	cmp	r0, #0
 8006c3a:	d068      	beq.n	8006d0e <_svfprintf_r+0xde6>
 8006c3c:	4b6d      	ldr	r3, [pc, #436]	; (8006df4 <_svfprintf_r+0xecc>)
 8006c3e:	6023      	str	r3, [r4, #0]
 8006c40:	2301      	movs	r3, #1
 8006c42:	441f      	add	r7, r3
 8006c44:	6063      	str	r3, [r4, #4]
 8006c46:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006c48:	9728      	str	r7, [sp, #160]	; 0xa0
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	2b07      	cmp	r3, #7
 8006c4e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006c50:	dc37      	bgt.n	8006cc2 <_svfprintf_r+0xd9a>
 8006c52:	3408      	adds	r4, #8
 8006c54:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	db03      	blt.n	8006c64 <_svfprintf_r+0xd3c>
 8006c5c:	f018 0f01 	tst.w	r8, #1
 8006c60:	f43f ad36 	beq.w	80066d0 <_svfprintf_r+0x7a8>
 8006c64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c66:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c68:	6023      	str	r3, [r4, #0]
 8006c6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c6c:	6063      	str	r3, [r4, #4]
 8006c6e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006c70:	4413      	add	r3, r2
 8006c72:	9328      	str	r3, [sp, #160]	; 0xa0
 8006c74:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006c76:	3301      	adds	r3, #1
 8006c78:	2b07      	cmp	r3, #7
 8006c7a:	9327      	str	r3, [sp, #156]	; 0x9c
 8006c7c:	dc2b      	bgt.n	8006cd6 <_svfprintf_r+0xdae>
 8006c7e:	3408      	adds	r4, #8
 8006c80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c82:	1e5d      	subs	r5, r3, #1
 8006c84:	2d00      	cmp	r5, #0
 8006c86:	f77f ad23 	ble.w	80066d0 <_svfprintf_r+0x7a8>
 8006c8a:	2710      	movs	r7, #16
 8006c8c:	4e5a      	ldr	r6, [pc, #360]	; (8006df8 <_svfprintf_r+0xed0>)
 8006c8e:	2d10      	cmp	r5, #16
 8006c90:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006c94:	f104 0108 	add.w	r1, r4, #8
 8006c98:	f103 0301 	add.w	r3, r3, #1
 8006c9c:	6026      	str	r6, [r4, #0]
 8006c9e:	dc24      	bgt.n	8006cea <_svfprintf_r+0xdc2>
 8006ca0:	6065      	str	r5, [r4, #4]
 8006ca2:	4415      	add	r5, r2
 8006ca4:	9528      	str	r5, [sp, #160]	; 0xa0
 8006ca6:	2b07      	cmp	r3, #7
 8006ca8:	9327      	str	r3, [sp, #156]	; 0x9c
 8006caa:	f340 8286 	ble.w	80071ba <_svfprintf_r+0x1292>
 8006cae:	4651      	mov	r1, sl
 8006cb0:	4648      	mov	r0, r9
 8006cb2:	aa26      	add	r2, sp, #152	; 0x98
 8006cb4:	f004 fa7e 	bl	800b1b4 <__ssprint_r>
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	f040 829f 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006cbe:	ac29      	add	r4, sp, #164	; 0xa4
 8006cc0:	e506      	b.n	80066d0 <_svfprintf_r+0x7a8>
 8006cc2:	4651      	mov	r1, sl
 8006cc4:	4648      	mov	r0, r9
 8006cc6:	aa26      	add	r2, sp, #152	; 0x98
 8006cc8:	f004 fa74 	bl	800b1b4 <__ssprint_r>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	f040 8295 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006cd2:	ac29      	add	r4, sp, #164	; 0xa4
 8006cd4:	e7be      	b.n	8006c54 <_svfprintf_r+0xd2c>
 8006cd6:	4651      	mov	r1, sl
 8006cd8:	4648      	mov	r0, r9
 8006cda:	aa26      	add	r2, sp, #152	; 0x98
 8006cdc:	f004 fa6a 	bl	800b1b4 <__ssprint_r>
 8006ce0:	2800      	cmp	r0, #0
 8006ce2:	f040 828b 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006ce6:	ac29      	add	r4, sp, #164	; 0xa4
 8006ce8:	e7ca      	b.n	8006c80 <_svfprintf_r+0xd58>
 8006cea:	3210      	adds	r2, #16
 8006cec:	2b07      	cmp	r3, #7
 8006cee:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006cf2:	6067      	str	r7, [r4, #4]
 8006cf4:	dd08      	ble.n	8006d08 <_svfprintf_r+0xde0>
 8006cf6:	4651      	mov	r1, sl
 8006cf8:	4648      	mov	r0, r9
 8006cfa:	aa26      	add	r2, sp, #152	; 0x98
 8006cfc:	f004 fa5a 	bl	800b1b4 <__ssprint_r>
 8006d00:	2800      	cmp	r0, #0
 8006d02:	f040 827b 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006d06:	a929      	add	r1, sp, #164	; 0xa4
 8006d08:	460c      	mov	r4, r1
 8006d0a:	3d10      	subs	r5, #16
 8006d0c:	e7bf      	b.n	8006c8e <_svfprintf_r+0xd66>
 8006d0e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	dc73      	bgt.n	8006dfc <_svfprintf_r+0xed4>
 8006d14:	4b37      	ldr	r3, [pc, #220]	; (8006df4 <_svfprintf_r+0xecc>)
 8006d16:	6023      	str	r3, [r4, #0]
 8006d18:	2301      	movs	r3, #1
 8006d1a:	441f      	add	r7, r3
 8006d1c:	6063      	str	r3, [r4, #4]
 8006d1e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006d20:	9728      	str	r7, [sp, #160]	; 0xa0
 8006d22:	3301      	adds	r3, #1
 8006d24:	2b07      	cmp	r3, #7
 8006d26:	9327      	str	r3, [sp, #156]	; 0x9c
 8006d28:	dc3d      	bgt.n	8006da6 <_svfprintf_r+0xe7e>
 8006d2a:	3408      	adds	r4, #8
 8006d2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d2e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006d30:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006d32:	430b      	orrs	r3, r1
 8006d34:	f008 0101 	and.w	r1, r8, #1
 8006d38:	430b      	orrs	r3, r1
 8006d3a:	f43f acc9 	beq.w	80066d0 <_svfprintf_r+0x7a8>
 8006d3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006d40:	6023      	str	r3, [r4, #0]
 8006d42:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006d44:	441a      	add	r2, r3
 8006d46:	6063      	str	r3, [r4, #4]
 8006d48:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006d4a:	9228      	str	r2, [sp, #160]	; 0xa0
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	2b07      	cmp	r3, #7
 8006d50:	9327      	str	r3, [sp, #156]	; 0x9c
 8006d52:	dc32      	bgt.n	8006dba <_svfprintf_r+0xe92>
 8006d54:	3408      	adds	r4, #8
 8006d56:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006d58:	2d00      	cmp	r5, #0
 8006d5a:	da1b      	bge.n	8006d94 <_svfprintf_r+0xe6c>
 8006d5c:	4623      	mov	r3, r4
 8006d5e:	2710      	movs	r7, #16
 8006d60:	4e25      	ldr	r6, [pc, #148]	; (8006df8 <_svfprintf_r+0xed0>)
 8006d62:	426d      	negs	r5, r5
 8006d64:	2d10      	cmp	r5, #16
 8006d66:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006d6a:	f104 0408 	add.w	r4, r4, #8
 8006d6e:	f102 0201 	add.w	r2, r2, #1
 8006d72:	601e      	str	r6, [r3, #0]
 8006d74:	dc2b      	bgt.n	8006dce <_svfprintf_r+0xea6>
 8006d76:	605d      	str	r5, [r3, #4]
 8006d78:	2a07      	cmp	r2, #7
 8006d7a:	440d      	add	r5, r1
 8006d7c:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8006d80:	dd08      	ble.n	8006d94 <_svfprintf_r+0xe6c>
 8006d82:	4651      	mov	r1, sl
 8006d84:	4648      	mov	r0, r9
 8006d86:	aa26      	add	r2, sp, #152	; 0x98
 8006d88:	f004 fa14 	bl	800b1b4 <__ssprint_r>
 8006d8c:	2800      	cmp	r0, #0
 8006d8e:	f040 8235 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006d92:	ac29      	add	r4, sp, #164	; 0xa4
 8006d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d98:	6063      	str	r3, [r4, #4]
 8006d9a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006d9c:	f8c4 b000 	str.w	fp, [r4]
 8006da0:	4413      	add	r3, r2
 8006da2:	9328      	str	r3, [sp, #160]	; 0xa0
 8006da4:	e48d      	b.n	80066c2 <_svfprintf_r+0x79a>
 8006da6:	4651      	mov	r1, sl
 8006da8:	4648      	mov	r0, r9
 8006daa:	aa26      	add	r2, sp, #152	; 0x98
 8006dac:	f004 fa02 	bl	800b1b4 <__ssprint_r>
 8006db0:	2800      	cmp	r0, #0
 8006db2:	f040 8223 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006db6:	ac29      	add	r4, sp, #164	; 0xa4
 8006db8:	e7b8      	b.n	8006d2c <_svfprintf_r+0xe04>
 8006dba:	4651      	mov	r1, sl
 8006dbc:	4648      	mov	r0, r9
 8006dbe:	aa26      	add	r2, sp, #152	; 0x98
 8006dc0:	f004 f9f8 	bl	800b1b4 <__ssprint_r>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	f040 8219 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006dca:	ac29      	add	r4, sp, #164	; 0xa4
 8006dcc:	e7c3      	b.n	8006d56 <_svfprintf_r+0xe2e>
 8006dce:	3110      	adds	r1, #16
 8006dd0:	2a07      	cmp	r2, #7
 8006dd2:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8006dd6:	605f      	str	r7, [r3, #4]
 8006dd8:	dd08      	ble.n	8006dec <_svfprintf_r+0xec4>
 8006dda:	4651      	mov	r1, sl
 8006ddc:	4648      	mov	r0, r9
 8006dde:	aa26      	add	r2, sp, #152	; 0x98
 8006de0:	f004 f9e8 	bl	800b1b4 <__ssprint_r>
 8006de4:	2800      	cmp	r0, #0
 8006de6:	f040 8209 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006dea:	ac29      	add	r4, sp, #164	; 0xa4
 8006dec:	4623      	mov	r3, r4
 8006dee:	3d10      	subs	r5, #16
 8006df0:	e7b8      	b.n	8006d64 <_svfprintf_r+0xe3c>
 8006df2:	bf00      	nop
 8006df4:	0800bb0e 	.word	0x0800bb0e
 8006df8:	0800bb20 	.word	0x0800bb20
 8006dfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dfe:	42ab      	cmp	r3, r5
 8006e00:	bfa8      	it	ge
 8006e02:	462b      	movge	r3, r5
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	9307      	str	r3, [sp, #28]
 8006e08:	dd09      	ble.n	8006e1e <_svfprintf_r+0xef6>
 8006e0a:	441f      	add	r7, r3
 8006e0c:	e9c4 b300 	strd	fp, r3, [r4]
 8006e10:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e12:	9728      	str	r7, [sp, #160]	; 0xa0
 8006e14:	3301      	adds	r3, #1
 8006e16:	2b07      	cmp	r3, #7
 8006e18:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e1a:	dc74      	bgt.n	8006f06 <_svfprintf_r+0xfde>
 8006e1c:	3408      	adds	r4, #8
 8006e1e:	9b07      	ldr	r3, [sp, #28]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	bfb4      	ite	lt
 8006e24:	462f      	movlt	r7, r5
 8006e26:	1aef      	subge	r7, r5, r3
 8006e28:	2f00      	cmp	r7, #0
 8006e2a:	dd18      	ble.n	8006e5e <_svfprintf_r+0xf36>
 8006e2c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006e30:	4895      	ldr	r0, [pc, #596]	; (8007088 <_svfprintf_r+0x1160>)
 8006e32:	2f10      	cmp	r7, #16
 8006e34:	f103 0301 	add.w	r3, r3, #1
 8006e38:	f104 0108 	add.w	r1, r4, #8
 8006e3c:	6020      	str	r0, [r4, #0]
 8006e3e:	dc6c      	bgt.n	8006f1a <_svfprintf_r+0xff2>
 8006e40:	6067      	str	r7, [r4, #4]
 8006e42:	2b07      	cmp	r3, #7
 8006e44:	4417      	add	r7, r2
 8006e46:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006e4a:	dd79      	ble.n	8006f40 <_svfprintf_r+0x1018>
 8006e4c:	4651      	mov	r1, sl
 8006e4e:	4648      	mov	r0, r9
 8006e50:	aa26      	add	r2, sp, #152	; 0x98
 8006e52:	f004 f9af 	bl	800b1b4 <__ssprint_r>
 8006e56:	2800      	cmp	r0, #0
 8006e58:	f040 81d0 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006e5c:	ac29      	add	r4, sp, #164	; 0xa4
 8006e5e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8006e62:	445d      	add	r5, fp
 8006e64:	d009      	beq.n	8006e7a <_svfprintf_r+0xf52>
 8006e66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d16b      	bne.n	8006f44 <_svfprintf_r+0x101c>
 8006e6c:	2e00      	cmp	r6, #0
 8006e6e:	d16b      	bne.n	8006f48 <_svfprintf_r+0x1020>
 8006e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e72:	445b      	add	r3, fp
 8006e74:	429d      	cmp	r5, r3
 8006e76:	bf28      	it	cs
 8006e78:	461d      	movcs	r5, r3
 8006e7a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006e7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	db02      	blt.n	8006e88 <_svfprintf_r+0xf60>
 8006e82:	f018 0f01 	tst.w	r8, #1
 8006e86:	d00e      	beq.n	8006ea6 <_svfprintf_r+0xf7e>
 8006e88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006e8a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e8c:	6023      	str	r3, [r4, #0]
 8006e8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e90:	6063      	str	r3, [r4, #4]
 8006e92:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e94:	4413      	add	r3, r2
 8006e96:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e98:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e9a:	3301      	adds	r3, #1
 8006e9c:	2b07      	cmp	r3, #7
 8006e9e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006ea0:	f300 80cc 	bgt.w	800703c <_svfprintf_r+0x1114>
 8006ea4:	3408      	adds	r4, #8
 8006ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ea8:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8006eaa:	1b9e      	subs	r6, r3, r6
 8006eac:	445b      	add	r3, fp
 8006eae:	1b5b      	subs	r3, r3, r5
 8006eb0:	429e      	cmp	r6, r3
 8006eb2:	bfa8      	it	ge
 8006eb4:	461e      	movge	r6, r3
 8006eb6:	2e00      	cmp	r6, #0
 8006eb8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006eba:	dd0a      	ble.n	8006ed2 <_svfprintf_r+0xfaa>
 8006ebc:	4433      	add	r3, r6
 8006ebe:	9328      	str	r3, [sp, #160]	; 0xa0
 8006ec0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006ec2:	e9c4 5600 	strd	r5, r6, [r4]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	2b07      	cmp	r3, #7
 8006eca:	9327      	str	r3, [sp, #156]	; 0x9c
 8006ecc:	f300 80c0 	bgt.w	8007050 <_svfprintf_r+0x1128>
 8006ed0:	3408      	adds	r4, #8
 8006ed2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ed6:	2e00      	cmp	r6, #0
 8006ed8:	eba3 0505 	sub.w	r5, r3, r5
 8006edc:	bfa8      	it	ge
 8006ede:	1bad      	subge	r5, r5, r6
 8006ee0:	2d00      	cmp	r5, #0
 8006ee2:	f77f abf5 	ble.w	80066d0 <_svfprintf_r+0x7a8>
 8006ee6:	2710      	movs	r7, #16
 8006ee8:	4e67      	ldr	r6, [pc, #412]	; (8007088 <_svfprintf_r+0x1160>)
 8006eea:	2d10      	cmp	r5, #16
 8006eec:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006ef0:	f104 0108 	add.w	r1, r4, #8
 8006ef4:	f103 0301 	add.w	r3, r3, #1
 8006ef8:	6026      	str	r6, [r4, #0]
 8006efa:	f300 80b3 	bgt.w	8007064 <_svfprintf_r+0x113c>
 8006efe:	442a      	add	r2, r5
 8006f00:	6065      	str	r5, [r4, #4]
 8006f02:	9228      	str	r2, [sp, #160]	; 0xa0
 8006f04:	e6cf      	b.n	8006ca6 <_svfprintf_r+0xd7e>
 8006f06:	4651      	mov	r1, sl
 8006f08:	4648      	mov	r0, r9
 8006f0a:	aa26      	add	r2, sp, #152	; 0x98
 8006f0c:	f004 f952 	bl	800b1b4 <__ssprint_r>
 8006f10:	2800      	cmp	r0, #0
 8006f12:	f040 8173 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006f16:	ac29      	add	r4, sp, #164	; 0xa4
 8006f18:	e781      	b.n	8006e1e <_svfprintf_r+0xef6>
 8006f1a:	2010      	movs	r0, #16
 8006f1c:	2b07      	cmp	r3, #7
 8006f1e:	4402      	add	r2, r0
 8006f20:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006f24:	6060      	str	r0, [r4, #4]
 8006f26:	dd08      	ble.n	8006f3a <_svfprintf_r+0x1012>
 8006f28:	4651      	mov	r1, sl
 8006f2a:	4648      	mov	r0, r9
 8006f2c:	aa26      	add	r2, sp, #152	; 0x98
 8006f2e:	f004 f941 	bl	800b1b4 <__ssprint_r>
 8006f32:	2800      	cmp	r0, #0
 8006f34:	f040 8162 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006f38:	a929      	add	r1, sp, #164	; 0xa4
 8006f3a:	460c      	mov	r4, r1
 8006f3c:	3f10      	subs	r7, #16
 8006f3e:	e775      	b.n	8006e2c <_svfprintf_r+0xf04>
 8006f40:	460c      	mov	r4, r1
 8006f42:	e78c      	b.n	8006e5e <_svfprintf_r+0xf36>
 8006f44:	2e00      	cmp	r6, #0
 8006f46:	d049      	beq.n	8006fdc <_svfprintf_r+0x10b4>
 8006f48:	3e01      	subs	r6, #1
 8006f4a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006f4c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006f4e:	6023      	str	r3, [r4, #0]
 8006f50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f52:	6063      	str	r3, [r4, #4]
 8006f54:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006f56:	4413      	add	r3, r2
 8006f58:	9328      	str	r3, [sp, #160]	; 0xa0
 8006f5a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006f5c:	3301      	adds	r3, #1
 8006f5e:	2b07      	cmp	r3, #7
 8006f60:	9327      	str	r3, [sp, #156]	; 0x9c
 8006f62:	dc42      	bgt.n	8006fea <_svfprintf_r+0x10c2>
 8006f64:	3408      	adds	r4, #8
 8006f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f68:	445b      	add	r3, fp
 8006f6a:	1b5a      	subs	r2, r3, r5
 8006f6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	bfa8      	it	ge
 8006f74:	461a      	movge	r2, r3
 8006f76:	2a00      	cmp	r2, #0
 8006f78:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006f7a:	9207      	str	r2, [sp, #28]
 8006f7c:	dd09      	ble.n	8006f92 <_svfprintf_r+0x106a>
 8006f7e:	4413      	add	r3, r2
 8006f80:	9328      	str	r3, [sp, #160]	; 0xa0
 8006f82:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006f84:	e9c4 5200 	strd	r5, r2, [r4]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	2b07      	cmp	r3, #7
 8006f8c:	9327      	str	r3, [sp, #156]	; 0x9c
 8006f8e:	dc36      	bgt.n	8006ffe <_svfprintf_r+0x10d6>
 8006f90:	3408      	adds	r4, #8
 8006f92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f94:	781f      	ldrb	r7, [r3, #0]
 8006f96:	9b07      	ldr	r3, [sp, #28]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	bfa8      	it	ge
 8006f9c:	1aff      	subge	r7, r7, r3
 8006f9e:	2f00      	cmp	r7, #0
 8006fa0:	dd18      	ble.n	8006fd4 <_svfprintf_r+0x10ac>
 8006fa2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006fa6:	4838      	ldr	r0, [pc, #224]	; (8007088 <_svfprintf_r+0x1160>)
 8006fa8:	2f10      	cmp	r7, #16
 8006faa:	f103 0301 	add.w	r3, r3, #1
 8006fae:	f104 0108 	add.w	r1, r4, #8
 8006fb2:	6020      	str	r0, [r4, #0]
 8006fb4:	dc2d      	bgt.n	8007012 <_svfprintf_r+0x10ea>
 8006fb6:	443a      	add	r2, r7
 8006fb8:	2b07      	cmp	r3, #7
 8006fba:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006fbe:	6067      	str	r7, [r4, #4]
 8006fc0:	dd3a      	ble.n	8007038 <_svfprintf_r+0x1110>
 8006fc2:	4651      	mov	r1, sl
 8006fc4:	4648      	mov	r0, r9
 8006fc6:	aa26      	add	r2, sp, #152	; 0x98
 8006fc8:	f004 f8f4 	bl	800b1b4 <__ssprint_r>
 8006fcc:	2800      	cmp	r0, #0
 8006fce:	f040 8115 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006fd2:	ac29      	add	r4, sp, #164	; 0xa4
 8006fd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fd6:	781b      	ldrb	r3, [r3, #0]
 8006fd8:	441d      	add	r5, r3
 8006fda:	e744      	b.n	8006e66 <_svfprintf_r+0xf3e>
 8006fdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fde:	3b01      	subs	r3, #1
 8006fe0:	930d      	str	r3, [sp, #52]	; 0x34
 8006fe2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fe4:	3b01      	subs	r3, #1
 8006fe6:	930c      	str	r3, [sp, #48]	; 0x30
 8006fe8:	e7af      	b.n	8006f4a <_svfprintf_r+0x1022>
 8006fea:	4651      	mov	r1, sl
 8006fec:	4648      	mov	r0, r9
 8006fee:	aa26      	add	r2, sp, #152	; 0x98
 8006ff0:	f004 f8e0 	bl	800b1b4 <__ssprint_r>
 8006ff4:	2800      	cmp	r0, #0
 8006ff6:	f040 8101 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8006ffa:	ac29      	add	r4, sp, #164	; 0xa4
 8006ffc:	e7b3      	b.n	8006f66 <_svfprintf_r+0x103e>
 8006ffe:	4651      	mov	r1, sl
 8007000:	4648      	mov	r0, r9
 8007002:	aa26      	add	r2, sp, #152	; 0x98
 8007004:	f004 f8d6 	bl	800b1b4 <__ssprint_r>
 8007008:	2800      	cmp	r0, #0
 800700a:	f040 80f7 	bne.w	80071fc <_svfprintf_r+0x12d4>
 800700e:	ac29      	add	r4, sp, #164	; 0xa4
 8007010:	e7bf      	b.n	8006f92 <_svfprintf_r+0x106a>
 8007012:	2010      	movs	r0, #16
 8007014:	2b07      	cmp	r3, #7
 8007016:	4402      	add	r2, r0
 8007018:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800701c:	6060      	str	r0, [r4, #4]
 800701e:	dd08      	ble.n	8007032 <_svfprintf_r+0x110a>
 8007020:	4651      	mov	r1, sl
 8007022:	4648      	mov	r0, r9
 8007024:	aa26      	add	r2, sp, #152	; 0x98
 8007026:	f004 f8c5 	bl	800b1b4 <__ssprint_r>
 800702a:	2800      	cmp	r0, #0
 800702c:	f040 80e6 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8007030:	a929      	add	r1, sp, #164	; 0xa4
 8007032:	460c      	mov	r4, r1
 8007034:	3f10      	subs	r7, #16
 8007036:	e7b4      	b.n	8006fa2 <_svfprintf_r+0x107a>
 8007038:	460c      	mov	r4, r1
 800703a:	e7cb      	b.n	8006fd4 <_svfprintf_r+0x10ac>
 800703c:	4651      	mov	r1, sl
 800703e:	4648      	mov	r0, r9
 8007040:	aa26      	add	r2, sp, #152	; 0x98
 8007042:	f004 f8b7 	bl	800b1b4 <__ssprint_r>
 8007046:	2800      	cmp	r0, #0
 8007048:	f040 80d8 	bne.w	80071fc <_svfprintf_r+0x12d4>
 800704c:	ac29      	add	r4, sp, #164	; 0xa4
 800704e:	e72a      	b.n	8006ea6 <_svfprintf_r+0xf7e>
 8007050:	4651      	mov	r1, sl
 8007052:	4648      	mov	r0, r9
 8007054:	aa26      	add	r2, sp, #152	; 0x98
 8007056:	f004 f8ad 	bl	800b1b4 <__ssprint_r>
 800705a:	2800      	cmp	r0, #0
 800705c:	f040 80ce 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8007060:	ac29      	add	r4, sp, #164	; 0xa4
 8007062:	e736      	b.n	8006ed2 <_svfprintf_r+0xfaa>
 8007064:	3210      	adds	r2, #16
 8007066:	2b07      	cmp	r3, #7
 8007068:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800706c:	6067      	str	r7, [r4, #4]
 800706e:	dd08      	ble.n	8007082 <_svfprintf_r+0x115a>
 8007070:	4651      	mov	r1, sl
 8007072:	4648      	mov	r0, r9
 8007074:	aa26      	add	r2, sp, #152	; 0x98
 8007076:	f004 f89d 	bl	800b1b4 <__ssprint_r>
 800707a:	2800      	cmp	r0, #0
 800707c:	f040 80be 	bne.w	80071fc <_svfprintf_r+0x12d4>
 8007080:	a929      	add	r1, sp, #164	; 0xa4
 8007082:	460c      	mov	r4, r1
 8007084:	3d10      	subs	r5, #16
 8007086:	e730      	b.n	8006eea <_svfprintf_r+0xfc2>
 8007088:	0800bb20 	.word	0x0800bb20
 800708c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800708e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007090:	2a01      	cmp	r2, #1
 8007092:	f107 0701 	add.w	r7, r7, #1
 8007096:	f103 0301 	add.w	r3, r3, #1
 800709a:	f104 0508 	add.w	r5, r4, #8
 800709e:	dc02      	bgt.n	80070a6 <_svfprintf_r+0x117e>
 80070a0:	f018 0f01 	tst.w	r8, #1
 80070a4:	d07e      	beq.n	80071a4 <_svfprintf_r+0x127c>
 80070a6:	2201      	movs	r2, #1
 80070a8:	2b07      	cmp	r3, #7
 80070aa:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80070ae:	f8c4 b000 	str.w	fp, [r4]
 80070b2:	6062      	str	r2, [r4, #4]
 80070b4:	dd08      	ble.n	80070c8 <_svfprintf_r+0x11a0>
 80070b6:	4651      	mov	r1, sl
 80070b8:	4648      	mov	r0, r9
 80070ba:	aa26      	add	r2, sp, #152	; 0x98
 80070bc:	f004 f87a 	bl	800b1b4 <__ssprint_r>
 80070c0:	2800      	cmp	r0, #0
 80070c2:	f040 809b 	bne.w	80071fc <_svfprintf_r+0x12d4>
 80070c6:	ad29      	add	r5, sp, #164	; 0xa4
 80070c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80070ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80070cc:	602b      	str	r3, [r5, #0]
 80070ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070d0:	606b      	str	r3, [r5, #4]
 80070d2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80070d4:	4413      	add	r3, r2
 80070d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80070d8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80070da:	3301      	adds	r3, #1
 80070dc:	2b07      	cmp	r3, #7
 80070de:	9327      	str	r3, [sp, #156]	; 0x9c
 80070e0:	dc32      	bgt.n	8007148 <_svfprintf_r+0x1220>
 80070e2:	3508      	adds	r5, #8
 80070e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070e6:	2200      	movs	r2, #0
 80070e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80070ec:	e9dd 7627 	ldrd	r7, r6, [sp, #156]	; 0x9c
 80070f0:	1e5c      	subs	r4, r3, #1
 80070f2:	2300      	movs	r3, #0
 80070f4:	f7f9 fc58 	bl	80009a8 <__aeabi_dcmpeq>
 80070f8:	2800      	cmp	r0, #0
 80070fa:	d12e      	bne.n	800715a <_svfprintf_r+0x1232>
 80070fc:	f10b 0301 	add.w	r3, fp, #1
 8007100:	e9c5 3400 	strd	r3, r4, [r5]
 8007104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007106:	3701      	adds	r7, #1
 8007108:	3e01      	subs	r6, #1
 800710a:	441e      	add	r6, r3
 800710c:	2f07      	cmp	r7, #7
 800710e:	e9cd 7627 	strd	r7, r6, [sp, #156]	; 0x9c
 8007112:	dd50      	ble.n	80071b6 <_svfprintf_r+0x128e>
 8007114:	4651      	mov	r1, sl
 8007116:	4648      	mov	r0, r9
 8007118:	aa26      	add	r2, sp, #152	; 0x98
 800711a:	f004 f84b 	bl	800b1b4 <__ssprint_r>
 800711e:	2800      	cmp	r0, #0
 8007120:	d16c      	bne.n	80071fc <_svfprintf_r+0x12d4>
 8007122:	ad29      	add	r5, sp, #164	; 0xa4
 8007124:	ab22      	add	r3, sp, #136	; 0x88
 8007126:	602b      	str	r3, [r5, #0]
 8007128:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800712a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800712c:	606b      	str	r3, [r5, #4]
 800712e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007130:	4413      	add	r3, r2
 8007132:	9328      	str	r3, [sp, #160]	; 0xa0
 8007134:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007136:	3301      	adds	r3, #1
 8007138:	2b07      	cmp	r3, #7
 800713a:	9327      	str	r3, [sp, #156]	; 0x9c
 800713c:	f73f adb7 	bgt.w	8006cae <_svfprintf_r+0xd86>
 8007140:	f105 0408 	add.w	r4, r5, #8
 8007144:	f7ff bac4 	b.w	80066d0 <_svfprintf_r+0x7a8>
 8007148:	4651      	mov	r1, sl
 800714a:	4648      	mov	r0, r9
 800714c:	aa26      	add	r2, sp, #152	; 0x98
 800714e:	f004 f831 	bl	800b1b4 <__ssprint_r>
 8007152:	2800      	cmp	r0, #0
 8007154:	d152      	bne.n	80071fc <_svfprintf_r+0x12d4>
 8007156:	ad29      	add	r5, sp, #164	; 0xa4
 8007158:	e7c4      	b.n	80070e4 <_svfprintf_r+0x11bc>
 800715a:	2c00      	cmp	r4, #0
 800715c:	dde2      	ble.n	8007124 <_svfprintf_r+0x11fc>
 800715e:	2710      	movs	r7, #16
 8007160:	4e56      	ldr	r6, [pc, #344]	; (80072bc <_svfprintf_r+0x1394>)
 8007162:	2c10      	cmp	r4, #16
 8007164:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007168:	f105 0108 	add.w	r1, r5, #8
 800716c:	f103 0301 	add.w	r3, r3, #1
 8007170:	602e      	str	r6, [r5, #0]
 8007172:	dc07      	bgt.n	8007184 <_svfprintf_r+0x125c>
 8007174:	606c      	str	r4, [r5, #4]
 8007176:	2b07      	cmp	r3, #7
 8007178:	4414      	add	r4, r2
 800717a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800717e:	dcc9      	bgt.n	8007114 <_svfprintf_r+0x11ec>
 8007180:	460d      	mov	r5, r1
 8007182:	e7cf      	b.n	8007124 <_svfprintf_r+0x11fc>
 8007184:	3210      	adds	r2, #16
 8007186:	2b07      	cmp	r3, #7
 8007188:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800718c:	606f      	str	r7, [r5, #4]
 800718e:	dd06      	ble.n	800719e <_svfprintf_r+0x1276>
 8007190:	4651      	mov	r1, sl
 8007192:	4648      	mov	r0, r9
 8007194:	aa26      	add	r2, sp, #152	; 0x98
 8007196:	f004 f80d 	bl	800b1b4 <__ssprint_r>
 800719a:	bb78      	cbnz	r0, 80071fc <_svfprintf_r+0x12d4>
 800719c:	a929      	add	r1, sp, #164	; 0xa4
 800719e:	460d      	mov	r5, r1
 80071a0:	3c10      	subs	r4, #16
 80071a2:	e7de      	b.n	8007162 <_svfprintf_r+0x123a>
 80071a4:	2201      	movs	r2, #1
 80071a6:	2b07      	cmp	r3, #7
 80071a8:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80071ac:	f8c4 b000 	str.w	fp, [r4]
 80071b0:	6062      	str	r2, [r4, #4]
 80071b2:	ddb7      	ble.n	8007124 <_svfprintf_r+0x11fc>
 80071b4:	e7ae      	b.n	8007114 <_svfprintf_r+0x11ec>
 80071b6:	3508      	adds	r5, #8
 80071b8:	e7b4      	b.n	8007124 <_svfprintf_r+0x11fc>
 80071ba:	460c      	mov	r4, r1
 80071bc:	f7ff ba88 	b.w	80066d0 <_svfprintf_r+0x7a8>
 80071c0:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80071c4:	1a9d      	subs	r5, r3, r2
 80071c6:	2d00      	cmp	r5, #0
 80071c8:	f77f aa86 	ble.w	80066d8 <_svfprintf_r+0x7b0>
 80071cc:	2710      	movs	r7, #16
 80071ce:	4e3c      	ldr	r6, [pc, #240]	; (80072c0 <_svfprintf_r+0x1398>)
 80071d0:	2d10      	cmp	r5, #16
 80071d2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80071d6:	6026      	str	r6, [r4, #0]
 80071d8:	f103 0301 	add.w	r3, r3, #1
 80071dc:	dc18      	bgt.n	8007210 <_svfprintf_r+0x12e8>
 80071de:	6065      	str	r5, [r4, #4]
 80071e0:	2b07      	cmp	r3, #7
 80071e2:	4415      	add	r5, r2
 80071e4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80071e8:	f77f aa76 	ble.w	80066d8 <_svfprintf_r+0x7b0>
 80071ec:	4651      	mov	r1, sl
 80071ee:	4648      	mov	r0, r9
 80071f0:	aa26      	add	r2, sp, #152	; 0x98
 80071f2:	f003 ffdf 	bl	800b1b4 <__ssprint_r>
 80071f6:	2800      	cmp	r0, #0
 80071f8:	f43f aa6e 	beq.w	80066d8 <_svfprintf_r+0x7b0>
 80071fc:	9b08      	ldr	r3, [sp, #32]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f43f a892 	beq.w	8006328 <_svfprintf_r+0x400>
 8007204:	4619      	mov	r1, r3
 8007206:	4648      	mov	r0, r9
 8007208:	f7fe fdce 	bl	8005da8 <_free_r>
 800720c:	f7ff b88c 	b.w	8006328 <_svfprintf_r+0x400>
 8007210:	3210      	adds	r2, #16
 8007212:	2b07      	cmp	r3, #7
 8007214:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007218:	6067      	str	r7, [r4, #4]
 800721a:	dc02      	bgt.n	8007222 <_svfprintf_r+0x12fa>
 800721c:	3408      	adds	r4, #8
 800721e:	3d10      	subs	r5, #16
 8007220:	e7d6      	b.n	80071d0 <_svfprintf_r+0x12a8>
 8007222:	4651      	mov	r1, sl
 8007224:	4648      	mov	r0, r9
 8007226:	aa26      	add	r2, sp, #152	; 0x98
 8007228:	f003 ffc4 	bl	800b1b4 <__ssprint_r>
 800722c:	2800      	cmp	r0, #0
 800722e:	d1e5      	bne.n	80071fc <_svfprintf_r+0x12d4>
 8007230:	ac29      	add	r4, sp, #164	; 0xa4
 8007232:	e7f4      	b.n	800721e <_svfprintf_r+0x12f6>
 8007234:	4648      	mov	r0, r9
 8007236:	9908      	ldr	r1, [sp, #32]
 8007238:	f7fe fdb6 	bl	8005da8 <_free_r>
 800723c:	f7ff ba64 	b.w	8006708 <_svfprintf_r+0x7e0>
 8007240:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007242:	2b00      	cmp	r3, #0
 8007244:	f43f a870 	beq.w	8006328 <_svfprintf_r+0x400>
 8007248:	4651      	mov	r1, sl
 800724a:	4648      	mov	r0, r9
 800724c:	aa26      	add	r2, sp, #152	; 0x98
 800724e:	f003 ffb1 	bl	800b1b4 <__ssprint_r>
 8007252:	f7ff b869 	b.w	8006328 <_svfprintf_r+0x400>
 8007256:	ea55 0206 	orrs.w	r2, r5, r6
 800725a:	f8cd 8020 	str.w	r8, [sp, #32]
 800725e:	f43f ab78 	beq.w	8006952 <_svfprintf_r+0xa2a>
 8007262:	2b01      	cmp	r3, #1
 8007264:	f43f ac14 	beq.w	8006a90 <_svfprintf_r+0xb68>
 8007268:	2b02      	cmp	r3, #2
 800726a:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 800726e:	f43f ac56 	beq.w	8006b1e <_svfprintf_r+0xbf6>
 8007272:	f005 0307 	and.w	r3, r5, #7
 8007276:	08ed      	lsrs	r5, r5, #3
 8007278:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 800727c:	08f6      	lsrs	r6, r6, #3
 800727e:	3330      	adds	r3, #48	; 0x30
 8007280:	ea55 0106 	orrs.w	r1, r5, r6
 8007284:	465a      	mov	r2, fp
 8007286:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 800728a:	d1f2      	bne.n	8007272 <_svfprintf_r+0x134a>
 800728c:	9908      	ldr	r1, [sp, #32]
 800728e:	07c9      	lsls	r1, r1, #31
 8007290:	d506      	bpl.n	80072a0 <_svfprintf_r+0x1378>
 8007292:	2b30      	cmp	r3, #48	; 0x30
 8007294:	d004      	beq.n	80072a0 <_svfprintf_r+0x1378>
 8007296:	2330      	movs	r3, #48	; 0x30
 8007298:	f80b 3c01 	strb.w	r3, [fp, #-1]
 800729c:	f1a2 0b02 	sub.w	fp, r2, #2
 80072a0:	ab52      	add	r3, sp, #328	; 0x148
 80072a2:	eba3 030b 	sub.w	r3, r3, fp
 80072a6:	9f07      	ldr	r7, [sp, #28]
 80072a8:	9307      	str	r3, [sp, #28]
 80072aa:	2300      	movs	r3, #0
 80072ac:	461e      	mov	r6, r3
 80072ae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80072b2:	9308      	str	r3, [sp, #32]
 80072b4:	461d      	mov	r5, r3
 80072b6:	930c      	str	r3, [sp, #48]	; 0x30
 80072b8:	f7ff b94c 	b.w	8006554 <_svfprintf_r+0x62c>
 80072bc:	0800bb20 	.word	0x0800bb20
 80072c0:	0800bb10 	.word	0x0800bb10

080072c4 <_vfprintf_r>:
 80072c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c8:	b0d3      	sub	sp, #332	; 0x14c
 80072ca:	468a      	mov	sl, r1
 80072cc:	4691      	mov	r9, r2
 80072ce:	461c      	mov	r4, r3
 80072d0:	461d      	mov	r5, r3
 80072d2:	4683      	mov	fp, r0
 80072d4:	f002 fb48 	bl	8009968 <_localeconv_r>
 80072d8:	6803      	ldr	r3, [r0, #0]
 80072da:	4618      	mov	r0, r3
 80072dc:	9317      	str	r3, [sp, #92]	; 0x5c
 80072de:	f7f8 ff37 	bl	8000150 <strlen>
 80072e2:	900f      	str	r0, [sp, #60]	; 0x3c
 80072e4:	f1bb 0f00 	cmp.w	fp, #0
 80072e8:	d005      	beq.n	80072f6 <_vfprintf_r+0x32>
 80072ea:	f8db 3034 	ldr.w	r3, [fp, #52]	; 0x34
 80072ee:	b913      	cbnz	r3, 80072f6 <_vfprintf_r+0x32>
 80072f0:	4658      	mov	r0, fp
 80072f2:	f7fe faf3 	bl	80058dc <__sinit>
 80072f6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80072fa:	07d8      	lsls	r0, r3, #31
 80072fc:	d407      	bmi.n	800730e <_vfprintf_r+0x4a>
 80072fe:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007302:	0599      	lsls	r1, r3, #22
 8007304:	d403      	bmi.n	800730e <_vfprintf_r+0x4a>
 8007306:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800730a:	f7fe fcdb 	bl	8005cc4 <__retarget_lock_acquire_recursive>
 800730e:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8007312:	049a      	lsls	r2, r3, #18
 8007314:	d409      	bmi.n	800732a <_vfprintf_r+0x66>
 8007316:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800731a:	f8aa 300c 	strh.w	r3, [sl, #12]
 800731e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007322:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007326:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 800732a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800732e:	071b      	lsls	r3, r3, #28
 8007330:	d502      	bpl.n	8007338 <_vfprintf_r+0x74>
 8007332:	f8da 3010 	ldr.w	r3, [sl, #16]
 8007336:	b9c3      	cbnz	r3, 800736a <_vfprintf_r+0xa6>
 8007338:	4651      	mov	r1, sl
 800733a:	4658      	mov	r0, fp
 800733c:	f002 fa1e 	bl	800977c <__swsetup_r>
 8007340:	b198      	cbz	r0, 800736a <_vfprintf_r+0xa6>
 8007342:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007346:	07df      	lsls	r7, r3, #31
 8007348:	d506      	bpl.n	8007358 <_vfprintf_r+0x94>
 800734a:	f04f 33ff 	mov.w	r3, #4294967295
 800734e:	9312      	str	r3, [sp, #72]	; 0x48
 8007350:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007352:	b053      	add	sp, #332	; 0x14c
 8007354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007358:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800735c:	059e      	lsls	r6, r3, #22
 800735e:	d4f4      	bmi.n	800734a <_vfprintf_r+0x86>
 8007360:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007364:	f7fe fcaf 	bl	8005cc6 <__retarget_lock_release_recursive>
 8007368:	e7ef      	b.n	800734a <_vfprintf_r+0x86>
 800736a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800736e:	f003 021a 	and.w	r2, r3, #26
 8007372:	2a0a      	cmp	r2, #10
 8007374:	d116      	bne.n	80073a4 <_vfprintf_r+0xe0>
 8007376:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 800737a:	2a00      	cmp	r2, #0
 800737c:	db12      	blt.n	80073a4 <_vfprintf_r+0xe0>
 800737e:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8007382:	07d5      	lsls	r5, r2, #31
 8007384:	d405      	bmi.n	8007392 <_vfprintf_r+0xce>
 8007386:	0598      	lsls	r0, r3, #22
 8007388:	d403      	bmi.n	8007392 <_vfprintf_r+0xce>
 800738a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800738e:	f7fe fc9a 	bl	8005cc6 <__retarget_lock_release_recursive>
 8007392:	4623      	mov	r3, r4
 8007394:	464a      	mov	r2, r9
 8007396:	4651      	mov	r1, sl
 8007398:	4658      	mov	r0, fp
 800739a:	b053      	add	sp, #332	; 0x14c
 800739c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a0:	f001 b9ac 	b.w	80086fc <__sbprintf>
 80073a4:	2300      	movs	r3, #0
 80073a6:	2200      	movs	r2, #0
 80073a8:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 80073ac:	9309      	str	r3, [sp, #36]	; 0x24
 80073ae:	2300      	movs	r3, #0
 80073b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80073b4:	2300      	movs	r3, #0
 80073b6:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 80073ba:	ac29      	add	r4, sp, #164	; 0xa4
 80073bc:	9426      	str	r4, [sp, #152]	; 0x98
 80073be:	930d      	str	r3, [sp, #52]	; 0x34
 80073c0:	9315      	str	r3, [sp, #84]	; 0x54
 80073c2:	9318      	str	r3, [sp, #96]	; 0x60
 80073c4:	9312      	str	r3, [sp, #72]	; 0x48
 80073c6:	464b      	mov	r3, r9
 80073c8:	461e      	mov	r6, r3
 80073ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073ce:	b10a      	cbz	r2, 80073d4 <_vfprintf_r+0x110>
 80073d0:	2a25      	cmp	r2, #37	; 0x25
 80073d2:	d1f9      	bne.n	80073c8 <_vfprintf_r+0x104>
 80073d4:	ebb6 0709 	subs.w	r7, r6, r9
 80073d8:	d00d      	beq.n	80073f6 <_vfprintf_r+0x132>
 80073da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80073dc:	e9c4 9700 	strd	r9, r7, [r4]
 80073e0:	443b      	add	r3, r7
 80073e2:	9328      	str	r3, [sp, #160]	; 0xa0
 80073e4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80073e6:	3301      	adds	r3, #1
 80073e8:	2b07      	cmp	r3, #7
 80073ea:	9327      	str	r3, [sp, #156]	; 0x9c
 80073ec:	dc79      	bgt.n	80074e2 <_vfprintf_r+0x21e>
 80073ee:	3408      	adds	r4, #8
 80073f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073f2:	443b      	add	r3, r7
 80073f4:	9312      	str	r3, [sp, #72]	; 0x48
 80073f6:	7833      	ldrb	r3, [r6, #0]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	f001 8139 	beq.w	8008670 <_vfprintf_r+0x13ac>
 80073fe:	2300      	movs	r3, #0
 8007400:	f04f 32ff 	mov.w	r2, #4294967295
 8007404:	4698      	mov	r8, r3
 8007406:	270a      	movs	r7, #10
 8007408:	212b      	movs	r1, #43	; 0x2b
 800740a:	3601      	adds	r6, #1
 800740c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007410:	9207      	str	r2, [sp, #28]
 8007412:	9313      	str	r3, [sp, #76]	; 0x4c
 8007414:	4633      	mov	r3, r6
 8007416:	f813 2b01 	ldrb.w	r2, [r3], #1
 800741a:	920b      	str	r2, [sp, #44]	; 0x2c
 800741c:	930e      	str	r3, [sp, #56]	; 0x38
 800741e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007420:	3b20      	subs	r3, #32
 8007422:	2b5a      	cmp	r3, #90	; 0x5a
 8007424:	f200 85ae 	bhi.w	8007f84 <_vfprintf_r+0xcc0>
 8007428:	e8df f013 	tbh	[pc, r3, lsl #1]
 800742c:	05ac007e 	.word	0x05ac007e
 8007430:	008605ac 	.word	0x008605ac
 8007434:	05ac05ac 	.word	0x05ac05ac
 8007438:	006505ac 	.word	0x006505ac
 800743c:	05ac05ac 	.word	0x05ac05ac
 8007440:	00930089 	.word	0x00930089
 8007444:	009005ac 	.word	0x009005ac
 8007448:	05ac0096 	.word	0x05ac0096
 800744c:	00b500b2 	.word	0x00b500b2
 8007450:	00b500b5 	.word	0x00b500b5
 8007454:	00b500b5 	.word	0x00b500b5
 8007458:	00b500b5 	.word	0x00b500b5
 800745c:	00b500b5 	.word	0x00b500b5
 8007460:	05ac05ac 	.word	0x05ac05ac
 8007464:	05ac05ac 	.word	0x05ac05ac
 8007468:	05ac05ac 	.word	0x05ac05ac
 800746c:	012405ac 	.word	0x012405ac
 8007470:	00e205ac 	.word	0x00e205ac
 8007474:	012400f5 	.word	0x012400f5
 8007478:	01240124 	.word	0x01240124
 800747c:	05ac05ac 	.word	0x05ac05ac
 8007480:	05ac05ac 	.word	0x05ac05ac
 8007484:	05ac00c5 	.word	0x05ac00c5
 8007488:	048b05ac 	.word	0x048b05ac
 800748c:	05ac05ac 	.word	0x05ac05ac
 8007490:	04d505ac 	.word	0x04d505ac
 8007494:	04f605ac 	.word	0x04f605ac
 8007498:	05ac05ac 	.word	0x05ac05ac
 800749c:	05ac0518 	.word	0x05ac0518
 80074a0:	05ac05ac 	.word	0x05ac05ac
 80074a4:	05ac05ac 	.word	0x05ac05ac
 80074a8:	05ac05ac 	.word	0x05ac05ac
 80074ac:	012405ac 	.word	0x012405ac
 80074b0:	00e205ac 	.word	0x00e205ac
 80074b4:	012400f7 	.word	0x012400f7
 80074b8:	01240124 	.word	0x01240124
 80074bc:	00f700c8 	.word	0x00f700c8
 80074c0:	05ac00dc 	.word	0x05ac00dc
 80074c4:	05ac00d5 	.word	0x05ac00d5
 80074c8:	048d0466 	.word	0x048d0466
 80074cc:	00dc04c4 	.word	0x00dc04c4
 80074d0:	04d505ac 	.word	0x04d505ac
 80074d4:	04f8007c 	.word	0x04f8007c
 80074d8:	05ac05ac 	.word	0x05ac05ac
 80074dc:	05ac0537 	.word	0x05ac0537
 80074e0:	007c      	.short	0x007c
 80074e2:	4651      	mov	r1, sl
 80074e4:	4658      	mov	r0, fp
 80074e6:	aa26      	add	r2, sp, #152	; 0x98
 80074e8:	f001 f948 	bl	800877c <__sprint_r>
 80074ec:	2800      	cmp	r0, #0
 80074ee:	f040 812d 	bne.w	800774c <_vfprintf_r+0x488>
 80074f2:	ac29      	add	r4, sp, #164	; 0xa4
 80074f4:	e77c      	b.n	80073f0 <_vfprintf_r+0x12c>
 80074f6:	4658      	mov	r0, fp
 80074f8:	f002 fa36 	bl	8009968 <_localeconv_r>
 80074fc:	6843      	ldr	r3, [r0, #4]
 80074fe:	4618      	mov	r0, r3
 8007500:	9318      	str	r3, [sp, #96]	; 0x60
 8007502:	f7f8 fe25 	bl	8000150 <strlen>
 8007506:	9015      	str	r0, [sp, #84]	; 0x54
 8007508:	4658      	mov	r0, fp
 800750a:	f002 fa2d 	bl	8009968 <_localeconv_r>
 800750e:	6883      	ldr	r3, [r0, #8]
 8007510:	212b      	movs	r1, #43	; 0x2b
 8007512:	930d      	str	r3, [sp, #52]	; 0x34
 8007514:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007516:	b12b      	cbz	r3, 8007524 <_vfprintf_r+0x260>
 8007518:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800751a:	b11b      	cbz	r3, 8007524 <_vfprintf_r+0x260>
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	b10b      	cbz	r3, 8007524 <_vfprintf_r+0x260>
 8007520:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8007524:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007526:	e775      	b.n	8007414 <_vfprintf_r+0x150>
 8007528:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800752c:	2b00      	cmp	r3, #0
 800752e:	d1f9      	bne.n	8007524 <_vfprintf_r+0x260>
 8007530:	2320      	movs	r3, #32
 8007532:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007536:	e7f5      	b.n	8007524 <_vfprintf_r+0x260>
 8007538:	f048 0801 	orr.w	r8, r8, #1
 800753c:	e7f2      	b.n	8007524 <_vfprintf_r+0x260>
 800753e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007542:	2b00      	cmp	r3, #0
 8007544:	9313      	str	r3, [sp, #76]	; 0x4c
 8007546:	daed      	bge.n	8007524 <_vfprintf_r+0x260>
 8007548:	425b      	negs	r3, r3
 800754a:	9313      	str	r3, [sp, #76]	; 0x4c
 800754c:	f048 0804 	orr.w	r8, r8, #4
 8007550:	e7e8      	b.n	8007524 <_vfprintf_r+0x260>
 8007552:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8007556:	e7e5      	b.n	8007524 <_vfprintf_r+0x260>
 8007558:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800755a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800755e:	2a2a      	cmp	r2, #42	; 0x2a
 8007560:	920b      	str	r2, [sp, #44]	; 0x2c
 8007562:	d112      	bne.n	800758a <_vfprintf_r+0x2c6>
 8007564:	f855 2b04 	ldr.w	r2, [r5], #4
 8007568:	930e      	str	r3, [sp, #56]	; 0x38
 800756a:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 800756e:	9207      	str	r2, [sp, #28]
 8007570:	e7d8      	b.n	8007524 <_vfprintf_r+0x260>
 8007572:	9807      	ldr	r0, [sp, #28]
 8007574:	fb07 2200 	mla	r2, r7, r0, r2
 8007578:	9207      	str	r2, [sp, #28]
 800757a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800757e:	920b      	str	r2, [sp, #44]	; 0x2c
 8007580:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007582:	3a30      	subs	r2, #48	; 0x30
 8007584:	2a09      	cmp	r2, #9
 8007586:	d9f4      	bls.n	8007572 <_vfprintf_r+0x2ae>
 8007588:	e748      	b.n	800741c <_vfprintf_r+0x158>
 800758a:	2200      	movs	r2, #0
 800758c:	9207      	str	r2, [sp, #28]
 800758e:	e7f7      	b.n	8007580 <_vfprintf_r+0x2bc>
 8007590:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8007594:	e7c6      	b.n	8007524 <_vfprintf_r+0x260>
 8007596:	2200      	movs	r2, #0
 8007598:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800759a:	9213      	str	r2, [sp, #76]	; 0x4c
 800759c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800759e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80075a0:	3a30      	subs	r2, #48	; 0x30
 80075a2:	fb07 2200 	mla	r2, r7, r0, r2
 80075a6:	9213      	str	r2, [sp, #76]	; 0x4c
 80075a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075ac:	920b      	str	r2, [sp, #44]	; 0x2c
 80075ae:	3a30      	subs	r2, #48	; 0x30
 80075b0:	2a09      	cmp	r2, #9
 80075b2:	d9f3      	bls.n	800759c <_vfprintf_r+0x2d8>
 80075b4:	e732      	b.n	800741c <_vfprintf_r+0x158>
 80075b6:	f048 0808 	orr.w	r8, r8, #8
 80075ba:	e7b3      	b.n	8007524 <_vfprintf_r+0x260>
 80075bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	2b68      	cmp	r3, #104	; 0x68
 80075c2:	bf01      	itttt	eq
 80075c4:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 80075c6:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80075ca:	3301      	addeq	r3, #1
 80075cc:	930e      	streq	r3, [sp, #56]	; 0x38
 80075ce:	bf18      	it	ne
 80075d0:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80075d4:	e7a6      	b.n	8007524 <_vfprintf_r+0x260>
 80075d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	2b6c      	cmp	r3, #108	; 0x6c
 80075dc:	d105      	bne.n	80075ea <_vfprintf_r+0x326>
 80075de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075e0:	3301      	adds	r3, #1
 80075e2:	930e      	str	r3, [sp, #56]	; 0x38
 80075e4:	f048 0820 	orr.w	r8, r8, #32
 80075e8:	e79c      	b.n	8007524 <_vfprintf_r+0x260>
 80075ea:	f048 0810 	orr.w	r8, r8, #16
 80075ee:	e799      	b.n	8007524 <_vfprintf_r+0x260>
 80075f0:	462a      	mov	r2, r5
 80075f2:	f852 3b04 	ldr.w	r3, [r2], #4
 80075f6:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80075fa:	2300      	movs	r3, #0
 80075fc:	920a      	str	r2, [sp, #40]	; 0x28
 80075fe:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007602:	2700      	movs	r7, #0
 8007604:	9308      	str	r3, [sp, #32]
 8007606:	2301      	movs	r3, #1
 8007608:	463e      	mov	r6, r7
 800760a:	463d      	mov	r5, r7
 800760c:	9307      	str	r3, [sp, #28]
 800760e:	970c      	str	r7, [sp, #48]	; 0x30
 8007610:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8007614:	e1b8      	b.n	8007988 <_vfprintf_r+0x6c4>
 8007616:	f048 0810 	orr.w	r8, r8, #16
 800761a:	f018 0f20 	tst.w	r8, #32
 800761e:	d011      	beq.n	8007644 <_vfprintf_r+0x380>
 8007620:	3507      	adds	r5, #7
 8007622:	f025 0307 	bic.w	r3, r5, #7
 8007626:	461a      	mov	r2, r3
 8007628:	f852 5b08 	ldr.w	r5, [r2], #8
 800762c:	685e      	ldr	r6, [r3, #4]
 800762e:	920a      	str	r2, [sp, #40]	; 0x28
 8007630:	2e00      	cmp	r6, #0
 8007632:	da05      	bge.n	8007640 <_vfprintf_r+0x37c>
 8007634:	232d      	movs	r3, #45	; 0x2d
 8007636:	426d      	negs	r5, r5
 8007638:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 800763c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007640:	2301      	movs	r3, #1
 8007642:	e391      	b.n	8007d68 <_vfprintf_r+0xaa4>
 8007644:	462b      	mov	r3, r5
 8007646:	f853 6b04 	ldr.w	r6, [r3], #4
 800764a:	f018 0f10 	tst.w	r8, #16
 800764e:	930a      	str	r3, [sp, #40]	; 0x28
 8007650:	d002      	beq.n	8007658 <_vfprintf_r+0x394>
 8007652:	4635      	mov	r5, r6
 8007654:	17f6      	asrs	r6, r6, #31
 8007656:	e7eb      	b.n	8007630 <_vfprintf_r+0x36c>
 8007658:	f018 0f40 	tst.w	r8, #64	; 0x40
 800765c:	d003      	beq.n	8007666 <_vfprintf_r+0x3a2>
 800765e:	b235      	sxth	r5, r6
 8007660:	f346 36c0 	sbfx	r6, r6, #15, #1
 8007664:	e7e4      	b.n	8007630 <_vfprintf_r+0x36c>
 8007666:	f418 7f00 	tst.w	r8, #512	; 0x200
 800766a:	d0f2      	beq.n	8007652 <_vfprintf_r+0x38e>
 800766c:	b275      	sxtb	r5, r6
 800766e:	f346 16c0 	sbfx	r6, r6, #7, #1
 8007672:	e7dd      	b.n	8007630 <_vfprintf_r+0x36c>
 8007674:	3507      	adds	r5, #7
 8007676:	f025 0307 	bic.w	r3, r5, #7
 800767a:	4619      	mov	r1, r3
 800767c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007680:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007684:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007688:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800768c:	910a      	str	r1, [sp, #40]	; 0x28
 800768e:	f04f 32ff 	mov.w	r2, #4294967295
 8007692:	4630      	mov	r0, r6
 8007694:	4629      	mov	r1, r5
 8007696:	4b3e      	ldr	r3, [pc, #248]	; (8007790 <_vfprintf_r+0x4cc>)
 8007698:	f7f9 f9b8 	bl	8000a0c <__aeabi_dcmpun>
 800769c:	bb18      	cbnz	r0, 80076e6 <_vfprintf_r+0x422>
 800769e:	f04f 32ff 	mov.w	r2, #4294967295
 80076a2:	4630      	mov	r0, r6
 80076a4:	4629      	mov	r1, r5
 80076a6:	4b3a      	ldr	r3, [pc, #232]	; (8007790 <_vfprintf_r+0x4cc>)
 80076a8:	f7f9 f992 	bl	80009d0 <__aeabi_dcmple>
 80076ac:	b9d8      	cbnz	r0, 80076e6 <_vfprintf_r+0x422>
 80076ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80076b2:	2200      	movs	r2, #0
 80076b4:	2300      	movs	r3, #0
 80076b6:	f7f9 f981 	bl	80009bc <__aeabi_dcmplt>
 80076ba:	b110      	cbz	r0, 80076c2 <_vfprintf_r+0x3fe>
 80076bc:	232d      	movs	r3, #45	; 0x2d
 80076be:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80076c2:	4a34      	ldr	r2, [pc, #208]	; (8007794 <_vfprintf_r+0x4d0>)
 80076c4:	4b34      	ldr	r3, [pc, #208]	; (8007798 <_vfprintf_r+0x4d4>)
 80076c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076c8:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80076cc:	2947      	cmp	r1, #71	; 0x47
 80076ce:	bfd4      	ite	le
 80076d0:	4691      	movle	r9, r2
 80076d2:	4699      	movgt	r9, r3
 80076d4:	2303      	movs	r3, #3
 80076d6:	2100      	movs	r1, #0
 80076d8:	e9cd 3107 	strd	r3, r1, [sp, #28]
 80076dc:	2700      	movs	r7, #0
 80076de:	463e      	mov	r6, r7
 80076e0:	463b      	mov	r3, r7
 80076e2:	f001 b803 	b.w	80086ec <_vfprintf_r+0x1428>
 80076e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80076ea:	4610      	mov	r0, r2
 80076ec:	4619      	mov	r1, r3
 80076ee:	f7f9 f98d 	bl	8000a0c <__aeabi_dcmpun>
 80076f2:	b140      	cbz	r0, 8007706 <_vfprintf_r+0x442>
 80076f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80076f6:	4a29      	ldr	r2, [pc, #164]	; (800779c <_vfprintf_r+0x4d8>)
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	bfbc      	itt	lt
 80076fc:	232d      	movlt	r3, #45	; 0x2d
 80076fe:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8007702:	4b27      	ldr	r3, [pc, #156]	; (80077a0 <_vfprintf_r+0x4dc>)
 8007704:	e7df      	b.n	80076c6 <_vfprintf_r+0x402>
 8007706:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007708:	f023 0320 	bic.w	r3, r3, #32
 800770c:	2b41      	cmp	r3, #65	; 0x41
 800770e:	930c      	str	r3, [sp, #48]	; 0x30
 8007710:	d12e      	bne.n	8007770 <_vfprintf_r+0x4ac>
 8007712:	2330      	movs	r3, #48	; 0x30
 8007714:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007718:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800771a:	f048 0802 	orr.w	r8, r8, #2
 800771e:	2b61      	cmp	r3, #97	; 0x61
 8007720:	bf0c      	ite	eq
 8007722:	2378      	moveq	r3, #120	; 0x78
 8007724:	2358      	movne	r3, #88	; 0x58
 8007726:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800772a:	9b07      	ldr	r3, [sp, #28]
 800772c:	2b63      	cmp	r3, #99	; 0x63
 800772e:	dd39      	ble.n	80077a4 <_vfprintf_r+0x4e0>
 8007730:	4658      	mov	r0, fp
 8007732:	1c59      	adds	r1, r3, #1
 8007734:	f7fd fe00 	bl	8005338 <_malloc_r>
 8007738:	4681      	mov	r9, r0
 800773a:	2800      	cmp	r0, #0
 800773c:	f040 8200 	bne.w	8007b40 <_vfprintf_r+0x87c>
 8007740:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007744:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007748:	f8aa 300c 	strh.w	r3, [sl, #12]
 800774c:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007750:	07d9      	lsls	r1, r3, #31
 8007752:	d407      	bmi.n	8007764 <_vfprintf_r+0x4a0>
 8007754:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007758:	059a      	lsls	r2, r3, #22
 800775a:	d403      	bmi.n	8007764 <_vfprintf_r+0x4a0>
 800775c:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007760:	f7fe fab1 	bl	8005cc6 <__retarget_lock_release_recursive>
 8007764:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007768:	065b      	lsls	r3, r3, #25
 800776a:	f57f adf1 	bpl.w	8007350 <_vfprintf_r+0x8c>
 800776e:	e5ec      	b.n	800734a <_vfprintf_r+0x86>
 8007770:	9b07      	ldr	r3, [sp, #28]
 8007772:	3301      	adds	r3, #1
 8007774:	f000 81e6 	beq.w	8007b44 <_vfprintf_r+0x880>
 8007778:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800777a:	2b47      	cmp	r3, #71	; 0x47
 800777c:	f040 81e5 	bne.w	8007b4a <_vfprintf_r+0x886>
 8007780:	9b07      	ldr	r3, [sp, #28]
 8007782:	2b00      	cmp	r3, #0
 8007784:	f040 81e1 	bne.w	8007b4a <_vfprintf_r+0x886>
 8007788:	9308      	str	r3, [sp, #32]
 800778a:	2301      	movs	r3, #1
 800778c:	9307      	str	r3, [sp, #28]
 800778e:	e00c      	b.n	80077aa <_vfprintf_r+0x4e6>
 8007790:	7fefffff 	.word	0x7fefffff
 8007794:	0800badc 	.word	0x0800badc
 8007798:	0800bae0 	.word	0x0800bae0
 800779c:	0800bae4 	.word	0x0800bae4
 80077a0:	0800bae8 	.word	0x0800bae8
 80077a4:	9008      	str	r0, [sp, #32]
 80077a6:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80077aa:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 80077ae:	9314      	str	r3, [sp, #80]	; 0x50
 80077b0:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 80077b4:	1e1d      	subs	r5, r3, #0
 80077b6:	bfae      	itee	ge
 80077b8:	2300      	movge	r3, #0
 80077ba:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80077be:	232d      	movlt	r3, #45	; 0x2d
 80077c0:	931c      	str	r3, [sp, #112]	; 0x70
 80077c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077c4:	2b41      	cmp	r3, #65	; 0x41
 80077c6:	f040 81d8 	bne.w	8007b7a <_vfprintf_r+0x8b6>
 80077ca:	4638      	mov	r0, r7
 80077cc:	aa20      	add	r2, sp, #128	; 0x80
 80077ce:	4629      	mov	r1, r5
 80077d0:	f002 f920 	bl	8009a14 <frexp>
 80077d4:	2200      	movs	r2, #0
 80077d6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80077da:	f7f8 fe7d 	bl	80004d8 <__aeabi_dmul>
 80077de:	2200      	movs	r2, #0
 80077e0:	2300      	movs	r3, #0
 80077e2:	4606      	mov	r6, r0
 80077e4:	460f      	mov	r7, r1
 80077e6:	f7f9 f8df 	bl	80009a8 <__aeabi_dcmpeq>
 80077ea:	b108      	cbz	r0, 80077f0 <_vfprintf_r+0x52c>
 80077ec:	2301      	movs	r3, #1
 80077ee:	9320      	str	r3, [sp, #128]	; 0x80
 80077f0:	4bad      	ldr	r3, [pc, #692]	; (8007aa8 <_vfprintf_r+0x7e4>)
 80077f2:	4aae      	ldr	r2, [pc, #696]	; (8007aac <_vfprintf_r+0x7e8>)
 80077f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80077f6:	464d      	mov	r5, r9
 80077f8:	2961      	cmp	r1, #97	; 0x61
 80077fa:	bf18      	it	ne
 80077fc:	461a      	movne	r2, r3
 80077fe:	9b07      	ldr	r3, [sp, #28]
 8007800:	921b      	str	r2, [sp, #108]	; 0x6c
 8007802:	3b01      	subs	r3, #1
 8007804:	9309      	str	r3, [sp, #36]	; 0x24
 8007806:	2200      	movs	r2, #0
 8007808:	4ba9      	ldr	r3, [pc, #676]	; (8007ab0 <_vfprintf_r+0x7ec>)
 800780a:	4630      	mov	r0, r6
 800780c:	4639      	mov	r1, r7
 800780e:	f7f8 fe63 	bl	80004d8 <__aeabi_dmul>
 8007812:	460f      	mov	r7, r1
 8007814:	4606      	mov	r6, r0
 8007816:	f7f9 f90f 	bl	8000a38 <__aeabi_d2iz>
 800781a:	901d      	str	r0, [sp, #116]	; 0x74
 800781c:	f7f8 fdf2 	bl	8000404 <__aeabi_i2d>
 8007820:	4602      	mov	r2, r0
 8007822:	460b      	mov	r3, r1
 8007824:	4630      	mov	r0, r6
 8007826:	4639      	mov	r1, r7
 8007828:	f7f8 fc9e 	bl	8000168 <__aeabi_dsub>
 800782c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800782e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007830:	4606      	mov	r6, r0
 8007832:	5c9b      	ldrb	r3, [r3, r2]
 8007834:	460f      	mov	r7, r1
 8007836:	f805 3b01 	strb.w	r3, [r5], #1
 800783a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800783c:	1c5a      	adds	r2, r3, #1
 800783e:	9316      	str	r3, [sp, #88]	; 0x58
 8007840:	d007      	beq.n	8007852 <_vfprintf_r+0x58e>
 8007842:	3b01      	subs	r3, #1
 8007844:	9309      	str	r3, [sp, #36]	; 0x24
 8007846:	2200      	movs	r2, #0
 8007848:	2300      	movs	r3, #0
 800784a:	f7f9 f8ad 	bl	80009a8 <__aeabi_dcmpeq>
 800784e:	2800      	cmp	r0, #0
 8007850:	d0d9      	beq.n	8007806 <_vfprintf_r+0x542>
 8007852:	2200      	movs	r2, #0
 8007854:	4630      	mov	r0, r6
 8007856:	4639      	mov	r1, r7
 8007858:	4b96      	ldr	r3, [pc, #600]	; (8007ab4 <_vfprintf_r+0x7f0>)
 800785a:	f7f9 f8cd 	bl	80009f8 <__aeabi_dcmpgt>
 800785e:	b960      	cbnz	r0, 800787a <_vfprintf_r+0x5b6>
 8007860:	2200      	movs	r2, #0
 8007862:	4630      	mov	r0, r6
 8007864:	4639      	mov	r1, r7
 8007866:	4b93      	ldr	r3, [pc, #588]	; (8007ab4 <_vfprintf_r+0x7f0>)
 8007868:	f7f9 f89e 	bl	80009a8 <__aeabi_dcmpeq>
 800786c:	2800      	cmp	r0, #0
 800786e:	f000 817f 	beq.w	8007b70 <_vfprintf_r+0x8ac>
 8007872:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007874:	07da      	lsls	r2, r3, #31
 8007876:	f140 817b 	bpl.w	8007b70 <_vfprintf_r+0x8ac>
 800787a:	2030      	movs	r0, #48	; 0x30
 800787c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800787e:	9524      	str	r5, [sp, #144]	; 0x90
 8007880:	7bd9      	ldrb	r1, [r3, #15]
 8007882:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007884:	1e53      	subs	r3, r2, #1
 8007886:	9324      	str	r3, [sp, #144]	; 0x90
 8007888:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800788c:	428b      	cmp	r3, r1
 800788e:	f000 815e 	beq.w	8007b4e <_vfprintf_r+0x88a>
 8007892:	2b39      	cmp	r3, #57	; 0x39
 8007894:	bf0b      	itete	eq
 8007896:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8007898:	3301      	addne	r3, #1
 800789a:	7a9b      	ldrbeq	r3, [r3, #10]
 800789c:	b2db      	uxtbne	r3, r3
 800789e:	f802 3c01 	strb.w	r3, [r2, #-1]
 80078a2:	eba5 0309 	sub.w	r3, r5, r9
 80078a6:	9309      	str	r3, [sp, #36]	; 0x24
 80078a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078aa:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80078ac:	2b47      	cmp	r3, #71	; 0x47
 80078ae:	f040 81b3 	bne.w	8007c18 <_vfprintf_r+0x954>
 80078b2:	1ceb      	adds	r3, r5, #3
 80078b4:	db03      	blt.n	80078be <_vfprintf_r+0x5fa>
 80078b6:	9b07      	ldr	r3, [sp, #28]
 80078b8:	42ab      	cmp	r3, r5
 80078ba:	f280 81d3 	bge.w	8007c64 <_vfprintf_r+0x9a0>
 80078be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078c0:	3b02      	subs	r3, #2
 80078c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80078c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80078c6:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80078ca:	f021 0120 	bic.w	r1, r1, #32
 80078ce:	2941      	cmp	r1, #65	; 0x41
 80078d0:	bf08      	it	eq
 80078d2:	320f      	addeq	r2, #15
 80078d4:	f105 33ff 	add.w	r3, r5, #4294967295
 80078d8:	bf06      	itte	eq
 80078da:	b2d2      	uxtbeq	r2, r2
 80078dc:	2101      	moveq	r1, #1
 80078de:	2100      	movne	r1, #0
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80078e6:	bfb4      	ite	lt
 80078e8:	222d      	movlt	r2, #45	; 0x2d
 80078ea:	222b      	movge	r2, #43	; 0x2b
 80078ec:	9320      	str	r3, [sp, #128]	; 0x80
 80078ee:	bfb8      	it	lt
 80078f0:	f1c5 0301 	rsblt	r3, r5, #1
 80078f4:	2b09      	cmp	r3, #9
 80078f6:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80078fa:	f340 81a6 	ble.w	8007c4a <_vfprintf_r+0x986>
 80078fe:	260a      	movs	r6, #10
 8007900:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 8007904:	fb93 f5f6 	sdiv	r5, r3, r6
 8007908:	4602      	mov	r2, r0
 800790a:	fb06 3115 	mls	r1, r6, r5, r3
 800790e:	3130      	adds	r1, #48	; 0x30
 8007910:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007914:	4619      	mov	r1, r3
 8007916:	2963      	cmp	r1, #99	; 0x63
 8007918:	462b      	mov	r3, r5
 800791a:	f100 30ff 	add.w	r0, r0, #4294967295
 800791e:	dcf1      	bgt.n	8007904 <_vfprintf_r+0x640>
 8007920:	3330      	adds	r3, #48	; 0x30
 8007922:	1e91      	subs	r1, r2, #2
 8007924:	f800 3c01 	strb.w	r3, [r0, #-1]
 8007928:	460b      	mov	r3, r1
 800792a:	f10d 0589 	add.w	r5, sp, #137	; 0x89
 800792e:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 8007932:	4283      	cmp	r3, r0
 8007934:	f0c0 8184 	bcc.w	8007c40 <_vfprintf_r+0x97c>
 8007938:	f10d 0399 	add.w	r3, sp, #153	; 0x99
 800793c:	1a9b      	subs	r3, r3, r2
 800793e:	4281      	cmp	r1, r0
 8007940:	bf88      	it	hi
 8007942:	2300      	movhi	r3, #0
 8007944:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007948:	441a      	add	r2, r3
 800794a:	ab22      	add	r3, sp, #136	; 0x88
 800794c:	1ad3      	subs	r3, r2, r3
 800794e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007950:	9319      	str	r3, [sp, #100]	; 0x64
 8007952:	2a01      	cmp	r2, #1
 8007954:	4413      	add	r3, r2
 8007956:	9307      	str	r3, [sp, #28]
 8007958:	dc02      	bgt.n	8007960 <_vfprintf_r+0x69c>
 800795a:	f018 0f01 	tst.w	r8, #1
 800795e:	d003      	beq.n	8007968 <_vfprintf_r+0x6a4>
 8007960:	9b07      	ldr	r3, [sp, #28]
 8007962:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007964:	4413      	add	r3, r2
 8007966:	9307      	str	r3, [sp, #28]
 8007968:	2600      	movs	r6, #0
 800796a:	4635      	mov	r5, r6
 800796c:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8007970:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007974:	9314      	str	r3, [sp, #80]	; 0x50
 8007976:	960c      	str	r6, [sp, #48]	; 0x30
 8007978:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800797a:	b113      	cbz	r3, 8007982 <_vfprintf_r+0x6be>
 800797c:	232d      	movs	r3, #45	; 0x2d
 800797e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007982:	2700      	movs	r7, #0
 8007984:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8007988:	9b07      	ldr	r3, [sp, #28]
 800798a:	42bb      	cmp	r3, r7
 800798c:	bfb8      	it	lt
 800798e:	463b      	movlt	r3, r7
 8007990:	9314      	str	r3, [sp, #80]	; 0x50
 8007992:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007996:	b113      	cbz	r3, 800799e <_vfprintf_r+0x6da>
 8007998:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800799a:	3301      	adds	r3, #1
 800799c:	9314      	str	r3, [sp, #80]	; 0x50
 800799e:	f018 0302 	ands.w	r3, r8, #2
 80079a2:	931b      	str	r3, [sp, #108]	; 0x6c
 80079a4:	bf1e      	ittt	ne
 80079a6:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 80079a8:	3302      	addne	r3, #2
 80079aa:	9314      	strne	r3, [sp, #80]	; 0x50
 80079ac:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 80079b0:	931c      	str	r3, [sp, #112]	; 0x70
 80079b2:	d121      	bne.n	80079f8 <_vfprintf_r+0x734>
 80079b4:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80079b8:	1a9b      	subs	r3, r3, r2
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	9316      	str	r3, [sp, #88]	; 0x58
 80079be:	dd1b      	ble.n	80079f8 <_vfprintf_r+0x734>
 80079c0:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80079c4:	9816      	ldr	r0, [sp, #88]	; 0x58
 80079c6:	3201      	adds	r2, #1
 80079c8:	2810      	cmp	r0, #16
 80079ca:	483b      	ldr	r0, [pc, #236]	; (8007ab8 <_vfprintf_r+0x7f4>)
 80079cc:	f104 0108 	add.w	r1, r4, #8
 80079d0:	6020      	str	r0, [r4, #0]
 80079d2:	f300 82e6 	bgt.w	8007fa2 <_vfprintf_r+0xcde>
 80079d6:	9816      	ldr	r0, [sp, #88]	; 0x58
 80079d8:	2a07      	cmp	r2, #7
 80079da:	4403      	add	r3, r0
 80079dc:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80079e0:	6060      	str	r0, [r4, #4]
 80079e2:	f340 82f3 	ble.w	8007fcc <_vfprintf_r+0xd08>
 80079e6:	4651      	mov	r1, sl
 80079e8:	4658      	mov	r0, fp
 80079ea:	aa26      	add	r2, sp, #152	; 0x98
 80079ec:	f000 fec6 	bl	800877c <__sprint_r>
 80079f0:	2800      	cmp	r0, #0
 80079f2:	f040 861b 	bne.w	800862c <_vfprintf_r+0x1368>
 80079f6:	ac29      	add	r4, sp, #164	; 0xa4
 80079f8:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
 80079fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80079fe:	b16a      	cbz	r2, 8007a1c <_vfprintf_r+0x758>
 8007a00:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8007a04:	6022      	str	r2, [r4, #0]
 8007a06:	2201      	movs	r2, #1
 8007a08:	4413      	add	r3, r2
 8007a0a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007a0c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a0e:	6062      	str	r2, [r4, #4]
 8007a10:	4413      	add	r3, r2
 8007a12:	2b07      	cmp	r3, #7
 8007a14:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a16:	f300 82db 	bgt.w	8007fd0 <_vfprintf_r+0xd0c>
 8007a1a:	3408      	adds	r4, #8
 8007a1c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007a1e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a20:	b162      	cbz	r2, 8007a3c <_vfprintf_r+0x778>
 8007a22:	aa1f      	add	r2, sp, #124	; 0x7c
 8007a24:	6022      	str	r2, [r4, #0]
 8007a26:	2202      	movs	r2, #2
 8007a28:	4413      	add	r3, r2
 8007a2a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007a2c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a2e:	6062      	str	r2, [r4, #4]
 8007a30:	3301      	adds	r3, #1
 8007a32:	2b07      	cmp	r3, #7
 8007a34:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a36:	f300 82d5 	bgt.w	8007fe4 <_vfprintf_r+0xd20>
 8007a3a:	3408      	adds	r4, #8
 8007a3c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007a3e:	2b80      	cmp	r3, #128	; 0x80
 8007a40:	d121      	bne.n	8007a86 <_vfprintf_r+0x7c2>
 8007a42:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007a46:	1a9b      	subs	r3, r3, r2
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	9316      	str	r3, [sp, #88]	; 0x58
 8007a4c:	dd1b      	ble.n	8007a86 <_vfprintf_r+0x7c2>
 8007a4e:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007a52:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007a54:	3201      	adds	r2, #1
 8007a56:	2810      	cmp	r0, #16
 8007a58:	4818      	ldr	r0, [pc, #96]	; (8007abc <_vfprintf_r+0x7f8>)
 8007a5a:	f104 0108 	add.w	r1, r4, #8
 8007a5e:	6020      	str	r0, [r4, #0]
 8007a60:	f300 82ca 	bgt.w	8007ff8 <_vfprintf_r+0xd34>
 8007a64:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007a66:	2a07      	cmp	r2, #7
 8007a68:	4403      	add	r3, r0
 8007a6a:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007a6e:	6060      	str	r0, [r4, #4]
 8007a70:	f340 82d7 	ble.w	8008022 <_vfprintf_r+0xd5e>
 8007a74:	4651      	mov	r1, sl
 8007a76:	4658      	mov	r0, fp
 8007a78:	aa26      	add	r2, sp, #152	; 0x98
 8007a7a:	f000 fe7f 	bl	800877c <__sprint_r>
 8007a7e:	2800      	cmp	r0, #0
 8007a80:	f040 85d4 	bne.w	800862c <_vfprintf_r+0x1368>
 8007a84:	ac29      	add	r4, sp, #164	; 0xa4
 8007a86:	9b07      	ldr	r3, [sp, #28]
 8007a88:	1aff      	subs	r7, r7, r3
 8007a8a:	2f00      	cmp	r7, #0
 8007a8c:	dd28      	ble.n	8007ae0 <_vfprintf_r+0x81c>
 8007a8e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a92:	480a      	ldr	r0, [pc, #40]	; (8007abc <_vfprintf_r+0x7f8>)
 8007a94:	2f10      	cmp	r7, #16
 8007a96:	f103 0301 	add.w	r3, r3, #1
 8007a9a:	f104 0108 	add.w	r1, r4, #8
 8007a9e:	6020      	str	r0, [r4, #0]
 8007aa0:	f300 82c1 	bgt.w	8008026 <_vfprintf_r+0xd62>
 8007aa4:	e00c      	b.n	8007ac0 <_vfprintf_r+0x7fc>
 8007aa6:	bf00      	nop
 8007aa8:	0800bafd 	.word	0x0800bafd
 8007aac:	0800baec 	.word	0x0800baec
 8007ab0:	40300000 	.word	0x40300000
 8007ab4:	3fe00000 	.word	0x3fe00000
 8007ab8:	0800bb30 	.word	0x0800bb30
 8007abc:	0800bb40 	.word	0x0800bb40
 8007ac0:	6067      	str	r7, [r4, #4]
 8007ac2:	2b07      	cmp	r3, #7
 8007ac4:	4417      	add	r7, r2
 8007ac6:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8007aca:	f340 82bf 	ble.w	800804c <_vfprintf_r+0xd88>
 8007ace:	4651      	mov	r1, sl
 8007ad0:	4658      	mov	r0, fp
 8007ad2:	aa26      	add	r2, sp, #152	; 0x98
 8007ad4:	f000 fe52 	bl	800877c <__sprint_r>
 8007ad8:	2800      	cmp	r0, #0
 8007ada:	f040 85a7 	bne.w	800862c <_vfprintf_r+0x1368>
 8007ade:	ac29      	add	r4, sp, #164	; 0xa4
 8007ae0:	f418 7f80 	tst.w	r8, #256	; 0x100
 8007ae4:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 8007ae6:	f040 82b7 	bne.w	8008058 <_vfprintf_r+0xd94>
 8007aea:	9b07      	ldr	r3, [sp, #28]
 8007aec:	f8c4 9000 	str.w	r9, [r4]
 8007af0:	441f      	add	r7, r3
 8007af2:	6063      	str	r3, [r4, #4]
 8007af4:	9728      	str	r7, [sp, #160]	; 0xa0
 8007af6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007af8:	3301      	adds	r3, #1
 8007afa:	2b07      	cmp	r3, #7
 8007afc:	9327      	str	r3, [sp, #156]	; 0x9c
 8007afe:	f300 82f0 	bgt.w	80080e2 <_vfprintf_r+0xe1e>
 8007b02:	3408      	adds	r4, #8
 8007b04:	f018 0f04 	tst.w	r8, #4
 8007b08:	f040 8572 	bne.w	80085f0 <_vfprintf_r+0x132c>
 8007b0c:	e9dd 3212 	ldrd	r3, r2, [sp, #72]	; 0x48
 8007b10:	9914      	ldr	r1, [sp, #80]	; 0x50
 8007b12:	428a      	cmp	r2, r1
 8007b14:	bfac      	ite	ge
 8007b16:	189b      	addge	r3, r3, r2
 8007b18:	185b      	addlt	r3, r3, r1
 8007b1a:	9312      	str	r3, [sp, #72]	; 0x48
 8007b1c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b1e:	b13b      	cbz	r3, 8007b30 <_vfprintf_r+0x86c>
 8007b20:	4651      	mov	r1, sl
 8007b22:	4658      	mov	r0, fp
 8007b24:	aa26      	add	r2, sp, #152	; 0x98
 8007b26:	f000 fe29 	bl	800877c <__sprint_r>
 8007b2a:	2800      	cmp	r0, #0
 8007b2c:	f040 857e 	bne.w	800862c <_vfprintf_r+0x1368>
 8007b30:	2300      	movs	r3, #0
 8007b32:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b34:	9b08      	ldr	r3, [sp, #32]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	f040 8594 	bne.w	8008664 <_vfprintf_r+0x13a0>
 8007b3c:	ac29      	add	r4, sp, #164	; 0xa4
 8007b3e:	e0e6      	b.n	8007d0e <_vfprintf_r+0xa4a>
 8007b40:	9008      	str	r0, [sp, #32]
 8007b42:	e632      	b.n	80077aa <_vfprintf_r+0x4e6>
 8007b44:	2306      	movs	r3, #6
 8007b46:	9008      	str	r0, [sp, #32]
 8007b48:	e620      	b.n	800778c <_vfprintf_r+0x4c8>
 8007b4a:	9008      	str	r0, [sp, #32]
 8007b4c:	e62d      	b.n	80077aa <_vfprintf_r+0x4e6>
 8007b4e:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007b52:	e696      	b.n	8007882 <_vfprintf_r+0x5be>
 8007b54:	f803 0b01 	strb.w	r0, [r3], #1
 8007b58:	1aca      	subs	r2, r1, r3
 8007b5a:	2a00      	cmp	r2, #0
 8007b5c:	dafa      	bge.n	8007b54 <_vfprintf_r+0x890>
 8007b5e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007b60:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007b62:	3201      	adds	r2, #1
 8007b64:	f103 0301 	add.w	r3, r3, #1
 8007b68:	bfb8      	it	lt
 8007b6a:	2300      	movlt	r3, #0
 8007b6c:	441d      	add	r5, r3
 8007b6e:	e698      	b.n	80078a2 <_vfprintf_r+0x5de>
 8007b70:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007b72:	462b      	mov	r3, r5
 8007b74:	2030      	movs	r0, #48	; 0x30
 8007b76:	18a9      	adds	r1, r5, r2
 8007b78:	e7ee      	b.n	8007b58 <_vfprintf_r+0x894>
 8007b7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b7c:	2b46      	cmp	r3, #70	; 0x46
 8007b7e:	d005      	beq.n	8007b8c <_vfprintf_r+0x8c8>
 8007b80:	2b45      	cmp	r3, #69	; 0x45
 8007b82:	d11d      	bne.n	8007bc0 <_vfprintf_r+0x8fc>
 8007b84:	9b07      	ldr	r3, [sp, #28]
 8007b86:	1c5e      	adds	r6, r3, #1
 8007b88:	2302      	movs	r3, #2
 8007b8a:	e001      	b.n	8007b90 <_vfprintf_r+0x8cc>
 8007b8c:	2303      	movs	r3, #3
 8007b8e:	9e07      	ldr	r6, [sp, #28]
 8007b90:	aa24      	add	r2, sp, #144	; 0x90
 8007b92:	9204      	str	r2, [sp, #16]
 8007b94:	aa21      	add	r2, sp, #132	; 0x84
 8007b96:	9203      	str	r2, [sp, #12]
 8007b98:	aa20      	add	r2, sp, #128	; 0x80
 8007b9a:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007b9e:	9300      	str	r3, [sp, #0]
 8007ba0:	463a      	mov	r2, r7
 8007ba2:	462b      	mov	r3, r5
 8007ba4:	4658      	mov	r0, fp
 8007ba6:	f002 f833 	bl	8009c10 <_dtoa_r>
 8007baa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bac:	4681      	mov	r9, r0
 8007bae:	2b47      	cmp	r3, #71	; 0x47
 8007bb0:	d108      	bne.n	8007bc4 <_vfprintf_r+0x900>
 8007bb2:	f018 0f01 	tst.w	r8, #1
 8007bb6:	d105      	bne.n	8007bc4 <_vfprintf_r+0x900>
 8007bb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007bba:	eba3 0309 	sub.w	r3, r3, r9
 8007bbe:	e672      	b.n	80078a6 <_vfprintf_r+0x5e2>
 8007bc0:	9e07      	ldr	r6, [sp, #28]
 8007bc2:	e7e1      	b.n	8007b88 <_vfprintf_r+0x8c4>
 8007bc4:	eb09 0306 	add.w	r3, r9, r6
 8007bc8:	9309      	str	r3, [sp, #36]	; 0x24
 8007bca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bcc:	2b46      	cmp	r3, #70	; 0x46
 8007bce:	d111      	bne.n	8007bf4 <_vfprintf_r+0x930>
 8007bd0:	f899 3000 	ldrb.w	r3, [r9]
 8007bd4:	2b30      	cmp	r3, #48	; 0x30
 8007bd6:	d109      	bne.n	8007bec <_vfprintf_r+0x928>
 8007bd8:	2200      	movs	r2, #0
 8007bda:	2300      	movs	r3, #0
 8007bdc:	4638      	mov	r0, r7
 8007bde:	4629      	mov	r1, r5
 8007be0:	f7f8 fee2 	bl	80009a8 <__aeabi_dcmpeq>
 8007be4:	b910      	cbnz	r0, 8007bec <_vfprintf_r+0x928>
 8007be6:	f1c6 0601 	rsb	r6, r6, #1
 8007bea:	9620      	str	r6, [sp, #128]	; 0x80
 8007bec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007bf0:	441a      	add	r2, r3
 8007bf2:	9209      	str	r2, [sp, #36]	; 0x24
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	4638      	mov	r0, r7
 8007bfa:	4629      	mov	r1, r5
 8007bfc:	f7f8 fed4 	bl	80009a8 <__aeabi_dcmpeq>
 8007c00:	b108      	cbz	r0, 8007c06 <_vfprintf_r+0x942>
 8007c02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c04:	9324      	str	r3, [sp, #144]	; 0x90
 8007c06:	2230      	movs	r2, #48	; 0x30
 8007c08:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007c0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c0c:	4299      	cmp	r1, r3
 8007c0e:	d9d3      	bls.n	8007bb8 <_vfprintf_r+0x8f4>
 8007c10:	1c59      	adds	r1, r3, #1
 8007c12:	9124      	str	r1, [sp, #144]	; 0x90
 8007c14:	701a      	strb	r2, [r3, #0]
 8007c16:	e7f7      	b.n	8007c08 <_vfprintf_r+0x944>
 8007c18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c1a:	2b46      	cmp	r3, #70	; 0x46
 8007c1c:	f47f ae52 	bne.w	80078c4 <_vfprintf_r+0x600>
 8007c20:	9a07      	ldr	r2, [sp, #28]
 8007c22:	f008 0301 	and.w	r3, r8, #1
 8007c26:	2d00      	cmp	r5, #0
 8007c28:	ea43 0302 	orr.w	r3, r3, r2
 8007c2c:	dd29      	ble.n	8007c82 <_vfprintf_r+0x9be>
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d034      	beq.n	8007c9c <_vfprintf_r+0x9d8>
 8007c32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c34:	18eb      	adds	r3, r5, r3
 8007c36:	441a      	add	r2, r3
 8007c38:	9207      	str	r2, [sp, #28]
 8007c3a:	2366      	movs	r3, #102	; 0x66
 8007c3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c3e:	e033      	b.n	8007ca8 <_vfprintf_r+0x9e4>
 8007c40:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007c44:	f805 6f01 	strb.w	r6, [r5, #1]!
 8007c48:	e673      	b.n	8007932 <_vfprintf_r+0x66e>
 8007c4a:	b941      	cbnz	r1, 8007c5e <_vfprintf_r+0x99a>
 8007c4c:	2230      	movs	r2, #48	; 0x30
 8007c4e:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007c52:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007c56:	3330      	adds	r3, #48	; 0x30
 8007c58:	f802 3b01 	strb.w	r3, [r2], #1
 8007c5c:	e675      	b.n	800794a <_vfprintf_r+0x686>
 8007c5e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007c62:	e7f8      	b.n	8007c56 <_vfprintf_r+0x992>
 8007c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c66:	42ab      	cmp	r3, r5
 8007c68:	dd10      	ble.n	8007c8c <_vfprintf_r+0x9c8>
 8007c6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c6e:	2d00      	cmp	r5, #0
 8007c70:	4413      	add	r3, r2
 8007c72:	9307      	str	r3, [sp, #28]
 8007c74:	dc10      	bgt.n	8007c98 <_vfprintf_r+0x9d4>
 8007c76:	9a07      	ldr	r2, [sp, #28]
 8007c78:	f1c5 0301 	rsb	r3, r5, #1
 8007c7c:	441a      	add	r2, r3
 8007c7e:	9207      	str	r2, [sp, #28]
 8007c80:	e00a      	b.n	8007c98 <_vfprintf_r+0x9d4>
 8007c82:	b16b      	cbz	r3, 8007ca0 <_vfprintf_r+0x9dc>
 8007c84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c86:	9a07      	ldr	r2, [sp, #28]
 8007c88:	3301      	adds	r3, #1
 8007c8a:	e7d4      	b.n	8007c36 <_vfprintf_r+0x972>
 8007c8c:	f018 0f01 	tst.w	r8, #1
 8007c90:	d01f      	beq.n	8007cd2 <_vfprintf_r+0xa0e>
 8007c92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c94:	18eb      	adds	r3, r5, r3
 8007c96:	9307      	str	r3, [sp, #28]
 8007c98:	2367      	movs	r3, #103	; 0x67
 8007c9a:	e7cf      	b.n	8007c3c <_vfprintf_r+0x978>
 8007c9c:	9507      	str	r5, [sp, #28]
 8007c9e:	e7cc      	b.n	8007c3a <_vfprintf_r+0x976>
 8007ca0:	2366      	movs	r3, #102	; 0x66
 8007ca2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	9307      	str	r3, [sp, #28]
 8007ca8:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8007cac:	930c      	str	r3, [sp, #48]	; 0x30
 8007cae:	d021      	beq.n	8007cf4 <_vfprintf_r+0xa30>
 8007cb0:	2600      	movs	r6, #0
 8007cb2:	2d00      	cmp	r5, #0
 8007cb4:	960c      	str	r6, [sp, #48]	; 0x30
 8007cb6:	f77f ae5f 	ble.w	8007978 <_vfprintf_r+0x6b4>
 8007cba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	2bff      	cmp	r3, #255	; 0xff
 8007cc0:	d109      	bne.n	8007cd6 <_vfprintf_r+0xa12>
 8007cc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cc4:	9a07      	ldr	r2, [sp, #28]
 8007cc6:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007cc8:	4433      	add	r3, r6
 8007cca:	fb01 2303 	mla	r3, r1, r3, r2
 8007cce:	9307      	str	r3, [sp, #28]
 8007cd0:	e652      	b.n	8007978 <_vfprintf_r+0x6b4>
 8007cd2:	9507      	str	r5, [sp, #28]
 8007cd4:	e7e0      	b.n	8007c98 <_vfprintf_r+0x9d4>
 8007cd6:	42ab      	cmp	r3, r5
 8007cd8:	daf3      	bge.n	8007cc2 <_vfprintf_r+0x9fe>
 8007cda:	1aed      	subs	r5, r5, r3
 8007cdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cde:	785b      	ldrb	r3, [r3, #1]
 8007ce0:	b133      	cbz	r3, 8007cf0 <_vfprintf_r+0xa2c>
 8007ce2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	930c      	str	r3, [sp, #48]	; 0x30
 8007ce8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cea:	3301      	adds	r3, #1
 8007cec:	930d      	str	r3, [sp, #52]	; 0x34
 8007cee:	e7e4      	b.n	8007cba <_vfprintf_r+0x9f6>
 8007cf0:	3601      	adds	r6, #1
 8007cf2:	e7e2      	b.n	8007cba <_vfprintf_r+0x9f6>
 8007cf4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007cf6:	e63f      	b.n	8007978 <_vfprintf_r+0x6b4>
 8007cf8:	1d2b      	adds	r3, r5, #4
 8007cfa:	f018 0f20 	tst.w	r8, #32
 8007cfe:	930a      	str	r3, [sp, #40]	; 0x28
 8007d00:	d00a      	beq.n	8007d18 <_vfprintf_r+0xa54>
 8007d02:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d04:	682b      	ldr	r3, [r5, #0]
 8007d06:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007d08:	17d2      	asrs	r2, r2, #31
 8007d0a:	e9c3 1200 	strd	r1, r2, [r3]
 8007d0e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007d10:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8007d14:	f7ff bb57 	b.w	80073c6 <_vfprintf_r+0x102>
 8007d18:	f018 0f10 	tst.w	r8, #16
 8007d1c:	d003      	beq.n	8007d26 <_vfprintf_r+0xa62>
 8007d1e:	682b      	ldr	r3, [r5, #0]
 8007d20:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d22:	601a      	str	r2, [r3, #0]
 8007d24:	e7f3      	b.n	8007d0e <_vfprintf_r+0xa4a>
 8007d26:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007d2a:	d003      	beq.n	8007d34 <_vfprintf_r+0xa70>
 8007d2c:	682b      	ldr	r3, [r5, #0]
 8007d2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d30:	801a      	strh	r2, [r3, #0]
 8007d32:	e7ec      	b.n	8007d0e <_vfprintf_r+0xa4a>
 8007d34:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007d38:	d0f1      	beq.n	8007d1e <_vfprintf_r+0xa5a>
 8007d3a:	682b      	ldr	r3, [r5, #0]
 8007d3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d3e:	701a      	strb	r2, [r3, #0]
 8007d40:	e7e5      	b.n	8007d0e <_vfprintf_r+0xa4a>
 8007d42:	f048 0810 	orr.w	r8, r8, #16
 8007d46:	f018 0320 	ands.w	r3, r8, #32
 8007d4a:	d020      	beq.n	8007d8e <_vfprintf_r+0xaca>
 8007d4c:	3507      	adds	r5, #7
 8007d4e:	f025 0307 	bic.w	r3, r5, #7
 8007d52:	461a      	mov	r2, r3
 8007d54:	f852 5b08 	ldr.w	r5, [r2], #8
 8007d58:	685e      	ldr	r6, [r3, #4]
 8007d5a:	920a      	str	r2, [sp, #40]	; 0x28
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007d62:	2200      	movs	r2, #0
 8007d64:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007d68:	9a07      	ldr	r2, [sp, #28]
 8007d6a:	3201      	adds	r2, #1
 8007d6c:	f000 848f 	beq.w	800868e <_vfprintf_r+0x13ca>
 8007d70:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8007d74:	9208      	str	r2, [sp, #32]
 8007d76:	ea55 0206 	orrs.w	r2, r5, r6
 8007d7a:	f040 848e 	bne.w	800869a <_vfprintf_r+0x13d6>
 8007d7e:	9a07      	ldr	r2, [sp, #28]
 8007d80:	2a00      	cmp	r2, #0
 8007d82:	f000 80f4 	beq.w	8007f6e <_vfprintf_r+0xcaa>
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	f040 848a 	bne.w	80086a0 <_vfprintf_r+0x13dc>
 8007d8c:	e09e      	b.n	8007ecc <_vfprintf_r+0xc08>
 8007d8e:	462a      	mov	r2, r5
 8007d90:	f852 5b04 	ldr.w	r5, [r2], #4
 8007d94:	f018 0610 	ands.w	r6, r8, #16
 8007d98:	920a      	str	r2, [sp, #40]	; 0x28
 8007d9a:	d001      	beq.n	8007da0 <_vfprintf_r+0xadc>
 8007d9c:	461e      	mov	r6, r3
 8007d9e:	e7dd      	b.n	8007d5c <_vfprintf_r+0xa98>
 8007da0:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8007da4:	d001      	beq.n	8007daa <_vfprintf_r+0xae6>
 8007da6:	b2ad      	uxth	r5, r5
 8007da8:	e7d8      	b.n	8007d5c <_vfprintf_r+0xa98>
 8007daa:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8007dae:	d0d5      	beq.n	8007d5c <_vfprintf_r+0xa98>
 8007db0:	b2ed      	uxtb	r5, r5
 8007db2:	e7f3      	b.n	8007d9c <_vfprintf_r+0xad8>
 8007db4:	462b      	mov	r3, r5
 8007db6:	f853 5b04 	ldr.w	r5, [r3], #4
 8007dba:	2278      	movs	r2, #120	; 0x78
 8007dbc:	930a      	str	r3, [sp, #40]	; 0x28
 8007dbe:	f647 0330 	movw	r3, #30768	; 0x7830
 8007dc2:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007dc6:	4ba2      	ldr	r3, [pc, #648]	; (8008050 <_vfprintf_r+0xd8c>)
 8007dc8:	2600      	movs	r6, #0
 8007dca:	931a      	str	r3, [sp, #104]	; 0x68
 8007dcc:	f048 0802 	orr.w	r8, r8, #2
 8007dd0:	2302      	movs	r3, #2
 8007dd2:	920b      	str	r2, [sp, #44]	; 0x2c
 8007dd4:	e7c5      	b.n	8007d62 <_vfprintf_r+0xa9e>
 8007dd6:	462b      	mov	r3, r5
 8007dd8:	2500      	movs	r5, #0
 8007dda:	f853 9b04 	ldr.w	r9, [r3], #4
 8007dde:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007de2:	930a      	str	r3, [sp, #40]	; 0x28
 8007de4:	9b07      	ldr	r3, [sp, #28]
 8007de6:	1c5e      	adds	r6, r3, #1
 8007de8:	d010      	beq.n	8007e0c <_vfprintf_r+0xb48>
 8007dea:	461a      	mov	r2, r3
 8007dec:	4629      	mov	r1, r5
 8007dee:	4648      	mov	r0, r9
 8007df0:	f001 fdf4 	bl	80099dc <memchr>
 8007df4:	9008      	str	r0, [sp, #32]
 8007df6:	2800      	cmp	r0, #0
 8007df8:	f000 80d0 	beq.w	8007f9c <_vfprintf_r+0xcd8>
 8007dfc:	eba0 0309 	sub.w	r3, r0, r9
 8007e00:	462f      	mov	r7, r5
 8007e02:	462e      	mov	r6, r5
 8007e04:	e9cd 3507 	strd	r3, r5, [sp, #28]
 8007e08:	950c      	str	r5, [sp, #48]	; 0x30
 8007e0a:	e5bd      	b.n	8007988 <_vfprintf_r+0x6c4>
 8007e0c:	4648      	mov	r0, r9
 8007e0e:	f7f8 f99f 	bl	8000150 <strlen>
 8007e12:	e9cd 0507 	strd	r0, r5, [sp, #28]
 8007e16:	e461      	b.n	80076dc <_vfprintf_r+0x418>
 8007e18:	f048 0810 	orr.w	r8, r8, #16
 8007e1c:	f018 0320 	ands.w	r3, r8, #32
 8007e20:	d009      	beq.n	8007e36 <_vfprintf_r+0xb72>
 8007e22:	3507      	adds	r5, #7
 8007e24:	f025 0307 	bic.w	r3, r5, #7
 8007e28:	461a      	mov	r2, r3
 8007e2a:	f852 5b08 	ldr.w	r5, [r2], #8
 8007e2e:	685e      	ldr	r6, [r3, #4]
 8007e30:	920a      	str	r2, [sp, #40]	; 0x28
 8007e32:	2301      	movs	r3, #1
 8007e34:	e795      	b.n	8007d62 <_vfprintf_r+0xa9e>
 8007e36:	462a      	mov	r2, r5
 8007e38:	f852 5b04 	ldr.w	r5, [r2], #4
 8007e3c:	f018 0610 	ands.w	r6, r8, #16
 8007e40:	920a      	str	r2, [sp, #40]	; 0x28
 8007e42:	d001      	beq.n	8007e48 <_vfprintf_r+0xb84>
 8007e44:	461e      	mov	r6, r3
 8007e46:	e7f4      	b.n	8007e32 <_vfprintf_r+0xb6e>
 8007e48:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8007e4c:	d001      	beq.n	8007e52 <_vfprintf_r+0xb8e>
 8007e4e:	b2ad      	uxth	r5, r5
 8007e50:	e7ef      	b.n	8007e32 <_vfprintf_r+0xb6e>
 8007e52:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8007e56:	d0ec      	beq.n	8007e32 <_vfprintf_r+0xb6e>
 8007e58:	b2ed      	uxtb	r5, r5
 8007e5a:	e7f3      	b.n	8007e44 <_vfprintf_r+0xb80>
 8007e5c:	4b7d      	ldr	r3, [pc, #500]	; (8008054 <_vfprintf_r+0xd90>)
 8007e5e:	931a      	str	r3, [sp, #104]	; 0x68
 8007e60:	f018 0320 	ands.w	r3, r8, #32
 8007e64:	d01b      	beq.n	8007e9e <_vfprintf_r+0xbda>
 8007e66:	3507      	adds	r5, #7
 8007e68:	f025 0307 	bic.w	r3, r5, #7
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	f852 5b08 	ldr.w	r5, [r2], #8
 8007e72:	685e      	ldr	r6, [r3, #4]
 8007e74:	920a      	str	r2, [sp, #40]	; 0x28
 8007e76:	f018 0f01 	tst.w	r8, #1
 8007e7a:	d00a      	beq.n	8007e92 <_vfprintf_r+0xbce>
 8007e7c:	ea55 0306 	orrs.w	r3, r5, r6
 8007e80:	d007      	beq.n	8007e92 <_vfprintf_r+0xbce>
 8007e82:	2330      	movs	r3, #48	; 0x30
 8007e84:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007e88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e8a:	f048 0802 	orr.w	r8, r8, #2
 8007e8e:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007e92:	2302      	movs	r3, #2
 8007e94:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007e98:	e763      	b.n	8007d62 <_vfprintf_r+0xa9e>
 8007e9a:	4b6d      	ldr	r3, [pc, #436]	; (8008050 <_vfprintf_r+0xd8c>)
 8007e9c:	e7df      	b.n	8007e5e <_vfprintf_r+0xb9a>
 8007e9e:	462a      	mov	r2, r5
 8007ea0:	f852 5b04 	ldr.w	r5, [r2], #4
 8007ea4:	f018 0610 	ands.w	r6, r8, #16
 8007ea8:	920a      	str	r2, [sp, #40]	; 0x28
 8007eaa:	d001      	beq.n	8007eb0 <_vfprintf_r+0xbec>
 8007eac:	461e      	mov	r6, r3
 8007eae:	e7e2      	b.n	8007e76 <_vfprintf_r+0xbb2>
 8007eb0:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8007eb4:	d001      	beq.n	8007eba <_vfprintf_r+0xbf6>
 8007eb6:	b2ad      	uxth	r5, r5
 8007eb8:	e7dd      	b.n	8007e76 <_vfprintf_r+0xbb2>
 8007eba:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8007ebe:	d0da      	beq.n	8007e76 <_vfprintf_r+0xbb2>
 8007ec0:	b2ed      	uxtb	r5, r5
 8007ec2:	e7f3      	b.n	8007eac <_vfprintf_r+0xbe8>
 8007ec4:	2d0a      	cmp	r5, #10
 8007ec6:	f176 0300 	sbcs.w	r3, r6, #0
 8007eca:	d205      	bcs.n	8007ed8 <_vfprintf_r+0xc14>
 8007ecc:	3530      	adds	r5, #48	; 0x30
 8007ece:	f88d 5147 	strb.w	r5, [sp, #327]	; 0x147
 8007ed2:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8007ed6:	e3ff      	b.n	80086d8 <_vfprintf_r+0x1414>
 8007ed8:	2300      	movs	r3, #0
 8007eda:	9309      	str	r3, [sp, #36]	; 0x24
 8007edc:	9b08      	ldr	r3, [sp, #32]
 8007ede:	af52      	add	r7, sp, #328	; 0x148
 8007ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ee4:	930c      	str	r3, [sp, #48]	; 0x30
 8007ee6:	220a      	movs	r2, #10
 8007ee8:	2300      	movs	r3, #0
 8007eea:	4628      	mov	r0, r5
 8007eec:	4631      	mov	r1, r6
 8007eee:	f7f8 fe1b 	bl	8000b28 <__aeabi_uldivmod>
 8007ef2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ef4:	3230      	adds	r2, #48	; 0x30
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	9309      	str	r3, [sp, #36]	; 0x24
 8007efa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007efc:	4688      	mov	r8, r1
 8007efe:	9014      	str	r0, [sp, #80]	; 0x50
 8007f00:	f107 39ff 	add.w	r9, r7, #4294967295
 8007f04:	f807 2c01 	strb.w	r2, [r7, #-1]
 8007f08:	b1d3      	cbz	r3, 8007f40 <_vfprintf_r+0xc7c>
 8007f0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f0e:	781b      	ldrb	r3, [r3, #0]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d115      	bne.n	8007f40 <_vfprintf_r+0xc7c>
 8007f14:	2aff      	cmp	r2, #255	; 0xff
 8007f16:	d013      	beq.n	8007f40 <_vfprintf_r+0xc7c>
 8007f18:	2d0a      	cmp	r5, #10
 8007f1a:	f176 0300 	sbcs.w	r3, r6, #0
 8007f1e:	d30f      	bcc.n	8007f40 <_vfprintf_r+0xc7c>
 8007f20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f22:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007f24:	eba9 0903 	sub.w	r9, r9, r3
 8007f28:	461a      	mov	r2, r3
 8007f2a:	4648      	mov	r0, r9
 8007f2c:	f001 fd02 	bl	8009934 <strncpy>
 8007f30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f32:	785b      	ldrb	r3, [r3, #1]
 8007f34:	b11b      	cbz	r3, 8007f3e <_vfprintf_r+0xc7a>
 8007f36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f38:	3301      	adds	r3, #1
 8007f3a:	930d      	str	r3, [sp, #52]	; 0x34
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	9309      	str	r3, [sp, #36]	; 0x24
 8007f40:	2d0a      	cmp	r5, #10
 8007f42:	f176 0600 	sbcs.w	r6, r6, #0
 8007f46:	f0c0 83c7 	bcc.w	80086d8 <_vfprintf_r+0x1414>
 8007f4a:	4646      	mov	r6, r8
 8007f4c:	464f      	mov	r7, r9
 8007f4e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8007f50:	e7c9      	b.n	8007ee6 <_vfprintf_r+0xc22>
 8007f52:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007f54:	f005 030f 	and.w	r3, r5, #15
 8007f58:	5cd3      	ldrb	r3, [r2, r3]
 8007f5a:	092d      	lsrs	r5, r5, #4
 8007f5c:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 8007f60:	0936      	lsrs	r6, r6, #4
 8007f62:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8007f66:	ea55 0306 	orrs.w	r3, r5, r6
 8007f6a:	d1f2      	bne.n	8007f52 <_vfprintf_r+0xc8e>
 8007f6c:	e3b4      	b.n	80086d8 <_vfprintf_r+0x1414>
 8007f6e:	b933      	cbnz	r3, 8007f7e <_vfprintf_r+0xcba>
 8007f70:	f018 0f01 	tst.w	r8, #1
 8007f74:	d003      	beq.n	8007f7e <_vfprintf_r+0xcba>
 8007f76:	2330      	movs	r3, #48	; 0x30
 8007f78:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8007f7c:	e7a9      	b.n	8007ed2 <_vfprintf_r+0xc0e>
 8007f7e:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007f82:	e3a9      	b.n	80086d8 <_vfprintf_r+0x1414>
 8007f84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	f000 8372 	beq.w	8008670 <_vfprintf_r+0x13ac>
 8007f8c:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007f90:	2300      	movs	r3, #0
 8007f92:	950a      	str	r5, [sp, #40]	; 0x28
 8007f94:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007f98:	f7ff bb33 	b.w	8007602 <_vfprintf_r+0x33e>
 8007f9c:	9f08      	ldr	r7, [sp, #32]
 8007f9e:	f7ff bb9e 	b.w	80076de <_vfprintf_r+0x41a>
 8007fa2:	2010      	movs	r0, #16
 8007fa4:	2a07      	cmp	r2, #7
 8007fa6:	4403      	add	r3, r0
 8007fa8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007fac:	6060      	str	r0, [r4, #4]
 8007fae:	dd08      	ble.n	8007fc2 <_vfprintf_r+0xcfe>
 8007fb0:	4651      	mov	r1, sl
 8007fb2:	4658      	mov	r0, fp
 8007fb4:	aa26      	add	r2, sp, #152	; 0x98
 8007fb6:	f000 fbe1 	bl	800877c <__sprint_r>
 8007fba:	2800      	cmp	r0, #0
 8007fbc:	f040 8336 	bne.w	800862c <_vfprintf_r+0x1368>
 8007fc0:	a929      	add	r1, sp, #164	; 0xa4
 8007fc2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007fc4:	460c      	mov	r4, r1
 8007fc6:	3b10      	subs	r3, #16
 8007fc8:	9316      	str	r3, [sp, #88]	; 0x58
 8007fca:	e4f9      	b.n	80079c0 <_vfprintf_r+0x6fc>
 8007fcc:	460c      	mov	r4, r1
 8007fce:	e513      	b.n	80079f8 <_vfprintf_r+0x734>
 8007fd0:	4651      	mov	r1, sl
 8007fd2:	4658      	mov	r0, fp
 8007fd4:	aa26      	add	r2, sp, #152	; 0x98
 8007fd6:	f000 fbd1 	bl	800877c <__sprint_r>
 8007fda:	2800      	cmp	r0, #0
 8007fdc:	f040 8326 	bne.w	800862c <_vfprintf_r+0x1368>
 8007fe0:	ac29      	add	r4, sp, #164	; 0xa4
 8007fe2:	e51b      	b.n	8007a1c <_vfprintf_r+0x758>
 8007fe4:	4651      	mov	r1, sl
 8007fe6:	4658      	mov	r0, fp
 8007fe8:	aa26      	add	r2, sp, #152	; 0x98
 8007fea:	f000 fbc7 	bl	800877c <__sprint_r>
 8007fee:	2800      	cmp	r0, #0
 8007ff0:	f040 831c 	bne.w	800862c <_vfprintf_r+0x1368>
 8007ff4:	ac29      	add	r4, sp, #164	; 0xa4
 8007ff6:	e521      	b.n	8007a3c <_vfprintf_r+0x778>
 8007ff8:	2010      	movs	r0, #16
 8007ffa:	2a07      	cmp	r2, #7
 8007ffc:	4403      	add	r3, r0
 8007ffe:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008002:	6060      	str	r0, [r4, #4]
 8008004:	dd08      	ble.n	8008018 <_vfprintf_r+0xd54>
 8008006:	4651      	mov	r1, sl
 8008008:	4658      	mov	r0, fp
 800800a:	aa26      	add	r2, sp, #152	; 0x98
 800800c:	f000 fbb6 	bl	800877c <__sprint_r>
 8008010:	2800      	cmp	r0, #0
 8008012:	f040 830b 	bne.w	800862c <_vfprintf_r+0x1368>
 8008016:	a929      	add	r1, sp, #164	; 0xa4
 8008018:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800801a:	460c      	mov	r4, r1
 800801c:	3b10      	subs	r3, #16
 800801e:	9316      	str	r3, [sp, #88]	; 0x58
 8008020:	e515      	b.n	8007a4e <_vfprintf_r+0x78a>
 8008022:	460c      	mov	r4, r1
 8008024:	e52f      	b.n	8007a86 <_vfprintf_r+0x7c2>
 8008026:	2010      	movs	r0, #16
 8008028:	2b07      	cmp	r3, #7
 800802a:	4402      	add	r2, r0
 800802c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008030:	6060      	str	r0, [r4, #4]
 8008032:	dd08      	ble.n	8008046 <_vfprintf_r+0xd82>
 8008034:	4651      	mov	r1, sl
 8008036:	4658      	mov	r0, fp
 8008038:	aa26      	add	r2, sp, #152	; 0x98
 800803a:	f000 fb9f 	bl	800877c <__sprint_r>
 800803e:	2800      	cmp	r0, #0
 8008040:	f040 82f4 	bne.w	800862c <_vfprintf_r+0x1368>
 8008044:	a929      	add	r1, sp, #164	; 0xa4
 8008046:	460c      	mov	r4, r1
 8008048:	3f10      	subs	r7, #16
 800804a:	e520      	b.n	8007a8e <_vfprintf_r+0x7ca>
 800804c:	460c      	mov	r4, r1
 800804e:	e547      	b.n	8007ae0 <_vfprintf_r+0x81c>
 8008050:	0800baec 	.word	0x0800baec
 8008054:	0800bafd 	.word	0x0800bafd
 8008058:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800805a:	2b65      	cmp	r3, #101	; 0x65
 800805c:	f340 822e 	ble.w	80084bc <_vfprintf_r+0x11f8>
 8008060:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008064:	2200      	movs	r2, #0
 8008066:	2300      	movs	r3, #0
 8008068:	f7f8 fc9e 	bl	80009a8 <__aeabi_dcmpeq>
 800806c:	2800      	cmp	r0, #0
 800806e:	d068      	beq.n	8008142 <_vfprintf_r+0xe7e>
 8008070:	4b6d      	ldr	r3, [pc, #436]	; (8008228 <_vfprintf_r+0xf64>)
 8008072:	6023      	str	r3, [r4, #0]
 8008074:	2301      	movs	r3, #1
 8008076:	441f      	add	r7, r3
 8008078:	6063      	str	r3, [r4, #4]
 800807a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800807c:	9728      	str	r7, [sp, #160]	; 0xa0
 800807e:	3301      	adds	r3, #1
 8008080:	2b07      	cmp	r3, #7
 8008082:	9327      	str	r3, [sp, #156]	; 0x9c
 8008084:	dc37      	bgt.n	80080f6 <_vfprintf_r+0xe32>
 8008086:	3408      	adds	r4, #8
 8008088:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800808a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800808c:	4293      	cmp	r3, r2
 800808e:	db03      	blt.n	8008098 <_vfprintf_r+0xdd4>
 8008090:	f018 0f01 	tst.w	r8, #1
 8008094:	f43f ad36 	beq.w	8007b04 <_vfprintf_r+0x840>
 8008098:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800809a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800809c:	6023      	str	r3, [r4, #0]
 800809e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080a0:	6063      	str	r3, [r4, #4]
 80080a2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80080a4:	4413      	add	r3, r2
 80080a6:	9328      	str	r3, [sp, #160]	; 0xa0
 80080a8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80080aa:	3301      	adds	r3, #1
 80080ac:	2b07      	cmp	r3, #7
 80080ae:	9327      	str	r3, [sp, #156]	; 0x9c
 80080b0:	dc2b      	bgt.n	800810a <_vfprintf_r+0xe46>
 80080b2:	3408      	adds	r4, #8
 80080b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080b6:	1e5d      	subs	r5, r3, #1
 80080b8:	2d00      	cmp	r5, #0
 80080ba:	f77f ad23 	ble.w	8007b04 <_vfprintf_r+0x840>
 80080be:	2710      	movs	r7, #16
 80080c0:	4e5a      	ldr	r6, [pc, #360]	; (800822c <_vfprintf_r+0xf68>)
 80080c2:	2d10      	cmp	r5, #16
 80080c4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80080c8:	f104 0108 	add.w	r1, r4, #8
 80080cc:	f103 0301 	add.w	r3, r3, #1
 80080d0:	6026      	str	r6, [r4, #0]
 80080d2:	dc24      	bgt.n	800811e <_vfprintf_r+0xe5a>
 80080d4:	6065      	str	r5, [r4, #4]
 80080d6:	2b07      	cmp	r3, #7
 80080d8:	4415      	add	r5, r2
 80080da:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80080de:	f340 8284 	ble.w	80085ea <_vfprintf_r+0x1326>
 80080e2:	4651      	mov	r1, sl
 80080e4:	4658      	mov	r0, fp
 80080e6:	aa26      	add	r2, sp, #152	; 0x98
 80080e8:	f000 fb48 	bl	800877c <__sprint_r>
 80080ec:	2800      	cmp	r0, #0
 80080ee:	f040 829d 	bne.w	800862c <_vfprintf_r+0x1368>
 80080f2:	ac29      	add	r4, sp, #164	; 0xa4
 80080f4:	e506      	b.n	8007b04 <_vfprintf_r+0x840>
 80080f6:	4651      	mov	r1, sl
 80080f8:	4658      	mov	r0, fp
 80080fa:	aa26      	add	r2, sp, #152	; 0x98
 80080fc:	f000 fb3e 	bl	800877c <__sprint_r>
 8008100:	2800      	cmp	r0, #0
 8008102:	f040 8293 	bne.w	800862c <_vfprintf_r+0x1368>
 8008106:	ac29      	add	r4, sp, #164	; 0xa4
 8008108:	e7be      	b.n	8008088 <_vfprintf_r+0xdc4>
 800810a:	4651      	mov	r1, sl
 800810c:	4658      	mov	r0, fp
 800810e:	aa26      	add	r2, sp, #152	; 0x98
 8008110:	f000 fb34 	bl	800877c <__sprint_r>
 8008114:	2800      	cmp	r0, #0
 8008116:	f040 8289 	bne.w	800862c <_vfprintf_r+0x1368>
 800811a:	ac29      	add	r4, sp, #164	; 0xa4
 800811c:	e7ca      	b.n	80080b4 <_vfprintf_r+0xdf0>
 800811e:	3210      	adds	r2, #16
 8008120:	2b07      	cmp	r3, #7
 8008122:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008126:	6067      	str	r7, [r4, #4]
 8008128:	dd08      	ble.n	800813c <_vfprintf_r+0xe78>
 800812a:	4651      	mov	r1, sl
 800812c:	4658      	mov	r0, fp
 800812e:	aa26      	add	r2, sp, #152	; 0x98
 8008130:	f000 fb24 	bl	800877c <__sprint_r>
 8008134:	2800      	cmp	r0, #0
 8008136:	f040 8279 	bne.w	800862c <_vfprintf_r+0x1368>
 800813a:	a929      	add	r1, sp, #164	; 0xa4
 800813c:	460c      	mov	r4, r1
 800813e:	3d10      	subs	r5, #16
 8008140:	e7bf      	b.n	80080c2 <_vfprintf_r+0xdfe>
 8008142:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008144:	2b00      	cmp	r3, #0
 8008146:	dc73      	bgt.n	8008230 <_vfprintf_r+0xf6c>
 8008148:	4b37      	ldr	r3, [pc, #220]	; (8008228 <_vfprintf_r+0xf64>)
 800814a:	6023      	str	r3, [r4, #0]
 800814c:	2301      	movs	r3, #1
 800814e:	441f      	add	r7, r3
 8008150:	6063      	str	r3, [r4, #4]
 8008152:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008154:	9728      	str	r7, [sp, #160]	; 0xa0
 8008156:	3301      	adds	r3, #1
 8008158:	2b07      	cmp	r3, #7
 800815a:	9327      	str	r3, [sp, #156]	; 0x9c
 800815c:	dc3d      	bgt.n	80081da <_vfprintf_r+0xf16>
 800815e:	3408      	adds	r4, #8
 8008160:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008162:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008164:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8008166:	430b      	orrs	r3, r1
 8008168:	f008 0101 	and.w	r1, r8, #1
 800816c:	430b      	orrs	r3, r1
 800816e:	f43f acc9 	beq.w	8007b04 <_vfprintf_r+0x840>
 8008172:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008174:	6023      	str	r3, [r4, #0]
 8008176:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008178:	441a      	add	r2, r3
 800817a:	6063      	str	r3, [r4, #4]
 800817c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800817e:	9228      	str	r2, [sp, #160]	; 0xa0
 8008180:	3301      	adds	r3, #1
 8008182:	2b07      	cmp	r3, #7
 8008184:	9327      	str	r3, [sp, #156]	; 0x9c
 8008186:	dc32      	bgt.n	80081ee <_vfprintf_r+0xf2a>
 8008188:	3408      	adds	r4, #8
 800818a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800818c:	2d00      	cmp	r5, #0
 800818e:	da1b      	bge.n	80081c8 <_vfprintf_r+0xf04>
 8008190:	4623      	mov	r3, r4
 8008192:	2710      	movs	r7, #16
 8008194:	4e25      	ldr	r6, [pc, #148]	; (800822c <_vfprintf_r+0xf68>)
 8008196:	426d      	negs	r5, r5
 8008198:	2d10      	cmp	r5, #16
 800819a:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800819e:	f104 0408 	add.w	r4, r4, #8
 80081a2:	f102 0201 	add.w	r2, r2, #1
 80081a6:	601e      	str	r6, [r3, #0]
 80081a8:	dc2b      	bgt.n	8008202 <_vfprintf_r+0xf3e>
 80081aa:	605d      	str	r5, [r3, #4]
 80081ac:	2a07      	cmp	r2, #7
 80081ae:	440d      	add	r5, r1
 80081b0:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80081b4:	dd08      	ble.n	80081c8 <_vfprintf_r+0xf04>
 80081b6:	4651      	mov	r1, sl
 80081b8:	4658      	mov	r0, fp
 80081ba:	aa26      	add	r2, sp, #152	; 0x98
 80081bc:	f000 fade 	bl	800877c <__sprint_r>
 80081c0:	2800      	cmp	r0, #0
 80081c2:	f040 8233 	bne.w	800862c <_vfprintf_r+0x1368>
 80081c6:	ac29      	add	r4, sp, #164	; 0xa4
 80081c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081cc:	6063      	str	r3, [r4, #4]
 80081ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80081d0:	f8c4 9000 	str.w	r9, [r4]
 80081d4:	4413      	add	r3, r2
 80081d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80081d8:	e48d      	b.n	8007af6 <_vfprintf_r+0x832>
 80081da:	4651      	mov	r1, sl
 80081dc:	4658      	mov	r0, fp
 80081de:	aa26      	add	r2, sp, #152	; 0x98
 80081e0:	f000 facc 	bl	800877c <__sprint_r>
 80081e4:	2800      	cmp	r0, #0
 80081e6:	f040 8221 	bne.w	800862c <_vfprintf_r+0x1368>
 80081ea:	ac29      	add	r4, sp, #164	; 0xa4
 80081ec:	e7b8      	b.n	8008160 <_vfprintf_r+0xe9c>
 80081ee:	4651      	mov	r1, sl
 80081f0:	4658      	mov	r0, fp
 80081f2:	aa26      	add	r2, sp, #152	; 0x98
 80081f4:	f000 fac2 	bl	800877c <__sprint_r>
 80081f8:	2800      	cmp	r0, #0
 80081fa:	f040 8217 	bne.w	800862c <_vfprintf_r+0x1368>
 80081fe:	ac29      	add	r4, sp, #164	; 0xa4
 8008200:	e7c3      	b.n	800818a <_vfprintf_r+0xec6>
 8008202:	3110      	adds	r1, #16
 8008204:	2a07      	cmp	r2, #7
 8008206:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800820a:	605f      	str	r7, [r3, #4]
 800820c:	dd08      	ble.n	8008220 <_vfprintf_r+0xf5c>
 800820e:	4651      	mov	r1, sl
 8008210:	4658      	mov	r0, fp
 8008212:	aa26      	add	r2, sp, #152	; 0x98
 8008214:	f000 fab2 	bl	800877c <__sprint_r>
 8008218:	2800      	cmp	r0, #0
 800821a:	f040 8207 	bne.w	800862c <_vfprintf_r+0x1368>
 800821e:	ac29      	add	r4, sp, #164	; 0xa4
 8008220:	4623      	mov	r3, r4
 8008222:	3d10      	subs	r5, #16
 8008224:	e7b8      	b.n	8008198 <_vfprintf_r+0xed4>
 8008226:	bf00      	nop
 8008228:	0800bb0e 	.word	0x0800bb0e
 800822c:	0800bb40 	.word	0x0800bb40
 8008230:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008232:	42ab      	cmp	r3, r5
 8008234:	bfa8      	it	ge
 8008236:	462b      	movge	r3, r5
 8008238:	2b00      	cmp	r3, #0
 800823a:	9307      	str	r3, [sp, #28]
 800823c:	dd0a      	ble.n	8008254 <_vfprintf_r+0xf90>
 800823e:	441f      	add	r7, r3
 8008240:	e9c4 9300 	strd	r9, r3, [r4]
 8008244:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008246:	9728      	str	r7, [sp, #160]	; 0xa0
 8008248:	3301      	adds	r3, #1
 800824a:	2b07      	cmp	r3, #7
 800824c:	9327      	str	r3, [sp, #156]	; 0x9c
 800824e:	f300 8084 	bgt.w	800835a <_vfprintf_r+0x1096>
 8008252:	3408      	adds	r4, #8
 8008254:	9b07      	ldr	r3, [sp, #28]
 8008256:	2b00      	cmp	r3, #0
 8008258:	bfb4      	ite	lt
 800825a:	462f      	movlt	r7, r5
 800825c:	1aef      	subge	r7, r5, r3
 800825e:	2f00      	cmp	r7, #0
 8008260:	dd19      	ble.n	8008296 <_vfprintf_r+0xfd2>
 8008262:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008266:	4894      	ldr	r0, [pc, #592]	; (80084b8 <_vfprintf_r+0x11f4>)
 8008268:	2f10      	cmp	r7, #16
 800826a:	f103 0301 	add.w	r3, r3, #1
 800826e:	f104 0108 	add.w	r1, r4, #8
 8008272:	6020      	str	r0, [r4, #0]
 8008274:	dc7b      	bgt.n	800836e <_vfprintf_r+0x10aa>
 8008276:	6067      	str	r7, [r4, #4]
 8008278:	2b07      	cmp	r3, #7
 800827a:	4417      	add	r7, r2
 800827c:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8008280:	f340 8088 	ble.w	8008394 <_vfprintf_r+0x10d0>
 8008284:	4651      	mov	r1, sl
 8008286:	4658      	mov	r0, fp
 8008288:	aa26      	add	r2, sp, #152	; 0x98
 800828a:	f000 fa77 	bl	800877c <__sprint_r>
 800828e:	2800      	cmp	r0, #0
 8008290:	f040 81cc 	bne.w	800862c <_vfprintf_r+0x1368>
 8008294:	ac29      	add	r4, sp, #164	; 0xa4
 8008296:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800829a:	444d      	add	r5, r9
 800829c:	d009      	beq.n	80082b2 <_vfprintf_r+0xfee>
 800829e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d179      	bne.n	8008398 <_vfprintf_r+0x10d4>
 80082a4:	2e00      	cmp	r6, #0
 80082a6:	d179      	bne.n	800839c <_vfprintf_r+0x10d8>
 80082a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082aa:	444b      	add	r3, r9
 80082ac:	429d      	cmp	r5, r3
 80082ae:	bf28      	it	cs
 80082b0:	461d      	movcs	r5, r3
 80082b2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80082b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082b6:	4293      	cmp	r3, r2
 80082b8:	db02      	blt.n	80082c0 <_vfprintf_r+0xffc>
 80082ba:	f018 0f01 	tst.w	r8, #1
 80082be:	d00e      	beq.n	80082de <_vfprintf_r+0x101a>
 80082c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80082c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80082c4:	6023      	str	r3, [r4, #0]
 80082c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082c8:	6063      	str	r3, [r4, #4]
 80082ca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80082cc:	4413      	add	r3, r2
 80082ce:	9328      	str	r3, [sp, #160]	; 0xa0
 80082d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082d2:	3301      	adds	r3, #1
 80082d4:	2b07      	cmp	r3, #7
 80082d6:	9327      	str	r3, [sp, #156]	; 0x9c
 80082d8:	f300 80da 	bgt.w	8008490 <_vfprintf_r+0x11cc>
 80082dc:	3408      	adds	r4, #8
 80082de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082e0:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80082e2:	1b9e      	subs	r6, r3, r6
 80082e4:	444b      	add	r3, r9
 80082e6:	1b5b      	subs	r3, r3, r5
 80082e8:	429e      	cmp	r6, r3
 80082ea:	bfa8      	it	ge
 80082ec:	461e      	movge	r6, r3
 80082ee:	2e00      	cmp	r6, #0
 80082f0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80082f2:	dd0a      	ble.n	800830a <_vfprintf_r+0x1046>
 80082f4:	4433      	add	r3, r6
 80082f6:	9328      	str	r3, [sp, #160]	; 0xa0
 80082f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082fa:	e9c4 5600 	strd	r5, r6, [r4]
 80082fe:	3301      	adds	r3, #1
 8008300:	2b07      	cmp	r3, #7
 8008302:	9327      	str	r3, [sp, #156]	; 0x9c
 8008304:	f300 80ce 	bgt.w	80084a4 <_vfprintf_r+0x11e0>
 8008308:	3408      	adds	r4, #8
 800830a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800830c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800830e:	2e00      	cmp	r6, #0
 8008310:	eba3 0505 	sub.w	r5, r3, r5
 8008314:	bfa8      	it	ge
 8008316:	1bad      	subge	r5, r5, r6
 8008318:	2d00      	cmp	r5, #0
 800831a:	f77f abf3 	ble.w	8007b04 <_vfprintf_r+0x840>
 800831e:	2710      	movs	r7, #16
 8008320:	4e65      	ldr	r6, [pc, #404]	; (80084b8 <_vfprintf_r+0x11f4>)
 8008322:	2d10      	cmp	r5, #16
 8008324:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008328:	f104 0108 	add.w	r1, r4, #8
 800832c:	f103 0301 	add.w	r3, r3, #1
 8008330:	6026      	str	r6, [r4, #0]
 8008332:	f77f aecf 	ble.w	80080d4 <_vfprintf_r+0xe10>
 8008336:	3210      	adds	r2, #16
 8008338:	2b07      	cmp	r3, #7
 800833a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800833e:	6067      	str	r7, [r4, #4]
 8008340:	dd08      	ble.n	8008354 <_vfprintf_r+0x1090>
 8008342:	4651      	mov	r1, sl
 8008344:	4658      	mov	r0, fp
 8008346:	aa26      	add	r2, sp, #152	; 0x98
 8008348:	f000 fa18 	bl	800877c <__sprint_r>
 800834c:	2800      	cmp	r0, #0
 800834e:	f040 816d 	bne.w	800862c <_vfprintf_r+0x1368>
 8008352:	a929      	add	r1, sp, #164	; 0xa4
 8008354:	460c      	mov	r4, r1
 8008356:	3d10      	subs	r5, #16
 8008358:	e7e3      	b.n	8008322 <_vfprintf_r+0x105e>
 800835a:	4651      	mov	r1, sl
 800835c:	4658      	mov	r0, fp
 800835e:	aa26      	add	r2, sp, #152	; 0x98
 8008360:	f000 fa0c 	bl	800877c <__sprint_r>
 8008364:	2800      	cmp	r0, #0
 8008366:	f040 8161 	bne.w	800862c <_vfprintf_r+0x1368>
 800836a:	ac29      	add	r4, sp, #164	; 0xa4
 800836c:	e772      	b.n	8008254 <_vfprintf_r+0xf90>
 800836e:	2010      	movs	r0, #16
 8008370:	2b07      	cmp	r3, #7
 8008372:	4402      	add	r2, r0
 8008374:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008378:	6060      	str	r0, [r4, #4]
 800837a:	dd08      	ble.n	800838e <_vfprintf_r+0x10ca>
 800837c:	4651      	mov	r1, sl
 800837e:	4658      	mov	r0, fp
 8008380:	aa26      	add	r2, sp, #152	; 0x98
 8008382:	f000 f9fb 	bl	800877c <__sprint_r>
 8008386:	2800      	cmp	r0, #0
 8008388:	f040 8150 	bne.w	800862c <_vfprintf_r+0x1368>
 800838c:	a929      	add	r1, sp, #164	; 0xa4
 800838e:	460c      	mov	r4, r1
 8008390:	3f10      	subs	r7, #16
 8008392:	e766      	b.n	8008262 <_vfprintf_r+0xf9e>
 8008394:	460c      	mov	r4, r1
 8008396:	e77e      	b.n	8008296 <_vfprintf_r+0xfd2>
 8008398:	2e00      	cmp	r6, #0
 800839a:	d049      	beq.n	8008430 <_vfprintf_r+0x116c>
 800839c:	3e01      	subs	r6, #1
 800839e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80083a0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80083a2:	6023      	str	r3, [r4, #0]
 80083a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80083a6:	6063      	str	r3, [r4, #4]
 80083a8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80083aa:	4413      	add	r3, r2
 80083ac:	9328      	str	r3, [sp, #160]	; 0xa0
 80083ae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80083b0:	3301      	adds	r3, #1
 80083b2:	2b07      	cmp	r3, #7
 80083b4:	9327      	str	r3, [sp, #156]	; 0x9c
 80083b6:	dc42      	bgt.n	800843e <_vfprintf_r+0x117a>
 80083b8:	3408      	adds	r4, #8
 80083ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083bc:	444b      	add	r3, r9
 80083be:	1b5a      	subs	r2, r3, r5
 80083c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083c2:	781b      	ldrb	r3, [r3, #0]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	bfa8      	it	ge
 80083c8:	461a      	movge	r2, r3
 80083ca:	2a00      	cmp	r2, #0
 80083cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80083ce:	9207      	str	r2, [sp, #28]
 80083d0:	dd09      	ble.n	80083e6 <_vfprintf_r+0x1122>
 80083d2:	4413      	add	r3, r2
 80083d4:	9328      	str	r3, [sp, #160]	; 0xa0
 80083d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80083d8:	e9c4 5200 	strd	r5, r2, [r4]
 80083dc:	3301      	adds	r3, #1
 80083de:	2b07      	cmp	r3, #7
 80083e0:	9327      	str	r3, [sp, #156]	; 0x9c
 80083e2:	dc36      	bgt.n	8008452 <_vfprintf_r+0x118e>
 80083e4:	3408      	adds	r4, #8
 80083e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083e8:	781f      	ldrb	r7, [r3, #0]
 80083ea:	9b07      	ldr	r3, [sp, #28]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	bfa8      	it	ge
 80083f0:	1aff      	subge	r7, r7, r3
 80083f2:	2f00      	cmp	r7, #0
 80083f4:	dd18      	ble.n	8008428 <_vfprintf_r+0x1164>
 80083f6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80083fa:	482f      	ldr	r0, [pc, #188]	; (80084b8 <_vfprintf_r+0x11f4>)
 80083fc:	2f10      	cmp	r7, #16
 80083fe:	f103 0301 	add.w	r3, r3, #1
 8008402:	f104 0108 	add.w	r1, r4, #8
 8008406:	6020      	str	r0, [r4, #0]
 8008408:	dc2d      	bgt.n	8008466 <_vfprintf_r+0x11a2>
 800840a:	6067      	str	r7, [r4, #4]
 800840c:	2b07      	cmp	r3, #7
 800840e:	4417      	add	r7, r2
 8008410:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8008414:	dd3a      	ble.n	800848c <_vfprintf_r+0x11c8>
 8008416:	4651      	mov	r1, sl
 8008418:	4658      	mov	r0, fp
 800841a:	aa26      	add	r2, sp, #152	; 0x98
 800841c:	f000 f9ae 	bl	800877c <__sprint_r>
 8008420:	2800      	cmp	r0, #0
 8008422:	f040 8103 	bne.w	800862c <_vfprintf_r+0x1368>
 8008426:	ac29      	add	r4, sp, #164	; 0xa4
 8008428:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	441d      	add	r5, r3
 800842e:	e736      	b.n	800829e <_vfprintf_r+0xfda>
 8008430:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008432:	3b01      	subs	r3, #1
 8008434:	930d      	str	r3, [sp, #52]	; 0x34
 8008436:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008438:	3b01      	subs	r3, #1
 800843a:	930c      	str	r3, [sp, #48]	; 0x30
 800843c:	e7af      	b.n	800839e <_vfprintf_r+0x10da>
 800843e:	4651      	mov	r1, sl
 8008440:	4658      	mov	r0, fp
 8008442:	aa26      	add	r2, sp, #152	; 0x98
 8008444:	f000 f99a 	bl	800877c <__sprint_r>
 8008448:	2800      	cmp	r0, #0
 800844a:	f040 80ef 	bne.w	800862c <_vfprintf_r+0x1368>
 800844e:	ac29      	add	r4, sp, #164	; 0xa4
 8008450:	e7b3      	b.n	80083ba <_vfprintf_r+0x10f6>
 8008452:	4651      	mov	r1, sl
 8008454:	4658      	mov	r0, fp
 8008456:	aa26      	add	r2, sp, #152	; 0x98
 8008458:	f000 f990 	bl	800877c <__sprint_r>
 800845c:	2800      	cmp	r0, #0
 800845e:	f040 80e5 	bne.w	800862c <_vfprintf_r+0x1368>
 8008462:	ac29      	add	r4, sp, #164	; 0xa4
 8008464:	e7bf      	b.n	80083e6 <_vfprintf_r+0x1122>
 8008466:	2010      	movs	r0, #16
 8008468:	2b07      	cmp	r3, #7
 800846a:	4402      	add	r2, r0
 800846c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008470:	6060      	str	r0, [r4, #4]
 8008472:	dd08      	ble.n	8008486 <_vfprintf_r+0x11c2>
 8008474:	4651      	mov	r1, sl
 8008476:	4658      	mov	r0, fp
 8008478:	aa26      	add	r2, sp, #152	; 0x98
 800847a:	f000 f97f 	bl	800877c <__sprint_r>
 800847e:	2800      	cmp	r0, #0
 8008480:	f040 80d4 	bne.w	800862c <_vfprintf_r+0x1368>
 8008484:	a929      	add	r1, sp, #164	; 0xa4
 8008486:	460c      	mov	r4, r1
 8008488:	3f10      	subs	r7, #16
 800848a:	e7b4      	b.n	80083f6 <_vfprintf_r+0x1132>
 800848c:	460c      	mov	r4, r1
 800848e:	e7cb      	b.n	8008428 <_vfprintf_r+0x1164>
 8008490:	4651      	mov	r1, sl
 8008492:	4658      	mov	r0, fp
 8008494:	aa26      	add	r2, sp, #152	; 0x98
 8008496:	f000 f971 	bl	800877c <__sprint_r>
 800849a:	2800      	cmp	r0, #0
 800849c:	f040 80c6 	bne.w	800862c <_vfprintf_r+0x1368>
 80084a0:	ac29      	add	r4, sp, #164	; 0xa4
 80084a2:	e71c      	b.n	80082de <_vfprintf_r+0x101a>
 80084a4:	4651      	mov	r1, sl
 80084a6:	4658      	mov	r0, fp
 80084a8:	aa26      	add	r2, sp, #152	; 0x98
 80084aa:	f000 f967 	bl	800877c <__sprint_r>
 80084ae:	2800      	cmp	r0, #0
 80084b0:	f040 80bc 	bne.w	800862c <_vfprintf_r+0x1368>
 80084b4:	ac29      	add	r4, sp, #164	; 0xa4
 80084b6:	e728      	b.n	800830a <_vfprintf_r+0x1046>
 80084b8:	0800bb40 	.word	0x0800bb40
 80084bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084be:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80084c0:	2a01      	cmp	r2, #1
 80084c2:	f107 0701 	add.w	r7, r7, #1
 80084c6:	f103 0301 	add.w	r3, r3, #1
 80084ca:	f104 0508 	add.w	r5, r4, #8
 80084ce:	dc02      	bgt.n	80084d6 <_vfprintf_r+0x1212>
 80084d0:	f018 0f01 	tst.w	r8, #1
 80084d4:	d07e      	beq.n	80085d4 <_vfprintf_r+0x1310>
 80084d6:	2201      	movs	r2, #1
 80084d8:	2b07      	cmp	r3, #7
 80084da:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80084de:	f8c4 9000 	str.w	r9, [r4]
 80084e2:	6062      	str	r2, [r4, #4]
 80084e4:	dd08      	ble.n	80084f8 <_vfprintf_r+0x1234>
 80084e6:	4651      	mov	r1, sl
 80084e8:	4658      	mov	r0, fp
 80084ea:	aa26      	add	r2, sp, #152	; 0x98
 80084ec:	f000 f946 	bl	800877c <__sprint_r>
 80084f0:	2800      	cmp	r0, #0
 80084f2:	f040 809b 	bne.w	800862c <_vfprintf_r+0x1368>
 80084f6:	ad29      	add	r5, sp, #164	; 0xa4
 80084f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80084fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80084fc:	602b      	str	r3, [r5, #0]
 80084fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008500:	606b      	str	r3, [r5, #4]
 8008502:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008504:	4413      	add	r3, r2
 8008506:	9328      	str	r3, [sp, #160]	; 0xa0
 8008508:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800850a:	3301      	adds	r3, #1
 800850c:	2b07      	cmp	r3, #7
 800850e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008510:	dc32      	bgt.n	8008578 <_vfprintf_r+0x12b4>
 8008512:	3508      	adds	r5, #8
 8008514:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008516:	2200      	movs	r2, #0
 8008518:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800851c:	e9dd 7627 	ldrd	r7, r6, [sp, #156]	; 0x9c
 8008520:	1e5c      	subs	r4, r3, #1
 8008522:	2300      	movs	r3, #0
 8008524:	f7f8 fa40 	bl	80009a8 <__aeabi_dcmpeq>
 8008528:	2800      	cmp	r0, #0
 800852a:	d12e      	bne.n	800858a <_vfprintf_r+0x12c6>
 800852c:	f109 0301 	add.w	r3, r9, #1
 8008530:	e9c5 3400 	strd	r3, r4, [r5]
 8008534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008536:	3701      	adds	r7, #1
 8008538:	3e01      	subs	r6, #1
 800853a:	441e      	add	r6, r3
 800853c:	2f07      	cmp	r7, #7
 800853e:	e9cd 7627 	strd	r7, r6, [sp, #156]	; 0x9c
 8008542:	dd50      	ble.n	80085e6 <_vfprintf_r+0x1322>
 8008544:	4651      	mov	r1, sl
 8008546:	4658      	mov	r0, fp
 8008548:	aa26      	add	r2, sp, #152	; 0x98
 800854a:	f000 f917 	bl	800877c <__sprint_r>
 800854e:	2800      	cmp	r0, #0
 8008550:	d16c      	bne.n	800862c <_vfprintf_r+0x1368>
 8008552:	ad29      	add	r5, sp, #164	; 0xa4
 8008554:	ab22      	add	r3, sp, #136	; 0x88
 8008556:	602b      	str	r3, [r5, #0]
 8008558:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800855a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800855c:	606b      	str	r3, [r5, #4]
 800855e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008560:	4413      	add	r3, r2
 8008562:	9328      	str	r3, [sp, #160]	; 0xa0
 8008564:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008566:	3301      	adds	r3, #1
 8008568:	2b07      	cmp	r3, #7
 800856a:	9327      	str	r3, [sp, #156]	; 0x9c
 800856c:	f73f adb9 	bgt.w	80080e2 <_vfprintf_r+0xe1e>
 8008570:	f105 0408 	add.w	r4, r5, #8
 8008574:	f7ff bac6 	b.w	8007b04 <_vfprintf_r+0x840>
 8008578:	4651      	mov	r1, sl
 800857a:	4658      	mov	r0, fp
 800857c:	aa26      	add	r2, sp, #152	; 0x98
 800857e:	f000 f8fd 	bl	800877c <__sprint_r>
 8008582:	2800      	cmp	r0, #0
 8008584:	d152      	bne.n	800862c <_vfprintf_r+0x1368>
 8008586:	ad29      	add	r5, sp, #164	; 0xa4
 8008588:	e7c4      	b.n	8008514 <_vfprintf_r+0x1250>
 800858a:	2c00      	cmp	r4, #0
 800858c:	dde2      	ble.n	8008554 <_vfprintf_r+0x1290>
 800858e:	2710      	movs	r7, #16
 8008590:	4e58      	ldr	r6, [pc, #352]	; (80086f4 <_vfprintf_r+0x1430>)
 8008592:	2c10      	cmp	r4, #16
 8008594:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008598:	f105 0108 	add.w	r1, r5, #8
 800859c:	f103 0301 	add.w	r3, r3, #1
 80085a0:	602e      	str	r6, [r5, #0]
 80085a2:	dc07      	bgt.n	80085b4 <_vfprintf_r+0x12f0>
 80085a4:	606c      	str	r4, [r5, #4]
 80085a6:	2b07      	cmp	r3, #7
 80085a8:	4414      	add	r4, r2
 80085aa:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80085ae:	dcc9      	bgt.n	8008544 <_vfprintf_r+0x1280>
 80085b0:	460d      	mov	r5, r1
 80085b2:	e7cf      	b.n	8008554 <_vfprintf_r+0x1290>
 80085b4:	3210      	adds	r2, #16
 80085b6:	2b07      	cmp	r3, #7
 80085b8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80085bc:	606f      	str	r7, [r5, #4]
 80085be:	dd06      	ble.n	80085ce <_vfprintf_r+0x130a>
 80085c0:	4651      	mov	r1, sl
 80085c2:	4658      	mov	r0, fp
 80085c4:	aa26      	add	r2, sp, #152	; 0x98
 80085c6:	f000 f8d9 	bl	800877c <__sprint_r>
 80085ca:	bb78      	cbnz	r0, 800862c <_vfprintf_r+0x1368>
 80085cc:	a929      	add	r1, sp, #164	; 0xa4
 80085ce:	460d      	mov	r5, r1
 80085d0:	3c10      	subs	r4, #16
 80085d2:	e7de      	b.n	8008592 <_vfprintf_r+0x12ce>
 80085d4:	2201      	movs	r2, #1
 80085d6:	2b07      	cmp	r3, #7
 80085d8:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80085dc:	f8c4 9000 	str.w	r9, [r4]
 80085e0:	6062      	str	r2, [r4, #4]
 80085e2:	ddb7      	ble.n	8008554 <_vfprintf_r+0x1290>
 80085e4:	e7ae      	b.n	8008544 <_vfprintf_r+0x1280>
 80085e6:	3508      	adds	r5, #8
 80085e8:	e7b4      	b.n	8008554 <_vfprintf_r+0x1290>
 80085ea:	460c      	mov	r4, r1
 80085ec:	f7ff ba8a 	b.w	8007b04 <_vfprintf_r+0x840>
 80085f0:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80085f4:	1a9d      	subs	r5, r3, r2
 80085f6:	2d00      	cmp	r5, #0
 80085f8:	f77f aa88 	ble.w	8007b0c <_vfprintf_r+0x848>
 80085fc:	2710      	movs	r7, #16
 80085fe:	4e3e      	ldr	r6, [pc, #248]	; (80086f8 <_vfprintf_r+0x1434>)
 8008600:	2d10      	cmp	r5, #16
 8008602:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008606:	6026      	str	r6, [r4, #0]
 8008608:	f103 0301 	add.w	r3, r3, #1
 800860c:	dc18      	bgt.n	8008640 <_vfprintf_r+0x137c>
 800860e:	6065      	str	r5, [r4, #4]
 8008610:	2b07      	cmp	r3, #7
 8008612:	4415      	add	r5, r2
 8008614:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008618:	f77f aa78 	ble.w	8007b0c <_vfprintf_r+0x848>
 800861c:	4651      	mov	r1, sl
 800861e:	4658      	mov	r0, fp
 8008620:	aa26      	add	r2, sp, #152	; 0x98
 8008622:	f000 f8ab 	bl	800877c <__sprint_r>
 8008626:	2800      	cmp	r0, #0
 8008628:	f43f aa70 	beq.w	8007b0c <_vfprintf_r+0x848>
 800862c:	9b08      	ldr	r3, [sp, #32]
 800862e:	2b00      	cmp	r3, #0
 8008630:	f43f a88c 	beq.w	800774c <_vfprintf_r+0x488>
 8008634:	4619      	mov	r1, r3
 8008636:	4658      	mov	r0, fp
 8008638:	f7fd fbb6 	bl	8005da8 <_free_r>
 800863c:	f7ff b886 	b.w	800774c <_vfprintf_r+0x488>
 8008640:	3210      	adds	r2, #16
 8008642:	2b07      	cmp	r3, #7
 8008644:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008648:	6067      	str	r7, [r4, #4]
 800864a:	dc02      	bgt.n	8008652 <_vfprintf_r+0x138e>
 800864c:	3408      	adds	r4, #8
 800864e:	3d10      	subs	r5, #16
 8008650:	e7d6      	b.n	8008600 <_vfprintf_r+0x133c>
 8008652:	4651      	mov	r1, sl
 8008654:	4658      	mov	r0, fp
 8008656:	aa26      	add	r2, sp, #152	; 0x98
 8008658:	f000 f890 	bl	800877c <__sprint_r>
 800865c:	2800      	cmp	r0, #0
 800865e:	d1e5      	bne.n	800862c <_vfprintf_r+0x1368>
 8008660:	ac29      	add	r4, sp, #164	; 0xa4
 8008662:	e7f4      	b.n	800864e <_vfprintf_r+0x138a>
 8008664:	4658      	mov	r0, fp
 8008666:	9908      	ldr	r1, [sp, #32]
 8008668:	f7fd fb9e 	bl	8005da8 <_free_r>
 800866c:	f7ff ba66 	b.w	8007b3c <_vfprintf_r+0x878>
 8008670:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008672:	b91b      	cbnz	r3, 800867c <_vfprintf_r+0x13b8>
 8008674:	2300      	movs	r3, #0
 8008676:	9327      	str	r3, [sp, #156]	; 0x9c
 8008678:	f7ff b868 	b.w	800774c <_vfprintf_r+0x488>
 800867c:	4651      	mov	r1, sl
 800867e:	4658      	mov	r0, fp
 8008680:	aa26      	add	r2, sp, #152	; 0x98
 8008682:	f000 f87b 	bl	800877c <__sprint_r>
 8008686:	2800      	cmp	r0, #0
 8008688:	d0f4      	beq.n	8008674 <_vfprintf_r+0x13b0>
 800868a:	f7ff b85f 	b.w	800774c <_vfprintf_r+0x488>
 800868e:	ea55 0206 	orrs.w	r2, r5, r6
 8008692:	f8cd 8020 	str.w	r8, [sp, #32]
 8008696:	f43f ab76 	beq.w	8007d86 <_vfprintf_r+0xac2>
 800869a:	2b01      	cmp	r3, #1
 800869c:	f43f ac12 	beq.w	8007ec4 <_vfprintf_r+0xc00>
 80086a0:	2b02      	cmp	r3, #2
 80086a2:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80086a6:	f43f ac54 	beq.w	8007f52 <_vfprintf_r+0xc8e>
 80086aa:	f005 0307 	and.w	r3, r5, #7
 80086ae:	08ed      	lsrs	r5, r5, #3
 80086b0:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 80086b4:	08f6      	lsrs	r6, r6, #3
 80086b6:	3330      	adds	r3, #48	; 0x30
 80086b8:	ea55 0106 	orrs.w	r1, r5, r6
 80086bc:	464a      	mov	r2, r9
 80086be:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80086c2:	d1f2      	bne.n	80086aa <_vfprintf_r+0x13e6>
 80086c4:	9908      	ldr	r1, [sp, #32]
 80086c6:	07c8      	lsls	r0, r1, #31
 80086c8:	d506      	bpl.n	80086d8 <_vfprintf_r+0x1414>
 80086ca:	2b30      	cmp	r3, #48	; 0x30
 80086cc:	d004      	beq.n	80086d8 <_vfprintf_r+0x1414>
 80086ce:	2330      	movs	r3, #48	; 0x30
 80086d0:	f809 3c01 	strb.w	r3, [r9, #-1]
 80086d4:	f1a2 0902 	sub.w	r9, r2, #2
 80086d8:	ab52      	add	r3, sp, #328	; 0x148
 80086da:	eba3 0309 	sub.w	r3, r3, r9
 80086de:	9f07      	ldr	r7, [sp, #28]
 80086e0:	9307      	str	r3, [sp, #28]
 80086e2:	2300      	movs	r3, #0
 80086e4:	461e      	mov	r6, r3
 80086e6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80086ea:	9308      	str	r3, [sp, #32]
 80086ec:	461d      	mov	r5, r3
 80086ee:	930c      	str	r3, [sp, #48]	; 0x30
 80086f0:	f7ff b94a 	b.w	8007988 <_vfprintf_r+0x6c4>
 80086f4:	0800bb40 	.word	0x0800bb40
 80086f8:	0800bb30 	.word	0x0800bb30

080086fc <__sbprintf>:
 80086fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086fe:	461f      	mov	r7, r3
 8008700:	898b      	ldrh	r3, [r1, #12]
 8008702:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8008706:	f023 0302 	bic.w	r3, r3, #2
 800870a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800870e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008710:	4615      	mov	r5, r2
 8008712:	9319      	str	r3, [sp, #100]	; 0x64
 8008714:	89cb      	ldrh	r3, [r1, #14]
 8008716:	4606      	mov	r6, r0
 8008718:	f8ad 300e 	strh.w	r3, [sp, #14]
 800871c:	69cb      	ldr	r3, [r1, #28]
 800871e:	a816      	add	r0, sp, #88	; 0x58
 8008720:	9307      	str	r3, [sp, #28]
 8008722:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8008724:	460c      	mov	r4, r1
 8008726:	9309      	str	r3, [sp, #36]	; 0x24
 8008728:	ab1a      	add	r3, sp, #104	; 0x68
 800872a:	9300      	str	r3, [sp, #0]
 800872c:	9304      	str	r3, [sp, #16]
 800872e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008732:	9302      	str	r3, [sp, #8]
 8008734:	9305      	str	r3, [sp, #20]
 8008736:	2300      	movs	r3, #0
 8008738:	9306      	str	r3, [sp, #24]
 800873a:	f7fd fac1 	bl	8005cc0 <__retarget_lock_init_recursive>
 800873e:	462a      	mov	r2, r5
 8008740:	463b      	mov	r3, r7
 8008742:	4669      	mov	r1, sp
 8008744:	4630      	mov	r0, r6
 8008746:	f7fe fdbd 	bl	80072c4 <_vfprintf_r>
 800874a:	1e05      	subs	r5, r0, #0
 800874c:	db07      	blt.n	800875e <__sbprintf+0x62>
 800874e:	4669      	mov	r1, sp
 8008750:	4630      	mov	r0, r6
 8008752:	f000 fdf5 	bl	8009340 <_fflush_r>
 8008756:	2800      	cmp	r0, #0
 8008758:	bf18      	it	ne
 800875a:	f04f 35ff 	movne.w	r5, #4294967295
 800875e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008762:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008764:	065b      	lsls	r3, r3, #25
 8008766:	bf42      	ittt	mi
 8008768:	89a3      	ldrhmi	r3, [r4, #12]
 800876a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800876e:	81a3      	strhmi	r3, [r4, #12]
 8008770:	f7fd faa7 	bl	8005cc2 <__retarget_lock_close_recursive>
 8008774:	4628      	mov	r0, r5
 8008776:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800877a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800877c <__sprint_r>:
 800877c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008780:	6893      	ldr	r3, [r2, #8]
 8008782:	4680      	mov	r8, r0
 8008784:	460f      	mov	r7, r1
 8008786:	4614      	mov	r4, r2
 8008788:	b343      	cbz	r3, 80087dc <__sprint_r+0x60>
 800878a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800878c:	049d      	lsls	r5, r3, #18
 800878e:	d522      	bpl.n	80087d6 <__sprint_r+0x5a>
 8008790:	6815      	ldr	r5, [r2, #0]
 8008792:	3508      	adds	r5, #8
 8008794:	f04f 0900 	mov.w	r9, #0
 8008798:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800879c:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80087a0:	45ca      	cmp	sl, r9
 80087a2:	dc0d      	bgt.n	80087c0 <__sprint_r+0x44>
 80087a4:	68a0      	ldr	r0, [r4, #8]
 80087a6:	f026 0603 	bic.w	r6, r6, #3
 80087aa:	1b80      	subs	r0, r0, r6
 80087ac:	60a0      	str	r0, [r4, #8]
 80087ae:	3508      	adds	r5, #8
 80087b0:	2800      	cmp	r0, #0
 80087b2:	d1ef      	bne.n	8008794 <__sprint_r+0x18>
 80087b4:	2300      	movs	r3, #0
 80087b6:	60a3      	str	r3, [r4, #8]
 80087b8:	2300      	movs	r3, #0
 80087ba:	6063      	str	r3, [r4, #4]
 80087bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087c0:	463a      	mov	r2, r7
 80087c2:	4640      	mov	r0, r8
 80087c4:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80087c8:	f001 f871 	bl	80098ae <_fputwc_r>
 80087cc:	1c43      	adds	r3, r0, #1
 80087ce:	d0f1      	beq.n	80087b4 <__sprint_r+0x38>
 80087d0:	f109 0901 	add.w	r9, r9, #1
 80087d4:	e7e4      	b.n	80087a0 <__sprint_r+0x24>
 80087d6:	f000 fdd9 	bl	800938c <__sfvwrite_r>
 80087da:	e7eb      	b.n	80087b4 <__sprint_r+0x38>
 80087dc:	4618      	mov	r0, r3
 80087de:	e7eb      	b.n	80087b8 <__sprint_r+0x3c>

080087e0 <_vfiprintf_r>:
 80087e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e4:	b0bd      	sub	sp, #244	; 0xf4
 80087e6:	460f      	mov	r7, r1
 80087e8:	461d      	mov	r5, r3
 80087ea:	461c      	mov	r4, r3
 80087ec:	4681      	mov	r9, r0
 80087ee:	9202      	str	r2, [sp, #8]
 80087f0:	b118      	cbz	r0, 80087fa <_vfiprintf_r+0x1a>
 80087f2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80087f4:	b90b      	cbnz	r3, 80087fa <_vfiprintf_r+0x1a>
 80087f6:	f7fd f871 	bl	80058dc <__sinit>
 80087fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087fc:	07d8      	lsls	r0, r3, #31
 80087fe:	d405      	bmi.n	800880c <_vfiprintf_r+0x2c>
 8008800:	89bb      	ldrh	r3, [r7, #12]
 8008802:	0599      	lsls	r1, r3, #22
 8008804:	d402      	bmi.n	800880c <_vfiprintf_r+0x2c>
 8008806:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008808:	f7fd fa5c 	bl	8005cc4 <__retarget_lock_acquire_recursive>
 800880c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008810:	049a      	lsls	r2, r3, #18
 8008812:	d406      	bmi.n	8008822 <_vfiprintf_r+0x42>
 8008814:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008818:	81bb      	strh	r3, [r7, #12]
 800881a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800881c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008820:	667b      	str	r3, [r7, #100]	; 0x64
 8008822:	89bb      	ldrh	r3, [r7, #12]
 8008824:	071e      	lsls	r6, r3, #28
 8008826:	d501      	bpl.n	800882c <_vfiprintf_r+0x4c>
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	b9ab      	cbnz	r3, 8008858 <_vfiprintf_r+0x78>
 800882c:	4639      	mov	r1, r7
 800882e:	4648      	mov	r0, r9
 8008830:	f000 ffa4 	bl	800977c <__swsetup_r>
 8008834:	b180      	cbz	r0, 8008858 <_vfiprintf_r+0x78>
 8008836:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008838:	07d8      	lsls	r0, r3, #31
 800883a:	d506      	bpl.n	800884a <_vfiprintf_r+0x6a>
 800883c:	f04f 33ff 	mov.w	r3, #4294967295
 8008840:	9303      	str	r3, [sp, #12]
 8008842:	9803      	ldr	r0, [sp, #12]
 8008844:	b03d      	add	sp, #244	; 0xf4
 8008846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800884a:	89bb      	ldrh	r3, [r7, #12]
 800884c:	0599      	lsls	r1, r3, #22
 800884e:	d4f5      	bmi.n	800883c <_vfiprintf_r+0x5c>
 8008850:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008852:	f7fd fa38 	bl	8005cc6 <__retarget_lock_release_recursive>
 8008856:	e7f1      	b.n	800883c <_vfiprintf_r+0x5c>
 8008858:	89bb      	ldrh	r3, [r7, #12]
 800885a:	f003 021a 	and.w	r2, r3, #26
 800885e:	2a0a      	cmp	r2, #10
 8008860:	d114      	bne.n	800888c <_vfiprintf_r+0xac>
 8008862:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008866:	2a00      	cmp	r2, #0
 8008868:	db10      	blt.n	800888c <_vfiprintf_r+0xac>
 800886a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800886c:	07d2      	lsls	r2, r2, #31
 800886e:	d404      	bmi.n	800887a <_vfiprintf_r+0x9a>
 8008870:	059e      	lsls	r6, r3, #22
 8008872:	d402      	bmi.n	800887a <_vfiprintf_r+0x9a>
 8008874:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008876:	f7fd fa26 	bl	8005cc6 <__retarget_lock_release_recursive>
 800887a:	462b      	mov	r3, r5
 800887c:	4639      	mov	r1, r7
 800887e:	4648      	mov	r0, r9
 8008880:	9a02      	ldr	r2, [sp, #8]
 8008882:	b03d      	add	sp, #244	; 0xf4
 8008884:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008888:	f000 bc38 	b.w	80090fc <__sbprintf>
 800888c:	2300      	movs	r3, #0
 800888e:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
 8008892:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8008896:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800889a:	ae13      	add	r6, sp, #76	; 0x4c
 800889c:	9610      	str	r6, [sp, #64]	; 0x40
 800889e:	9303      	str	r3, [sp, #12]
 80088a0:	9b02      	ldr	r3, [sp, #8]
 80088a2:	461d      	mov	r5, r3
 80088a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088a8:	b10a      	cbz	r2, 80088ae <_vfiprintf_r+0xce>
 80088aa:	2a25      	cmp	r2, #37	; 0x25
 80088ac:	d1f9      	bne.n	80088a2 <_vfiprintf_r+0xc2>
 80088ae:	9b02      	ldr	r3, [sp, #8]
 80088b0:	ebb5 0803 	subs.w	r8, r5, r3
 80088b4:	d00d      	beq.n	80088d2 <_vfiprintf_r+0xf2>
 80088b6:	e9c6 3800 	strd	r3, r8, [r6]
 80088ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088bc:	4443      	add	r3, r8
 80088be:	9312      	str	r3, [sp, #72]	; 0x48
 80088c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80088c2:	3301      	adds	r3, #1
 80088c4:	2b07      	cmp	r3, #7
 80088c6:	9311      	str	r3, [sp, #68]	; 0x44
 80088c8:	dc76      	bgt.n	80089b8 <_vfiprintf_r+0x1d8>
 80088ca:	3608      	adds	r6, #8
 80088cc:	9b03      	ldr	r3, [sp, #12]
 80088ce:	4443      	add	r3, r8
 80088d0:	9303      	str	r3, [sp, #12]
 80088d2:	782b      	ldrb	r3, [r5, #0]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	f000 83d2 	beq.w	800907e <_vfiprintf_r+0x89e>
 80088da:	2300      	movs	r3, #0
 80088dc:	f04f 32ff 	mov.w	r2, #4294967295
 80088e0:	469a      	mov	sl, r3
 80088e2:	3501      	adds	r5, #1
 80088e4:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 80088e8:	9201      	str	r2, [sp, #4]
 80088ea:	9304      	str	r3, [sp, #16]
 80088ec:	462a      	mov	r2, r5
 80088ee:	f812 3b01 	ldrb.w	r3, [r2], #1
 80088f2:	9202      	str	r2, [sp, #8]
 80088f4:	f1a3 0220 	sub.w	r2, r3, #32
 80088f8:	2a5a      	cmp	r2, #90	; 0x5a
 80088fa:	f200 831a 	bhi.w	8008f32 <_vfiprintf_r+0x752>
 80088fe:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008902:	007d      	.short	0x007d
 8008904:	03180318 	.word	0x03180318
 8008908:	03180085 	.word	0x03180085
 800890c:	03180318 	.word	0x03180318
 8008910:	03180065 	.word	0x03180065
 8008914:	00880318 	.word	0x00880318
 8008918:	03180092 	.word	0x03180092
 800891c:	0094008f 	.word	0x0094008f
 8008920:	00af0318 	.word	0x00af0318
 8008924:	00b200b2 	.word	0x00b200b2
 8008928:	00b200b2 	.word	0x00b200b2
 800892c:	00b200b2 	.word	0x00b200b2
 8008930:	00b200b2 	.word	0x00b200b2
 8008934:	031800b2 	.word	0x031800b2
 8008938:	03180318 	.word	0x03180318
 800893c:	03180318 	.word	0x03180318
 8008940:	03180318 	.word	0x03180318
 8008944:	03180318 	.word	0x03180318
 8008948:	00ea00dc 	.word	0x00ea00dc
 800894c:	03180318 	.word	0x03180318
 8008950:	03180318 	.word	0x03180318
 8008954:	03180318 	.word	0x03180318
 8008958:	03180318 	.word	0x03180318
 800895c:	03180318 	.word	0x03180318
 8008960:	03180139 	.word	0x03180139
 8008964:	03180318 	.word	0x03180318
 8008968:	0318017e 	.word	0x0318017e
 800896c:	0318025c 	.word	0x0318025c
 8008970:	027c0318 	.word	0x027c0318
 8008974:	03180318 	.word	0x03180318
 8008978:	03180318 	.word	0x03180318
 800897c:	03180318 	.word	0x03180318
 8008980:	03180318 	.word	0x03180318
 8008984:	03180318 	.word	0x03180318
 8008988:	00ec00dc 	.word	0x00ec00dc
 800898c:	03180318 	.word	0x03180318
 8008990:	00c20318 	.word	0x00c20318
 8008994:	00d600ec 	.word	0x00d600ec
 8008998:	00cf0318 	.word	0x00cf0318
 800899c:	01170318 	.word	0x01170318
 80089a0:	0170013b 	.word	0x0170013b
 80089a4:	031800d6 	.word	0x031800d6
 80089a8:	007b017e 	.word	0x007b017e
 80089ac:	0318025e 	.word	0x0318025e
 80089b0:	02980318 	.word	0x02980318
 80089b4:	007b0318 	.word	0x007b0318
 80089b8:	4639      	mov	r1, r7
 80089ba:	4648      	mov	r0, r9
 80089bc:	aa10      	add	r2, sp, #64	; 0x40
 80089be:	f7ff fedd 	bl	800877c <__sprint_r>
 80089c2:	2800      	cmp	r0, #0
 80089c4:	f040 833a 	bne.w	800903c <_vfiprintf_r+0x85c>
 80089c8:	ae13      	add	r6, sp, #76	; 0x4c
 80089ca:	e77f      	b.n	80088cc <_vfiprintf_r+0xec>
 80089cc:	4648      	mov	r0, r9
 80089ce:	f000 ffcb 	bl	8009968 <_localeconv_r>
 80089d2:	6843      	ldr	r3, [r0, #4]
 80089d4:	4618      	mov	r0, r3
 80089d6:	9309      	str	r3, [sp, #36]	; 0x24
 80089d8:	f7f7 fbba 	bl	8000150 <strlen>
 80089dc:	9008      	str	r0, [sp, #32]
 80089de:	4648      	mov	r0, r9
 80089e0:	f000 ffc2 	bl	8009968 <_localeconv_r>
 80089e4:	6883      	ldr	r3, [r0, #8]
 80089e6:	9307      	str	r3, [sp, #28]
 80089e8:	9b08      	ldr	r3, [sp, #32]
 80089ea:	b12b      	cbz	r3, 80089f8 <_vfiprintf_r+0x218>
 80089ec:	9b07      	ldr	r3, [sp, #28]
 80089ee:	b11b      	cbz	r3, 80089f8 <_vfiprintf_r+0x218>
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	b10b      	cbz	r3, 80089f8 <_vfiprintf_r+0x218>
 80089f4:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80089f8:	9d02      	ldr	r5, [sp, #8]
 80089fa:	e777      	b.n	80088ec <_vfiprintf_r+0x10c>
 80089fc:	f89d 303b 	ldrb.w	r3, [sp, #59]	; 0x3b
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d1f9      	bne.n	80089f8 <_vfiprintf_r+0x218>
 8008a04:	2320      	movs	r3, #32
 8008a06:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 8008a0a:	e7f5      	b.n	80089f8 <_vfiprintf_r+0x218>
 8008a0c:	f04a 0a01 	orr.w	sl, sl, #1
 8008a10:	e7f2      	b.n	80089f8 <_vfiprintf_r+0x218>
 8008a12:	f854 3b04 	ldr.w	r3, [r4], #4
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	9304      	str	r3, [sp, #16]
 8008a1a:	daed      	bge.n	80089f8 <_vfiprintf_r+0x218>
 8008a1c:	425b      	negs	r3, r3
 8008a1e:	9304      	str	r3, [sp, #16]
 8008a20:	f04a 0a04 	orr.w	sl, sl, #4
 8008a24:	e7e8      	b.n	80089f8 <_vfiprintf_r+0x218>
 8008a26:	232b      	movs	r3, #43	; 0x2b
 8008a28:	e7ed      	b.n	8008a06 <_vfiprintf_r+0x226>
 8008a2a:	9a02      	ldr	r2, [sp, #8]
 8008a2c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008a30:	2b2a      	cmp	r3, #42	; 0x2a
 8008a32:	d112      	bne.n	8008a5a <_vfiprintf_r+0x27a>
 8008a34:	f854 3b04 	ldr.w	r3, [r4], #4
 8008a38:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a3c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008a40:	e7da      	b.n	80089f8 <_vfiprintf_r+0x218>
 8008a42:	200a      	movs	r0, #10
 8008a44:	9b01      	ldr	r3, [sp, #4]
 8008a46:	fb00 1303 	mla	r3, r0, r3, r1
 8008a4a:	9301      	str	r3, [sp, #4]
 8008a4c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008a50:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008a54:	2909      	cmp	r1, #9
 8008a56:	d9f4      	bls.n	8008a42 <_vfiprintf_r+0x262>
 8008a58:	e74b      	b.n	80088f2 <_vfiprintf_r+0x112>
 8008a5a:	2100      	movs	r1, #0
 8008a5c:	9101      	str	r1, [sp, #4]
 8008a5e:	e7f7      	b.n	8008a50 <_vfiprintf_r+0x270>
 8008a60:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8008a64:	e7c8      	b.n	80089f8 <_vfiprintf_r+0x218>
 8008a66:	2100      	movs	r1, #0
 8008a68:	9a02      	ldr	r2, [sp, #8]
 8008a6a:	9104      	str	r1, [sp, #16]
 8008a6c:	200a      	movs	r0, #10
 8008a6e:	9904      	ldr	r1, [sp, #16]
 8008a70:	3b30      	subs	r3, #48	; 0x30
 8008a72:	fb00 3301 	mla	r3, r0, r1, r3
 8008a76:	9304      	str	r3, [sp, #16]
 8008a78:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008a7c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008a80:	2909      	cmp	r1, #9
 8008a82:	d9f3      	bls.n	8008a6c <_vfiprintf_r+0x28c>
 8008a84:	e735      	b.n	80088f2 <_vfiprintf_r+0x112>
 8008a86:	9b02      	ldr	r3, [sp, #8]
 8008a88:	781b      	ldrb	r3, [r3, #0]
 8008a8a:	2b68      	cmp	r3, #104	; 0x68
 8008a8c:	bf01      	itttt	eq
 8008a8e:	9b02      	ldreq	r3, [sp, #8]
 8008a90:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8008a94:	3301      	addeq	r3, #1
 8008a96:	9302      	streq	r3, [sp, #8]
 8008a98:	bf18      	it	ne
 8008a9a:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8008a9e:	e7ab      	b.n	80089f8 <_vfiprintf_r+0x218>
 8008aa0:	9b02      	ldr	r3, [sp, #8]
 8008aa2:	781b      	ldrb	r3, [r3, #0]
 8008aa4:	2b6c      	cmp	r3, #108	; 0x6c
 8008aa6:	d105      	bne.n	8008ab4 <_vfiprintf_r+0x2d4>
 8008aa8:	9b02      	ldr	r3, [sp, #8]
 8008aaa:	3301      	adds	r3, #1
 8008aac:	9302      	str	r3, [sp, #8]
 8008aae:	f04a 0a20 	orr.w	sl, sl, #32
 8008ab2:	e7a1      	b.n	80089f8 <_vfiprintf_r+0x218>
 8008ab4:	f04a 0a10 	orr.w	sl, sl, #16
 8008ab8:	e79e      	b.n	80089f8 <_vfiprintf_r+0x218>
 8008aba:	46a0      	mov	r8, r4
 8008abc:	f858 3b04 	ldr.w	r3, [r8], #4
 8008ac0:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 8008aca:	2201      	movs	r2, #1
 8008acc:	461d      	mov	r5, r3
 8008ace:	9201      	str	r2, [sp, #4]
 8008ad0:	f10d 0b8c 	add.w	fp, sp, #140	; 0x8c
 8008ad4:	e0a8      	b.n	8008c28 <_vfiprintf_r+0x448>
 8008ad6:	f04a 0a10 	orr.w	sl, sl, #16
 8008ada:	f01a 0f20 	tst.w	sl, #32
 8008ade:	d010      	beq.n	8008b02 <_vfiprintf_r+0x322>
 8008ae0:	3407      	adds	r4, #7
 8008ae2:	f024 0307 	bic.w	r3, r4, #7
 8008ae6:	4698      	mov	r8, r3
 8008ae8:	685d      	ldr	r5, [r3, #4]
 8008aea:	f858 4b08 	ldr.w	r4, [r8], #8
 8008aee:	2d00      	cmp	r5, #0
 8008af0:	da05      	bge.n	8008afe <_vfiprintf_r+0x31e>
 8008af2:	232d      	movs	r3, #45	; 0x2d
 8008af4:	4264      	negs	r4, r4
 8008af6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8008afa:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 8008afe:	2301      	movs	r3, #1
 8008b00:	e04a      	b.n	8008b98 <_vfiprintf_r+0x3b8>
 8008b02:	46a0      	mov	r8, r4
 8008b04:	f01a 0f10 	tst.w	sl, #16
 8008b08:	f858 5b04 	ldr.w	r5, [r8], #4
 8008b0c:	d002      	beq.n	8008b14 <_vfiprintf_r+0x334>
 8008b0e:	462c      	mov	r4, r5
 8008b10:	17ed      	asrs	r5, r5, #31
 8008b12:	e7ec      	b.n	8008aee <_vfiprintf_r+0x30e>
 8008b14:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008b18:	d003      	beq.n	8008b22 <_vfiprintf_r+0x342>
 8008b1a:	b22c      	sxth	r4, r5
 8008b1c:	f345 35c0 	sbfx	r5, r5, #15, #1
 8008b20:	e7e5      	b.n	8008aee <_vfiprintf_r+0x30e>
 8008b22:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008b26:	d0f2      	beq.n	8008b0e <_vfiprintf_r+0x32e>
 8008b28:	b26c      	sxtb	r4, r5
 8008b2a:	f345 15c0 	sbfx	r5, r5, #7, #1
 8008b2e:	e7de      	b.n	8008aee <_vfiprintf_r+0x30e>
 8008b30:	f01a 0f20 	tst.w	sl, #32
 8008b34:	f104 0804 	add.w	r8, r4, #4
 8008b38:	d007      	beq.n	8008b4a <_vfiprintf_r+0x36a>
 8008b3a:	9a03      	ldr	r2, [sp, #12]
 8008b3c:	6823      	ldr	r3, [r4, #0]
 8008b3e:	9903      	ldr	r1, [sp, #12]
 8008b40:	17d2      	asrs	r2, r2, #31
 8008b42:	e9c3 1200 	strd	r1, r2, [r3]
 8008b46:	4644      	mov	r4, r8
 8008b48:	e6aa      	b.n	80088a0 <_vfiprintf_r+0xc0>
 8008b4a:	f01a 0f10 	tst.w	sl, #16
 8008b4e:	d003      	beq.n	8008b58 <_vfiprintf_r+0x378>
 8008b50:	6823      	ldr	r3, [r4, #0]
 8008b52:	9a03      	ldr	r2, [sp, #12]
 8008b54:	601a      	str	r2, [r3, #0]
 8008b56:	e7f6      	b.n	8008b46 <_vfiprintf_r+0x366>
 8008b58:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008b5c:	d003      	beq.n	8008b66 <_vfiprintf_r+0x386>
 8008b5e:	6823      	ldr	r3, [r4, #0]
 8008b60:	9a03      	ldr	r2, [sp, #12]
 8008b62:	801a      	strh	r2, [r3, #0]
 8008b64:	e7ef      	b.n	8008b46 <_vfiprintf_r+0x366>
 8008b66:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008b6a:	d0f1      	beq.n	8008b50 <_vfiprintf_r+0x370>
 8008b6c:	6823      	ldr	r3, [r4, #0]
 8008b6e:	9a03      	ldr	r2, [sp, #12]
 8008b70:	701a      	strb	r2, [r3, #0]
 8008b72:	e7e8      	b.n	8008b46 <_vfiprintf_r+0x366>
 8008b74:	f04a 0a10 	orr.w	sl, sl, #16
 8008b78:	f01a 0320 	ands.w	r3, sl, #32
 8008b7c:	d01f      	beq.n	8008bbe <_vfiprintf_r+0x3de>
 8008b7e:	3407      	adds	r4, #7
 8008b80:	f024 0307 	bic.w	r3, r4, #7
 8008b84:	4698      	mov	r8, r3
 8008b86:	685d      	ldr	r5, [r3, #4]
 8008b88:	f858 4b08 	ldr.w	r4, [r8], #8
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8008b92:	2200      	movs	r2, #0
 8008b94:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
 8008b98:	9a01      	ldr	r2, [sp, #4]
 8008b9a:	3201      	adds	r2, #1
 8008b9c:	f000 827c 	beq.w	8009098 <_vfiprintf_r+0x8b8>
 8008ba0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8008ba4:	9205      	str	r2, [sp, #20]
 8008ba6:	ea54 0205 	orrs.w	r2, r4, r5
 8008baa:	f040 827b 	bne.w	80090a4 <_vfiprintf_r+0x8c4>
 8008bae:	9a01      	ldr	r2, [sp, #4]
 8008bb0:	2a00      	cmp	r2, #0
 8008bb2:	f000 81b3 	beq.w	8008f1c <_vfiprintf_r+0x73c>
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	f040 8277 	bne.w	80090aa <_vfiprintf_r+0x8ca>
 8008bbc:	e151      	b.n	8008e62 <_vfiprintf_r+0x682>
 8008bbe:	46a0      	mov	r8, r4
 8008bc0:	f01a 0510 	ands.w	r5, sl, #16
 8008bc4:	f858 4b04 	ldr.w	r4, [r8], #4
 8008bc8:	d001      	beq.n	8008bce <_vfiprintf_r+0x3ee>
 8008bca:	461d      	mov	r5, r3
 8008bcc:	e7de      	b.n	8008b8c <_vfiprintf_r+0x3ac>
 8008bce:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8008bd2:	d001      	beq.n	8008bd8 <_vfiprintf_r+0x3f8>
 8008bd4:	b2a4      	uxth	r4, r4
 8008bd6:	e7d9      	b.n	8008b8c <_vfiprintf_r+0x3ac>
 8008bd8:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8008bdc:	d0d6      	beq.n	8008b8c <_vfiprintf_r+0x3ac>
 8008bde:	b2e4      	uxtb	r4, r4
 8008be0:	e7f3      	b.n	8008bca <_vfiprintf_r+0x3ea>
 8008be2:	f647 0330 	movw	r3, #30768	; 0x7830
 8008be6:	46a0      	mov	r8, r4
 8008be8:	2500      	movs	r5, #0
 8008bea:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
 8008bee:	4ba0      	ldr	r3, [pc, #640]	; (8008e70 <_vfiprintf_r+0x690>)
 8008bf0:	f858 4b04 	ldr.w	r4, [r8], #4
 8008bf4:	f04a 0a02 	orr.w	sl, sl, #2
 8008bf8:	9306      	str	r3, [sp, #24]
 8008bfa:	2302      	movs	r3, #2
 8008bfc:	e7c9      	b.n	8008b92 <_vfiprintf_r+0x3b2>
 8008bfe:	46a0      	mov	r8, r4
 8008c00:	2500      	movs	r5, #0
 8008c02:	9b01      	ldr	r3, [sp, #4]
 8008c04:	f858 bb04 	ldr.w	fp, [r8], #4
 8008c08:	1c5c      	adds	r4, r3, #1
 8008c0a:	f88d 503b 	strb.w	r5, [sp, #59]	; 0x3b
 8008c0e:	f000 80cf 	beq.w	8008db0 <_vfiprintf_r+0x5d0>
 8008c12:	461a      	mov	r2, r3
 8008c14:	4629      	mov	r1, r5
 8008c16:	4658      	mov	r0, fp
 8008c18:	f000 fee0 	bl	80099dc <memchr>
 8008c1c:	2800      	cmp	r0, #0
 8008c1e:	f000 8192 	beq.w	8008f46 <_vfiprintf_r+0x766>
 8008c22:	eba0 030b 	sub.w	r3, r0, fp
 8008c26:	9301      	str	r3, [sp, #4]
 8008c28:	9b01      	ldr	r3, [sp, #4]
 8008c2a:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
 8008c2e:	42ab      	cmp	r3, r5
 8008c30:	bfb8      	it	lt
 8008c32:	462b      	movlt	r3, r5
 8008c34:	9305      	str	r3, [sp, #20]
 8008c36:	b10a      	cbz	r2, 8008c3c <_vfiprintf_r+0x45c>
 8008c38:	3301      	adds	r3, #1
 8008c3a:	9305      	str	r3, [sp, #20]
 8008c3c:	f01a 0302 	ands.w	r3, sl, #2
 8008c40:	930a      	str	r3, [sp, #40]	; 0x28
 8008c42:	bf1e      	ittt	ne
 8008c44:	9b05      	ldrne	r3, [sp, #20]
 8008c46:	3302      	addne	r3, #2
 8008c48:	9305      	strne	r3, [sp, #20]
 8008c4a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8008c4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c50:	d11f      	bne.n	8008c92 <_vfiprintf_r+0x4b2>
 8008c52:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8008c56:	1a9c      	subs	r4, r3, r2
 8008c58:	2c00      	cmp	r4, #0
 8008c5a:	dd1a      	ble.n	8008c92 <_vfiprintf_r+0x4b2>
 8008c5c:	4b85      	ldr	r3, [pc, #532]	; (8008e74 <_vfiprintf_r+0x694>)
 8008c5e:	2c10      	cmp	r4, #16
 8008c60:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8008c64:	f106 0008 	add.w	r0, r6, #8
 8008c68:	f102 0201 	add.w	r2, r2, #1
 8008c6c:	6033      	str	r3, [r6, #0]
 8008c6e:	f300 816c 	bgt.w	8008f4a <_vfiprintf_r+0x76a>
 8008c72:	6074      	str	r4, [r6, #4]
 8008c74:	2a07      	cmp	r2, #7
 8008c76:	440c      	add	r4, r1
 8008c78:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 8008c7c:	f340 817a 	ble.w	8008f74 <_vfiprintf_r+0x794>
 8008c80:	4639      	mov	r1, r7
 8008c82:	4648      	mov	r0, r9
 8008c84:	aa10      	add	r2, sp, #64	; 0x40
 8008c86:	f7ff fd79 	bl	800877c <__sprint_r>
 8008c8a:	2800      	cmp	r0, #0
 8008c8c:	f040 81d6 	bne.w	800903c <_vfiprintf_r+0x85c>
 8008c90:	ae13      	add	r6, sp, #76	; 0x4c
 8008c92:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
 8008c96:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8008c9a:	b160      	cbz	r0, 8008cb6 <_vfiprintf_r+0x4d6>
 8008c9c:	f10d 003b 	add.w	r0, sp, #59	; 0x3b
 8008ca0:	6030      	str	r0, [r6, #0]
 8008ca2:	2001      	movs	r0, #1
 8008ca4:	3201      	adds	r2, #1
 8008ca6:	4401      	add	r1, r0
 8008ca8:	2a07      	cmp	r2, #7
 8008caa:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8008cae:	6070      	str	r0, [r6, #4]
 8008cb0:	f300 8162 	bgt.w	8008f78 <_vfiprintf_r+0x798>
 8008cb4:	3608      	adds	r6, #8
 8008cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cb8:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8008cbc:	b15b      	cbz	r3, 8008cd6 <_vfiprintf_r+0x4f6>
 8008cbe:	a80f      	add	r0, sp, #60	; 0x3c
 8008cc0:	6030      	str	r0, [r6, #0]
 8008cc2:	2002      	movs	r0, #2
 8008cc4:	3201      	adds	r2, #1
 8008cc6:	4401      	add	r1, r0
 8008cc8:	2a07      	cmp	r2, #7
 8008cca:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8008cce:	6070      	str	r0, [r6, #4]
 8008cd0:	f300 815b 	bgt.w	8008f8a <_vfiprintf_r+0x7aa>
 8008cd4:	3608      	adds	r6, #8
 8008cd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cd8:	2b80      	cmp	r3, #128	; 0x80
 8008cda:	d11f      	bne.n	8008d1c <_vfiprintf_r+0x53c>
 8008cdc:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8008ce0:	1a9c      	subs	r4, r3, r2
 8008ce2:	2c00      	cmp	r4, #0
 8008ce4:	dd1a      	ble.n	8008d1c <_vfiprintf_r+0x53c>
 8008ce6:	4b64      	ldr	r3, [pc, #400]	; (8008e78 <_vfiprintf_r+0x698>)
 8008ce8:	2c10      	cmp	r4, #16
 8008cea:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8008cee:	f106 0008 	add.w	r0, r6, #8
 8008cf2:	f102 0201 	add.w	r2, r2, #1
 8008cf6:	6033      	str	r3, [r6, #0]
 8008cf8:	f300 8150 	bgt.w	8008f9c <_vfiprintf_r+0x7bc>
 8008cfc:	6074      	str	r4, [r6, #4]
 8008cfe:	2a07      	cmp	r2, #7
 8008d00:	440c      	add	r4, r1
 8008d02:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 8008d06:	f340 815e 	ble.w	8008fc6 <_vfiprintf_r+0x7e6>
 8008d0a:	4639      	mov	r1, r7
 8008d0c:	4648      	mov	r0, r9
 8008d0e:	aa10      	add	r2, sp, #64	; 0x40
 8008d10:	f7ff fd34 	bl	800877c <__sprint_r>
 8008d14:	2800      	cmp	r0, #0
 8008d16:	f040 8191 	bne.w	800903c <_vfiprintf_r+0x85c>
 8008d1a:	ae13      	add	r6, sp, #76	; 0x4c
 8008d1c:	9b01      	ldr	r3, [sp, #4]
 8008d1e:	1aec      	subs	r4, r5, r3
 8008d20:	2c00      	cmp	r4, #0
 8008d22:	dd1b      	ble.n	8008d5c <_vfiprintf_r+0x57c>
 8008d24:	2310      	movs	r3, #16
 8008d26:	4d54      	ldr	r5, [pc, #336]	; (8008e78 <_vfiprintf_r+0x698>)
 8008d28:	2c10      	cmp	r4, #16
 8008d2a:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8008d2e:	f106 0008 	add.w	r0, r6, #8
 8008d32:	f102 0201 	add.w	r2, r2, #1
 8008d36:	6035      	str	r5, [r6, #0]
 8008d38:	f300 8147 	bgt.w	8008fca <_vfiprintf_r+0x7ea>
 8008d3c:	6074      	str	r4, [r6, #4]
 8008d3e:	2a07      	cmp	r2, #7
 8008d40:	440c      	add	r4, r1
 8008d42:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 8008d46:	f340 8151 	ble.w	8008fec <_vfiprintf_r+0x80c>
 8008d4a:	4639      	mov	r1, r7
 8008d4c:	4648      	mov	r0, r9
 8008d4e:	aa10      	add	r2, sp, #64	; 0x40
 8008d50:	f7ff fd14 	bl	800877c <__sprint_r>
 8008d54:	2800      	cmp	r0, #0
 8008d56:	f040 8171 	bne.w	800903c <_vfiprintf_r+0x85c>
 8008d5a:	ae13      	add	r6, sp, #76	; 0x4c
 8008d5c:	9b01      	ldr	r3, [sp, #4]
 8008d5e:	9a01      	ldr	r2, [sp, #4]
 8008d60:	6073      	str	r3, [r6, #4]
 8008d62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d64:	f8c6 b000 	str.w	fp, [r6]
 8008d68:	4413      	add	r3, r2
 8008d6a:	9312      	str	r3, [sp, #72]	; 0x48
 8008d6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d6e:	3301      	adds	r3, #1
 8008d70:	2b07      	cmp	r3, #7
 8008d72:	9311      	str	r3, [sp, #68]	; 0x44
 8008d74:	f300 813c 	bgt.w	8008ff0 <_vfiprintf_r+0x810>
 8008d78:	f106 0308 	add.w	r3, r6, #8
 8008d7c:	f01a 0f04 	tst.w	sl, #4
 8008d80:	f040 813e 	bne.w	8009000 <_vfiprintf_r+0x820>
 8008d84:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8008d88:	9905      	ldr	r1, [sp, #20]
 8008d8a:	428a      	cmp	r2, r1
 8008d8c:	bfac      	ite	ge
 8008d8e:	189b      	addge	r3, r3, r2
 8008d90:	185b      	addlt	r3, r3, r1
 8008d92:	9303      	str	r3, [sp, #12]
 8008d94:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d96:	b13b      	cbz	r3, 8008da8 <_vfiprintf_r+0x5c8>
 8008d98:	4639      	mov	r1, r7
 8008d9a:	4648      	mov	r0, r9
 8008d9c:	aa10      	add	r2, sp, #64	; 0x40
 8008d9e:	f7ff fced 	bl	800877c <__sprint_r>
 8008da2:	2800      	cmp	r0, #0
 8008da4:	f040 814a 	bne.w	800903c <_vfiprintf_r+0x85c>
 8008da8:	2300      	movs	r3, #0
 8008daa:	ae13      	add	r6, sp, #76	; 0x4c
 8008dac:	9311      	str	r3, [sp, #68]	; 0x44
 8008dae:	e6ca      	b.n	8008b46 <_vfiprintf_r+0x366>
 8008db0:	4658      	mov	r0, fp
 8008db2:	f7f7 f9cd 	bl	8000150 <strlen>
 8008db6:	9001      	str	r0, [sp, #4]
 8008db8:	e736      	b.n	8008c28 <_vfiprintf_r+0x448>
 8008dba:	f04a 0a10 	orr.w	sl, sl, #16
 8008dbe:	f01a 0320 	ands.w	r3, sl, #32
 8008dc2:	d008      	beq.n	8008dd6 <_vfiprintf_r+0x5f6>
 8008dc4:	3407      	adds	r4, #7
 8008dc6:	f024 0307 	bic.w	r3, r4, #7
 8008dca:	4698      	mov	r8, r3
 8008dcc:	685d      	ldr	r5, [r3, #4]
 8008dce:	f858 4b08 	ldr.w	r4, [r8], #8
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e6dd      	b.n	8008b92 <_vfiprintf_r+0x3b2>
 8008dd6:	46a0      	mov	r8, r4
 8008dd8:	f01a 0510 	ands.w	r5, sl, #16
 8008ddc:	f858 4b04 	ldr.w	r4, [r8], #4
 8008de0:	d001      	beq.n	8008de6 <_vfiprintf_r+0x606>
 8008de2:	461d      	mov	r5, r3
 8008de4:	e7f5      	b.n	8008dd2 <_vfiprintf_r+0x5f2>
 8008de6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8008dea:	d001      	beq.n	8008df0 <_vfiprintf_r+0x610>
 8008dec:	b2a4      	uxth	r4, r4
 8008dee:	e7f0      	b.n	8008dd2 <_vfiprintf_r+0x5f2>
 8008df0:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8008df4:	d0ed      	beq.n	8008dd2 <_vfiprintf_r+0x5f2>
 8008df6:	b2e4      	uxtb	r4, r4
 8008df8:	e7f3      	b.n	8008de2 <_vfiprintf_r+0x602>
 8008dfa:	4a20      	ldr	r2, [pc, #128]	; (8008e7c <_vfiprintf_r+0x69c>)
 8008dfc:	9206      	str	r2, [sp, #24]
 8008dfe:	f01a 0220 	ands.w	r2, sl, #32
 8008e02:	d018      	beq.n	8008e36 <_vfiprintf_r+0x656>
 8008e04:	3407      	adds	r4, #7
 8008e06:	f024 0207 	bic.w	r2, r4, #7
 8008e0a:	4690      	mov	r8, r2
 8008e0c:	6855      	ldr	r5, [r2, #4]
 8008e0e:	f858 4b08 	ldr.w	r4, [r8], #8
 8008e12:	f01a 0f01 	tst.w	sl, #1
 8008e16:	d009      	beq.n	8008e2c <_vfiprintf_r+0x64c>
 8008e18:	ea54 0205 	orrs.w	r2, r4, r5
 8008e1c:	bf1f      	itttt	ne
 8008e1e:	2230      	movne	r2, #48	; 0x30
 8008e20:	f88d 303d 	strbne.w	r3, [sp, #61]	; 0x3d
 8008e24:	f88d 203c 	strbne.w	r2, [sp, #60]	; 0x3c
 8008e28:	f04a 0a02 	orrne.w	sl, sl, #2
 8008e2c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8008e30:	e6e3      	b.n	8008bfa <_vfiprintf_r+0x41a>
 8008e32:	4a0f      	ldr	r2, [pc, #60]	; (8008e70 <_vfiprintf_r+0x690>)
 8008e34:	e7e2      	b.n	8008dfc <_vfiprintf_r+0x61c>
 8008e36:	46a0      	mov	r8, r4
 8008e38:	f01a 0510 	ands.w	r5, sl, #16
 8008e3c:	f858 4b04 	ldr.w	r4, [r8], #4
 8008e40:	d001      	beq.n	8008e46 <_vfiprintf_r+0x666>
 8008e42:	4615      	mov	r5, r2
 8008e44:	e7e5      	b.n	8008e12 <_vfiprintf_r+0x632>
 8008e46:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8008e4a:	d001      	beq.n	8008e50 <_vfiprintf_r+0x670>
 8008e4c:	b2a4      	uxth	r4, r4
 8008e4e:	e7e0      	b.n	8008e12 <_vfiprintf_r+0x632>
 8008e50:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8008e54:	d0dd      	beq.n	8008e12 <_vfiprintf_r+0x632>
 8008e56:	b2e4      	uxtb	r4, r4
 8008e58:	e7f3      	b.n	8008e42 <_vfiprintf_r+0x662>
 8008e5a:	2c0a      	cmp	r4, #10
 8008e5c:	f175 0300 	sbcs.w	r3, r5, #0
 8008e60:	d20e      	bcs.n	8008e80 <_vfiprintf_r+0x6a0>
 8008e62:	3430      	adds	r4, #48	; 0x30
 8008e64:	f88d 40ef 	strb.w	r4, [sp, #239]	; 0xef
 8008e68:	f10d 0bef 	add.w	fp, sp, #239	; 0xef
 8008e6c:	e139      	b.n	80090e2 <_vfiprintf_r+0x902>
 8008e6e:	bf00      	nop
 8008e70:	0800baec 	.word	0x0800baec
 8008e74:	0800bb50 	.word	0x0800bb50
 8008e78:	0800bb60 	.word	0x0800bb60
 8008e7c:	0800bafd 	.word	0x0800bafd
 8008e80:	f04f 0a00 	mov.w	sl, #0
 8008e84:	ab3c      	add	r3, sp, #240	; 0xf0
 8008e86:	930a      	str	r3, [sp, #40]	; 0x28
 8008e88:	9b05      	ldr	r3, [sp, #20]
 8008e8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e90:	220a      	movs	r2, #10
 8008e92:	2300      	movs	r3, #0
 8008e94:	4620      	mov	r0, r4
 8008e96:	4629      	mov	r1, r5
 8008e98:	f7f7 fe46 	bl	8000b28 <__aeabi_uldivmod>
 8008e9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e9e:	3230      	adds	r2, #48	; 0x30
 8008ea0:	f103 3bff 	add.w	fp, r3, #4294967295
 8008ea4:	f803 2c01 	strb.w	r2, [r3, #-1]
 8008ea8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eaa:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008eae:	f10a 0a01 	add.w	sl, sl, #1
 8008eb2:	b1cb      	cbz	r3, 8008ee8 <_vfiprintf_r+0x708>
 8008eb4:	9b07      	ldr	r3, [sp, #28]
 8008eb6:	781a      	ldrb	r2, [r3, #0]
 8008eb8:	4552      	cmp	r2, sl
 8008eba:	d115      	bne.n	8008ee8 <_vfiprintf_r+0x708>
 8008ebc:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8008ec0:	d012      	beq.n	8008ee8 <_vfiprintf_r+0x708>
 8008ec2:	2c0a      	cmp	r4, #10
 8008ec4:	f175 0200 	sbcs.w	r2, r5, #0
 8008ec8:	d30e      	bcc.n	8008ee8 <_vfiprintf_r+0x708>
 8008eca:	9b08      	ldr	r3, [sp, #32]
 8008ecc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ece:	ebab 0b03 	sub.w	fp, fp, r3
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	4658      	mov	r0, fp
 8008ed6:	f000 fd2d 	bl	8009934 <strncpy>
 8008eda:	9b07      	ldr	r3, [sp, #28]
 8008edc:	785a      	ldrb	r2, [r3, #1]
 8008ede:	b16a      	cbz	r2, 8008efc <_vfiprintf_r+0x71c>
 8008ee0:	f04f 0a00 	mov.w	sl, #0
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	9307      	str	r3, [sp, #28]
 8008ee8:	2c0a      	cmp	r4, #10
 8008eea:	f175 0500 	sbcs.w	r5, r5, #0
 8008eee:	f0c0 80f8 	bcc.w	80090e2 <_vfiprintf_r+0x902>
 8008ef2:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
 8008ef6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8008efa:	e7c9      	b.n	8008e90 <_vfiprintf_r+0x6b0>
 8008efc:	4692      	mov	sl, r2
 8008efe:	e7f3      	b.n	8008ee8 <_vfiprintf_r+0x708>
 8008f00:	9b06      	ldr	r3, [sp, #24]
 8008f02:	f004 020f 	and.w	r2, r4, #15
 8008f06:	5c9a      	ldrb	r2, [r3, r2]
 8008f08:	0924      	lsrs	r4, r4, #4
 8008f0a:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8008f0e:	092d      	lsrs	r5, r5, #4
 8008f10:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 8008f14:	ea54 0205 	orrs.w	r2, r4, r5
 8008f18:	d1f2      	bne.n	8008f00 <_vfiprintf_r+0x720>
 8008f1a:	e0e2      	b.n	80090e2 <_vfiprintf_r+0x902>
 8008f1c:	b933      	cbnz	r3, 8008f2c <_vfiprintf_r+0x74c>
 8008f1e:	f01a 0f01 	tst.w	sl, #1
 8008f22:	d003      	beq.n	8008f2c <_vfiprintf_r+0x74c>
 8008f24:	2330      	movs	r3, #48	; 0x30
 8008f26:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 8008f2a:	e79d      	b.n	8008e68 <_vfiprintf_r+0x688>
 8008f2c:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8008f30:	e0d7      	b.n	80090e2 <_vfiprintf_r+0x902>
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	f000 80a3 	beq.w	800907e <_vfiprintf_r+0x89e>
 8008f38:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	46a0      	mov	r8, r4
 8008f40:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 8008f44:	e5c1      	b.n	8008aca <_vfiprintf_r+0x2ea>
 8008f46:	4605      	mov	r5, r0
 8008f48:	e66e      	b.n	8008c28 <_vfiprintf_r+0x448>
 8008f4a:	f04f 0c10 	mov.w	ip, #16
 8008f4e:	2a07      	cmp	r2, #7
 8008f50:	4461      	add	r1, ip
 8008f52:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8008f56:	f8c6 c004 	str.w	ip, [r6, #4]
 8008f5a:	dd08      	ble.n	8008f6e <_vfiprintf_r+0x78e>
 8008f5c:	4639      	mov	r1, r7
 8008f5e:	4648      	mov	r0, r9
 8008f60:	aa10      	add	r2, sp, #64	; 0x40
 8008f62:	f7ff fc0b 	bl	800877c <__sprint_r>
 8008f66:	2800      	cmp	r0, #0
 8008f68:	d168      	bne.n	800903c <_vfiprintf_r+0x85c>
 8008f6a:	4b62      	ldr	r3, [pc, #392]	; (80090f4 <_vfiprintf_r+0x914>)
 8008f6c:	a813      	add	r0, sp, #76	; 0x4c
 8008f6e:	4606      	mov	r6, r0
 8008f70:	3c10      	subs	r4, #16
 8008f72:	e674      	b.n	8008c5e <_vfiprintf_r+0x47e>
 8008f74:	4606      	mov	r6, r0
 8008f76:	e68c      	b.n	8008c92 <_vfiprintf_r+0x4b2>
 8008f78:	4639      	mov	r1, r7
 8008f7a:	4648      	mov	r0, r9
 8008f7c:	aa10      	add	r2, sp, #64	; 0x40
 8008f7e:	f7ff fbfd 	bl	800877c <__sprint_r>
 8008f82:	2800      	cmp	r0, #0
 8008f84:	d15a      	bne.n	800903c <_vfiprintf_r+0x85c>
 8008f86:	ae13      	add	r6, sp, #76	; 0x4c
 8008f88:	e695      	b.n	8008cb6 <_vfiprintf_r+0x4d6>
 8008f8a:	4639      	mov	r1, r7
 8008f8c:	4648      	mov	r0, r9
 8008f8e:	aa10      	add	r2, sp, #64	; 0x40
 8008f90:	f7ff fbf4 	bl	800877c <__sprint_r>
 8008f94:	2800      	cmp	r0, #0
 8008f96:	d151      	bne.n	800903c <_vfiprintf_r+0x85c>
 8008f98:	ae13      	add	r6, sp, #76	; 0x4c
 8008f9a:	e69c      	b.n	8008cd6 <_vfiprintf_r+0x4f6>
 8008f9c:	f04f 0c10 	mov.w	ip, #16
 8008fa0:	2a07      	cmp	r2, #7
 8008fa2:	4461      	add	r1, ip
 8008fa4:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8008fa8:	f8c6 c004 	str.w	ip, [r6, #4]
 8008fac:	dd08      	ble.n	8008fc0 <_vfiprintf_r+0x7e0>
 8008fae:	4639      	mov	r1, r7
 8008fb0:	4648      	mov	r0, r9
 8008fb2:	aa10      	add	r2, sp, #64	; 0x40
 8008fb4:	f7ff fbe2 	bl	800877c <__sprint_r>
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	d13f      	bne.n	800903c <_vfiprintf_r+0x85c>
 8008fbc:	4b4e      	ldr	r3, [pc, #312]	; (80090f8 <_vfiprintf_r+0x918>)
 8008fbe:	a813      	add	r0, sp, #76	; 0x4c
 8008fc0:	4606      	mov	r6, r0
 8008fc2:	3c10      	subs	r4, #16
 8008fc4:	e690      	b.n	8008ce8 <_vfiprintf_r+0x508>
 8008fc6:	4606      	mov	r6, r0
 8008fc8:	e6a8      	b.n	8008d1c <_vfiprintf_r+0x53c>
 8008fca:	3110      	adds	r1, #16
 8008fcc:	2a07      	cmp	r2, #7
 8008fce:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8008fd2:	6073      	str	r3, [r6, #4]
 8008fd4:	dd07      	ble.n	8008fe6 <_vfiprintf_r+0x806>
 8008fd6:	4639      	mov	r1, r7
 8008fd8:	4648      	mov	r0, r9
 8008fda:	aa10      	add	r2, sp, #64	; 0x40
 8008fdc:	f7ff fbce 	bl	800877c <__sprint_r>
 8008fe0:	bb60      	cbnz	r0, 800903c <_vfiprintf_r+0x85c>
 8008fe2:	2310      	movs	r3, #16
 8008fe4:	a813      	add	r0, sp, #76	; 0x4c
 8008fe6:	4606      	mov	r6, r0
 8008fe8:	3c10      	subs	r4, #16
 8008fea:	e69d      	b.n	8008d28 <_vfiprintf_r+0x548>
 8008fec:	4606      	mov	r6, r0
 8008fee:	e6b5      	b.n	8008d5c <_vfiprintf_r+0x57c>
 8008ff0:	4639      	mov	r1, r7
 8008ff2:	4648      	mov	r0, r9
 8008ff4:	aa10      	add	r2, sp, #64	; 0x40
 8008ff6:	f7ff fbc1 	bl	800877c <__sprint_r>
 8008ffa:	b9f8      	cbnz	r0, 800903c <_vfiprintf_r+0x85c>
 8008ffc:	ab13      	add	r3, sp, #76	; 0x4c
 8008ffe:	e6bd      	b.n	8008d7c <_vfiprintf_r+0x59c>
 8009000:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8009004:	1a54      	subs	r4, r2, r1
 8009006:	2c00      	cmp	r4, #0
 8009008:	f77f aebc 	ble.w	8008d84 <_vfiprintf_r+0x5a4>
 800900c:	2610      	movs	r6, #16
 800900e:	4d39      	ldr	r5, [pc, #228]	; (80090f4 <_vfiprintf_r+0x914>)
 8009010:	2c10      	cmp	r4, #16
 8009012:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8009016:	601d      	str	r5, [r3, #0]
 8009018:	f102 0201 	add.w	r2, r2, #1
 800901c:	dc1d      	bgt.n	800905a <_vfiprintf_r+0x87a>
 800901e:	605c      	str	r4, [r3, #4]
 8009020:	2a07      	cmp	r2, #7
 8009022:	440c      	add	r4, r1
 8009024:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 8009028:	f77f aeac 	ble.w	8008d84 <_vfiprintf_r+0x5a4>
 800902c:	4639      	mov	r1, r7
 800902e:	4648      	mov	r0, r9
 8009030:	aa10      	add	r2, sp, #64	; 0x40
 8009032:	f7ff fba3 	bl	800877c <__sprint_r>
 8009036:	2800      	cmp	r0, #0
 8009038:	f43f aea4 	beq.w	8008d84 <_vfiprintf_r+0x5a4>
 800903c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800903e:	07d9      	lsls	r1, r3, #31
 8009040:	d405      	bmi.n	800904e <_vfiprintf_r+0x86e>
 8009042:	89bb      	ldrh	r3, [r7, #12]
 8009044:	059a      	lsls	r2, r3, #22
 8009046:	d402      	bmi.n	800904e <_vfiprintf_r+0x86e>
 8009048:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800904a:	f7fc fe3c 	bl	8005cc6 <__retarget_lock_release_recursive>
 800904e:	89bb      	ldrh	r3, [r7, #12]
 8009050:	065b      	lsls	r3, r3, #25
 8009052:	f57f abf6 	bpl.w	8008842 <_vfiprintf_r+0x62>
 8009056:	f7ff bbf1 	b.w	800883c <_vfiprintf_r+0x5c>
 800905a:	3110      	adds	r1, #16
 800905c:	2a07      	cmp	r2, #7
 800905e:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8009062:	605e      	str	r6, [r3, #4]
 8009064:	dc02      	bgt.n	800906c <_vfiprintf_r+0x88c>
 8009066:	3308      	adds	r3, #8
 8009068:	3c10      	subs	r4, #16
 800906a:	e7d1      	b.n	8009010 <_vfiprintf_r+0x830>
 800906c:	4639      	mov	r1, r7
 800906e:	4648      	mov	r0, r9
 8009070:	aa10      	add	r2, sp, #64	; 0x40
 8009072:	f7ff fb83 	bl	800877c <__sprint_r>
 8009076:	2800      	cmp	r0, #0
 8009078:	d1e0      	bne.n	800903c <_vfiprintf_r+0x85c>
 800907a:	ab13      	add	r3, sp, #76	; 0x4c
 800907c:	e7f4      	b.n	8009068 <_vfiprintf_r+0x888>
 800907e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009080:	b913      	cbnz	r3, 8009088 <_vfiprintf_r+0x8a8>
 8009082:	2300      	movs	r3, #0
 8009084:	9311      	str	r3, [sp, #68]	; 0x44
 8009086:	e7d9      	b.n	800903c <_vfiprintf_r+0x85c>
 8009088:	4639      	mov	r1, r7
 800908a:	4648      	mov	r0, r9
 800908c:	aa10      	add	r2, sp, #64	; 0x40
 800908e:	f7ff fb75 	bl	800877c <__sprint_r>
 8009092:	2800      	cmp	r0, #0
 8009094:	d0f5      	beq.n	8009082 <_vfiprintf_r+0x8a2>
 8009096:	e7d1      	b.n	800903c <_vfiprintf_r+0x85c>
 8009098:	ea54 0205 	orrs.w	r2, r4, r5
 800909c:	f8cd a014 	str.w	sl, [sp, #20]
 80090a0:	f43f ad89 	beq.w	8008bb6 <_vfiprintf_r+0x3d6>
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	f43f aed8 	beq.w	8008e5a <_vfiprintf_r+0x67a>
 80090aa:	2b02      	cmp	r3, #2
 80090ac:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 80090b0:	f43f af26 	beq.w	8008f00 <_vfiprintf_r+0x720>
 80090b4:	f004 0207 	and.w	r2, r4, #7
 80090b8:	08e4      	lsrs	r4, r4, #3
 80090ba:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 80090be:	08ed      	lsrs	r5, r5, #3
 80090c0:	3230      	adds	r2, #48	; 0x30
 80090c2:	ea54 0005 	orrs.w	r0, r4, r5
 80090c6:	4659      	mov	r1, fp
 80090c8:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 80090cc:	d1f2      	bne.n	80090b4 <_vfiprintf_r+0x8d4>
 80090ce:	9b05      	ldr	r3, [sp, #20]
 80090d0:	07d8      	lsls	r0, r3, #31
 80090d2:	d506      	bpl.n	80090e2 <_vfiprintf_r+0x902>
 80090d4:	2a30      	cmp	r2, #48	; 0x30
 80090d6:	d004      	beq.n	80090e2 <_vfiprintf_r+0x902>
 80090d8:	2230      	movs	r2, #48	; 0x30
 80090da:	f80b 2c01 	strb.w	r2, [fp, #-1]
 80090de:	f1a1 0b02 	sub.w	fp, r1, #2
 80090e2:	ab3c      	add	r3, sp, #240	; 0xf0
 80090e4:	eba3 030b 	sub.w	r3, r3, fp
 80090e8:	9d01      	ldr	r5, [sp, #4]
 80090ea:	f8dd a014 	ldr.w	sl, [sp, #20]
 80090ee:	9301      	str	r3, [sp, #4]
 80090f0:	e59a      	b.n	8008c28 <_vfiprintf_r+0x448>
 80090f2:	bf00      	nop
 80090f4:	0800bb50 	.word	0x0800bb50
 80090f8:	0800bb60 	.word	0x0800bb60

080090fc <__sbprintf>:
 80090fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090fe:	461f      	mov	r7, r3
 8009100:	898b      	ldrh	r3, [r1, #12]
 8009102:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8009106:	f023 0302 	bic.w	r3, r3, #2
 800910a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800910e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009110:	4615      	mov	r5, r2
 8009112:	9319      	str	r3, [sp, #100]	; 0x64
 8009114:	89cb      	ldrh	r3, [r1, #14]
 8009116:	4606      	mov	r6, r0
 8009118:	f8ad 300e 	strh.w	r3, [sp, #14]
 800911c:	69cb      	ldr	r3, [r1, #28]
 800911e:	a816      	add	r0, sp, #88	; 0x58
 8009120:	9307      	str	r3, [sp, #28]
 8009122:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009124:	460c      	mov	r4, r1
 8009126:	9309      	str	r3, [sp, #36]	; 0x24
 8009128:	ab1a      	add	r3, sp, #104	; 0x68
 800912a:	9300      	str	r3, [sp, #0]
 800912c:	9304      	str	r3, [sp, #16]
 800912e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009132:	9302      	str	r3, [sp, #8]
 8009134:	9305      	str	r3, [sp, #20]
 8009136:	2300      	movs	r3, #0
 8009138:	9306      	str	r3, [sp, #24]
 800913a:	f7fc fdc1 	bl	8005cc0 <__retarget_lock_init_recursive>
 800913e:	462a      	mov	r2, r5
 8009140:	463b      	mov	r3, r7
 8009142:	4669      	mov	r1, sp
 8009144:	4630      	mov	r0, r6
 8009146:	f7ff fb4b 	bl	80087e0 <_vfiprintf_r>
 800914a:	1e05      	subs	r5, r0, #0
 800914c:	db07      	blt.n	800915e <__sbprintf+0x62>
 800914e:	4669      	mov	r1, sp
 8009150:	4630      	mov	r0, r6
 8009152:	f000 f8f5 	bl	8009340 <_fflush_r>
 8009156:	2800      	cmp	r0, #0
 8009158:	bf18      	it	ne
 800915a:	f04f 35ff 	movne.w	r5, #4294967295
 800915e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009162:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009164:	065b      	lsls	r3, r3, #25
 8009166:	bf42      	ittt	mi
 8009168:	89a3      	ldrhmi	r3, [r4, #12]
 800916a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800916e:	81a3      	strhmi	r3, [r4, #12]
 8009170:	f7fc fda7 	bl	8005cc2 <__retarget_lock_close_recursive>
 8009174:	4628      	mov	r0, r5
 8009176:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800917a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800917c <_fclose_r>:
 800917c:	b570      	push	{r4, r5, r6, lr}
 800917e:	4606      	mov	r6, r0
 8009180:	460c      	mov	r4, r1
 8009182:	b911      	cbnz	r1, 800918a <_fclose_r+0xe>
 8009184:	2500      	movs	r5, #0
 8009186:	4628      	mov	r0, r5
 8009188:	bd70      	pop	{r4, r5, r6, pc}
 800918a:	b118      	cbz	r0, 8009194 <_fclose_r+0x18>
 800918c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800918e:	b90b      	cbnz	r3, 8009194 <_fclose_r+0x18>
 8009190:	f7fc fba4 	bl	80058dc <__sinit>
 8009194:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009196:	07d8      	lsls	r0, r3, #31
 8009198:	d405      	bmi.n	80091a6 <_fclose_r+0x2a>
 800919a:	89a3      	ldrh	r3, [r4, #12]
 800919c:	0599      	lsls	r1, r3, #22
 800919e:	d402      	bmi.n	80091a6 <_fclose_r+0x2a>
 80091a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80091a2:	f7fc fd8f 	bl	8005cc4 <__retarget_lock_acquire_recursive>
 80091a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091aa:	b93b      	cbnz	r3, 80091bc <_fclose_r+0x40>
 80091ac:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80091ae:	f015 0501 	ands.w	r5, r5, #1
 80091b2:	d1e7      	bne.n	8009184 <_fclose_r+0x8>
 80091b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80091b6:	f7fc fd86 	bl	8005cc6 <__retarget_lock_release_recursive>
 80091ba:	e7e4      	b.n	8009186 <_fclose_r+0xa>
 80091bc:	4621      	mov	r1, r4
 80091be:	4630      	mov	r0, r6
 80091c0:	f000 f834 	bl	800922c <__sflush_r>
 80091c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80091c6:	4605      	mov	r5, r0
 80091c8:	b133      	cbz	r3, 80091d8 <_fclose_r+0x5c>
 80091ca:	4630      	mov	r0, r6
 80091cc:	69e1      	ldr	r1, [r4, #28]
 80091ce:	4798      	blx	r3
 80091d0:	2800      	cmp	r0, #0
 80091d2:	bfb8      	it	lt
 80091d4:	f04f 35ff 	movlt.w	r5, #4294967295
 80091d8:	89a3      	ldrh	r3, [r4, #12]
 80091da:	061a      	lsls	r2, r3, #24
 80091dc:	d503      	bpl.n	80091e6 <_fclose_r+0x6a>
 80091de:	4630      	mov	r0, r6
 80091e0:	6921      	ldr	r1, [r4, #16]
 80091e2:	f7fc fde1 	bl	8005da8 <_free_r>
 80091e6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80091e8:	b141      	cbz	r1, 80091fc <_fclose_r+0x80>
 80091ea:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80091ee:	4299      	cmp	r1, r3
 80091f0:	d002      	beq.n	80091f8 <_fclose_r+0x7c>
 80091f2:	4630      	mov	r0, r6
 80091f4:	f7fc fdd8 	bl	8005da8 <_free_r>
 80091f8:	2300      	movs	r3, #0
 80091fa:	6323      	str	r3, [r4, #48]	; 0x30
 80091fc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80091fe:	b121      	cbz	r1, 800920a <_fclose_r+0x8e>
 8009200:	4630      	mov	r0, r6
 8009202:	f7fc fdd1 	bl	8005da8 <_free_r>
 8009206:	2300      	movs	r3, #0
 8009208:	6463      	str	r3, [r4, #68]	; 0x44
 800920a:	f7fc fb5b 	bl	80058c4 <__sfp_lock_acquire>
 800920e:	2300      	movs	r3, #0
 8009210:	81a3      	strh	r3, [r4, #12]
 8009212:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009214:	07db      	lsls	r3, r3, #31
 8009216:	d402      	bmi.n	800921e <_fclose_r+0xa2>
 8009218:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800921a:	f7fc fd54 	bl	8005cc6 <__retarget_lock_release_recursive>
 800921e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009220:	f7fc fd4f 	bl	8005cc2 <__retarget_lock_close_recursive>
 8009224:	f7fc fb54 	bl	80058d0 <__sfp_lock_release>
 8009228:	e7ad      	b.n	8009186 <_fclose_r+0xa>
	...

0800922c <__sflush_r>:
 800922c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800922e:	898b      	ldrh	r3, [r1, #12]
 8009230:	4605      	mov	r5, r0
 8009232:	0718      	lsls	r0, r3, #28
 8009234:	460c      	mov	r4, r1
 8009236:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800923a:	d45e      	bmi.n	80092fa <__sflush_r+0xce>
 800923c:	684b      	ldr	r3, [r1, #4]
 800923e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009242:	2b00      	cmp	r3, #0
 8009244:	818a      	strh	r2, [r1, #12]
 8009246:	dc04      	bgt.n	8009252 <__sflush_r+0x26>
 8009248:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800924a:	2b00      	cmp	r3, #0
 800924c:	dc01      	bgt.n	8009252 <__sflush_r+0x26>
 800924e:	2000      	movs	r0, #0
 8009250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009252:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009254:	2e00      	cmp	r6, #0
 8009256:	d0fa      	beq.n	800924e <__sflush_r+0x22>
 8009258:	2300      	movs	r3, #0
 800925a:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800925e:	682f      	ldr	r7, [r5, #0]
 8009260:	69e1      	ldr	r1, [r4, #28]
 8009262:	602b      	str	r3, [r5, #0]
 8009264:	d036      	beq.n	80092d4 <__sflush_r+0xa8>
 8009266:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8009268:	89a3      	ldrh	r3, [r4, #12]
 800926a:	075a      	lsls	r2, r3, #29
 800926c:	d505      	bpl.n	800927a <__sflush_r+0x4e>
 800926e:	6863      	ldr	r3, [r4, #4]
 8009270:	1ac0      	subs	r0, r0, r3
 8009272:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009274:	b10b      	cbz	r3, 800927a <__sflush_r+0x4e>
 8009276:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009278:	1ac0      	subs	r0, r0, r3
 800927a:	2300      	movs	r3, #0
 800927c:	4602      	mov	r2, r0
 800927e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009280:	4628      	mov	r0, r5
 8009282:	69e1      	ldr	r1, [r4, #28]
 8009284:	47b0      	blx	r6
 8009286:	1c43      	adds	r3, r0, #1
 8009288:	89a3      	ldrh	r3, [r4, #12]
 800928a:	d106      	bne.n	800929a <__sflush_r+0x6e>
 800928c:	6829      	ldr	r1, [r5, #0]
 800928e:	291d      	cmp	r1, #29
 8009290:	d82f      	bhi.n	80092f2 <__sflush_r+0xc6>
 8009292:	4a2a      	ldr	r2, [pc, #168]	; (800933c <__sflush_r+0x110>)
 8009294:	410a      	asrs	r2, r1
 8009296:	07d6      	lsls	r6, r2, #31
 8009298:	d42b      	bmi.n	80092f2 <__sflush_r+0xc6>
 800929a:	2200      	movs	r2, #0
 800929c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80092a0:	b21b      	sxth	r3, r3
 80092a2:	6062      	str	r2, [r4, #4]
 80092a4:	6922      	ldr	r2, [r4, #16]
 80092a6:	04d9      	lsls	r1, r3, #19
 80092a8:	81a3      	strh	r3, [r4, #12]
 80092aa:	6022      	str	r2, [r4, #0]
 80092ac:	d504      	bpl.n	80092b8 <__sflush_r+0x8c>
 80092ae:	1c42      	adds	r2, r0, #1
 80092b0:	d101      	bne.n	80092b6 <__sflush_r+0x8a>
 80092b2:	682b      	ldr	r3, [r5, #0]
 80092b4:	b903      	cbnz	r3, 80092b8 <__sflush_r+0x8c>
 80092b6:	6520      	str	r0, [r4, #80]	; 0x50
 80092b8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80092ba:	602f      	str	r7, [r5, #0]
 80092bc:	2900      	cmp	r1, #0
 80092be:	d0c6      	beq.n	800924e <__sflush_r+0x22>
 80092c0:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80092c4:	4299      	cmp	r1, r3
 80092c6:	d002      	beq.n	80092ce <__sflush_r+0xa2>
 80092c8:	4628      	mov	r0, r5
 80092ca:	f7fc fd6d 	bl	8005da8 <_free_r>
 80092ce:	2000      	movs	r0, #0
 80092d0:	6320      	str	r0, [r4, #48]	; 0x30
 80092d2:	e7bd      	b.n	8009250 <__sflush_r+0x24>
 80092d4:	2301      	movs	r3, #1
 80092d6:	4628      	mov	r0, r5
 80092d8:	47b0      	blx	r6
 80092da:	1c41      	adds	r1, r0, #1
 80092dc:	d1c4      	bne.n	8009268 <__sflush_r+0x3c>
 80092de:	682b      	ldr	r3, [r5, #0]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d0c1      	beq.n	8009268 <__sflush_r+0x3c>
 80092e4:	2b1d      	cmp	r3, #29
 80092e6:	d001      	beq.n	80092ec <__sflush_r+0xc0>
 80092e8:	2b16      	cmp	r3, #22
 80092ea:	d101      	bne.n	80092f0 <__sflush_r+0xc4>
 80092ec:	602f      	str	r7, [r5, #0]
 80092ee:	e7ae      	b.n	800924e <__sflush_r+0x22>
 80092f0:	89a3      	ldrh	r3, [r4, #12]
 80092f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092f6:	81a3      	strh	r3, [r4, #12]
 80092f8:	e7aa      	b.n	8009250 <__sflush_r+0x24>
 80092fa:	690f      	ldr	r7, [r1, #16]
 80092fc:	2f00      	cmp	r7, #0
 80092fe:	d0a6      	beq.n	800924e <__sflush_r+0x22>
 8009300:	079b      	lsls	r3, r3, #30
 8009302:	bf18      	it	ne
 8009304:	2300      	movne	r3, #0
 8009306:	680e      	ldr	r6, [r1, #0]
 8009308:	bf08      	it	eq
 800930a:	694b      	ldreq	r3, [r1, #20]
 800930c:	1bf6      	subs	r6, r6, r7
 800930e:	600f      	str	r7, [r1, #0]
 8009310:	608b      	str	r3, [r1, #8]
 8009312:	2e00      	cmp	r6, #0
 8009314:	dd9b      	ble.n	800924e <__sflush_r+0x22>
 8009316:	4633      	mov	r3, r6
 8009318:	463a      	mov	r2, r7
 800931a:	4628      	mov	r0, r5
 800931c:	69e1      	ldr	r1, [r4, #28]
 800931e:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8009322:	47e0      	blx	ip
 8009324:	2800      	cmp	r0, #0
 8009326:	dc06      	bgt.n	8009336 <__sflush_r+0x10a>
 8009328:	89a3      	ldrh	r3, [r4, #12]
 800932a:	f04f 30ff 	mov.w	r0, #4294967295
 800932e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009332:	81a3      	strh	r3, [r4, #12]
 8009334:	e78c      	b.n	8009250 <__sflush_r+0x24>
 8009336:	4407      	add	r7, r0
 8009338:	1a36      	subs	r6, r6, r0
 800933a:	e7ea      	b.n	8009312 <__sflush_r+0xe6>
 800933c:	dfbffffe 	.word	0xdfbffffe

08009340 <_fflush_r>:
 8009340:	b538      	push	{r3, r4, r5, lr}
 8009342:	460c      	mov	r4, r1
 8009344:	4605      	mov	r5, r0
 8009346:	b118      	cbz	r0, 8009350 <_fflush_r+0x10>
 8009348:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800934a:	b90b      	cbnz	r3, 8009350 <_fflush_r+0x10>
 800934c:	f7fc fac6 	bl	80058dc <__sinit>
 8009350:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8009354:	b1b8      	cbz	r0, 8009386 <_fflush_r+0x46>
 8009356:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009358:	07db      	lsls	r3, r3, #31
 800935a:	d404      	bmi.n	8009366 <_fflush_r+0x26>
 800935c:	0581      	lsls	r1, r0, #22
 800935e:	d402      	bmi.n	8009366 <_fflush_r+0x26>
 8009360:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009362:	f7fc fcaf 	bl	8005cc4 <__retarget_lock_acquire_recursive>
 8009366:	4628      	mov	r0, r5
 8009368:	4621      	mov	r1, r4
 800936a:	f7ff ff5f 	bl	800922c <__sflush_r>
 800936e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009370:	4605      	mov	r5, r0
 8009372:	07da      	lsls	r2, r3, #31
 8009374:	d405      	bmi.n	8009382 <_fflush_r+0x42>
 8009376:	89a3      	ldrh	r3, [r4, #12]
 8009378:	059b      	lsls	r3, r3, #22
 800937a:	d402      	bmi.n	8009382 <_fflush_r+0x42>
 800937c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800937e:	f7fc fca2 	bl	8005cc6 <__retarget_lock_release_recursive>
 8009382:	4628      	mov	r0, r5
 8009384:	bd38      	pop	{r3, r4, r5, pc}
 8009386:	4605      	mov	r5, r0
 8009388:	e7fb      	b.n	8009382 <_fflush_r+0x42>
	...

0800938c <__sfvwrite_r>:
 800938c:	6893      	ldr	r3, [r2, #8]
 800938e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009392:	4606      	mov	r6, r0
 8009394:	460c      	mov	r4, r1
 8009396:	4691      	mov	r9, r2
 8009398:	b91b      	cbnz	r3, 80093a2 <__sfvwrite_r+0x16>
 800939a:	2000      	movs	r0, #0
 800939c:	b003      	add	sp, #12
 800939e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093a2:	898b      	ldrh	r3, [r1, #12]
 80093a4:	0718      	lsls	r0, r3, #28
 80093a6:	d54f      	bpl.n	8009448 <__sfvwrite_r+0xbc>
 80093a8:	690b      	ldr	r3, [r1, #16]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d04c      	beq.n	8009448 <__sfvwrite_r+0xbc>
 80093ae:	89a3      	ldrh	r3, [r4, #12]
 80093b0:	f8d9 8000 	ldr.w	r8, [r9]
 80093b4:	f013 0702 	ands.w	r7, r3, #2
 80093b8:	d16b      	bne.n	8009492 <__sfvwrite_r+0x106>
 80093ba:	f013 0301 	ands.w	r3, r3, #1
 80093be:	f000 809b 	beq.w	80094f8 <__sfvwrite_r+0x16c>
 80093c2:	4638      	mov	r0, r7
 80093c4:	46ba      	mov	sl, r7
 80093c6:	46bb      	mov	fp, r7
 80093c8:	f1bb 0f00 	cmp.w	fp, #0
 80093cc:	f000 8102 	beq.w	80095d4 <__sfvwrite_r+0x248>
 80093d0:	b950      	cbnz	r0, 80093e8 <__sfvwrite_r+0x5c>
 80093d2:	465a      	mov	r2, fp
 80093d4:	210a      	movs	r1, #10
 80093d6:	4650      	mov	r0, sl
 80093d8:	f000 fb00 	bl	80099dc <memchr>
 80093dc:	2800      	cmp	r0, #0
 80093de:	f000 80ff 	beq.w	80095e0 <__sfvwrite_r+0x254>
 80093e2:	3001      	adds	r0, #1
 80093e4:	eba0 070a 	sub.w	r7, r0, sl
 80093e8:	6820      	ldr	r0, [r4, #0]
 80093ea:	6921      	ldr	r1, [r4, #16]
 80093ec:	455f      	cmp	r7, fp
 80093ee:	463a      	mov	r2, r7
 80093f0:	bf28      	it	cs
 80093f2:	465a      	movcs	r2, fp
 80093f4:	4288      	cmp	r0, r1
 80093f6:	68a5      	ldr	r5, [r4, #8]
 80093f8:	6963      	ldr	r3, [r4, #20]
 80093fa:	f240 80f4 	bls.w	80095e6 <__sfvwrite_r+0x25a>
 80093fe:	441d      	add	r5, r3
 8009400:	42aa      	cmp	r2, r5
 8009402:	f340 80f0 	ble.w	80095e6 <__sfvwrite_r+0x25a>
 8009406:	4651      	mov	r1, sl
 8009408:	462a      	mov	r2, r5
 800940a:	f000 fa79 	bl	8009900 <memmove>
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	4621      	mov	r1, r4
 8009412:	442b      	add	r3, r5
 8009414:	4630      	mov	r0, r6
 8009416:	6023      	str	r3, [r4, #0]
 8009418:	f7ff ff92 	bl	8009340 <_fflush_r>
 800941c:	2800      	cmp	r0, #0
 800941e:	d166      	bne.n	80094ee <__sfvwrite_r+0x162>
 8009420:	1b7f      	subs	r7, r7, r5
 8009422:	f040 80f8 	bne.w	8009616 <__sfvwrite_r+0x28a>
 8009426:	4621      	mov	r1, r4
 8009428:	4630      	mov	r0, r6
 800942a:	f7ff ff89 	bl	8009340 <_fflush_r>
 800942e:	2800      	cmp	r0, #0
 8009430:	d15d      	bne.n	80094ee <__sfvwrite_r+0x162>
 8009432:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8009436:	44aa      	add	sl, r5
 8009438:	1b5b      	subs	r3, r3, r5
 800943a:	ebab 0b05 	sub.w	fp, fp, r5
 800943e:	f8c9 3008 	str.w	r3, [r9, #8]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d1c0      	bne.n	80093c8 <__sfvwrite_r+0x3c>
 8009446:	e7a8      	b.n	800939a <__sfvwrite_r+0xe>
 8009448:	4621      	mov	r1, r4
 800944a:	4630      	mov	r0, r6
 800944c:	f000 f996 	bl	800977c <__swsetup_r>
 8009450:	2800      	cmp	r0, #0
 8009452:	d0ac      	beq.n	80093ae <__sfvwrite_r+0x22>
 8009454:	f04f 30ff 	mov.w	r0, #4294967295
 8009458:	e7a0      	b.n	800939c <__sfvwrite_r+0x10>
 800945a:	e9d8 a500 	ldrd	sl, r5, [r8]
 800945e:	f108 0808 	add.w	r8, r8, #8
 8009462:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 8009466:	69e1      	ldr	r1, [r4, #28]
 8009468:	2d00      	cmp	r5, #0
 800946a:	d0f6      	beq.n	800945a <__sfvwrite_r+0xce>
 800946c:	42bd      	cmp	r5, r7
 800946e:	462b      	mov	r3, r5
 8009470:	4652      	mov	r2, sl
 8009472:	bf28      	it	cs
 8009474:	463b      	movcs	r3, r7
 8009476:	4630      	mov	r0, r6
 8009478:	47d8      	blx	fp
 800947a:	2800      	cmp	r0, #0
 800947c:	dd37      	ble.n	80094ee <__sfvwrite_r+0x162>
 800947e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8009482:	4482      	add	sl, r0
 8009484:	1a1b      	subs	r3, r3, r0
 8009486:	1a2d      	subs	r5, r5, r0
 8009488:	f8c9 3008 	str.w	r3, [r9, #8]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d1e8      	bne.n	8009462 <__sfvwrite_r+0xd6>
 8009490:	e783      	b.n	800939a <__sfvwrite_r+0xe>
 8009492:	f04f 0a00 	mov.w	sl, #0
 8009496:	4f61      	ldr	r7, [pc, #388]	; (800961c <__sfvwrite_r+0x290>)
 8009498:	4655      	mov	r5, sl
 800949a:	e7e2      	b.n	8009462 <__sfvwrite_r+0xd6>
 800949c:	e9d8 7a00 	ldrd	r7, sl, [r8]
 80094a0:	f108 0808 	add.w	r8, r8, #8
 80094a4:	6820      	ldr	r0, [r4, #0]
 80094a6:	68a2      	ldr	r2, [r4, #8]
 80094a8:	f1ba 0f00 	cmp.w	sl, #0
 80094ac:	d0f6      	beq.n	800949c <__sfvwrite_r+0x110>
 80094ae:	89a3      	ldrh	r3, [r4, #12]
 80094b0:	0599      	lsls	r1, r3, #22
 80094b2:	d563      	bpl.n	800957c <__sfvwrite_r+0x1f0>
 80094b4:	4552      	cmp	r2, sl
 80094b6:	d836      	bhi.n	8009526 <__sfvwrite_r+0x19a>
 80094b8:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80094bc:	d033      	beq.n	8009526 <__sfvwrite_r+0x19a>
 80094be:	6921      	ldr	r1, [r4, #16]
 80094c0:	6965      	ldr	r5, [r4, #20]
 80094c2:	eba0 0b01 	sub.w	fp, r0, r1
 80094c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094ce:	f10b 0201 	add.w	r2, fp, #1
 80094d2:	106d      	asrs	r5, r5, #1
 80094d4:	4452      	add	r2, sl
 80094d6:	4295      	cmp	r5, r2
 80094d8:	bf38      	it	cc
 80094da:	4615      	movcc	r5, r2
 80094dc:	055b      	lsls	r3, r3, #21
 80094de:	d53d      	bpl.n	800955c <__sfvwrite_r+0x1d0>
 80094e0:	4629      	mov	r1, r5
 80094e2:	4630      	mov	r0, r6
 80094e4:	f7fb ff28 	bl	8005338 <_malloc_r>
 80094e8:	b948      	cbnz	r0, 80094fe <__sfvwrite_r+0x172>
 80094ea:	230c      	movs	r3, #12
 80094ec:	6033      	str	r3, [r6, #0]
 80094ee:	89a3      	ldrh	r3, [r4, #12]
 80094f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094f4:	81a3      	strh	r3, [r4, #12]
 80094f6:	e7ad      	b.n	8009454 <__sfvwrite_r+0xc8>
 80094f8:	461f      	mov	r7, r3
 80094fa:	469a      	mov	sl, r3
 80094fc:	e7d2      	b.n	80094a4 <__sfvwrite_r+0x118>
 80094fe:	465a      	mov	r2, fp
 8009500:	6921      	ldr	r1, [r4, #16]
 8009502:	9001      	str	r0, [sp, #4]
 8009504:	f000 fa78 	bl	80099f8 <memcpy>
 8009508:	89a2      	ldrh	r2, [r4, #12]
 800950a:	9b01      	ldr	r3, [sp, #4]
 800950c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009510:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009514:	81a2      	strh	r2, [r4, #12]
 8009516:	4652      	mov	r2, sl
 8009518:	6123      	str	r3, [r4, #16]
 800951a:	6165      	str	r5, [r4, #20]
 800951c:	445b      	add	r3, fp
 800951e:	eba5 050b 	sub.w	r5, r5, fp
 8009522:	6023      	str	r3, [r4, #0]
 8009524:	60a5      	str	r5, [r4, #8]
 8009526:	4552      	cmp	r2, sl
 8009528:	bf28      	it	cs
 800952a:	4652      	movcs	r2, sl
 800952c:	4655      	mov	r5, sl
 800952e:	4639      	mov	r1, r7
 8009530:	6820      	ldr	r0, [r4, #0]
 8009532:	9201      	str	r2, [sp, #4]
 8009534:	f000 f9e4 	bl	8009900 <memmove>
 8009538:	68a3      	ldr	r3, [r4, #8]
 800953a:	9a01      	ldr	r2, [sp, #4]
 800953c:	1a9b      	subs	r3, r3, r2
 800953e:	60a3      	str	r3, [r4, #8]
 8009540:	6823      	ldr	r3, [r4, #0]
 8009542:	4413      	add	r3, r2
 8009544:	6023      	str	r3, [r4, #0]
 8009546:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800954a:	442f      	add	r7, r5
 800954c:	1b5b      	subs	r3, r3, r5
 800954e:	ebaa 0a05 	sub.w	sl, sl, r5
 8009552:	f8c9 3008 	str.w	r3, [r9, #8]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d1a4      	bne.n	80094a4 <__sfvwrite_r+0x118>
 800955a:	e71e      	b.n	800939a <__sfvwrite_r+0xe>
 800955c:	462a      	mov	r2, r5
 800955e:	4630      	mov	r0, r6
 8009560:	f001 fc5a 	bl	800ae18 <_realloc_r>
 8009564:	4603      	mov	r3, r0
 8009566:	2800      	cmp	r0, #0
 8009568:	d1d5      	bne.n	8009516 <__sfvwrite_r+0x18a>
 800956a:	4630      	mov	r0, r6
 800956c:	6921      	ldr	r1, [r4, #16]
 800956e:	f7fc fc1b 	bl	8005da8 <_free_r>
 8009572:	89a3      	ldrh	r3, [r4, #12]
 8009574:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009578:	81a3      	strh	r3, [r4, #12]
 800957a:	e7b6      	b.n	80094ea <__sfvwrite_r+0x15e>
 800957c:	6923      	ldr	r3, [r4, #16]
 800957e:	4283      	cmp	r3, r0
 8009580:	d302      	bcc.n	8009588 <__sfvwrite_r+0x1fc>
 8009582:	6961      	ldr	r1, [r4, #20]
 8009584:	4551      	cmp	r1, sl
 8009586:	d915      	bls.n	80095b4 <__sfvwrite_r+0x228>
 8009588:	4552      	cmp	r2, sl
 800958a:	bf28      	it	cs
 800958c:	4652      	movcs	r2, sl
 800958e:	4615      	mov	r5, r2
 8009590:	4639      	mov	r1, r7
 8009592:	f000 f9b5 	bl	8009900 <memmove>
 8009596:	68a3      	ldr	r3, [r4, #8]
 8009598:	6822      	ldr	r2, [r4, #0]
 800959a:	1b5b      	subs	r3, r3, r5
 800959c:	442a      	add	r2, r5
 800959e:	60a3      	str	r3, [r4, #8]
 80095a0:	6022      	str	r2, [r4, #0]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d1cf      	bne.n	8009546 <__sfvwrite_r+0x1ba>
 80095a6:	4621      	mov	r1, r4
 80095a8:	4630      	mov	r0, r6
 80095aa:	f7ff fec9 	bl	8009340 <_fflush_r>
 80095ae:	2800      	cmp	r0, #0
 80095b0:	d0c9      	beq.n	8009546 <__sfvwrite_r+0x1ba>
 80095b2:	e79c      	b.n	80094ee <__sfvwrite_r+0x162>
 80095b4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80095b8:	459a      	cmp	sl, r3
 80095ba:	bf38      	it	cc
 80095bc:	4653      	movcc	r3, sl
 80095be:	fb93 f3f1 	sdiv	r3, r3, r1
 80095c2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80095c4:	434b      	muls	r3, r1
 80095c6:	463a      	mov	r2, r7
 80095c8:	4630      	mov	r0, r6
 80095ca:	69e1      	ldr	r1, [r4, #28]
 80095cc:	47a8      	blx	r5
 80095ce:	1e05      	subs	r5, r0, #0
 80095d0:	dcb9      	bgt.n	8009546 <__sfvwrite_r+0x1ba>
 80095d2:	e78c      	b.n	80094ee <__sfvwrite_r+0x162>
 80095d4:	e9d8 ab00 	ldrd	sl, fp, [r8]
 80095d8:	2000      	movs	r0, #0
 80095da:	f108 0808 	add.w	r8, r8, #8
 80095de:	e6f3      	b.n	80093c8 <__sfvwrite_r+0x3c>
 80095e0:	f10b 0701 	add.w	r7, fp, #1
 80095e4:	e700      	b.n	80093e8 <__sfvwrite_r+0x5c>
 80095e6:	4293      	cmp	r3, r2
 80095e8:	dc08      	bgt.n	80095fc <__sfvwrite_r+0x270>
 80095ea:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80095ec:	4652      	mov	r2, sl
 80095ee:	4630      	mov	r0, r6
 80095f0:	69e1      	ldr	r1, [r4, #28]
 80095f2:	47a8      	blx	r5
 80095f4:	1e05      	subs	r5, r0, #0
 80095f6:	f73f af13 	bgt.w	8009420 <__sfvwrite_r+0x94>
 80095fa:	e778      	b.n	80094ee <__sfvwrite_r+0x162>
 80095fc:	4651      	mov	r1, sl
 80095fe:	9201      	str	r2, [sp, #4]
 8009600:	f000 f97e 	bl	8009900 <memmove>
 8009604:	9a01      	ldr	r2, [sp, #4]
 8009606:	68a3      	ldr	r3, [r4, #8]
 8009608:	4615      	mov	r5, r2
 800960a:	1a9b      	subs	r3, r3, r2
 800960c:	60a3      	str	r3, [r4, #8]
 800960e:	6823      	ldr	r3, [r4, #0]
 8009610:	4413      	add	r3, r2
 8009612:	6023      	str	r3, [r4, #0]
 8009614:	e704      	b.n	8009420 <__sfvwrite_r+0x94>
 8009616:	2001      	movs	r0, #1
 8009618:	e70b      	b.n	8009432 <__sfvwrite_r+0xa6>
 800961a:	bf00      	nop
 800961c:	7ffffc00 	.word	0x7ffffc00

08009620 <__swhatbuf_r>:
 8009620:	b570      	push	{r4, r5, r6, lr}
 8009622:	460c      	mov	r4, r1
 8009624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009628:	4615      	mov	r5, r2
 800962a:	2900      	cmp	r1, #0
 800962c:	461e      	mov	r6, r3
 800962e:	b096      	sub	sp, #88	; 0x58
 8009630:	da07      	bge.n	8009642 <__swhatbuf_r+0x22>
 8009632:	89a1      	ldrh	r1, [r4, #12]
 8009634:	f011 0180 	ands.w	r1, r1, #128	; 0x80
 8009638:	d017      	beq.n	800966a <__swhatbuf_r+0x4a>
 800963a:	2100      	movs	r1, #0
 800963c:	2340      	movs	r3, #64	; 0x40
 800963e:	4608      	mov	r0, r1
 8009640:	e00f      	b.n	8009662 <__swhatbuf_r+0x42>
 8009642:	466a      	mov	r2, sp
 8009644:	f000 f994 	bl	8009970 <_fstat_r>
 8009648:	2800      	cmp	r0, #0
 800964a:	dbf2      	blt.n	8009632 <__swhatbuf_r+0x12>
 800964c:	9901      	ldr	r1, [sp, #4]
 800964e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009652:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009656:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800965a:	4259      	negs	r1, r3
 800965c:	4159      	adcs	r1, r3
 800965e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009662:	6031      	str	r1, [r6, #0]
 8009664:	602b      	str	r3, [r5, #0]
 8009666:	b016      	add	sp, #88	; 0x58
 8009668:	bd70      	pop	{r4, r5, r6, pc}
 800966a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800966e:	e7e6      	b.n	800963e <__swhatbuf_r+0x1e>

08009670 <__smakebuf_r>:
 8009670:	898b      	ldrh	r3, [r1, #12]
 8009672:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009674:	079d      	lsls	r5, r3, #30
 8009676:	4606      	mov	r6, r0
 8009678:	460c      	mov	r4, r1
 800967a:	d507      	bpl.n	800968c <__smakebuf_r+0x1c>
 800967c:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009680:	6023      	str	r3, [r4, #0]
 8009682:	6123      	str	r3, [r4, #16]
 8009684:	2301      	movs	r3, #1
 8009686:	6163      	str	r3, [r4, #20]
 8009688:	b002      	add	sp, #8
 800968a:	bd70      	pop	{r4, r5, r6, pc}
 800968c:	466a      	mov	r2, sp
 800968e:	ab01      	add	r3, sp, #4
 8009690:	f7ff ffc6 	bl	8009620 <__swhatbuf_r>
 8009694:	9900      	ldr	r1, [sp, #0]
 8009696:	4605      	mov	r5, r0
 8009698:	4630      	mov	r0, r6
 800969a:	f7fb fe4d 	bl	8005338 <_malloc_r>
 800969e:	b948      	cbnz	r0, 80096b4 <__smakebuf_r+0x44>
 80096a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096a4:	059a      	lsls	r2, r3, #22
 80096a6:	d4ef      	bmi.n	8009688 <__smakebuf_r+0x18>
 80096a8:	f023 0303 	bic.w	r3, r3, #3
 80096ac:	f043 0302 	orr.w	r3, r3, #2
 80096b0:	81a3      	strh	r3, [r4, #12]
 80096b2:	e7e3      	b.n	800967c <__smakebuf_r+0xc>
 80096b4:	89a3      	ldrh	r3, [r4, #12]
 80096b6:	6020      	str	r0, [r4, #0]
 80096b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096bc:	81a3      	strh	r3, [r4, #12]
 80096be:	9b00      	ldr	r3, [sp, #0]
 80096c0:	6120      	str	r0, [r4, #16]
 80096c2:	6163      	str	r3, [r4, #20]
 80096c4:	9b01      	ldr	r3, [sp, #4]
 80096c6:	b15b      	cbz	r3, 80096e0 <__smakebuf_r+0x70>
 80096c8:	4630      	mov	r0, r6
 80096ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096ce:	f000 f961 	bl	8009994 <_isatty_r>
 80096d2:	b128      	cbz	r0, 80096e0 <__smakebuf_r+0x70>
 80096d4:	89a3      	ldrh	r3, [r4, #12]
 80096d6:	f023 0303 	bic.w	r3, r3, #3
 80096da:	f043 0301 	orr.w	r3, r3, #1
 80096de:	81a3      	strh	r3, [r4, #12]
 80096e0:	89a3      	ldrh	r3, [r4, #12]
 80096e2:	431d      	orrs	r5, r3
 80096e4:	81a5      	strh	r5, [r4, #12]
 80096e6:	e7cf      	b.n	8009688 <__smakebuf_r+0x18>

080096e8 <__swbuf_r>:
 80096e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ea:	460e      	mov	r6, r1
 80096ec:	4614      	mov	r4, r2
 80096ee:	4605      	mov	r5, r0
 80096f0:	b118      	cbz	r0, 80096fa <__swbuf_r+0x12>
 80096f2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80096f4:	b90b      	cbnz	r3, 80096fa <__swbuf_r+0x12>
 80096f6:	f7fc f8f1 	bl	80058dc <__sinit>
 80096fa:	69a3      	ldr	r3, [r4, #24]
 80096fc:	60a3      	str	r3, [r4, #8]
 80096fe:	89a3      	ldrh	r3, [r4, #12]
 8009700:	0719      	lsls	r1, r3, #28
 8009702:	d529      	bpl.n	8009758 <__swbuf_r+0x70>
 8009704:	6923      	ldr	r3, [r4, #16]
 8009706:	b33b      	cbz	r3, 8009758 <__swbuf_r+0x70>
 8009708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800970c:	b2f6      	uxtb	r6, r6
 800970e:	049a      	lsls	r2, r3, #18
 8009710:	4637      	mov	r7, r6
 8009712:	d52a      	bpl.n	800976a <__swbuf_r+0x82>
 8009714:	6823      	ldr	r3, [r4, #0]
 8009716:	6922      	ldr	r2, [r4, #16]
 8009718:	1a98      	subs	r0, r3, r2
 800971a:	6963      	ldr	r3, [r4, #20]
 800971c:	4283      	cmp	r3, r0
 800971e:	dc04      	bgt.n	800972a <__swbuf_r+0x42>
 8009720:	4621      	mov	r1, r4
 8009722:	4628      	mov	r0, r5
 8009724:	f7ff fe0c 	bl	8009340 <_fflush_r>
 8009728:	b9e0      	cbnz	r0, 8009764 <__swbuf_r+0x7c>
 800972a:	68a3      	ldr	r3, [r4, #8]
 800972c:	3b01      	subs	r3, #1
 800972e:	60a3      	str	r3, [r4, #8]
 8009730:	6823      	ldr	r3, [r4, #0]
 8009732:	1c5a      	adds	r2, r3, #1
 8009734:	6022      	str	r2, [r4, #0]
 8009736:	701e      	strb	r6, [r3, #0]
 8009738:	6962      	ldr	r2, [r4, #20]
 800973a:	1c43      	adds	r3, r0, #1
 800973c:	429a      	cmp	r2, r3
 800973e:	d004      	beq.n	800974a <__swbuf_r+0x62>
 8009740:	89a3      	ldrh	r3, [r4, #12]
 8009742:	07db      	lsls	r3, r3, #31
 8009744:	d506      	bpl.n	8009754 <__swbuf_r+0x6c>
 8009746:	2e0a      	cmp	r6, #10
 8009748:	d104      	bne.n	8009754 <__swbuf_r+0x6c>
 800974a:	4621      	mov	r1, r4
 800974c:	4628      	mov	r0, r5
 800974e:	f7ff fdf7 	bl	8009340 <_fflush_r>
 8009752:	b938      	cbnz	r0, 8009764 <__swbuf_r+0x7c>
 8009754:	4638      	mov	r0, r7
 8009756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009758:	4621      	mov	r1, r4
 800975a:	4628      	mov	r0, r5
 800975c:	f000 f80e 	bl	800977c <__swsetup_r>
 8009760:	2800      	cmp	r0, #0
 8009762:	d0d1      	beq.n	8009708 <__swbuf_r+0x20>
 8009764:	f04f 37ff 	mov.w	r7, #4294967295
 8009768:	e7f4      	b.n	8009754 <__swbuf_r+0x6c>
 800976a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800976e:	81a3      	strh	r3, [r4, #12]
 8009770:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009772:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009776:	6663      	str	r3, [r4, #100]	; 0x64
 8009778:	e7cc      	b.n	8009714 <__swbuf_r+0x2c>
	...

0800977c <__swsetup_r>:
 800977c:	b538      	push	{r3, r4, r5, lr}
 800977e:	4b2a      	ldr	r3, [pc, #168]	; (8009828 <__swsetup_r+0xac>)
 8009780:	4605      	mov	r5, r0
 8009782:	6818      	ldr	r0, [r3, #0]
 8009784:	460c      	mov	r4, r1
 8009786:	b118      	cbz	r0, 8009790 <__swsetup_r+0x14>
 8009788:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800978a:	b90b      	cbnz	r3, 8009790 <__swsetup_r+0x14>
 800978c:	f7fc f8a6 	bl	80058dc <__sinit>
 8009790:	89a3      	ldrh	r3, [r4, #12]
 8009792:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009796:	0718      	lsls	r0, r3, #28
 8009798:	d422      	bmi.n	80097e0 <__swsetup_r+0x64>
 800979a:	06d9      	lsls	r1, r3, #27
 800979c:	d407      	bmi.n	80097ae <__swsetup_r+0x32>
 800979e:	2309      	movs	r3, #9
 80097a0:	602b      	str	r3, [r5, #0]
 80097a2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80097a6:	f04f 30ff 	mov.w	r0, #4294967295
 80097aa:	81a3      	strh	r3, [r4, #12]
 80097ac:	e034      	b.n	8009818 <__swsetup_r+0x9c>
 80097ae:	0758      	lsls	r0, r3, #29
 80097b0:	d512      	bpl.n	80097d8 <__swsetup_r+0x5c>
 80097b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80097b4:	b141      	cbz	r1, 80097c8 <__swsetup_r+0x4c>
 80097b6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80097ba:	4299      	cmp	r1, r3
 80097bc:	d002      	beq.n	80097c4 <__swsetup_r+0x48>
 80097be:	4628      	mov	r0, r5
 80097c0:	f7fc faf2 	bl	8005da8 <_free_r>
 80097c4:	2300      	movs	r3, #0
 80097c6:	6323      	str	r3, [r4, #48]	; 0x30
 80097c8:	89a3      	ldrh	r3, [r4, #12]
 80097ca:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80097ce:	81a3      	strh	r3, [r4, #12]
 80097d0:	2300      	movs	r3, #0
 80097d2:	6063      	str	r3, [r4, #4]
 80097d4:	6923      	ldr	r3, [r4, #16]
 80097d6:	6023      	str	r3, [r4, #0]
 80097d8:	89a3      	ldrh	r3, [r4, #12]
 80097da:	f043 0308 	orr.w	r3, r3, #8
 80097de:	81a3      	strh	r3, [r4, #12]
 80097e0:	6923      	ldr	r3, [r4, #16]
 80097e2:	b94b      	cbnz	r3, 80097f8 <__swsetup_r+0x7c>
 80097e4:	89a3      	ldrh	r3, [r4, #12]
 80097e6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80097ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80097ee:	d003      	beq.n	80097f8 <__swsetup_r+0x7c>
 80097f0:	4621      	mov	r1, r4
 80097f2:	4628      	mov	r0, r5
 80097f4:	f7ff ff3c 	bl	8009670 <__smakebuf_r>
 80097f8:	89a0      	ldrh	r0, [r4, #12]
 80097fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80097fe:	f010 0301 	ands.w	r3, r0, #1
 8009802:	d00a      	beq.n	800981a <__swsetup_r+0x9e>
 8009804:	2300      	movs	r3, #0
 8009806:	60a3      	str	r3, [r4, #8]
 8009808:	6963      	ldr	r3, [r4, #20]
 800980a:	425b      	negs	r3, r3
 800980c:	61a3      	str	r3, [r4, #24]
 800980e:	6923      	ldr	r3, [r4, #16]
 8009810:	b943      	cbnz	r3, 8009824 <__swsetup_r+0xa8>
 8009812:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009816:	d1c4      	bne.n	80097a2 <__swsetup_r+0x26>
 8009818:	bd38      	pop	{r3, r4, r5, pc}
 800981a:	0781      	lsls	r1, r0, #30
 800981c:	bf58      	it	pl
 800981e:	6963      	ldrpl	r3, [r4, #20]
 8009820:	60a3      	str	r3, [r4, #8]
 8009822:	e7f4      	b.n	800980e <__swsetup_r+0x92>
 8009824:	2000      	movs	r0, #0
 8009826:	e7f7      	b.n	8009818 <__swsetup_r+0x9c>
 8009828:	20000588 	.word	0x20000588

0800982c <__fputwc>:
 800982c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009830:	4680      	mov	r8, r0
 8009832:	460e      	mov	r6, r1
 8009834:	4615      	mov	r5, r2
 8009836:	f000 f891 	bl	800995c <__locale_mb_cur_max>
 800983a:	2801      	cmp	r0, #1
 800983c:	4604      	mov	r4, r0
 800983e:	d11b      	bne.n	8009878 <__fputwc+0x4c>
 8009840:	1e73      	subs	r3, r6, #1
 8009842:	2bfe      	cmp	r3, #254	; 0xfe
 8009844:	d818      	bhi.n	8009878 <__fputwc+0x4c>
 8009846:	f88d 6004 	strb.w	r6, [sp, #4]
 800984a:	2700      	movs	r7, #0
 800984c:	f10d 0904 	add.w	r9, sp, #4
 8009850:	42a7      	cmp	r7, r4
 8009852:	d020      	beq.n	8009896 <__fputwc+0x6a>
 8009854:	68ab      	ldr	r3, [r5, #8]
 8009856:	f817 1009 	ldrb.w	r1, [r7, r9]
 800985a:	3b01      	subs	r3, #1
 800985c:	2b00      	cmp	r3, #0
 800985e:	60ab      	str	r3, [r5, #8]
 8009860:	da04      	bge.n	800986c <__fputwc+0x40>
 8009862:	69aa      	ldr	r2, [r5, #24]
 8009864:	4293      	cmp	r3, r2
 8009866:	db1a      	blt.n	800989e <__fputwc+0x72>
 8009868:	290a      	cmp	r1, #10
 800986a:	d018      	beq.n	800989e <__fputwc+0x72>
 800986c:	682b      	ldr	r3, [r5, #0]
 800986e:	1c5a      	adds	r2, r3, #1
 8009870:	602a      	str	r2, [r5, #0]
 8009872:	7019      	strb	r1, [r3, #0]
 8009874:	3701      	adds	r7, #1
 8009876:	e7eb      	b.n	8009850 <__fputwc+0x24>
 8009878:	4632      	mov	r2, r6
 800987a:	4640      	mov	r0, r8
 800987c:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 8009880:	a901      	add	r1, sp, #4
 8009882:	f001 fc81 	bl	800b188 <_wcrtomb_r>
 8009886:	1c42      	adds	r2, r0, #1
 8009888:	4604      	mov	r4, r0
 800988a:	d1de      	bne.n	800984a <__fputwc+0x1e>
 800988c:	4606      	mov	r6, r0
 800988e:	89ab      	ldrh	r3, [r5, #12]
 8009890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009894:	81ab      	strh	r3, [r5, #12]
 8009896:	4630      	mov	r0, r6
 8009898:	b003      	add	sp, #12
 800989a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800989e:	462a      	mov	r2, r5
 80098a0:	4640      	mov	r0, r8
 80098a2:	f7ff ff21 	bl	80096e8 <__swbuf_r>
 80098a6:	1c43      	adds	r3, r0, #1
 80098a8:	d1e4      	bne.n	8009874 <__fputwc+0x48>
 80098aa:	4606      	mov	r6, r0
 80098ac:	e7f3      	b.n	8009896 <__fputwc+0x6a>

080098ae <_fputwc_r>:
 80098ae:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80098b0:	b570      	push	{r4, r5, r6, lr}
 80098b2:	07db      	lsls	r3, r3, #31
 80098b4:	4605      	mov	r5, r0
 80098b6:	460e      	mov	r6, r1
 80098b8:	4614      	mov	r4, r2
 80098ba:	d405      	bmi.n	80098c8 <_fputwc_r+0x1a>
 80098bc:	8993      	ldrh	r3, [r2, #12]
 80098be:	0598      	lsls	r0, r3, #22
 80098c0:	d402      	bmi.n	80098c8 <_fputwc_r+0x1a>
 80098c2:	6d90      	ldr	r0, [r2, #88]	; 0x58
 80098c4:	f7fc f9fe 	bl	8005cc4 <__retarget_lock_acquire_recursive>
 80098c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098cc:	0499      	lsls	r1, r3, #18
 80098ce:	d406      	bmi.n	80098de <_fputwc_r+0x30>
 80098d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80098d4:	81a3      	strh	r3, [r4, #12]
 80098d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80098dc:	6663      	str	r3, [r4, #100]	; 0x64
 80098de:	4622      	mov	r2, r4
 80098e0:	4628      	mov	r0, r5
 80098e2:	4631      	mov	r1, r6
 80098e4:	f7ff ffa2 	bl	800982c <__fputwc>
 80098e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098ea:	4605      	mov	r5, r0
 80098ec:	07da      	lsls	r2, r3, #31
 80098ee:	d405      	bmi.n	80098fc <_fputwc_r+0x4e>
 80098f0:	89a3      	ldrh	r3, [r4, #12]
 80098f2:	059b      	lsls	r3, r3, #22
 80098f4:	d402      	bmi.n	80098fc <_fputwc_r+0x4e>
 80098f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098f8:	f7fc f9e5 	bl	8005cc6 <__retarget_lock_release_recursive>
 80098fc:	4628      	mov	r0, r5
 80098fe:	bd70      	pop	{r4, r5, r6, pc}

08009900 <memmove>:
 8009900:	4288      	cmp	r0, r1
 8009902:	b510      	push	{r4, lr}
 8009904:	eb01 0402 	add.w	r4, r1, r2
 8009908:	d902      	bls.n	8009910 <memmove+0x10>
 800990a:	4284      	cmp	r4, r0
 800990c:	4623      	mov	r3, r4
 800990e:	d807      	bhi.n	8009920 <memmove+0x20>
 8009910:	1e43      	subs	r3, r0, #1
 8009912:	42a1      	cmp	r1, r4
 8009914:	d008      	beq.n	8009928 <memmove+0x28>
 8009916:	f811 2b01 	ldrb.w	r2, [r1], #1
 800991a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800991e:	e7f8      	b.n	8009912 <memmove+0x12>
 8009920:	4601      	mov	r1, r0
 8009922:	4402      	add	r2, r0
 8009924:	428a      	cmp	r2, r1
 8009926:	d100      	bne.n	800992a <memmove+0x2a>
 8009928:	bd10      	pop	{r4, pc}
 800992a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800992e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009932:	e7f7      	b.n	8009924 <memmove+0x24>

08009934 <strncpy>:
 8009934:	4603      	mov	r3, r0
 8009936:	b510      	push	{r4, lr}
 8009938:	3901      	subs	r1, #1
 800993a:	b132      	cbz	r2, 800994a <strncpy+0x16>
 800993c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009940:	3a01      	subs	r2, #1
 8009942:	f803 4b01 	strb.w	r4, [r3], #1
 8009946:	2c00      	cmp	r4, #0
 8009948:	d1f7      	bne.n	800993a <strncpy+0x6>
 800994a:	2100      	movs	r1, #0
 800994c:	441a      	add	r2, r3
 800994e:	4293      	cmp	r3, r2
 8009950:	d100      	bne.n	8009954 <strncpy+0x20>
 8009952:	bd10      	pop	{r4, pc}
 8009954:	f803 1b01 	strb.w	r1, [r3], #1
 8009958:	e7f9      	b.n	800994e <strncpy+0x1a>
	...

0800995c <__locale_mb_cur_max>:
 800995c:	4b01      	ldr	r3, [pc, #4]	; (8009964 <__locale_mb_cur_max+0x8>)
 800995e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8009962:	4770      	bx	lr
 8009964:	20000590 	.word	0x20000590

08009968 <_localeconv_r>:
 8009968:	4800      	ldr	r0, [pc, #0]	; (800996c <_localeconv_r+0x4>)
 800996a:	4770      	bx	lr
 800996c:	20000680 	.word	0x20000680

08009970 <_fstat_r>:
 8009970:	b538      	push	{r3, r4, r5, lr}
 8009972:	2300      	movs	r3, #0
 8009974:	4d06      	ldr	r5, [pc, #24]	; (8009990 <_fstat_r+0x20>)
 8009976:	4604      	mov	r4, r0
 8009978:	4608      	mov	r0, r1
 800997a:	4611      	mov	r1, r2
 800997c:	602b      	str	r3, [r5, #0]
 800997e:	f7f7 fee1 	bl	8001744 <_fstat>
 8009982:	1c43      	adds	r3, r0, #1
 8009984:	d102      	bne.n	800998c <_fstat_r+0x1c>
 8009986:	682b      	ldr	r3, [r5, #0]
 8009988:	b103      	cbz	r3, 800998c <_fstat_r+0x1c>
 800998a:	6023      	str	r3, [r4, #0]
 800998c:	bd38      	pop	{r3, r4, r5, pc}
 800998e:	bf00      	nop
 8009990:	20000d84 	.word	0x20000d84

08009994 <_isatty_r>:
 8009994:	b538      	push	{r3, r4, r5, lr}
 8009996:	2300      	movs	r3, #0
 8009998:	4d05      	ldr	r5, [pc, #20]	; (80099b0 <_isatty_r+0x1c>)
 800999a:	4604      	mov	r4, r0
 800999c:	4608      	mov	r0, r1
 800999e:	602b      	str	r3, [r5, #0]
 80099a0:	f001 fdd6 	bl	800b550 <_isatty>
 80099a4:	1c43      	adds	r3, r0, #1
 80099a6:	d102      	bne.n	80099ae <_isatty_r+0x1a>
 80099a8:	682b      	ldr	r3, [r5, #0]
 80099aa:	b103      	cbz	r3, 80099ae <_isatty_r+0x1a>
 80099ac:	6023      	str	r3, [r4, #0]
 80099ae:	bd38      	pop	{r3, r4, r5, pc}
 80099b0:	20000d84 	.word	0x20000d84

080099b4 <__libc_fini_array>:
 80099b4:	b538      	push	{r3, r4, r5, lr}
 80099b6:	4d07      	ldr	r5, [pc, #28]	; (80099d4 <__libc_fini_array+0x20>)
 80099b8:	4c07      	ldr	r4, [pc, #28]	; (80099d8 <__libc_fini_array+0x24>)
 80099ba:	1b64      	subs	r4, r4, r5
 80099bc:	10a4      	asrs	r4, r4, #2
 80099be:	b91c      	cbnz	r4, 80099c8 <__libc_fini_array+0x14>
 80099c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099c4:	f001 bde6 	b.w	800b594 <_fini>
 80099c8:	3c01      	subs	r4, #1
 80099ca:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80099ce:	4798      	blx	r3
 80099d0:	e7f5      	b.n	80099be <__libc_fini_array+0xa>
 80099d2:	bf00      	nop
 80099d4:	0800be9c 	.word	0x0800be9c
 80099d8:	0800bea0 	.word	0x0800bea0

080099dc <memchr>:
 80099dc:	4603      	mov	r3, r0
 80099de:	b510      	push	{r4, lr}
 80099e0:	b2c9      	uxtb	r1, r1
 80099e2:	4402      	add	r2, r0
 80099e4:	4293      	cmp	r3, r2
 80099e6:	4618      	mov	r0, r3
 80099e8:	d101      	bne.n	80099ee <memchr+0x12>
 80099ea:	2000      	movs	r0, #0
 80099ec:	e003      	b.n	80099f6 <memchr+0x1a>
 80099ee:	7804      	ldrb	r4, [r0, #0]
 80099f0:	3301      	adds	r3, #1
 80099f2:	428c      	cmp	r4, r1
 80099f4:	d1f6      	bne.n	80099e4 <memchr+0x8>
 80099f6:	bd10      	pop	{r4, pc}

080099f8 <memcpy>:
 80099f8:	440a      	add	r2, r1
 80099fa:	4291      	cmp	r1, r2
 80099fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a00:	d100      	bne.n	8009a04 <memcpy+0xc>
 8009a02:	4770      	bx	lr
 8009a04:	b510      	push	{r4, lr}
 8009a06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a0a:	4291      	cmp	r1, r2
 8009a0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a10:	d1f9      	bne.n	8009a06 <memcpy+0xe>
 8009a12:	bd10      	pop	{r4, pc}

08009a14 <frexp>:
 8009a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a16:	4617      	mov	r7, r2
 8009a18:	2200      	movs	r2, #0
 8009a1a:	603a      	str	r2, [r7, #0]
 8009a1c:	4a14      	ldr	r2, [pc, #80]	; (8009a70 <frexp+0x5c>)
 8009a1e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009a22:	4296      	cmp	r6, r2
 8009a24:	4604      	mov	r4, r0
 8009a26:	460d      	mov	r5, r1
 8009a28:	460b      	mov	r3, r1
 8009a2a:	dc1e      	bgt.n	8009a6a <frexp+0x56>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	4332      	orrs	r2, r6
 8009a30:	d01b      	beq.n	8009a6a <frexp+0x56>
 8009a32:	4a10      	ldr	r2, [pc, #64]	; (8009a74 <frexp+0x60>)
 8009a34:	400a      	ands	r2, r1
 8009a36:	b952      	cbnz	r2, 8009a4e <frexp+0x3a>
 8009a38:	2200      	movs	r2, #0
 8009a3a:	4b0f      	ldr	r3, [pc, #60]	; (8009a78 <frexp+0x64>)
 8009a3c:	f7f6 fd4c 	bl	80004d8 <__aeabi_dmul>
 8009a40:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8009a44:	4604      	mov	r4, r0
 8009a46:	460b      	mov	r3, r1
 8009a48:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009a4c:	603a      	str	r2, [r7, #0]
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	1536      	asrs	r6, r6, #20
 8009a52:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009a56:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 8009a5a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009a5e:	4432      	add	r2, r6
 8009a60:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8009a64:	603a      	str	r2, [r7, #0]
 8009a66:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8009a6a:	4620      	mov	r0, r4
 8009a6c:	4629      	mov	r1, r5
 8009a6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a70:	7fefffff 	.word	0x7fefffff
 8009a74:	7ff00000 	.word	0x7ff00000
 8009a78:	43500000 	.word	0x43500000

08009a7c <__register_exitproc>:
 8009a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a80:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8009af0 <__register_exitproc+0x74>
 8009a84:	4606      	mov	r6, r0
 8009a86:	f8da 0000 	ldr.w	r0, [sl]
 8009a8a:	4698      	mov	r8, r3
 8009a8c:	460f      	mov	r7, r1
 8009a8e:	4691      	mov	r9, r2
 8009a90:	f7fc f918 	bl	8005cc4 <__retarget_lock_acquire_recursive>
 8009a94:	4b17      	ldr	r3, [pc, #92]	; (8009af4 <__register_exitproc+0x78>)
 8009a96:	681c      	ldr	r4, [r3, #0]
 8009a98:	b90c      	cbnz	r4, 8009a9e <__register_exitproc+0x22>
 8009a9a:	4c17      	ldr	r4, [pc, #92]	; (8009af8 <__register_exitproc+0x7c>)
 8009a9c:	601c      	str	r4, [r3, #0]
 8009a9e:	6865      	ldr	r5, [r4, #4]
 8009aa0:	f8da 0000 	ldr.w	r0, [sl]
 8009aa4:	2d1f      	cmp	r5, #31
 8009aa6:	dd05      	ble.n	8009ab4 <__register_exitproc+0x38>
 8009aa8:	f7fc f90d 	bl	8005cc6 <__retarget_lock_release_recursive>
 8009aac:	f04f 30ff 	mov.w	r0, #4294967295
 8009ab0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ab4:	b19e      	cbz	r6, 8009ade <__register_exitproc+0x62>
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8009abc:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8009ac0:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8009ac4:	40aa      	lsls	r2, r5
 8009ac6:	4313      	orrs	r3, r2
 8009ac8:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 8009acc:	2e02      	cmp	r6, #2
 8009ace:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8009ad2:	bf02      	ittt	eq
 8009ad4:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 8009ad8:	4313      	orreq	r3, r2
 8009ada:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 8009ade:	1c6b      	adds	r3, r5, #1
 8009ae0:	3502      	adds	r5, #2
 8009ae2:	6063      	str	r3, [r4, #4]
 8009ae4:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8009ae8:	f7fc f8ed 	bl	8005cc6 <__retarget_lock_release_recursive>
 8009aec:	2000      	movs	r0, #0
 8009aee:	e7df      	b.n	8009ab0 <__register_exitproc+0x34>
 8009af0:	2000058c 	.word	0x2000058c
 8009af4:	20000d8c 	.word	0x20000d8c
 8009af8:	20000d90 	.word	0x20000d90

08009afc <quorem>:
 8009afc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b00:	6903      	ldr	r3, [r0, #16]
 8009b02:	690c      	ldr	r4, [r1, #16]
 8009b04:	4607      	mov	r7, r0
 8009b06:	42a3      	cmp	r3, r4
 8009b08:	db7f      	blt.n	8009c0a <quorem+0x10e>
 8009b0a:	3c01      	subs	r4, #1
 8009b0c:	f100 0514 	add.w	r5, r0, #20
 8009b10:	f101 0814 	add.w	r8, r1, #20
 8009b14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b18:	9301      	str	r3, [sp, #4]
 8009b1a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009b1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b22:	3301      	adds	r3, #1
 8009b24:	429a      	cmp	r2, r3
 8009b26:	fbb2 f6f3 	udiv	r6, r2, r3
 8009b2a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009b2e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009b32:	d331      	bcc.n	8009b98 <quorem+0x9c>
 8009b34:	f04f 0e00 	mov.w	lr, #0
 8009b38:	4640      	mov	r0, r8
 8009b3a:	46ac      	mov	ip, r5
 8009b3c:	46f2      	mov	sl, lr
 8009b3e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009b42:	b293      	uxth	r3, r2
 8009b44:	fb06 e303 	mla	r3, r6, r3, lr
 8009b48:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009b4c:	0c1a      	lsrs	r2, r3, #16
 8009b4e:	b29b      	uxth	r3, r3
 8009b50:	fb06 220e 	mla	r2, r6, lr, r2
 8009b54:	ebaa 0303 	sub.w	r3, sl, r3
 8009b58:	f8dc a000 	ldr.w	sl, [ip]
 8009b5c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009b60:	fa1f fa8a 	uxth.w	sl, sl
 8009b64:	4453      	add	r3, sl
 8009b66:	f8dc a000 	ldr.w	sl, [ip]
 8009b6a:	b292      	uxth	r2, r2
 8009b6c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009b70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009b74:	b29b      	uxth	r3, r3
 8009b76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b7a:	4581      	cmp	r9, r0
 8009b7c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009b80:	f84c 3b04 	str.w	r3, [ip], #4
 8009b84:	d2db      	bcs.n	8009b3e <quorem+0x42>
 8009b86:	f855 300b 	ldr.w	r3, [r5, fp]
 8009b8a:	b92b      	cbnz	r3, 8009b98 <quorem+0x9c>
 8009b8c:	9b01      	ldr	r3, [sp, #4]
 8009b8e:	3b04      	subs	r3, #4
 8009b90:	429d      	cmp	r5, r3
 8009b92:	461a      	mov	r2, r3
 8009b94:	d32d      	bcc.n	8009bf2 <quorem+0xf6>
 8009b96:	613c      	str	r4, [r7, #16]
 8009b98:	4638      	mov	r0, r7
 8009b9a:	f001 f83f 	bl	800ac1c <__mcmp>
 8009b9e:	2800      	cmp	r0, #0
 8009ba0:	db23      	blt.n	8009bea <quorem+0xee>
 8009ba2:	4629      	mov	r1, r5
 8009ba4:	2000      	movs	r0, #0
 8009ba6:	3601      	adds	r6, #1
 8009ba8:	f858 2b04 	ldr.w	r2, [r8], #4
 8009bac:	f8d1 c000 	ldr.w	ip, [r1]
 8009bb0:	b293      	uxth	r3, r2
 8009bb2:	1ac3      	subs	r3, r0, r3
 8009bb4:	0c12      	lsrs	r2, r2, #16
 8009bb6:	fa1f f08c 	uxth.w	r0, ip
 8009bba:	4403      	add	r3, r0
 8009bbc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009bc0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009bc4:	b29b      	uxth	r3, r3
 8009bc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009bca:	45c1      	cmp	r9, r8
 8009bcc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009bd0:	f841 3b04 	str.w	r3, [r1], #4
 8009bd4:	d2e8      	bcs.n	8009ba8 <quorem+0xac>
 8009bd6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009bda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009bde:	b922      	cbnz	r2, 8009bea <quorem+0xee>
 8009be0:	3b04      	subs	r3, #4
 8009be2:	429d      	cmp	r5, r3
 8009be4:	461a      	mov	r2, r3
 8009be6:	d30a      	bcc.n	8009bfe <quorem+0x102>
 8009be8:	613c      	str	r4, [r7, #16]
 8009bea:	4630      	mov	r0, r6
 8009bec:	b003      	add	sp, #12
 8009bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bf2:	6812      	ldr	r2, [r2, #0]
 8009bf4:	3b04      	subs	r3, #4
 8009bf6:	2a00      	cmp	r2, #0
 8009bf8:	d1cd      	bne.n	8009b96 <quorem+0x9a>
 8009bfa:	3c01      	subs	r4, #1
 8009bfc:	e7c8      	b.n	8009b90 <quorem+0x94>
 8009bfe:	6812      	ldr	r2, [r2, #0]
 8009c00:	3b04      	subs	r3, #4
 8009c02:	2a00      	cmp	r2, #0
 8009c04:	d1f0      	bne.n	8009be8 <quorem+0xec>
 8009c06:	3c01      	subs	r4, #1
 8009c08:	e7eb      	b.n	8009be2 <quorem+0xe6>
 8009c0a:	2000      	movs	r0, #0
 8009c0c:	e7ee      	b.n	8009bec <quorem+0xf0>
	...

08009c10 <_dtoa_r>:
 8009c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c14:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8009c16:	b097      	sub	sp, #92	; 0x5c
 8009c18:	4681      	mov	r9, r0
 8009c1a:	4614      	mov	r4, r2
 8009c1c:	461d      	mov	r5, r3
 8009c1e:	4692      	mov	sl, r2
 8009c20:	469b      	mov	fp, r3
 8009c22:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8009c24:	b149      	cbz	r1, 8009c3a <_dtoa_r+0x2a>
 8009c26:	2301      	movs	r3, #1
 8009c28:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009c2a:	4093      	lsls	r3, r2
 8009c2c:	608b      	str	r3, [r1, #8]
 8009c2e:	604a      	str	r2, [r1, #4]
 8009c30:	f000 fded 	bl	800a80e <_Bfree>
 8009c34:	2300      	movs	r3, #0
 8009c36:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
 8009c3a:	1e2b      	subs	r3, r5, #0
 8009c3c:	bfad      	iteet	ge
 8009c3e:	2300      	movge	r3, #0
 8009c40:	2201      	movlt	r2, #1
 8009c42:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009c46:	6033      	strge	r3, [r6, #0]
 8009c48:	4ba3      	ldr	r3, [pc, #652]	; (8009ed8 <_dtoa_r+0x2c8>)
 8009c4a:	bfb8      	it	lt
 8009c4c:	6032      	strlt	r2, [r6, #0]
 8009c4e:	ea33 030b 	bics.w	r3, r3, fp
 8009c52:	f8cd b00c 	str.w	fp, [sp, #12]
 8009c56:	d119      	bne.n	8009c8c <_dtoa_r+0x7c>
 8009c58:	f242 730f 	movw	r3, #9999	; 0x270f
 8009c5c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009c5e:	6013      	str	r3, [r2, #0]
 8009c60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c64:	4323      	orrs	r3, r4
 8009c66:	f000 8586 	beq.w	800a776 <_dtoa_r+0xb66>
 8009c6a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009c6c:	b90b      	cbnz	r3, 8009c72 <_dtoa_r+0x62>
 8009c6e:	4b9b      	ldr	r3, [pc, #620]	; (8009edc <_dtoa_r+0x2cc>)
 8009c70:	e021      	b.n	8009cb6 <_dtoa_r+0xa6>
 8009c72:	4b9a      	ldr	r3, [pc, #616]	; (8009edc <_dtoa_r+0x2cc>)
 8009c74:	9304      	str	r3, [sp, #16]
 8009c76:	3303      	adds	r3, #3
 8009c78:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009c7a:	6013      	str	r3, [r2, #0]
 8009c7c:	9804      	ldr	r0, [sp, #16]
 8009c7e:	b017      	add	sp, #92	; 0x5c
 8009c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c84:	4b96      	ldr	r3, [pc, #600]	; (8009ee0 <_dtoa_r+0x2d0>)
 8009c86:	9304      	str	r3, [sp, #16]
 8009c88:	3308      	adds	r3, #8
 8009c8a:	e7f5      	b.n	8009c78 <_dtoa_r+0x68>
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	2300      	movs	r3, #0
 8009c90:	4650      	mov	r0, sl
 8009c92:	4659      	mov	r1, fp
 8009c94:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8009c98:	f7f6 fe86 	bl	80009a8 <__aeabi_dcmpeq>
 8009c9c:	4607      	mov	r7, r0
 8009c9e:	b160      	cbz	r0, 8009cba <_dtoa_r+0xaa>
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009ca4:	6013      	str	r3, [r2, #0]
 8009ca6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	f000 8561 	beq.w	800a770 <_dtoa_r+0xb60>
 8009cae:	4b8d      	ldr	r3, [pc, #564]	; (8009ee4 <_dtoa_r+0x2d4>)
 8009cb0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009cb2:	6013      	str	r3, [r2, #0]
 8009cb4:	3b01      	subs	r3, #1
 8009cb6:	9304      	str	r3, [sp, #16]
 8009cb8:	e7e0      	b.n	8009c7c <_dtoa_r+0x6c>
 8009cba:	ab14      	add	r3, sp, #80	; 0x50
 8009cbc:	9301      	str	r3, [sp, #4]
 8009cbe:	ab15      	add	r3, sp, #84	; 0x54
 8009cc0:	9300      	str	r3, [sp, #0]
 8009cc2:	4648      	mov	r0, r9
 8009cc4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009cc8:	f001 f850 	bl	800ad6c <__d2b>
 8009ccc:	9b03      	ldr	r3, [sp, #12]
 8009cce:	4680      	mov	r8, r0
 8009cd0:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8009cd4:	2e00      	cmp	r6, #0
 8009cd6:	f000 8082 	beq.w	8009dde <_dtoa_r+0x1ce>
 8009cda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009cde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ce0:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8009ce4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ce8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009cec:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009cf0:	9713      	str	r7, [sp, #76]	; 0x4c
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	4b7c      	ldr	r3, [pc, #496]	; (8009ee8 <_dtoa_r+0x2d8>)
 8009cf8:	f7f6 fa36 	bl	8000168 <__aeabi_dsub>
 8009cfc:	a370      	add	r3, pc, #448	; (adr r3, 8009ec0 <_dtoa_r+0x2b0>)
 8009cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d02:	f7f6 fbe9 	bl	80004d8 <__aeabi_dmul>
 8009d06:	a370      	add	r3, pc, #448	; (adr r3, 8009ec8 <_dtoa_r+0x2b8>)
 8009d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0c:	f7f6 fa2e 	bl	800016c <__adddf3>
 8009d10:	4604      	mov	r4, r0
 8009d12:	4630      	mov	r0, r6
 8009d14:	460d      	mov	r5, r1
 8009d16:	f7f6 fb75 	bl	8000404 <__aeabi_i2d>
 8009d1a:	a36d      	add	r3, pc, #436	; (adr r3, 8009ed0 <_dtoa_r+0x2c0>)
 8009d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d20:	f7f6 fbda 	bl	80004d8 <__aeabi_dmul>
 8009d24:	4602      	mov	r2, r0
 8009d26:	460b      	mov	r3, r1
 8009d28:	4620      	mov	r0, r4
 8009d2a:	4629      	mov	r1, r5
 8009d2c:	f7f6 fa1e 	bl	800016c <__adddf3>
 8009d30:	4604      	mov	r4, r0
 8009d32:	460d      	mov	r5, r1
 8009d34:	f7f6 fe80 	bl	8000a38 <__aeabi_d2iz>
 8009d38:	2200      	movs	r2, #0
 8009d3a:	9003      	str	r0, [sp, #12]
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	4620      	mov	r0, r4
 8009d40:	4629      	mov	r1, r5
 8009d42:	f7f6 fe3b 	bl	80009bc <__aeabi_dcmplt>
 8009d46:	b150      	cbz	r0, 8009d5e <_dtoa_r+0x14e>
 8009d48:	9803      	ldr	r0, [sp, #12]
 8009d4a:	f7f6 fb5b 	bl	8000404 <__aeabi_i2d>
 8009d4e:	4622      	mov	r2, r4
 8009d50:	462b      	mov	r3, r5
 8009d52:	f7f6 fe29 	bl	80009a8 <__aeabi_dcmpeq>
 8009d56:	b910      	cbnz	r0, 8009d5e <_dtoa_r+0x14e>
 8009d58:	9b03      	ldr	r3, [sp, #12]
 8009d5a:	3b01      	subs	r3, #1
 8009d5c:	9303      	str	r3, [sp, #12]
 8009d5e:	9b03      	ldr	r3, [sp, #12]
 8009d60:	2b16      	cmp	r3, #22
 8009d62:	d85a      	bhi.n	8009e1a <_dtoa_r+0x20a>
 8009d64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009d68:	9a03      	ldr	r2, [sp, #12]
 8009d6a:	4b60      	ldr	r3, [pc, #384]	; (8009eec <_dtoa_r+0x2dc>)
 8009d6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d74:	f7f6 fe22 	bl	80009bc <__aeabi_dcmplt>
 8009d78:	2800      	cmp	r0, #0
 8009d7a:	d050      	beq.n	8009e1e <_dtoa_r+0x20e>
 8009d7c:	9b03      	ldr	r3, [sp, #12]
 8009d7e:	3b01      	subs	r3, #1
 8009d80:	9303      	str	r3, [sp, #12]
 8009d82:	2300      	movs	r3, #0
 8009d84:	9311      	str	r3, [sp, #68]	; 0x44
 8009d86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009d88:	1b9b      	subs	r3, r3, r6
 8009d8a:	1e5a      	subs	r2, r3, #1
 8009d8c:	bf49      	itett	mi
 8009d8e:	f1c3 0301 	rsbmi	r3, r3, #1
 8009d92:	2300      	movpl	r3, #0
 8009d94:	9306      	strmi	r3, [sp, #24]
 8009d96:	2300      	movmi	r3, #0
 8009d98:	bf58      	it	pl
 8009d9a:	9306      	strpl	r3, [sp, #24]
 8009d9c:	9209      	str	r2, [sp, #36]	; 0x24
 8009d9e:	bf48      	it	mi
 8009da0:	9309      	strmi	r3, [sp, #36]	; 0x24
 8009da2:	9b03      	ldr	r3, [sp, #12]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	db3c      	blt.n	8009e22 <_dtoa_r+0x212>
 8009da8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009daa:	9a03      	ldr	r2, [sp, #12]
 8009dac:	4413      	add	r3, r2
 8009dae:	9309      	str	r3, [sp, #36]	; 0x24
 8009db0:	2300      	movs	r3, #0
 8009db2:	9210      	str	r2, [sp, #64]	; 0x40
 8009db4:	930a      	str	r3, [sp, #40]	; 0x28
 8009db6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009db8:	2b09      	cmp	r3, #9
 8009dba:	d86a      	bhi.n	8009e92 <_dtoa_r+0x282>
 8009dbc:	2b05      	cmp	r3, #5
 8009dbe:	bfc4      	itt	gt
 8009dc0:	3b04      	subgt	r3, #4
 8009dc2:	9320      	strgt	r3, [sp, #128]	; 0x80
 8009dc4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009dc6:	bfc8      	it	gt
 8009dc8:	2400      	movgt	r4, #0
 8009dca:	f1a3 0302 	sub.w	r3, r3, #2
 8009dce:	bfd8      	it	le
 8009dd0:	2401      	movle	r4, #1
 8009dd2:	2b03      	cmp	r3, #3
 8009dd4:	d868      	bhi.n	8009ea8 <_dtoa_r+0x298>
 8009dd6:	e8df f003 	tbb	[pc, r3]
 8009dda:	3a2d      	.short	0x3a2d
 8009ddc:	5a38      	.short	0x5a38
 8009dde:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8009de2:	441e      	add	r6, r3
 8009de4:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8009de8:	2b20      	cmp	r3, #32
 8009dea:	bfc1      	itttt	gt
 8009dec:	9a03      	ldrgt	r2, [sp, #12]
 8009dee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009df2:	409a      	lslgt	r2, r3
 8009df4:	f206 4312 	addwgt	r3, r6, #1042	; 0x412
 8009df8:	bfcb      	itete	gt
 8009dfa:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009dfe:	f1c3 0320 	rsble	r3, r3, #32
 8009e02:	ea42 0003 	orrgt.w	r0, r2, r3
 8009e06:	fa04 f003 	lslle.w	r0, r4, r3
 8009e0a:	f7f6 faeb 	bl	80003e4 <__aeabi_ui2d>
 8009e0e:	2201      	movs	r2, #1
 8009e10:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009e14:	3e01      	subs	r6, #1
 8009e16:	9213      	str	r2, [sp, #76]	; 0x4c
 8009e18:	e76b      	b.n	8009cf2 <_dtoa_r+0xe2>
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	e7b2      	b.n	8009d84 <_dtoa_r+0x174>
 8009e1e:	9011      	str	r0, [sp, #68]	; 0x44
 8009e20:	e7b1      	b.n	8009d86 <_dtoa_r+0x176>
 8009e22:	9b06      	ldr	r3, [sp, #24]
 8009e24:	9a03      	ldr	r2, [sp, #12]
 8009e26:	1a9b      	subs	r3, r3, r2
 8009e28:	9306      	str	r3, [sp, #24]
 8009e2a:	4253      	negs	r3, r2
 8009e2c:	930a      	str	r3, [sp, #40]	; 0x28
 8009e2e:	2300      	movs	r3, #0
 8009e30:	9310      	str	r3, [sp, #64]	; 0x40
 8009e32:	e7c0      	b.n	8009db6 <_dtoa_r+0x1a6>
 8009e34:	2300      	movs	r3, #0
 8009e36:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	dc37      	bgt.n	8009eae <_dtoa_r+0x29e>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	461a      	mov	r2, r3
 8009e42:	9308      	str	r3, [sp, #32]
 8009e44:	9305      	str	r3, [sp, #20]
 8009e46:	9221      	str	r2, [sp, #132]	; 0x84
 8009e48:	e00c      	b.n	8009e64 <_dtoa_r+0x254>
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	e7f3      	b.n	8009e36 <_dtoa_r+0x226>
 8009e4e:	2300      	movs	r3, #0
 8009e50:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009e52:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e54:	9b03      	ldr	r3, [sp, #12]
 8009e56:	4413      	add	r3, r2
 8009e58:	9308      	str	r3, [sp, #32]
 8009e5a:	3301      	adds	r3, #1
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	9305      	str	r3, [sp, #20]
 8009e60:	bfb8      	it	lt
 8009e62:	2301      	movlt	r3, #1
 8009e64:	2100      	movs	r1, #0
 8009e66:	2204      	movs	r2, #4
 8009e68:	f102 0014 	add.w	r0, r2, #20
 8009e6c:	4298      	cmp	r0, r3
 8009e6e:	d922      	bls.n	8009eb6 <_dtoa_r+0x2a6>
 8009e70:	4648      	mov	r0, r9
 8009e72:	f8c9 103c 	str.w	r1, [r9, #60]	; 0x3c
 8009e76:	f000 fca5 	bl	800a7c4 <_Balloc>
 8009e7a:	9004      	str	r0, [sp, #16]
 8009e7c:	2800      	cmp	r0, #0
 8009e7e:	d13b      	bne.n	8009ef8 <_dtoa_r+0x2e8>
 8009e80:	4602      	mov	r2, r0
 8009e82:	f240 11af 	movw	r1, #431	; 0x1af
 8009e86:	4b1a      	ldr	r3, [pc, #104]	; (8009ef0 <_dtoa_r+0x2e0>)
 8009e88:	481a      	ldr	r0, [pc, #104]	; (8009ef4 <_dtoa_r+0x2e4>)
 8009e8a:	f001 fa11 	bl	800b2b0 <__assert_func>
 8009e8e:	2301      	movs	r3, #1
 8009e90:	e7de      	b.n	8009e50 <_dtoa_r+0x240>
 8009e92:	2401      	movs	r4, #1
 8009e94:	2300      	movs	r3, #0
 8009e96:	940b      	str	r4, [sp, #44]	; 0x2c
 8009e98:	9320      	str	r3, [sp, #128]	; 0x80
 8009e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	9308      	str	r3, [sp, #32]
 8009ea2:	9305      	str	r3, [sp, #20]
 8009ea4:	2312      	movs	r3, #18
 8009ea6:	e7ce      	b.n	8009e46 <_dtoa_r+0x236>
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	930b      	str	r3, [sp, #44]	; 0x2c
 8009eac:	e7f5      	b.n	8009e9a <_dtoa_r+0x28a>
 8009eae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009eb0:	9308      	str	r3, [sp, #32]
 8009eb2:	9305      	str	r3, [sp, #20]
 8009eb4:	e7d6      	b.n	8009e64 <_dtoa_r+0x254>
 8009eb6:	3101      	adds	r1, #1
 8009eb8:	0052      	lsls	r2, r2, #1
 8009eba:	e7d5      	b.n	8009e68 <_dtoa_r+0x258>
 8009ebc:	f3af 8000 	nop.w
 8009ec0:	636f4361 	.word	0x636f4361
 8009ec4:	3fd287a7 	.word	0x3fd287a7
 8009ec8:	8b60c8b3 	.word	0x8b60c8b3
 8009ecc:	3fc68a28 	.word	0x3fc68a28
 8009ed0:	509f79fb 	.word	0x509f79fb
 8009ed4:	3fd34413 	.word	0x3fd34413
 8009ed8:	7ff00000 	.word	0x7ff00000
 8009edc:	0800bb83 	.word	0x0800bb83
 8009ee0:	0800bb7a 	.word	0x0800bb7a
 8009ee4:	0800bb0f 	.word	0x0800bb0f
 8009ee8:	3ff80000 	.word	0x3ff80000
 8009eec:	0800bc78 	.word	0x0800bc78
 8009ef0:	0800bb87 	.word	0x0800bb87
 8009ef4:	0800bb98 	.word	0x0800bb98
 8009ef8:	9b04      	ldr	r3, [sp, #16]
 8009efa:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
 8009efe:	9b05      	ldr	r3, [sp, #20]
 8009f00:	2b0e      	cmp	r3, #14
 8009f02:	f200 80a2 	bhi.w	800a04a <_dtoa_r+0x43a>
 8009f06:	2c00      	cmp	r4, #0
 8009f08:	f000 809f 	beq.w	800a04a <_dtoa_r+0x43a>
 8009f0c:	9b03      	ldr	r3, [sp, #12]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	dd35      	ble.n	8009f7e <_dtoa_r+0x36e>
 8009f12:	f003 020f 	and.w	r2, r3, #15
 8009f16:	4b96      	ldr	r3, [pc, #600]	; (800a170 <_dtoa_r+0x560>)
 8009f18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f1c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009f20:	9b03      	ldr	r3, [sp, #12]
 8009f22:	05d8      	lsls	r0, r3, #23
 8009f24:	ea4f 1623 	mov.w	r6, r3, asr #4
 8009f28:	d517      	bpl.n	8009f5a <_dtoa_r+0x34a>
 8009f2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009f2e:	4b91      	ldr	r3, [pc, #580]	; (800a174 <_dtoa_r+0x564>)
 8009f30:	2703      	movs	r7, #3
 8009f32:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009f36:	f7f6 fbf9 	bl	800072c <__aeabi_ddiv>
 8009f3a:	4682      	mov	sl, r0
 8009f3c:	468b      	mov	fp, r1
 8009f3e:	f006 060f 	and.w	r6, r6, #15
 8009f42:	4b8c      	ldr	r3, [pc, #560]	; (800a174 <_dtoa_r+0x564>)
 8009f44:	930e      	str	r3, [sp, #56]	; 0x38
 8009f46:	b956      	cbnz	r6, 8009f5e <_dtoa_r+0x34e>
 8009f48:	4622      	mov	r2, r4
 8009f4a:	462b      	mov	r3, r5
 8009f4c:	4650      	mov	r0, sl
 8009f4e:	4659      	mov	r1, fp
 8009f50:	f7f6 fbec 	bl	800072c <__aeabi_ddiv>
 8009f54:	4682      	mov	sl, r0
 8009f56:	468b      	mov	fp, r1
 8009f58:	e02a      	b.n	8009fb0 <_dtoa_r+0x3a0>
 8009f5a:	2702      	movs	r7, #2
 8009f5c:	e7f1      	b.n	8009f42 <_dtoa_r+0x332>
 8009f5e:	07f1      	lsls	r1, r6, #31
 8009f60:	d509      	bpl.n	8009f76 <_dtoa_r+0x366>
 8009f62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f64:	4620      	mov	r0, r4
 8009f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f6a:	4629      	mov	r1, r5
 8009f6c:	f7f6 fab4 	bl	80004d8 <__aeabi_dmul>
 8009f70:	4604      	mov	r4, r0
 8009f72:	460d      	mov	r5, r1
 8009f74:	3701      	adds	r7, #1
 8009f76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f78:	1076      	asrs	r6, r6, #1
 8009f7a:	3308      	adds	r3, #8
 8009f7c:	e7e2      	b.n	8009f44 <_dtoa_r+0x334>
 8009f7e:	f000 809f 	beq.w	800a0c0 <_dtoa_r+0x4b0>
 8009f82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009f86:	9b03      	ldr	r3, [sp, #12]
 8009f88:	2702      	movs	r7, #2
 8009f8a:	425c      	negs	r4, r3
 8009f8c:	4b78      	ldr	r3, [pc, #480]	; (800a170 <_dtoa_r+0x560>)
 8009f8e:	f004 020f 	and.w	r2, r4, #15
 8009f92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9a:	f7f6 fa9d 	bl	80004d8 <__aeabi_dmul>
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	4682      	mov	sl, r0
 8009fa2:	468b      	mov	fp, r1
 8009fa4:	4d73      	ldr	r5, [pc, #460]	; (800a174 <_dtoa_r+0x564>)
 8009fa6:	1124      	asrs	r4, r4, #4
 8009fa8:	2c00      	cmp	r4, #0
 8009faa:	d17e      	bne.n	800a0aa <_dtoa_r+0x49a>
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d1d1      	bne.n	8009f54 <_dtoa_r+0x344>
 8009fb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009fb2:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	f000 8084 	beq.w	800a0c4 <_dtoa_r+0x4b4>
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	4650      	mov	r0, sl
 8009fc0:	4659      	mov	r1, fp
 8009fc2:	4b6d      	ldr	r3, [pc, #436]	; (800a178 <_dtoa_r+0x568>)
 8009fc4:	f7f6 fcfa 	bl	80009bc <__aeabi_dcmplt>
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	d07b      	beq.n	800a0c4 <_dtoa_r+0x4b4>
 8009fcc:	9b05      	ldr	r3, [sp, #20]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d078      	beq.n	800a0c4 <_dtoa_r+0x4b4>
 8009fd2:	9b08      	ldr	r3, [sp, #32]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	dd36      	ble.n	800a046 <_dtoa_r+0x436>
 8009fd8:	9b03      	ldr	r3, [sp, #12]
 8009fda:	4650      	mov	r0, sl
 8009fdc:	4659      	mov	r1, fp
 8009fde:	2200      	movs	r2, #0
 8009fe0:	1e5d      	subs	r5, r3, #1
 8009fe2:	4b66      	ldr	r3, [pc, #408]	; (800a17c <_dtoa_r+0x56c>)
 8009fe4:	f7f6 fa78 	bl	80004d8 <__aeabi_dmul>
 8009fe8:	4682      	mov	sl, r0
 8009fea:	468b      	mov	fp, r1
 8009fec:	9c08      	ldr	r4, [sp, #32]
 8009fee:	3701      	adds	r7, #1
 8009ff0:	4638      	mov	r0, r7
 8009ff2:	f7f6 fa07 	bl	8000404 <__aeabi_i2d>
 8009ff6:	4652      	mov	r2, sl
 8009ff8:	465b      	mov	r3, fp
 8009ffa:	f7f6 fa6d 	bl	80004d8 <__aeabi_dmul>
 8009ffe:	2200      	movs	r2, #0
 800a000:	4b5f      	ldr	r3, [pc, #380]	; (800a180 <_dtoa_r+0x570>)
 800a002:	f7f6 f8b3 	bl	800016c <__adddf3>
 800a006:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a00a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800a00e:	960f      	str	r6, [sp, #60]	; 0x3c
 800a010:	2c00      	cmp	r4, #0
 800a012:	d15a      	bne.n	800a0ca <_dtoa_r+0x4ba>
 800a014:	2200      	movs	r2, #0
 800a016:	4650      	mov	r0, sl
 800a018:	4659      	mov	r1, fp
 800a01a:	4b5a      	ldr	r3, [pc, #360]	; (800a184 <_dtoa_r+0x574>)
 800a01c:	f7f6 f8a4 	bl	8000168 <__aeabi_dsub>
 800a020:	4633      	mov	r3, r6
 800a022:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a024:	4682      	mov	sl, r0
 800a026:	468b      	mov	fp, r1
 800a028:	f7f6 fce6 	bl	80009f8 <__aeabi_dcmpgt>
 800a02c:	2800      	cmp	r0, #0
 800a02e:	f040 8295 	bne.w	800a55c <_dtoa_r+0x94c>
 800a032:	4650      	mov	r0, sl
 800a034:	4659      	mov	r1, fp
 800a036:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a038:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a03c:	f7f6 fcbe 	bl	80009bc <__aeabi_dcmplt>
 800a040:	2800      	cmp	r0, #0
 800a042:	f040 8289 	bne.w	800a558 <_dtoa_r+0x948>
 800a046:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800a04a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	f2c0 814e 	blt.w	800a2ee <_dtoa_r+0x6de>
 800a052:	9a03      	ldr	r2, [sp, #12]
 800a054:	2a0e      	cmp	r2, #14
 800a056:	f300 814a 	bgt.w	800a2ee <_dtoa_r+0x6de>
 800a05a:	4b45      	ldr	r3, [pc, #276]	; (800a170 <_dtoa_r+0x560>)
 800a05c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a060:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a064:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800a068:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	f280 80d7 	bge.w	800a21e <_dtoa_r+0x60e>
 800a070:	9b05      	ldr	r3, [sp, #20]
 800a072:	2b00      	cmp	r3, #0
 800a074:	f300 80d3 	bgt.w	800a21e <_dtoa_r+0x60e>
 800a078:	f040 826d 	bne.w	800a556 <_dtoa_r+0x946>
 800a07c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a080:	2200      	movs	r2, #0
 800a082:	4b40      	ldr	r3, [pc, #256]	; (800a184 <_dtoa_r+0x574>)
 800a084:	f7f6 fa28 	bl	80004d8 <__aeabi_dmul>
 800a088:	4652      	mov	r2, sl
 800a08a:	465b      	mov	r3, fp
 800a08c:	f7f6 fcaa 	bl	80009e4 <__aeabi_dcmpge>
 800a090:	9c05      	ldr	r4, [sp, #20]
 800a092:	4625      	mov	r5, r4
 800a094:	2800      	cmp	r0, #0
 800a096:	f040 8246 	bne.w	800a526 <_dtoa_r+0x916>
 800a09a:	2331      	movs	r3, #49	; 0x31
 800a09c:	9e04      	ldr	r6, [sp, #16]
 800a09e:	f806 3b01 	strb.w	r3, [r6], #1
 800a0a2:	9b03      	ldr	r3, [sp, #12]
 800a0a4:	3301      	adds	r3, #1
 800a0a6:	9303      	str	r3, [sp, #12]
 800a0a8:	e241      	b.n	800a52e <_dtoa_r+0x91e>
 800a0aa:	07e2      	lsls	r2, r4, #31
 800a0ac:	d505      	bpl.n	800a0ba <_dtoa_r+0x4aa>
 800a0ae:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a0b2:	f7f6 fa11 	bl	80004d8 <__aeabi_dmul>
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	3701      	adds	r7, #1
 800a0ba:	1064      	asrs	r4, r4, #1
 800a0bc:	3508      	adds	r5, #8
 800a0be:	e773      	b.n	8009fa8 <_dtoa_r+0x398>
 800a0c0:	2702      	movs	r7, #2
 800a0c2:	e775      	b.n	8009fb0 <_dtoa_r+0x3a0>
 800a0c4:	9d03      	ldr	r5, [sp, #12]
 800a0c6:	9c05      	ldr	r4, [sp, #20]
 800a0c8:	e792      	b.n	8009ff0 <_dtoa_r+0x3e0>
 800a0ca:	9904      	ldr	r1, [sp, #16]
 800a0cc:	4b28      	ldr	r3, [pc, #160]	; (800a170 <_dtoa_r+0x560>)
 800a0ce:	4421      	add	r1, r4
 800a0d0:	9112      	str	r1, [sp, #72]	; 0x48
 800a0d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a0d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a0d8:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 800a0dc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a0e0:	2900      	cmp	r1, #0
 800a0e2:	d053      	beq.n	800a18c <_dtoa_r+0x57c>
 800a0e4:	2000      	movs	r0, #0
 800a0e6:	4928      	ldr	r1, [pc, #160]	; (800a188 <_dtoa_r+0x578>)
 800a0e8:	f7f6 fb20 	bl	800072c <__aeabi_ddiv>
 800a0ec:	4632      	mov	r2, r6
 800a0ee:	463b      	mov	r3, r7
 800a0f0:	f7f6 f83a 	bl	8000168 <__aeabi_dsub>
 800a0f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800a0f8:	9e04      	ldr	r6, [sp, #16]
 800a0fa:	4659      	mov	r1, fp
 800a0fc:	4650      	mov	r0, sl
 800a0fe:	f7f6 fc9b 	bl	8000a38 <__aeabi_d2iz>
 800a102:	4604      	mov	r4, r0
 800a104:	f7f6 f97e 	bl	8000404 <__aeabi_i2d>
 800a108:	4602      	mov	r2, r0
 800a10a:	460b      	mov	r3, r1
 800a10c:	4650      	mov	r0, sl
 800a10e:	4659      	mov	r1, fp
 800a110:	f7f6 f82a 	bl	8000168 <__aeabi_dsub>
 800a114:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a118:	3430      	adds	r4, #48	; 0x30
 800a11a:	f806 4b01 	strb.w	r4, [r6], #1
 800a11e:	4682      	mov	sl, r0
 800a120:	468b      	mov	fp, r1
 800a122:	f7f6 fc4b 	bl	80009bc <__aeabi_dcmplt>
 800a126:	2800      	cmp	r0, #0
 800a128:	d171      	bne.n	800a20e <_dtoa_r+0x5fe>
 800a12a:	4652      	mov	r2, sl
 800a12c:	465b      	mov	r3, fp
 800a12e:	2000      	movs	r0, #0
 800a130:	4911      	ldr	r1, [pc, #68]	; (800a178 <_dtoa_r+0x568>)
 800a132:	f7f6 f819 	bl	8000168 <__aeabi_dsub>
 800a136:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a13a:	f7f6 fc3f 	bl	80009bc <__aeabi_dcmplt>
 800a13e:	2800      	cmp	r0, #0
 800a140:	f040 80b7 	bne.w	800a2b2 <_dtoa_r+0x6a2>
 800a144:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a146:	429e      	cmp	r6, r3
 800a148:	f43f af7d 	beq.w	800a046 <_dtoa_r+0x436>
 800a14c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a150:	2200      	movs	r2, #0
 800a152:	4b0a      	ldr	r3, [pc, #40]	; (800a17c <_dtoa_r+0x56c>)
 800a154:	f7f6 f9c0 	bl	80004d8 <__aeabi_dmul>
 800a158:	2200      	movs	r2, #0
 800a15a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800a15e:	4b07      	ldr	r3, [pc, #28]	; (800a17c <_dtoa_r+0x56c>)
 800a160:	4650      	mov	r0, sl
 800a162:	4659      	mov	r1, fp
 800a164:	f7f6 f9b8 	bl	80004d8 <__aeabi_dmul>
 800a168:	4682      	mov	sl, r0
 800a16a:	468b      	mov	fp, r1
 800a16c:	e7c5      	b.n	800a0fa <_dtoa_r+0x4ea>
 800a16e:	bf00      	nop
 800a170:	0800bc78 	.word	0x0800bc78
 800a174:	0800bc50 	.word	0x0800bc50
 800a178:	3ff00000 	.word	0x3ff00000
 800a17c:	40240000 	.word	0x40240000
 800a180:	401c0000 	.word	0x401c0000
 800a184:	40140000 	.word	0x40140000
 800a188:	3fe00000 	.word	0x3fe00000
 800a18c:	4630      	mov	r0, r6
 800a18e:	4639      	mov	r1, r7
 800a190:	f7f6 f9a2 	bl	80004d8 <__aeabi_dmul>
 800a194:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800a198:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a19a:	9e04      	ldr	r6, [sp, #16]
 800a19c:	4659      	mov	r1, fp
 800a19e:	4650      	mov	r0, sl
 800a1a0:	f7f6 fc4a 	bl	8000a38 <__aeabi_d2iz>
 800a1a4:	4604      	mov	r4, r0
 800a1a6:	f7f6 f92d 	bl	8000404 <__aeabi_i2d>
 800a1aa:	4602      	mov	r2, r0
 800a1ac:	460b      	mov	r3, r1
 800a1ae:	4650      	mov	r0, sl
 800a1b0:	4659      	mov	r1, fp
 800a1b2:	f7f5 ffd9 	bl	8000168 <__aeabi_dsub>
 800a1b6:	3430      	adds	r4, #48	; 0x30
 800a1b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a1ba:	f806 4b01 	strb.w	r4, [r6], #1
 800a1be:	429e      	cmp	r6, r3
 800a1c0:	4682      	mov	sl, r0
 800a1c2:	468b      	mov	fp, r1
 800a1c4:	f04f 0200 	mov.w	r2, #0
 800a1c8:	d123      	bne.n	800a212 <_dtoa_r+0x602>
 800a1ca:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a1ce:	4bb1      	ldr	r3, [pc, #708]	; (800a494 <_dtoa_r+0x884>)
 800a1d0:	f7f5 ffcc 	bl	800016c <__adddf3>
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	4650      	mov	r0, sl
 800a1da:	4659      	mov	r1, fp
 800a1dc:	f7f6 fc0c 	bl	80009f8 <__aeabi_dcmpgt>
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	d166      	bne.n	800a2b2 <_dtoa_r+0x6a2>
 800a1e4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a1e8:	2000      	movs	r0, #0
 800a1ea:	49aa      	ldr	r1, [pc, #680]	; (800a494 <_dtoa_r+0x884>)
 800a1ec:	f7f5 ffbc 	bl	8000168 <__aeabi_dsub>
 800a1f0:	4602      	mov	r2, r0
 800a1f2:	460b      	mov	r3, r1
 800a1f4:	4650      	mov	r0, sl
 800a1f6:	4659      	mov	r1, fp
 800a1f8:	f7f6 fbe0 	bl	80009bc <__aeabi_dcmplt>
 800a1fc:	2800      	cmp	r0, #0
 800a1fe:	f43f af22 	beq.w	800a046 <_dtoa_r+0x436>
 800a202:	463e      	mov	r6, r7
 800a204:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a208:	3f01      	subs	r7, #1
 800a20a:	2b30      	cmp	r3, #48	; 0x30
 800a20c:	d0f9      	beq.n	800a202 <_dtoa_r+0x5f2>
 800a20e:	9503      	str	r5, [sp, #12]
 800a210:	e03e      	b.n	800a290 <_dtoa_r+0x680>
 800a212:	4ba1      	ldr	r3, [pc, #644]	; (800a498 <_dtoa_r+0x888>)
 800a214:	f7f6 f960 	bl	80004d8 <__aeabi_dmul>
 800a218:	4682      	mov	sl, r0
 800a21a:	468b      	mov	fp, r1
 800a21c:	e7be      	b.n	800a19c <_dtoa_r+0x58c>
 800a21e:	4654      	mov	r4, sl
 800a220:	f04f 0a00 	mov.w	sl, #0
 800a224:	465d      	mov	r5, fp
 800a226:	9e04      	ldr	r6, [sp, #16]
 800a228:	f8df b26c 	ldr.w	fp, [pc, #620]	; 800a498 <_dtoa_r+0x888>
 800a22c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a230:	4620      	mov	r0, r4
 800a232:	4629      	mov	r1, r5
 800a234:	f7f6 fa7a 	bl	800072c <__aeabi_ddiv>
 800a238:	f7f6 fbfe 	bl	8000a38 <__aeabi_d2iz>
 800a23c:	4607      	mov	r7, r0
 800a23e:	f7f6 f8e1 	bl	8000404 <__aeabi_i2d>
 800a242:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a246:	f7f6 f947 	bl	80004d8 <__aeabi_dmul>
 800a24a:	4602      	mov	r2, r0
 800a24c:	460b      	mov	r3, r1
 800a24e:	4620      	mov	r0, r4
 800a250:	4629      	mov	r1, r5
 800a252:	f7f5 ff89 	bl	8000168 <__aeabi_dsub>
 800a256:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800a25a:	f806 4b01 	strb.w	r4, [r6], #1
 800a25e:	9c04      	ldr	r4, [sp, #16]
 800a260:	9d05      	ldr	r5, [sp, #20]
 800a262:	1b34      	subs	r4, r6, r4
 800a264:	42a5      	cmp	r5, r4
 800a266:	4602      	mov	r2, r0
 800a268:	460b      	mov	r3, r1
 800a26a:	d133      	bne.n	800a2d4 <_dtoa_r+0x6c4>
 800a26c:	f7f5 ff7e 	bl	800016c <__adddf3>
 800a270:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a274:	4604      	mov	r4, r0
 800a276:	460d      	mov	r5, r1
 800a278:	f7f6 fbbe 	bl	80009f8 <__aeabi_dcmpgt>
 800a27c:	b9c0      	cbnz	r0, 800a2b0 <_dtoa_r+0x6a0>
 800a27e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a282:	4620      	mov	r0, r4
 800a284:	4629      	mov	r1, r5
 800a286:	f7f6 fb8f 	bl	80009a8 <__aeabi_dcmpeq>
 800a28a:	b108      	cbz	r0, 800a290 <_dtoa_r+0x680>
 800a28c:	07fb      	lsls	r3, r7, #31
 800a28e:	d40f      	bmi.n	800a2b0 <_dtoa_r+0x6a0>
 800a290:	4641      	mov	r1, r8
 800a292:	4648      	mov	r0, r9
 800a294:	f000 fabb 	bl	800a80e <_Bfree>
 800a298:	2300      	movs	r3, #0
 800a29a:	7033      	strb	r3, [r6, #0]
 800a29c:	9b03      	ldr	r3, [sp, #12]
 800a29e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a2a0:	3301      	adds	r3, #1
 800a2a2:	6013      	str	r3, [r2, #0]
 800a2a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	f43f ace8 	beq.w	8009c7c <_dtoa_r+0x6c>
 800a2ac:	601e      	str	r6, [r3, #0]
 800a2ae:	e4e5      	b.n	8009c7c <_dtoa_r+0x6c>
 800a2b0:	9d03      	ldr	r5, [sp, #12]
 800a2b2:	4633      	mov	r3, r6
 800a2b4:	461e      	mov	r6, r3
 800a2b6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a2ba:	2a39      	cmp	r2, #57	; 0x39
 800a2bc:	d106      	bne.n	800a2cc <_dtoa_r+0x6bc>
 800a2be:	9a04      	ldr	r2, [sp, #16]
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d1f7      	bne.n	800a2b4 <_dtoa_r+0x6a4>
 800a2c4:	2230      	movs	r2, #48	; 0x30
 800a2c6:	9904      	ldr	r1, [sp, #16]
 800a2c8:	3501      	adds	r5, #1
 800a2ca:	700a      	strb	r2, [r1, #0]
 800a2cc:	781a      	ldrb	r2, [r3, #0]
 800a2ce:	3201      	adds	r2, #1
 800a2d0:	701a      	strb	r2, [r3, #0]
 800a2d2:	e79c      	b.n	800a20e <_dtoa_r+0x5fe>
 800a2d4:	4652      	mov	r2, sl
 800a2d6:	465b      	mov	r3, fp
 800a2d8:	f7f6 f8fe 	bl	80004d8 <__aeabi_dmul>
 800a2dc:	2200      	movs	r2, #0
 800a2de:	2300      	movs	r3, #0
 800a2e0:	4604      	mov	r4, r0
 800a2e2:	460d      	mov	r5, r1
 800a2e4:	f7f6 fb60 	bl	80009a8 <__aeabi_dcmpeq>
 800a2e8:	2800      	cmp	r0, #0
 800a2ea:	d09f      	beq.n	800a22c <_dtoa_r+0x61c>
 800a2ec:	e7d0      	b.n	800a290 <_dtoa_r+0x680>
 800a2ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a2f0:	2a00      	cmp	r2, #0
 800a2f2:	f000 80ca 	beq.w	800a48a <_dtoa_r+0x87a>
 800a2f6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a2f8:	2a01      	cmp	r2, #1
 800a2fa:	f300 80ad 	bgt.w	800a458 <_dtoa_r+0x848>
 800a2fe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a300:	2a00      	cmp	r2, #0
 800a302:	f000 80a5 	beq.w	800a450 <_dtoa_r+0x840>
 800a306:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a30a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a30c:	9e06      	ldr	r6, [sp, #24]
 800a30e:	9a06      	ldr	r2, [sp, #24]
 800a310:	2101      	movs	r1, #1
 800a312:	441a      	add	r2, r3
 800a314:	9206      	str	r2, [sp, #24]
 800a316:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a318:	4648      	mov	r0, r9
 800a31a:	441a      	add	r2, r3
 800a31c:	9209      	str	r2, [sp, #36]	; 0x24
 800a31e:	f000 fb13 	bl	800a948 <__i2b>
 800a322:	4605      	mov	r5, r0
 800a324:	b166      	cbz	r6, 800a340 <_dtoa_r+0x730>
 800a326:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a328:	2b00      	cmp	r3, #0
 800a32a:	dd09      	ble.n	800a340 <_dtoa_r+0x730>
 800a32c:	42b3      	cmp	r3, r6
 800a32e:	bfa8      	it	ge
 800a330:	4633      	movge	r3, r6
 800a332:	9a06      	ldr	r2, [sp, #24]
 800a334:	1af6      	subs	r6, r6, r3
 800a336:	1ad2      	subs	r2, r2, r3
 800a338:	9206      	str	r2, [sp, #24]
 800a33a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a33c:	1ad3      	subs	r3, r2, r3
 800a33e:	9309      	str	r3, [sp, #36]	; 0x24
 800a340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a342:	b1f3      	cbz	r3, 800a382 <_dtoa_r+0x772>
 800a344:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a346:	2b00      	cmp	r3, #0
 800a348:	f000 80a8 	beq.w	800a49c <_dtoa_r+0x88c>
 800a34c:	2c00      	cmp	r4, #0
 800a34e:	dd10      	ble.n	800a372 <_dtoa_r+0x762>
 800a350:	4629      	mov	r1, r5
 800a352:	4622      	mov	r2, r4
 800a354:	4648      	mov	r0, r9
 800a356:	f000 fbb5 	bl	800aac4 <__pow5mult>
 800a35a:	4642      	mov	r2, r8
 800a35c:	4601      	mov	r1, r0
 800a35e:	4605      	mov	r5, r0
 800a360:	4648      	mov	r0, r9
 800a362:	f000 fb07 	bl	800a974 <__multiply>
 800a366:	4607      	mov	r7, r0
 800a368:	4641      	mov	r1, r8
 800a36a:	4648      	mov	r0, r9
 800a36c:	f000 fa4f 	bl	800a80e <_Bfree>
 800a370:	46b8      	mov	r8, r7
 800a372:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a374:	1b1a      	subs	r2, r3, r4
 800a376:	d004      	beq.n	800a382 <_dtoa_r+0x772>
 800a378:	4641      	mov	r1, r8
 800a37a:	4648      	mov	r0, r9
 800a37c:	f000 fba2 	bl	800aac4 <__pow5mult>
 800a380:	4680      	mov	r8, r0
 800a382:	2101      	movs	r1, #1
 800a384:	4648      	mov	r0, r9
 800a386:	f000 fadf 	bl	800a948 <__i2b>
 800a38a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a38c:	4604      	mov	r4, r0
 800a38e:	2b00      	cmp	r3, #0
 800a390:	f340 8086 	ble.w	800a4a0 <_dtoa_r+0x890>
 800a394:	461a      	mov	r2, r3
 800a396:	4601      	mov	r1, r0
 800a398:	4648      	mov	r0, r9
 800a39a:	f000 fb93 	bl	800aac4 <__pow5mult>
 800a39e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a3a0:	4604      	mov	r4, r0
 800a3a2:	2b01      	cmp	r3, #1
 800a3a4:	dd7f      	ble.n	800a4a6 <_dtoa_r+0x896>
 800a3a6:	2700      	movs	r7, #0
 800a3a8:	6923      	ldr	r3, [r4, #16]
 800a3aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a3ae:	6918      	ldr	r0, [r3, #16]
 800a3b0:	f000 fa7c 	bl	800a8ac <__hi0bits>
 800a3b4:	f1c0 0020 	rsb	r0, r0, #32
 800a3b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3ba:	4418      	add	r0, r3
 800a3bc:	f010 001f 	ands.w	r0, r0, #31
 800a3c0:	f000 8098 	beq.w	800a4f4 <_dtoa_r+0x8e4>
 800a3c4:	f1c0 0320 	rsb	r3, r0, #32
 800a3c8:	2b04      	cmp	r3, #4
 800a3ca:	f340 8088 	ble.w	800a4de <_dtoa_r+0x8ce>
 800a3ce:	9b06      	ldr	r3, [sp, #24]
 800a3d0:	f1c0 001c 	rsb	r0, r0, #28
 800a3d4:	4403      	add	r3, r0
 800a3d6:	9306      	str	r3, [sp, #24]
 800a3d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3da:	4406      	add	r6, r0
 800a3dc:	4403      	add	r3, r0
 800a3de:	9309      	str	r3, [sp, #36]	; 0x24
 800a3e0:	9b06      	ldr	r3, [sp, #24]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	dd05      	ble.n	800a3f2 <_dtoa_r+0x7e2>
 800a3e6:	4641      	mov	r1, r8
 800a3e8:	461a      	mov	r2, r3
 800a3ea:	4648      	mov	r0, r9
 800a3ec:	f000 fbaa 	bl	800ab44 <__lshift>
 800a3f0:	4680      	mov	r8, r0
 800a3f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	dd05      	ble.n	800a404 <_dtoa_r+0x7f4>
 800a3f8:	4621      	mov	r1, r4
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	4648      	mov	r0, r9
 800a3fe:	f000 fba1 	bl	800ab44 <__lshift>
 800a402:	4604      	mov	r4, r0
 800a404:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a406:	2b00      	cmp	r3, #0
 800a408:	d076      	beq.n	800a4f8 <_dtoa_r+0x8e8>
 800a40a:	4621      	mov	r1, r4
 800a40c:	4640      	mov	r0, r8
 800a40e:	f000 fc05 	bl	800ac1c <__mcmp>
 800a412:	2800      	cmp	r0, #0
 800a414:	da70      	bge.n	800a4f8 <_dtoa_r+0x8e8>
 800a416:	9b03      	ldr	r3, [sp, #12]
 800a418:	4641      	mov	r1, r8
 800a41a:	3b01      	subs	r3, #1
 800a41c:	9303      	str	r3, [sp, #12]
 800a41e:	220a      	movs	r2, #10
 800a420:	2300      	movs	r3, #0
 800a422:	4648      	mov	r0, r9
 800a424:	f000 f9fc 	bl	800a820 <__multadd>
 800a428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a42a:	4680      	mov	r8, r0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	f000 81a9 	beq.w	800a784 <_dtoa_r+0xb74>
 800a432:	2300      	movs	r3, #0
 800a434:	4629      	mov	r1, r5
 800a436:	220a      	movs	r2, #10
 800a438:	4648      	mov	r0, r9
 800a43a:	f000 f9f1 	bl	800a820 <__multadd>
 800a43e:	9b08      	ldr	r3, [sp, #32]
 800a440:	4605      	mov	r5, r0
 800a442:	2b00      	cmp	r3, #0
 800a444:	f300 8093 	bgt.w	800a56e <_dtoa_r+0x95e>
 800a448:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a44a:	2b02      	cmp	r3, #2
 800a44c:	dc5c      	bgt.n	800a508 <_dtoa_r+0x8f8>
 800a44e:	e08e      	b.n	800a56e <_dtoa_r+0x95e>
 800a450:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a452:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a456:	e758      	b.n	800a30a <_dtoa_r+0x6fa>
 800a458:	9b05      	ldr	r3, [sp, #20]
 800a45a:	1e5c      	subs	r4, r3, #1
 800a45c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a45e:	42a3      	cmp	r3, r4
 800a460:	bfbf      	itttt	lt
 800a462:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a464:	9a10      	ldrlt	r2, [sp, #64]	; 0x40
 800a466:	1ae3      	sublt	r3, r4, r3
 800a468:	18d2      	addlt	r2, r2, r3
 800a46a:	bfa8      	it	ge
 800a46c:	1b1c      	subge	r4, r3, r4
 800a46e:	9b05      	ldr	r3, [sp, #20]
 800a470:	bfbe      	ittt	lt
 800a472:	9210      	strlt	r2, [sp, #64]	; 0x40
 800a474:	940a      	strlt	r4, [sp, #40]	; 0x28
 800a476:	2400      	movlt	r4, #0
 800a478:	2b00      	cmp	r3, #0
 800a47a:	bfb7      	itett	lt
 800a47c:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 800a480:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 800a484:	1a9e      	sublt	r6, r3, r2
 800a486:	2300      	movlt	r3, #0
 800a488:	e741      	b.n	800a30e <_dtoa_r+0x6fe>
 800a48a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a48c:	9e06      	ldr	r6, [sp, #24]
 800a48e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a490:	e748      	b.n	800a324 <_dtoa_r+0x714>
 800a492:	bf00      	nop
 800a494:	3fe00000 	.word	0x3fe00000
 800a498:	40240000 	.word	0x40240000
 800a49c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a49e:	e76b      	b.n	800a378 <_dtoa_r+0x768>
 800a4a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a4a2:	2b01      	cmp	r3, #1
 800a4a4:	dc17      	bgt.n	800a4d6 <_dtoa_r+0x8c6>
 800a4a6:	f1ba 0f00 	cmp.w	sl, #0
 800a4aa:	d114      	bne.n	800a4d6 <_dtoa_r+0x8c6>
 800a4ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a4b0:	b99b      	cbnz	r3, 800a4da <_dtoa_r+0x8ca>
 800a4b2:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800a4b6:	0d3f      	lsrs	r7, r7, #20
 800a4b8:	053f      	lsls	r7, r7, #20
 800a4ba:	b137      	cbz	r7, 800a4ca <_dtoa_r+0x8ba>
 800a4bc:	2701      	movs	r7, #1
 800a4be:	9b06      	ldr	r3, [sp, #24]
 800a4c0:	3301      	adds	r3, #1
 800a4c2:	9306      	str	r3, [sp, #24]
 800a4c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4c6:	3301      	adds	r3, #1
 800a4c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a4ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	f47f af6b 	bne.w	800a3a8 <_dtoa_r+0x798>
 800a4d2:	2001      	movs	r0, #1
 800a4d4:	e770      	b.n	800a3b8 <_dtoa_r+0x7a8>
 800a4d6:	2700      	movs	r7, #0
 800a4d8:	e7f7      	b.n	800a4ca <_dtoa_r+0x8ba>
 800a4da:	4657      	mov	r7, sl
 800a4dc:	e7f5      	b.n	800a4ca <_dtoa_r+0x8ba>
 800a4de:	f43f af7f 	beq.w	800a3e0 <_dtoa_r+0x7d0>
 800a4e2:	9a06      	ldr	r2, [sp, #24]
 800a4e4:	331c      	adds	r3, #28
 800a4e6:	441a      	add	r2, r3
 800a4e8:	9206      	str	r2, [sp, #24]
 800a4ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4ec:	441e      	add	r6, r3
 800a4ee:	441a      	add	r2, r3
 800a4f0:	9209      	str	r2, [sp, #36]	; 0x24
 800a4f2:	e775      	b.n	800a3e0 <_dtoa_r+0x7d0>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	e7f4      	b.n	800a4e2 <_dtoa_r+0x8d2>
 800a4f8:	9b05      	ldr	r3, [sp, #20]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	dc31      	bgt.n	800a562 <_dtoa_r+0x952>
 800a4fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a500:	2b02      	cmp	r3, #2
 800a502:	dd2e      	ble.n	800a562 <_dtoa_r+0x952>
 800a504:	9b05      	ldr	r3, [sp, #20]
 800a506:	9308      	str	r3, [sp, #32]
 800a508:	9b08      	ldr	r3, [sp, #32]
 800a50a:	b963      	cbnz	r3, 800a526 <_dtoa_r+0x916>
 800a50c:	4621      	mov	r1, r4
 800a50e:	2205      	movs	r2, #5
 800a510:	4648      	mov	r0, r9
 800a512:	f000 f985 	bl	800a820 <__multadd>
 800a516:	4601      	mov	r1, r0
 800a518:	4604      	mov	r4, r0
 800a51a:	4640      	mov	r0, r8
 800a51c:	f000 fb7e 	bl	800ac1c <__mcmp>
 800a520:	2800      	cmp	r0, #0
 800a522:	f73f adba 	bgt.w	800a09a <_dtoa_r+0x48a>
 800a526:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a528:	9e04      	ldr	r6, [sp, #16]
 800a52a:	43db      	mvns	r3, r3
 800a52c:	9303      	str	r3, [sp, #12]
 800a52e:	2700      	movs	r7, #0
 800a530:	4621      	mov	r1, r4
 800a532:	4648      	mov	r0, r9
 800a534:	f000 f96b 	bl	800a80e <_Bfree>
 800a538:	2d00      	cmp	r5, #0
 800a53a:	f43f aea9 	beq.w	800a290 <_dtoa_r+0x680>
 800a53e:	b12f      	cbz	r7, 800a54c <_dtoa_r+0x93c>
 800a540:	42af      	cmp	r7, r5
 800a542:	d003      	beq.n	800a54c <_dtoa_r+0x93c>
 800a544:	4639      	mov	r1, r7
 800a546:	4648      	mov	r0, r9
 800a548:	f000 f961 	bl	800a80e <_Bfree>
 800a54c:	4629      	mov	r1, r5
 800a54e:	4648      	mov	r0, r9
 800a550:	f000 f95d 	bl	800a80e <_Bfree>
 800a554:	e69c      	b.n	800a290 <_dtoa_r+0x680>
 800a556:	2400      	movs	r4, #0
 800a558:	4625      	mov	r5, r4
 800a55a:	e7e4      	b.n	800a526 <_dtoa_r+0x916>
 800a55c:	9503      	str	r5, [sp, #12]
 800a55e:	4625      	mov	r5, r4
 800a560:	e59b      	b.n	800a09a <_dtoa_r+0x48a>
 800a562:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a564:	2b00      	cmp	r3, #0
 800a566:	f000 80c4 	beq.w	800a6f2 <_dtoa_r+0xae2>
 800a56a:	9b05      	ldr	r3, [sp, #20]
 800a56c:	9308      	str	r3, [sp, #32]
 800a56e:	2e00      	cmp	r6, #0
 800a570:	dd05      	ble.n	800a57e <_dtoa_r+0x96e>
 800a572:	4629      	mov	r1, r5
 800a574:	4632      	mov	r2, r6
 800a576:	4648      	mov	r0, r9
 800a578:	f000 fae4 	bl	800ab44 <__lshift>
 800a57c:	4605      	mov	r5, r0
 800a57e:	2f00      	cmp	r7, #0
 800a580:	d058      	beq.n	800a634 <_dtoa_r+0xa24>
 800a582:	4648      	mov	r0, r9
 800a584:	6869      	ldr	r1, [r5, #4]
 800a586:	f000 f91d 	bl	800a7c4 <_Balloc>
 800a58a:	4606      	mov	r6, r0
 800a58c:	b920      	cbnz	r0, 800a598 <_dtoa_r+0x988>
 800a58e:	4602      	mov	r2, r0
 800a590:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a594:	4b7f      	ldr	r3, [pc, #508]	; (800a794 <_dtoa_r+0xb84>)
 800a596:	e477      	b.n	8009e88 <_dtoa_r+0x278>
 800a598:	692a      	ldr	r2, [r5, #16]
 800a59a:	f105 010c 	add.w	r1, r5, #12
 800a59e:	3202      	adds	r2, #2
 800a5a0:	0092      	lsls	r2, r2, #2
 800a5a2:	300c      	adds	r0, #12
 800a5a4:	f7ff fa28 	bl	80099f8 <memcpy>
 800a5a8:	2201      	movs	r2, #1
 800a5aa:	4631      	mov	r1, r6
 800a5ac:	4648      	mov	r0, r9
 800a5ae:	f000 fac9 	bl	800ab44 <__lshift>
 800a5b2:	462f      	mov	r7, r5
 800a5b4:	4605      	mov	r5, r0
 800a5b6:	9b04      	ldr	r3, [sp, #16]
 800a5b8:	9a04      	ldr	r2, [sp, #16]
 800a5ba:	3301      	adds	r3, #1
 800a5bc:	9305      	str	r3, [sp, #20]
 800a5be:	9b08      	ldr	r3, [sp, #32]
 800a5c0:	4413      	add	r3, r2
 800a5c2:	930a      	str	r3, [sp, #40]	; 0x28
 800a5c4:	f00a 0301 	and.w	r3, sl, #1
 800a5c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a5ca:	9b05      	ldr	r3, [sp, #20]
 800a5cc:	4621      	mov	r1, r4
 800a5ce:	4640      	mov	r0, r8
 800a5d0:	f103 3bff 	add.w	fp, r3, #4294967295
 800a5d4:	f7ff fa92 	bl	8009afc <quorem>
 800a5d8:	4639      	mov	r1, r7
 800a5da:	9006      	str	r0, [sp, #24]
 800a5dc:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a5e0:	4640      	mov	r0, r8
 800a5e2:	f000 fb1b 	bl	800ac1c <__mcmp>
 800a5e6:	462a      	mov	r2, r5
 800a5e8:	9008      	str	r0, [sp, #32]
 800a5ea:	4621      	mov	r1, r4
 800a5ec:	4648      	mov	r0, r9
 800a5ee:	f000 fb31 	bl	800ac54 <__mdiff>
 800a5f2:	68c2      	ldr	r2, [r0, #12]
 800a5f4:	4606      	mov	r6, r0
 800a5f6:	b9fa      	cbnz	r2, 800a638 <_dtoa_r+0xa28>
 800a5f8:	4601      	mov	r1, r0
 800a5fa:	4640      	mov	r0, r8
 800a5fc:	f000 fb0e 	bl	800ac1c <__mcmp>
 800a600:	4602      	mov	r2, r0
 800a602:	4631      	mov	r1, r6
 800a604:	4648      	mov	r0, r9
 800a606:	920b      	str	r2, [sp, #44]	; 0x2c
 800a608:	f000 f901 	bl	800a80e <_Bfree>
 800a60c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a60e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a610:	9e05      	ldr	r6, [sp, #20]
 800a612:	ea43 0102 	orr.w	r1, r3, r2
 800a616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a618:	4319      	orrs	r1, r3
 800a61a:	d10f      	bne.n	800a63c <_dtoa_r+0xa2c>
 800a61c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a620:	d028      	beq.n	800a674 <_dtoa_r+0xa64>
 800a622:	9b08      	ldr	r3, [sp, #32]
 800a624:	2b00      	cmp	r3, #0
 800a626:	dd02      	ble.n	800a62e <_dtoa_r+0xa1e>
 800a628:	9b06      	ldr	r3, [sp, #24]
 800a62a:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a62e:	f88b a000 	strb.w	sl, [fp]
 800a632:	e77d      	b.n	800a530 <_dtoa_r+0x920>
 800a634:	4628      	mov	r0, r5
 800a636:	e7bc      	b.n	800a5b2 <_dtoa_r+0x9a2>
 800a638:	2201      	movs	r2, #1
 800a63a:	e7e2      	b.n	800a602 <_dtoa_r+0x9f2>
 800a63c:	9b08      	ldr	r3, [sp, #32]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	db04      	blt.n	800a64c <_dtoa_r+0xa3c>
 800a642:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a644:	430b      	orrs	r3, r1
 800a646:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a648:	430b      	orrs	r3, r1
 800a64a:	d120      	bne.n	800a68e <_dtoa_r+0xa7e>
 800a64c:	2a00      	cmp	r2, #0
 800a64e:	ddee      	ble.n	800a62e <_dtoa_r+0xa1e>
 800a650:	4641      	mov	r1, r8
 800a652:	2201      	movs	r2, #1
 800a654:	4648      	mov	r0, r9
 800a656:	f000 fa75 	bl	800ab44 <__lshift>
 800a65a:	4621      	mov	r1, r4
 800a65c:	4680      	mov	r8, r0
 800a65e:	f000 fadd 	bl	800ac1c <__mcmp>
 800a662:	2800      	cmp	r0, #0
 800a664:	dc03      	bgt.n	800a66e <_dtoa_r+0xa5e>
 800a666:	d1e2      	bne.n	800a62e <_dtoa_r+0xa1e>
 800a668:	f01a 0f01 	tst.w	sl, #1
 800a66c:	d0df      	beq.n	800a62e <_dtoa_r+0xa1e>
 800a66e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a672:	d1d9      	bne.n	800a628 <_dtoa_r+0xa18>
 800a674:	2339      	movs	r3, #57	; 0x39
 800a676:	f88b 3000 	strb.w	r3, [fp]
 800a67a:	4633      	mov	r3, r6
 800a67c:	461e      	mov	r6, r3
 800a67e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a682:	3b01      	subs	r3, #1
 800a684:	2a39      	cmp	r2, #57	; 0x39
 800a686:	d06a      	beq.n	800a75e <_dtoa_r+0xb4e>
 800a688:	3201      	adds	r2, #1
 800a68a:	701a      	strb	r2, [r3, #0]
 800a68c:	e750      	b.n	800a530 <_dtoa_r+0x920>
 800a68e:	2a00      	cmp	r2, #0
 800a690:	dd07      	ble.n	800a6a2 <_dtoa_r+0xa92>
 800a692:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a696:	d0ed      	beq.n	800a674 <_dtoa_r+0xa64>
 800a698:	f10a 0301 	add.w	r3, sl, #1
 800a69c:	f88b 3000 	strb.w	r3, [fp]
 800a6a0:	e746      	b.n	800a530 <_dtoa_r+0x920>
 800a6a2:	9b05      	ldr	r3, [sp, #20]
 800a6a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a6a6:	f803 ac01 	strb.w	sl, [r3, #-1]
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	d041      	beq.n	800a732 <_dtoa_r+0xb22>
 800a6ae:	4641      	mov	r1, r8
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	220a      	movs	r2, #10
 800a6b4:	4648      	mov	r0, r9
 800a6b6:	f000 f8b3 	bl	800a820 <__multadd>
 800a6ba:	42af      	cmp	r7, r5
 800a6bc:	4680      	mov	r8, r0
 800a6be:	f04f 0300 	mov.w	r3, #0
 800a6c2:	f04f 020a 	mov.w	r2, #10
 800a6c6:	4639      	mov	r1, r7
 800a6c8:	4648      	mov	r0, r9
 800a6ca:	d107      	bne.n	800a6dc <_dtoa_r+0xacc>
 800a6cc:	f000 f8a8 	bl	800a820 <__multadd>
 800a6d0:	4607      	mov	r7, r0
 800a6d2:	4605      	mov	r5, r0
 800a6d4:	9b05      	ldr	r3, [sp, #20]
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	9305      	str	r3, [sp, #20]
 800a6da:	e776      	b.n	800a5ca <_dtoa_r+0x9ba>
 800a6dc:	f000 f8a0 	bl	800a820 <__multadd>
 800a6e0:	4629      	mov	r1, r5
 800a6e2:	4607      	mov	r7, r0
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	220a      	movs	r2, #10
 800a6e8:	4648      	mov	r0, r9
 800a6ea:	f000 f899 	bl	800a820 <__multadd>
 800a6ee:	4605      	mov	r5, r0
 800a6f0:	e7f0      	b.n	800a6d4 <_dtoa_r+0xac4>
 800a6f2:	9b05      	ldr	r3, [sp, #20]
 800a6f4:	9308      	str	r3, [sp, #32]
 800a6f6:	9e04      	ldr	r6, [sp, #16]
 800a6f8:	4621      	mov	r1, r4
 800a6fa:	4640      	mov	r0, r8
 800a6fc:	f7ff f9fe 	bl	8009afc <quorem>
 800a700:	9b04      	ldr	r3, [sp, #16]
 800a702:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a706:	f806 ab01 	strb.w	sl, [r6], #1
 800a70a:	1af2      	subs	r2, r6, r3
 800a70c:	9b08      	ldr	r3, [sp, #32]
 800a70e:	4293      	cmp	r3, r2
 800a710:	dd07      	ble.n	800a722 <_dtoa_r+0xb12>
 800a712:	4641      	mov	r1, r8
 800a714:	2300      	movs	r3, #0
 800a716:	220a      	movs	r2, #10
 800a718:	4648      	mov	r0, r9
 800a71a:	f000 f881 	bl	800a820 <__multadd>
 800a71e:	4680      	mov	r8, r0
 800a720:	e7ea      	b.n	800a6f8 <_dtoa_r+0xae8>
 800a722:	9b08      	ldr	r3, [sp, #32]
 800a724:	2700      	movs	r7, #0
 800a726:	2b00      	cmp	r3, #0
 800a728:	bfcc      	ite	gt
 800a72a:	461e      	movgt	r6, r3
 800a72c:	2601      	movle	r6, #1
 800a72e:	9b04      	ldr	r3, [sp, #16]
 800a730:	441e      	add	r6, r3
 800a732:	4641      	mov	r1, r8
 800a734:	2201      	movs	r2, #1
 800a736:	4648      	mov	r0, r9
 800a738:	f000 fa04 	bl	800ab44 <__lshift>
 800a73c:	4621      	mov	r1, r4
 800a73e:	4680      	mov	r8, r0
 800a740:	f000 fa6c 	bl	800ac1c <__mcmp>
 800a744:	2800      	cmp	r0, #0
 800a746:	dc98      	bgt.n	800a67a <_dtoa_r+0xa6a>
 800a748:	d102      	bne.n	800a750 <_dtoa_r+0xb40>
 800a74a:	f01a 0f01 	tst.w	sl, #1
 800a74e:	d194      	bne.n	800a67a <_dtoa_r+0xa6a>
 800a750:	4633      	mov	r3, r6
 800a752:	461e      	mov	r6, r3
 800a754:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a758:	2a30      	cmp	r2, #48	; 0x30
 800a75a:	d0fa      	beq.n	800a752 <_dtoa_r+0xb42>
 800a75c:	e6e8      	b.n	800a530 <_dtoa_r+0x920>
 800a75e:	9a04      	ldr	r2, [sp, #16]
 800a760:	429a      	cmp	r2, r3
 800a762:	d18b      	bne.n	800a67c <_dtoa_r+0xa6c>
 800a764:	9b03      	ldr	r3, [sp, #12]
 800a766:	3301      	adds	r3, #1
 800a768:	9303      	str	r3, [sp, #12]
 800a76a:	2331      	movs	r3, #49	; 0x31
 800a76c:	7013      	strb	r3, [r2, #0]
 800a76e:	e6df      	b.n	800a530 <_dtoa_r+0x920>
 800a770:	4b09      	ldr	r3, [pc, #36]	; (800a798 <_dtoa_r+0xb88>)
 800a772:	f7ff baa0 	b.w	8009cb6 <_dtoa_r+0xa6>
 800a776:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a778:	2b00      	cmp	r3, #0
 800a77a:	f47f aa83 	bne.w	8009c84 <_dtoa_r+0x74>
 800a77e:	4b07      	ldr	r3, [pc, #28]	; (800a79c <_dtoa_r+0xb8c>)
 800a780:	f7ff ba99 	b.w	8009cb6 <_dtoa_r+0xa6>
 800a784:	9b08      	ldr	r3, [sp, #32]
 800a786:	2b00      	cmp	r3, #0
 800a788:	dcb5      	bgt.n	800a6f6 <_dtoa_r+0xae6>
 800a78a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a78c:	2b02      	cmp	r3, #2
 800a78e:	f73f aebb 	bgt.w	800a508 <_dtoa_r+0x8f8>
 800a792:	e7b0      	b.n	800a6f6 <_dtoa_r+0xae6>
 800a794:	0800bb87 	.word	0x0800bb87
 800a798:	0800bb0e 	.word	0x0800bb0e
 800a79c:	0800bb7a 	.word	0x0800bb7a

0800a7a0 <__ascii_mbtowc>:
 800a7a0:	b082      	sub	sp, #8
 800a7a2:	b901      	cbnz	r1, 800a7a6 <__ascii_mbtowc+0x6>
 800a7a4:	a901      	add	r1, sp, #4
 800a7a6:	b142      	cbz	r2, 800a7ba <__ascii_mbtowc+0x1a>
 800a7a8:	b14b      	cbz	r3, 800a7be <__ascii_mbtowc+0x1e>
 800a7aa:	7813      	ldrb	r3, [r2, #0]
 800a7ac:	600b      	str	r3, [r1, #0]
 800a7ae:	7812      	ldrb	r2, [r2, #0]
 800a7b0:	1e10      	subs	r0, r2, #0
 800a7b2:	bf18      	it	ne
 800a7b4:	2001      	movne	r0, #1
 800a7b6:	b002      	add	sp, #8
 800a7b8:	4770      	bx	lr
 800a7ba:	4610      	mov	r0, r2
 800a7bc:	e7fb      	b.n	800a7b6 <__ascii_mbtowc+0x16>
 800a7be:	f06f 0001 	mvn.w	r0, #1
 800a7c2:	e7f8      	b.n	800a7b6 <__ascii_mbtowc+0x16>

0800a7c4 <_Balloc>:
 800a7c4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800a7c6:	b570      	push	{r4, r5, r6, lr}
 800a7c8:	4605      	mov	r5, r0
 800a7ca:	460c      	mov	r4, r1
 800a7cc:	b17b      	cbz	r3, 800a7ee <_Balloc+0x2a>
 800a7ce:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800a7d0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a7d4:	b9a0      	cbnz	r0, 800a800 <_Balloc+0x3c>
 800a7d6:	2101      	movs	r1, #1
 800a7d8:	fa01 f604 	lsl.w	r6, r1, r4
 800a7dc:	1d72      	adds	r2, r6, #5
 800a7de:	4628      	mov	r0, r5
 800a7e0:	0092      	lsls	r2, r2, #2
 800a7e2:	f000 fd83 	bl	800b2ec <_calloc_r>
 800a7e6:	b148      	cbz	r0, 800a7fc <_Balloc+0x38>
 800a7e8:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800a7ec:	e00b      	b.n	800a806 <_Balloc+0x42>
 800a7ee:	2221      	movs	r2, #33	; 0x21
 800a7f0:	2104      	movs	r1, #4
 800a7f2:	f000 fd7b 	bl	800b2ec <_calloc_r>
 800a7f6:	6468      	str	r0, [r5, #68]	; 0x44
 800a7f8:	2800      	cmp	r0, #0
 800a7fa:	d1e8      	bne.n	800a7ce <_Balloc+0xa>
 800a7fc:	2000      	movs	r0, #0
 800a7fe:	bd70      	pop	{r4, r5, r6, pc}
 800a800:	6802      	ldr	r2, [r0, #0]
 800a802:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800a806:	2300      	movs	r3, #0
 800a808:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a80c:	e7f7      	b.n	800a7fe <_Balloc+0x3a>

0800a80e <_Bfree>:
 800a80e:	b131      	cbz	r1, 800a81e <_Bfree+0x10>
 800a810:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800a812:	684a      	ldr	r2, [r1, #4]
 800a814:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a818:	6008      	str	r0, [r1, #0]
 800a81a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a81e:	4770      	bx	lr

0800a820 <__multadd>:
 800a820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a824:	4607      	mov	r7, r0
 800a826:	460c      	mov	r4, r1
 800a828:	461e      	mov	r6, r3
 800a82a:	2000      	movs	r0, #0
 800a82c:	690d      	ldr	r5, [r1, #16]
 800a82e:	f101 0c14 	add.w	ip, r1, #20
 800a832:	f8dc 3000 	ldr.w	r3, [ip]
 800a836:	3001      	adds	r0, #1
 800a838:	b299      	uxth	r1, r3
 800a83a:	fb02 6101 	mla	r1, r2, r1, r6
 800a83e:	0c1e      	lsrs	r6, r3, #16
 800a840:	0c0b      	lsrs	r3, r1, #16
 800a842:	fb02 3306 	mla	r3, r2, r6, r3
 800a846:	b289      	uxth	r1, r1
 800a848:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a84c:	4285      	cmp	r5, r0
 800a84e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a852:	f84c 1b04 	str.w	r1, [ip], #4
 800a856:	dcec      	bgt.n	800a832 <__multadd+0x12>
 800a858:	b30e      	cbz	r6, 800a89e <__multadd+0x7e>
 800a85a:	68a3      	ldr	r3, [r4, #8]
 800a85c:	42ab      	cmp	r3, r5
 800a85e:	dc19      	bgt.n	800a894 <__multadd+0x74>
 800a860:	6861      	ldr	r1, [r4, #4]
 800a862:	4638      	mov	r0, r7
 800a864:	3101      	adds	r1, #1
 800a866:	f7ff ffad 	bl	800a7c4 <_Balloc>
 800a86a:	4680      	mov	r8, r0
 800a86c:	b928      	cbnz	r0, 800a87a <__multadd+0x5a>
 800a86e:	4602      	mov	r2, r0
 800a870:	21ba      	movs	r1, #186	; 0xba
 800a872:	4b0c      	ldr	r3, [pc, #48]	; (800a8a4 <__multadd+0x84>)
 800a874:	480c      	ldr	r0, [pc, #48]	; (800a8a8 <__multadd+0x88>)
 800a876:	f000 fd1b 	bl	800b2b0 <__assert_func>
 800a87a:	6922      	ldr	r2, [r4, #16]
 800a87c:	f104 010c 	add.w	r1, r4, #12
 800a880:	3202      	adds	r2, #2
 800a882:	0092      	lsls	r2, r2, #2
 800a884:	300c      	adds	r0, #12
 800a886:	f7ff f8b7 	bl	80099f8 <memcpy>
 800a88a:	4621      	mov	r1, r4
 800a88c:	4638      	mov	r0, r7
 800a88e:	f7ff ffbe 	bl	800a80e <_Bfree>
 800a892:	4644      	mov	r4, r8
 800a894:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a898:	3501      	adds	r5, #1
 800a89a:	615e      	str	r6, [r3, #20]
 800a89c:	6125      	str	r5, [r4, #16]
 800a89e:	4620      	mov	r0, r4
 800a8a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8a4:	0800bb87 	.word	0x0800bb87
 800a8a8:	0800bbf0 	.word	0x0800bbf0

0800a8ac <__hi0bits>:
 800a8ac:	0c02      	lsrs	r2, r0, #16
 800a8ae:	0412      	lsls	r2, r2, #16
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	b9ca      	cbnz	r2, 800a8e8 <__hi0bits+0x3c>
 800a8b4:	0403      	lsls	r3, r0, #16
 800a8b6:	2010      	movs	r0, #16
 800a8b8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a8bc:	bf04      	itt	eq
 800a8be:	021b      	lsleq	r3, r3, #8
 800a8c0:	3008      	addeq	r0, #8
 800a8c2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a8c6:	bf04      	itt	eq
 800a8c8:	011b      	lsleq	r3, r3, #4
 800a8ca:	3004      	addeq	r0, #4
 800a8cc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a8d0:	bf04      	itt	eq
 800a8d2:	009b      	lsleq	r3, r3, #2
 800a8d4:	3002      	addeq	r0, #2
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	db05      	blt.n	800a8e6 <__hi0bits+0x3a>
 800a8da:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a8de:	f100 0001 	add.w	r0, r0, #1
 800a8e2:	bf08      	it	eq
 800a8e4:	2020      	moveq	r0, #32
 800a8e6:	4770      	bx	lr
 800a8e8:	2000      	movs	r0, #0
 800a8ea:	e7e5      	b.n	800a8b8 <__hi0bits+0xc>

0800a8ec <__lo0bits>:
 800a8ec:	6803      	ldr	r3, [r0, #0]
 800a8ee:	4602      	mov	r2, r0
 800a8f0:	f013 0007 	ands.w	r0, r3, #7
 800a8f4:	d00b      	beq.n	800a90e <__lo0bits+0x22>
 800a8f6:	07d9      	lsls	r1, r3, #31
 800a8f8:	d421      	bmi.n	800a93e <__lo0bits+0x52>
 800a8fa:	0798      	lsls	r0, r3, #30
 800a8fc:	bf49      	itett	mi
 800a8fe:	085b      	lsrmi	r3, r3, #1
 800a900:	089b      	lsrpl	r3, r3, #2
 800a902:	2001      	movmi	r0, #1
 800a904:	6013      	strmi	r3, [r2, #0]
 800a906:	bf5c      	itt	pl
 800a908:	2002      	movpl	r0, #2
 800a90a:	6013      	strpl	r3, [r2, #0]
 800a90c:	4770      	bx	lr
 800a90e:	b299      	uxth	r1, r3
 800a910:	b909      	cbnz	r1, 800a916 <__lo0bits+0x2a>
 800a912:	2010      	movs	r0, #16
 800a914:	0c1b      	lsrs	r3, r3, #16
 800a916:	b2d9      	uxtb	r1, r3
 800a918:	b909      	cbnz	r1, 800a91e <__lo0bits+0x32>
 800a91a:	3008      	adds	r0, #8
 800a91c:	0a1b      	lsrs	r3, r3, #8
 800a91e:	0719      	lsls	r1, r3, #28
 800a920:	bf04      	itt	eq
 800a922:	091b      	lsreq	r3, r3, #4
 800a924:	3004      	addeq	r0, #4
 800a926:	0799      	lsls	r1, r3, #30
 800a928:	bf04      	itt	eq
 800a92a:	089b      	lsreq	r3, r3, #2
 800a92c:	3002      	addeq	r0, #2
 800a92e:	07d9      	lsls	r1, r3, #31
 800a930:	d403      	bmi.n	800a93a <__lo0bits+0x4e>
 800a932:	085b      	lsrs	r3, r3, #1
 800a934:	f100 0001 	add.w	r0, r0, #1
 800a938:	d003      	beq.n	800a942 <__lo0bits+0x56>
 800a93a:	6013      	str	r3, [r2, #0]
 800a93c:	4770      	bx	lr
 800a93e:	2000      	movs	r0, #0
 800a940:	4770      	bx	lr
 800a942:	2020      	movs	r0, #32
 800a944:	4770      	bx	lr
	...

0800a948 <__i2b>:
 800a948:	b510      	push	{r4, lr}
 800a94a:	460c      	mov	r4, r1
 800a94c:	2101      	movs	r1, #1
 800a94e:	f7ff ff39 	bl	800a7c4 <_Balloc>
 800a952:	4602      	mov	r2, r0
 800a954:	b928      	cbnz	r0, 800a962 <__i2b+0x1a>
 800a956:	f240 1145 	movw	r1, #325	; 0x145
 800a95a:	4b04      	ldr	r3, [pc, #16]	; (800a96c <__i2b+0x24>)
 800a95c:	4804      	ldr	r0, [pc, #16]	; (800a970 <__i2b+0x28>)
 800a95e:	f000 fca7 	bl	800b2b0 <__assert_func>
 800a962:	2301      	movs	r3, #1
 800a964:	6144      	str	r4, [r0, #20]
 800a966:	6103      	str	r3, [r0, #16]
 800a968:	bd10      	pop	{r4, pc}
 800a96a:	bf00      	nop
 800a96c:	0800bb87 	.word	0x0800bb87
 800a970:	0800bbf0 	.word	0x0800bbf0

0800a974 <__multiply>:
 800a974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a978:	4691      	mov	r9, r2
 800a97a:	690a      	ldr	r2, [r1, #16]
 800a97c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a980:	460c      	mov	r4, r1
 800a982:	429a      	cmp	r2, r3
 800a984:	bfbe      	ittt	lt
 800a986:	460b      	movlt	r3, r1
 800a988:	464c      	movlt	r4, r9
 800a98a:	4699      	movlt	r9, r3
 800a98c:	6927      	ldr	r7, [r4, #16]
 800a98e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a992:	68a3      	ldr	r3, [r4, #8]
 800a994:	6861      	ldr	r1, [r4, #4]
 800a996:	eb07 060a 	add.w	r6, r7, sl
 800a99a:	42b3      	cmp	r3, r6
 800a99c:	b085      	sub	sp, #20
 800a99e:	bfb8      	it	lt
 800a9a0:	3101      	addlt	r1, #1
 800a9a2:	f7ff ff0f 	bl	800a7c4 <_Balloc>
 800a9a6:	b930      	cbnz	r0, 800a9b6 <__multiply+0x42>
 800a9a8:	4602      	mov	r2, r0
 800a9aa:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a9ae:	4b43      	ldr	r3, [pc, #268]	; (800aabc <__multiply+0x148>)
 800a9b0:	4843      	ldr	r0, [pc, #268]	; (800aac0 <__multiply+0x14c>)
 800a9b2:	f000 fc7d 	bl	800b2b0 <__assert_func>
 800a9b6:	f100 0514 	add.w	r5, r0, #20
 800a9ba:	462b      	mov	r3, r5
 800a9bc:	2200      	movs	r2, #0
 800a9be:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a9c2:	4543      	cmp	r3, r8
 800a9c4:	d321      	bcc.n	800aa0a <__multiply+0x96>
 800a9c6:	f104 0314 	add.w	r3, r4, #20
 800a9ca:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a9ce:	f109 0314 	add.w	r3, r9, #20
 800a9d2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a9d6:	9202      	str	r2, [sp, #8]
 800a9d8:	1b3a      	subs	r2, r7, r4
 800a9da:	3a15      	subs	r2, #21
 800a9dc:	f022 0203 	bic.w	r2, r2, #3
 800a9e0:	3204      	adds	r2, #4
 800a9e2:	f104 0115 	add.w	r1, r4, #21
 800a9e6:	428f      	cmp	r7, r1
 800a9e8:	bf38      	it	cc
 800a9ea:	2204      	movcc	r2, #4
 800a9ec:	9201      	str	r2, [sp, #4]
 800a9ee:	9a02      	ldr	r2, [sp, #8]
 800a9f0:	9303      	str	r3, [sp, #12]
 800a9f2:	429a      	cmp	r2, r3
 800a9f4:	d80c      	bhi.n	800aa10 <__multiply+0x9c>
 800a9f6:	2e00      	cmp	r6, #0
 800a9f8:	dd03      	ble.n	800aa02 <__multiply+0x8e>
 800a9fa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d05a      	beq.n	800aab8 <__multiply+0x144>
 800aa02:	6106      	str	r6, [r0, #16]
 800aa04:	b005      	add	sp, #20
 800aa06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa0a:	f843 2b04 	str.w	r2, [r3], #4
 800aa0e:	e7d8      	b.n	800a9c2 <__multiply+0x4e>
 800aa10:	f8b3 a000 	ldrh.w	sl, [r3]
 800aa14:	f1ba 0f00 	cmp.w	sl, #0
 800aa18:	d023      	beq.n	800aa62 <__multiply+0xee>
 800aa1a:	46a9      	mov	r9, r5
 800aa1c:	f04f 0c00 	mov.w	ip, #0
 800aa20:	f104 0e14 	add.w	lr, r4, #20
 800aa24:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aa28:	f8d9 1000 	ldr.w	r1, [r9]
 800aa2c:	fa1f fb82 	uxth.w	fp, r2
 800aa30:	b289      	uxth	r1, r1
 800aa32:	fb0a 110b 	mla	r1, sl, fp, r1
 800aa36:	4461      	add	r1, ip
 800aa38:	f8d9 c000 	ldr.w	ip, [r9]
 800aa3c:	0c12      	lsrs	r2, r2, #16
 800aa3e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800aa42:	fb0a c202 	mla	r2, sl, r2, ip
 800aa46:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aa4a:	b289      	uxth	r1, r1
 800aa4c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aa50:	4577      	cmp	r7, lr
 800aa52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa56:	f849 1b04 	str.w	r1, [r9], #4
 800aa5a:	d8e3      	bhi.n	800aa24 <__multiply+0xb0>
 800aa5c:	9a01      	ldr	r2, [sp, #4]
 800aa5e:	f845 c002 	str.w	ip, [r5, r2]
 800aa62:	9a03      	ldr	r2, [sp, #12]
 800aa64:	3304      	adds	r3, #4
 800aa66:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800aa6a:	f1b9 0f00 	cmp.w	r9, #0
 800aa6e:	d021      	beq.n	800aab4 <__multiply+0x140>
 800aa70:	46ae      	mov	lr, r5
 800aa72:	f04f 0a00 	mov.w	sl, #0
 800aa76:	6829      	ldr	r1, [r5, #0]
 800aa78:	f104 0c14 	add.w	ip, r4, #20
 800aa7c:	f8bc b000 	ldrh.w	fp, [ip]
 800aa80:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800aa84:	b289      	uxth	r1, r1
 800aa86:	fb09 220b 	mla	r2, r9, fp, r2
 800aa8a:	4452      	add	r2, sl
 800aa8c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aa90:	f84e 1b04 	str.w	r1, [lr], #4
 800aa94:	f85c 1b04 	ldr.w	r1, [ip], #4
 800aa98:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aa9c:	f8be 1000 	ldrh.w	r1, [lr]
 800aaa0:	4567      	cmp	r7, ip
 800aaa2:	fb09 110a 	mla	r1, r9, sl, r1
 800aaa6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800aaaa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aaae:	d8e5      	bhi.n	800aa7c <__multiply+0x108>
 800aab0:	9a01      	ldr	r2, [sp, #4]
 800aab2:	50a9      	str	r1, [r5, r2]
 800aab4:	3504      	adds	r5, #4
 800aab6:	e79a      	b.n	800a9ee <__multiply+0x7a>
 800aab8:	3e01      	subs	r6, #1
 800aaba:	e79c      	b.n	800a9f6 <__multiply+0x82>
 800aabc:	0800bb87 	.word	0x0800bb87
 800aac0:	0800bbf0 	.word	0x0800bbf0

0800aac4 <__pow5mult>:
 800aac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aac8:	4615      	mov	r5, r2
 800aaca:	f012 0203 	ands.w	r2, r2, #3
 800aace:	4606      	mov	r6, r0
 800aad0:	460f      	mov	r7, r1
 800aad2:	d007      	beq.n	800aae4 <__pow5mult+0x20>
 800aad4:	4c1a      	ldr	r4, [pc, #104]	; (800ab40 <__pow5mult+0x7c>)
 800aad6:	3a01      	subs	r2, #1
 800aad8:	2300      	movs	r3, #0
 800aada:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aade:	f7ff fe9f 	bl	800a820 <__multadd>
 800aae2:	4607      	mov	r7, r0
 800aae4:	10ad      	asrs	r5, r5, #2
 800aae6:	d027      	beq.n	800ab38 <__pow5mult+0x74>
 800aae8:	6c34      	ldr	r4, [r6, #64]	; 0x40
 800aaea:	b944      	cbnz	r4, 800aafe <__pow5mult+0x3a>
 800aaec:	f240 2171 	movw	r1, #625	; 0x271
 800aaf0:	4630      	mov	r0, r6
 800aaf2:	f7ff ff29 	bl	800a948 <__i2b>
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	4604      	mov	r4, r0
 800aafa:	6430      	str	r0, [r6, #64]	; 0x40
 800aafc:	6003      	str	r3, [r0, #0]
 800aafe:	f04f 0900 	mov.w	r9, #0
 800ab02:	07eb      	lsls	r3, r5, #31
 800ab04:	d50a      	bpl.n	800ab1c <__pow5mult+0x58>
 800ab06:	4639      	mov	r1, r7
 800ab08:	4622      	mov	r2, r4
 800ab0a:	4630      	mov	r0, r6
 800ab0c:	f7ff ff32 	bl	800a974 <__multiply>
 800ab10:	4680      	mov	r8, r0
 800ab12:	4639      	mov	r1, r7
 800ab14:	4630      	mov	r0, r6
 800ab16:	f7ff fe7a 	bl	800a80e <_Bfree>
 800ab1a:	4647      	mov	r7, r8
 800ab1c:	106d      	asrs	r5, r5, #1
 800ab1e:	d00b      	beq.n	800ab38 <__pow5mult+0x74>
 800ab20:	6820      	ldr	r0, [r4, #0]
 800ab22:	b938      	cbnz	r0, 800ab34 <__pow5mult+0x70>
 800ab24:	4622      	mov	r2, r4
 800ab26:	4621      	mov	r1, r4
 800ab28:	4630      	mov	r0, r6
 800ab2a:	f7ff ff23 	bl	800a974 <__multiply>
 800ab2e:	6020      	str	r0, [r4, #0]
 800ab30:	f8c0 9000 	str.w	r9, [r0]
 800ab34:	4604      	mov	r4, r0
 800ab36:	e7e4      	b.n	800ab02 <__pow5mult+0x3e>
 800ab38:	4638      	mov	r0, r7
 800ab3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab3e:	bf00      	nop
 800ab40:	0800bd40 	.word	0x0800bd40

0800ab44 <__lshift>:
 800ab44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab48:	460c      	mov	r4, r1
 800ab4a:	4607      	mov	r7, r0
 800ab4c:	4691      	mov	r9, r2
 800ab4e:	6923      	ldr	r3, [r4, #16]
 800ab50:	6849      	ldr	r1, [r1, #4]
 800ab52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab56:	68a3      	ldr	r3, [r4, #8]
 800ab58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab5c:	f108 0601 	add.w	r6, r8, #1
 800ab60:	42b3      	cmp	r3, r6
 800ab62:	db0b      	blt.n	800ab7c <__lshift+0x38>
 800ab64:	4638      	mov	r0, r7
 800ab66:	f7ff fe2d 	bl	800a7c4 <_Balloc>
 800ab6a:	4605      	mov	r5, r0
 800ab6c:	b948      	cbnz	r0, 800ab82 <__lshift+0x3e>
 800ab6e:	4602      	mov	r2, r0
 800ab70:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ab74:	4b27      	ldr	r3, [pc, #156]	; (800ac14 <__lshift+0xd0>)
 800ab76:	4828      	ldr	r0, [pc, #160]	; (800ac18 <__lshift+0xd4>)
 800ab78:	f000 fb9a 	bl	800b2b0 <__assert_func>
 800ab7c:	3101      	adds	r1, #1
 800ab7e:	005b      	lsls	r3, r3, #1
 800ab80:	e7ee      	b.n	800ab60 <__lshift+0x1c>
 800ab82:	2300      	movs	r3, #0
 800ab84:	f100 0114 	add.w	r1, r0, #20
 800ab88:	f100 0210 	add.w	r2, r0, #16
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	4553      	cmp	r3, sl
 800ab90:	db33      	blt.n	800abfa <__lshift+0xb6>
 800ab92:	6920      	ldr	r0, [r4, #16]
 800ab94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ab98:	f104 0314 	add.w	r3, r4, #20
 800ab9c:	f019 091f 	ands.w	r9, r9, #31
 800aba0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aba4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aba8:	d02b      	beq.n	800ac02 <__lshift+0xbe>
 800abaa:	468a      	mov	sl, r1
 800abac:	2200      	movs	r2, #0
 800abae:	f1c9 0e20 	rsb	lr, r9, #32
 800abb2:	6818      	ldr	r0, [r3, #0]
 800abb4:	fa00 f009 	lsl.w	r0, r0, r9
 800abb8:	4310      	orrs	r0, r2
 800abba:	f84a 0b04 	str.w	r0, [sl], #4
 800abbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800abc2:	459c      	cmp	ip, r3
 800abc4:	fa22 f20e 	lsr.w	r2, r2, lr
 800abc8:	d8f3      	bhi.n	800abb2 <__lshift+0x6e>
 800abca:	ebac 0304 	sub.w	r3, ip, r4
 800abce:	3b15      	subs	r3, #21
 800abd0:	f023 0303 	bic.w	r3, r3, #3
 800abd4:	3304      	adds	r3, #4
 800abd6:	f104 0015 	add.w	r0, r4, #21
 800abda:	4584      	cmp	ip, r0
 800abdc:	bf38      	it	cc
 800abde:	2304      	movcc	r3, #4
 800abe0:	50ca      	str	r2, [r1, r3]
 800abe2:	b10a      	cbz	r2, 800abe8 <__lshift+0xa4>
 800abe4:	f108 0602 	add.w	r6, r8, #2
 800abe8:	3e01      	subs	r6, #1
 800abea:	4638      	mov	r0, r7
 800abec:	4621      	mov	r1, r4
 800abee:	612e      	str	r6, [r5, #16]
 800abf0:	f7ff fe0d 	bl	800a80e <_Bfree>
 800abf4:	4628      	mov	r0, r5
 800abf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abfa:	f842 0f04 	str.w	r0, [r2, #4]!
 800abfe:	3301      	adds	r3, #1
 800ac00:	e7c5      	b.n	800ab8e <__lshift+0x4a>
 800ac02:	3904      	subs	r1, #4
 800ac04:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac08:	459c      	cmp	ip, r3
 800ac0a:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac0e:	d8f9      	bhi.n	800ac04 <__lshift+0xc0>
 800ac10:	e7ea      	b.n	800abe8 <__lshift+0xa4>
 800ac12:	bf00      	nop
 800ac14:	0800bb87 	.word	0x0800bb87
 800ac18:	0800bbf0 	.word	0x0800bbf0

0800ac1c <__mcmp>:
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	690a      	ldr	r2, [r1, #16]
 800ac20:	6900      	ldr	r0, [r0, #16]
 800ac22:	b530      	push	{r4, r5, lr}
 800ac24:	1a80      	subs	r0, r0, r2
 800ac26:	d10d      	bne.n	800ac44 <__mcmp+0x28>
 800ac28:	3314      	adds	r3, #20
 800ac2a:	3114      	adds	r1, #20
 800ac2c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ac30:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ac34:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ac38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ac3c:	4295      	cmp	r5, r2
 800ac3e:	d002      	beq.n	800ac46 <__mcmp+0x2a>
 800ac40:	d304      	bcc.n	800ac4c <__mcmp+0x30>
 800ac42:	2001      	movs	r0, #1
 800ac44:	bd30      	pop	{r4, r5, pc}
 800ac46:	42a3      	cmp	r3, r4
 800ac48:	d3f4      	bcc.n	800ac34 <__mcmp+0x18>
 800ac4a:	e7fb      	b.n	800ac44 <__mcmp+0x28>
 800ac4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac50:	e7f8      	b.n	800ac44 <__mcmp+0x28>
	...

0800ac54 <__mdiff>:
 800ac54:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac58:	460d      	mov	r5, r1
 800ac5a:	4607      	mov	r7, r0
 800ac5c:	4611      	mov	r1, r2
 800ac5e:	4628      	mov	r0, r5
 800ac60:	4614      	mov	r4, r2
 800ac62:	f7ff ffdb 	bl	800ac1c <__mcmp>
 800ac66:	1e06      	subs	r6, r0, #0
 800ac68:	d111      	bne.n	800ac8e <__mdiff+0x3a>
 800ac6a:	4631      	mov	r1, r6
 800ac6c:	4638      	mov	r0, r7
 800ac6e:	f7ff fda9 	bl	800a7c4 <_Balloc>
 800ac72:	4602      	mov	r2, r0
 800ac74:	b928      	cbnz	r0, 800ac82 <__mdiff+0x2e>
 800ac76:	f240 2137 	movw	r1, #567	; 0x237
 800ac7a:	4b3a      	ldr	r3, [pc, #232]	; (800ad64 <__mdiff+0x110>)
 800ac7c:	483a      	ldr	r0, [pc, #232]	; (800ad68 <__mdiff+0x114>)
 800ac7e:	f000 fb17 	bl	800b2b0 <__assert_func>
 800ac82:	2301      	movs	r3, #1
 800ac84:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ac88:	4610      	mov	r0, r2
 800ac8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac8e:	bfa4      	itt	ge
 800ac90:	4623      	movge	r3, r4
 800ac92:	462c      	movge	r4, r5
 800ac94:	4638      	mov	r0, r7
 800ac96:	6861      	ldr	r1, [r4, #4]
 800ac98:	bfa6      	itte	ge
 800ac9a:	461d      	movge	r5, r3
 800ac9c:	2600      	movge	r6, #0
 800ac9e:	2601      	movlt	r6, #1
 800aca0:	f7ff fd90 	bl	800a7c4 <_Balloc>
 800aca4:	4602      	mov	r2, r0
 800aca6:	b918      	cbnz	r0, 800acb0 <__mdiff+0x5c>
 800aca8:	f240 2145 	movw	r1, #581	; 0x245
 800acac:	4b2d      	ldr	r3, [pc, #180]	; (800ad64 <__mdiff+0x110>)
 800acae:	e7e5      	b.n	800ac7c <__mdiff+0x28>
 800acb0:	f102 0814 	add.w	r8, r2, #20
 800acb4:	46c2      	mov	sl, r8
 800acb6:	f04f 0c00 	mov.w	ip, #0
 800acba:	6927      	ldr	r7, [r4, #16]
 800acbc:	60c6      	str	r6, [r0, #12]
 800acbe:	692e      	ldr	r6, [r5, #16]
 800acc0:	f104 0014 	add.w	r0, r4, #20
 800acc4:	f105 0914 	add.w	r9, r5, #20
 800acc8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800accc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800acd0:	3410      	adds	r4, #16
 800acd2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800acd6:	f859 3b04 	ldr.w	r3, [r9], #4
 800acda:	fa1f f18b 	uxth.w	r1, fp
 800acde:	4461      	add	r1, ip
 800ace0:	fa1f fc83 	uxth.w	ip, r3
 800ace4:	0c1b      	lsrs	r3, r3, #16
 800ace6:	eba1 010c 	sub.w	r1, r1, ip
 800acea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800acee:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800acf2:	b289      	uxth	r1, r1
 800acf4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800acf8:	454e      	cmp	r6, r9
 800acfa:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800acfe:	f84a 1b04 	str.w	r1, [sl], #4
 800ad02:	d8e6      	bhi.n	800acd2 <__mdiff+0x7e>
 800ad04:	1b73      	subs	r3, r6, r5
 800ad06:	3b15      	subs	r3, #21
 800ad08:	f023 0303 	bic.w	r3, r3, #3
 800ad0c:	3515      	adds	r5, #21
 800ad0e:	3304      	adds	r3, #4
 800ad10:	42ae      	cmp	r6, r5
 800ad12:	bf38      	it	cc
 800ad14:	2304      	movcc	r3, #4
 800ad16:	4418      	add	r0, r3
 800ad18:	4443      	add	r3, r8
 800ad1a:	461e      	mov	r6, r3
 800ad1c:	4605      	mov	r5, r0
 800ad1e:	4575      	cmp	r5, lr
 800ad20:	d30e      	bcc.n	800ad40 <__mdiff+0xec>
 800ad22:	f10e 0103 	add.w	r1, lr, #3
 800ad26:	1a09      	subs	r1, r1, r0
 800ad28:	f021 0103 	bic.w	r1, r1, #3
 800ad2c:	3803      	subs	r0, #3
 800ad2e:	4586      	cmp	lr, r0
 800ad30:	bf38      	it	cc
 800ad32:	2100      	movcc	r1, #0
 800ad34:	440b      	add	r3, r1
 800ad36:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ad3a:	b189      	cbz	r1, 800ad60 <__mdiff+0x10c>
 800ad3c:	6117      	str	r7, [r2, #16]
 800ad3e:	e7a3      	b.n	800ac88 <__mdiff+0x34>
 800ad40:	f855 8b04 	ldr.w	r8, [r5], #4
 800ad44:	fa1f f188 	uxth.w	r1, r8
 800ad48:	4461      	add	r1, ip
 800ad4a:	140c      	asrs	r4, r1, #16
 800ad4c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ad50:	b289      	uxth	r1, r1
 800ad52:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ad56:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800ad5a:	f846 1b04 	str.w	r1, [r6], #4
 800ad5e:	e7de      	b.n	800ad1e <__mdiff+0xca>
 800ad60:	3f01      	subs	r7, #1
 800ad62:	e7e8      	b.n	800ad36 <__mdiff+0xe2>
 800ad64:	0800bb87 	.word	0x0800bb87
 800ad68:	0800bbf0 	.word	0x0800bbf0

0800ad6c <__d2b>:
 800ad6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad6e:	2101      	movs	r1, #1
 800ad70:	4617      	mov	r7, r2
 800ad72:	461c      	mov	r4, r3
 800ad74:	9e08      	ldr	r6, [sp, #32]
 800ad76:	f7ff fd25 	bl	800a7c4 <_Balloc>
 800ad7a:	4605      	mov	r5, r0
 800ad7c:	b930      	cbnz	r0, 800ad8c <__d2b+0x20>
 800ad7e:	4602      	mov	r2, r0
 800ad80:	f240 310f 	movw	r1, #783	; 0x30f
 800ad84:	4b22      	ldr	r3, [pc, #136]	; (800ae10 <__d2b+0xa4>)
 800ad86:	4823      	ldr	r0, [pc, #140]	; (800ae14 <__d2b+0xa8>)
 800ad88:	f000 fa92 	bl	800b2b0 <__assert_func>
 800ad8c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800ad90:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800ad94:	bb24      	cbnz	r4, 800ade0 <__d2b+0x74>
 800ad96:	2f00      	cmp	r7, #0
 800ad98:	9301      	str	r3, [sp, #4]
 800ad9a:	d026      	beq.n	800adea <__d2b+0x7e>
 800ad9c:	4668      	mov	r0, sp
 800ad9e:	9700      	str	r7, [sp, #0]
 800ada0:	f7ff fda4 	bl	800a8ec <__lo0bits>
 800ada4:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ada8:	b1e8      	cbz	r0, 800ade6 <__d2b+0x7a>
 800adaa:	f1c0 0320 	rsb	r3, r0, #32
 800adae:	fa02 f303 	lsl.w	r3, r2, r3
 800adb2:	430b      	orrs	r3, r1
 800adb4:	40c2      	lsrs	r2, r0
 800adb6:	616b      	str	r3, [r5, #20]
 800adb8:	9201      	str	r2, [sp, #4]
 800adba:	9b01      	ldr	r3, [sp, #4]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	bf14      	ite	ne
 800adc0:	2102      	movne	r1, #2
 800adc2:	2101      	moveq	r1, #1
 800adc4:	61ab      	str	r3, [r5, #24]
 800adc6:	6129      	str	r1, [r5, #16]
 800adc8:	b1bc      	cbz	r4, 800adfa <__d2b+0x8e>
 800adca:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800adce:	4404      	add	r4, r0
 800add0:	6034      	str	r4, [r6, #0]
 800add2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800add6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800add8:	6018      	str	r0, [r3, #0]
 800adda:	4628      	mov	r0, r5
 800addc:	b003      	add	sp, #12
 800adde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ade0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ade4:	e7d7      	b.n	800ad96 <__d2b+0x2a>
 800ade6:	6169      	str	r1, [r5, #20]
 800ade8:	e7e7      	b.n	800adba <__d2b+0x4e>
 800adea:	a801      	add	r0, sp, #4
 800adec:	f7ff fd7e 	bl	800a8ec <__lo0bits>
 800adf0:	9b01      	ldr	r3, [sp, #4]
 800adf2:	2101      	movs	r1, #1
 800adf4:	616b      	str	r3, [r5, #20]
 800adf6:	3020      	adds	r0, #32
 800adf8:	e7e5      	b.n	800adc6 <__d2b+0x5a>
 800adfa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800adfe:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800ae02:	6030      	str	r0, [r6, #0]
 800ae04:	6918      	ldr	r0, [r3, #16]
 800ae06:	f7ff fd51 	bl	800a8ac <__hi0bits>
 800ae0a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ae0e:	e7e2      	b.n	800add6 <__d2b+0x6a>
 800ae10:	0800bb87 	.word	0x0800bb87
 800ae14:	0800bbf0 	.word	0x0800bbf0

0800ae18 <_realloc_r>:
 800ae18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae1c:	460c      	mov	r4, r1
 800ae1e:	4682      	mov	sl, r0
 800ae20:	4611      	mov	r1, r2
 800ae22:	b924      	cbnz	r4, 800ae2e <_realloc_r+0x16>
 800ae24:	b003      	add	sp, #12
 800ae26:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae2a:	f7fa ba85 	b.w	8005338 <_malloc_r>
 800ae2e:	9201      	str	r2, [sp, #4]
 800ae30:	f7fa fcbc 	bl	80057ac <__malloc_lock>
 800ae34:	9901      	ldr	r1, [sp, #4]
 800ae36:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800ae3a:	f101 080b 	add.w	r8, r1, #11
 800ae3e:	f1b8 0f16 	cmp.w	r8, #22
 800ae42:	d90b      	bls.n	800ae5c <_realloc_r+0x44>
 800ae44:	f038 0807 	bics.w	r8, r8, #7
 800ae48:	d50a      	bpl.n	800ae60 <_realloc_r+0x48>
 800ae4a:	230c      	movs	r3, #12
 800ae4c:	f04f 0b00 	mov.w	fp, #0
 800ae50:	f8ca 3000 	str.w	r3, [sl]
 800ae54:	4658      	mov	r0, fp
 800ae56:	b003      	add	sp, #12
 800ae58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae5c:	f04f 0810 	mov.w	r8, #16
 800ae60:	4588      	cmp	r8, r1
 800ae62:	d3f2      	bcc.n	800ae4a <_realloc_r+0x32>
 800ae64:	f025 0603 	bic.w	r6, r5, #3
 800ae68:	45b0      	cmp	r8, r6
 800ae6a:	f1a4 0908 	sub.w	r9, r4, #8
 800ae6e:	f340 8173 	ble.w	800b158 <_realloc_r+0x340>
 800ae72:	4a9d      	ldr	r2, [pc, #628]	; (800b0e8 <_realloc_r+0x2d0>)
 800ae74:	eb09 0306 	add.w	r3, r9, r6
 800ae78:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800ae7c:	685a      	ldr	r2, [r3, #4]
 800ae7e:	459c      	cmp	ip, r3
 800ae80:	d005      	beq.n	800ae8e <_realloc_r+0x76>
 800ae82:	f022 0001 	bic.w	r0, r2, #1
 800ae86:	4418      	add	r0, r3
 800ae88:	6840      	ldr	r0, [r0, #4]
 800ae8a:	07c7      	lsls	r7, r0, #31
 800ae8c:	d447      	bmi.n	800af1e <_realloc_r+0x106>
 800ae8e:	f022 0203 	bic.w	r2, r2, #3
 800ae92:	459c      	cmp	ip, r3
 800ae94:	eb06 0702 	add.w	r7, r6, r2
 800ae98:	d119      	bne.n	800aece <_realloc_r+0xb6>
 800ae9a:	f108 0010 	add.w	r0, r8, #16
 800ae9e:	42b8      	cmp	r0, r7
 800aea0:	dc3f      	bgt.n	800af22 <_realloc_r+0x10a>
 800aea2:	4a91      	ldr	r2, [pc, #580]	; (800b0e8 <_realloc_r+0x2d0>)
 800aea4:	eba7 0708 	sub.w	r7, r7, r8
 800aea8:	eb09 0308 	add.w	r3, r9, r8
 800aeac:	f047 0701 	orr.w	r7, r7, #1
 800aeb0:	6093      	str	r3, [r2, #8]
 800aeb2:	605f      	str	r7, [r3, #4]
 800aeb4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800aeb8:	4650      	mov	r0, sl
 800aeba:	f003 0301 	and.w	r3, r3, #1
 800aebe:	ea43 0308 	orr.w	r3, r3, r8
 800aec2:	f844 3c04 	str.w	r3, [r4, #-4]
 800aec6:	f7fa fc77 	bl	80057b8 <__malloc_unlock>
 800aeca:	46a3      	mov	fp, r4
 800aecc:	e7c2      	b.n	800ae54 <_realloc_r+0x3c>
 800aece:	45b8      	cmp	r8, r7
 800aed0:	dc27      	bgt.n	800af22 <_realloc_r+0x10a>
 800aed2:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800aed6:	60da      	str	r2, [r3, #12]
 800aed8:	6093      	str	r3, [r2, #8]
 800aeda:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800aede:	eba7 0008 	sub.w	r0, r7, r8
 800aee2:	280f      	cmp	r0, #15
 800aee4:	f003 0301 	and.w	r3, r3, #1
 800aee8:	eb09 0207 	add.w	r2, r9, r7
 800aeec:	f240 8136 	bls.w	800b15c <_realloc_r+0x344>
 800aef0:	eb09 0108 	add.w	r1, r9, r8
 800aef4:	ea48 0303 	orr.w	r3, r8, r3
 800aef8:	f040 0001 	orr.w	r0, r0, #1
 800aefc:	f8c9 3004 	str.w	r3, [r9, #4]
 800af00:	6048      	str	r0, [r1, #4]
 800af02:	6853      	ldr	r3, [r2, #4]
 800af04:	4650      	mov	r0, sl
 800af06:	f043 0301 	orr.w	r3, r3, #1
 800af0a:	6053      	str	r3, [r2, #4]
 800af0c:	3108      	adds	r1, #8
 800af0e:	f7fa ff4b 	bl	8005da8 <_free_r>
 800af12:	4650      	mov	r0, sl
 800af14:	f7fa fc50 	bl	80057b8 <__malloc_unlock>
 800af18:	f109 0b08 	add.w	fp, r9, #8
 800af1c:	e79a      	b.n	800ae54 <_realloc_r+0x3c>
 800af1e:	2200      	movs	r2, #0
 800af20:	4613      	mov	r3, r2
 800af22:	07e8      	lsls	r0, r5, #31
 800af24:	f100 80c9 	bmi.w	800b0ba <_realloc_r+0x2a2>
 800af28:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800af2c:	eba9 0505 	sub.w	r5, r9, r5
 800af30:	6868      	ldr	r0, [r5, #4]
 800af32:	f020 0003 	bic.w	r0, r0, #3
 800af36:	eb00 0b06 	add.w	fp, r0, r6
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	f000 8088 	beq.w	800b050 <_realloc_r+0x238>
 800af40:	459c      	cmp	ip, r3
 800af42:	eb02 070b 	add.w	r7, r2, fp
 800af46:	d14a      	bne.n	800afde <_realloc_r+0x1c6>
 800af48:	f108 0310 	add.w	r3, r8, #16
 800af4c:	42bb      	cmp	r3, r7
 800af4e:	dc7f      	bgt.n	800b050 <_realloc_r+0x238>
 800af50:	46ab      	mov	fp, r5
 800af52:	68eb      	ldr	r3, [r5, #12]
 800af54:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800af58:	60d3      	str	r3, [r2, #12]
 800af5a:	609a      	str	r2, [r3, #8]
 800af5c:	1f32      	subs	r2, r6, #4
 800af5e:	2a24      	cmp	r2, #36	; 0x24
 800af60:	d838      	bhi.n	800afd4 <_realloc_r+0x1bc>
 800af62:	2a13      	cmp	r2, #19
 800af64:	d934      	bls.n	800afd0 <_realloc_r+0x1b8>
 800af66:	6823      	ldr	r3, [r4, #0]
 800af68:	2a1b      	cmp	r2, #27
 800af6a:	60ab      	str	r3, [r5, #8]
 800af6c:	6863      	ldr	r3, [r4, #4]
 800af6e:	60eb      	str	r3, [r5, #12]
 800af70:	d81b      	bhi.n	800afaa <_realloc_r+0x192>
 800af72:	3408      	adds	r4, #8
 800af74:	f105 0310 	add.w	r3, r5, #16
 800af78:	6822      	ldr	r2, [r4, #0]
 800af7a:	601a      	str	r2, [r3, #0]
 800af7c:	6862      	ldr	r2, [r4, #4]
 800af7e:	605a      	str	r2, [r3, #4]
 800af80:	68a2      	ldr	r2, [r4, #8]
 800af82:	609a      	str	r2, [r3, #8]
 800af84:	4a58      	ldr	r2, [pc, #352]	; (800b0e8 <_realloc_r+0x2d0>)
 800af86:	eba7 0708 	sub.w	r7, r7, r8
 800af8a:	eb05 0308 	add.w	r3, r5, r8
 800af8e:	f047 0701 	orr.w	r7, r7, #1
 800af92:	6093      	str	r3, [r2, #8]
 800af94:	605f      	str	r7, [r3, #4]
 800af96:	686b      	ldr	r3, [r5, #4]
 800af98:	f003 0301 	and.w	r3, r3, #1
 800af9c:	ea43 0308 	orr.w	r3, r3, r8
 800afa0:	606b      	str	r3, [r5, #4]
 800afa2:	4650      	mov	r0, sl
 800afa4:	f7fa fc08 	bl	80057b8 <__malloc_unlock>
 800afa8:	e754      	b.n	800ae54 <_realloc_r+0x3c>
 800afaa:	68a3      	ldr	r3, [r4, #8]
 800afac:	2a24      	cmp	r2, #36	; 0x24
 800afae:	612b      	str	r3, [r5, #16]
 800afb0:	68e3      	ldr	r3, [r4, #12]
 800afb2:	bf18      	it	ne
 800afb4:	3410      	addne	r4, #16
 800afb6:	616b      	str	r3, [r5, #20]
 800afb8:	bf09      	itett	eq
 800afba:	6923      	ldreq	r3, [r4, #16]
 800afbc:	f105 0318 	addne.w	r3, r5, #24
 800afc0:	61ab      	streq	r3, [r5, #24]
 800afc2:	6962      	ldreq	r2, [r4, #20]
 800afc4:	bf02      	ittt	eq
 800afc6:	f105 0320 	addeq.w	r3, r5, #32
 800afca:	61ea      	streq	r2, [r5, #28]
 800afcc:	3418      	addeq	r4, #24
 800afce:	e7d3      	b.n	800af78 <_realloc_r+0x160>
 800afd0:	465b      	mov	r3, fp
 800afd2:	e7d1      	b.n	800af78 <_realloc_r+0x160>
 800afd4:	4621      	mov	r1, r4
 800afd6:	4658      	mov	r0, fp
 800afd8:	f7fe fc92 	bl	8009900 <memmove>
 800afdc:	e7d2      	b.n	800af84 <_realloc_r+0x16c>
 800afde:	45b8      	cmp	r8, r7
 800afe0:	dc36      	bgt.n	800b050 <_realloc_r+0x238>
 800afe2:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800afe6:	4628      	mov	r0, r5
 800afe8:	60da      	str	r2, [r3, #12]
 800afea:	6093      	str	r3, [r2, #8]
 800afec:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800aff0:	68eb      	ldr	r3, [r5, #12]
 800aff2:	60d3      	str	r3, [r2, #12]
 800aff4:	609a      	str	r2, [r3, #8]
 800aff6:	1f32      	subs	r2, r6, #4
 800aff8:	2a24      	cmp	r2, #36	; 0x24
 800affa:	d825      	bhi.n	800b048 <_realloc_r+0x230>
 800affc:	2a13      	cmp	r2, #19
 800affe:	d908      	bls.n	800b012 <_realloc_r+0x1fa>
 800b000:	6823      	ldr	r3, [r4, #0]
 800b002:	2a1b      	cmp	r2, #27
 800b004:	60ab      	str	r3, [r5, #8]
 800b006:	6863      	ldr	r3, [r4, #4]
 800b008:	60eb      	str	r3, [r5, #12]
 800b00a:	d80a      	bhi.n	800b022 <_realloc_r+0x20a>
 800b00c:	3408      	adds	r4, #8
 800b00e:	f105 0010 	add.w	r0, r5, #16
 800b012:	6823      	ldr	r3, [r4, #0]
 800b014:	6003      	str	r3, [r0, #0]
 800b016:	6863      	ldr	r3, [r4, #4]
 800b018:	6043      	str	r3, [r0, #4]
 800b01a:	68a3      	ldr	r3, [r4, #8]
 800b01c:	6083      	str	r3, [r0, #8]
 800b01e:	46a9      	mov	r9, r5
 800b020:	e75b      	b.n	800aeda <_realloc_r+0xc2>
 800b022:	68a3      	ldr	r3, [r4, #8]
 800b024:	2a24      	cmp	r2, #36	; 0x24
 800b026:	612b      	str	r3, [r5, #16]
 800b028:	68e3      	ldr	r3, [r4, #12]
 800b02a:	bf18      	it	ne
 800b02c:	f105 0018 	addne.w	r0, r5, #24
 800b030:	616b      	str	r3, [r5, #20]
 800b032:	bf09      	itett	eq
 800b034:	6923      	ldreq	r3, [r4, #16]
 800b036:	3410      	addne	r4, #16
 800b038:	61ab      	streq	r3, [r5, #24]
 800b03a:	6963      	ldreq	r3, [r4, #20]
 800b03c:	bf02      	ittt	eq
 800b03e:	f105 0020 	addeq.w	r0, r5, #32
 800b042:	61eb      	streq	r3, [r5, #28]
 800b044:	3418      	addeq	r4, #24
 800b046:	e7e4      	b.n	800b012 <_realloc_r+0x1fa>
 800b048:	4621      	mov	r1, r4
 800b04a:	f7fe fc59 	bl	8009900 <memmove>
 800b04e:	e7e6      	b.n	800b01e <_realloc_r+0x206>
 800b050:	45d8      	cmp	r8, fp
 800b052:	dc32      	bgt.n	800b0ba <_realloc_r+0x2a2>
 800b054:	4628      	mov	r0, r5
 800b056:	68eb      	ldr	r3, [r5, #12]
 800b058:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b05c:	60d3      	str	r3, [r2, #12]
 800b05e:	609a      	str	r2, [r3, #8]
 800b060:	1f32      	subs	r2, r6, #4
 800b062:	2a24      	cmp	r2, #36	; 0x24
 800b064:	d825      	bhi.n	800b0b2 <_realloc_r+0x29a>
 800b066:	2a13      	cmp	r2, #19
 800b068:	d908      	bls.n	800b07c <_realloc_r+0x264>
 800b06a:	6823      	ldr	r3, [r4, #0]
 800b06c:	2a1b      	cmp	r2, #27
 800b06e:	60ab      	str	r3, [r5, #8]
 800b070:	6863      	ldr	r3, [r4, #4]
 800b072:	60eb      	str	r3, [r5, #12]
 800b074:	d80a      	bhi.n	800b08c <_realloc_r+0x274>
 800b076:	3408      	adds	r4, #8
 800b078:	f105 0010 	add.w	r0, r5, #16
 800b07c:	6823      	ldr	r3, [r4, #0]
 800b07e:	6003      	str	r3, [r0, #0]
 800b080:	6863      	ldr	r3, [r4, #4]
 800b082:	6043      	str	r3, [r0, #4]
 800b084:	68a3      	ldr	r3, [r4, #8]
 800b086:	6083      	str	r3, [r0, #8]
 800b088:	465f      	mov	r7, fp
 800b08a:	e7c8      	b.n	800b01e <_realloc_r+0x206>
 800b08c:	68a3      	ldr	r3, [r4, #8]
 800b08e:	2a24      	cmp	r2, #36	; 0x24
 800b090:	612b      	str	r3, [r5, #16]
 800b092:	68e3      	ldr	r3, [r4, #12]
 800b094:	bf18      	it	ne
 800b096:	f105 0018 	addne.w	r0, r5, #24
 800b09a:	616b      	str	r3, [r5, #20]
 800b09c:	bf09      	itett	eq
 800b09e:	6923      	ldreq	r3, [r4, #16]
 800b0a0:	3410      	addne	r4, #16
 800b0a2:	61ab      	streq	r3, [r5, #24]
 800b0a4:	6963      	ldreq	r3, [r4, #20]
 800b0a6:	bf02      	ittt	eq
 800b0a8:	f105 0020 	addeq.w	r0, r5, #32
 800b0ac:	61eb      	streq	r3, [r5, #28]
 800b0ae:	3418      	addeq	r4, #24
 800b0b0:	e7e4      	b.n	800b07c <_realloc_r+0x264>
 800b0b2:	4621      	mov	r1, r4
 800b0b4:	f7fe fc24 	bl	8009900 <memmove>
 800b0b8:	e7e6      	b.n	800b088 <_realloc_r+0x270>
 800b0ba:	4650      	mov	r0, sl
 800b0bc:	f7fa f93c 	bl	8005338 <_malloc_r>
 800b0c0:	4683      	mov	fp, r0
 800b0c2:	2800      	cmp	r0, #0
 800b0c4:	f43f af6d 	beq.w	800afa2 <_realloc_r+0x18a>
 800b0c8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b0cc:	f1a0 0208 	sub.w	r2, r0, #8
 800b0d0:	f023 0301 	bic.w	r3, r3, #1
 800b0d4:	444b      	add	r3, r9
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d108      	bne.n	800b0ec <_realloc_r+0x2d4>
 800b0da:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b0de:	f027 0703 	bic.w	r7, r7, #3
 800b0e2:	4437      	add	r7, r6
 800b0e4:	e6f9      	b.n	800aeda <_realloc_r+0xc2>
 800b0e6:	bf00      	nop
 800b0e8:	2000004c 	.word	0x2000004c
 800b0ec:	1f32      	subs	r2, r6, #4
 800b0ee:	2a24      	cmp	r2, #36	; 0x24
 800b0f0:	d82e      	bhi.n	800b150 <_realloc_r+0x338>
 800b0f2:	2a13      	cmp	r2, #19
 800b0f4:	d929      	bls.n	800b14a <_realloc_r+0x332>
 800b0f6:	6823      	ldr	r3, [r4, #0]
 800b0f8:	2a1b      	cmp	r2, #27
 800b0fa:	6003      	str	r3, [r0, #0]
 800b0fc:	6863      	ldr	r3, [r4, #4]
 800b0fe:	6043      	str	r3, [r0, #4]
 800b100:	d80e      	bhi.n	800b120 <_realloc_r+0x308>
 800b102:	f104 0208 	add.w	r2, r4, #8
 800b106:	f100 0308 	add.w	r3, r0, #8
 800b10a:	6811      	ldr	r1, [r2, #0]
 800b10c:	6019      	str	r1, [r3, #0]
 800b10e:	6851      	ldr	r1, [r2, #4]
 800b110:	6059      	str	r1, [r3, #4]
 800b112:	6892      	ldr	r2, [r2, #8]
 800b114:	609a      	str	r2, [r3, #8]
 800b116:	4621      	mov	r1, r4
 800b118:	4650      	mov	r0, sl
 800b11a:	f7fa fe45 	bl	8005da8 <_free_r>
 800b11e:	e740      	b.n	800afa2 <_realloc_r+0x18a>
 800b120:	68a3      	ldr	r3, [r4, #8]
 800b122:	2a24      	cmp	r2, #36	; 0x24
 800b124:	6083      	str	r3, [r0, #8]
 800b126:	68e3      	ldr	r3, [r4, #12]
 800b128:	bf18      	it	ne
 800b12a:	f104 0210 	addne.w	r2, r4, #16
 800b12e:	60c3      	str	r3, [r0, #12]
 800b130:	bf09      	itett	eq
 800b132:	6923      	ldreq	r3, [r4, #16]
 800b134:	f100 0310 	addne.w	r3, r0, #16
 800b138:	6103      	streq	r3, [r0, #16]
 800b13a:	6961      	ldreq	r1, [r4, #20]
 800b13c:	bf02      	ittt	eq
 800b13e:	f104 0218 	addeq.w	r2, r4, #24
 800b142:	f100 0318 	addeq.w	r3, r0, #24
 800b146:	6141      	streq	r1, [r0, #20]
 800b148:	e7df      	b.n	800b10a <_realloc_r+0x2f2>
 800b14a:	4603      	mov	r3, r0
 800b14c:	4622      	mov	r2, r4
 800b14e:	e7dc      	b.n	800b10a <_realloc_r+0x2f2>
 800b150:	4621      	mov	r1, r4
 800b152:	f7fe fbd5 	bl	8009900 <memmove>
 800b156:	e7de      	b.n	800b116 <_realloc_r+0x2fe>
 800b158:	4637      	mov	r7, r6
 800b15a:	e6be      	b.n	800aeda <_realloc_r+0xc2>
 800b15c:	431f      	orrs	r7, r3
 800b15e:	f8c9 7004 	str.w	r7, [r9, #4]
 800b162:	6853      	ldr	r3, [r2, #4]
 800b164:	f043 0301 	orr.w	r3, r3, #1
 800b168:	6053      	str	r3, [r2, #4]
 800b16a:	e6d2      	b.n	800af12 <_realloc_r+0xfa>

0800b16c <__ascii_wctomb>:
 800b16c:	4603      	mov	r3, r0
 800b16e:	4608      	mov	r0, r1
 800b170:	b141      	cbz	r1, 800b184 <__ascii_wctomb+0x18>
 800b172:	2aff      	cmp	r2, #255	; 0xff
 800b174:	d904      	bls.n	800b180 <__ascii_wctomb+0x14>
 800b176:	228a      	movs	r2, #138	; 0x8a
 800b178:	f04f 30ff 	mov.w	r0, #4294967295
 800b17c:	601a      	str	r2, [r3, #0]
 800b17e:	4770      	bx	lr
 800b180:	2001      	movs	r0, #1
 800b182:	700a      	strb	r2, [r1, #0]
 800b184:	4770      	bx	lr
	...

0800b188 <_wcrtomb_r>:
 800b188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b18a:	4c09      	ldr	r4, [pc, #36]	; (800b1b0 <_wcrtomb_r+0x28>)
 800b18c:	4605      	mov	r5, r0
 800b18e:	461e      	mov	r6, r3
 800b190:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800b194:	b085      	sub	sp, #20
 800b196:	b909      	cbnz	r1, 800b19c <_wcrtomb_r+0x14>
 800b198:	460a      	mov	r2, r1
 800b19a:	a901      	add	r1, sp, #4
 800b19c:	47b8      	blx	r7
 800b19e:	1c43      	adds	r3, r0, #1
 800b1a0:	bf01      	itttt	eq
 800b1a2:	2300      	moveq	r3, #0
 800b1a4:	6033      	streq	r3, [r6, #0]
 800b1a6:	238a      	moveq	r3, #138	; 0x8a
 800b1a8:	602b      	streq	r3, [r5, #0]
 800b1aa:	b005      	add	sp, #20
 800b1ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1ae:	bf00      	nop
 800b1b0:	20000590 	.word	0x20000590

0800b1b4 <__ssprint_r>:
 800b1b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1b8:	6813      	ldr	r3, [r2, #0]
 800b1ba:	4680      	mov	r8, r0
 800b1bc:	9301      	str	r3, [sp, #4]
 800b1be:	6893      	ldr	r3, [r2, #8]
 800b1c0:	460c      	mov	r4, r1
 800b1c2:	4617      	mov	r7, r2
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d157      	bne.n	800b278 <__ssprint_r+0xc4>
 800b1c8:	2000      	movs	r0, #0
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	607b      	str	r3, [r7, #4]
 800b1ce:	b003      	add	sp, #12
 800b1d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1d4:	9b01      	ldr	r3, [sp, #4]
 800b1d6:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800b1da:	3308      	adds	r3, #8
 800b1dc:	9301      	str	r3, [sp, #4]
 800b1de:	68a6      	ldr	r6, [r4, #8]
 800b1e0:	6820      	ldr	r0, [r4, #0]
 800b1e2:	f1bb 0f00 	cmp.w	fp, #0
 800b1e6:	d0f5      	beq.n	800b1d4 <__ssprint_r+0x20>
 800b1e8:	45b3      	cmp	fp, r6
 800b1ea:	d32d      	bcc.n	800b248 <__ssprint_r+0x94>
 800b1ec:	89a2      	ldrh	r2, [r4, #12]
 800b1ee:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b1f2:	d029      	beq.n	800b248 <__ssprint_r+0x94>
 800b1f4:	6921      	ldr	r1, [r4, #16]
 800b1f6:	6965      	ldr	r5, [r4, #20]
 800b1f8:	eba0 0901 	sub.w	r9, r0, r1
 800b1fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b200:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b204:	f109 0001 	add.w	r0, r9, #1
 800b208:	106d      	asrs	r5, r5, #1
 800b20a:	4458      	add	r0, fp
 800b20c:	4285      	cmp	r5, r0
 800b20e:	bf38      	it	cc
 800b210:	4605      	movcc	r5, r0
 800b212:	0553      	lsls	r3, r2, #21
 800b214:	d534      	bpl.n	800b280 <__ssprint_r+0xcc>
 800b216:	4629      	mov	r1, r5
 800b218:	4640      	mov	r0, r8
 800b21a:	f7fa f88d 	bl	8005338 <_malloc_r>
 800b21e:	4606      	mov	r6, r0
 800b220:	2800      	cmp	r0, #0
 800b222:	d038      	beq.n	800b296 <__ssprint_r+0xe2>
 800b224:	464a      	mov	r2, r9
 800b226:	6921      	ldr	r1, [r4, #16]
 800b228:	f7fe fbe6 	bl	80099f8 <memcpy>
 800b22c:	89a2      	ldrh	r2, [r4, #12]
 800b22e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b232:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b236:	81a2      	strh	r2, [r4, #12]
 800b238:	6126      	str	r6, [r4, #16]
 800b23a:	444e      	add	r6, r9
 800b23c:	6026      	str	r6, [r4, #0]
 800b23e:	465e      	mov	r6, fp
 800b240:	6165      	str	r5, [r4, #20]
 800b242:	eba5 0509 	sub.w	r5, r5, r9
 800b246:	60a5      	str	r5, [r4, #8]
 800b248:	455e      	cmp	r6, fp
 800b24a:	bf28      	it	cs
 800b24c:	465e      	movcs	r6, fp
 800b24e:	4651      	mov	r1, sl
 800b250:	4632      	mov	r2, r6
 800b252:	6820      	ldr	r0, [r4, #0]
 800b254:	f7fe fb54 	bl	8009900 <memmove>
 800b258:	68a2      	ldr	r2, [r4, #8]
 800b25a:	44da      	add	sl, fp
 800b25c:	1b92      	subs	r2, r2, r6
 800b25e:	60a2      	str	r2, [r4, #8]
 800b260:	6822      	ldr	r2, [r4, #0]
 800b262:	4432      	add	r2, r6
 800b264:	6022      	str	r2, [r4, #0]
 800b266:	68ba      	ldr	r2, [r7, #8]
 800b268:	eba2 030b 	sub.w	r3, r2, fp
 800b26c:	60bb      	str	r3, [r7, #8]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d0aa      	beq.n	800b1c8 <__ssprint_r+0x14>
 800b272:	f04f 0b00 	mov.w	fp, #0
 800b276:	e7b2      	b.n	800b1de <__ssprint_r+0x2a>
 800b278:	f04f 0a00 	mov.w	sl, #0
 800b27c:	46d3      	mov	fp, sl
 800b27e:	e7ae      	b.n	800b1de <__ssprint_r+0x2a>
 800b280:	462a      	mov	r2, r5
 800b282:	4640      	mov	r0, r8
 800b284:	f7ff fdc8 	bl	800ae18 <_realloc_r>
 800b288:	4606      	mov	r6, r0
 800b28a:	2800      	cmp	r0, #0
 800b28c:	d1d4      	bne.n	800b238 <__ssprint_r+0x84>
 800b28e:	4640      	mov	r0, r8
 800b290:	6921      	ldr	r1, [r4, #16]
 800b292:	f7fa fd89 	bl	8005da8 <_free_r>
 800b296:	230c      	movs	r3, #12
 800b298:	f8c8 3000 	str.w	r3, [r8]
 800b29c:	89a3      	ldrh	r3, [r4, #12]
 800b29e:	f04f 30ff 	mov.w	r0, #4294967295
 800b2a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b2a6:	81a3      	strh	r3, [r4, #12]
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	60bb      	str	r3, [r7, #8]
 800b2ac:	e78d      	b.n	800b1ca <__ssprint_r+0x16>
	...

0800b2b0 <__assert_func>:
 800b2b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b2b2:	4614      	mov	r4, r2
 800b2b4:	461a      	mov	r2, r3
 800b2b6:	4b09      	ldr	r3, [pc, #36]	; (800b2dc <__assert_func+0x2c>)
 800b2b8:	4605      	mov	r5, r0
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	68d8      	ldr	r0, [r3, #12]
 800b2be:	b14c      	cbz	r4, 800b2d4 <__assert_func+0x24>
 800b2c0:	4b07      	ldr	r3, [pc, #28]	; (800b2e0 <__assert_func+0x30>)
 800b2c2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b2c6:	9100      	str	r1, [sp, #0]
 800b2c8:	462b      	mov	r3, r5
 800b2ca:	4906      	ldr	r1, [pc, #24]	; (800b2e4 <__assert_func+0x34>)
 800b2cc:	f000 f844 	bl	800b358 <fiprintf>
 800b2d0:	f000 f854 	bl	800b37c <abort>
 800b2d4:	4b04      	ldr	r3, [pc, #16]	; (800b2e8 <__assert_func+0x38>)
 800b2d6:	461c      	mov	r4, r3
 800b2d8:	e7f3      	b.n	800b2c2 <__assert_func+0x12>
 800b2da:	bf00      	nop
 800b2dc:	20000588 	.word	0x20000588
 800b2e0:	0800be4d 	.word	0x0800be4d
 800b2e4:	0800be5a 	.word	0x0800be5a
 800b2e8:	0800be88 	.word	0x0800be88

0800b2ec <_calloc_r>:
 800b2ec:	b538      	push	{r3, r4, r5, lr}
 800b2ee:	fba1 1502 	umull	r1, r5, r1, r2
 800b2f2:	b92d      	cbnz	r5, 800b300 <_calloc_r+0x14>
 800b2f4:	f7fa f820 	bl	8005338 <_malloc_r>
 800b2f8:	4604      	mov	r4, r0
 800b2fa:	b938      	cbnz	r0, 800b30c <_calloc_r+0x20>
 800b2fc:	4620      	mov	r0, r4
 800b2fe:	bd38      	pop	{r3, r4, r5, pc}
 800b300:	f7fa fcb4 	bl	8005c6c <__errno>
 800b304:	230c      	movs	r3, #12
 800b306:	2400      	movs	r4, #0
 800b308:	6003      	str	r3, [r0, #0]
 800b30a:	e7f7      	b.n	800b2fc <_calloc_r+0x10>
 800b30c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b310:	f022 0203 	bic.w	r2, r2, #3
 800b314:	3a04      	subs	r2, #4
 800b316:	2a24      	cmp	r2, #36	; 0x24
 800b318:	d819      	bhi.n	800b34e <_calloc_r+0x62>
 800b31a:	2a13      	cmp	r2, #19
 800b31c:	d915      	bls.n	800b34a <_calloc_r+0x5e>
 800b31e:	2a1b      	cmp	r2, #27
 800b320:	e9c0 5500 	strd	r5, r5, [r0]
 800b324:	d806      	bhi.n	800b334 <_calloc_r+0x48>
 800b326:	f100 0308 	add.w	r3, r0, #8
 800b32a:	2200      	movs	r2, #0
 800b32c:	e9c3 2200 	strd	r2, r2, [r3]
 800b330:	609a      	str	r2, [r3, #8]
 800b332:	e7e3      	b.n	800b2fc <_calloc_r+0x10>
 800b334:	2a24      	cmp	r2, #36	; 0x24
 800b336:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800b33a:	bf11      	iteee	ne
 800b33c:	f100 0310 	addne.w	r3, r0, #16
 800b340:	6105      	streq	r5, [r0, #16]
 800b342:	f100 0318 	addeq.w	r3, r0, #24
 800b346:	6145      	streq	r5, [r0, #20]
 800b348:	e7ef      	b.n	800b32a <_calloc_r+0x3e>
 800b34a:	4603      	mov	r3, r0
 800b34c:	e7ed      	b.n	800b32a <_calloc_r+0x3e>
 800b34e:	4629      	mov	r1, r5
 800b350:	f7fa fc3e 	bl	8005bd0 <memset>
 800b354:	e7d2      	b.n	800b2fc <_calloc_r+0x10>
	...

0800b358 <fiprintf>:
 800b358:	b40e      	push	{r1, r2, r3}
 800b35a:	b503      	push	{r0, r1, lr}
 800b35c:	4601      	mov	r1, r0
 800b35e:	ab03      	add	r3, sp, #12
 800b360:	4805      	ldr	r0, [pc, #20]	; (800b378 <fiprintf+0x20>)
 800b362:	f853 2b04 	ldr.w	r2, [r3], #4
 800b366:	6800      	ldr	r0, [r0, #0]
 800b368:	9301      	str	r3, [sp, #4]
 800b36a:	f7fd fa39 	bl	80087e0 <_vfiprintf_r>
 800b36e:	b002      	add	sp, #8
 800b370:	f85d eb04 	ldr.w	lr, [sp], #4
 800b374:	b003      	add	sp, #12
 800b376:	4770      	bx	lr
 800b378:	20000588 	.word	0x20000588

0800b37c <abort>:
 800b37c:	2006      	movs	r0, #6
 800b37e:	b508      	push	{r3, lr}
 800b380:	f000 f82c 	bl	800b3dc <raise>
 800b384:	2001      	movs	r0, #1
 800b386:	f7f6 f9d1 	bl	800172c <_exit>

0800b38a <_raise_r>:
 800b38a:	291f      	cmp	r1, #31
 800b38c:	b538      	push	{r3, r4, r5, lr}
 800b38e:	4604      	mov	r4, r0
 800b390:	460d      	mov	r5, r1
 800b392:	d904      	bls.n	800b39e <_raise_r+0x14>
 800b394:	2316      	movs	r3, #22
 800b396:	6003      	str	r3, [r0, #0]
 800b398:	f04f 30ff 	mov.w	r0, #4294967295
 800b39c:	bd38      	pop	{r3, r4, r5, pc}
 800b39e:	f8d0 2118 	ldr.w	r2, [r0, #280]	; 0x118
 800b3a2:	b112      	cbz	r2, 800b3aa <_raise_r+0x20>
 800b3a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b3a8:	b94b      	cbnz	r3, 800b3be <_raise_r+0x34>
 800b3aa:	4620      	mov	r0, r4
 800b3ac:	f000 f830 	bl	800b410 <_getpid_r>
 800b3b0:	462a      	mov	r2, r5
 800b3b2:	4601      	mov	r1, r0
 800b3b4:	4620      	mov	r0, r4
 800b3b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3ba:	f000 b817 	b.w	800b3ec <_kill_r>
 800b3be:	2b01      	cmp	r3, #1
 800b3c0:	d00a      	beq.n	800b3d8 <_raise_r+0x4e>
 800b3c2:	1c59      	adds	r1, r3, #1
 800b3c4:	d103      	bne.n	800b3ce <_raise_r+0x44>
 800b3c6:	2316      	movs	r3, #22
 800b3c8:	6003      	str	r3, [r0, #0]
 800b3ca:	2001      	movs	r0, #1
 800b3cc:	e7e6      	b.n	800b39c <_raise_r+0x12>
 800b3ce:	2400      	movs	r4, #0
 800b3d0:	4628      	mov	r0, r5
 800b3d2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b3d6:	4798      	blx	r3
 800b3d8:	2000      	movs	r0, #0
 800b3da:	e7df      	b.n	800b39c <_raise_r+0x12>

0800b3dc <raise>:
 800b3dc:	4b02      	ldr	r3, [pc, #8]	; (800b3e8 <raise+0xc>)
 800b3de:	4601      	mov	r1, r0
 800b3e0:	6818      	ldr	r0, [r3, #0]
 800b3e2:	f7ff bfd2 	b.w	800b38a <_raise_r>
 800b3e6:	bf00      	nop
 800b3e8:	20000588 	.word	0x20000588

0800b3ec <_kill_r>:
 800b3ec:	b538      	push	{r3, r4, r5, lr}
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	4d06      	ldr	r5, [pc, #24]	; (800b40c <_kill_r+0x20>)
 800b3f2:	4604      	mov	r4, r0
 800b3f4:	4608      	mov	r0, r1
 800b3f6:	4611      	mov	r1, r2
 800b3f8:	602b      	str	r3, [r5, #0]
 800b3fa:	f7f6 f9b9 	bl	8001770 <_kill>
 800b3fe:	1c43      	adds	r3, r0, #1
 800b400:	d102      	bne.n	800b408 <_kill_r+0x1c>
 800b402:	682b      	ldr	r3, [r5, #0]
 800b404:	b103      	cbz	r3, 800b408 <_kill_r+0x1c>
 800b406:	6023      	str	r3, [r4, #0]
 800b408:	bd38      	pop	{r3, r4, r5, pc}
 800b40a:	bf00      	nop
 800b40c:	20000d84 	.word	0x20000d84

0800b410 <_getpid_r>:
 800b410:	f7f6 b9a7 	b.w	8001762 <_getpid>

0800b414 <findslot>:
 800b414:	4b0a      	ldr	r3, [pc, #40]	; (800b440 <findslot+0x2c>)
 800b416:	b510      	push	{r4, lr}
 800b418:	4604      	mov	r4, r0
 800b41a:	6818      	ldr	r0, [r3, #0]
 800b41c:	b118      	cbz	r0, 800b426 <findslot+0x12>
 800b41e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b420:	b90b      	cbnz	r3, 800b426 <findslot+0x12>
 800b422:	f7fa fa5b 	bl	80058dc <__sinit>
 800b426:	2c13      	cmp	r4, #19
 800b428:	d807      	bhi.n	800b43a <findslot+0x26>
 800b42a:	4806      	ldr	r0, [pc, #24]	; (800b444 <findslot+0x30>)
 800b42c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800b430:	3201      	adds	r2, #1
 800b432:	d002      	beq.n	800b43a <findslot+0x26>
 800b434:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800b438:	bd10      	pop	{r4, pc}
 800b43a:	2000      	movs	r0, #0
 800b43c:	e7fc      	b.n	800b438 <findslot+0x24>
 800b43e:	bf00      	nop
 800b440:	20000588 	.word	0x20000588
 800b444:	20000f20 	.word	0x20000f20

0800b448 <error>:
 800b448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b44a:	4604      	mov	r4, r0
 800b44c:	f7fa fc0e 	bl	8005c6c <__errno>
 800b450:	2613      	movs	r6, #19
 800b452:	4605      	mov	r5, r0
 800b454:	2700      	movs	r7, #0
 800b456:	4630      	mov	r0, r6
 800b458:	4639      	mov	r1, r7
 800b45a:	beab      	bkpt	0x00ab
 800b45c:	4606      	mov	r6, r0
 800b45e:	4620      	mov	r0, r4
 800b460:	602e      	str	r6, [r5, #0]
 800b462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b464 <checkerror>:
 800b464:	1c43      	adds	r3, r0, #1
 800b466:	d101      	bne.n	800b46c <checkerror+0x8>
 800b468:	f7ff bfee 	b.w	800b448 <error>
 800b46c:	4770      	bx	lr

0800b46e <_swilseek>:
 800b46e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b470:	460c      	mov	r4, r1
 800b472:	4616      	mov	r6, r2
 800b474:	f7ff ffce 	bl	800b414 <findslot>
 800b478:	4605      	mov	r5, r0
 800b47a:	b940      	cbnz	r0, 800b48e <_swilseek+0x20>
 800b47c:	f7fa fbf6 	bl	8005c6c <__errno>
 800b480:	2309      	movs	r3, #9
 800b482:	6003      	str	r3, [r0, #0]
 800b484:	f04f 34ff 	mov.w	r4, #4294967295
 800b488:	4620      	mov	r0, r4
 800b48a:	b003      	add	sp, #12
 800b48c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b48e:	2e02      	cmp	r6, #2
 800b490:	d903      	bls.n	800b49a <_swilseek+0x2c>
 800b492:	f7fa fbeb 	bl	8005c6c <__errno>
 800b496:	2316      	movs	r3, #22
 800b498:	e7f3      	b.n	800b482 <_swilseek+0x14>
 800b49a:	2e01      	cmp	r6, #1
 800b49c:	d112      	bne.n	800b4c4 <_swilseek+0x56>
 800b49e:	6843      	ldr	r3, [r0, #4]
 800b4a0:	18e4      	adds	r4, r4, r3
 800b4a2:	d4f6      	bmi.n	800b492 <_swilseek+0x24>
 800b4a4:	682b      	ldr	r3, [r5, #0]
 800b4a6:	260a      	movs	r6, #10
 800b4a8:	466f      	mov	r7, sp
 800b4aa:	e9cd 3400 	strd	r3, r4, [sp]
 800b4ae:	4630      	mov	r0, r6
 800b4b0:	4639      	mov	r1, r7
 800b4b2:	beab      	bkpt	0x00ab
 800b4b4:	4606      	mov	r6, r0
 800b4b6:	4630      	mov	r0, r6
 800b4b8:	f7ff ffd4 	bl	800b464 <checkerror>
 800b4bc:	2800      	cmp	r0, #0
 800b4be:	dbe1      	blt.n	800b484 <_swilseek+0x16>
 800b4c0:	606c      	str	r4, [r5, #4]
 800b4c2:	e7e1      	b.n	800b488 <_swilseek+0x1a>
 800b4c4:	2e02      	cmp	r6, #2
 800b4c6:	6803      	ldr	r3, [r0, #0]
 800b4c8:	d1ec      	bne.n	800b4a4 <_swilseek+0x36>
 800b4ca:	260c      	movs	r6, #12
 800b4cc:	466f      	mov	r7, sp
 800b4ce:	9300      	str	r3, [sp, #0]
 800b4d0:	4630      	mov	r0, r6
 800b4d2:	4639      	mov	r1, r7
 800b4d4:	beab      	bkpt	0x00ab
 800b4d6:	4606      	mov	r6, r0
 800b4d8:	4630      	mov	r0, r6
 800b4da:	f7ff ffc3 	bl	800b464 <checkerror>
 800b4de:	1c43      	adds	r3, r0, #1
 800b4e0:	d0d0      	beq.n	800b484 <_swilseek+0x16>
 800b4e2:	4404      	add	r4, r0
 800b4e4:	e7de      	b.n	800b4a4 <_swilseek+0x36>

0800b4e6 <_lseek>:
 800b4e6:	f7ff bfc2 	b.w	800b46e <_swilseek>

0800b4ea <_swiclose>:
 800b4ea:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b4ec:	2402      	movs	r4, #2
 800b4ee:	9001      	str	r0, [sp, #4]
 800b4f0:	ad01      	add	r5, sp, #4
 800b4f2:	4620      	mov	r0, r4
 800b4f4:	4629      	mov	r1, r5
 800b4f6:	beab      	bkpt	0x00ab
 800b4f8:	4604      	mov	r4, r0
 800b4fa:	4620      	mov	r0, r4
 800b4fc:	f7ff ffb2 	bl	800b464 <checkerror>
 800b500:	b003      	add	sp, #12
 800b502:	bd30      	pop	{r4, r5, pc}

0800b504 <_close>:
 800b504:	b538      	push	{r3, r4, r5, lr}
 800b506:	4605      	mov	r5, r0
 800b508:	f7ff ff84 	bl	800b414 <findslot>
 800b50c:	4604      	mov	r4, r0
 800b50e:	b930      	cbnz	r0, 800b51e <_close+0x1a>
 800b510:	f7fa fbac 	bl	8005c6c <__errno>
 800b514:	2309      	movs	r3, #9
 800b516:	6003      	str	r3, [r0, #0]
 800b518:	f04f 30ff 	mov.w	r0, #4294967295
 800b51c:	bd38      	pop	{r3, r4, r5, pc}
 800b51e:	3d01      	subs	r5, #1
 800b520:	2d01      	cmp	r5, #1
 800b522:	d809      	bhi.n	800b538 <_close+0x34>
 800b524:	4b09      	ldr	r3, [pc, #36]	; (800b54c <_close+0x48>)
 800b526:	689a      	ldr	r2, [r3, #8]
 800b528:	691b      	ldr	r3, [r3, #16]
 800b52a:	429a      	cmp	r2, r3
 800b52c:	d104      	bne.n	800b538 <_close+0x34>
 800b52e:	f04f 33ff 	mov.w	r3, #4294967295
 800b532:	6003      	str	r3, [r0, #0]
 800b534:	2000      	movs	r0, #0
 800b536:	e7f1      	b.n	800b51c <_close+0x18>
 800b538:	6820      	ldr	r0, [r4, #0]
 800b53a:	f7ff ffd6 	bl	800b4ea <_swiclose>
 800b53e:	2800      	cmp	r0, #0
 800b540:	d1ec      	bne.n	800b51c <_close+0x18>
 800b542:	f04f 33ff 	mov.w	r3, #4294967295
 800b546:	6023      	str	r3, [r4, #0]
 800b548:	e7e8      	b.n	800b51c <_close+0x18>
 800b54a:	bf00      	nop
 800b54c:	20000f20 	.word	0x20000f20

0800b550 <_isatty>:
 800b550:	b570      	push	{r4, r5, r6, lr}
 800b552:	f7ff ff5f 	bl	800b414 <findslot>
 800b556:	2509      	movs	r5, #9
 800b558:	4604      	mov	r4, r0
 800b55a:	b920      	cbnz	r0, 800b566 <_isatty+0x16>
 800b55c:	f7fa fb86 	bl	8005c6c <__errno>
 800b560:	6005      	str	r5, [r0, #0]
 800b562:	4620      	mov	r0, r4
 800b564:	bd70      	pop	{r4, r5, r6, pc}
 800b566:	4628      	mov	r0, r5
 800b568:	4621      	mov	r1, r4
 800b56a:	beab      	bkpt	0x00ab
 800b56c:	4604      	mov	r4, r0
 800b56e:	2c01      	cmp	r4, #1
 800b570:	d0f7      	beq.n	800b562 <_isatty+0x12>
 800b572:	f7fa fb7b 	bl	8005c6c <__errno>
 800b576:	2400      	movs	r4, #0
 800b578:	4605      	mov	r5, r0
 800b57a:	2613      	movs	r6, #19
 800b57c:	4630      	mov	r0, r6
 800b57e:	4621      	mov	r1, r4
 800b580:	beab      	bkpt	0x00ab
 800b582:	4606      	mov	r6, r0
 800b584:	602e      	str	r6, [r5, #0]
 800b586:	e7ec      	b.n	800b562 <_isatty+0x12>

0800b588 <_init>:
 800b588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b58a:	bf00      	nop
 800b58c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b58e:	bc08      	pop	{r3}
 800b590:	469e      	mov	lr, r3
 800b592:	4770      	bx	lr

0800b594 <_fini>:
 800b594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b596:	bf00      	nop
 800b598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b59a:	bc08      	pop	{r3}
 800b59c:	469e      	mov	lr, r3
 800b59e:	4770      	bx	lr
