// Seed: 2131067395
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire [1 : -1 'b0] id_4;
  wire id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd65,
    parameter id_2 = 32'd59,
    parameter id_3 = 32'd36,
    parameter id_4 = 32'd32
) (
    _id_1,
    _id_2,
    _id_3,
    _id_4
);
  inout wire _id_4;
  input wire _id_3;
  output wire _id_2;
  input wire _id_1;
  wire [-1 : id_3] id_5;
  wire [-1 : id_4] id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5
  );
  wire [1  -  id_1 : id_2] id_7;
  always @(posedge -1'd0) force id_6 = id_4 == 1;
endmodule
