

================================================================
== Vitis HLS Report for 'Stream2Mem_Batch_8u_1u_s'
================================================================
* Date:           Wed Mar 26 22:52:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_2_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |        ?|        ?|    9 ~ 28|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 17 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 18 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numReps"   --->   Operation 19 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 20 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i32 %numReps_read"   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.70ns)   --->   "%store_ln184 = store i32 0, i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 24 'store' 'store_ln184' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln187 = br void %while.cond" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187]   --->   Operation 25 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rep_1 = load i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 26 'load' 'rep_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%icmp_ln187 = icmp_eq  i32 %rep_1, i32 %numReps_read" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187]   --->   Operation 27 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %while.body, void %while.end" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187]   --->   Operation 28 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i32 %rep_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 29 'trunc' 'trunc_ln184' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187]   --->   Operation 30 'specloopname' 'specloopname_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%icmp_ln189 = icmp_eq  i4 %empty, i4 %trunc_ln184" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:189]   --->   Operation 31 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln187)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i32 %rep_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 32 'zext' 'zext_ln191' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.52ns)   --->   "%out_1 = add i64 %zext_ln191, i64 %out_read" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 33 'add' 'out_1' <Predicate = (!icmp_ln187)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %icmp_ln189, void %if.else, void %if.then" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:189]   --->   Operation 34 'br' 'br_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.55ns)   --->   "%rep_4 = add i32 %rep_1, i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:196]   --->   Operation 35 'add' 'rep_4' <Predicate = (!icmp_ln187 & !icmp_ln189)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%store_ln184 = store i32 %rep_4, i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 36 'store' 'store_ln184' <Predicate = (!icmp_ln187 & !icmp_ln189)> <Delay = 1.70>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%rep_3 = add i32 %rep_1, i32 16" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 37 'add' 'rep_3' <Predicate = (!icmp_ln187 & icmp_ln189)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.70ns)   --->   "%store_ln184 = store i32 %rep_3, i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 38 'store' 'store_ln184' <Predicate = (!icmp_ln187 & icmp_ln189)> <Delay = 1.70>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln199 = ret" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:199]   --->   Operation 39 'ret' 'ret_ln199' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 40 [1/1] (0.51ns)   --->   "%in0_V_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in0_V" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:155->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 40 'read' 'in0_V_read' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %out_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 41 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (14.6ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_1, i64 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 42 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 43 [1/1] (14.6ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_1, i8 %in0_V_read, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 43 'write' 'write_ln156' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 44 [5/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 44 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 45 [4/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 45 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 46 [3/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 46 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 47 [2/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 47 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 48 [1/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 48 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 14.6>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %out_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 50 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (14.6ns)   --->   "%empty_17 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr, i64 16" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 51 'writereq' 'empty_17' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 3> <Delay = 0.51>
ST_11 : Operation 52 [2/2] (0.51ns)   --->   "%call_ln191 = call void @Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1, i8 %gmem, i64 %out_1, i8 %in0_V" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 52 'call' 'call_ln191' <Predicate = true> <Delay = 0.51> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln191 = call void @Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1, i8 %gmem, i64 %out_1, i8 %in0_V" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 53 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 5> <Delay = 14.6>
ST_13 : Operation 54 [5/5] (14.6ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 54 'writeresp' 'empty_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 6> <Delay = 14.6>
ST_14 : Operation 55 [4/5] (14.6ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 55 'writeresp' 'empty_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 7> <Delay = 14.6>
ST_15 : Operation 56 [3/5] (14.6ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 56 'writeresp' 'empty_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 8> <Delay = 14.6>
ST_16 : Operation 57 [2/5] (14.6ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 57 'writeresp' 'empty_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 9> <Delay = 14.6>
ST_17 : Operation 58 [1/5] (14.6ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 58 'writeresp' 'empty_18' <Predicate = (icmp_ln189)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln193 = br void %if.end" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:193]   --->   Operation 59 'br' 'br_ln193' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_17 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln187 = br void %while.cond" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187]   --->   Operation 60 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('rep', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:184) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln184', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:184) of constant 0 on local variable 'rep', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:184 [11]  (1.707 ns)

 <State 2>: 4.259ns
The critical path consists of the following:
	'load' operation 32 bit ('rep', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:184) on local variable 'rep', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:184 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln187', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:187) [15]  (2.552 ns)
	'store' operation 0 bit ('store_ln184', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:184) of variable 'rep', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:192 on local variable 'rep', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:184 [39]  (1.707 ns)

 <State 3>: 14.600ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem_addr_1', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) [26]  (0.000 ns)
	bus request operation ('gmem_addr_1_req', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) [27]  (14.600 ns)

 <State 4>: 14.600ns
The critical path consists of the following:
	bus write operation ('write_ln156', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) [28]  (14.600 ns)

 <State 5>: 14.600ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) [29]  (14.600 ns)

 <State 6>: 14.600ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) [29]  (14.600 ns)

 <State 7>: 14.600ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) [29]  (14.600 ns)

 <State 8>: 14.600ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) [29]  (14.600 ns)

 <State 9>: 14.600ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195) [29]  (14.600 ns)

 <State 10>: 14.600ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem_addr', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191) [34]  (0.000 ns)
	bus request operation ('empty_17', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191) [35]  (14.600 ns)

 <State 11>: 0.518ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln191', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:191) to 'Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1' [36]  (0.518 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 14.600ns
The critical path consists of the following:
	bus response operation ('empty_18', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:192) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192) [37]  (14.600 ns)

 <State 14>: 14.600ns
The critical path consists of the following:
	bus response operation ('empty_18', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:192) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192) [37]  (14.600 ns)

 <State 15>: 14.600ns
The critical path consists of the following:
	bus response operation ('empty_18', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:192) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192) [37]  (14.600 ns)

 <State 16>: 14.600ns
The critical path consists of the following:
	bus response operation ('empty_18', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:192) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192) [37]  (14.600 ns)

 <State 17>: 14.600ns
The critical path consists of the following:
	bus response operation ('empty_18', /home/emre/Documents/finn/deps/finn-hlslib/dma.h:192) on port 'gmem' (/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192) [37]  (14.600 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
