vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 20:40:53 on Dec 26,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   x] =     x
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2046] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[   2] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
# Memo[   4] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# Memo[   4] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# Memo[2047] =     0
# PUSH SP =       2046
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# Memo[2047] =     0
# POP SP =       2047
quit -sim
# End time: 20:59:04 on Dec 26,2022, Elapsed time: 0:18:11
# Errors: 0, Warnings: 1
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 21:00:33 on Dec 26,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   x] =     x
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
quit -sim
# End time: 21:04:39 on Dec 26,2022, Elapsed time: 0:04:06
# Errors: 0, Warnings: 2
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 21:04:49 on Dec 26,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   x] =     x
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
# PUSH SP =       2046
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 21:20:24 on Dec 26,2022, Elapsed time: 0:15:35
# Errors: 0, Warnings: 1
# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v failed with 1 errors.
# Compile of regfile.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v was successful.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# Compile of DEBuffer.v was successful.
# Compile of stackPointer.v was successful.
# Compile of EMBuffer.v failed with 4 errors.
# Compile of FDBuffer.v was successful.
# Compile of MWBuffer.v was successful.
# Compile of hazardDetectionUnit.v was successful.
# 18 compiles, 2 failed with 5 errors.
# Compile of EMBuffer.v was successful.
# Compile of processor.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 21:25:02 on Dec 26,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   x] =     x
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 21:25:50 on Dec 26,2022, Elapsed time: 0:00:48
# Errors: 0, Warnings: 4
# Compile of controlUnit.v was successful.
# Compile of processor.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 21:28:58 on Dec 26,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   x] =     x
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 21:31:11 on Dec 26,2022, Elapsed time: 0:02:13
# Errors: 0, Warnings: 3
# Compile of dataMemory.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 21:31:40 on Dec 26,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[2047] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[2047] =     0
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[2047] = 65535
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# PUSH SP =       2046
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[2046] =     0
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   6] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   2] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# Memo[   4] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
run
# Memo[   4] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# Memo[2047] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# POP SP =       2047
run
run
# Memo[   4] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
# Memo[   4] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
# Memo[  52] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
run
# Memo[2047] =    49
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# PUSH SP =       2046
run
# Memo[2046] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# PUSH SP =       2045
quit -sim
# End time: 22:03:00 on Dec 26,2022, Elapsed time: 0:31:20
# Errors: 0, Warnings: 1
# Compile of controlUnit.v was successful.
# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v was successful.
# Compile of regfile.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v was successful.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# Compile of DEBuffer.v was successful.
# Compile of stackPointer.v was successful.
# Compile of EMBuffer.v was successful.
# Compile of FDBuffer.v was successful.
# Compile of MWBuffer.v was successful.
# Compile of hazardDetectionUnit.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 22:05:31 on Dec 26,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[2047] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[2047] =     0
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[2047] = 65535
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# PUSH SP =       2046
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[2046] =     0
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   6] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   2] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# Memo[   4] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
run
# Memo[   4] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# Memo[2047] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# POP SP =       2047
run
run
# Memo[   4] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
# Memo[   4] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
# Memo[  52] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
run
# Memo[2047] =    49
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# PUSH SP =       2046
run
# Memo[2046] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# PUSH SP =       2045
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
# Memo[  51] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
run
# Memo[2046] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
# POP SP =       2046
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
run
quit -sim
# End time: 22:48:26 on Dec 26,2022, Elapsed time: 0:42:55
# Errors: 0, Warnings: 3
# Compile of controllerTB.v was successful.
# Compile of hazardDetectionUnit.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 22:55:31 on Dec 26,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[2047] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[2047] =     0
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[2047] = 65535
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# PUSH SP =       2046
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[2046] =     0
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   6] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# Memo[   2] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# Memo[   4] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
run
# Memo[   4] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# Memo[2047] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# POP SP =       2047
run
run
# Memo[   4] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
# Memo[   4] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
# Memo[  52] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
run
# Memo[2047] =    49
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# PUSH SP =       2046
run
# Memo[2046] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# PUSH SP =       2045
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
# Memo[  51] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
run
run
# Memo[2046] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
# POP SP =       2046
run
# Memo[2047] =    49
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
# POP SP =       2047
run
run
# Memo[ 103] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
run
# Memo[ 155] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =   103
run
run
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =   155
run
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =   155
quit -sim
# End time: 23:24:56 on Dec 26,2022, Elapsed time: 0:29:25
# Errors: 0, Warnings: 3
# Compile of hazardDetectionUnit.v was successful.
# Compile of processor.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 23:27:50 on Dec 26,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 23:29:28 on Dec 26,2022, Elapsed time: 0:01:38
# Errors: 0, Warnings: 3
# Compile of hazardDetectionUnit.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 23:29:44 on Dec 26,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] =     0
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2047] = 65535
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# PUSH SP =       2046
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[2046] =     0
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[   2] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[   4] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
# Memo[   4] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# Memo[2047] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
# POP SP =       2047
run
# Memo[   4] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# Memo[   4] = 65535
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# Memo[  52] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# Memo[2047] =    49
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
# PUSH SP =       2046
run
# Memo[2046] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
# PUSH SP =       2045
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# Memo[  51] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] = 65535
run
# Memo[2046] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
# POP SP =       2046
run
# Memo[2047] =    49
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
# POP SP =       2047
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
# Memo[   0] =     0
# reg[0] = 65535,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
# Memo[ 103] =     0
# reg[0] =     0,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =    51
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =   103
# POP SP =       2048
run
# Memo[   1] =     0
# reg[0] =     0,reg[1] = 65534,reg[2] = 65535,reg[3] =     4,reg[4] =    52,reg[5] =     4,reg[6] =     2,reg[7] =   103
# POP SP =       2049
quit -sim
# End time: 23:34:45 on Dec 26,2022, Elapsed time: 0:05:01
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 01:04:08 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     6,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  24] =     0
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 01:31:38 on Dec 27,2022, Elapsed time: 0:27:30
# Errors: 0, Warnings: 2
# Compile of processor.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 01:31:53 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     6,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     6
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  24] =     0
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     6
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  24] =     0
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[  12] =     0
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     6,reg[1] =    12,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 01:48:41 on Dec 27,2022, Elapsed time: 0:16:48
# Errors: 0, Warnings: 2
# Compile of processor.v was successful.
# Compile of EMBuffer.v was successful.
# Compile of hazardDetectionUnit.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 01:49:03 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'opcodeAfterE2M'. The port definition is at: F:/Eng/Third Year/First Term/Computer Architecture/Project/Github/MZNM-Processor/hazardDetectionUnit.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /controllerTB/controller/processor/hdu File: F:/Eng/Third Year/First Term/Computer Architecture/Project/Github/MZNM-Processor/processor.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'opcodeOut'. The port definition is at: F:/Eng/Third Year/First Term/Computer Architecture/Project/Github/MZNM-Processor/EMBuffer.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /controllerTB/controller/processor/em File: F:/Eng/Third Year/First Term/Computer Architecture/Project/Github/MZNM-Processor/processor.v Line: 148
quit -sim
# End time: 01:51:25 on Dec 27,2022, Elapsed time: 0:02:22
# Errors: 0, Warnings: 6
# Compile of processor.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 01:51:38 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     6,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     6
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  24] =     0
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     6
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  24] =     0
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[  12] =     0
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     6,reg[1] =    12,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     6,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     6
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  24] =     0
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 02:00:39 on Dec 27,2022, Elapsed time: 0:09:01
# Errors: 0, Warnings: 1
# Compile of processor.v was successful.
# Compile of EMBuffer.v was successful.
# Compile of hazardDetectionUnit.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 02:00:59 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     6,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     6
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  24] =     0
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     6
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[  96] =     0
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 02:23:29 on Dec 27,2022, Elapsed time: 0:22:30
# Errors: 0, Warnings: 4
# Compile of controllerTB.v was successful.
# Compile of pc.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 02:27:31 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     0
# reg[0] =     6,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     6
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  24] =     0
# reg[0] =     6,reg[1] =     6,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   6] =     6
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[  18] =     0
# reg[0] =     6,reg[1] =    24,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[   9] =     0
# reg[0] =     6,reg[1] =    18,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     6,reg[1] =     9,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
# A time value could not be extracted from the current line
quit -sim
# End time: 02:31:26 on Dec 27,2022, Elapsed time: 0:03:55
# Errors: 0, Warnings: 3
# Compile of processor.v was successful.
# Compile of controllerTB.v was successful.
# Compile of hazardDetectionUnit.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 02:48:08 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
restart
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 02:49:51 on Dec 27,2022, Elapsed time: 0:01:43
# Errors: 0, Warnings: 2
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 02:51:19 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =    38,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
restart -f
add wave -position end sim:/controllerTB/controller/processor/pcCircuit/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =    38,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
restart -f
add wave -position end sim:/controllerTB/controller/processor/hdu/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
restart -f
add wave -position end sim:/controllerTB/controller/processor/alu/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 03:18:29 on Dec 27,2022, Elapsed time: 0:27:10
# Errors: 0, Warnings: 1
# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v was successful.
# Compile of regfile.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v was successful.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# Compile of DEBuffer.v was successful.
# Compile of stackPointer.v was successful.
# Compile of EMBuffer.v was successful.
# Compile of FDBuffer.v was successful.
# Compile of MWBuffer.v was successful.
# Compile of hazardDetectionUnit.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 03:19:31 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position end sim:/controllerTB/controller/processor/alu/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 03:29:00 on Dec 27,2022, Elapsed time: 0:09:29
# Errors: 0, Warnings: 1
# Compile of ALU.v failed with 1 errors.
# Compile of ALU.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 03:29:45 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 03:34:58 on Dec 27,2022, Elapsed time: 0:05:13
# Errors: 0, Warnings: 3
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 03:35:12 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =    38,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 03:36:18 on Dec 27,2022, Elapsed time: 0:01:06
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 03:37:44 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 03:40:49 on Dec 27,2022, Elapsed time: 0:03:05
# Errors: 0, Warnings: 2
# Compile of controlUnit.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 03:41:49 on Dec 27,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  11] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =    11,reg[6] =     0,reg[7] =     0
