#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5565c6139c10 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -6 -11;
v0x5565c6164340_0 .var "clk", 0 0;
L_0x7f9d3449e3c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5565c6164400_0 .net "e", 7 0, L_0x7f9d3449e3c0;  1 drivers
L_0x7f9d3449e408 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5565c61644c0_0 .net "e1", 7 0, L_0x7f9d3449e408;  1 drivers
L_0x7f9d3449e450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5565c6164560_0 .net "e2", 7 0, L_0x7f9d3449e450;  1 drivers
L_0x7f9d3449e498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5565c6164620_0 .net "e3", 7 0, L_0x7f9d3449e498;  1 drivers
v0x5565c6164730_0 .var "inter", 0 0;
v0x5565c6164820_0 .var "reset", 0 0;
v0x5565c61648c0_0 .net "s", 7 0, L_0x5565c6179300;  1 drivers
v0x5565c61649d0_0 .net "s1", 7 0, L_0x5565c61793c0;  1 drivers
v0x5565c6164a90_0 .net "s2", 7 0, L_0x5565c61794c0;  1 drivers
v0x5565c6164ba0_0 .net "s3", 7 0, L_0x5565c6179580;  1 drivers
S_0x5565c6139890 .scope module, "micpu" "cpu" 2 24, 3 1 0, S_0x5565c6139c10;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "interrupcion"
    .port_info 3 /INPUT 8 "e"
    .port_info 4 /INPUT 8 "e1"
    .port_info 5 /INPUT 8 "e2"
    .port_info 6 /INPUT 8 "e3"
    .port_info 7 /OUTPUT 8 "s"
    .port_info 8 /OUTPUT 8 "s1"
    .port_info 9 /OUTPUT 8 "s2"
    .port_info 10 /OUTPUT 8 "s3"
v0x5565c6161660_0 .net "clk", 0 0, v0x5565c6164340_0;  1 drivers
v0x5565c6162cf0_0 .net "clock_out", 0 0, v0x5565c615d070_0;  1 drivers
v0x5565c6162db0_0 .net "e", 7 0, L_0x7f9d3449e3c0;  alias, 1 drivers
v0x5565c6162ea0_0 .net "e1", 7 0, L_0x7f9d3449e408;  alias, 1 drivers
v0x5565c6162f90_0 .net "e2", 7 0, L_0x7f9d3449e450;  alias, 1 drivers
v0x5565c61630f0_0 .net "e3", 7 0, L_0x7f9d3449e498;  alias, 1 drivers
v0x5565c6163200_0 .net "enable", 0 0, v0x5565c61619e0_0;  1 drivers
v0x5565c61632a0_0 .net "interrupcion", 0 0, v0x5565c6164730_0;  1 drivers
v0x5565c6163340_0 .net "op_alu", 2 0, v0x5565c6161b90_0;  1 drivers
v0x5565c61633e0_0 .net "opcode", 5 0, L_0x5565c61791d0;  1 drivers
v0x5565c61634a0_0 .net "pop", 0 0, v0x5565c6161d90_0;  1 drivers
v0x5565c6163540_0 .net "push", 0 0, v0x5565c6161e80_0;  1 drivers
v0x5565c61635e0_0 .net "reset", 0 0, v0x5565c6164820_0;  1 drivers
v0x5565c6163680_0 .net "s", 7 0, L_0x5565c6179300;  alias, 1 drivers
v0x5565c6163740_0 .net "s1", 7 0, L_0x5565c61793c0;  alias, 1 drivers
v0x5565c61637e0_0 .net "s2", 7 0, L_0x5565c61794c0;  alias, 1 drivers
v0x5565c6163880_0 .net "s3", 7 0, L_0x5565c6179580;  alias, 1 drivers
v0x5565c6163a30_0 .net "s_cargaes", 0 0, v0x5565c6161f70_0;  1 drivers
v0x5565c6163ad0_0 .net "s_inc", 0 0, v0x5565c6162060_0;  1 drivers
v0x5565c6163b70_0 .net "s_inm", 0 0, v0x5565c6162100_0;  1 drivers
v0x5565c6163c10_0 .net "s_interrupcion", 0 0, v0x5565c61621f0_0;  1 drivers
v0x5565c6163cb0_0 .net "s_load", 0 0, v0x5565c61622e0_0;  1 drivers
v0x5565c6163d50_0 .net "s_pop", 0 0, v0x5565c61623d0_0;  1 drivers
v0x5565c6163df0_0 .net "we3", 0 0, v0x5565c61624c0_0;  1 drivers
v0x5565c6163e90_0 .net "we_es", 0 0, v0x5565c61625b0_0;  1 drivers
v0x5565c6163f80_0 .net "wez", 0 0, v0x5565c6162650_0;  1 drivers
v0x5565c6164020_0 .net "write_enable", 0 0, v0x5565c6162740_0;  1 drivers
v0x5565c61640c0_0 .net "write_key", 0 0, v0x5565c6162830_0;  1 drivers
v0x5565c6164160_0 .net "z", 0 0, v0x5565c6153d60_0;  1 drivers
S_0x5565c61391b0 .scope module, "camino_de_datos" "cd" 3 8, 4 1 0, S_0x5565c6139890;
 .timescale -6 -11;
    .port_info 0 /INPUT 8 "e"
    .port_info 1 /INPUT 8 "e1"
    .port_info 2 /INPUT 8 "e2"
    .port_info 3 /INPUT 8 "e3"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /INPUT 1 "s_inc"
    .port_info 7 /INPUT 1 "s_inm"
    .port_info 8 /INPUT 1 "we3"
    .port_info 9 /INPUT 1 "wez"
    .port_info 10 /INPUT 1 "push"
    .port_info 11 /INPUT 1 "pop"
    .port_info 12 /INPUT 1 "s_pop"
    .port_info 13 /INPUT 1 "write_enable"
    .port_info 14 /INPUT 1 "s_load"
    .port_info 15 /INPUT 1 "we_es"
    .port_info 16 /INPUT 1 "s_cargaes"
    .port_info 17 /INPUT 1 "s_interrupcion"
    .port_info 18 /INPUT 1 "enable"
    .port_info 19 /INPUT 1 "write_key"
    .port_info 20 /INPUT 3 "op_alu"
    .port_info 21 /OUTPUT 1 "z"
    .port_info 22 /OUTPUT 1 "clock_out"
    .port_info 23 /OUTPUT 6 "opcode"
    .port_info 24 /OUTPUT 8 "s"
    .port_info 25 /OUTPUT 8 "s1"
    .port_info 26 /OUTPUT 8 "s2"
    .port_info 27 /OUTPUT 8 "s3"
L_0x5565c6177f70 .functor AND 1, L_0x5565c6177e80, v0x5565c61625b0_0, C4<1>, C4<1>;
L_0x5565c61780d0 .functor AND 1, L_0x5565c6178030, v0x5565c61625b0_0, C4<1>, C4<1>;
L_0x5565c61782d0 .functor AND 1, L_0x5565c61781d0, v0x5565c61625b0_0, C4<1>, C4<1>;
L_0x5565c61783e0 .functor AND 1, L_0x5565c6178340, v0x5565c61625b0_0, C4<1>, C4<1>;
L_0x5565c6179300 .functor BUFZ 8, v0x5565c615a790_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5565c61793c0 .functor BUFZ 8, v0x5565c615b000_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5565c61794c0 .functor BUFZ 8, v0x5565c615b710_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5565c6179580 .functor BUFZ 8, v0x5565c615be50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5565c615d760_0 .net *"_s17", 0 0, L_0x5565c6177e80;  1 drivers
v0x5565c615d860_0 .net *"_s21", 0 0, L_0x5565c6178030;  1 drivers
v0x5565c615d940_0 .net *"_s25", 0 0, L_0x5565c61781d0;  1 drivers
v0x5565c615da00_0 .net *"_s29", 0 0, L_0x5565c6178340;  1 drivers
v0x5565c615dae0_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c615db80_0 .net "clock_out", 0 0, v0x5565c615d070_0;  alias, 1 drivers
v0x5565c615dc20_0 .net "dir", 9 0, v0x5565c6159560_0;  1 drivers
v0x5565c615dd50_0 .net "e", 7 0, L_0x7f9d3449e3c0;  alias, 1 drivers
v0x5565c615de40_0 .net "e1", 7 0, L_0x7f9d3449e408;  alias, 1 drivers
v0x5565c615dfa0_0 .net "e2", 7 0, L_0x7f9d3449e450;  alias, 1 drivers
v0x5565c615e070_0 .net "e3", 7 0, L_0x7f9d3449e498;  alias, 1 drivers
v0x5565c615e140_0 .net "enable", 0 0, v0x5565c61619e0_0;  alias, 1 drivers
v0x5565c615e210_0 .net "instruccion", 15 0, L_0x5565c6176270;  1 drivers
v0x5565c615e2e0_0 .net "op_alu", 2 0, v0x5565c6161b90_0;  alias, 1 drivers
v0x5565c615e3b0_0 .net "opcode", 5 0, L_0x5565c61791d0;  alias, 1 drivers
v0x5565c615e450_0 .net "pop", 0 0, v0x5565c6161d90_0;  alias, 1 drivers
v0x5565c615e520_0 .net "push", 0 0, v0x5565c6161e80_0;  alias, 1 drivers
v0x5565c615e700_0 .net "rd1", 7 0, L_0x5565c6175350;  1 drivers
v0x5565c615e7a0_0 .net "rd2", 7 0, L_0x5565c6175a20;  1 drivers
v0x5565c615e840_0 .net "reset", 0 0, v0x5565c6164820_0;  alias, 1 drivers
v0x5565c615e9f0_0 .net "s", 7 0, L_0x5565c6179300;  alias, 1 drivers
v0x5565c615ead0_0 .net "s1", 7 0, L_0x5565c61793c0;  alias, 1 drivers
v0x5565c615ebb0_0 .net "s2", 7 0, L_0x5565c61794c0;  alias, 1 drivers
v0x5565c615ec90_0 .net "s3", 7 0, L_0x5565c6179580;  alias, 1 drivers
v0x5565c615ed70_0 .net "s_cargaes", 0 0, v0x5565c6161f70_0;  alias, 1 drivers
v0x5565c615ee10_0 .net "s_inc", 0 0, v0x5565c6162060_0;  alias, 1 drivers
v0x5565c615eee0_0 .net "s_inm", 0 0, v0x5565c6162100_0;  alias, 1 drivers
v0x5565c615efb0_0 .net "s_interrupcion", 0 0, v0x5565c61621f0_0;  alias, 1 drivers
v0x5565c615f080_0 .net "s_load", 0 0, v0x5565c61622e0_0;  alias, 1 drivers
v0x5565c615f150_0 .net "s_pop", 0 0, v0x5565c61623d0_0;  alias, 1 drivers
v0x5565c615f220_0 .net "sa", 7 0, v0x5565c615a790_0;  1 drivers
v0x5565c615f2f0_0 .net "sa1", 7 0, v0x5565c615b000_0;  1 drivers
v0x5565c615f3c0_0 .net "sa2", 7 0, v0x5565c615b710_0;  1 drivers
v0x5565c615f6a0_0 .net "sa3", 7 0, v0x5565c615be50_0;  1 drivers
v0x5565c615f770_0 .net "salida_alu", 7 0, v0x5565c6150910_0;  1 drivers
v0x5565c615f810_0 .net "salida_deco", 3 0, L_0x5565c61777b0;  1 drivers
v0x5565c615f8e0_0 .net "salida_keylogger", 7 0, L_0x5565c6178b60;  1 drivers
v0x5565c615f9b0_0 .net "salida_memdata", 7 0, L_0x5565c6176550;  1 drivers
v0x5565c615fa50_0 .net "salida_mux4a1", 7 0, L_0x5565c6178990;  1 drivers
v0x5565c615faf0_0 .net "salida_muxalu", 7 0, L_0x5565c6175e80;  1 drivers
v0x5565c615fbe0_0 .net "salida_muxinterrupcion", 9 0, L_0x5565c6178c70;  1 drivers
v0x5565c615fcd0_0 .net "salida_muxizq", 9 0, L_0x5565c61762e0;  1 drivers
v0x5565c615fdc0_0 .net "salida_muxmemdata", 7 0, L_0x5565c6176be0;  1 drivers
v0x5565c615fed0_0 .net "salida_muxpila", 9 0, L_0x5565c6176650;  1 drivers
v0x5565c615ffe0_0 .net "salida_pila", 9 0, v0x5565c6159c40_0;  1 drivers
v0x5565c61600f0_0 .net "salida_sum", 9 0, L_0x5565c61764b0;  1 drivers
v0x5565c6160200_0 .net "wd3", 7 0, L_0x5565c6178450;  1 drivers
v0x5565c6160310_0 .net "we3", 0 0, v0x5565c61624c0_0;  alias, 1 drivers
v0x5565c61603b0_0 .net "we_es", 0 0, v0x5565c61625b0_0;  alias, 1 drivers
v0x5565c6160450_0 .net "wez", 0 0, v0x5565c6162650_0;  alias, 1 drivers
v0x5565c61604f0_0 .net "write_enable", 0 0, v0x5565c6162740_0;  alias, 1 drivers
v0x5565c6160590_0 .net "write_key", 0 0, v0x5565c6162830_0;  alias, 1 drivers
v0x5565c6160630_0 .net "z", 0 0, v0x5565c6153d60_0;  alias, 1 drivers
v0x5565c61606d0_0 .net "zalu", 0 0, L_0x5565c6164de0;  1 drivers
L_0x5565c6175bc0 .part L_0x5565c6176270, 8, 4;
L_0x5565c6175cb0 .part L_0x5565c6176270, 4, 4;
L_0x5565c6175d50 .part L_0x5565c6176270, 0, 4;
L_0x5565c6175fb0 .part L_0x5565c6176270, 4, 8;
L_0x5565c6176410 .part L_0x5565c6176270, 0, 10;
L_0x5565c61769a0 .part L_0x5565c6176270, 0, 8;
L_0x5565c6177de0 .part L_0x5565c6176270, 10, 2;
L_0x5565c6177e80 .part L_0x5565c61777b0, 0, 1;
L_0x5565c6178030 .part L_0x5565c61777b0, 1, 1;
L_0x5565c61781d0 .part L_0x5565c61777b0, 2, 1;
L_0x5565c6178340 .part L_0x5565c61777b0, 3, 1;
L_0x5565c6178ac0 .part L_0x5565c6176270, 11, 1;
L_0x5565c6178bd0 .part L_0x5565c6176270, 10, 1;
L_0x5565c6178ed0 .part L_0x5565c6176270, 6, 2;
L_0x5565c6178ff0 .part L_0x5565c6176270, 0, 6;
L_0x5565c61791d0 .part L_0x5565c6176270, 10, 6;
S_0x5565c61331d0 .scope module, "alu_derecha" "alu" 4 9, 5 1 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x5565c6164de0 .functor NOT 1, L_0x5565c6164d40, C4<0>, C4<0>, C4<0>;
v0x5565c61369a0_0 .net *"_s3", 0 0, L_0x5565c6164d40;  1 drivers
v0x5565c6125b50_0 .net "a", 7 0, L_0x5565c6175350;  alias, 1 drivers
v0x5565c6125c20_0 .net "b", 7 0, L_0x5565c6175a20;  alias, 1 drivers
v0x5565c60d7780_0 .net "op_alu", 2 0, v0x5565c6161b90_0;  alias, 1 drivers
v0x5565c6150910_0 .var "s", 7 0;
v0x5565c61509f0_0 .net "y", 7 0, v0x5565c6150910_0;  alias, 1 drivers
v0x5565c6150ad0_0 .net "zero", 0 0, L_0x5565c6164de0;  alias, 1 drivers
E_0x5565c60b3060 .event edge, v0x5565c60d7780_0, v0x5565c6125c20_0, v0x5565c6125b50_0;
L_0x5565c6164d40 .reduce/or v0x5565c6150910_0;
S_0x5565c6150c30 .scope module, "banco_registro" "regfile" 4 11, 6 4 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x5565c6150f60_0 .net *"_s0", 31 0, L_0x5565c6164ec0;  1 drivers
v0x5565c6151060_0 .net *"_s10", 5 0, L_0x5565c61751c0;  1 drivers
L_0x7f9d3449e0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565c6151140_0 .net *"_s13", 1 0, L_0x7f9d3449e0a8;  1 drivers
L_0x7f9d3449e0f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5565c6151200_0 .net/2u *"_s14", 7 0, L_0x7f9d3449e0f0;  1 drivers
v0x5565c61512e0_0 .net *"_s18", 31 0, L_0x5565c61754e0;  1 drivers
L_0x7f9d3449e138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c6151410_0 .net *"_s21", 27 0, L_0x7f9d3449e138;  1 drivers
L_0x7f9d3449e180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c61514f0_0 .net/2u *"_s22", 31 0, L_0x7f9d3449e180;  1 drivers
v0x5565c61515d0_0 .net *"_s24", 0 0, L_0x5565c6175660;  1 drivers
v0x5565c6151690_0 .net *"_s26", 7 0, L_0x5565c61757a0;  1 drivers
v0x5565c6151770_0 .net *"_s28", 5 0, L_0x5565c6175890;  1 drivers
L_0x7f9d3449e018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c6151850_0 .net *"_s3", 27 0, L_0x7f9d3449e018;  1 drivers
L_0x7f9d3449e1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565c6151930_0 .net *"_s31", 1 0, L_0x7f9d3449e1c8;  1 drivers
L_0x7f9d3449e210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5565c6151a10_0 .net/2u *"_s32", 7 0, L_0x7f9d3449e210;  1 drivers
L_0x7f9d3449e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c6151af0_0 .net/2u *"_s4", 31 0, L_0x7f9d3449e060;  1 drivers
v0x5565c6151bd0_0 .net *"_s6", 0 0, L_0x5565c6174fe0;  1 drivers
v0x5565c6151c90_0 .net *"_s8", 7 0, L_0x5565c6175120;  1 drivers
v0x5565c6151d70_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c6151e30_0 .net "ra1", 3 0, L_0x5565c6175bc0;  1 drivers
v0x5565c6151f10_0 .net "ra2", 3 0, L_0x5565c6175cb0;  1 drivers
v0x5565c6151ff0_0 .net "rd1", 7 0, L_0x5565c6175350;  alias, 1 drivers
v0x5565c61520b0_0 .net "rd2", 7 0, L_0x5565c6175a20;  alias, 1 drivers
v0x5565c6152150 .array "regb", 15 0, 7 0;
v0x5565c61521f0_0 .net "wa3", 3 0, L_0x5565c6175d50;  1 drivers
v0x5565c61522d0_0 .net "wd3", 7 0, L_0x5565c6178450;  alias, 1 drivers
v0x5565c61523b0_0 .net "we3", 0 0, v0x5565c61624c0_0;  alias, 1 drivers
E_0x5565c60b3260 .event posedge, v0x5565c6151d70_0;
L_0x5565c6164ec0 .concat [ 4 28 0 0], L_0x5565c6175bc0, L_0x7f9d3449e018;
L_0x5565c6174fe0 .cmp/ne 32, L_0x5565c6164ec0, L_0x7f9d3449e060;
L_0x5565c6175120 .array/port v0x5565c6152150, L_0x5565c61751c0;
L_0x5565c61751c0 .concat [ 4 2 0 0], L_0x5565c6175bc0, L_0x7f9d3449e0a8;
L_0x5565c6175350 .functor MUXZ 8, L_0x7f9d3449e0f0, L_0x5565c6175120, L_0x5565c6174fe0, C4<>;
L_0x5565c61754e0 .concat [ 4 28 0 0], L_0x5565c6175cb0, L_0x7f9d3449e138;
L_0x5565c6175660 .cmp/ne 32, L_0x5565c61754e0, L_0x7f9d3449e180;
L_0x5565c61757a0 .array/port v0x5565c6152150, L_0x5565c6175890;
L_0x5565c6175890 .concat [ 4 2 0 0], L_0x5565c6175cb0, L_0x7f9d3449e1c8;
L_0x5565c6175a20 .functor MUXZ 8, L_0x7f9d3449e210, L_0x5565c61757a0, L_0x5565c6175660, C4<>;
S_0x5565c6152570 .scope module, "deco24" "dec24" 4 21, 6 72 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 2 "entrada"
    .port_info 1 /OUTPUT 4 "salida"
L_0x5565c6176e40 .functor NOT 1, L_0x5565c6176da0, C4<0>, C4<0>, C4<0>;
L_0x5565c6176f50 .functor NOT 1, L_0x5565c6176eb0, C4<0>, C4<0>, C4<0>;
L_0x5565c6176fc0 .functor AND 1, L_0x5565c6176e40, L_0x5565c6176f50, C4<1>, C4<1>;
L_0x5565c6177170 .functor NOT 1, L_0x5565c61770d0, C4<0>, C4<0>, C4<0>;
L_0x5565c6177360 .functor AND 1, L_0x5565c6177170, L_0x5565c6177230, C4<1>, C4<1>;
L_0x5565c61775a0 .functor NOT 1, L_0x5565c61774c0, C4<0>, C4<0>, C4<0>;
L_0x5565c61776a0 .functor AND 1, L_0x5565c6177420, L_0x5565c61775a0, C4<1>, C4<1>;
L_0x5565c6177c30 .functor AND 1, L_0x5565c6177990, L_0x5565c6177a80, C4<1>, C4<1>;
v0x5565c61526f0_0 .net *"_s10", 0 0, L_0x5565c6176fc0;  1 drivers
v0x5565c61527f0_0 .net *"_s15", 0 0, L_0x5565c61770d0;  1 drivers
v0x5565c61528d0_0 .net *"_s16", 0 0, L_0x5565c6177170;  1 drivers
v0x5565c6152990_0 .net *"_s19", 0 0, L_0x5565c6177230;  1 drivers
v0x5565c6152a70_0 .net *"_s20", 0 0, L_0x5565c6177360;  1 drivers
v0x5565c6152ba0_0 .net *"_s25", 0 0, L_0x5565c6177420;  1 drivers
v0x5565c6152c80_0 .net *"_s27", 0 0, L_0x5565c61774c0;  1 drivers
v0x5565c6152d60_0 .net *"_s28", 0 0, L_0x5565c61775a0;  1 drivers
v0x5565c6152e40_0 .net *"_s3", 0 0, L_0x5565c6176da0;  1 drivers
v0x5565c6152f20_0 .net *"_s30", 0 0, L_0x5565c61776a0;  1 drivers
v0x5565c6153000_0 .net *"_s36", 0 0, L_0x5565c6177990;  1 drivers
v0x5565c61530e0_0 .net *"_s38", 0 0, L_0x5565c6177a80;  1 drivers
v0x5565c61531c0_0 .net *"_s39", 0 0, L_0x5565c6177c30;  1 drivers
v0x5565c61532a0_0 .net *"_s4", 0 0, L_0x5565c6176e40;  1 drivers
v0x5565c6153380_0 .net *"_s7", 0 0, L_0x5565c6176eb0;  1 drivers
v0x5565c6153460_0 .net *"_s8", 0 0, L_0x5565c6176f50;  1 drivers
v0x5565c6153540_0 .net "entrada", 1 0, L_0x5565c6177de0;  1 drivers
v0x5565c6153730_0 .net "salida", 3 0, L_0x5565c61777b0;  alias, 1 drivers
L_0x5565c6176da0 .part L_0x5565c6177de0, 1, 1;
L_0x5565c6176eb0 .part L_0x5565c6177de0, 0, 1;
L_0x5565c61770d0 .part L_0x5565c6177de0, 1, 1;
L_0x5565c6177230 .part L_0x5565c6177de0, 0, 1;
L_0x5565c6177420 .part L_0x5565c6177de0, 1, 1;
L_0x5565c61774c0 .part L_0x5565c6177de0, 0, 1;
L_0x5565c61777b0 .concat8 [ 1 1 1 1], L_0x5565c6176fc0, L_0x5565c6177360, L_0x5565c61776a0, L_0x5565c6177c30;
L_0x5565c6177990 .part L_0x5565c6177de0, 1, 1;
L_0x5565c6177a80 .part L_0x5565c6177de0, 0, 1;
S_0x5565c6153870 .scope module, "ffz" "ffd" 4 10, 6 61 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x5565c6153a90_0 .net "carga", 0 0, v0x5565c6162650_0;  alias, 1 drivers
v0x5565c6153b70_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c6153c60_0 .net "d", 0 0, L_0x5565c6164de0;  alias, 1 drivers
v0x5565c6153d60_0 .var "q", 0 0;
v0x5565c6153e00_0 .net "reset", 0 0, v0x5565c6164820_0;  alias, 1 drivers
E_0x5565c613bd10 .event posedge, v0x5565c6153e00_0, v0x5565c6151d70_0;
S_0x5565c6153f50 .scope module, "keys" "keylogger" 4 30, 6 164 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /OUTPUT 8 "salida"
    .port_info 1 /INPUT 8 "entrada"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 1 "clk"
L_0x5565c6178b60 .functor BUFZ 8, L_0x5565c6179090, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5565c61541b0_0 .net *"_s0", 7 0, L_0x5565c6179090;  1 drivers
v0x5565c61542b0_0 .net *"_s2", 9 0, L_0x5565c6179130;  1 drivers
L_0x7f9d3449e378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565c6154390_0 .net *"_s5", 1 0, L_0x7f9d3449e378;  1 drivers
v0x5565c6154450_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c6154540_0 .var "direccion", 7 0;
v0x5565c6154670_0 .net "entrada", 7 0, v0x5565c6150910_0;  alias, 1 drivers
v0x5565c6154730 .array "keylogger", 255 0, 7 0;
v0x5565c61547d0_0 .net "salida", 7 0, L_0x5565c6178b60;  alias, 1 drivers
v0x5565c61548b0_0 .net "write_enable", 0 0, v0x5565c6162830_0;  alias, 1 drivers
E_0x5565c613ba60 .event edge, v0x5565c61548b0_0, v0x5565c6154540_0, v0x5565c61509f0_0;
L_0x5565c6179090 .array/port v0x5565c6154730, L_0x5565c6179130;
L_0x5565c6179130 .concat [ 8 2 0 0], v0x5565c6154540_0, L_0x7f9d3449e378;
S_0x5565c61549f0 .scope module, "memoria_de_programa" "memprog" 4 13, 7 3 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x5565c6176270 .functor BUFZ 16, L_0x5565c6176050, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5565c6154be0_0 .net *"_s0", 15 0, L_0x5565c6176050;  1 drivers
v0x5565c6154ce0_0 .net *"_s2", 11 0, L_0x5565c61760f0;  1 drivers
L_0x7f9d3449e258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565c6154dc0_0 .net *"_s5", 1 0, L_0x7f9d3449e258;  1 drivers
v0x5565c6154e80_0 .net "a", 9 0, v0x5565c6159560_0;  alias, 1 drivers
v0x5565c6154f60_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c6155050 .array "mem", 1023 0, 15 0;
v0x5565c6155110_0 .net "rd", 15 0, L_0x5565c6176270;  alias, 1 drivers
L_0x5565c6176050 .array/port v0x5565c6155050, L_0x5565c61760f0;
L_0x5565c61760f0 .concat [ 10 2 0 0], v0x5565c6159560_0, L_0x7f9d3449e258;
S_0x5565c6155270 .scope module, "memoriadatos" "memdata" 4 19, 8 1 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /OUTPUT 8 "salida"
    .port_info 1 /INPUT 8 "direccion"
    .port_info 2 /INPUT 8 "entrada"
    .port_info 3 /INPUT 1 "write_enable"
    .port_info 4 /INPUT 1 "clk"
L_0x5565c6176550 .functor BUFZ 8, L_0x5565c6176810, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5565c61554e0_0 .net *"_s0", 7 0, L_0x5565c6176810;  1 drivers
v0x5565c61555e0_0 .net *"_s2", 9 0, L_0x5565c61768b0;  1 drivers
L_0x7f9d3449e2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565c61556c0_0 .net *"_s5", 1 0, L_0x7f9d3449e2e8;  1 drivers
v0x5565c61557b0_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c6155850_0 .net "direccion", 7 0, L_0x5565c61769a0;  1 drivers
v0x5565c6155930_0 .net "entrada", 7 0, v0x5565c6150910_0;  alias, 1 drivers
v0x5565c6155a40 .array "memoria", 255 0, 7 0;
v0x5565c6155b00_0 .net "salida", 7 0, L_0x5565c6176550;  alias, 1 drivers
v0x5565c6155be0_0 .net "write_enable", 0 0, v0x5565c6162740_0;  alias, 1 drivers
E_0x5565c613bcd0 .event edge, v0x5565c6155be0_0, v0x5565c61509f0_0, v0x5565c6155850_0;
L_0x5565c6176810 .array/port v0x5565c6155a40, L_0x5565c61768b0;
L_0x5565c61768b0 .concat [ 8 2 0 0], L_0x5565c61769a0, L_0x7f9d3449e2e8;
S_0x5565c6155d40 .scope module, "mux4a1" "mux41" 4 27, 6 95 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 1 "s1"
    .port_info 5 /INPUT 1 "s0"
    .port_info 6 /OUTPUT 8 "out"
v0x5565c6155fb0_0 .net *"_s0", 7 0, L_0x5565c6178610;  1 drivers
v0x5565c61560b0_0 .net *"_s2", 7 0, L_0x5565c61787d0;  1 drivers
v0x5565c6156190_0 .net "a", 7 0, L_0x7f9d3449e3c0;  alias, 1 drivers
v0x5565c6156250_0 .net "b", 7 0, L_0x7f9d3449e408;  alias, 1 drivers
v0x5565c6156330_0 .net "c", 7 0, L_0x7f9d3449e450;  alias, 1 drivers
v0x5565c6156460_0 .net "d", 7 0, L_0x7f9d3449e498;  alias, 1 drivers
v0x5565c6156540_0 .net "out", 7 0, L_0x5565c6178990;  alias, 1 drivers
v0x5565c6156620_0 .net "s0", 0 0, L_0x5565c6178bd0;  1 drivers
v0x5565c61566e0_0 .net "s1", 0 0, L_0x5565c6178ac0;  1 drivers
L_0x5565c6178610 .functor MUXZ 8, L_0x7f9d3449e450, L_0x7f9d3449e498, L_0x5565c6178bd0, C4<>;
L_0x5565c61787d0 .functor MUXZ 8, L_0x7f9d3449e3c0, L_0x7f9d3449e408, L_0x5565c6178bd0, C4<>;
L_0x5565c6178990 .functor MUXZ 8, L_0x5565c61787d0, L_0x5565c6178610, L_0x5565c6178ac0, C4<>;
S_0x5565c61568c0 .scope module, "mux_alu" "mux2" 4 12, 6 50 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5565c6154120 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5565c6156a90_0 .net "d0", 7 0, v0x5565c6150910_0;  alias, 1 drivers
v0x5565c6156b70_0 .net "d1", 7 0, L_0x5565c6175fb0;  1 drivers
v0x5565c6156c50_0 .net "s", 0 0, v0x5565c6162100_0;  alias, 1 drivers
v0x5565c6156d20_0 .net "y", 7 0, L_0x5565c6175e80;  alias, 1 drivers
L_0x5565c6175e80 .functor MUXZ 8, v0x5565c6150910_0, L_0x5565c6175fb0, v0x5565c6162100_0, C4<>;
S_0x5565c6156eb0 .scope module, "mux_es" "mux2" 4 26, 6 50 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5565c6157080 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5565c6157150_0 .net "d0", 7 0, L_0x5565c6176be0;  alias, 1 drivers
v0x5565c6157250_0 .net "d1", 7 0, L_0x5565c6178990;  alias, 1 drivers
v0x5565c6157340_0 .net "s", 0 0, v0x5565c6161f70_0;  alias, 1 drivers
v0x5565c6157410_0 .net "y", 7 0, L_0x5565c6178450;  alias, 1 drivers
L_0x5565c6178450 .functor MUXZ 8, L_0x5565c6176be0, L_0x5565c6178990, v0x5565c6161f70_0, C4<>;
S_0x5565c6157570 .scope module, "mux_interrupcion" "mux2" 4 28, 6 50 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5565c6157740 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5565c6157810_0 .net "d0", 9 0, L_0x5565c6176650;  alias, 1 drivers
L_0x7f9d3449e330 .functor BUFT 1, C4<1110000100>, C4<0>, C4<0>, C4<0>;
v0x5565c6157910_0 .net "d1", 9 0, L_0x7f9d3449e330;  1 drivers
v0x5565c61579f0_0 .net "s", 0 0, v0x5565c61621f0_0;  alias, 1 drivers
v0x5565c6157ac0_0 .net "y", 9 0, L_0x5565c6178c70;  alias, 1 drivers
L_0x5565c6178c70 .functor MUXZ 10, L_0x5565c6176650, L_0x7f9d3449e330, v0x5565c61621f0_0, C4<>;
S_0x5565c6157c50 .scope module, "mux_izquierda" "mux2" 4 14, 6 50 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5565c6157e20 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5565c6157ef0_0 .net "d0", 9 0, L_0x5565c6176410;  1 drivers
v0x5565c6157ff0_0 .net "d1", 9 0, L_0x5565c61764b0;  alias, 1 drivers
v0x5565c61580d0_0 .net "s", 0 0, v0x5565c6162060_0;  alias, 1 drivers
v0x5565c61581a0_0 .net "y", 9 0, L_0x5565c61762e0;  alias, 1 drivers
L_0x5565c61762e0 .functor MUXZ 10, L_0x5565c6176410, L_0x5565c61764b0, v0x5565c6162060_0, C4<>;
S_0x5565c6158330 .scope module, "mux_memdata" "mux2" 4 20, 6 50 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5565c6158500 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5565c61585d0_0 .net "d0", 7 0, L_0x5565c6175e80;  alias, 1 drivers
v0x5565c61586e0_0 .net "d1", 7 0, L_0x5565c6176550;  alias, 1 drivers
v0x5565c61587b0_0 .net "s", 0 0, v0x5565c61622e0_0;  alias, 1 drivers
v0x5565c6158880_0 .net "y", 7 0, L_0x5565c6176be0;  alias, 1 drivers
L_0x5565c6176be0 .functor MUXZ 8, L_0x5565c6175e80, L_0x5565c6176550, v0x5565c61622e0_0, C4<>;
S_0x5565c61589e0 .scope module, "mux_pila" "mux2" 4 17, 6 50 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5565c6158bb0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5565c6158c80_0 .net "d0", 9 0, L_0x5565c61762e0;  alias, 1 drivers
v0x5565c6158d90_0 .net "d1", 9 0, v0x5565c6159c40_0;  alias, 1 drivers
v0x5565c6158e50_0 .net "s", 0 0, v0x5565c61623d0_0;  alias, 1 drivers
v0x5565c6158f20_0 .net "y", 9 0, L_0x5565c6176650;  alias, 1 drivers
L_0x5565c6176650 .functor MUXZ 10, L_0x5565c61762e0, v0x5565c6159c40_0, v0x5565c61623d0_0, C4<>;
S_0x5565c61590a0 .scope module, "pc" "registro" 4 16, 6 38 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x5565c6159270 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x5565c61593b0_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c6159470_0 .net "d", 9 0, L_0x5565c6178c70;  alias, 1 drivers
v0x5565c6159560_0 .var "q", 9 0;
v0x5565c6159660_0 .net "reset", 0 0, v0x5565c6164820_0;  alias, 1 drivers
S_0x5565c6159780 .scope module, "pila" "stack" 4 18, 9 1 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x5565c6159a70_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c6159b30_0 .net "inpush", 9 0, v0x5565c6159560_0;  alias, 1 drivers
v0x5565c6159c40_0 .var "outpop", 9 0;
v0x5565c6159ce0 .array "pila", 15 0, 9 0;
v0x5565c6159d80_0 .net "pop", 0 0, v0x5565c6161d90_0;  alias, 1 drivers
v0x5565c6159e90_0 .net "push", 0 0, v0x5565c6161e80_0;  alias, 1 drivers
v0x5565c6159f50_0 .net "reset", 0 0, v0x5565c6164820_0;  alias, 1 drivers
v0x5565c615a040_0 .var "sp", 3 0;
E_0x5565c61599f0 .event edge, v0x5565c6153e00_0, v0x5565c6159d80_0, v0x5565c6159e90_0;
S_0x5565c615a220 .scope module, "registro1" "registroes" 4 22, 6 81 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
v0x5565c615a5c0_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c615a680_0 .net "d", 7 0, L_0x5565c6175a20;  alias, 1 drivers
v0x5565c615a790_0 .var "q", 7 0;
v0x5565c615a850_0 .net "reset", 0 0, v0x5565c6164820_0;  alias, 1 drivers
v0x5565c615a8f0_0 .net "we", 0 0, L_0x5565c6177f70;  1 drivers
E_0x5565c6155ec0 .event edge, v0x5565c6153e00_0, v0x5565c615a8f0_0, v0x5565c6125c20_0;
S_0x5565c615aaa0 .scope module, "registro2" "registroes" 4 23, 6 81 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
v0x5565c615ad70_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c615af40_0 .net "d", 7 0, L_0x5565c6175a20;  alias, 1 drivers
v0x5565c615b000_0 .var "q", 7 0;
v0x5565c615b0c0_0 .net "reset", 0 0, v0x5565c6164820_0;  alias, 1 drivers
v0x5565c615b160_0 .net "we", 0 0, L_0x5565c61780d0;  1 drivers
E_0x5565c615acf0 .event edge, v0x5565c6153e00_0, v0x5565c615b160_0, v0x5565c6125c20_0;
S_0x5565c615b2c0 .scope module, "registro3" "registroes" 4 24, 6 81 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
v0x5565c615b590_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c615b650_0 .net "d", 7 0, L_0x5565c6175a20;  alias, 1 drivers
v0x5565c615b710_0 .var "q", 7 0;
v0x5565c615b800_0 .net "reset", 0 0, v0x5565c6164820_0;  alias, 1 drivers
v0x5565c615b8a0_0 .net "we", 0 0, L_0x5565c61782d0;  1 drivers
E_0x5565c615b510 .event edge, v0x5565c6153e00_0, v0x5565c615b8a0_0, v0x5565c6125c20_0;
S_0x5565c615ba00 .scope module, "registro4" "registroes" 4 25, 6 81 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
v0x5565c615bcd0_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c615bd90_0 .net "d", 7 0, L_0x5565c6175a20;  alias, 1 drivers
v0x5565c615be50_0 .var "q", 7 0;
v0x5565c615bf40_0 .net "reset", 0 0, v0x5565c6164820_0;  alias, 1 drivers
v0x5565c615bfe0_0 .net "we", 0 0, L_0x5565c61783e0;  1 drivers
E_0x5565c615bc50 .event edge, v0x5565c6153e00_0, v0x5565c615bfe0_0, v0x5565c6125c20_0;
S_0x5565c615c190 .scope module, "sumador" "sum" 4 15, 6 30 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7f9d3449e2a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5565c615c3d0_0 .net "a", 9 0, L_0x7f9d3449e2a0;  1 drivers
v0x5565c615c4d0_0 .net "b", 9 0, v0x5565c6159560_0;  alias, 1 drivers
v0x5565c615c590_0 .net "y", 9 0, L_0x5565c61764b0;  alias, 1 drivers
L_0x5565c61764b0 .arith/sum 10, L_0x7f9d3449e2a0, v0x5565c6159560_0;
S_0x5565c615c6c0 .scope module, "timer" "timerd" 4 29, 6 102 0, S_0x5565c61391b0;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "base"
    .port_info 4 /INPUT 6 "umbral"
    .port_info 5 /OUTPUT 1 "clock_out"
P_0x5565c615c890 .param/l "deci" 0 6 104, C4<01>;
P_0x5565c615c8d0 .param/l "mili" 0 6 103, C4<00>;
P_0x5565c615c910 .param/l "min" 0 6 106, C4<11>;
P_0x5565c615c950 .param/l "sec" 0 6 105, C4<10>;
v0x5565c615cd00_0 .net *"_s4", 1 0, L_0x5565c6178e30;  1 drivers
v0x5565c615ce00_0 .net "base", 1 0, L_0x5565c6178ed0;  1 drivers
v0x5565c615cee0_0 .var "base_th", 7 0;
v0x5565c615cfd0_0 .net "clk", 0 0, v0x5565c6164340_0;  alias, 1 drivers
v0x5565c615d070_0 .var "clock_out", 0 0;
v0x5565c615d180_0 .var "counter", 27 0;
v0x5565c615d260_0 .var "divisor", 27 0;
v0x5565c615d340_0 .net "enable", 0 0, v0x5565c61619e0_0;  alias, 1 drivers
v0x5565c615d400_0 .net "reset", 0 0, v0x5565c6164820_0;  alias, 1 drivers
v0x5565c615d4a0_0 .var "temp", 5 0;
v0x5565c615d580_0 .net "umbral", 5 0, L_0x5565c6178ff0;  1 drivers
E_0x5565c615cc40 .event edge, L_0x5565c6178e30;
E_0x5565c615cca0 .event edge, v0x5565c615d340_0;
L_0x5565c6178e30 .part v0x5565c615cee0_0, 6, 2;
S_0x5565c6160ac0 .scope module, "unidad_de_control" "uc" 3 7, 10 1 0, S_0x5565c6139890;
 .timescale -6 -11;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /INPUT 1 "interrupcion"
    .port_info 3 /INPUT 1 "clock_out"
    .port_info 4 /OUTPUT 1 "s_inc"
    .port_info 5 /OUTPUT 1 "s_inm"
    .port_info 6 /OUTPUT 1 "we3"
    .port_info 7 /OUTPUT 1 "wez"
    .port_info 8 /OUTPUT 1 "push"
    .port_info 9 /OUTPUT 1 "pop"
    .port_info 10 /OUTPUT 1 "s_pop"
    .port_info 11 /OUTPUT 1 "write_enable"
    .port_info 12 /OUTPUT 1 "s_load"
    .port_info 13 /OUTPUT 1 "we_es"
    .port_info 14 /OUTPUT 1 "s_cargaes"
    .port_info 15 /OUTPUT 1 "s_interrupcion"
    .port_info 16 /OUTPUT 1 "enable"
    .port_info 17 /OUTPUT 1 "write_key"
    .port_info 18 /OUTPUT 3 "op_alu"
P_0x5565c6160cb0 .param/l "carga_inmediata" 0 10 6, C4<1010zz>;
P_0x5565c6160cf0 .param/l "cargar_memoria" 0 10 12, C4<0100zz>;
P_0x5565c6160d30 .param/l "clk_conf" 0 10 15, C4<111110>;
P_0x5565c6160d70 .param/l "entrada_es" 0 10 13, C4<0101zz>;
P_0x5565c6160db0 .param/l "guardar_memoria" 0 10 11, C4<0011zz>;
P_0x5565c6160df0 .param/l "key_logger" 0 10 16, C4<0111zz>;
P_0x5565c6160e30 .param/l "resta" 0 10 8, C4<0010zz>;
P_0x5565c6160e70 .param/l "retorno_sub" 0 10 10, C4<111101>;
P_0x5565c6160eb0 .param/l "salida_es" 0 10 14, C4<0110zz>;
P_0x5565c6160ef0 .param/l "salto_absoluto" 0 10 3, C4<000011>;
P_0x5565c6160f30 .param/l "salto_condicional_noz" 0 10 5, C4<000000>;
P_0x5565c6160f70 .param/l "salto_condicional_z" 0 10 4, C4<000001>;
P_0x5565c6160fb0 .param/l "salto_sub" 0 10 9, C4<111100>;
P_0x5565c6160ff0 .param/l "suma" 0 10 7, C4<0001zz>;
v0x5565c61618d0_0 .net "clock_out", 0 0, v0x5565c615d070_0;  alias, 1 drivers
v0x5565c61619e0_0 .var "enable", 0 0;
v0x5565c6161af0_0 .net "interrupcion", 0 0, v0x5565c6164730_0;  alias, 1 drivers
v0x5565c6161b90_0 .var "op_alu", 2 0;
v0x5565c6161c80_0 .net "opcode", 5 0, L_0x5565c61791d0;  alias, 1 drivers
v0x5565c6161d90_0 .var "pop", 0 0;
v0x5565c6161e80_0 .var "push", 0 0;
v0x5565c6161f70_0 .var "s_cargaes", 0 0;
v0x5565c6162060_0 .var "s_inc", 0 0;
v0x5565c6162100_0 .var "s_inm", 0 0;
v0x5565c61621f0_0 .var "s_interrupcion", 0 0;
v0x5565c61622e0_0 .var "s_load", 0 0;
v0x5565c61623d0_0 .var "s_pop", 0 0;
v0x5565c61624c0_0 .var "we3", 0 0;
v0x5565c61625b0_0 .var "we_es", 0 0;
v0x5565c6162650_0 .var "wez", 0 0;
v0x5565c6162740_0 .var "write_enable", 0 0;
v0x5565c6162830_0 .var "write_key", 0 0;
v0x5565c6162920_0 .net "z", 0 0, v0x5565c6153d60_0;  alias, 1 drivers
E_0x5565c615cb60 .event edge, v0x5565c6161af0_0, v0x5565c615d070_0, v0x5565c615e3b0_0, v0x5565c6153d60_0;
    .scope S_0x5565c6160ac0;
T_0 ;
    %wait E_0x5565c615cb60;
    %load/vec4 v0x5565c6161af0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5565c61618d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5565c6161c80_0;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/z;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 40, 3, 6;
    %cmp/z;
    %jmp/1 T_0.7, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 6;
    %cmp/z;
    %jmp/1 T_0.8, 4;
    %dup/vec4;
    %pushi/vec4 8, 3, 6;
    %cmp/z;
    %jmp/1 T_0.9, 4;
    %dup/vec4;
    %pushi/vec4 12, 3, 6;
    %cmp/z;
    %jmp/1 T_0.10, 4;
    %dup/vec4;
    %pushi/vec4 16, 3, 6;
    %cmp/z;
    %jmp/1 T_0.11, 4;
    %dup/vec4;
    %pushi/vec4 20, 3, 6;
    %cmp/z;
    %jmp/1 T_0.12, 4;
    %dup/vec4;
    %pushi/vec4 24, 3, 6;
    %cmp/z;
    %jmp/1 T_0.13, 4;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/z;
    %jmp/1 T_0.14, 4;
    %dup/vec4;
    %pushi/vec4 28, 3, 6;
    %cmp/z;
    %jmp/1 T_0.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.5 ;
    %load/vec4 v0x5565c6162920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
T_0.19 ;
    %jmp T_0.17;
T_0.6 ;
    %load/vec4 v0x5565c6162920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
T_0.21 ;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61624c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565c6161b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61623d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6162740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61625b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6161f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c61619e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6162830_0, 0, 1;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5565c61331d0;
T_1 ;
    %wait E_0x5565c60b3060;
    %load/vec4 v0x5565c60d7780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5565c6150910_0, 0, 8;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x5565c6125b50_0;
    %store/vec4 v0x5565c6150910_0, 0, 8;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x5565c6125b50_0;
    %inv;
    %store/vec4 v0x5565c6150910_0, 0, 8;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x5565c6125b50_0;
    %load/vec4 v0x5565c6125c20_0;
    %add;
    %store/vec4 v0x5565c6150910_0, 0, 8;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x5565c6125b50_0;
    %load/vec4 v0x5565c6125c20_0;
    %sub;
    %store/vec4 v0x5565c6150910_0, 0, 8;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x5565c6125b50_0;
    %load/vec4 v0x5565c6125c20_0;
    %and;
    %store/vec4 v0x5565c6150910_0, 0, 8;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x5565c6125b50_0;
    %load/vec4 v0x5565c6125c20_0;
    %or;
    %store/vec4 v0x5565c6150910_0, 0, 8;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x5565c6125b50_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5565c6150910_0, 0, 8;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x5565c6125c20_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5565c6150910_0, 0, 8;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5565c6153870;
T_2 ;
    %wait E_0x5565c613bd10;
    %load/vec4 v0x5565c6153e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5565c6153d60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5565c6153a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5565c6153c60_0;
    %assign/vec4 v0x5565c6153d60_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5565c6150c30;
T_3 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x5565c6152150 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5565c6150c30;
T_4 ;
    %wait E_0x5565c60b3260;
    %load/vec4 v0x5565c61523b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5565c61522d0_0;
    %load/vec4 v0x5565c61521f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c6152150, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5565c61549f0;
T_5 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x5565c6155050 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5565c61590a0;
T_6 ;
    %wait E_0x5565c613bd10;
    %load/vec4 v0x5565c6159660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5565c6159560_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5565c6159470_0;
    %assign/vec4 v0x5565c6159560_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5565c6159780;
T_7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5565c615a040_0, 0, 4;
    %end;
    .thread T_7;
    .scope S_0x5565c6159780;
T_8 ;
    %wait E_0x5565c61599f0;
    %load/vec4 v0x5565c6159f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5565c615a040_0, 0, 4;
T_8.0 ;
    %load/vec4 v0x5565c6159e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5565c615a040_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5565c615a040_0, 0, 4;
    %load/vec4 v0x5565c6159b30_0;
    %load/vec4 v0x5565c615a040_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x5565c6159ce0, 4, 0;
T_8.2 ;
    %load/vec4 v0x5565c6159d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5565c615a040_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5565c6159ce0, 4;
    %addi 1, 0, 10;
    %store/vec4 v0x5565c6159c40_0, 0, 10;
    %load/vec4 v0x5565c615a040_0;
    %subi 1, 0, 4;
    %store/vec4 v0x5565c615a040_0, 0, 4;
T_8.4 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5565c6155270;
T_9 ;
    %wait E_0x5565c613bcd0;
    %load/vec4 v0x5565c6155be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5565c6155930_0;
    %load/vec4 v0x5565c6155850_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c6155a40, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5565c615a220;
T_10 ;
    %wait E_0x5565c6155ec0;
    %load/vec4 v0x5565c615a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5565c615a790_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5565c615a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5565c615a680_0;
    %store/vec4 v0x5565c615a790_0, 0, 8;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5565c615aaa0;
T_11 ;
    %wait E_0x5565c615acf0;
    %load/vec4 v0x5565c615b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5565c615b000_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5565c615b160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5565c615af40_0;
    %store/vec4 v0x5565c615b000_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5565c615b2c0;
T_12 ;
    %wait E_0x5565c615b510;
    %load/vec4 v0x5565c615b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5565c615b710_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5565c615b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5565c615b650_0;
    %store/vec4 v0x5565c615b710_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5565c615ba00;
T_13 ;
    %wait E_0x5565c615bc50;
    %load/vec4 v0x5565c615bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5565c615be50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5565c615bfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5565c615bd90_0;
    %store/vec4 v0x5565c615be50_0, 0, 8;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5565c615c6c0;
T_14 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x5565c615d180_0, 0, 28;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5565c615d4a0_0, 0, 6;
    %end;
    .thread T_14;
    .scope S_0x5565c615c6c0;
T_15 ;
    %wait E_0x5565c615cca0;
    %load/vec4 v0x5565c615d340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5565c615ce00_0;
    %load/vec4 v0x5565c615d580_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5565c615cee0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5565c615c6c0;
T_16 ;
    %wait E_0x5565c615cc40;
    %load/vec4 v0x5565c615cee0_0;
    %parti/s 2, 6, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.5;
T_16.0 ;
    %pushi/vec4 20, 0, 28;
    %store/vec4 v0x5565c615d260_0, 0, 28;
    %jmp T_16.5;
T_16.1 ;
    %pushi/vec4 2000, 0, 28;
    %store/vec4 v0x5565c615d260_0, 0, 28;
    %jmp T_16.5;
T_16.2 ;
    %pushi/vec4 20000, 0, 28;
    %store/vec4 v0x5565c615d260_0, 0, 28;
    %jmp T_16.5;
T_16.3 ;
    %pushi/vec4 1200000, 0, 28;
    %store/vec4 v0x5565c615d260_0, 0, 28;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5565c615c6c0;
T_17 ;
    %wait E_0x5565c60b3260;
    %load/vec4 v0x5565c615d180_0;
    %pad/u 32;
    %load/vec4 v0x5565c615d260_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x5565c615d4a0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5565c615d4a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c615d070_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c615d070_0, 0, 1;
    %load/vec4 v0x5565c615d4a0_0;
    %store/vec4 v0x5565c615d4a0_0, 0, 6;
T_17.1 ;
    %load/vec4 v0x5565c615d4a0_0;
    %load/vec4 v0x5565c615cee0_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5565c615d4a0_0, 0, 6;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c615d070_0, 0, 1;
T_17.3 ;
    %load/vec4 v0x5565c615d180_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x5565c615d180_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5565c6153f50;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5565c6154540_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x5565c6153f50;
T_19 ;
    %wait E_0x5565c613ba60;
    %load/vec4 v0x5565c61548b0_0;
    %load/vec4 v0x5565c6154540_0;
    %cmpi/u 255, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5565c6154670_0;
    %load/vec4 v0x5565c6154540_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c6154730, 0, 4;
    %load/vec4 v0x5565c6154540_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5565c6154540_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5565c6154670_0;
    %load/vec4 v0x5565c6154540_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c6154730, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5565c6154540_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5565c6139c10;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6164340_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6164340_0, 0, 1;
    %delay 2500000, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5565c6139c10;
T_21 ;
    %vpi_call 2 28 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c6164820_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c6164820_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x5565c6139c10;
T_22 ;
    %delay 891896832, 58;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "memdata.v";
    "stack.v";
    "uc.v";
