# â• Multiplexers (MUX) â€“ Complete Collection (2Ã—1 â†’ 16Ã—1)

This repository contains a complete set of Multiplexer (MUX) designs in Verilog â€” starting from 2Ã—1, scaling up to 16Ã—1, and including hierarchical designs built using smaller MUXes (2Ã—1, 4Ã—1, 8Ã—1).

A multiplexer is a fundamental combinational circuit that selects one input from multiple inputs based on select lines. MUXes are critical in:

âœ” CPUs

âœ” ALUs

âœ” Signal-routing circuits

âœ” Memory selection

âœ” FPGA designs

âœ” Digital control systems

This collection is beginner-friendly and ideal for learning structural design, Verilog coding, and hierarchical circuit construction.

## ğŸ§  1. What is a Multiplexer?

A multiplexer performs:

Y = Input[Select]

Where:

Inputs â†’ Multiple data lines (2, 4, 8, 16...)

Select Lines â†’ Choose which input to output

Output â†’ One final selected value

MUXes work like digital switches that route one of many signals to the output.

## ğŸ”¢ 2. MUX Size Scaling

| MUX Type | Number of Inputs | Select Lines |
| -------- | ---------------- | ------------ |
| 2Ã—1      | 2 inputs         | 1 select     |
| 4Ã—1      | 4 inputs         | 2 selects    |
| 8Ã—1      | 8 inputs         | 3 selects    |
| 16Ã—1     | 16 inputs        | 4 selects    |

Each time you double the number of inputs â†’ you need one more select bit.

## ğŸ“‚ 3. Folder-Wise Breakdown

Each folder contains:

ğŸ§© Circuit Diagram Placeholder

ğŸ–¥ï¸ Simulation Output Placeholder

ğŸ“˜ Explanation

### ğŸ“ Mux_2x1

A basic 2-input multiplexer.

Logic:

Y = Sel ? B : A

ğŸ§© Circuit Diagram

ğŸ“· Insert your image here
![Example: Mux_2x1_Ckt.jpg](Mux_2x1/Ckt_Diagram.png)

ğŸ–¥ï¸ Simulation Output

ğŸ“· Insert your waveform/output image here
![Example: Mux_2x1_Waveform.jpg](Mux_2x1/Mux_2x1_Output.PNG)

### ğŸ“ Mux_4x1

A 4-input multiplexer using Sel[1:0].

ğŸ§© Circuit Diagram

![ğŸ“· Insert: Mux_4x1_Ckt.jpg](Mux_4x1/Ckt_Diagram.jpg)

ğŸ–¥ï¸ Simulation Output

ğŸ“· ![Insert: Mux_4x1_Waveform.jpg](Mux_4x1/Mux_4x1_Output.PNG)

### ğŸ“ Mux_4x1_By_Mux_2x1

A 4x1 MUX built using three 2x1 MUXes.

Hierarchy:

Level 1 â†’ 2 Ã— (2x1 MUX)

Level 2 â†’ 1 Ã— (2x1 MUX)

ğŸ§© Circuit Diagram

![ğŸ“· Insert: Mux4_using_Mux2_BlockDiagram.jpg](Mux4x1_By_Mux2x1/4x1-mux-from-2x1-mux.png)

ğŸ–¥ï¸ Simulation Output

![ğŸ“· Insert your waveform](Mux4x1_By_Mux2x1/Mux4x1_by_Mux2x1_Ouput.PNG)

### ğŸ“ Mux_8x1

An 8-input multiplexer controlled by 3 select bits.

ğŸ§© Circuit Diagram

![ğŸ“· Insert: Mux_8x1_Ckt.jpg](Mux_8x1/Ckt_Diagram.jpg)

ğŸ–¥ï¸ Simulation Output

![ğŸ“· Insert: Mux_8x1_Waveform.jpg](Mux_8x1/Mux_8x1_Output.PNG)

### ğŸ“ Mux_8x1_By_Mux_2x1

Hierarchy using only 2x1 MUXes.

Structure:

4 MUX2 â†’ 2 MUX2 â†’ 1 MUX2

ğŸ§© Circuit Diagram

![ğŸ“· Insert: Mux8_using_Mux2_Block.jpg](Mux_8x1_By_Mux_2x1/Ckt_Diagram.png)

ğŸ–¥ï¸ Simulation Output

![ğŸ“· Insert waveform image](Mux_8x1_By_Mux_2x1/Mux_8x1_By_Mux_2x1_Output.PNG)

### ğŸ“ Mux_8x1_By_Mux_4x1

Hierarchy using 4x1 and 2x1 MUXes.

ğŸ§© Circuit Diagram

![ğŸ“· Insert: Mux8_using_4x1_Design.jpg](Mux_8x1_By_Mux_4x1/Ckt_Diagram.png)

ğŸ–¥ï¸ Simulation Output

![ğŸ“· Insert waveform](Mux_8x1_By_Mux_4x1/Mux8x1_By_Mux4x1_Output.PNG)

### ğŸ“ Mux_16x1_By_Mux_8x1

Hierarchy using two 8x1 MUXes + one 2x1 MUX.

ğŸ§© Circuit Diagram

ğŸ“· ![Insert: Mux16_using_8x1_Block.jpg](Mux_16x1_By_Mux_8x1/16x1-multiplexer_Ckt_Diagram.jpg)

ğŸ–¥ï¸ Simulation Output

![ğŸ“· Insert ](Mux_16x1_By_Mux_8x1/Mux_16x1_Wavefoam_Output.PNG)

## ğŸ§¾ 4. Learning Outcomes

By exploring all these modules, learners understand:

âœ” How multiplexers select data
âœ” How select lines map to input selection
âœ” Structural vs. behavioral Verilog
âœ” Hierarchical circuit building
âœ” Modular design
âœ” How large digital systems are constructed from small blocks
âœ” How to write clean HDL and testbenches

## ğŸ¯ 5. Purpose of This Repository

This MUX collection is designed to help students and beginners learn:

Basic digital selection logic

Scalable circuit design

HDL representation of hardware

Real-world multiplexer applications in CPUs and ALUs

How to build complex circuits using smaller modules

This repository forms a strong foundation for digital design, combinational logic, and Verilog HDL.