module (
input  logic clk,
input  logic rst,
output logic [31:0] cnt
);


endmodule