{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559879370202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559879370211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 21:49:30 2019 " "Processing started: Thu Jun 06 21:49:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559879370211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879370211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879370211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559879370700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559879370700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frequency_divider_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/frequency_divider_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_cpu " "Found entity 1: frequency_divider_cpu" {  } { { "src/frequency_divider_cpu.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/frequency_divider_cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flip_flop_d_io.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/flip_flop_d_io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_IO " "Found entity 1: flip_flop_D_IO" {  } { { "src/flip_flop_D_IO.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/flip_flop_D_IO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "src/mux_2_x_1.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memories/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/memories/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "src/Memories/data_memory.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memories/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/memories/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "src/Memories/instruction_memory.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/Processor/top.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/flip_flop_d_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/flip_flop_d_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_cu " "Found entity 1: flip_flop_D_cu" {  } { { "src/Processor/ControlUnit/flip_flop_D_cu.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/flip_flop_D_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379225 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/mux_2_x_1.sv D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv " "File \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/mux_2_x_1.sv\" is a duplicate of already analyzed file \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559879379227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/processor/controlunit/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/registerfile/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/registerfile/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "src/Processor/RegisterFile/register_file.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379229 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_2_x_1.sv D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv " "File \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_2_x_1.sv\" is a duplicate of already analyzed file \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559879379231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/extendunit/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/processor/extendunit/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/extendunit/n_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/extendunit/n_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_mux " "Found entity 1: n_mux" {  } { { "src/Processor/ExtendUnit/n_mux.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/n_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/extendunit/ror.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/extendunit/ror.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "src/Processor/ExtendUnit/ror.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/ror.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/extendunit/mux_4_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/extendunit/mux_4_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_x_1 " "Found entity 1: mux_4_x_1" {  } { { "src/Processor/ExtendUnit/mux_4_x_1.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_4_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/datapath/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/datapath/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/Processor/DataPath/adder.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/datapath/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/datapath/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "src/Processor/DataPath/full_adder.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379243 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/mux_2_x_1.sv D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv " "File \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/mux_2_x_1.sv\" is a duplicate of already analyzed file \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559879379245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/datapath/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/processor/datapath/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/datapath/flip_flop_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/datapath/flip_flop_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "src/Processor/DataPath/flip_flop_D.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/flip_flop_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "src/Processor/processor.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/datapath/data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/datapath/data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "src/Processor/DataPath/data_path.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/extendunit/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/extendunit/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "src/Processor/ExtendUnit/extend.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/decoder_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/decoder_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_cu " "Found entity 1: decoder_cu" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_deco " "Found entity 1: alu_deco" {  } { { "src/Processor/ControlUnit/alu_deco.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/alu_shift_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/alu_shift_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shift_deco " "Found entity 1: alu_shift_deco" {  } { { "src/Processor/ControlUnit/alu_shift_deco.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_shift_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "src/Processor/ControlUnit/deco.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "src/Processor/ControlUnit/cond_check.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/cond_logic_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/cond_logic_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_logic_cu " "Found entity 1: cond_logic_cu" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/Processor/ControlUnit/control_unit.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/test/processor_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/test/processor_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_test " "Found entity 1: processor_test" {  } { { "src/Processor/test/processor_test.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/test/processor_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/test/control_unit_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/test/control_unit_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_test " "Found entity 1: control_unit_test" {  } { { "src/Processor/test/control_unit_test.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/test/control_unit_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/video_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_game " "Found entity 1: video_game" {  } { { "src/video_game.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/io_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/io_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_deco " "Found entity 1: io_deco" {  } { { "src/io_deco.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/io_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/project.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "src/Project.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbench/extend_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/testbench/extend_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_test " "Found entity 1: extend_test" {  } { { "src/testbench/extend_test.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/testbench/extend_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879379292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_game " "Elaborating entity \"video_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559879379344 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/ps2_keyboard.sv 1 1 " "Using design file src/keyboardps2/ps2_keyboard.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:keyboard\"" {  } { { "src/video_game.sv" "keyboard" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379361 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/debounce.sv 1 1 " "Using design file src/keyboardps2/debounce.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "debounce.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce ps2_keyboard:keyboard\|Debounce:debouncing " "Elaborating entity \"Debounce\" for hierarchy \"ps2_keyboard:keyboard\|Debounce:debouncing\"" {  } { { "ps2_keyboard.sv" "debouncing" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/frequency_divider.sv 1 1 " "Using design file src/keyboardps2/frequency_divider.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/frequency_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379395 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider ps2_keyboard:keyboard\|frequency_divider:f_divi " "Elaborating entity \"frequency_divider\" for hierarchy \"ps2_keyboard:keyboard\|frequency_divider:f_divi\"" {  } { { "ps2_keyboard.sv" "f_divi" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379396 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/sincronizer.sv 1 1 " "Using design file src/keyboardps2/sincronizer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizer " "Found entity 1: sincronizer" {  } { { "sincronizer.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/sincronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizer ps2_keyboard:keyboard\|sincronizer:sinc " "Elaborating entity \"sincronizer\" for hierarchy \"ps2_keyboard:keyboard\|sincronizer:sinc\"" {  } { { "ps2_keyboard.sv" "sinc" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379414 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "read_and_shift_register.sv(12) " "Verilog HDL information at read_and_shift_register.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "read_and_shift_register.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/read_and_shift_register.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559879379430 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/read_and_shift_register.sv 1 1 " "Using design file src/keyboardps2/read_and_shift_register.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 read_And_shift_register " "Found entity 1: read_And_shift_register" {  } { { "read_and_shift_register.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/read_and_shift_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_And_shift_register ps2_keyboard:keyboard\|read_And_shift_register:r_s_register " "Elaborating entity \"read_And_shift_register\" for hierarchy \"ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\"" {  } { { "ps2_keyboard.sv" "r_s_register" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379432 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/memory.sv 1 1 " "Using design file src/keyboardps2/memory.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory ps2_keyboard:keyboard\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"ps2_keyboard:keyboard\|memory:mem\"" {  } { { "ps2_keyboard.sv" "mem" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_deco io_deco:deco " "Elaborating entity \"io_deco\" for hierarchy \"io_deco:deco\"" {  } { { "src/video_game.sv" "deco" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 io_deco:deco\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"io_deco:deco\|mux_2_x_1:mux0\"" {  } { { "src/io_deco.sv" "mux0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/io_deco.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm\"" {  } { { "src/video_game.sv" "dm" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im\"" {  } { { "src/video_game.sv" "im" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379457 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[100..3\] 0 instruction_memory.sv(4) " "Net \"memory\[100..3\]\" at instruction_memory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "src/Memories/instruction_memory.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379458 "|video_game|instruction_memory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"mux_2_x_1:mux0\"" {  } { { "src/video_game.sv" "mux0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_IO flip_flop_D_IO:ff " "Elaborating entity \"flip_flop_D_IO\" for hierarchy \"flip_flop_D_IO:ff\"" {  } { { "src/video_game.sv" "ff" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "src/video_game.sv" "CPU" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:CPU\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"processor:CPU\|control_unit:cu\"" {  } { { "src/Processor/processor.sv" "cu" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cu processor:CPU\|control_unit:cu\|decoder_cu:decoder " "Elaborating entity \"decoder_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\"" {  } { { "src/Processor/ControlUnit/control_unit.sv" "decoder" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 processor:CPU\|control_unit:cu\|decoder_cu:decoder\|mux_2_x_1:mux_flags " "Elaborating entity \"mux_2_x_1\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|mux_2_x_1:mux_flags\"" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "mux_flags" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0 " "Elaborating entity \"deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\"" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "deco0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_deco:deco0 " "Elaborating entity \"alu_deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_deco:deco0\"" {  } { { "src/Processor/ControlUnit/deco.sv" "deco0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shift_deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_shift_deco:deco1 " "Elaborating entity \"alu_shift_deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_shift_deco:deco1\"" {  } { { "src/Processor/ControlUnit/deco.sv" "deco1" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|mux_2_x_1:mux0\"" {  } { { "src/Processor/ControlUnit/deco.sv" "mux0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_logic_cu processor:CPU\|control_unit:cu\|cond_logic_cu:cl " "Elaborating entity \"cond_logic_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\"" {  } { { "src/Processor/ControlUnit/control_unit.sv" "cl" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_cu processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|flip_flop_D_cu:ff0 " "Elaborating entity \"flip_flop_D_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|flip_flop_D_cu:ff0\"" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "ff0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_check processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|cond_check:cc " "Elaborating entity \"cond_check\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|cond_check:cc\"" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "cc" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path processor:CPU\|data_path:path " "Elaborating entity \"data_path\" for hierarchy \"processor:CPU\|data_path:path\"" {  } { { "src/Processor/processor.sv" "path" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:CPU\|data_path:path\|adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"processor:CPU\|data_path:path\|adder:adder1\"" {  } { { "src/Processor/DataPath/data_path.sv" "adder1" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder processor:CPU\|data_path:path\|adder:adder1\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"processor:CPU\|data_path:path\|adder:adder1\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "src/Processor/DataPath/adder.sv" "generate_N_bit_Adder\[0\].f" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/adder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D processor:CPU\|data_path:path\|flip_flop_D:ff " "Elaborating entity \"flip_flop_D\" for hierarchy \"processor:CPU\|data_path:path\|flip_flop_D:ff\"" {  } { { "src/Processor/DataPath/data_path.sv" "ff" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file processor:CPU\|data_path:path\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"processor:CPU\|data_path:path\|register_file:rf\"" {  } { { "src/Processor/DataPath/data_path.sv" "rf" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend processor:CPU\|data_path:path\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\"" {  } { { "src/Processor/DataPath/data_path.sv" "ext" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror processor:CPU\|data_path:path\|extend:ext\|ror:rotate " "Elaborating entity \"ror\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|ror:rotate\"" {  } { { "src/Processor/ExtendUnit/extend.sv" "rotate" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_mux processor:CPU\|data_path:path\|extend:ext\|ror:rotate\|n_mux:generate_N_bit_ror\[0\].mux1 " "Elaborating entity \"n_mux\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|ror:rotate\|n_mux:generate_N_bit_ror\[0\].mux1\"" {  } { { "src/Processor/ExtendUnit/ror.sv" "generate_N_bit_ror\[0\].mux1" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/ror.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 processor:CPU\|data_path:path\|extend:ext\|mux_4_x_1:mux1 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|mux_4_x_1:mux1\"" {  } { { "src/Processor/ExtendUnit/extend.sv" "mux1" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/alu.sv 1 1 " "Using design file src/processor/alu/alu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:CPU\|data_path:path\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\"" {  } { { "src/Processor/DataPath/data_path.sv" "alu" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379571 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/combinational_circuit_module.sv 1 1 " "Using design file src/processor/alu/combinational_circuit_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 combinational_circuit_module " "Found entity 1: combinational_circuit_module" {  } { { "combinational_circuit_module.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinational_circuit_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit " "Elaborating entity \"combinational_circuit_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\"" {  } { { "alu.sv" "comb_circuit" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/arithmetic_module.sv 1 1 " "Using design file src/processor/alu/arithmetic_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_module " "Found entity 1: arithmetic_module" {  } { { "arithmetic_module.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic " "Elaborating entity \"arithmetic_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\"" {  } { { "combinational_circuit_module.sv" "arithmetic" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/add_sub_module.sv 1 1 " "Using design file src/processor/alu/add_sub_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_module " "Found entity 1: add_sub_module" {  } { { "add_sub_module.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/add_sub_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|add_sub_module:adder " "Elaborating entity \"add_sub_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|add_sub_module:adder\"" {  } { { "arithmetic_module.sv" "adder" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/asl.sv 1 1 " "Using design file src/processor/alu/asl.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 asl " "Found entity 1: asl" {  } { { "asl.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379667 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asl processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asl:shift_left_a " "Elaborating entity \"asl\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asl:shift_left_a\"" {  } { { "arithmetic_module.sv" "shift_left_a" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379669 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/asr.sv 1 1 " "Using design file src/processor/alu/asr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 asr " "Found entity 1: asr" {  } { { "asr.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379685 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asr processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asr:shift_right_a " "Elaborating entity \"asr\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asr:shift_right_a\"" {  } { { "arithmetic_module.sv" "shift_right_a" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379686 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/logic_module.sv 1 1 " "Using design file src/processor/alu/logic_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 logic_module " "Found entity 1: logic_module" {  } { { "logic_module.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/logic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m " "Elaborating entity \"logic_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\"" {  } { { "combinational_circuit_module.sv" "logic_m" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/lsr.sv 1 1 " "Using design file src/processor/alu/lsr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lsr " "Found entity 1: lsr" {  } { { "lsr.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/lsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379723 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsr processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\|lsr:shift_rigth_a " "Elaborating entity \"lsr\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\|lsr:shift_rigth_a\"" {  } { { "logic_module.sv" "shift_rigth_a" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/logic_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379725 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/mux_8_x_1.sv 1 1 " "Using design file src/processor/alu/mux_8_x_1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_x_1 " "Found entity 1: mux_8_x_1" {  } { { "mux_8_x_1.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/mux_8_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_x_1 processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_8_x_1:mux8_0 " "Elaborating entity \"mux_8_x_1\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_8_x_1:mux8_0\"" {  } { { "combinational_circuit_module.sv" "mux8_0" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/flag_module.sv 1 1 " "Using design file src/processor/alu/flag_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flag_module " "Found entity 1: flag_module" {  } { { "flag_module.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/flag_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_module processor:CPU\|data_path:path\|ALU:alu\|flag_module:flag_mod " "Elaborating entity \"flag_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|flag_module:flag_mod\"" {  } { { "alu.sv" "flag_mod" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379792 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/vga.sv 1 1 " "Using design file src/vga/vga.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga\"" {  } { { "src/video_game.sv" "vga" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379811 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkdivisor.sv(8) " "Verilog HDL information at clkdivisor.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "clkdivisor.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/clkdivisor.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559879379827 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/frequencydividers/clkdivisor.sv 1 1 " "Using design file src/vga/frequencydividers/clkdivisor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivisor " "Found entity 1: ClkDivisor" {  } { { "clkdivisor.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/clkdivisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivisor VGA:vga\|ClkDivisor:VGAClkDivisor " "Elaborating entity \"ClkDivisor\" for hierarchy \"VGA:vga\|ClkDivisor:VGAClkDivisor\"" {  } { { "VGA.sv" "VGAClkDivisor" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/VGA.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/frequencydividers/frequency_divider_paint.sv 1 1 " "Using design file src/vga/frequencydividers/frequency_divider_paint.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_paint " "Found entity 1: frequency_divider_paint" {  } { { "frequency_divider_paint.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/frequency_divider_paint.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_paint VGA:vga\|frequency_divider_paint:divider " "Elaborating entity \"frequency_divider_paint\" for hierarchy \"VGA:vga\|frequency_divider_paint:divider\"" {  } { { "VGA.sv" "divider" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/VGA.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379848 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/controller/controllersync.sv 1 1 " "Using design file src/vga/controller/controllersync.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync " "Found entity 1: ControllerSync" {  } { { "controllersync.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller/controllersync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerSync VGA:vga\|ControllerSync:VGASync " "Elaborating entity \"ControllerSync\" for hierarchy \"VGA:vga\|ControllerSync:VGASync\"" {  } { { "VGA.sv" "VGASync" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/VGA.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/animation/animation.sv 1 1 " "Using design file src/vga/animation/animation.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "animation.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation VGA:vga\|animation:anm " "Elaborating entity \"animation\" for hierarchy \"VGA:vga\|animation:anm\"" {  } { { "VGA.sv" "anm" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/VGA.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/animation/counter.sv 1 1 " "Using design file src/vga/animation/counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter VGA:vga\|animation:anm\|counter:count " "Elaborating entity \"counter\" for hierarchy \"VGA:vga\|animation:anm\|counter:count\"" {  } { { "animation.sv" "count" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/animation.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/painter/pixelgenerator.sv 1 1 " "Using design file src/vga/painter/pixelgenerator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGenerator " "Found entity 1: PixelGenerator" {  } { { "pixelgenerator.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGenerator VGA:vga\|PixelGenerator:pixel " "Elaborating entity \"PixelGenerator\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\"" {  } { { "VGA.sv" "pixel" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/VGA.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379917 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/painter/sprite.sv 1 1 " "Using design file src/vga/painter/sprite.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite " "Found entity 1: Sprite" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379936 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite VGA:vga\|PixelGenerator:pixel\|Sprite:sprite " "Elaborating entity \"Sprite\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\"" {  } { { "pixelgenerator.sv" "sprite" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379946 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 sprite.sv(46) " "Net \"sprite.data_a\" at sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 sprite.sv(46) " "Net \"sprite.waddr_a\" at sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.data_a 0 sprite.sv(82) " "Net \"sprite1.data_a\" at sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.waddr_a 0 sprite.sv(82) " "Net \"sprite1.waddr_a\" at sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.data_a 0 sprite.sv(118) " "Net \"sprite2.data_a\" at sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.waddr_a 0 sprite.sv(118) " "Net \"sprite2.waddr_a\" at sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.data_a 0 sprite.sv(154) " "Net \"sprite3.data_a\" at sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.waddr_a 0 sprite.sv(154) " "Net \"sprite3.waddr_a\" at sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 sprite.sv(46) " "Net \"sprite.we_a\" at sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.we_a 0 sprite.sv(82) " "Net \"sprite1.we_a\" at sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.we_a 0 sprite.sv(118) " "Net \"sprite2.we_a\" at sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.we_a 0 sprite.sv(154) " "Net \"sprite3.we_a\" at sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559879379947 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\"" {  } { { "sprite.sv" "mux0" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379948 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/painter/decorgb.sv 1 1 " "Using design file src/vga/painter/decorgb.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoRGB " "Found entity 1: decoRGB" {  } { { "decorgb.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/decorgb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559879379965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559879379965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoRGB VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco " "Elaborating entity \"decoRGB\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco\"" {  } { { "sprite.sv" "deco" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 VGA:vga\|PixelGenerator:pixel\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|mux_2_x_1:mux0\"" {  } { { "pixelgenerator.sv" "mux0" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879379969 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite\" is uninferred due to asynchronous read logic" {  } { { "sprite.sv" "sprite" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559879380521 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite1 " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite1\" is uninferred due to asynchronous read logic" {  } { { "sprite.sv" "sprite1" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 82 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559879380521 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite2 " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite2\" is uninferred due to asynchronous read logic" {  } { { "sprite.sv" "sprite2" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 118 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559879380521 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite3 " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite3\" is uninferred due to asynchronous read logic" {  } { { "sprite.sv" "sprite3" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 154 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559879380521 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processor:CPU\|data_path:path\|register_file:rf\|rf " "RAM logic \"processor:CPU\|data_path:path\|register_file:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "src/Processor/RegisterFile/register_file.sv" "rf" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile/register_file.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559879380521 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:dm\|RAM " "RAM logic \"data_memory:dm\|RAM\" is uninferred due to asynchronous read logic" {  } { { "src/Memories/data_memory.sv" "RAM" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/data_memory.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559879380521 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1559879380521 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559879382464 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "src/video_game.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559879384151 "|video_game|blue[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559879384151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559879384330 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "380 " "380 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559879386264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/output_files/Project.map.smsg " "Generated suppressed messages file D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879386397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559879386651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559879386651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3481 " "Implemented 3481 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559879386915 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559879386915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3443 " "Implemented 3443 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559879386915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559879386915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559879386960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 21:49:46 2019 " "Processing ended: Thu Jun 06 21:49:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559879386960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559879386960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559879386960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559879386960 ""}
