D:/College/EEC180/Labs/Pipeline_processor/hdl/imme_generator.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/imme_generator.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module imme_generator

Top level modules:
	imme_generator

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/DATA_MEM.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/DATA_MEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DATA_MEM

Top level modules:
	DATA_MEM

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_data_mem

Top level modules:
	instruction_data_mem

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU_control.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU_control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU_control

Top level modules:
	ALU_control

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_write_back.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_write_back.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_write_back

Top level modules:
	instruction_write_back

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_decode

Top level modules:
	instruction_decode

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/REGISTER.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/REGISTER.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module REGISTER

Top level modules:
	REGISTER

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_execution

Top level modules:
	instruction_execution

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Pipeline_Processor

Top level modules:
	Pipeline_Processor

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_MEM.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_MEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_MEM

Top level modules:
	instruction_MEM

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/control.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module control

Top level modules:
	control

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/test/tb_Pipeline_Processor.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/test/tb_Pipeline_Processor.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_Pipeline_Processor

Top level modules:
	tb_Pipeline_Processor

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/MUX.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/MUX.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX

Top level modules:
	MUX

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_fetch.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_fetch.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_fetch

Top level modules:
	instruction_fetch

} {} {}}
