vendor_name = ModelSim
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/cpu.qip
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/cpu.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_irq_mapper.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_sysid.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_sys_clk_timer.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_onchip_mem.hex
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_onchip_mem.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_led_pio.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_jtag_uart.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu.ocp
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu.sdc
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu_bht_ram.mif
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu_debug_slave_tck.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu_debug_slave_wrapper.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu_ic_tag_ram.mif
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu_mult_cell.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu_rf_ram_a.mif
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu_rf_ram_b.mif
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/cpu/synthesis/submodules/cpu_cpu_cpu_test_bench.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/CPU_Simp.v
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/altsyncram_ekj1.tdf
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/altsyncram_ldj1.tdf
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/altsyncram_pdj1.tdf
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/altsyncram_voi1.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/altera_mult_add_37p2.v
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/altsyncram_qid1.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/scfifo_4291.tdf
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/a_dpfifo_5771.tdf
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/cntr_vg7.tdf
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/altsyncram_7pu1.tdf
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/cntr_jgb.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/altsyncram_2bi1.tdf
source_file = 1, cpu_onchip_mem.hex
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/ip/sld8a7d76d1/alt_sld_fab.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/ip/sld8a7d76d1/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/ip/sld8a7d76d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/ip/sld8a7d76d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/ip/sld8a7d76d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/borenl93/Desktop/lab4/EE371-Labs/Lab4/db/ip/sld8a7d76d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = CPU_Simp
instance = comp, \led[0]~output , led[0]~output, CPU_Simp, 1
instance = comp, \led[1]~output , led[1]~output, CPU_Simp, 1
instance = comp, \led[2]~output , led[2]~output, CPU_Simp, 1
instance = comp, \led[3]~output , led[3]~output, CPU_Simp, 1
instance = comp, \led[4]~output , led[4]~output, CPU_Simp, 1
instance = comp, \led[5]~output , led[5]~output, CPU_Simp, 1
instance = comp, \led[6]~output , led[6]~output, CPU_Simp, 1
instance = comp, \led[7]~output , led[7]~output, CPU_Simp, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, CPU_Simp, 1
instance = comp, \clk~input , clk~input, CPU_Simp, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, CPU_Simp, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, CPU_Simp, 1
instance = comp, \rst~input , rst~input, CPU_Simp, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], CPU_Simp, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, CPU_Simp, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], CPU_Simp, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, CPU_Simp, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, CPU_Simp, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, CPU_Simp, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|altera_reset_synchronizer_int_chain[0], CPU_Simp, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, CPU_Simp, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|altera_reset_synchronizer_int_chain[1], CPU_Simp, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[2] , u0|rst_controller|altera_reset_synchronizer_int_chain[2], CPU_Simp, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[3] , u0|rst_controller|r_sync_rst_chain[3], CPU_Simp, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~1 , u0|rst_controller|r_sync_rst_chain~1, CPU_Simp, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[2] , u0|rst_controller|r_sync_rst_chain[2], CPU_Simp, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~0 , u0|rst_controller|r_sync_rst_chain~0, CPU_Simp, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[1] , u0|rst_controller|r_sync_rst_chain[1], CPU_Simp, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[3] , u0|rst_controller|altera_reset_synchronizer_int_chain[3], CPU_Simp, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0, CPU_Simp, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4] , u0|rst_controller|altera_reset_synchronizer_int_chain[4], CPU_Simp, 1
instance = comp, \u0|rst_controller|WideOr0~0 , u0|rst_controller|WideOr0~0, CPU_Simp, 1
instance = comp, \u0|rst_controller|r_sync_rst , u0|rst_controller|r_sync_rst, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[13]~DUPLICATE , u0|cpu|cpu|F_pc[13]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|clr_break_line~feeder , u0|cpu|cpu|clr_break_line~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|clr_break_line , u0|cpu|cpu|clr_break_line, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[1]~DUPLICATE , u0|cpu|cpu|F_pc[1]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~1 , u0|cpu|cpu|Add3~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_valid_from_M , u0|cpu|cpu|A_valid_from_M, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~17 , u0|cpu|cpu|Add3~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~21 , u0|cpu|cpu|Add3~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~25 , u0|cpu|cpu|Add3~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~29 , u0|cpu|cpu|Add3~29, CPU_Simp, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, CPU_Simp, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], CPU_Simp, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], CPU_Simp, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, CPU_Simp, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, CPU_Simp, 1
instance = comp, \u0|rst_controller|always2~0 , u0|rst_controller|always2~0, CPU_Simp, 1
instance = comp, \u0|rst_controller|r_early_rst , u0|rst_controller|r_early_rst, CPU_Simp, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, CPU_Simp, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, CPU_Simp, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out[0], CPU_Simp, 1
instance = comp, \~GND , ~GND, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[14]~feeder , u0|cpu|cpu|M_iw[14]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[14] , u0|cpu|cpu|M_iw[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[14] , u0|cpu|cpu|A_iw[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_allowed , u0|cpu|cpu|A_exc_allowed, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[12]~feeder , u0|cpu|cpu|E_iw[12]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[12] , u0|cpu|cpu|E_iw[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[15] , u0|cpu|cpu|E_iw[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_any , u0|cpu|cpu|A_exc_any, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_src2_choose_imm~1 , u0|cpu|cpu|F_ctrl_src2_choose_imm~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 , u0|mm_interconnect_0|cmd_mux_002|src_payload~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|debugaccess , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|debugaccess, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[5] , u0|cpu|cpu|D_iw[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[0] , u0|cpu|cpu|D_iw[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[1]~DUPLICATE , u0|cpu|cpu|D_iw[1]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_flush_pipe_always~2 , u0|cpu|cpu|D_ctrl_flush_pipe_always~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal95~4 , u0|cpu|cpu|Equal95~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal95~0 , u0|cpu|cpu|Equal95~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[16] , u0|cpu|cpu|D_iw[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[13] , u0|cpu|cpu|D_iw[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_illegal~3 , u0|cpu|cpu|D_ctrl_illegal~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_retaddr~1 , u0|cpu|cpu|D_ctrl_retaddr~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_retaddr~0 , u0|cpu|cpu|D_ctrl_retaddr~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_retaddr , u0|cpu|cpu|E_ctrl_retaddr, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_cmp~0 , u0|cpu|cpu|D_ctrl_cmp~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_cmp~1 , u0|cpu|cpu|D_ctrl_cmp~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_cmp~3 , u0|cpu|cpu|D_ctrl_cmp~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_cmp~2 , u0|cpu|cpu|D_ctrl_cmp~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_cmp , u0|cpu|cpu|E_ctrl_cmp, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_logic~0 , u0|cpu|cpu|D_ctrl_logic~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_logic~1 , u0|cpu|cpu|D_ctrl_logic~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_logic , u0|cpu|cpu|E_ctrl_logic, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~0 , u0|cpu|cpu|E_alu_result~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~13 , u0|cpu|cpu|Add3~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~9 , u0|cpu|cpu|Add3~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8]~feeder, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~5, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~8, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|Mux37~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|Mux37~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.100 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.100, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_cdr , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_cdr, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~56 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~56, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~22 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~21 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[37] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[37], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~20 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~DUPLICATE , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~15 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[35] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[35], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_udr~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_udr~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_udr , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_udr, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[35] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[35], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_uir , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_uir, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir[1] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|enable_action_strobe , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|enable_action_strobe, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_wirecell , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_wirecell, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[36] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[36], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[37] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[37], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[26] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1 , u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2 , u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0 , u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr , u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[23] , u0|cpu|cpu|D_iw[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[9]~feeder , u0|cpu|cpu|M_st_data[9]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_dst_regnum[2] , u0|cpu|cpu|M_dst_regnum[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_dst_regnum_from_M[2] , u0|cpu|cpu|A_dst_regnum_from_M[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_dst_regnum~2 , u0|cpu|cpu|A_dst_regnum~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_dst_regnum_from_M[3] , u0|cpu|cpu|A_dst_regnum_from_M[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_dst_regnum~3 , u0|cpu|cpu|A_dst_regnum~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[10]~feeder , u0|cpu|cpu|M_st_data[10]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94] , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61] , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|rf_b_rd_port_addr[0]~0 , u0|cpu|cpu|rf_b_rd_port_addr[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|rf_b_rd_port_addr[1]~1 , u0|cpu|cpu|rf_b_rd_port_addr[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[24] , u0|cpu|cpu|D_iw[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|rf_b_rd_port_addr[2]~2 , u0|cpu|cpu|rf_b_rd_port_addr[2]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|rf_b_rd_port_addr[3]~3 , u0|cpu|cpu|rf_b_rd_port_addr[3]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[11]~feeder , u0|cpu|cpu|M_st_data[11]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[8]~feeder , u0|cpu|cpu|M_st_data[8]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[20]~4 , u0|cpu|cpu|D_src2_reg[20]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add0~25 , u0|cpu|cpu|Add0~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_taken_waddr_partial[6] , u0|cpu|cpu|D_br_taken_waddr_partial[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[6]~feeder , u0|cpu|cpu|E_extra_pc[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[6] , u0|cpu|cpu|D_pc_plus_one[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_br_cond_nxt~0 , u0|cpu|cpu|E_ctrl_br_cond_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_valid_from_D , u0|cpu|cpu|E_valid_from_D, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_valid , u0|cpu|cpu|E_valid, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_valid_from_E , u0|cpu|cpu|M_valid_from_E, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_br_cond , u0|cpu|cpu|E_ctrl_br_cond, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_br_cond , u0|cpu|cpu|M_ctrl_br_cond, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_wr_en_unfiltered , u0|cpu|cpu|M_bht_wr_en_unfiltered, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1 , u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal0~0 , u0|cpu|cpu|Equal0~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0 , u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16 , u0|cpu|cpu|D_ctrl_unsigned_lo_imm16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_shift_right_arith~0 , u0|cpu|cpu|D_ctrl_shift_right_arith~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[31]~23 , u0|cpu|cpu|D_src2[31]~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_late_result~2 , u0|cpu|cpu|D_ctrl_late_result~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal95~6 , u0|cpu|cpu|Equal95~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_mul_lsw~0 , u0|cpu|cpu|D_ctrl_mul_lsw~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_mul_lsw , u0|cpu|cpu|E_ctrl_mul_lsw, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_mul_lsw , u0|cpu|cpu|M_ctrl_mul_lsw, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ctrl_mul_lsw , u0|cpu|cpu|A_ctrl_mul_lsw, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_shift_rot~0 , u0|cpu|cpu|D_ctrl_shift_rot~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_shift_rot , u0|cpu|cpu|E_ctrl_shift_rot, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_shift_rot , u0|cpu|cpu|M_ctrl_shift_rot, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ctrl_shift_rot , u0|cpu|cpu|A_ctrl_shift_rot, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[1]~0 , u0|cpu|cpu|A_wr_data_unfiltered[1]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ctrl_ld , u0|cpu|cpu|A_ctrl_ld, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_sel_nxt~0 , u0|cpu|cpu|A_slow_inst_sel_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_sel , u0|cpu|cpu|A_slow_inst_sel, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[1]~1 , u0|cpu|cpu|A_wr_data_unfiltered[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[0] , u0|cpu|cpu|E_iw[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[1] , u0|cpu|cpu|E_iw[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[4] , u0|cpu|cpu|E_iw[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal212~0 , u0|cpu|cpu|Equal212~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_ld8_ld16 , u0|cpu|cpu|M_ctrl_ld8_ld16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ld_align_byte2_byte3_fill , u0|cpu|cpu|M_ld_align_byte2_byte3_fill, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ld_align_byte2_byte3_fill , u0|cpu|cpu|A_ld_align_byte2_byte3_fill, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56] , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56] , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src0_valid~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~13 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~5 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[3] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2]~DUPLICATE , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~9 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[30] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[41] , u0|mm_interconnect_0|cmd_mux_002|src_data[41], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[3] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~21 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[5] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[3]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~25 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[6] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[6]~feeder , u0|cpu|cpu|E_src2[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_regnum_b_cmp_F~1 , u0|cpu|cpu|M_regnum_b_cmp_F~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_dst_regnum[0] , u0|cpu|cpu|M_dst_regnum[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_regnum_b_cmp_F~0 , u0|cpu|cpu|M_regnum_b_cmp_F~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_regnum_b_cmp_F , u0|cpu|cpu|M_regnum_b_cmp_F, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_regnum_b_cmp_D , u0|cpu|cpu|A_regnum_b_cmp_D, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[20]~6 , u0|cpu|cpu|D_src2_reg[20]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[20]~7 , u0|cpu|cpu|D_src2_reg[20]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[4]~feeder , u0|cpu|cpu|E_extra_pc[4]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[4] , u0|cpu|cpu|D_pc_plus_one[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[4] , u0|cpu|cpu|E_extra_pc[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_shift_right_arith~1 , u0|cpu|cpu|D_ctrl_shift_right_arith~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_shift_rot_right , u0|cpu|cpu|E_ctrl_shift_rot_right, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[8] , u0|cpu|cpu|D_iw[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[2] , u0|cpu|cpu|W_wr_data[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[7]~feeder , u0|cpu|cpu|E_src2[7]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_hi_imm16~0 , u0|cpu|cpu|F_ctrl_hi_imm16~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_hi_imm16 , u0|cpu|cpu|D_ctrl_hi_imm16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[12]~1 , u0|cpu|cpu|E_src2[12]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[7] , u0|cpu|cpu|E_src2[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[5]~feeder , u0|cpu|cpu|E_src2[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[15]~feeder , u0|cpu|cpu|M_st_data[15]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_rot~0 , u0|cpu|cpu|D_ctrl_rot~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_rot , u0|cpu|cpu|E_ctrl_rot, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[5] , u0|cpu|cpu|E_pc[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[4]~feeder , u0|cpu|cpu|E_pc[4]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[4] , u0|cpu|cpu|E_pc[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[3] , u0|cpu|cpu|E_pc[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[2] , u0|cpu|cpu|D_pc[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[2] , u0|cpu|cpu|E_pc[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[1] , u0|cpu|cpu|E_pc[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[0]~feeder , u0|cpu|cpu|D_pc[0]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[0]~DUPLICATE , u0|cpu|cpu|D_pc[0]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[0]~feeder , u0|cpu|cpu|E_pc[0]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[0]~DUPLICATE , u0|cpu|cpu|E_pc[0]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~1 , u0|cpu|cpu|Add7~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~5 , u0|cpu|cpu|Add7~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~9 , u0|cpu|cpu|Add7~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~13 , u0|cpu|cpu|Add7~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~17 , u0|cpu|cpu|Add7~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[5] , u0|cpu|cpu|M_pc_plus_one[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[7]~feeder , u0|cpu|cpu|A_inst_result[7]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_op_rdctl~1 , u0|cpu|cpu|E_op_rdctl~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_op_rdctl , u0|cpu|cpu|E_op_rdctl, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_rd_ctl_reg , u0|cpu|cpu|M_ctrl_rd_ctl_reg, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[7]~0 , u0|cpu|cpu|A_inst_result[7]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[7] , u0|cpu|cpu|A_inst_result[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_shift_rot_left~0 , u0|cpu|cpu|D_ctrl_shift_rot_left~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_shift_rot_left , u0|cpu|cpu|E_ctrl_shift_rot_left, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_sel_fill0~0 , u0|cpu|cpu|E_rot_sel_fill0~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_sel_fill0 , u0|cpu|cpu|M_rot_sel_fill0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add10~0 , u0|cpu|cpu|Add10~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[24]~0 , u0|cpu|cpu|E_src2[24]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_mem16~0 , u0|cpu|cpu|D_ctrl_mem16~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_mem16 , u0|cpu|cpu|E_ctrl_mem16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~8 , u0|cpu|cpu|E_alu_result~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[0]~1 , u0|cpu|cpu|D_src2_reg[0]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_pass3~0 , u0|cpu|cpu|E_rot_pass3~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_pass3 , u0|cpu|cpu|M_rot_pass3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add10~2 , u0|cpu|cpu|Add10~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_rn[3] , u0|cpu|cpu|M_rot_rn[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add10~3 , u0|cpu|cpu|Add10~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_rn[4] , u0|cpu|cpu|M_rot_rn[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[2] , u0|cpu|cpu|E_iw[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal219~0 , u0|cpu|cpu|Equal219~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal219~1 , u0|cpu|cpu|Equal219~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_ld32 , u0|cpu|cpu|M_ctrl_ld32, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ctrl_ld32 , u0|cpu|cpu|A_ctrl_ld32, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[8]~feeder , u0|cpu|cpu|E_src2[8]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[8] , u0|cpu|cpu|E_src2[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~29 , u0|cpu|cpu|Add9~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~25 , u0|cpu|cpu|Add9~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[8] , u0|cpu|cpu|M_mem_baddr[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[8] , u0|cpu|cpu|A_mem_baddr[8], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[44] , u0|mm_interconnect_0|cmd_mux_002|src_data[44], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[6] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~29 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~38 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~38, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[9]~feeder , u0|cpu|cpu|E_src2[9]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[9] , u0|cpu|cpu|E_src2[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~12 , u0|cpu|cpu|E_alu_result~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[9] , u0|cpu|cpu|E_alu_result[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[9] , u0|cpu|cpu|M_alu_result[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[7]~feeder , u0|cpu|cpu|E_pc[7]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[7] , u0|cpu|cpu|E_pc[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[6] , u0|cpu|cpu|E_pc[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~21 , u0|cpu|cpu|Add7~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~29 , u0|cpu|cpu|Add7~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[7] , u0|cpu|cpu|M_pc_plus_one[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[9]~feeder , u0|cpu|cpu|A_inst_result[9]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[9] , u0|cpu|cpu|A_inst_result[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[3] , u0|cpu|cpu|E_iw[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal215~0 , u0|cpu|cpu|Equal215~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_ld16 , u0|cpu|cpu|M_ctrl_ld16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal212~1 , u0|cpu|cpu|Equal212~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_ld8 , u0|cpu|cpu|M_ctrl_ld8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[25]~15 , u0|cpu|cpu|D_src2[25]~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_mask[3]~3 , u0|cpu|cpu|E_rot_mask[3]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_mask[3] , u0|cpu|cpu|M_rot_mask[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_sel_fill1~0 , u0|cpu|cpu|E_rot_sel_fill1~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_sel_fill1 , u0|cpu|cpu|M_rot_sel_fill1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_rn[3]~DUPLICATE , u0|cpu|cpu|M_rot_rn[3]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[5] , u0|cpu|cpu|E_src2_reg[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[13]~feeder , u0|cpu|cpu|M_st_data[13]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[16]~feeder , u0|cpu|cpu|M_st_data[16]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[10]~feeder , u0|cpu|cpu|E_src2[10]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[10] , u0|cpu|cpu|E_src2[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[1] , u0|cpu|cpu|D_iw[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_mem8~0 , u0|cpu|cpu|D_ctrl_mem8~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_mem8 , u0|cpu|cpu|E_ctrl_mem8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~134 , u0|cpu|cpu|Add9~134, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~65 , u0|cpu|cpu|Add9~65, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_mem_byte_en~0 , u0|cpu|cpu|E_mem_byte_en~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_byte_en[0] , u0|cpu|cpu|M_mem_byte_en[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_byte_en[0] , u0|cpu|cpu|A_mem_byte_en[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[32] , u0|mm_interconnect_0|cmd_mux_002|src_data[32], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[5] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[5] , u0|cpu|cpu|M_st_data[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[5]~DUPLICATE , u0|cpu|cpu|A_st_data[5]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 , u0|mm_interconnect_0|cmd_mux_002|src_payload~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[5] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd_d1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd_d1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[6] , u0|cpu|cpu|E_src2_reg[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[6] , u0|cpu|cpu|M_st_data[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[6] , u0|cpu|cpu|A_st_data[6], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 , u0|mm_interconnect_0|cmd_mux_002|src_payload~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[6] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[12] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~7 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[18] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_mem_byte_en[1]~3 , u0|cpu|cpu|E_mem_byte_en[1]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_byte_en[1] , u0|cpu|cpu|M_mem_byte_en[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_byte_en[1] , u0|cpu|cpu|A_mem_byte_en[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[33] , u0|mm_interconnect_0|cmd_mux_002|src_data[33], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[1] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 , u0|mm_interconnect_0|cmd_mux_002|src_payload~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[9] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~22 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[16] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[4]~feeder , u0|cpu|cpu|W_wr_data[4]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[4]~DUPLICATE , u0|cpu|cpu|W_wr_data[4]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[4]~17 , u0|cpu|cpu|D_src2_reg[4]~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[4]~18 , u0|cpu|cpu|D_src2_reg[4]~18, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[4] , u0|cpu|cpu|E_src2_reg[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[12]~feeder , u0|cpu|cpu|M_st_data[12]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[12]~feeder , u0|cpu|cpu|E_src2[12]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[12] , u0|cpu|cpu|E_src2[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 , u0|mm_interconnect_0|cmd_mux_002|src_payload~27, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[13] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~26 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~26, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[14]~feeder , u0|cpu|cpu|M_st_data[14]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 , u0|mm_interconnect_0|cmd_mux_002|src_payload~28, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[15] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~27 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~27, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 , u0|mm_interconnect_0|cmd_mux_002|src_payload~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[24] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 , u0|mm_interconnect_0|cmd_mux_002|src_payload~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[26] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~15 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~15, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 , u0|mm_interconnect_0|cmd_mux_003|src_payload~29, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0 , u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1] , u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses , u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted , u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0 , u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_offset[1]~0 , u0|cpu|cpu|ic_fill_ap_offset[1]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_offset[0] , u0|cpu|cpu|ic_fill_ap_offset[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~69 , u0|cpu|cpu|Add9~69, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~57 , u0|cpu|cpu|Add9~57, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[2] , u0|cpu|cpu|M_mem_baddr[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[2]~feeder , u0|cpu|cpu|A_mem_baddr[2]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[2] , u0|cpu|cpu|A_mem_baddr[2], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38] , u0|mm_interconnect_0|cmd_mux_003|src_data[38], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2 , u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_offset[1] , u0|cpu|cpu|ic_fill_ap_offset[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[39] , u0|mm_interconnect_0|cmd_mux_003|src_data[39], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 , u0|mm_interconnect_0|cmd_mux_003|update_grant~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[22]~feeder , u0|cpu|cpu|M_st_data[22]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 , u0|mm_interconnect_0|cmd_mux_003|src_payload~21, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[41] , u0|mm_interconnect_0|cmd_mux_003|src_data[41], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[6] , u0|cpu|cpu|A_mem_baddr[6], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[42] , u0|mm_interconnect_0|cmd_mux_003|src_data[42], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[43] , u0|mm_interconnect_0|cmd_mux_003|src_data[43], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[44] , u0|mm_interconnect_0|cmd_mux_003|src_data[44], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[45] , u0|mm_interconnect_0|cmd_mux_003|src_data[45], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[46] , u0|mm_interconnect_0|cmd_mux_003|src_data[46], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~33 , u0|cpu|cpu|Add3~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~41 , u0|cpu|cpu|Add3~41, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add0~33 , u0|cpu|cpu|Add0~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add0~29 , u0|cpu|cpu|Add0~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add0~37 , u0|cpu|cpu|Add0~37, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_taken_waddr_partial[9] , u0|cpu|cpu|D_br_taken_waddr_partial[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[9]~feeder , u0|cpu|cpu|E_extra_pc[9]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[9] , u0|cpu|cpu|D_pc_plus_one[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[9] , u0|cpu|cpu|E_extra_pc[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[9]~feeder , u0|cpu|cpu|M_pipe_flush_waddr[9]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[9] , u0|cpu|cpu|M_pipe_flush_waddr[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~14 , u0|cpu|cpu|E_alu_result~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[11] , u0|cpu|cpu|E_alu_result[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[11]~DUPLICATE , u0|cpu|cpu|M_alu_result[11]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[11] , u0|cpu|cpu|W_wr_data[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[31] , u0|cpu|cpu|D_iw[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|rf_a_rd_port_addr[4]~4 , u0|cpu|cpu|rf_a_rd_port_addr[4]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[3]~25 , u0|cpu|cpu|E_rot_step1[3]~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[7]~30 , u0|cpu|cpu|E_rot_step1[7]~30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add10~1 , u0|cpu|cpu|Add10~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[7] , u0|cpu|cpu|M_rot_prestep2[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[11]~31 , u0|cpu|cpu|E_rot_step1[11]~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_mask[0]~0 , u0|cpu|cpu|E_rot_mask[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_mask[0] , u0|cpu|cpu|M_rot_mask[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[12]~4 , u0|cpu|cpu|E_rot_step1[12]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[18]~feeder , u0|cpu|cpu|M_st_data[18]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_pass2~0 , u0|cpu|cpu|E_rot_pass2~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_pass2 , u0|cpu|cpu|M_rot_pass2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_sel_fill2~0 , u0|cpu|cpu|E_rot_sel_fill2~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_sel_fill2 , u0|cpu|cpu|M_rot_sel_fill2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_mask[1]~1 , u0|cpu|cpu|E_rot_mask[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_mask[1] , u0|cpu|cpu|M_rot_mask[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 , u0|mm_interconnect_0|cmd_mux_002|src_payload~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[7] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~5 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~6 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[18] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[18] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~24 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[19] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[19] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[17]~feeder , u0|cpu|cpu|M_st_data[17]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[17] , u0|cpu|cpu|W_wr_data[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[17]~32 , u0|cpu|cpu|D_src2_reg[17]~32, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[17]~78 , u0|cpu|cpu|D_src2_reg[17]~78, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[17] , u0|cpu|cpu|E_src2_reg[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_st_data[23]~0 , u0|cpu|cpu|E_st_data[23]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[17] , u0|cpu|cpu|M_st_data[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[17] , u0|cpu|cpu|A_st_data[17], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 , u0|mm_interconnect_0|cmd_mux_002|src_payload~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[17] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 , u0|mm_interconnect_0|cmd_mux_002|src_payload~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[18] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[20]~feeder , u0|cpu|cpu|M_st_data[20]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[21] , u0|cpu|cpu|W_wr_data[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[21]~30 , u0|cpu|cpu|D_src2_reg[21]~30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[21]~31 , u0|cpu|cpu|D_src2[21]~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[13]~feeder , u0|cpu|cpu|E_src2[13]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[13] , u0|cpu|cpu|E_src2[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[15]~feeder , u0|cpu|cpu|E_src2[15]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[15] , u0|cpu|cpu|E_src2[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac , u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[19] , u0|cpu|cpu|W_wr_data[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[0]~5 , u0|cpu|cpu|D_src2_reg[0]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[23]~_Duplicate_1 , u0|cpu|cpu|E_src2[23]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[23] , u0|cpu|cpu|W_wr_data[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_mask[4]~4 , u0|cpu|cpu|E_rot_mask[4]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_mask[4] , u0|cpu|cpu|M_rot_mask[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_sel_fill3~0 , u0|cpu|cpu|E_rot_sel_fill3~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_sel_fill3 , u0|cpu|cpu|M_rot_sel_fill3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~24 , u0|cpu|cpu|E_alu_result~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal149~3 , u0|cpu|cpu|Equal149~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal149~4 , u0|cpu|cpu|Equal149~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal95~2 , u0|cpu|cpu|Equal95~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal95~5 , u0|cpu|cpu|Equal95~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal95~3 , u0|cpu|cpu|Equal95~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal95~1 , u0|cpu|cpu|Equal95~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_alu_signed_comparison~0 , u0|cpu|cpu|D_ctrl_alu_signed_comparison~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_alu_signed_comparison~1 , u0|cpu|cpu|D_ctrl_alu_signed_comparison~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_alu_signed_comparison , u0|cpu|cpu|E_ctrl_alu_signed_comparison, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[31]~57 , u0|cpu|cpu|D_src2_reg[31]~57, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[29]~17 , u0|cpu|cpu|D_src2[29]~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[29] , u0|cpu|cpu|W_wr_data[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[29]~22 , u0|cpu|cpu|D_src1_reg[29]~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[27] , u0|cpu|cpu|D_iw[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal303~0 , u0|cpu|cpu|Equal303~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal302~0 , u0|cpu|cpu|Equal302~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_ignore_dst , u0|cpu|cpu|F_ctrl_ignore_dst, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_ignore_dst , u0|cpu|cpu|D_ctrl_ignore_dst, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_wr_dst_reg , u0|cpu|cpu|D_wr_dst_reg, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_regnum_a_cmp_F~0 , u0|cpu|cpu|D_regnum_a_cmp_F~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_regnum_a_cmp_F , u0|cpu|cpu|D_regnum_a_cmp_F, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_regnum_a_cmp_D , u0|cpu|cpu|E_regnum_a_cmp_D, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_a_not_src~0 , u0|cpu|cpu|F_ctrl_a_not_src~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_a_not_src , u0|cpu|cpu|D_ctrl_a_not_src, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_hazard_E , u0|cpu|cpu|D_src1_hazard_E, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[29] , u0|cpu|cpu|E_src1[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[28] , u0|cpu|cpu|W_wr_data[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[28]~19 , u0|cpu|cpu|D_src2[28]~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[28]~61 , u0|cpu|cpu|D_src2_reg[28]~61, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[28]~62 , u0|cpu|cpu|D_src2_reg[28]~62, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[27]~21 , u0|cpu|cpu|D_src2[27]~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[27] , u0|cpu|cpu|W_wr_data[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[27]~25 , u0|cpu|cpu|D_src1_reg[27]~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[27] , u0|cpu|cpu|E_src1[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~23 , u0|cpu|cpu|E_alu_result~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[24] , u0|cpu|cpu|E_alu_result[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[24] , u0|cpu|cpu|M_alu_result[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[24]~26 , u0|cpu|cpu|D_src2_reg[24]~26, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[24]~0 , u0|cpu|cpu|D_src2[24]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[24]~1 , u0|cpu|cpu|D_src2[24]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[24]~SCLR_LUT , u0|cpu|cpu|E_src2[24]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[24]~_Duplicate_1 , u0|cpu|cpu|E_src2[24]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[19]~_Duplicate_1 , u0|cpu|cpu|E_src2[19]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~45 , u0|cpu|cpu|Add9~45, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~41 , u0|cpu|cpu|Add9~41, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~37 , u0|cpu|cpu|Add9~37, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~97 , u0|cpu|cpu|Add9~97, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~93 , u0|cpu|cpu|Add9~93, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~105 , u0|cpu|cpu|Add9~105, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~101 , u0|cpu|cpu|Add9~101, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~89 , u0|cpu|cpu|Add9~89, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~85 , u0|cpu|cpu|Add9~85, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~81 , u0|cpu|cpu|Add9~81, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~77 , u0|cpu|cpu|Add9~77, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~113 , u0|cpu|cpu|Add9~113, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~109 , u0|cpu|cpu|Add9~109, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~125 , u0|cpu|cpu|Add9~125, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[27] , u0|cpu|cpu|E_alu_result[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[27] , u0|cpu|cpu|M_alu_result[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[27]~64 , u0|cpu|cpu|D_src2_reg[27]~64, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[27]~65 , u0|cpu|cpu|D_src2_reg[27]~65, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[27]~63 , u0|cpu|cpu|D_src2_reg[27]~63, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[27]~22 , u0|cpu|cpu|D_src2[27]~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[27]~SCLR_LUT , u0|cpu|cpu|E_src2[27]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[27]~_Duplicate_1 , u0|cpu|cpu|E_src2[27]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~121 , u0|cpu|cpu|Add9~121, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[28]~60 , u0|cpu|cpu|D_src2_reg[28]~60, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[28]~20 , u0|cpu|cpu|D_src2[28]~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[28]~SCLR_LUT , u0|cpu|cpu|E_src2[28]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[28]~_Duplicate_1 , u0|cpu|cpu|E_src2[28]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[28]~5 , u0|cpu|cpu|E_logic_result[28]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~22 , u0|cpu|cpu|E_alu_result~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[28] , u0|cpu|cpu|E_alu_result[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[28] , u0|cpu|cpu|M_alu_result[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[28]~23 , u0|cpu|cpu|D_src1_reg[28]~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[28] , u0|cpu|cpu|E_src1[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~117 , u0|cpu|cpu|Add9~117, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[29]~56 , u0|cpu|cpu|D_src2_reg[29]~56, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[29]~58 , u0|cpu|cpu|D_src2_reg[29]~58, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[29]~59 , u0|cpu|cpu|D_src2_reg[29]~59, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[29]~18 , u0|cpu|cpu|D_src2[29]~18, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[29]~SCLR_LUT , u0|cpu|cpu|E_src2[29]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[29]~_Duplicate_1 , u0|cpu|cpu|E_src2[29]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[29]~4 , u0|cpu|cpu|E_logic_result[29]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~21 , u0|cpu|cpu|E_alu_result~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[29] , u0|cpu|cpu|E_alu_result[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[29] , u0|cpu|cpu|M_alu_result[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[31]~1 , u0|cpu|cpu|A_inst_result[31]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[29] , u0|cpu|cpu|A_inst_result[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_mask[5]~5 , u0|cpu|cpu|E_rot_mask[5]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_mask[5] , u0|cpu|cpu|M_rot_mask[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~129 , u0|cpu|cpu|Add9~129, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~25 , u0|cpu|cpu|E_alu_result~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[30] , u0|cpu|cpu|E_alu_result[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[30] , u0|cpu|cpu|M_alu_result[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[30]~feeder , u0|cpu|cpu|W_wr_data[30]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[30] , u0|cpu|cpu|W_wr_data[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[30]~27 , u0|cpu|cpu|D_src1_reg[30]~27, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[30] , u0|cpu|cpu|E_src1[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[1]~9 , u0|cpu|cpu|E_rot_step1[1]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[5]~14 , u0|cpu|cpu|E_rot_step1[5]~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[5] , u0|cpu|cpu|M_rot_prestep2[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[25]~11 , u0|cpu|cpu|E_rot_step1[25]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[29] , u0|cpu|cpu|M_rot_prestep2[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[17]~13 , u0|cpu|cpu|E_rot_step1[17]~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[21] , u0|cpu|cpu|M_rot_prestep2[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[9]~15 , u0|cpu|cpu|E_rot_step1[9]~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[13]~12 , u0|cpu|cpu|E_rot_step1[13]~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[13] , u0|cpu|cpu|M_rot_prestep2[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[5]~27 , u0|cpu|cpu|M_rot[5]~27, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~27 , u0|cpu|cpu|A_shift_rot_result~27, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[29] , u0|cpu|cpu|A_shift_rot_result[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[29]~27 , u0|cpu|cpu|A_slow_inst_result_nxt[29]~27, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[29] , u0|cpu|cpu|A_slow_inst_result[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac , u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[13] , u0|cpu|cpu|A_mul_cell_p3[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac , u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~33 , u0|cpu|cpu|Add11~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~21 , u0|cpu|cpu|Add11~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~17 , u0|cpu|cpu|Add11~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~29 , u0|cpu|cpu|Add11~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~25 , u0|cpu|cpu|Add11~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~13 , u0|cpu|cpu|Add11~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~9 , u0|cpu|cpu|Add11~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~5 , u0|cpu|cpu|Add11~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~1 , u0|cpu|cpu|Add11~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~41 , u0|cpu|cpu|Add11~41, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~37 , u0|cpu|cpu|Add11~37, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~53 , u0|cpu|cpu|Add11~53, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~49 , u0|cpu|cpu|Add11~49, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~45 , u0|cpu|cpu|Add11~45, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[13] , u0|cpu|cpu|A_mul_s1[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[12] , u0|cpu|cpu|A_mul_s1[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[12] , u0|cpu|cpu|A_mul_cell_p3[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[11] , u0|cpu|cpu|A_mul_s1[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[11] , u0|cpu|cpu|A_mul_cell_p3[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[10] , u0|cpu|cpu|A_mul_cell_p3[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[10] , u0|cpu|cpu|A_mul_s1[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[9] , u0|cpu|cpu|A_mul_cell_p3[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[9] , u0|cpu|cpu|A_mul_s1[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[8] , u0|cpu|cpu|A_mul_cell_p3[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[8] , u0|cpu|cpu|A_mul_s1[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[7] , u0|cpu|cpu|A_mul_cell_p3[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[6] , u0|cpu|cpu|A_mul_cell_p3[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[5] , u0|cpu|cpu|A_mul_s1[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[5]~feeder , u0|cpu|cpu|A_mul_cell_p3[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[5] , u0|cpu|cpu|A_mul_cell_p3[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[4] , u0|cpu|cpu|A_mul_s1[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[4] , u0|cpu|cpu|A_mul_cell_p3[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[3] , u0|cpu|cpu|A_mul_cell_p3[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[3] , u0|cpu|cpu|A_mul_s1[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[2] , u0|cpu|cpu|A_mul_cell_p3[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[2] , u0|cpu|cpu|A_mul_s1[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[1] , u0|cpu|cpu|A_mul_cell_p3[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[1] , u0|cpu|cpu|A_mul_s1[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[0] , u0|cpu|cpu|A_mul_s1[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[0] , u0|cpu|cpu|A_mul_cell_p3[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~33 , u0|cpu|cpu|Add12~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~21 , u0|cpu|cpu|Add12~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~17 , u0|cpu|cpu|Add12~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~29 , u0|cpu|cpu|Add12~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~25 , u0|cpu|cpu|Add12~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~13 , u0|cpu|cpu|Add12~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~9 , u0|cpu|cpu|Add12~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~5 , u0|cpu|cpu|Add12~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~1 , u0|cpu|cpu|Add12~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~41 , u0|cpu|cpu|Add12~41, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~37 , u0|cpu|cpu|Add12~37, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~53 , u0|cpu|cpu|Add12~53, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~49 , u0|cpu|cpu|Add12~49, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~45 , u0|cpu|cpu|Add12~45, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[29]~29 , u0|cpu|cpu|A_wr_data_unfiltered[29]~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~20 , u0|cpu|cpu|E_alu_result~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[25] , u0|cpu|cpu|E_alu_result[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[25] , u0|cpu|cpu|M_alu_result[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[25]~feeder , u0|cpu|cpu|W_wr_data[25]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[25] , u0|cpu|cpu|W_wr_data[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[25]~21 , u0|cpu|cpu|D_src1_reg[25]~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[25] , u0|cpu|cpu|E_src1[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[14] , u0|cpu|cpu|A_mul_cell_p3[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~61 , u0|cpu|cpu|Add11~61, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[14] , u0|cpu|cpu|A_mul_s1[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~61 , u0|cpu|cpu|Add12~61, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[30] , u0|cpu|cpu|A_inst_result[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[30]~70 , u0|cpu|cpu|D_src2_reg[30]~70, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[30]~69 , u0|cpu|cpu|D_src2_reg[30]~69, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[30]~84 , u0|cpu|cpu|D_src2_reg[30]~84, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[30] , u0|cpu|cpu|E_src2_reg[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_st_data[30]~8 , u0|cpu|cpu|E_st_data[30]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[30] , u0|cpu|cpu|M_st_data[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[30] , u0|cpu|cpu|A_st_data[30], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 , u0|mm_interconnect_0|cmd_mux_003|src_payload~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[12] , u0|cpu|cpu|M_target_pcb[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0 , u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_jmp_indirect , u0|cpu|cpu|E_ctrl_jmp_indirect, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_jmp_indirect , u0|cpu|cpu|M_ctrl_jmp_indirect, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[10]~feeder , u0|cpu|cpu|E_pc[10]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[10] , u0|cpu|cpu|E_pc[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[9] , u0|cpu|cpu|E_pc[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[8]~DUPLICATE , u0|cpu|cpu|D_pc[8]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[8] , u0|cpu|cpu|E_pc[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~25 , u0|cpu|cpu|Add7~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~37 , u0|cpu|cpu|Add7~37, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~33 , u0|cpu|cpu|Add7~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[10] , u0|cpu|cpu|M_pc_plus_one[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~11 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[10] , u0|cpu|cpu|A_pipe_flush_waddr[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~45 , u0|cpu|cpu|Add3~45, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[10] , u0|cpu|cpu|D_pc_plus_one[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add0~41 , u0|cpu|cpu|Add0~41, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_taken_waddr_partial[10] , u0|cpu|cpu|D_br_taken_waddr_partial[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add1~22 , u0|cpu|cpu|Add1~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add1~1 , u0|cpu|cpu|Add1~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_br_uncond~0 , u0|cpu|cpu|F_ctrl_br_uncond~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_br_uncond , u0|cpu|cpu|D_ctrl_br_uncond, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_br~0 , u0|cpu|cpu|F_ctrl_br~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_br , u0|cpu|cpu|D_ctrl_br, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[14] , u0|cpu|cpu|M_target_pcb[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[12] , u0|cpu|cpu|D_pc[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[12] , u0|cpu|cpu|E_pc[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[11] , u0|cpu|cpu|D_pc[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~49 , u0|cpu|cpu|Add3~49, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_kill~0 , u0|cpu|cpu|F_kill~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_pred_taken~0 , u0|cpu|cpu|D_br_pred_taken~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_older_non_sequential~0 , u0|cpu|cpu|F_older_non_sequential~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_older_non_sequential~1 , u0|cpu|cpu|F_older_non_sequential~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_kill , u0|cpu|cpu|F_kill, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_kill , u0|cpu|cpu|D_kill, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0 , u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[11]~6 , u0|cpu|cpu|F_pc_nxt[11]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[11] , u0|cpu|cpu|M_pipe_flush_waddr[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~45 , u0|cpu|cpu|Add7~45, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[11] , u0|cpu|cpu|M_pc_plus_one[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[13] , u0|cpu|cpu|M_target_pcb[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~12 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[11] , u0|cpu|cpu|A_pipe_flush_waddr[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[11]~7 , u0|cpu|cpu|F_pc_nxt[11]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[11] , u0|cpu|cpu|F_pc[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[11]~DUPLICATE , u0|cpu|cpu|D_pc[11]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[11] , u0|cpu|cpu|E_pc[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~41 , u0|cpu|cpu|Add7~41, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[12] , u0|cpu|cpu|M_pc_plus_one[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~13 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[12] , u0|cpu|cpu|A_pipe_flush_waddr[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~53 , u0|cpu|cpu|Add3~53, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[12] , u0|cpu|cpu|D_pc_plus_one[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[11] , u0|cpu|cpu|D_pc_plus_one[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add1~9 , u0|cpu|cpu|Add1~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add1~5 , u0|cpu|cpu|Add1~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[12] , u0|cpu|cpu|E_extra_pc[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[12] , u0|cpu|cpu|M_pipe_flush_waddr[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[12]~8 , u0|cpu|cpu|F_pc_nxt[12]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[12]~9 , u0|cpu|cpu|F_pc_nxt[12]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[12] , u0|cpu|cpu|F_pc[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~57 , u0|cpu|cpu|Add3~57, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~37 , u0|cpu|cpu|Add3~37, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[14] , u0|cpu|cpu|D_pc_plus_one[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[13] , u0|cpu|cpu|D_pc_plus_one[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add1~17 , u0|cpu|cpu|Add1~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add1~13 , u0|cpu|cpu|Add1~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[14] , u0|cpu|cpu|E_extra_pc[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[14] , u0|cpu|cpu|M_pipe_flush_waddr[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[14]~DUPLICATE , u0|cpu|cpu|D_pc[14]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[14] , u0|cpu|cpu|E_pc[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[13] , u0|cpu|cpu|E_pc[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~53 , u0|cpu|cpu|Add7~53, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add7~49 , u0|cpu|cpu|Add7~49, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[14] , u0|cpu|cpu|M_pc_plus_one[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[16] , u0|cpu|cpu|E_src1[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[16] , u0|cpu|cpu|M_target_pcb[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~9 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[14] , u0|cpu|cpu|A_pipe_flush_waddr[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[14] , u0|cpu|cpu|D_pc[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[14]~0 , u0|cpu|cpu|F_pc_nxt[14]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[14]~1 , u0|cpu|cpu|F_pc_nxt[14]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[14] , u0|cpu|cpu|F_pc[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[3] , u0|cpu|cpu|M_pc_plus_one[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[5]~feeder , u0|cpu|cpu|A_inst_result[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[5] , u0|cpu|cpu|A_inst_result[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt~6 , u0|cpu|cpu|ic_tag_wraddress_nxt~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress[0] , u0|cpu|cpu|ic_tag_wraddress[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[4] , u0|cpu|cpu|M_pc_plus_one[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[6]~feeder , u0|cpu|cpu|A_inst_result[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[6] , u0|cpu|cpu|A_inst_result[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ctrl_invalidate_i , u0|cpu|cpu|A_ctrl_invalidate_i, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7 , u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress[1] , u0|cpu|cpu|ic_tag_wraddress[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8 , u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress[2] , u0|cpu|cpu|ic_tag_wraddress[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[6] , u0|cpu|cpu|M_pc_plus_one[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[8]~feeder , u0|cpu|cpu|A_inst_result[8]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[8]~feeder , u0|cpu|cpu|M_alu_result[8]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[8] , u0|cpu|cpu|M_alu_result[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[8] , u0|cpu|cpu|A_inst_result[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9 , u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress[3] , u0|cpu|cpu|ic_tag_wraddress[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10 , u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress[4] , u0|cpu|cpu|ic_tag_wraddress[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[8] , u0|cpu|cpu|M_pc_plus_one[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[10]~feeder , u0|cpu|cpu|A_inst_result[10]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[10] , u0|cpu|cpu|E_src1[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~11 , u0|cpu|cpu|E_alu_result~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[10] , u0|cpu|cpu|E_alu_result[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[10]~DUPLICATE , u0|cpu|cpu|M_alu_result[10]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[10] , u0|cpu|cpu|A_inst_result[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11 , u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress[5] , u0|cpu|cpu|ic_tag_wraddress[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_tag[2] , u0|cpu|cpu|ic_fill_tag[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_tag[3] , u0|cpu|cpu|ic_fill_tag[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_tag[5]~DUPLICATE , u0|cpu|cpu|ic_fill_tag[5]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits_nxt~6 , u0|cpu|cpu|ic_fill_valid_bits_nxt~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_dp_offset_en~0 , u0|cpu|cpu|ic_fill_dp_offset_en~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits_en , u0|cpu|cpu|ic_fill_valid_bits_en, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits[0] , u0|cpu|cpu|ic_fill_valid_bits[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits_nxt~4 , u0|cpu|cpu|ic_fill_valid_bits_nxt~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits[1] , u0|cpu|cpu|ic_fill_valid_bits[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits_nxt~7 , u0|cpu|cpu|ic_fill_valid_bits_nxt~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits[2] , u0|cpu|cpu|ic_fill_valid_bits[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits_nxt~5 , u0|cpu|cpu|ic_fill_valid_bits_nxt~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits[3] , u0|cpu|cpu|ic_fill_valid_bits[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits_nxt~2 , u0|cpu|cpu|ic_fill_valid_bits_nxt~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits[4] , u0|cpu|cpu|ic_fill_valid_bits[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits_nxt~0 , u0|cpu|cpu|ic_fill_valid_bits_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits[5] , u0|cpu|cpu|ic_fill_valid_bits[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits_nxt~3 , u0|cpu|cpu|ic_fill_valid_bits_nxt~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits[6] , u0|cpu|cpu|ic_fill_valid_bits[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits_nxt~1 , u0|cpu|cpu|ic_fill_valid_bits_nxt~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_valid_bits[7] , u0|cpu|cpu|ic_fill_valid_bits[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 , u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_valid~4 , u0|cpu|cpu|F_ic_valid~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_valid~0 , u0|cpu|cpu|F_ic_valid~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_hit~0 , u0|cpu|cpu|F_ic_hit~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_issue , u0|cpu|cpu|F_issue, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_issue , u0|cpu|cpu|D_issue, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1 , u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[10]~4 , u0|cpu|cpu|F_pc_nxt[10]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[10] , u0|cpu|cpu|E_extra_pc[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder , u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[10] , u0|cpu|cpu|M_pipe_flush_waddr[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[10]~5 , u0|cpu|cpu|F_pc_nxt[10]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[10] , u0|cpu|cpu|F_pc[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[10] , u0|cpu|cpu|D_pc[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_tag[1] , u0|cpu|cpu|ic_fill_tag[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[12] , u0|cpu|cpu|M_mem_baddr[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[12]~feeder , u0|cpu|cpu|A_mem_baddr[12]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[12] , u0|cpu|cpu|A_mem_baddr[12], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[48] , u0|mm_interconnect_0|cmd_mux_003|src_data[48], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~21 , u0|cpu|cpu|Add9~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~17 , u0|cpu|cpu|Add9~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~13 , u0|cpu|cpu|Add9~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~9 , u0|cpu|cpu|Add9~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~49 , u0|cpu|cpu|Add9~49, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[13] , u0|cpu|cpu|M_mem_baddr[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[13] , u0|cpu|cpu|A_mem_baddr[13], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[49] , u0|mm_interconnect_0|cmd_mux_003|src_data[49], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[50] , u0|mm_interconnect_0|cmd_mux_003|src_data[50], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_mem_byte_en[3]~1 , u0|cpu|cpu|E_mem_byte_en[3]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_byte_en[3] , u0|cpu|cpu|M_mem_byte_en[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_byte_en[3] , u0|cpu|cpu|A_mem_byte_en[3], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35] , u0|mm_interconnect_0|cmd_mux_003|src_data[35], CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[29]~100 , u0|cpu|cpu|D_src2_reg[29]~100, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[29] , u0|cpu|cpu|E_src2_reg[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_st_data[29]~4 , u0|cpu|cpu|E_st_data[29]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[29] , u0|cpu|cpu|M_st_data[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[29] , u0|cpu|cpu|A_st_data[29], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 , u0|mm_interconnect_0|cmd_mux_002|src_payload~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[29] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~28 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~28, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~32 , u0|mm_interconnect_0|cmd_mux_002|src_payload~32, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[30] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~31 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[31]~66 , u0|cpu|cpu|D_src2_reg[31]~66, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[31]~feeder , u0|cpu|cpu|W_wr_data[31]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[31] , u0|cpu|cpu|W_wr_data[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[31] , u0|cpu|cpu|M_alu_result[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[31]~67 , u0|cpu|cpu|D_src2_reg[31]~67, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[31]~88 , u0|cpu|cpu|D_src2_reg[31]~88, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[31] , u0|cpu|cpu|E_src2_reg[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_st_data[31]~7 , u0|cpu|cpu|E_st_data[31]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[31] , u0|cpu|cpu|M_st_data[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[31] , u0|cpu|cpu|A_st_data[31], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 , u0|mm_interconnect_0|cmd_mux_002|src_payload~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[31] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~30 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~30, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[35] , u0|mm_interconnect_0|cmd_mux_002|src_data[35], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[3] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[28]~96 , u0|cpu|cpu|D_src2_reg[28]~96, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[28] , u0|cpu|cpu|E_src2_reg[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_st_data[28]~5 , u0|cpu|cpu|E_st_data[28]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[28] , u0|cpu|cpu|M_st_data[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[28] , u0|cpu|cpu|A_st_data[28], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 , u0|mm_interconnect_0|cmd_mux_002|src_payload~30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[28] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~29 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0 , u0|mm_interconnect_0|router|always1~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 , u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3 , u0|mm_interconnect_0|cmd_demux|sink_ready~3, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 , u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0 , u0|mm_interconnect_0|rsp_mux|src_payload~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~36 , u0|mm_interconnect_0|rsp_mux|src_payload~36, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[30] , u0|cpu|cpu|d_readdata_d1[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[30]~31 , u0|cpu|cpu|A_slow_inst_result_nxt[30]~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[30] , u0|cpu|cpu|A_slow_inst_result[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[2]~17 , u0|cpu|cpu|E_rot_step1[2]~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[6]~22 , u0|cpu|cpu|E_rot_step1[6]~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[6] , u0|cpu|cpu|M_rot_prestep2[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[26]~19 , u0|cpu|cpu|E_rot_step1[26]~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[30]~16 , u0|cpu|cpu|E_rot_step1[30]~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[30] , u0|cpu|cpu|M_rot_prestep2[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[10]~23 , u0|cpu|cpu|E_rot_step1[10]~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[14]~20 , u0|cpu|cpu|E_rot_step1[14]~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[14] , u0|cpu|cpu|M_rot_prestep2[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[18]~21 , u0|cpu|cpu|E_rot_step1[18]~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[22]~18 , u0|cpu|cpu|E_rot_step1[22]~18, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[22] , u0|cpu|cpu|M_rot_prestep2[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[6]~31 , u0|cpu|cpu|M_rot[6]~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_mask[6]~6 , u0|cpu|cpu|E_rot_mask[6]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_mask[6] , u0|cpu|cpu|M_rot_mask[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~31 , u0|cpu|cpu|A_shift_rot_result~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[30] , u0|cpu|cpu|A_shift_rot_result[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[30]~33 , u0|cpu|cpu|A_wr_data_unfiltered[30]~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[30]~71 , u0|cpu|cpu|D_src2_reg[30]~71, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[30]~25 , u0|cpu|cpu|D_src2[30]~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[30]~26 , u0|cpu|cpu|D_src2[30]~26, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[30]~SCLR_LUT , u0|cpu|cpu|E_src2[30]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[30]~_Duplicate_1 , u0|cpu|cpu|E_src2[30]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~73 , u0|cpu|cpu|Add9~73, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[31] , u0|cpu|cpu|E_alu_result[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[31]~DUPLICATE , u0|cpu|cpu|E_src1[31]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[0]~1 , u0|cpu|cpu|E_rot_step1[0]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[4]~6 , u0|cpu|cpu|E_rot_step1[4]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[4] , u0|cpu|cpu|M_rot_prestep2[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[8]~7 , u0|cpu|cpu|E_rot_step1[8]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[12] , u0|cpu|cpu|M_rot_prestep2[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[24]~3 , u0|cpu|cpu|E_rot_step1[24]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[28]~0 , u0|cpu|cpu|E_rot_step1[28]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[28] , u0|cpu|cpu|M_rot_prestep2[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[20] , u0|cpu|cpu|M_rot_prestep2[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[4]~28 , u0|cpu|cpu|M_rot[4]~28, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~28 , u0|cpu|cpu|A_shift_rot_result~28, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[28] , u0|cpu|cpu|A_shift_rot_result[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[28] , u0|cpu|cpu|A_inst_result[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 , u0|mm_interconnect_0|cmd_mux_003|src_payload~28, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~33 , u0|mm_interconnect_0|rsp_mux|src_payload~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[28] , u0|cpu|cpu|d_readdata_d1[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[28]~28 , u0|cpu|cpu|A_slow_inst_result_nxt[28]~28, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[28] , u0|cpu|cpu|A_slow_inst_result[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[28]~30 , u0|cpu|cpu|A_wr_data_unfiltered[28]~30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[26]~52 , u0|cpu|cpu|D_src2_reg[26]~52, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[26]~13 , u0|cpu|cpu|D_src2[26]~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[26]~14 , u0|cpu|cpu|D_src2[26]~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[26]~SCLR_LUT , u0|cpu|cpu|E_src2[26]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[26]~_Duplicate_1 , u0|cpu|cpu|E_src2[26]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~19 , u0|cpu|cpu|E_alu_result~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[26] , u0|cpu|cpu|E_alu_result[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[26] , u0|cpu|cpu|M_alu_result[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[26]~20 , u0|cpu|cpu|D_src1_reg[26]~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[26] , u0|cpu|cpu|E_src1[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[29]~8 , u0|cpu|cpu|E_rot_step1[29]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[1] , u0|cpu|cpu|M_rot_prestep2[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[17] , u0|cpu|cpu|M_rot_prestep2[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[9] , u0|cpu|cpu|M_rot_prestep2[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[1]~26 , u0|cpu|cpu|M_rot[1]~26, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~26 , u0|cpu|cpu|A_shift_rot_result~26, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[25] , u0|cpu|cpu|A_shift_rot_result[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[25]~54 , u0|cpu|cpu|D_src2_reg[25]~54, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[25]~55 , u0|cpu|cpu|D_src2_reg[25]~55, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[26]~83 , u0|cpu|cpu|D_src2_reg[26]~83, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[25]~82 , u0|cpu|cpu|D_src2_reg[25]~82, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[25] , u0|cpu|cpu|E_src2_reg[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_st_data[25]~3 , u0|cpu|cpu|E_st_data[25]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[25] , u0|cpu|cpu|M_st_data[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[25] , u0|cpu|cpu|A_st_data[25], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 , u0|mm_interconnect_0|cmd_mux_003|src_payload~26, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31 , u0|mm_interconnect_0|rsp_mux|src_payload~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[25] , u0|cpu|cpu|d_readdata_d1[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[25]~26 , u0|cpu|cpu|A_slow_inst_result_nxt[25]~26, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[25] , u0|cpu|cpu|A_slow_inst_result[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[25]~feeder , u0|cpu|cpu|A_inst_result[25]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[25] , u0|cpu|cpu|A_inst_result[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[25]~28 , u0|cpu|cpu|A_wr_data_unfiltered[25]~28, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[23]~1 , u0|cpu|cpu|D_src1_reg[23]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[23] , u0|cpu|cpu|E_src1[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[23]~1 , u0|cpu|cpu|E_logic_result[23]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~9 , u0|cpu|cpu|E_alu_result~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[23] , u0|cpu|cpu|E_alu_result[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[23] , u0|cpu|cpu|M_alu_result[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[23]~28 , u0|cpu|cpu|D_src2_reg[23]~28, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[23]~27 , u0|cpu|cpu|D_src2_reg[23]~27, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[23]~2 , u0|cpu|cpu|D_src2[23]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[23]~3 , u0|cpu|cpu|D_src2[23]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[23]~SCLR_LUT , u0|cpu|cpu|E_src2[23]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[7] , u0|cpu|cpu|A_mul_s1[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[23]~feeder , u0|cpu|cpu|M_st_data[23]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[23]~74 , u0|cpu|cpu|D_src2_reg[23]~74, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[23] , u0|cpu|cpu|E_src2_reg[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[23] , u0|cpu|cpu|M_st_data[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[23]~feeder , u0|cpu|cpu|A_st_data[23]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[23] , u0|cpu|cpu|A_st_data[23], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 , u0|mm_interconnect_0|cmd_mux_003|src_payload~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_mem_byte_en[2]~2 , u0|cpu|cpu|E_mem_byte_en[2]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_byte_en[2] , u0|cpu|cpu|M_mem_byte_en[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_byte_en[2] , u0|cpu|cpu|A_mem_byte_en[2], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34] , u0|mm_interconnect_0|cmd_mux_003|src_data[34], CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23]~feeder , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2 , u0|mm_interconnect_0|rsp_mux|src_payload~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[23] , u0|cpu|cpu|d_readdata_d1[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[23]~9 , u0|cpu|cpu|A_slow_inst_result_nxt[23]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[23] , u0|cpu|cpu|A_slow_inst_result[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[23] , u0|cpu|cpu|A_inst_result[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[27]~27 , u0|cpu|cpu|E_rot_step1[27]~27, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[31]~24 , u0|cpu|cpu|E_rot_step1[31]~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[31] , u0|cpu|cpu|M_rot_prestep2[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[7]~9 , u0|cpu|cpu|M_rot[7]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~9 , u0|cpu|cpu|A_shift_rot_result~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[23] , u0|cpu|cpu|A_shift_rot_result[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[23]~11 , u0|cpu|cpu|A_wr_data_unfiltered[23]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[19]~7 , u0|cpu|cpu|D_src1_reg[19]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[19] , u0|cpu|cpu|E_src1[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[19]~11 , u0|cpu|cpu|E_logic_result[19]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[19] , u0|cpu|cpu|E_alu_result[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[19] , u0|cpu|cpu|M_alu_result[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[19]~34 , u0|cpu|cpu|D_src2_reg[19]~34, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[9] , u0|cpu|cpu|D_iw[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[19]~35 , u0|cpu|cpu|D_src2[19]~35, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[19]~36 , u0|cpu|cpu|D_src2[19]~36, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[19]~9 , u0|cpu|cpu|D_src2[19]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[19]~SCLR_LUT , u0|cpu|cpu|E_src2[19]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[6] , u0|cpu|cpu|A_mul_s1[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~1 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~feeder , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[1] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[1], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[2] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[2], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[3] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[3], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[4] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[4], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5]~feeder , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5]~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[6] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[6], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[7] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[7], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[8] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[8], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~feeder , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena1 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, CPU_Simp, 1
instance = comp, \u0|jtag_uart|r_val~0 , u0|jtag_uart|r_val~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|r_val , u0|jtag_uart|r_val, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[4]~feeder , u0|cpu|cpu|M_st_data[4]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[4] , u0|cpu|cpu|M_st_data[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[4] , u0|cpu|cpu|A_st_data[4], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[10], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~3, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[9], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_valid , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_valid, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~1 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~feeder , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~DUPLICATE , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write1 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write2 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~1 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rst2 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rst2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena, CPU_Simp, 1
instance = comp, \u0|jtag_uart|wr_rfifo , u0|jtag_uart|wr_rfifo, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|av_waitrequest~1 , u0|jtag_uart|av_waitrequest~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|av_waitrequest , u0|jtag_uart|av_waitrequest, CPU_Simp, 1
instance = comp, \u0|jtag_uart|fifo_rd~0 , u0|jtag_uart|fifo_rd~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|fifo_rd~1 , u0|jtag_uart|fifo_rd~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, CPU_Simp, 1
instance = comp, \u0|jtag_uart|t_dav , u0|jtag_uart|t_dav, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~12, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[8], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~11, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[7], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~10, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[6], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~9, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[5], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~8, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[4], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~7, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[3], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~6, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[2], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~5, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[1], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~feeder , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read2 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~feeder , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add1~25 , u0|jtag_uart|Add1~25, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add1~13 , u0|jtag_uart|Add1~13, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add1~9 , u0|jtag_uart|Add1~9, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add1~21 , u0|jtag_uart|Add1~21, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add1~17 , u0|jtag_uart|Add1~17, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add1~5 , u0|jtag_uart|Add1~5, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add1~1 , u0|jtag_uart|Add1~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|fifo_rd~2 , u0|jtag_uart|fifo_rd~2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|read_0 , u0|jtag_uart|read_0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3 , u0|mm_interconnect_0|rsp_mux|src_payload~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[22] , u0|cpu|cpu|d_readdata_d1[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[22]~10 , u0|cpu|cpu|A_slow_inst_result_nxt[22]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[22] , u0|cpu|cpu|A_slow_inst_result[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[22]~DUPLICATE , u0|cpu|cpu|M_alu_result[22]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[22] , u0|cpu|cpu|A_inst_result[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[6]~10 , u0|cpu|cpu|M_rot[6]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~10 , u0|cpu|cpu|A_shift_rot_result~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[22] , u0|cpu|cpu|A_shift_rot_result[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[22]~12 , u0|cpu|cpu|A_wr_data_unfiltered[22]~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[21]~3 , u0|cpu|cpu|D_src1_reg[21]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[21] , u0|cpu|cpu|E_src1[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[21]~3 , u0|cpu|cpu|E_logic_result[21]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[21]~32 , u0|cpu|cpu|D_src2[21]~32, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[21]~5 , u0|cpu|cpu|D_src2[21]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[21]~SCLR_LUT , u0|cpu|cpu|E_src2[21]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[21]~_Duplicate_1 , u0|cpu|cpu|E_src2[21]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[21] , u0|cpu|cpu|E_alu_result[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[21] , u0|cpu|cpu|M_alu_result[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[21]~feeder , u0|cpu|cpu|A_inst_result[21]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[21] , u0|cpu|cpu|A_inst_result[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[5]~11 , u0|cpu|cpu|M_rot[5]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~11 , u0|cpu|cpu|A_shift_rot_result~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[21] , u0|cpu|cpu|A_shift_rot_result[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[21]~feeder , u0|cpu|cpu|M_st_data[21]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[21]~76 , u0|cpu|cpu|D_src2_reg[21]~76, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[21] , u0|cpu|cpu|E_src2_reg[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[21] , u0|cpu|cpu|M_st_data[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[21] , u0|cpu|cpu|A_st_data[21], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 , u0|mm_interconnect_0|cmd_mux_002|src_payload~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[21] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 , u0|mm_interconnect_0|cmd_mux_002|src_payload~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[22] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~19 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~19, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 , u0|mm_interconnect_0|cmd_mux_002|src_payload~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[23] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~18 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~18, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[34] , u0|mm_interconnect_0|cmd_mux_002|src_data[34], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[2] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 , u0|mm_interconnect_0|cmd_mux_003|src_payload~11, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4 , u0|mm_interconnect_0|rsp_mux|src_payload~4, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5 , u0|mm_interconnect_0|rsp_mux|src_payload~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[21] , u0|cpu|cpu|d_readdata_d1[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[21]~11 , u0|cpu|cpu|A_slow_inst_result_nxt[21]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[21] , u0|cpu|cpu|A_slow_inst_result[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[21]~13 , u0|cpu|cpu|A_wr_data_unfiltered[21]~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[13]~feeder , u0|cpu|cpu|M_alu_result[13]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[13] , u0|cpu|cpu|M_alu_result[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[13] , u0|cpu|cpu|W_wr_data[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[13]~15 , u0|cpu|cpu|D_src1_reg[13]~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[13] , u0|cpu|cpu|E_src1[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[14] , u0|cpu|cpu|M_mem_baddr[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[14] , u0|cpu|cpu|A_mem_baddr[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[15] , u0|cpu|cpu|M_mem_baddr[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[15] , u0|cpu|cpu|A_mem_baddr[15], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1 , u0|mm_interconnect_0|router|Equal2~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0 , u0|mm_interconnect_0|router|Equal5~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|av_waitrequest~0 , u0|jtag_uart|av_waitrequest~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|fifo_wr~0 , u0|jtag_uart|fifo_wr~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|fifo_wr , u0|jtag_uart|fifo_wr, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE , u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[19]~feeder , u0|cpu|cpu|M_st_data[19]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[19]~80 , u0|cpu|cpu|D_src2_reg[19]~80, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[19] , u0|cpu|cpu|E_src2_reg[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[19] , u0|cpu|cpu|M_st_data[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[19] , u0|cpu|cpu|A_st_data[19], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 , u0|mm_interconnect_0|cmd_mux_003|src_payload~15, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11 , u0|mm_interconnect_0|rsp_mux|src_payload~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[19] , u0|cpu|cpu|d_readdata_d1[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[19]~15 , u0|cpu|cpu|A_slow_inst_result_nxt[19]~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[19] , u0|cpu|cpu|A_slow_inst_result[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[3] , u0|cpu|cpu|M_rot_prestep2[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[19] , u0|cpu|cpu|M_rot_prestep2[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[11] , u0|cpu|cpu|M_rot_prestep2[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[3]~15 , u0|cpu|cpu|M_rot[3]~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~15 , u0|cpu|cpu|A_shift_rot_result~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[19] , u0|cpu|cpu|A_shift_rot_result[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[19]~feeder , u0|cpu|cpu|A_inst_result[19]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[19] , u0|cpu|cpu|A_inst_result[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[19]~17 , u0|cpu|cpu|A_wr_data_unfiltered[19]~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[20]~79 , u0|cpu|cpu|D_src2_reg[20]~79, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[20] , u0|cpu|cpu|E_src2_reg[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[20] , u0|cpu|cpu|M_st_data[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[20] , u0|cpu|cpu|A_st_data[20], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 , u0|mm_interconnect_0|cmd_mux_002|src_payload~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[20] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 , u0|mm_interconnect_0|cmd_mux_002|src_payload~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[19] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6 , u0|mm_interconnect_0|rsp_mux|src_payload~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[18] , u0|cpu|cpu|d_readdata_d1[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[18]~12 , u0|cpu|cpu|A_slow_inst_result_nxt[18]~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[18] , u0|cpu|cpu|A_slow_inst_result[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[18] , u0|cpu|cpu|A_inst_result[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[10] , u0|cpu|cpu|M_rot_prestep2[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[2] , u0|cpu|cpu|M_rot_prestep2[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[18] , u0|cpu|cpu|M_rot_prestep2[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[26] , u0|cpu|cpu|M_rot_prestep2[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[2]~12 , u0|cpu|cpu|M_rot[2]~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_mask[2]~2 , u0|cpu|cpu|E_rot_mask[2]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_mask[2] , u0|cpu|cpu|M_rot_mask[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~12 , u0|cpu|cpu|A_shift_rot_result~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[18] , u0|cpu|cpu|A_shift_rot_result[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[18]~14 , u0|cpu|cpu|A_wr_data_unfiltered[18]~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[18] , u0|cpu|cpu|W_wr_data[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[18]~4 , u0|cpu|cpu|D_src1_reg[18]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[18] , u0|cpu|cpu|E_src1[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[21]~10 , u0|cpu|cpu|E_rot_step1[21]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[25] , u0|cpu|cpu|M_rot_prestep2[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[1]~13 , u0|cpu|cpu|M_rot[1]~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~13 , u0|cpu|cpu|A_shift_rot_result~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[17] , u0|cpu|cpu|A_shift_rot_result[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[17] , u0|cpu|cpu|A_inst_result[17], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 , u0|mm_interconnect_0|cmd_mux_003|src_payload~13, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7 , u0|mm_interconnect_0|rsp_mux|src_payload~7, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8 , u0|mm_interconnect_0|rsp_mux|src_payload~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[17] , u0|cpu|cpu|d_readdata_d1[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[17]~13 , u0|cpu|cpu|A_slow_inst_result_nxt[17]~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[17] , u0|cpu|cpu|A_slow_inst_result[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[17]~15 , u0|cpu|cpu|A_wr_data_unfiltered[17]~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[18]~37 , u0|cpu|cpu|D_src2[18]~37, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[18]~38 , u0|cpu|cpu|D_src2[18]~38, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[18]~6 , u0|cpu|cpu|D_src2[18]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[18]~SCLR_LUT , u0|cpu|cpu|E_src2[18]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[18]~_Duplicate_1 , u0|cpu|cpu|E_src2[18]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[18]~8 , u0|cpu|cpu|E_logic_result[18]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[18] , u0|cpu|cpu|E_alu_result[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[18] , u0|cpu|cpu|M_alu_result[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[18]~31 , u0|cpu|cpu|D_src2_reg[18]~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[18]~77 , u0|cpu|cpu|D_src2_reg[18]~77, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[18] , u0|cpu|cpu|E_src2_reg[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[18] , u0|cpu|cpu|M_st_data[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[18] , u0|cpu|cpu|A_st_data[18], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 , u0|mm_interconnect_0|cmd_mux_003|src_payload~12, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[18] , u0|mm_interconnect_0|rsp_mux_001|src_data[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[18] , u0|cpu|cpu|i_readdata_d1[18], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[19] , u0|mm_interconnect_0|rsp_mux_001|src_data[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[19] , u0|cpu|cpu|i_readdata_d1[19], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 , u0|mm_interconnect_0|cmd_mux_003|src_payload~14, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[20] , u0|mm_interconnect_0|rsp_mux_001|src_data[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[20] , u0|cpu|cpu|i_readdata_d1[20], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[21] , u0|mm_interconnect_0|rsp_mux_001|src_data[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[21] , u0|cpu|cpu|i_readdata_d1[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 , u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[20]~feeder , u0|cpu|cpu|D_iw[20]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[20] , u0|cpu|cpu|D_iw[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[14]~feeder , u0|cpu|cpu|E_src2[14]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[14] , u0|cpu|cpu|E_src2[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~15 , u0|cpu|cpu|E_alu_result~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[14] , u0|cpu|cpu|E_alu_result[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[14] , u0|cpu|cpu|M_alu_result[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[14] , u0|cpu|cpu|W_wr_data[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[14]~14 , u0|cpu|cpu|D_src1_reg[14]~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[14] , u0|cpu|cpu|E_src1[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[16]~5 , u0|cpu|cpu|E_rot_step1[16]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[16] , u0|cpu|cpu|M_rot_prestep2[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[8] , u0|cpu|cpu|M_rot_prestep2[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[0] , u0|cpu|cpu|M_rot_prestep2[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[0]~23 , u0|cpu|cpu|M_rot[0]~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~23 , u0|cpu|cpu|A_shift_rot_result~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[16] , u0|cpu|cpu|A_shift_rot_result[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[16]~23 , u0|cpu|cpu|A_slow_inst_result_nxt[16]~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[16] , u0|cpu|cpu|A_slow_inst_result[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[16]~25 , u0|cpu|cpu|A_wr_data_unfiltered[16]~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[15] , u0|cpu|cpu|W_wr_data[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[13] , u0|cpu|cpu|E_extra_pc[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~18 , u0|cpu|cpu|E_alu_result~18, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[15] , u0|cpu|cpu|E_alu_result[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[15] , u0|cpu|cpu|M_alu_result[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[15]~17 , u0|cpu|cpu|D_src1_reg[15]~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[15] , u0|cpu|cpu|E_src1[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[15]~28 , u0|cpu|cpu|E_rot_step1[15]~28, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[15] , u0|cpu|cpu|M_rot_prestep2[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[7]~24 , u0|cpu|cpu|M_rot[7]~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_pass1~0 , u0|cpu|cpu|E_rot_pass1~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_pass1 , u0|cpu|cpu|M_rot_pass1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~24 , u0|cpu|cpu|A_shift_rot_result~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[15] , u0|cpu|cpu|A_shift_rot_result[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ld_align_byte1_fill~0 , u0|cpu|cpu|M_ld_align_byte1_fill~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ld_align_byte1_fill , u0|cpu|cpu|A_ld_align_byte1_fill, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[11]~1 , u0|cpu|cpu|A_slow_inst_result[11]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15], CPU_Simp, 1
instance = comp, \u0|jtag_uart|rvalid~0 , u0|jtag_uart|rvalid~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|rvalid , u0|jtag_uart|rvalid, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[15]~1 , u0|sys_clk_timer|period_l_register[15]~1, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal6~2 , u0|sys_clk_timer|Equal6~2, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_wr_strobe , u0|sys_clk_timer|period_l_wr_strobe, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[15] , u0|sys_clk_timer|period_l_register[15], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[14]~2 , u0|sys_clk_timer|period_l_register[14]~2, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[14] , u0|sys_clk_timer|period_l_register[14], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_wr_strobe~2 , u0|sys_clk_timer|period_l_wr_strobe~2, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|force_reload~0 , u0|sys_clk_timer|force_reload~0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|force_reload , u0|sys_clk_timer|force_reload, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal0~1 , u0|sys_clk_timer|Equal0~1, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[6]~5 , u0|sys_clk_timer|period_l_register[6]~5, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[6] , u0|sys_clk_timer|period_l_register[6], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[1]~7 , u0|sys_clk_timer|period_l_register[1]~7, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[1] , u0|sys_clk_timer|period_l_register[1], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~117 , u0|sys_clk_timer|Add0~117, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[0]~8 , u0|sys_clk_timer|period_l_register[0]~8, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[0] , u0|sys_clk_timer|period_l_register[0], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter~8 , u0|sys_clk_timer|internal_counter~8, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[6]~feeder , u0|sys_clk_timer|period_h_register[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[4] , u0|cpu|cpu|A_mem_baddr[4], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal6~1 , u0|sys_clk_timer|Equal6~1, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_wr_strobe , u0|sys_clk_timer|period_h_wr_strobe, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[6] , u0|sys_clk_timer|period_h_register[6], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[22] , u0|sys_clk_timer|internal_counter[22], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[12] , u0|sys_clk_timer|period_l_register[12], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[12] , u0|sys_clk_timer|internal_counter[12], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal0~0 , u0|sys_clk_timer|Equal0~0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal0~6 , u0|sys_clk_timer|Equal0~6, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal6~0 , u0|sys_clk_timer|Equal6~0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|control_wr_strobe , u0|sys_clk_timer|control_wr_strobe, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_is_running~0 , u0|sys_clk_timer|counter_is_running~0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|control_register[1] , u0|sys_clk_timer|control_register[1], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_is_running~1 , u0|sys_clk_timer|counter_is_running~1, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_is_running , u0|sys_clk_timer|counter_is_running, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|always0~1 , u0|sys_clk_timer|always0~1, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[0] , u0|sys_clk_timer|internal_counter[0], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~113 , u0|sys_clk_timer|Add0~113, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter~7 , u0|sys_clk_timer|internal_counter~7, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[1] , u0|sys_clk_timer|internal_counter[1], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~109 , u0|sys_clk_timer|Add0~109, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[2]~6 , u0|sys_clk_timer|period_l_register[2]~6, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[2] , u0|sys_clk_timer|period_l_register[2], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter~6 , u0|sys_clk_timer|internal_counter~6, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[2] , u0|sys_clk_timer|internal_counter[2], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~57 , u0|sys_clk_timer|Add0~57, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[3]~0 , u0|sys_clk_timer|period_l_register[3]~0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[3] , u0|sys_clk_timer|period_l_register[3], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter~0 , u0|sys_clk_timer|internal_counter~0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[3]~DUPLICATE , u0|sys_clk_timer|internal_counter[3]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~25 , u0|sys_clk_timer|Add0~25, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[4] , u0|sys_clk_timer|period_l_register[4], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[4] , u0|sys_clk_timer|internal_counter[4], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~121 , u0|sys_clk_timer|Add0~121, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[5] , u0|sys_clk_timer|period_l_register[5], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[5] , u0|sys_clk_timer|internal_counter[5], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~105 , u0|sys_clk_timer|Add0~105, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter~5 , u0|sys_clk_timer|internal_counter~5, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[6] , u0|sys_clk_timer|internal_counter[6], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~125 , u0|sys_clk_timer|Add0~125, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[7]~feeder , u0|sys_clk_timer|period_l_register[7]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[7] , u0|sys_clk_timer|period_l_register[7], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[7] , u0|sys_clk_timer|internal_counter[7], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal0~4 , u0|sys_clk_timer|Equal0~4, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~101 , u0|sys_clk_timer|Add0~101, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[8]~4 , u0|sys_clk_timer|period_l_register[8]~4, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[8] , u0|sys_clk_timer|period_l_register[8], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter~4 , u0|sys_clk_timer|internal_counter~4, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[8] , u0|sys_clk_timer|internal_counter[8], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal0~3 , u0|sys_clk_timer|Equal0~3, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal0~2 , u0|sys_clk_timer|Equal0~2, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal0~5 , u0|sys_clk_timer|Equal0~5, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|always0~0 , u0|sys_clk_timer|always0~0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[9]~3 , u0|sys_clk_timer|period_l_register[9]~3, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[9] , u0|sys_clk_timer|period_l_register[9], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~97 , u0|sys_clk_timer|Add0~97, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter~3 , u0|sys_clk_timer|internal_counter~3, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[9] , u0|sys_clk_timer|internal_counter[9], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~61 , u0|sys_clk_timer|Add0~61, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[10]~feeder , u0|sys_clk_timer|period_l_register[10]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[10]~DUPLICATE , u0|sys_clk_timer|period_l_register[10]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[10] , u0|sys_clk_timer|internal_counter[10], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~69 , u0|sys_clk_timer|Add0~69, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[11] , u0|sys_clk_timer|period_l_register[11], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[11] , u0|sys_clk_timer|internal_counter[11], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~17 , u0|sys_clk_timer|Add0~17, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[12]~DUPLICATE , u0|sys_clk_timer|internal_counter[12]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~53 , u0|sys_clk_timer|Add0~53, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[13] , u0|sys_clk_timer|period_l_register[13], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[13] , u0|sys_clk_timer|internal_counter[13], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~93 , u0|sys_clk_timer|Add0~93, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter~2 , u0|sys_clk_timer|internal_counter~2, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[14] , u0|sys_clk_timer|internal_counter[14], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~89 , u0|sys_clk_timer|Add0~89, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter~1 , u0|sys_clk_timer|internal_counter~1, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[15] , u0|sys_clk_timer|internal_counter[15], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~81 , u0|sys_clk_timer|Add0~81, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[0] , u0|sys_clk_timer|period_h_register[0], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[16] , u0|sys_clk_timer|internal_counter[16], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~77 , u0|sys_clk_timer|Add0~77, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[1]~feeder , u0|sys_clk_timer|period_h_register[1]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[1] , u0|sys_clk_timer|period_h_register[1], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[17] , u0|sys_clk_timer|internal_counter[17], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~5 , u0|sys_clk_timer|Add0~5, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[2]~feeder , u0|sys_clk_timer|period_h_register[2]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[2] , u0|sys_clk_timer|period_h_register[2], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[18] , u0|sys_clk_timer|internal_counter[18], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~1 , u0|sys_clk_timer|Add0~1, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[3]~feeder , u0|sys_clk_timer|period_h_register[3]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[3] , u0|sys_clk_timer|period_h_register[3], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[19] , u0|sys_clk_timer|internal_counter[19], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~29 , u0|sys_clk_timer|Add0~29, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[4]~feeder , u0|sys_clk_timer|period_h_register[4]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[4] , u0|sys_clk_timer|period_h_register[4], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[20] , u0|sys_clk_timer|internal_counter[20], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~21 , u0|sys_clk_timer|Add0~21, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[5]~feeder , u0|sys_clk_timer|period_h_register[5]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[5]~DUPLICATE , u0|sys_clk_timer|period_h_register[5]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[21] , u0|sys_clk_timer|internal_counter[21], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~9 , u0|sys_clk_timer|Add0~9, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[22]~DUPLICATE , u0|sys_clk_timer|internal_counter[22]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~49 , u0|sys_clk_timer|Add0~49, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[7]~feeder , u0|sys_clk_timer|period_h_register[7]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[7] , u0|sys_clk_timer|period_h_register[7], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[23] , u0|sys_clk_timer|internal_counter[23], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~45 , u0|sys_clk_timer|Add0~45, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[8]~feeder , u0|sys_clk_timer|period_h_register[8]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[8] , u0|sys_clk_timer|period_h_register[8], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[24] , u0|sys_clk_timer|internal_counter[24], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~41 , u0|sys_clk_timer|Add0~41, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[9]~feeder , u0|sys_clk_timer|period_h_register[9]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[9] , u0|sys_clk_timer|period_h_register[9], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[25] , u0|sys_clk_timer|internal_counter[25], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~37 , u0|sys_clk_timer|Add0~37, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[10]~feeder , u0|sys_clk_timer|period_h_register[10]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[10]~DUPLICATE , u0|sys_clk_timer|period_h_register[10]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[26] , u0|sys_clk_timer|internal_counter[26], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~33 , u0|sys_clk_timer|Add0~33, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[11] , u0|sys_clk_timer|period_h_register[11], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[27] , u0|sys_clk_timer|internal_counter[27], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~65 , u0|sys_clk_timer|Add0~65, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[12]~feeder , u0|sys_clk_timer|period_h_register[12]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[12]~DUPLICATE , u0|sys_clk_timer|period_h_register[12]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[28] , u0|sys_clk_timer|internal_counter[28], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~73 , u0|sys_clk_timer|Add0~73, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[13] , u0|sys_clk_timer|period_h_register[13], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[29] , u0|sys_clk_timer|internal_counter[29], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~13 , u0|sys_clk_timer|Add0~13, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[14] , u0|sys_clk_timer|period_h_register[14], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[30] , u0|sys_clk_timer|internal_counter[30], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Add0~85 , u0|sys_clk_timer|Add0~85, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[15]~feeder , u0|sys_clk_timer|period_h_register[15]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[15]~DUPLICATE , u0|sys_clk_timer|period_h_register[15]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[31] , u0|sys_clk_timer|internal_counter[31], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|snap_strobe~0 , u0|sys_clk_timer|snap_strobe~0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[31] , u0|sys_clk_timer|counter_snapshot[31], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[15]~8 , u0|sys_clk_timer|counter_snapshot[15]~8, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[15] , u0|sys_clk_timer|counter_snapshot[15], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[15] , u0|sys_clk_timer|period_h_register[15], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[15]~9 , u0|sys_clk_timer|read_mux_out[15]~9, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[15] , u0|sys_clk_timer|readdata[15], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28 , u0|mm_interconnect_0|rsp_mux|src_payload~28, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29 , u0|mm_interconnect_0|rsp_mux|src_payload~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[15] , u0|cpu|cpu|d_readdata_d1[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[15]~24 , u0|cpu|cpu|A_slow_inst_result_nxt[15]~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[15] , u0|cpu|cpu|A_slow_inst_result[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[15] , u0|cpu|cpu|A_mul_cell_p1[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[13] , u0|cpu|cpu|M_pc_plus_one[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[15]~feeder , u0|cpu|cpu|A_inst_result[15]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[15] , u0|cpu|cpu|A_inst_result[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[15]~26 , u0|cpu|cpu|A_wr_data_unfiltered[15]~26, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[11]~13 , u0|cpu|cpu|D_src1_reg[11]~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[11] , u0|cpu|cpu|E_src1[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[9] , u0|cpu|cpu|M_pc_plus_one[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[11]~feeder , u0|cpu|cpu|M_target_pcb[11]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[11] , u0|cpu|cpu|M_target_pcb[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~10 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[9] , u0|cpu|cpu|A_pipe_flush_waddr[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[9]~2 , u0|cpu|cpu|F_pc_nxt[9]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[9]~3 , u0|cpu|cpu|F_pc_nxt[9]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[9] , u0|cpu|cpu|F_pc[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[9] , u0|cpu|cpu|D_pc[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_tag[0] , u0|cpu|cpu|ic_fill_tag[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE , u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[47] , u0|mm_interconnect_0|cmd_mux_003|src_data[47], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33] , u0|mm_interconnect_0|cmd_mux_003|src_data[33], CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14, CPU_Simp, 1
instance = comp, \u0|jtag_uart|woverflow~0 , u0|jtag_uart|woverflow~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|woverflow , u0|jtag_uart|woverflow, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[30] , u0|sys_clk_timer|counter_snapshot[30], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[14]~7 , u0|sys_clk_timer|counter_snapshot[14]~7, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[14] , u0|sys_clk_timer|counter_snapshot[14], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[14]~17 , u0|sys_clk_timer|read_mux_out[14]~17, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[14] , u0|sys_clk_timer|readdata[14], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22 , u0|mm_interconnect_0|rsp_mux|src_payload~22, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23 , u0|mm_interconnect_0|rsp_mux|src_payload~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[14] , u0|cpu|cpu|d_readdata_d1[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[14]~21 , u0|cpu|cpu|A_slow_inst_result_nxt[14]~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[14] , u0|cpu|cpu|A_slow_inst_result[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[6]~21 , u0|cpu|cpu|M_rot[6]~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~21 , u0|cpu|cpu|A_shift_rot_result~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[14] , u0|cpu|cpu|A_shift_rot_result[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[14] , u0|cpu|cpu|A_mul_cell_p1[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[14]~feeder , u0|cpu|cpu|A_inst_result[14]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[14] , u0|cpu|cpu|A_inst_result[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[14]~23 , u0|cpu|cpu|A_wr_data_unfiltered[14]~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[22]~feeder , u0|cpu|cpu|W_wr_data[22]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[22] , u0|cpu|cpu|W_wr_data[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[22] , u0|cpu|cpu|M_alu_result[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[22]~29 , u0|cpu|cpu|D_src2_reg[22]~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[22]~2 , u0|cpu|cpu|E_logic_result[22]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[22]~29 , u0|cpu|cpu|D_src2[22]~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[22]~30 , u0|cpu|cpu|D_src2[22]~30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[22]~4 , u0|cpu|cpu|D_src2[22]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[22]~SCLR_LUT , u0|cpu|cpu|E_src2[22]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[22]~_Duplicate_1 , u0|cpu|cpu|E_src2[22]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[22] , u0|cpu|cpu|E_alu_result[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[22]~75 , u0|cpu|cpu|D_src2_reg[22]~75, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[22] , u0|cpu|cpu|E_src2_reg[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[22] , u0|cpu|cpu|M_st_data[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[22] , u0|cpu|cpu|A_st_data[22], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 , u0|mm_interconnect_0|cmd_mux_003|src_payload~10, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[22] , u0|mm_interconnect_0|rsp_mux_001|src_data[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[22] , u0|cpu|cpu|i_readdata_d1[22], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[23] , u0|mm_interconnect_0|rsp_mux_001|src_data[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[23] , u0|cpu|cpu|i_readdata_d1[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[24] , u0|mm_interconnect_0|rsp_mux_001|src_data[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[24] , u0|cpu|cpu|i_readdata_d1[24], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[25] , u0|mm_interconnect_0|rsp_mux_001|src_data[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[25] , u0|cpu|cpu|i_readdata_d1[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[26] , u0|mm_interconnect_0|rsp_mux_001|src_data[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[26] , u0|cpu|cpu|i_readdata_d1[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[27] , u0|mm_interconnect_0|rsp_mux_001|src_data[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[27] , u0|cpu|cpu|i_readdata_d1[27], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[28] , u0|mm_interconnect_0|rsp_mux_001|src_data[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[28] , u0|cpu|cpu|i_readdata_d1[28], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 , u0|mm_interconnect_0|cmd_mux_003|src_payload~27, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[29] , u0|mm_interconnect_0|rsp_mux_001|src_data[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[29] , u0|cpu|cpu|i_readdata_d1[29], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[30] , u0|mm_interconnect_0|rsp_mux_001|src_data[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[30] , u0|cpu|cpu|i_readdata_d1[30], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 , u0|mm_interconnect_0|cmd_mux_003|src_payload~30, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[31] , u0|mm_interconnect_0|rsp_mux_001|src_data[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[31] , u0|cpu|cpu|i_readdata_d1[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 , u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[30] , u0|cpu|cpu|D_iw[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|rf_a_rd_port_addr[3]~3 , u0|cpu|cpu|rf_a_rd_port_addr[3]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_op[0] , u0|cpu|cpu|E_logic_op[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~3 , u0|cpu|cpu|E_alu_result~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add3~5 , u0|cpu|cpu|Add3~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add0~1 , u0|cpu|cpu|Add0~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add0~5 , u0|cpu|cpu|Add0~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_taken_waddr_partial[1] , u0|cpu|cpu|D_br_taken_waddr_partial[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[1]~feeder , u0|cpu|cpu|E_extra_pc[1]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[1] , u0|cpu|cpu|D_pc_plus_one[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[1] , u0|cpu|cpu|E_extra_pc[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[3] , u0|cpu|cpu|E_alu_result[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[3] , u0|cpu|cpu|M_alu_result[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[3] , u0|cpu|cpu|W_wr_data[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[3]~30 , u0|cpu|cpu|D_src1_reg[3]~30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[3] , u0|cpu|cpu|E_src1[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~53 , u0|cpu|cpu|Add9~53, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~1 , u0|cpu|cpu|Add9~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[4] , u0|cpu|cpu|M_mem_baddr[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[4]~feeder , u0|cpu|cpu|A_mem_baddr[4]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE , u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1 , u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_offset[2] , u0|cpu|cpu|ic_fill_ap_offset[2], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[40] , u0|mm_interconnect_0|cmd_mux_003|src_data[40], CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~34 , u0|mm_interconnect_0|rsp_mux|src_payload~34, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[27] , u0|cpu|cpu|d_readdata_d1[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[27]~29 , u0|cpu|cpu|A_slow_inst_result_nxt[27]~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[27] , u0|cpu|cpu|A_slow_inst_result[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[3]~29 , u0|cpu|cpu|M_rot[3]~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~29 , u0|cpu|cpu|A_shift_rot_result~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[27] , u0|cpu|cpu|A_shift_rot_result[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[27] , u0|cpu|cpu|A_inst_result[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[27]~31 , u0|cpu|cpu|A_wr_data_unfiltered[27]~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[27]~92 , u0|cpu|cpu|D_src2_reg[27]~92, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[27] , u0|cpu|cpu|E_src2_reg[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_st_data[27]~6 , u0|cpu|cpu|E_st_data[27]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[27] , u0|cpu|cpu|M_st_data[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[27] , u0|cpu|cpu|A_st_data[27], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 , u0|mm_interconnect_0|cmd_mux_002|src_payload~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[27] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~16 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 , u0|mm_interconnect_0|cmd_mux_002|src_payload~18, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[25] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~17 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32 , u0|mm_interconnect_0|rsp_mux|src_payload~32, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[29] , u0|cpu|cpu|d_readdata_d1[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13]~feeder , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[29] , u0|sys_clk_timer|counter_snapshot[29], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[13] , u0|sys_clk_timer|counter_snapshot[13], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[13]~13 , u0|sys_clk_timer|read_mux_out[13]~13, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[13] , u0|sys_clk_timer|readdata[13], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24 , u0|mm_interconnect_0|rsp_mux|src_payload~24, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25 , u0|mm_interconnect_0|rsp_mux|src_payload~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[13] , u0|cpu|cpu|d_readdata_d1[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[13]~22 , u0|cpu|cpu|A_slow_inst_result_nxt[13]~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[13] , u0|cpu|cpu|A_slow_inst_result[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[13]~feeder , u0|cpu|cpu|A_inst_result[13]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[13]~DUPLICATE , u0|cpu|cpu|M_alu_result[13]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[13] , u0|cpu|cpu|A_inst_result[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[13] , u0|cpu|cpu|A_mul_cell_p1[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[5]~22 , u0|cpu|cpu|M_rot[5]~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~22 , u0|cpu|cpu|A_shift_rot_result~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[13] , u0|cpu|cpu|A_shift_rot_result[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[13]~24 , u0|cpu|cpu|A_wr_data_unfiltered[13]~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[14]~45 , u0|cpu|cpu|D_src2_reg[14]~45, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[14]~46 , u0|cpu|cpu|D_src2_reg[14]~46, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[14] , u0|cpu|cpu|E_src2_reg[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[14] , u0|cpu|cpu|M_st_data[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[14] , u0|cpu|cpu|A_st_data[14], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 , u0|mm_interconnect_0|cmd_mux_002|src_payload~26, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[14] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~25 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14] , u0|mm_interconnect_0|rsp_mux_001|src_data[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[14] , u0|cpu|cpu|i_readdata_d1[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[29] , u0|cpu|cpu|D_iw[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|rf_a_rd_port_addr[2]~2 , u0|cpu|cpu|rf_a_rd_port_addr[2]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[12] , u0|cpu|cpu|M_alu_result[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[12] , u0|cpu|cpu|W_wr_data[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[12]~12 , u0|cpu|cpu|D_src1_reg[12]~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[12] , u0|cpu|cpu|E_src1[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~13 , u0|cpu|cpu|E_alu_result~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[12] , u0|cpu|cpu|E_alu_result[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[12]~41 , u0|cpu|cpu|D_src2_reg[12]~41, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[12]~42 , u0|cpu|cpu|D_src2_reg[12]~42, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[12] , u0|cpu|cpu|E_src2_reg[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[12] , u0|cpu|cpu|M_st_data[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[12] , u0|cpu|cpu|A_st_data[12], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 , u0|mm_interconnect_0|cmd_mux_002|src_payload~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[12] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~23 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[13] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~54 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~54, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[14] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[14] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 , u0|mm_interconnect_0|cmd_mux_002|src_payload~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[11] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 , u0|mm_interconnect_0|cmd_mux_002|src_payload~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[10] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~21 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~13 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~14 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[15] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~45 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~45, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[16] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~55 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~55, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.010 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.010, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~52 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~52, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~53 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~53, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[15] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~12 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[12] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~50 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~50, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[13] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~51 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~51, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[12] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[9] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~48 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~48, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[10] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[10] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[10] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~49 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~49, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[11] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[11] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~15 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~46 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~46, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[8] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~47 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~47, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[9] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[9] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~10 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~33 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[6] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~43 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~43, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~44 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~44, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[7] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~8 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[4] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[4], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 , u0|mm_interconnect_0|cmd_mux_002|src_payload~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[4] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~4 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[3] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~5 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~6 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~7 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~8 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[1] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[1] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[1] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~11 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[2] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[2] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~12 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[3] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~19 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[4] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[4] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~28 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~28, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[5] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 , u0|mm_interconnect_0|cmd_mux_002|src_payload~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[2] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~3 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[1] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[17] , u0|mm_interconnect_0|rsp_mux_001|src_data[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[17] , u0|cpu|cpu|i_readdata_d1[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[17]~feeder , u0|cpu|cpu|D_iw[17]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[17] , u0|cpu|cpu|D_iw[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[11]~feeder , u0|cpu|cpu|E_src2[11]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[11] , u0|cpu|cpu|E_src2[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[12] , u0|cpu|cpu|A_mul_cell_p1[12], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 , u0|mm_interconnect_0|cmd_mux_003|src_payload~19, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[12] , u0|sys_clk_timer|period_h_register[12], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[12] , u0|sys_clk_timer|counter_snapshot[12], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[28] , u0|sys_clk_timer|counter_snapshot[28], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[12]~25 , u0|sys_clk_timer|read_mux_out[12]~25, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[12] , u0|sys_clk_timer|readdata[12], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18 , u0|mm_interconnect_0|rsp_mux|src_payload~18, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19 , u0|mm_interconnect_0|rsp_mux|src_payload~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[12] , u0|cpu|cpu|d_readdata_d1[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[12]~19 , u0|cpu|cpu|A_slow_inst_result_nxt[12]~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[12] , u0|cpu|cpu|A_slow_inst_result[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[4]~19 , u0|cpu|cpu|M_rot[4]~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~19 , u0|cpu|cpu|A_shift_rot_result~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[12] , u0|cpu|cpu|A_shift_rot_result[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[12]~feeder , u0|cpu|cpu|A_inst_result[12]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[12] , u0|cpu|cpu|A_inst_result[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[12]~21 , u0|cpu|cpu|A_wr_data_unfiltered[12]~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[6] , u0|cpu|cpu|D_iw[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[16]~27 , u0|cpu|cpu|D_src2[16]~27, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[16]~28 , u0|cpu|cpu|D_src2[16]~28, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[16] , u0|cpu|cpu|M_alu_result[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[16] , u0|cpu|cpu|W_wr_data[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[16]~49 , u0|cpu|cpu|D_src2_reg[16]~49, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[16]~10 , u0|cpu|cpu|D_src2[16]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[16]~SCLR_LUT , u0|cpu|cpu|E_src2[16]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[16]~_Duplicate_1 , u0|cpu|cpu|E_src2[16]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[16]~12 , u0|cpu|cpu|E_logic_result[16]~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[16]~17 , u0|cpu|cpu|E_alu_result[16]~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[16] , u0|cpu|cpu|E_alu_result[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[16]~72 , u0|cpu|cpu|D_src2_reg[16]~72, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[16] , u0|cpu|cpu|E_src2_reg[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[16] , u0|cpu|cpu|M_st_data[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[16] , u0|cpu|cpu|A_st_data[16], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 , u0|mm_interconnect_0|cmd_mux_002|src_payload~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[16] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[38] , u0|mm_interconnect_0|cmd_mux_002|src_data[38], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal1~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal1~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[16] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[16], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16] , u0|mm_interconnect_0|rsp_mux_001|src_data[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[16] , u0|cpu|cpu|i_readdata_d1[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[19] , u0|cpu|cpu|D_iw[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[11] , u0|cpu|cpu|E_extra_pc[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~16 , u0|cpu|cpu|E_alu_result~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[13] , u0|cpu|cpu|E_alu_result[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[13]~47 , u0|cpu|cpu|D_src2_reg[13]~47, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[13]~48 , u0|cpu|cpu|D_src2_reg[13]~48, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[13] , u0|cpu|cpu|E_src2_reg[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[13] , u0|cpu|cpu|M_st_data[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[13] , u0|cpu|cpu|A_st_data[13], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 , u0|mm_interconnect_0|cmd_mux_003|src_payload~22, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13] , u0|mm_interconnect_0|rsp_mux_001|src_data[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[13] , u0|cpu|cpu|i_readdata_d1[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[28] , u0|cpu|cpu|D_iw[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|rf_a_rd_port_addr[1]~1 , u0|cpu|cpu|rf_a_rd_port_addr[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[22]~2 , u0|cpu|cpu|D_src1_reg[22]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[22] , u0|cpu|cpu|E_src1[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[23]~26 , u0|cpu|cpu|E_rot_step1[23]~26, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[27] , u0|cpu|cpu|M_rot_prestep2[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[3]~20 , u0|cpu|cpu|M_rot[3]~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~20 , u0|cpu|cpu|A_shift_rot_result~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[11] , u0|cpu|cpu|A_shift_rot_result[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[11]~feeder , u0|cpu|cpu|A_inst_result[11]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[11] , u0|cpu|cpu|A_inst_result[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[11] , u0|cpu|cpu|A_mul_cell_p1[11], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[11]~DUPLICATE , u0|sys_clk_timer|internal_counter[11]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[11] , u0|sys_clk_timer|counter_snapshot[11], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[27] , u0|sys_clk_timer|counter_snapshot[27], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[11]~21 , u0|sys_clk_timer|read_mux_out[11]~21, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[11] , u0|sys_clk_timer|readdata[11], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20 , u0|mm_interconnect_0|rsp_mux|src_payload~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21 , u0|mm_interconnect_0|rsp_mux|src_payload~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[11] , u0|cpu|cpu|d_readdata_d1[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[11]~20 , u0|cpu|cpu|A_slow_inst_result_nxt[11]~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[11] , u0|cpu|cpu|A_slow_inst_result[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[11]~22 , u0|cpu|cpu|A_wr_data_unfiltered[11]~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[25]~16 , u0|cpu|cpu|D_src2[25]~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[25]~SCLR_LUT , u0|cpu|cpu|E_src2[25]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[25]~_Duplicate_1 , u0|cpu|cpu|E_src2[25]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~10 , u0|cpu|cpu|Equal316~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~14 , u0|cpu|cpu|Equal316~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~11 , u0|cpu|cpu|Equal316~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~13 , u0|cpu|cpu|Equal316~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~12 , u0|cpu|cpu|Equal316~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~15 , u0|cpu|cpu|Equal316~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~3 , u0|cpu|cpu|Equal316~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~8 , u0|cpu|cpu|Equal316~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~7 , u0|cpu|cpu|Equal316~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~5 , u0|cpu|cpu|Equal316~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~4 , u0|cpu|cpu|Equal316~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~6 , u0|cpu|cpu|Equal316~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~9 , u0|cpu|cpu|Equal316~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_compare_op[1] , u0|cpu|cpu|E_compare_op[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_compare_op[0] , u0|cpu|cpu|E_compare_op[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_br_result~1 , u0|cpu|cpu|E_br_result~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[0]~6 , u0|cpu|cpu|E_logic_result[0]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[0]~1 , u0|cpu|cpu|E_alu_result[0]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[0] , u0|cpu|cpu|E_alu_result[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[0] , u0|cpu|cpu|M_alu_result[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[0] , u0|cpu|cpu|W_wr_data[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[0]~19 , u0|cpu|cpu|D_src1_reg[0]~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[0] , u0|cpu|cpu|E_src1[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[1] , u0|cpu|cpu|M_mem_baddr[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ld_align_sh16~0 , u0|cpu|cpu|M_ld_align_sh16~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ld_align_sh16 , u0|cpu|cpu|A_ld_align_sh16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[11]~0 , u0|cpu|cpu|A_slow_inst_result[11]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[9]~18 , u0|cpu|cpu|A_slow_inst_result_nxt[9]~18, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[9] , u0|cpu|cpu|A_slow_inst_result[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[1]~18 , u0|cpu|cpu|M_rot[1]~18, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~18 , u0|cpu|cpu|A_shift_rot_result~18, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[9] , u0|cpu|cpu|A_shift_rot_result[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[9] , u0|cpu|cpu|A_mul_cell_p1[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[9]~20 , u0|cpu|cpu|A_wr_data_unfiltered[9]~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[9] , u0|cpu|cpu|W_wr_data[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[9]~11 , u0|cpu|cpu|D_src1_reg[9]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[9] , u0|cpu|cpu|E_src1[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[9] , u0|cpu|cpu|M_mem_baddr[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[9] , u0|cpu|cpu|A_mem_baddr[9], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[45] , u0|mm_interconnect_0|cmd_mux_002|src_data[45], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[7] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~33 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~17 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[9] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[7]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[23] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~42 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~42, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[24] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[24] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~41 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~41, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[33] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[33], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~37 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~37, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~36 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~36, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~40 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~40, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[32] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[32], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~39 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~39, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[31] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[31] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[7] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[32] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[32], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[8] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[6]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9 , u0|mm_interconnect_0|rsp_mux|src_payload~9, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10 , u0|mm_interconnect_0|rsp_mux|src_payload~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[20] , u0|cpu|cpu|d_readdata_d1[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[20]~14 , u0|cpu|cpu|A_slow_inst_result_nxt[20]~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[20] , u0|cpu|cpu|A_slow_inst_result[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[20] , u0|cpu|cpu|A_inst_result[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[4]~14 , u0|cpu|cpu|M_rot[4]~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~14 , u0|cpu|cpu|A_shift_rot_result~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[20] , u0|cpu|cpu|A_shift_rot_result[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[20]~16 , u0|cpu|cpu|A_wr_data_unfiltered[20]~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[20] , u0|cpu|cpu|W_wr_data[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[20]~33 , u0|cpu|cpu|D_src2_reg[20]~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[10] , u0|cpu|cpu|D_iw[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[20]~33 , u0|cpu|cpu|D_src2[20]~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[20]~10 , u0|cpu|cpu|E_logic_result[20]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[20]~34 , u0|cpu|cpu|D_src2[20]~34, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[20]~8 , u0|cpu|cpu|D_src2[20]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[20]~SCLR_LUT , u0|cpu|cpu|E_src2[20]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[20]~_Duplicate_1 , u0|cpu|cpu|E_src2[20]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[20] , u0|cpu|cpu|E_alu_result[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[20] , u0|cpu|cpu|M_alu_result[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[20]~6 , u0|cpu|cpu|D_src1_reg[20]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[20] , u0|cpu|cpu|E_src1[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[20]~2 , u0|cpu|cpu|E_rot_step1[20]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[24] , u0|cpu|cpu|M_rot_prestep2[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[0]~8 , u0|cpu|cpu|M_rot[0]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~8 , u0|cpu|cpu|A_shift_rot_result~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[24] , u0|cpu|cpu|A_shift_rot_result[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[24]~feeder , u0|cpu|cpu|A_inst_result[24]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[24] , u0|cpu|cpu|A_inst_result[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[24]~8 , u0|cpu|cpu|A_slow_inst_result_nxt[24]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[24] , u0|cpu|cpu|A_slow_inst_result[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[24]~10 , u0|cpu|cpu|A_wr_data_unfiltered[24]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[24] , u0|cpu|cpu|W_wr_data[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[24]~0 , u0|cpu|cpu|D_src1_reg[24]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[24] , u0|cpu|cpu|E_src1[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[24]~25 , u0|cpu|cpu|D_src2_reg[24]~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[24]~73 , u0|cpu|cpu|D_src2_reg[24]~73, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[24] , u0|cpu|cpu|E_src2_reg[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_st_data[24]~1 , u0|cpu|cpu|E_st_data[24]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[24] , u0|cpu|cpu|M_st_data[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[24] , u0|cpu|cpu|A_st_data[24], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 , u0|mm_interconnect_0|cmd_mux_003|src_payload~8, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1 , u0|mm_interconnect_0|rsp_mux|src_payload~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[24] , u0|cpu|cpu|d_readdata_d1[24], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 , u0|mm_interconnect_0|cmd_mux_003|src_payload~16, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate1 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate2 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause, CPU_Simp, 1
instance = comp, \u0|jtag_uart|pause_irq~0 , u0|jtag_uart|pause_irq~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|pause_irq , u0|jtag_uart|pause_irq, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add0~21 , u0|jtag_uart|Add0~21, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add0~25 , u0|jtag_uart|Add0~25, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add0~17 , u0|jtag_uart|Add0~17, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add0~1 , u0|jtag_uart|Add0~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add0~5 , u0|jtag_uart|Add0~5, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add0~9 , u0|jtag_uart|Add0~9, CPU_Simp, 1
instance = comp, \u0|jtag_uart|Add0~13 , u0|jtag_uart|Add0~13, CPU_Simp, 1
instance = comp, \u0|jtag_uart|LessThan1~0 , u0|jtag_uart|LessThan1~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|LessThan1~1 , u0|jtag_uart|LessThan1~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|fifo_AF , u0|jtag_uart|fifo_AF, CPU_Simp, 1
instance = comp, \u0|jtag_uart|ien_AE~0 , u0|jtag_uart|ien_AE~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|ien_AF , u0|jtag_uart|ien_AF, CPU_Simp, 1
instance = comp, \u0|jtag_uart|av_readdata[8]~0 , u0|jtag_uart|av_readdata[8]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[24] , u0|sys_clk_timer|counter_snapshot[24], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[8]~5 , u0|sys_clk_timer|counter_snapshot[8]~5, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[8] , u0|sys_clk_timer|counter_snapshot[8], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[8]~37 , u0|sys_clk_timer|read_mux_out[8]~37, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[8] , u0|sys_clk_timer|readdata[8], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12 , u0|mm_interconnect_0|rsp_mux|src_payload~12, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13 , u0|mm_interconnect_0|rsp_mux|src_payload~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[8] , u0|cpu|cpu|d_readdata_d1[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[8]~16 , u0|cpu|cpu|A_slow_inst_result_nxt[8]~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[8] , u0|cpu|cpu|A_slow_inst_result[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[0]~16 , u0|cpu|cpu|M_rot[0]~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~16 , u0|cpu|cpu|A_shift_rot_result~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[8] , u0|cpu|cpu|A_shift_rot_result[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[8] , u0|cpu|cpu|A_mul_cell_p1[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[8]~18 , u0|cpu|cpu|A_wr_data_unfiltered[8]~18, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[17]~39 , u0|cpu|cpu|D_src2[17]~39, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[17]~40 , u0|cpu|cpu|D_src2[17]~40, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[17]~7 , u0|cpu|cpu|D_src2[17]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[17]~SCLR_LUT , u0|cpu|cpu|E_src2[17]~SCLR_LUT, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[17]~_Duplicate_1 , u0|cpu|cpu|E_src2[17]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[17]~9 , u0|cpu|cpu|E_logic_result[17]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[17] , u0|cpu|cpu|E_alu_result[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[17]~feeder , u0|cpu|cpu|M_alu_result[17]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[17] , u0|cpu|cpu|M_alu_result[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[17]~5 , u0|cpu|cpu|D_src1_reg[17]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[17] , u0|cpu|cpu|E_src1[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_step1[19]~29 , u0|cpu|cpu|E_rot_step1[19]~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_prestep2[23] , u0|cpu|cpu|M_rot_prestep2[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[7]~7 , u0|cpu|cpu|M_rot[7]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~7 , u0|cpu|cpu|A_shift_rot_result~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[7] , u0|cpu|cpu|A_shift_rot_result[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[7] , u0|cpu|cpu|A_mul_cell_p1[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[1] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[1], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[2] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[2], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[6] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[6], CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7] , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7], CPU_Simp, 1
instance = comp, \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~0 , u0|mm_interconnect_0|router|Equal3~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1], CPU_Simp, 1
instance = comp, \u0|led_pio|always0~0 , u0|led_pio|always0~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[23] , u0|sys_clk_timer|counter_snapshot[23], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[7] , u0|sys_clk_timer|counter_snapshot[7], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[7]~41 , u0|sys_clk_timer|read_mux_out[7]~41, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[7] , u0|sys_clk_timer|readdata[7], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7], CPU_Simp, 1
instance = comp, \u0|led_pio|always0~1 , u0|led_pio|always0~1, CPU_Simp, 1
instance = comp, \u0|led_pio|always0~2 , u0|led_pio|always0~2, CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[7] , u0|led_pio|data_out[7], CPU_Simp, 1
instance = comp, \u0|led_pio|readdata[7] , u0|led_pio|readdata[7], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~10 , u0|mm_interconnect_0|rsp_mux|src_data[7]~10, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7] , u0|mm_interconnect_0|rsp_mux|src_data[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[7] , u0|cpu|cpu|d_readdata_d1[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[0]~feeder , u0|cpu|cpu|M_mem_baddr[0]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[0] , u0|cpu|cpu|M_mem_baddr[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ld_align_sh8 , u0|cpu|cpu|M_ld_align_sh8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ld_align_sh8 , u0|cpu|cpu|A_ld_align_sh8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[7]~7 , u0|cpu|cpu|A_slow_inst_result_nxt[7]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[7] , u0|cpu|cpu|A_slow_inst_result[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[7]~9 , u0|cpu|cpu|A_wr_data_unfiltered[7]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[4]~43 , u0|cpu|cpu|D_src2[4]~43, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[4]~45 , u0|cpu|cpu|D_src2[4]~45, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[4] , u0|cpu|cpu|E_src2[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_pass0~0 , u0|cpu|cpu|E_rot_pass0~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_pass0 , u0|cpu|cpu|M_rot_pass0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[5]~5 , u0|cpu|cpu|M_rot[5]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~5 , u0|cpu|cpu|A_shift_rot_result~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[5] , u0|cpu|cpu|A_shift_rot_result[5], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[5] , u0|sys_clk_timer|period_h_register[5], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[5] , u0|sys_clk_timer|counter_snapshot[5], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[21] , u0|sys_clk_timer|counter_snapshot[21], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[5]~49 , u0|sys_clk_timer|read_mux_out[5]~49, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[5] , u0|sys_clk_timer|readdata[5], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~6 , u0|mm_interconnect_0|rsp_mux|src_data[5]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5], CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[5]~feeder , u0|led_pio|data_out[5]~feeder, CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[5] , u0|led_pio|data_out[5], CPU_Simp, 1
instance = comp, \u0|led_pio|readdata[5] , u0|led_pio|readdata[5], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~7 , u0|mm_interconnect_0|rsp_mux|src_data[5]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[5] , u0|cpu|cpu|A_st_data[5], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 , u0|mm_interconnect_0|cmd_mux_003|src_payload~5, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32] , u0|mm_interconnect_0|cmd_mux_003|src_data[32], CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5] , u0|mm_interconnect_0|rsp_mux|src_data[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[5] , u0|cpu|cpu|d_readdata_d1[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[5]~5 , u0|cpu|cpu|A_slow_inst_result_nxt[5]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[5] , u0|cpu|cpu|A_slow_inst_result[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[5] , u0|cpu|cpu|A_mul_cell_p1[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[5]~7 , u0|cpu|cpu|A_wr_data_unfiltered[5]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[15]~50 , u0|cpu|cpu|D_src2_reg[15]~50, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[15]~51 , u0|cpu|cpu|D_src2_reg[15]~51, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[15] , u0|cpu|cpu|E_src2_reg[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[15] , u0|cpu|cpu|M_st_data[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[15] , u0|cpu|cpu|A_st_data[15], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 , u0|mm_interconnect_0|cmd_mux_003|src_payload~24, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15] , u0|mm_interconnect_0|rsp_mux_001|src_data[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[15] , u0|cpu|cpu|i_readdata_d1[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add0~9 , u0|cpu|cpu|Add0~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_taken_waddr_partial[2] , u0|cpu|cpu|D_br_taken_waddr_partial[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[2]~feeder , u0|cpu|cpu|E_extra_pc[2]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[2] , u0|cpu|cpu|D_pc_plus_one[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[2] , u0|cpu|cpu|E_extra_pc[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~4 , u0|cpu|cpu|E_alu_result~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[4] , u0|cpu|cpu|E_alu_result[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[4] , u0|cpu|cpu|M_alu_result[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[2] , u0|cpu|cpu|M_pc_plus_one[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[6]~feeder , u0|cpu|cpu|E_iw[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[6] , u0|cpu|cpu|E_iw[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[10] , u0|cpu|cpu|E_iw[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[7]~DUPLICATE , u0|cpu|cpu|E_iw[7]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[8] , u0|cpu|cpu|E_iw[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[9] , u0|cpu|cpu|E_iw[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal327~0 , u0|cpu|cpu|Equal327~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0 , u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|latched_oci_tb_hbreak_req , u0|cpu|cpu|latched_oci_tb_hbreak_req, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|hbreak_req~1 , u0|cpu|cpu|hbreak_req~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0 , u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_norm_intr_pri5 , u0|cpu|cpu|A_exc_norm_intr_pri5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0 , u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_trap_inst_pri15 , u0|cpu|cpu|A_exc_trap_inst_pri15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1 , u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_exception_reg_cause[2]~0 , u0|cpu|cpu|W_exception_reg_cause[2]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_any_active , u0|cpu|cpu|A_exc_any_active, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_active_no_break , u0|cpu|cpu|A_exc_active_no_break, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_exception_reg_cause[2] , u0|cpu|cpu|W_exception_reg_cause[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4 , u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_control_reg_rddata[4] , u0|cpu|cpu|M_control_reg_rddata[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_inst_result[4]~4 , u0|cpu|cpu|M_inst_result[4]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[4] , u0|cpu|cpu|A_inst_result[4], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 , u0|mm_interconnect_0|cmd_mux_003|src_payload~4, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4, CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[4]~feeder , u0|led_pio|data_out[4]~feeder, CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[4] , u0|led_pio|data_out[4], CPU_Simp, 1
instance = comp, \u0|led_pio|readdata[4] , u0|led_pio|readdata[4], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[20] , u0|sys_clk_timer|counter_snapshot[20], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[4]~feeder , u0|sys_clk_timer|counter_snapshot[4]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[4] , u0|sys_clk_timer|counter_snapshot[4], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[4]~53 , u0|sys_clk_timer|read_mux_out[4]~53, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[4] , u0|sys_clk_timer|readdata[4], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~5 , u0|mm_interconnect_0|rsp_mux|src_data[4]~5, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4] , u0|mm_interconnect_0|rsp_mux|src_data[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[4] , u0|cpu|cpu|d_readdata_d1[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[4]~4 , u0|cpu|cpu|A_slow_inst_result_nxt[4]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[4] , u0|cpu|cpu|A_slow_inst_result[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[4] , u0|cpu|cpu|A_mul_cell_p1[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[4]~4 , u0|cpu|cpu|M_rot[4]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~4 , u0|cpu|cpu|A_shift_rot_result~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[4] , u0|cpu|cpu|A_shift_rot_result[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[4]~6 , u0|cpu|cpu|A_wr_data_unfiltered[4]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[1]~feeder , u0|cpu|cpu|M_alu_result[1]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[1] , u0|cpu|cpu|M_alu_result[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[1] , u0|cpu|cpu|W_wr_data[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[1]~11 , u0|cpu|cpu|D_src2_reg[1]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[1]~41 , u0|cpu|cpu|D_src2[1]~41, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[1]~57 , u0|cpu|cpu|D_src2[1]~57, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[1] , u0|cpu|cpu|E_src2[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[3] , u0|cpu|cpu|A_mul_cell_p1[3], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 , u0|mm_interconnect_0|cmd_mux_003|src_payload~3, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3, CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[3]~feeder , u0|led_pio|data_out[3]~feeder, CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[3] , u0|led_pio|data_out[3], CPU_Simp, 1
instance = comp, \u0|led_pio|readdata[3] , u0|led_pio|readdata[3], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[3] , u0|sys_clk_timer|internal_counter[3], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[3]~3 , u0|sys_clk_timer|counter_snapshot[3]~3, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[3] , u0|sys_clk_timer|counter_snapshot[3], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal6~3 , u0|sys_clk_timer|Equal6~3, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[3]~7 , u0|sys_clk_timer|read_mux_out[3]~7, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|Equal6~4 , u0|sys_clk_timer|Equal6~4, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[19] , u0|sys_clk_timer|counter_snapshot[19], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|control_register[3] , u0|sys_clk_timer|control_register[3], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[3]~8 , u0|sys_clk_timer|read_mux_out[3]~8, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[3] , u0|sys_clk_timer|read_mux_out[3], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[3] , u0|sys_clk_timer|readdata[3], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~4 , u0|mm_interconnect_0|rsp_mux|src_data[3]~4, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3] , u0|mm_interconnect_0|rsp_mux|src_data[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[3] , u0|cpu|cpu|d_readdata_d1[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[3]~3 , u0|cpu|cpu|A_slow_inst_result_nxt[3]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[3] , u0|cpu|cpu|A_slow_inst_result[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[3]~DUPLICATE , u0|cpu|cpu|M_alu_result[3]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[1] , u0|cpu|cpu|M_pc_plus_one[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_exception_reg_cause[1] , u0|cpu|cpu|W_exception_reg_cause[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3 , u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_control_reg_rddata[3] , u0|cpu|cpu|M_control_reg_rddata[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_inst_result[3]~3 , u0|cpu|cpu|M_inst_result[3]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[3] , u0|cpu|cpu|A_inst_result[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[3]~3 , u0|cpu|cpu|M_rot[3]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~3 , u0|cpu|cpu|A_shift_rot_result~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[3] , u0|cpu|cpu|A_shift_rot_result[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[3]~5 , u0|cpu|cpu|A_wr_data_unfiltered[3]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[5] , u0|cpu|cpu|W_wr_data[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[5]~19 , u0|cpu|cpu|D_src2_reg[5]~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[5]~20 , u0|cpu|cpu|D_src2_reg[5]~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[5] , u0|cpu|cpu|E_src2[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~5 , u0|cpu|cpu|Add9~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~33 , u0|cpu|cpu|Add9~33, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[7] , u0|cpu|cpu|M_mem_baddr[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[7] , u0|cpu|cpu|A_mem_baddr[7], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[43] , u0|mm_interconnect_0|cmd_mux_002|src_data[43], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[5] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[5]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12] , u0|mm_interconnect_0|rsp_mux_001|src_data[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[12] , u0|cpu|cpu|i_readdata_d1[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|rf_a_rd_port_addr[0]~0 , u0|cpu|cpu|rf_a_rd_port_addr[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[2]~24 , u0|cpu|cpu|D_src1_reg[2]~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[2] , u0|cpu|cpu|E_src1[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~2 , u0|cpu|cpu|E_alu_result~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[0]~feeder , u0|cpu|cpu|E_extra_pc[0]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[0] , u0|cpu|cpu|D_pc_plus_one[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[0] , u0|cpu|cpu|E_extra_pc[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[2] , u0|cpu|cpu|E_alu_result[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[2]~feeder , u0|cpu|cpu|M_alu_result[2]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[2] , u0|cpu|cpu|M_alu_result[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[2]~13 , u0|cpu|cpu|D_src2_reg[2]~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[2]~44 , u0|cpu|cpu|D_src2[2]~44, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[2]~53 , u0|cpu|cpu|D_src2[2]~53, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[2] , u0|cpu|cpu|E_src2[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_mask[7]~7 , u0|cpu|cpu|E_rot_mask[7]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_mask[7] , u0|cpu|cpu|M_rot_mask[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[7]~30 , u0|cpu|cpu|M_rot[7]~30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~30 , u0|cpu|cpu|A_shift_rot_result~30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[31] , u0|cpu|cpu|A_shift_rot_result[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add11~57 , u0|cpu|cpu|Add11~57, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_s1[15] , u0|cpu|cpu|A_mul_s1[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p3[15] , u0|cpu|cpu|A_mul_cell_p3[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add12~57 , u0|cpu|cpu|Add12~57, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[31] , u0|cpu|cpu|A_inst_result[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[31]~30 , u0|cpu|cpu|A_slow_inst_result_nxt[31]~30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[31] , u0|cpu|cpu|A_slow_inst_result[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[31]~32 , u0|cpu|cpu|A_wr_data_unfiltered[31]~32, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[31]~26 , u0|cpu|cpu|D_src1_reg[31]~26, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[31] , u0|cpu|cpu|E_src1[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_shift_right_arith~2 , u0|cpu|cpu|D_ctrl_shift_right_arith~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_shift_right_arith , u0|cpu|cpu|E_ctrl_shift_right_arith, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_rot_fill_bit~0 , u0|cpu|cpu|E_rot_fill_bit~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot_fill_bit , u0|cpu|cpu|M_rot_fill_bit, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[6]~6 , u0|cpu|cpu|M_rot[6]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~6 , u0|cpu|cpu|A_shift_rot_result~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[6] , u0|cpu|cpu|A_shift_rot_result[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[6] , u0|cpu|cpu|A_mul_cell_p1[6], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[22]~feeder , u0|sys_clk_timer|counter_snapshot[22]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[22] , u0|sys_clk_timer|counter_snapshot[22], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[6]~4 , u0|sys_clk_timer|counter_snapshot[6]~4, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[6] , u0|sys_clk_timer|counter_snapshot[6], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[6]~45 , u0|sys_clk_timer|read_mux_out[6]~45, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[6] , u0|sys_clk_timer|readdata[6], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~8 , u0|mm_interconnect_0|rsp_mux|src_data[6]~8, CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[6]~feeder , u0|led_pio|data_out[6]~feeder, CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[6] , u0|led_pio|data_out[6], CPU_Simp, 1
instance = comp, \u0|led_pio|readdata[6] , u0|led_pio|readdata[6], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~9 , u0|mm_interconnect_0|rsp_mux|src_data[6]~9, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6] , u0|mm_interconnect_0|rsp_mux|src_data[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[6] , u0|cpu|cpu|d_readdata_d1[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[6]~6 , u0|cpu|cpu|A_slow_inst_result_nxt[6]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[6] , u0|cpu|cpu|A_slow_inst_result[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[6]~8 , u0|cpu|cpu|A_wr_data_unfiltered[6]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[6] , u0|cpu|cpu|W_wr_data[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[6]~29 , u0|cpu|cpu|D_src1_reg[6]~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[6] , u0|cpu|cpu|E_src1[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~6 , u0|cpu|cpu|E_alu_result~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[6] , u0|cpu|cpu|E_alu_result[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[6] , u0|cpu|cpu|M_alu_result[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[6]~21 , u0|cpu|cpu|D_src2_reg[6]~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[6]~22 , u0|cpu|cpu|D_src2_reg[6]~22, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[6] , u0|cpu|cpu|E_src2[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[6] , u0|cpu|cpu|M_mem_baddr[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[6]~DUPLICATE , u0|cpu|cpu|A_mem_baddr[6]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[42] , u0|mm_interconnect_0|cmd_mux_002|src_data[42], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[4] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[4]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~30 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[28] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[4] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[2]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~35 , u0|mm_interconnect_0|rsp_mux|src_payload~35, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[31] , u0|cpu|cpu|d_readdata_d1[31], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[1] , u0|cpu|cpu|A_mem_baddr[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_ld_signed , u0|cpu|cpu|M_ctrl_ld_signed, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ctrl_ld_signed , u0|cpu|cpu|A_ctrl_ld_signed, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[0] , u0|cpu|cpu|A_mem_baddr[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ctrl_ld16 , u0|cpu|cpu|A_ctrl_ld16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_ld_data_sign_bit~0 , u0|cpu|cpu|A_slow_ld_data_sign_bit~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_ld_data_fill_bit~0 , u0|cpu|cpu|A_slow_ld_data_fill_bit~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[26]~25 , u0|cpu|cpu|A_slow_inst_result_nxt[26]~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[26] , u0|cpu|cpu|A_slow_inst_result[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[2]~25 , u0|cpu|cpu|M_rot[2]~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~25 , u0|cpu|cpu|A_shift_rot_result~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[26] , u0|cpu|cpu|A_shift_rot_result[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[26] , u0|cpu|cpu|A_inst_result[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[26]~27 , u0|cpu|cpu|A_wr_data_unfiltered[26]~27, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[26] , u0|cpu|cpu|W_wr_data[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[26]~53 , u0|cpu|cpu|D_src2_reg[26]~53, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[26]~81 , u0|cpu|cpu|D_src2_reg[26]~81, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[26] , u0|cpu|cpu|E_src2_reg[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_st_data[26]~2 , u0|cpu|cpu|E_st_data[26]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[26] , u0|cpu|cpu|M_st_data[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[26] , u0|cpu|cpu|A_st_data[26], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 , u0|mm_interconnect_0|cmd_mux_003|src_payload~25, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30 , u0|mm_interconnect_0|rsp_mux|src_payload~30, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[26] , u0|cpu|cpu|d_readdata_d1[26], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[18] , u0|sys_clk_timer|counter_snapshot[18], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|control_register[2] , u0|sys_clk_timer|control_register[2], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[2]~6 , u0|sys_clk_timer|read_mux_out[2]~6, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[2]~2 , u0|sys_clk_timer|counter_snapshot[2]~2, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[2] , u0|sys_clk_timer|counter_snapshot[2], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[2]~5 , u0|sys_clk_timer|read_mux_out[2]~5, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[2] , u0|sys_clk_timer|read_mux_out[2], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[2] , u0|sys_clk_timer|readdata[2], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~2 , u0|mm_interconnect_0|rsp_mux|src_data[2]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[2] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[2], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2], CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[2] , u0|led_pio|data_out[2], CPU_Simp, 1
instance = comp, \u0|led_pio|readdata[2] , u0|led_pio|readdata[2], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~3 , u0|mm_interconnect_0|rsp_mux|src_data[2]~3, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2] , u0|mm_interconnect_0|rsp_mux|src_data[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[2] , u0|cpu|cpu|d_readdata_d1[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10]~feeder , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10], CPU_Simp, 1
instance = comp, \u0|jtag_uart|ac~0 , u0|jtag_uart|ac~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|ac , u0|jtag_uart|ac, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_h_register[10] , u0|sys_clk_timer|period_h_register[10], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[10]~feeder , u0|sys_clk_timer|counter_snapshot[10]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[10] , u0|sys_clk_timer|counter_snapshot[10], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|internal_counter[26]~DUPLICATE , u0|sys_clk_timer|internal_counter[26]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[26]~feeder , u0|sys_clk_timer|counter_snapshot[26]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[26] , u0|sys_clk_timer|counter_snapshot[26], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[10] , u0|sys_clk_timer|period_l_register[10], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[10]~33 , u0|sys_clk_timer|read_mux_out[10]~33, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[10] , u0|sys_clk_timer|readdata[10], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14 , u0|mm_interconnect_0|rsp_mux|src_payload~14, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15 , u0|mm_interconnect_0|rsp_mux|src_payload~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[10] , u0|cpu|cpu|d_readdata_d1[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[2]~2 , u0|cpu|cpu|A_slow_inst_result_nxt[2]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[2] , u0|cpu|cpu|A_slow_inst_result[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_pc[0] , u0|cpu|cpu|E_pc[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[0]~0 , u0|cpu|cpu|M_pc_plus_one[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[0]~DUPLICATE , u0|cpu|cpu|M_pc_plus_one[0]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_illegal~0 , u0|cpu|cpu|D_ctrl_illegal~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_illegal~1 , u0|cpu|cpu|D_ctrl_illegal~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_illegal , u0|cpu|cpu|E_ctrl_illegal, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_exc_illegal_inst_pri15 , u0|cpu|cpu|M_exc_illegal_inst_pri15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0 , u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_illegal_inst_pri15 , u0|cpu|cpu|A_exc_illegal_inst_pri15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0 , u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_exception_reg_cause[0] , u0|cpu|cpu|W_exception_reg_cause[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2 , u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_control_reg_rddata[2] , u0|cpu|cpu|M_control_reg_rddata[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_inst_result[2]~2 , u0|cpu|cpu|M_inst_result[2]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[2] , u0|cpu|cpu|A_inst_result[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[2] , u0|cpu|cpu|A_mul_cell_p1[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[2]~2 , u0|cpu|cpu|M_rot[2]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~2 , u0|cpu|cpu|A_shift_rot_result~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[2] , u0|cpu|cpu|A_shift_rot_result[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[2]~4 , u0|cpu|cpu|A_wr_data_unfiltered[2]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[31]~68 , u0|cpu|cpu|D_src2_reg[31]~68, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[31]~24 , u0|cpu|cpu|D_src2[31]~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[31]~_Duplicate_1 , u0|cpu|cpu|E_src2[31]~_Duplicate_1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add9~61 , u0|cpu|cpu|Add9~61, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_br_mispredict~0 , u0|cpu|cpu|E_br_mispredict~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_data[1] , u0|cpu|cpu|E_bht_data[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_br_mispredict , u0|cpu|cpu|E_br_mispredict, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_mispredict~DUPLICATE , u0|cpu|cpu|M_br_mispredict~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_mispredict~_wirecell , u0|cpu|cpu|M_br_mispredict~_wirecell, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_br_result~2 , u0|cpu|cpu|E_br_result~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[0]~0 , u0|cpu|cpu|M_br_cond_taken_history[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[0] , u0|cpu|cpu|M_br_cond_taken_history[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr_nxt[0] , u0|cpu|cpu|F_bht_ptr_nxt[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr[0] , u0|cpu|cpu|F_bht_ptr[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_bht_ptr[0] , u0|cpu|cpu|D_bht_ptr[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[0]~feeder , u0|cpu|cpu|E_bht_ptr[0]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[0] , u0|cpu|cpu|E_bht_ptr[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[0]~feeder , u0|cpu|cpu|M_bht_ptr_unfiltered[0]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[0] , u0|cpu|cpu|M_bht_ptr_unfiltered[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[1] , u0|cpu|cpu|M_br_cond_taken_history[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr_nxt[1] , u0|cpu|cpu|F_bht_ptr_nxt[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr[1] , u0|cpu|cpu|F_bht_ptr[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_bht_ptr[1]~feeder , u0|cpu|cpu|D_bht_ptr[1]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_bht_ptr[1] , u0|cpu|cpu|D_bht_ptr[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[1]~feeder , u0|cpu|cpu|E_bht_ptr[1]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[1] , u0|cpu|cpu|E_bht_ptr[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[1] , u0|cpu|cpu|M_bht_ptr_unfiltered[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[2] , u0|cpu|cpu|M_br_cond_taken_history[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr_nxt[2] , u0|cpu|cpu|F_bht_ptr_nxt[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr[2] , u0|cpu|cpu|F_bht_ptr[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_bht_ptr[2] , u0|cpu|cpu|D_bht_ptr[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[2]~feeder , u0|cpu|cpu|E_bht_ptr[2]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[2] , u0|cpu|cpu|E_bht_ptr[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[2]~feeder , u0|cpu|cpu|M_bht_ptr_unfiltered[2]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[2] , u0|cpu|cpu|M_bht_ptr_unfiltered[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[3]~feeder , u0|cpu|cpu|M_br_cond_taken_history[3]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[3] , u0|cpu|cpu|M_br_cond_taken_history[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr_nxt[3] , u0|cpu|cpu|F_bht_ptr_nxt[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr[3] , u0|cpu|cpu|F_bht_ptr[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_bht_ptr[3] , u0|cpu|cpu|D_bht_ptr[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[3]~feeder , u0|cpu|cpu|E_bht_ptr[3]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[3] , u0|cpu|cpu|E_bht_ptr[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[3] , u0|cpu|cpu|M_bht_ptr_unfiltered[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[4]~feeder , u0|cpu|cpu|M_br_cond_taken_history[4]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[4] , u0|cpu|cpu|M_br_cond_taken_history[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr_nxt[4] , u0|cpu|cpu|F_bht_ptr_nxt[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr[4] , u0|cpu|cpu|F_bht_ptr[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_bht_ptr[4]~feeder , u0|cpu|cpu|D_bht_ptr[4]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_bht_ptr[4] , u0|cpu|cpu|D_bht_ptr[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[4]~feeder , u0|cpu|cpu|E_bht_ptr[4]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[4] , u0|cpu|cpu|E_bht_ptr[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[4]~feeder , u0|cpu|cpu|M_bht_ptr_unfiltered[4]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[4] , u0|cpu|cpu|M_bht_ptr_unfiltered[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[5]~feeder , u0|cpu|cpu|M_br_cond_taken_history[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[5] , u0|cpu|cpu|M_br_cond_taken_history[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr_nxt[5] , u0|cpu|cpu|F_bht_ptr_nxt[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr[5] , u0|cpu|cpu|F_bht_ptr[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_bht_ptr[5]~feeder , u0|cpu|cpu|D_bht_ptr[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_bht_ptr[5] , u0|cpu|cpu|D_bht_ptr[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[5]~feeder , u0|cpu|cpu|E_bht_ptr[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[5] , u0|cpu|cpu|E_bht_ptr[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[5]~feeder , u0|cpu|cpu|M_bht_ptr_unfiltered[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[5] , u0|cpu|cpu|M_bht_ptr_unfiltered[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[6]~feeder , u0|cpu|cpu|M_br_cond_taken_history[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[6] , u0|cpu|cpu|M_br_cond_taken_history[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr_nxt[6] , u0|cpu|cpu|F_bht_ptr_nxt[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr[6] , u0|cpu|cpu|F_bht_ptr[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_bht_ptr[6] , u0|cpu|cpu|D_bht_ptr[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[6] , u0|cpu|cpu|E_bht_ptr[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[6] , u0|cpu|cpu|M_bht_ptr_unfiltered[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_cond_taken_history[7] , u0|cpu|cpu|M_br_cond_taken_history[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr_nxt[7] , u0|cpu|cpu|F_bht_ptr_nxt[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_bht_ptr[7] , u0|cpu|cpu|F_bht_ptr[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_bht_ptr[7] , u0|cpu|cpu|D_bht_ptr[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[7]~feeder , u0|cpu|cpu|E_bht_ptr[7]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_ptr[7] , u0|cpu|cpu|E_bht_ptr[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_ptr_unfiltered[7] , u0|cpu|cpu|M_bht_ptr_unfiltered[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_data[1] , u0|cpu|cpu|M_bht_data[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 , u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_bht_data[0] , u0|cpu|cpu|E_bht_data[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_data[0] , u0|cpu|cpu|M_bht_data[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_br_mispredict , u0|cpu|cpu|M_br_mispredict, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_bht_wr_data_unfiltered[1]~0 , u0|cpu|cpu|M_bht_wr_data_unfiltered[1]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_pred_not_taken , u0|cpu|cpu|D_br_pred_not_taken, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[6] , u0|cpu|cpu|E_extra_pc[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~10 , u0|cpu|cpu|E_alu_result~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[8] , u0|cpu|cpu|E_alu_result[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[8] , u0|cpu|cpu|W_wr_data[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[8]~35 , u0|cpu|cpu|D_src2_reg[8]~35, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[8]~36 , u0|cpu|cpu|D_src2_reg[8]~36, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[8] , u0|cpu|cpu|E_src2_reg[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[8] , u0|cpu|cpu|M_st_data[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[8]~feeder , u0|cpu|cpu|A_st_data[8]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[8] , u0|cpu|cpu|A_st_data[8], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 , u0|mm_interconnect_0|cmd_mux_002|src_payload~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[8] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~20 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~20, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9], CPU_Simp, 1
instance = comp, \u0|jtag_uart|LessThan0~0 , u0|jtag_uart|LessThan0~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|LessThan0~1 , u0|jtag_uart|LessThan0~1, CPU_Simp, 1
instance = comp, \u0|jtag_uart|fifo_AE , u0|jtag_uart|fifo_AE, CPU_Simp, 1
instance = comp, \u0|jtag_uart|ien_AE~feeder , u0|jtag_uart|ien_AE~feeder, CPU_Simp, 1
instance = comp, \u0|jtag_uart|ien_AE , u0|jtag_uart|ien_AE, CPU_Simp, 1
instance = comp, \u0|jtag_uart|av_readdata[9] , u0|jtag_uart|av_readdata[9], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[9]~6 , u0|sys_clk_timer|counter_snapshot[9]~6, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[9] , u0|sys_clk_timer|counter_snapshot[9], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[25]~feeder , u0|sys_clk_timer|counter_snapshot[25]~feeder, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[25] , u0|sys_clk_timer|counter_snapshot[25], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[9]~29 , u0|sys_clk_timer|read_mux_out[9]~29, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[9] , u0|sys_clk_timer|readdata[9], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16 , u0|mm_interconnect_0|rsp_mux|src_payload~16, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17 , u0|mm_interconnect_0|rsp_mux|src_payload~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[9] , u0|cpu|cpu|d_readdata_d1[9], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 , u0|mm_interconnect_0|cmd_mux_003|src_payload~1, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[1]~1 , u0|sys_clk_timer|counter_snapshot[1]~1, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[1] , u0|sys_clk_timer|counter_snapshot[1], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[1]~3 , u0|sys_clk_timer|read_mux_out[1]~3, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[17] , u0|sys_clk_timer|counter_snapshot[17], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[1]~4 , u0|sys_clk_timer|read_mux_out[1]~4, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[1] , u0|sys_clk_timer|read_mux_out[1], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[1] , u0|sys_clk_timer|readdata[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1], CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[1]~feeder , u0|led_pio|data_out[1]~feeder, CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[1] , u0|led_pio|data_out[1], CPU_Simp, 1
instance = comp, \u0|led_pio|readdata[1] , u0|led_pio|readdata[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~1 , u0|mm_interconnect_0|rsp_mux|src_data[1]~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1] , u0|mm_interconnect_0|rsp_mux|src_data[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[1] , u0|cpu|cpu|d_readdata_d1[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[1]~1 , u0|cpu|cpu|A_slow_inst_result_nxt[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[1] , u0|cpu|cpu|A_slow_inst_result[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_control_reg_rddata[0]~0 , u0|cpu|cpu|M_control_reg_rddata[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_control_reg_rddata[16]~0 , u0|cpu|cpu|E_control_reg_rddata[16]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal324~0 , u0|cpu|cpu|Equal324~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[7] , u0|cpu|cpu|E_iw[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[7] , u0|cpu|cpu|M_iw[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[7] , u0|cpu|cpu|A_iw[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[10]~DUPLICATE , u0|cpu|cpu|E_iw[10]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[10] , u0|cpu|cpu|M_iw[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[10] , u0|cpu|cpu|A_iw[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[9] , u0|cpu|cpu|M_iw[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[9] , u0|cpu|cpu|A_iw[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_op_wrctl , u0|cpu|cpu|E_op_wrctl, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_wrctl_inst , u0|cpu|cpu|M_ctrl_wrctl_inst, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ctrl_wrctl_inst , u0|cpu|cpu|A_ctrl_wrctl_inst, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[8] , u0|cpu|cpu|M_iw[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[8] , u0|cpu|cpu|A_iw[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wrctl_status~0 , u0|cpu|cpu|A_wrctl_status~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[6]~feeder , u0|cpu|cpu|M_iw[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[6] , u0|cpu|cpu|M_iw[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[6] , u0|cpu|cpu|A_iw[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_ienable_reg_irq1_nxt~0 , u0|cpu|cpu|W_ienable_reg_irq1_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_ienable_reg_irq1 , u0|cpu|cpu|W_ienable_reg_irq1, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0 , u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out~0 , u0|sys_clk_timer|read_mux_out~0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|timeout_occurred~0 , u0|sys_clk_timer|timeout_occurred~0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|timeout_occurred , u0|sys_clk_timer|timeout_occurred, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|control_register[0] , u0|sys_clk_timer|control_register[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_ipending_reg_irq1_nxt , u0|cpu|cpu|W_ipending_reg_irq1_nxt, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_ipending_reg_irq1 , u0|cpu|cpu|W_ipending_reg_irq1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_control_reg_rddata_muxed[1]~2 , u0|cpu|cpu|D_control_reg_rddata_muxed[1]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_control_reg_rddata[1] , u0|cpu|cpu|E_control_reg_rddata[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1 , u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_control_reg_rddata[1] , u0|cpu|cpu|M_control_reg_rddata[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_inst_result[1]~1 , u0|cpu|cpu|M_inst_result[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[1] , u0|cpu|cpu|A_inst_result[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[1]~1 , u0|cpu|cpu|M_rot[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~1 , u0|cpu|cpu|A_shift_rot_result~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[1] , u0|cpu|cpu|A_shift_rot_result[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[1] , u0|cpu|cpu|A_mul_cell_p1[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[1]~3 , u0|cpu|cpu|A_wr_data_unfiltered[1]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[11] , u0|cpu|cpu|M_alu_result[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[11]~43 , u0|cpu|cpu|D_src2_reg[11]~43, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[11]~44 , u0|cpu|cpu|D_src2_reg[11]~44, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[11] , u0|cpu|cpu|E_src2_reg[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[11] , u0|cpu|cpu|M_st_data[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[11] , u0|cpu|cpu|A_st_data[11], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 , u0|mm_interconnect_0|cmd_mux_003|src_payload~20, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11] , u0|mm_interconnect_0|rsp_mux_001|src_data[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[11] , u0|cpu|cpu|i_readdata_d1[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[26] , u0|cpu|cpu|D_iw[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|rf_b_rd_port_addr[4]~4 , u0|cpu|cpu|rf_b_rd_port_addr[4]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[0]~11 , u0|cpu|cpu|D_src2[0]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[0]~9 , u0|cpu|cpu|D_src2_reg[0]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[0]~12 , u0|cpu|cpu|D_src2[0]~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[0] , u0|cpu|cpu|E_src2[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[10] , u0|cpu|cpu|A_mul_cell_p1[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[2]~17 , u0|cpu|cpu|M_rot[2]~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~17 , u0|cpu|cpu|A_shift_rot_result~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[10] , u0|cpu|cpu|A_shift_rot_result[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[10]~17 , u0|cpu|cpu|A_slow_inst_result_nxt[10]~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[10] , u0|cpu|cpu|A_slow_inst_result[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[10]~19 , u0|cpu|cpu|A_wr_data_unfiltered[10]~19, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[10] , u0|cpu|cpu|W_wr_data[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[10] , u0|cpu|cpu|M_alu_result[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[10]~10 , u0|cpu|cpu|D_src1_reg[10]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[10]~DUPLICATE , u0|cpu|cpu|E_src1[10]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[10] , u0|cpu|cpu|M_mem_baddr[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[10] , u0|cpu|cpu|A_mem_baddr[10], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[46] , u0|mm_interconnect_0|cmd_mux_002|src_data[46], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[8] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1 , u0|mm_interconnect_0|cmd_mux_002|WideOr1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 , u0|mm_interconnect_0|cmd_mux_002|update_grant~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94] , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61] , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0 , u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0 , u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0] , u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0 , u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE , u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 , u0|mm_interconnect_0|cmd_mux_003|src_valid~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1 , u0|mm_interconnect_0|cmd_mux_003|WideOr1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_initial_offset[0] , u0|cpu|cpu|ic_fill_initial_offset[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_active_nxt~0 , u0|cpu|cpu|ic_fill_active_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_active_nxt~1 , u0|cpu|cpu|ic_fill_active_nxt~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_active , u0|cpu|cpu|ic_fill_active, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3 , u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_cnt[0] , u0|cpu|cpu|ic_fill_ap_cnt[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2 , u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_cnt[1] , u0|cpu|cpu|ic_fill_ap_cnt[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1 , u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_cnt[2] , u0|cpu|cpu|ic_fill_ap_cnt[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0 , u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_cnt[3] , u0|cpu|cpu|ic_fill_ap_cnt[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_read_nxt~0 , u0|cpu|cpu|i_read_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_read_nxt~1 , u0|cpu|cpu|i_read_nxt~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_read_nxt~2 , u0|cpu|cpu|i_read_nxt~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_read , u0|cpu|cpu|i_read, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0 , u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel[0] , u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 , u0|mm_interconnect_0|cmd_mux_002|src_valid~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 , u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74] , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74] , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src1_valid~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5] , u0|mm_interconnect_0|rsp_mux_001|src_data[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[5] , u0|cpu|cpu|i_readdata_d1[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_regnum_b_cmp_F~0 , u0|cpu|cpu|A_regnum_b_cmp_F~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_regnum_b_cmp_F~1 , u0|cpu|cpu|A_regnum_b_cmp_F~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_regnum_b_cmp_F , u0|cpu|cpu|A_regnum_b_cmp_F, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_regnum_b_cmp_D , u0|cpu|cpu|W_regnum_b_cmp_D, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[20]~0 , u0|cpu|cpu|D_src2_reg[20]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[20]~3 , u0|cpu|cpu|D_src2_reg[20]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[10]~37 , u0|cpu|cpu|D_src2_reg[10]~37, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[10]~38 , u0|cpu|cpu|D_src2_reg[10]~38, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[10] , u0|cpu|cpu|E_src2_reg[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[10] , u0|cpu|cpu|M_st_data[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[10] , u0|cpu|cpu|A_st_data[10], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 , u0|mm_interconnect_0|cmd_mux_003|src_payload~17, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10] , u0|mm_interconnect_0|rsp_mux_001|src_data[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[10] , u0|cpu|cpu|i_readdata_d1[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[21] , u0|cpu|cpu|D_iw[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_dst_regnum[4]~1 , u0|cpu|cpu|D_dst_regnum[4]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_dst_regnum[4] , u0|cpu|cpu|E_dst_regnum[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_dst_regnum[4] , u0|cpu|cpu|M_dst_regnum[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_dst_regnum_from_M[4] , u0|cpu|cpu|A_dst_regnum_from_M[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_dst_regnum~4 , u0|cpu|cpu|A_dst_regnum~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[9]~39 , u0|cpu|cpu|D_src2_reg[9]~39, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[9]~40 , u0|cpu|cpu|D_src2_reg[9]~40, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[9] , u0|cpu|cpu|E_src2_reg[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[9] , u0|cpu|cpu|M_st_data[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[9] , u0|cpu|cpu|A_st_data[9], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 , u0|mm_interconnect_0|cmd_mux_003|src_payload~18, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9] , u0|mm_interconnect_0|rsp_mux_001|src_data[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[9] , u0|cpu|cpu|i_readdata_d1[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[18] , u0|cpu|cpu|D_iw[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_dst_regnum[1]~0 , u0|cpu|cpu|D_dst_regnum[1]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_dst_regnum[1] , u0|cpu|cpu|E_dst_regnum[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_dst_regnum[1] , u0|cpu|cpu|M_dst_regnum[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_dst_regnum_from_M[1] , u0|cpu|cpu|A_dst_regnum_from_M[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_dst_regnum~1 , u0|cpu|cpu|A_dst_regnum~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[1]~18 , u0|cpu|cpu|D_src1_reg[1]~18, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[1] , u0|cpu|cpu|E_src1[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[1]~7 , u0|cpu|cpu|E_logic_result[1]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[1] , u0|cpu|cpu|E_alu_result[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[1]~12 , u0|cpu|cpu|D_src2_reg[1]~12, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[1] , u0|cpu|cpu|E_src2_reg[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[1] , u0|cpu|cpu|M_st_data[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[1] , u0|cpu|cpu|A_st_data[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 , u0|mm_interconnect_0|cmd_mux_002|src_payload~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[1] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~13 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[34] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[34], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[34] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[34], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~11 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[29] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~35 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~35, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[30] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[30], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~34 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~34, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[29] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[29] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[29], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~29 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~29, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[27] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[27], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[25] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~31 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[26] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~16 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 , u0|mm_interconnect_0|cmd_mux_002|src_payload~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~9 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[22] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[22] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~32 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~32, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[23] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[23], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~23 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[22] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~16 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[21] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[21], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[19] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[19], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~18 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~18, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[20] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~25 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~25, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[16] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~26 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~26, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[17] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[10] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_reset_req , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_reset_req, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8] , u0|mm_interconnect_0|rsp_mux_001|src_data[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[8] , u0|cpu|cpu|i_readdata_d1[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add0~13 , u0|cpu|cpu|Add0~13, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_taken_waddr_partial[3] , u0|cpu|cpu|D_br_taken_waddr_partial[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[3]~feeder , u0|cpu|cpu|E_extra_pc[3]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[3] , u0|cpu|cpu|D_pc_plus_one[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[3] , u0|cpu|cpu|E_extra_pc[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~5 , u0|cpu|cpu|E_alu_result~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[5] , u0|cpu|cpu|E_alu_result[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[5]~feeder , u0|cpu|cpu|M_alu_result[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[5] , u0|cpu|cpu|M_alu_result[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[5]~28 , u0|cpu|cpu|D_src1_reg[5]~28, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[5] , u0|cpu|cpu|E_src1[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[5] , u0|cpu|cpu|M_mem_baddr[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[5] , u0|cpu|cpu|A_mem_baddr[5], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_wr_strobe~1 , u0|sys_clk_timer|period_l_wr_strobe~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_wr_strobe~0 , u0|sys_clk_timer|period_l_wr_strobe~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 , u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2 , u0|mm_interconnect_0|cmd_demux|WideOr0~2, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3 , u0|mm_interconnect_0|cmd_demux|WideOr0~3, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1 , u0|mm_interconnect_0|cmd_demux|WideOr0~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4 , u0|mm_interconnect_0|cmd_demux|WideOr0~4, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5 , u0|mm_interconnect_0|cmd_demux|WideOr0~5, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 , u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 , u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted , u0|mm_interconnect_0|cpu_data_master_translator|read_accepted, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0 , u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56] , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56] , u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src0_valid~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0 , u0|mm_interconnect_0|rsp_mux|WideOr1~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1 , u0|mm_interconnect_0|rsp_mux|WideOr1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_read_nxt~0 , u0|cpu|cpu|d_read_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_sel_data_master~feeder , u0|cpu|cpu|M_sel_data_master~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_sel_data_master , u0|cpu|cpu|M_sel_data_master, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_st~0 , u0|cpu|cpu|E_ctrl_st~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_st , u0|cpu|cpu|M_ctrl_st, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|av_start_wr , u0|cpu|cpu|av_start_wr, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 , u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_write_nxt , u0|cpu|cpu|d_write_nxt, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_write , u0|cpu|cpu|d_write, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4] , u0|mm_interconnect_0|rsp_mux_001|src_data[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[4] , u0|cpu|cpu|i_readdata_d1[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_src2_choose_imm~0 , u0|cpu|cpu|F_ctrl_src2_choose_imm~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_src2_choose_imm , u0|cpu|cpu|D_ctrl_src2_choose_imm, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[0]~2 , u0|cpu|cpu|E_src2[0]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[3]~15 , u0|cpu|cpu|D_src2_reg[3]~15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[3]~42 , u0|cpu|cpu|D_src2[3]~42, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2[3]~49 , u0|cpu|cpu|D_src2[3]~49, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2[3] , u0|cpu|cpu|E_src2[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[3] , u0|cpu|cpu|M_mem_baddr[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[3] , u0|cpu|cpu|A_mem_baddr[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_ap_offset[1]~DUPLICATE , u0|cpu|cpu|ic_fill_ap_offset[1]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[39] , u0|mm_interconnect_0|cmd_mux_002|src_data[39], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[1] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~2 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[3] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[3], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3] , u0|mm_interconnect_0|rsp_mux_001|src_data[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[3] , u0|cpu|cpu|i_readdata_d1[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0 , u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_implicit_dst_retaddr , u0|cpu|cpu|D_ctrl_implicit_dst_retaddr, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_dst_regnum[0]~2 , u0|cpu|cpu|D_dst_regnum[0]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_dst_regnum[0] , u0|cpu|cpu|E_dst_regnum[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_dst_regnum[0]~DUPLICATE , u0|cpu|cpu|M_dst_regnum[0]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_dst_regnum_from_M[0] , u0|cpu|cpu|A_dst_regnum_from_M[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_dst_regnum~0 , u0|cpu|cpu|A_dst_regnum~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[2]~14 , u0|cpu|cpu|D_src2_reg[2]~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[2] , u0|cpu|cpu|E_src2_reg[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[2] , u0|cpu|cpu|M_st_data[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[2] , u0|cpu|cpu|A_st_data[2], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 , u0|mm_interconnect_0|cmd_mux_003|src_payload~2, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2] , u0|mm_interconnect_0|rsp_mux_001|src_data[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[2] , u0|cpu|cpu|i_readdata_d1[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[11]~feeder , u0|cpu|cpu|D_iw[11]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[11] , u0|cpu|cpu|D_iw[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[11] , u0|cpu|cpu|E_iw[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[16] , u0|cpu|cpu|E_iw[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[13]~feeder , u0|cpu|cpu|E_iw[13]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[13] , u0|cpu|cpu|E_iw[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[5] , u0|cpu|cpu|E_iw[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal239~0 , u0|cpu|cpu|Equal239~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_op_rdctl~0 , u0|cpu|cpu|E_op_rdctl~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_op_break , u0|cpu|cpu|E_op_break, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_exc_break_inst_pri15 , u0|cpu|cpu|M_exc_break_inst_pri15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_exc_break~0 , u0|cpu|cpu|M_exc_break~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_exc_break , u0|cpu|cpu|A_exc_break, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_debug_mode , u0|cpu|cpu|W_debug_mode, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[11]~feeder , u0|cpu|cpu|M_iw[11]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[11] , u0|cpu|cpu|M_iw[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[11]~feeder , u0|cpu|cpu|A_iw[11]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[11] , u0|cpu|cpu|A_iw[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[4] , u0|cpu|cpu|M_iw[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[4] , u0|cpu|cpu|A_iw[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[2] , u0|cpu|cpu|M_iw[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[2] , u0|cpu|cpu|A_iw[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[1] , u0|cpu|cpu|M_iw[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[1] , u0|cpu|cpu|A_iw[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[3] , u0|cpu|cpu|M_iw[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[3]~feeder , u0|cpu|cpu|A_iw[3]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[3] , u0|cpu|cpu|A_iw[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_op_eret~1 , u0|cpu|cpu|A_op_eret~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[5]~feeder , u0|cpu|cpu|M_iw[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[5] , u0|cpu|cpu|M_iw[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[5]~feeder , u0|cpu|cpu|A_iw[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[5] , u0|cpu|cpu|A_iw[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[13]~feeder , u0|cpu|cpu|M_iw[13]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[13] , u0|cpu|cpu|M_iw[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[13] , u0|cpu|cpu|A_iw[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[16]~feeder , u0|cpu|cpu|M_iw[16]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[16] , u0|cpu|cpu|M_iw[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[16] , u0|cpu|cpu|A_iw[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[15]~feeder , u0|cpu|cpu|M_iw[15]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[15] , u0|cpu|cpu|M_iw[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[15] , u0|cpu|cpu|A_iw[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[12] , u0|cpu|cpu|M_iw[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[12] , u0|cpu|cpu|A_iw[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_op_eret~0 , u0|cpu|cpu|A_op_eret~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_iw[0] , u0|cpu|cpu|M_iw[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_iw[0] , u0|cpu|cpu|A_iw[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_op_eret~2 , u0|cpu|cpu|A_op_eret~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_debug_mode_nxt~0 , u0|cpu|cpu|W_debug_mode_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_debug_mode~DUPLICATE , u0|cpu|cpu|W_debug_mode~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out[1] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, CPU_Simp, 1
instance = comp, \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tdo , u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tdo, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal8~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~27 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~27, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[25] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[25] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[1] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1] , u0|mm_interconnect_0|rsp_mux_001|src_data[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[1] , u0|cpu|cpu|i_readdata_d1[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[2] , u0|cpu|cpu|D_iw[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_ld~0 , u0|cpu|cpu|D_ctrl_ld~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_ld , u0|cpu|cpu|E_ctrl_ld, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_ld , u0|cpu|cpu|M_ctrl_ld, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_read_nxt , u0|cpu|cpu|d_read_nxt, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_read , u0|cpu|cpu|d_read, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src2_valid~1 , u0|mm_interconnect_0|cmd_demux|src2_valid~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src3_valid~0 , u0|mm_interconnect_0|cmd_demux|src3_valid~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 , u0|mm_interconnect_0|cmd_mux_003|src_payload~23, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26 , u0|mm_interconnect_0|rsp_mux|src_payload~26, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27 , u0|mm_interconnect_0|rsp_mux|src_payload~27, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[16] , u0|cpu|cpu|d_readdata_d1[16], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 , u0|mm_interconnect_0|cmd_mux_003|src_payload~0, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0, CPU_Simp, 1
instance = comp, \u0|led_pio|readdata[0] , u0|led_pio|readdata[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[16] , u0|sys_clk_timer|counter_snapshot[16], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[0]~2 , u0|sys_clk_timer|read_mux_out[0]~2, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|period_l_register[0]~DUPLICATE , u0|sys_clk_timer|period_l_register[0]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[0]~0 , u0|sys_clk_timer|counter_snapshot[0]~0, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[0] , u0|sys_clk_timer|counter_snapshot[0], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[0]~1 , u0|sys_clk_timer|read_mux_out[0]~1, CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[0] , u0|sys_clk_timer|read_mux_out[0], CPU_Simp, 1
instance = comp, \u0|sys_clk_timer|readdata[0] , u0|sys_clk_timer|readdata[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux|src_data[0]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0] , u0|mm_interconnect_0|rsp_mux|src_data[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|d_readdata_d1[0] , u0|cpu|cpu|d_readdata_d1[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result_nxt[0]~0 , u0|cpu|cpu|A_slow_inst_result_nxt[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_slow_inst_result[0] , u0|cpu|cpu|A_slow_inst_result[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_rot[0]~0 , u0|cpu|cpu|M_rot[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result~0 , u0|cpu|cpu|A_shift_rot_result~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_shift_rot_result[0] , u0|cpu|cpu|A_shift_rot_result[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mul_cell_p1[0] , u0|cpu|cpu|A_mul_cell_p1[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_status_reg_pie_nxt~0 , u0|cpu|cpu|W_status_reg_pie_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_estatus_reg_pie , u0|cpu|cpu|W_estatus_reg_pie, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_status_reg_pie_nxt~1 , u0|cpu|cpu|W_status_reg_pie_nxt~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_bstatus_reg_pie_nxt~0 , u0|cpu|cpu|W_bstatus_reg_pie_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_bstatus_reg_pie_nxt~1 , u0|cpu|cpu|W_bstatus_reg_pie_nxt~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_bstatus_reg_pie , u0|cpu|cpu|W_bstatus_reg_pie, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_status_reg_pie_nxt~2 , u0|cpu|cpu|W_status_reg_pie_nxt~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_status_reg_pie_nxt~3 , u0|cpu|cpu|W_status_reg_pie_nxt~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_status_reg_pie , u0|cpu|cpu|W_status_reg_pie, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_estatus_reg_pie_nxt~0 , u0|cpu|cpu|W_estatus_reg_pie_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_estatus_reg_pie_nxt~1 , u0|cpu|cpu|W_estatus_reg_pie_nxt~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_estatus_reg_pie~DUPLICATE , u0|cpu|cpu|W_estatus_reg_pie~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~0 , u0|cpu|cpu|D_control_reg_rddata_muxed[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~1 , u0|cpu|cpu|D_control_reg_rddata_muxed[0]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_control_reg_rddata[0] , u0|cpu|cpu|E_control_reg_rddata[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0 , u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_control_reg_rddata[0] , u0|cpu|cpu|M_control_reg_rddata[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_inst_result[0]~0 , u0|cpu|cpu|M_inst_result[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[0] , u0|cpu|cpu|A_inst_result[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_data_unfiltered[0]~2 , u0|cpu|cpu|A_wr_data_unfiltered[0]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[7] , u0|cpu|cpu|W_wr_data[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[7]~23 , u0|cpu|cpu|D_src2_reg[7]~23, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[7]~24 , u0|cpu|cpu|D_src2_reg[7]~24, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[7] , u0|cpu|cpu|E_src2_reg[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[7] , u0|cpu|cpu|M_st_data[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[7] , u0|cpu|cpu|A_st_data[7], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 , u0|mm_interconnect_0|cmd_mux_003|src_payload~7, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7] , u0|mm_interconnect_0|rsp_mux_001|src_data[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[7] , u0|cpu|cpu|i_readdata_d1[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_taken_waddr_partial[8] , u0|cpu|cpu|D_br_taken_waddr_partial[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[8]~feeder , u0|cpu|cpu|E_extra_pc[8]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[8] , u0|cpu|cpu|D_pc_plus_one[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[8] , u0|cpu|cpu|E_extra_pc[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[8] , u0|cpu|cpu|M_pipe_flush_waddr[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[10]~feeder , u0|cpu|cpu|M_target_pcb[10]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[10] , u0|cpu|cpu|M_target_pcb[10], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~8 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[8] , u0|cpu|cpu|A_pipe_flush_waddr[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[8] , u0|cpu|cpu|F_pc[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[8] , u0|cpu|cpu|D_pc[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt~1 , u0|cpu|cpu|ic_tag_wraddress_nxt~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_line[5] , u0|cpu|cpu|ic_fill_line[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add0~17 , u0|cpu|cpu|Add0~17, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Add0~21 , u0|cpu|cpu|Add0~21, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_taken_waddr_partial[7] , u0|cpu|cpu|D_br_taken_waddr_partial[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[7]~feeder , u0|cpu|cpu|E_extra_pc[7]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[7] , u0|cpu|cpu|D_pc_plus_one[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[7] , u0|cpu|cpu|E_extra_pc[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[7] , u0|cpu|cpu|M_pipe_flush_waddr[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[9] , u0|cpu|cpu|M_target_pcb[9], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~7 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[7] , u0|cpu|cpu|A_pipe_flush_waddr[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[7] , u0|cpu|cpu|F_pc[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[7] , u0|cpu|cpu|D_pc[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt~2 , u0|cpu|cpu|ic_tag_wraddress_nxt~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_line[4] , u0|cpu|cpu|ic_fill_line[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[22] , u0|cpu|cpu|D_iw[22], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal304~0 , u0|cpu|cpu|Equal304~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[0]~8 , u0|cpu|cpu|D_src2_reg[0]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[3]~16 , u0|cpu|cpu|D_src2_reg[3]~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[3] , u0|cpu|cpu|E_src2_reg[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[3] , u0|cpu|cpu|M_st_data[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[3]~feeder , u0|cpu|cpu|A_st_data[3]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[3] , u0|cpu|cpu|A_st_data[3], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 , u0|mm_interconnect_0|cmd_mux_002|src_payload~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|wait_for_one_post_bret_inst~0 , u0|cpu|cpu|wait_for_one_post_bret_inst~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|wait_for_one_post_bret_inst , u0|cpu|cpu|wait_for_one_post_bret_inst, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|hbreak_req~0 , u0|cpu|cpu|hbreak_req~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|hbreak_req~2 , u0|cpu|cpu|hbreak_req~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_wr_dst_reg_from_D , u0|cpu|cpu|E_wr_dst_reg_from_D, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_wr_dst_reg , u0|cpu|cpu|E_wr_dst_reg, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_wr_dst_reg_from_E~feeder , u0|cpu|cpu|M_wr_dst_reg_from_E~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_wr_dst_reg_from_E , u0|cpu|cpu|M_wr_dst_reg_from_E, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_wr_dst_reg~0 , u0|cpu|cpu|M_wr_dst_reg~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_dst_reg_from_M , u0|cpu|cpu|A_wr_dst_reg_from_M, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_wr_dst_reg~0 , u0|cpu|cpu|A_wr_dst_reg~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[8]~8 , u0|cpu|cpu|D_src1_reg[8]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[8]~DUPLICATE , u0|cpu|cpu|E_src1[8]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[6]~feeder , u0|cpu|cpu|M_pipe_flush_waddr[6]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[6] , u0|cpu|cpu|M_pipe_flush_waddr[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[8] , u0|cpu|cpu|E_src1[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[8]~feeder , u0|cpu|cpu|M_target_pcb[8]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[8] , u0|cpu|cpu|M_target_pcb[8], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~6 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[6] , u0|cpu|cpu|A_pipe_flush_waddr[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[6] , u0|cpu|cpu|F_pc[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[6] , u0|cpu|cpu|D_pc[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt~3 , u0|cpu|cpu|ic_tag_wraddress_nxt~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_line[3] , u0|cpu|cpu|ic_fill_line[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[15] , u0|cpu|cpu|D_iw[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_logic_op_raw[1]~1 , u0|cpu|cpu|D_logic_op_raw[1]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_alu_force_xor~1 , u0|cpu|cpu|D_ctrl_alu_force_xor~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal149~1 , u0|cpu|cpu|Equal149~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal149~5 , u0|cpu|cpu|Equal149~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal149~2 , u0|cpu|cpu|Equal149~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_alu_force_xor~0 , u0|cpu|cpu|D_ctrl_alu_force_xor~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_alu_force_xor~2 , u0|cpu|cpu|D_ctrl_alu_force_xor~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_logic_op[1]~0 , u0|cpu|cpu|D_logic_op[1]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_op[1] , u0|cpu|cpu|E_logic_op[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result~7 , u0|cpu|cpu|E_alu_result~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_taken_waddr_partial[5] , u0|cpu|cpu|D_br_taken_waddr_partial[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[5]~feeder , u0|cpu|cpu|E_extra_pc[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc_plus_one[5] , u0|cpu|cpu|D_pc_plus_one[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_extra_pc[5] , u0|cpu|cpu|E_extra_pc[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_alu_result[7] , u0|cpu|cpu|E_alu_result[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[7] , u0|cpu|cpu|M_alu_result[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[7]~9 , u0|cpu|cpu|D_src1_reg[7]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[7] , u0|cpu|cpu|E_src1[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[7] , u0|cpu|cpu|M_target_pcb[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~5 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[5] , u0|cpu|cpu|A_pipe_flush_waddr[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[5] , u0|cpu|cpu|M_pipe_flush_waddr[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[5]~feeder , u0|cpu|cpu|F_pc[5]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[5] , u0|cpu|cpu|F_pc[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[5] , u0|cpu|cpu|D_pc[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt~4 , u0|cpu|cpu|ic_tag_wraddress_nxt~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_line[2] , u0|cpu|cpu|ic_fill_line[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_taken_waddr_partial[0] , u0|cpu|cpu|D_br_taken_waddr_partial[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[0] , u0|cpu|cpu|D_pc[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2 , u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[2] , u0|cpu|cpu|M_target_pcb[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pc_plus_one[0] , u0|cpu|cpu|M_pc_plus_one[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~0 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[0] , u0|cpu|cpu|A_pipe_flush_waddr[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[0] , u0|cpu|cpu|M_pipe_flush_waddr[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5 , u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[0]~feeder , u0|cpu|cpu|F_pc[0]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[0] , u0|cpu|cpu|F_pc[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_br_taken_waddr_partial[4] , u0|cpu|cpu|D_br_taken_waddr_partial[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[4] , u0|cpu|cpu|D_pc[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[6] , u0|cpu|cpu|M_target_pcb[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~4 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[4] , u0|cpu|cpu|A_pipe_flush_waddr[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[4] , u0|cpu|cpu|M_pipe_flush_waddr[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[4] , u0|cpu|cpu|F_pc[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[4]~DUPLICATE , u0|cpu|cpu|D_pc[4]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt~5 , u0|cpu|cpu|ic_tag_wraddress_nxt~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_line[1] , u0|cpu|cpu|ic_fill_line[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ctrl_b_is_dst~0 , u0|cpu|cpu|F_ctrl_b_is_dst~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_b_is_dst , u0|cpu|cpu|D_ctrl_b_is_dst, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_dst_regnum[2]~3 , u0|cpu|cpu|D_dst_regnum[2]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_dst_regnum[2] , u0|cpu|cpu|E_dst_regnum[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_regnum_b_cmp_F~1 , u0|cpu|cpu|E_regnum_b_cmp_F~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_regnum_b_cmp_F~0 , u0|cpu|cpu|E_regnum_b_cmp_F~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_regnum_b_cmp_F , u0|cpu|cpu|E_regnum_b_cmp_F, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_regnum_b_cmp_D , u0|cpu|cpu|M_regnum_b_cmp_D, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_data_depend~1 , u0|cpu|cpu|D_data_depend~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_shift_rot~1 , u0|cpu|cpu|D_ctrl_shift_rot~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_late_result~1 , u0|cpu|cpu|D_ctrl_late_result~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_late_result~0 , u0|cpu|cpu|D_ctrl_late_result~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_late_result , u0|cpu|cpu|E_ctrl_late_result, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_late_result , u0|cpu|cpu|M_ctrl_late_result, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_valid , u0|cpu|cpu|D_valid, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_valid_jmp_indirect~0 , u0|cpu|cpu|E_valid_jmp_indirect~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_valid_jmp_indirect , u0|cpu|cpu|E_valid_jmp_indirect, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3 , u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[5] , u0|cpu|cpu|M_target_pcb[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~3 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[3] , u0|cpu|cpu|A_pipe_flush_waddr[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[3] , u0|cpu|cpu|M_pipe_flush_waddr[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1 , u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[3] , u0|cpu|cpu|F_pc[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[3] , u0|cpu|cpu|D_pc[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wraddress_nxt~0 , u0|cpu|cpu|ic_tag_wraddress_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_line[0] , u0|cpu|cpu|ic_fill_line[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_regnum_a_cmp_F~1 , u0|cpu|cpu|E_regnum_a_cmp_F~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_regnum_a_cmp_F~0 , u0|cpu|cpu|E_regnum_a_cmp_F~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_regnum_a_cmp_F , u0|cpu|cpu|E_regnum_a_cmp_F, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_regnum_a_cmp_D , u0|cpu|cpu|M_regnum_a_cmp_D, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_regnum_a_cmp_F~1 , u0|cpu|cpu|A_regnum_a_cmp_F~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_regnum_a_cmp_F~0 , u0|cpu|cpu|A_regnum_a_cmp_F~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_regnum_a_cmp_F , u0|cpu|cpu|A_regnum_a_cmp_F, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_regnum_a_cmp_D , u0|cpu|cpu|W_regnum_a_cmp_D, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[18]~0 , u0|cpu|cpu|E_src1[18]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_wr_data[4] , u0|cpu|cpu|W_wr_data[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[4]~31 , u0|cpu|cpu|D_src1_reg[4]~31, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[4] , u0|cpu|cpu|E_src1[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[4] , u0|cpu|cpu|M_target_pcb[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~2 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[2] , u0|cpu|cpu|A_pipe_flush_waddr[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8 , u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[2] , u0|cpu|cpu|M_pipe_flush_waddr[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9 , u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[2] , u0|cpu|cpu|F_pc[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[2]~DUPLICATE , u0|cpu|cpu|D_pc[2]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_initial_offset[2] , u0|cpu|cpu|ic_fill_initial_offset[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0 , u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_dp_offset[2] , u0|cpu|cpu|ic_fill_dp_offset[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[25] , u0|cpu|cpu|D_iw[25], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_dst_regnum[3]~4 , u0|cpu|cpu|D_dst_regnum[3]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_dst_regnum[3] , u0|cpu|cpu|E_dst_regnum[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_dst_regnum[3] , u0|cpu|cpu|M_dst_regnum[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_regnum_a_cmp_F~1 , u0|cpu|cpu|M_regnum_a_cmp_F~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_regnum_a_cmp_F~0 , u0|cpu|cpu|M_regnum_a_cmp_F~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_regnum_a_cmp_F , u0|cpu|cpu|M_regnum_a_cmp_F, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_regnum_a_cmp_D , u0|cpu|cpu|A_regnum_a_cmp_D, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[18]~1 , u0|cpu|cpu|E_src1[18]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src1_reg[16]~16 , u0|cpu|cpu|D_src1_reg[16]~16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src1[16]~DUPLICATE , u0|cpu|cpu|E_src1[16]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[16] , u0|cpu|cpu|M_mem_baddr[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[16] , u0|cpu|cpu|A_mem_baddr[16], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0 , u0|mm_interconnect_0|router|Equal1~0, CPU_Simp, 1
instance = comp, \u0|onchip_mem|wren~0 , u0|onchip_mem|wren~0, CPU_Simp, 1
instance = comp, \u0|onchip_mem|wren~1 , u0|onchip_mem|wren~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 , u0|mm_interconnect_0|cmd_mux_003|src_payload~6, CPU_Simp, 1
instance = comp, \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 , u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6] , u0|mm_interconnect_0|rsp_mux_001|src_data[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[6] , u0|cpu|cpu|i_readdata_d1[6], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[7] , u0|cpu|cpu|D_iw[7], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6 , u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[3] , u0|cpu|cpu|M_target_pcb[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~1 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[1] , u0|cpu|cpu|A_pipe_flush_waddr[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[1] , u0|cpu|cpu|M_pipe_flush_waddr[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7 , u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[1] , u0|cpu|cpu|F_pc[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[1] , u0|cpu|cpu|D_pc[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_initial_offset[1] , u0|cpu|cpu|ic_fill_initial_offset[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2 , u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_dp_offset[1] , u0|cpu|cpu|ic_fill_dp_offset[1], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[14] , u0|cpu|cpu|D_iw[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[14]~feeder , u0|cpu|cpu|E_iw[14]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_iw[14] , u0|cpu|cpu|E_iw[14], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_invalidate_i~0 , u0|cpu|cpu|E_ctrl_invalidate_i~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_invalidate_i~1 , u0|cpu|cpu|E_ctrl_invalidate_i~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_invalidate_i , u0|cpu|cpu|M_ctrl_invalidate_i, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE , u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt , u0|cpu|cpu|ic_tag_clr_valid_bits_nxt, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_clr_valid_bits~0 , u0|cpu|cpu|ic_tag_clr_valid_bits~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_clr_valid_bits , u0|cpu|cpu|ic_tag_clr_valid_bits, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_tag_wren , u0|cpu|cpu|ic_tag_wren, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_hit~1 , u0|cpu|cpu|F_ic_hit~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_hit , u0|cpu|cpu|F_ic_hit, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw_valid , u0|cpu|cpu|D_iw_valid, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_fill_same_tag_line~1 , u0|cpu|cpu|F_ic_fill_same_tag_line~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_fill_same_tag_line~2 , u0|cpu|cpu|F_ic_fill_same_tag_line~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_tag[5] , u0|cpu|cpu|ic_fill_tag[5], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_fill_same_tag_line~3 , u0|cpu|cpu|F_ic_fill_same_tag_line~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_fill_same_tag_line~4 , u0|cpu|cpu|F_ic_fill_same_tag_line~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_fill_same_tag_line~5 , u0|cpu|cpu|F_ic_fill_same_tag_line~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_fill_same_tag_line~0 , u0|cpu|cpu|F_ic_fill_same_tag_line~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_fill_same_tag_line , u0|cpu|cpu|F_ic_fill_same_tag_line, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ic_fill_same_tag_line , u0|cpu|cpu|D_ic_fill_same_tag_line, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_prevent_refill_nxt , u0|cpu|cpu|ic_fill_prevent_refill_nxt, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_prevent_refill , u0|cpu|cpu|ic_fill_prevent_refill, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ic_fill_starting~0 , u0|cpu|cpu|D_ic_fill_starting~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ic_fill_starting , u0|cpu|cpu|D_ic_fill_starting, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ic_fill_starting_d1 , u0|cpu|cpu|D_ic_fill_starting_d1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1 , u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_dp_offset[0] , u0|cpu|cpu|ic_fill_dp_offset[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[4] , u0|cpu|cpu|D_iw[4], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_alu_subtract~2 , u0|cpu|cpu|D_ctrl_alu_subtract~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_alu_force_xor~3 , u0|cpu|cpu|D_ctrl_alu_force_xor~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_cmp~4 , u0|cpu|cpu|D_ctrl_cmp~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_alu_subtract~0 , u0|cpu|cpu|D_ctrl_alu_subtract~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_alu_subtract~1 , u0|cpu|cpu|D_ctrl_alu_subtract~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_alu_subtract , u0|cpu|cpu|E_ctrl_alu_subtract, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_mem_baddr[11] , u0|cpu|cpu|M_mem_baddr[11], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_baddr[11] , u0|cpu|cpu|A_mem_baddr[11], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src2_valid~0 , u0|mm_interconnect_0|cmd_demux|src2_valid~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src2_valid~2 , u0|mm_interconnect_0|cmd_demux|src2_valid~2, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[40] , u0|mm_interconnect_0|cmd_mux_002|src_data[40], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~0 , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[0] , u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0] , u0|mm_interconnect_0|rsp_mux_001|src_data[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdata_d1[0] , u0|cpu|cpu|i_readdata_d1[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_regnum_b_cmp_F~0 , u0|cpu|cpu|D_regnum_b_cmp_F~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_regnum_b_cmp_F , u0|cpu|cpu|D_regnum_b_cmp_F, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_regnum_b_cmp_D , u0|cpu|cpu|E_regnum_b_cmp_D, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_data_depend~0 , u0|cpu|cpu|D_data_depend~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_stall~0 , u0|cpu|cpu|F_stall~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[12] , u0|cpu|cpu|D_iw[12], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal149~0 , u0|cpu|cpu|Equal149~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_trap_inst_nxt , u0|cpu|cpu|E_ctrl_trap_inst_nxt, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_trap_inst , u0|cpu|cpu|E_ctrl_trap_inst, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_exc_trap_inst_pri15 , u0|cpu|cpu|M_exc_trap_inst_pri15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_unimp_trap~0 , u0|cpu|cpu|D_ctrl_unimp_trap~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_unimp_trap~1 , u0|cpu|cpu|D_ctrl_unimp_trap~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_unimp_trap , u0|cpu|cpu|E_ctrl_unimp_trap, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_exc_unimp_inst_pri15 , u0|cpu|cpu|M_exc_unimp_inst_pri15, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_exc_any~0 , u0|cpu|cpu|M_exc_any~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_exc_any , u0|cpu|cpu|M_exc_any, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_control_reg_rddata_muxed[16]~3 , u0|cpu|cpu|D_control_reg_rddata_muxed[16]~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_control_reg_rddata[16] , u0|cpu|cpu|E_control_reg_rddata[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5 , u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_control_reg_rddata[16] , u0|cpu|cpu|M_control_reg_rddata[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_alu_result[16]~DUPLICATE , u0|cpu|cpu|M_alu_result[16]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_inst_result[16]~5 , u0|cpu|cpu|M_inst_result[16]~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_inst_result[16] , u0|cpu|cpu|A_inst_result[16], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_ienable_reg_irq16 , u0|cpu|cpu|W_ienable_reg_irq16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_ipending_reg_irq16_nxt~0 , u0|cpu|cpu|W_ipending_reg_irq16_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|W_ipending_reg_irq16 , u0|cpu|cpu|W_ipending_reg_irq16, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|norm_intr_req~0 , u0|cpu|cpu|norm_intr_req~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_norm_intr_req , u0|cpu|cpu|M_norm_intr_req, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_valid~0 , u0|cpu|cpu|M_valid~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_ld_st~0 , u0|cpu|cpu|E_ctrl_ld_st~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_ld_st , u0|cpu|cpu|M_ctrl_ld_st, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_data_master_start_stall , u0|cpu|cpu|M_data_master_start_stall, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_data_master_started_stall , u0|cpu|cpu|A_data_master_started_stall, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|av_ld_data_transfer~0 , u0|cpu|cpu|av_ld_data_transfer~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_ctrl_st , u0|cpu|cpu|A_ctrl_st, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|av_ld_aligning_data , u0|cpu|cpu|av_ld_aligning_data, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_stall_nxt~0 , u0|cpu|cpu|A_mem_stall_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_stall_nxt~1 , u0|cpu|cpu|A_mem_stall_nxt~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_mem_stall , u0|cpu|cpu|A_mem_stall, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush , u0|cpu|cpu|A_pipe_flush, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_valid_from_E~DUPLICATE , u0|cpu|cpu|M_valid_from_E~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_exc_allowed~0 , u0|cpu|cpu|M_exc_allowed~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal149~6 , u0|cpu|cpu|Equal149~6, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_flush_pipe_always~0 , u0|cpu|cpu|D_ctrl_flush_pipe_always~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_illegal~5 , u0|cpu|cpu|D_ctrl_illegal~5, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_illegal~4 , u0|cpu|cpu|D_ctrl_illegal~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_shift_rot~2 , u0|cpu|cpu|D_ctrl_shift_rot~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_late_result~3 , u0|cpu|cpu|D_ctrl_late_result~3, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_illegal~2 , u0|cpu|cpu|D_ctrl_illegal~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_ctrl_flush_pipe_always~1 , u0|cpu|cpu|D_ctrl_flush_pipe_always~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_ctrl_flush_pipe_always , u0|cpu|cpu|E_ctrl_flush_pipe_always, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_ctrl_flush_pipe_always , u0|cpu|cpu|M_ctrl_flush_pipe_always, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_nxt~0 , u0|cpu|cpu|A_pipe_flush_nxt~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_nxt , u0|cpu|cpu|M_pipe_flush_nxt, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush , u0|cpu|cpu|M_pipe_flush, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4 , u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_target_pcb[15] , u0|cpu|cpu|M_target_pcb[15], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr_nxt~14 , u0|cpu|cpu|A_pipe_flush_waddr_nxt~14, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_pipe_flush_waddr[13] , u0|cpu|cpu|A_pipe_flush_waddr[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[13]~10 , u0|cpu|cpu|F_pc_nxt[13]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[13]~0 , u0|cpu|cpu|M_pipe_flush_waddr[13]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_pipe_flush_waddr[13] , u0|cpu|cpu|M_pipe_flush_waddr[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc_nxt[13]~11 , u0|cpu|cpu|F_pc_nxt[13]~11, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|F_pc[13] , u0|cpu|cpu|F_pc[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[13]~feeder , u0|cpu|cpu|D_pc[13]~feeder, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_pc[13] , u0|cpu|cpu|D_pc[13], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|ic_fill_tag[4] , u0|cpu|cpu|ic_fill_tag[4], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0 , u0|mm_interconnect_0|router_001|Equal1~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74] , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74] , u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74], CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, CPU_Simp, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|i_readdatavalid_d1 , u0|cpu|cpu|i_readdatavalid_d1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_iw[3] , u0|cpu|cpu|D_iw[3], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_logic_op_raw[0]~0 , u0|cpu|cpu|D_logic_op_raw[0]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_logic_op[0]~1 , u0|cpu|cpu|D_logic_op[0]~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_op[0]~DUPLICATE , u0|cpu|cpu|E_logic_op[0]~DUPLICATE, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_logic_result[24]~0 , u0|cpu|cpu|E_logic_result[24]~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~0 , u0|cpu|cpu|Equal316~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~1 , u0|cpu|cpu|Equal316~1, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|Equal316~2 , u0|cpu|cpu|Equal316~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_br_result~0 , u0|cpu|cpu|E_br_result~0, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[0]~2 , u0|cpu|cpu|D_src2_reg[0]~2, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|D_src2_reg[0]~10 , u0|cpu|cpu|D_src2_reg[0]~10, CPU_Simp, 1
instance = comp, \u0|cpu|cpu|E_src2_reg[0] , u0|cpu|cpu|E_src2_reg[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|M_st_data[0] , u0|cpu|cpu|M_st_data[0], CPU_Simp, 1
instance = comp, \u0|cpu|cpu|A_st_data[0] , u0|cpu|cpu|A_st_data[0], CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[0] , u0|led_pio|data_out[0], CPU_Simp, 1
instance = comp, \u0|led_pio|data_out[5]~DUPLICATE , u0|led_pio|data_out[5]~DUPLICATE, CPU_Simp, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, CPU_Simp, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, CPU_Simp, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, CPU_Simp, 1
