Analysis & Synthesis report for final_project
Thu Jan 14 12:16:05 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: freq:inst33
 13. Parameter Settings for User Entity Instance: fight_sys:inst41
 14. Parameter Settings for User Entity Instance: delay_counter_pulseL:inst42
 15. Parameter Settings for User Entity Instance: player:player1
 16. Parameter Settings for User Entity Instance: player:player1|freq:fq_act
 17. Parameter Settings for User Entity Instance: player:player1|cyc_counter5_rl:ct_apt
 18. Parameter Settings for User Entity Instance: player:player1|cyc_counter5_rl:ct_art
 19. Parameter Settings for User Entity Instance: player:player1|cyc_counter5_rl:ct_drt
 20. Parameter Settings for User Entity Instance: player:player1|cyc_counter5_rl:ct_dht
 21. Parameter Settings for User Entity Instance: get_act:inst20
 22. Parameter Settings for User Entity Instance: player:inst23
 23. Parameter Settings for User Entity Instance: player:inst23|freq:fq_act
 24. Parameter Settings for User Entity Instance: player:inst23|cyc_counter5_rl:ct_apt
 25. Parameter Settings for User Entity Instance: player:inst23|cyc_counter5_rl:ct_art
 26. Parameter Settings for User Entity Instance: player:inst23|cyc_counter5_rl:ct_drt
 27. Parameter Settings for User Entity Instance: player:inst23|cyc_counter5_rl:ct_dht
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 14 12:16:05 2021      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; final_project                              ;
; Top-level Entity Name              ; final_project                              ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 1,371                                      ;
;     Total combinational functions  ; 1,340                                      ;
;     Dedicated logic registers      ; 519                                        ;
; Total registers                    ; 519                                        ;
; Total pins                         ; 49                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; final_project      ; final_project      ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                              ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------+---------+
; led_display.v                    ; yes             ; User Verilog HDL File              ; C:/altera/13.1/final_project/led_display.v                ;         ;
; cyc_counter5_rl.v                ; yes             ; User Verilog HDL File              ; C:/altera/13.1/final_project/cyc_counter5_rl.v            ;         ;
; player.v                         ; yes             ; User Verilog HDL File              ; C:/altera/13.1/final_project/player.v                     ;         ;
; freq.v                           ; yes             ; User Verilog HDL File              ; C:/altera/13.1/final_project/freq.v                       ;         ;
; final_project.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/altera/13.1/final_project/final_project.bdf            ;         ;
; ps2_keyboard_driver.v            ; yes             ; User Verilog HDL File              ; C:/altera/13.1/final_project/ps2_keyboard_driver.v        ;         ;
; get_act.v                        ; yes             ; User Verilog HDL File              ; C:/altera/13.1/final_project/get_act.v                    ;         ;
; fight_sys.v                      ; yes             ; User Verilog HDL File              ; C:/altera/13.1/final_project/fight_sys.v                  ;         ;
; bus2line4.v                      ; yes             ; User Verilog HDL File              ; C:/altera/13.1/final_project/bus2line4.v                  ;         ;
; delay_counter_pulseL.v           ; yes             ; User Verilog HDL File              ; C:/altera/13.1/final_project/delay_counter_pulseL.v       ;         ;
; 7447.bdf                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/others/maxplus2/7447.bdf ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,371     ;
;                                             ;           ;
; Total combinational functions               ; 1340      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 464       ;
;     -- 3 input functions                    ; 383       ;
;     -- <=2 input functions                  ; 493       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 940       ;
;     -- arithmetic mode                      ; 400       ;
;                                             ;           ;
; Total registers                             ; 519       ;
;     -- Dedicated logic registers            ; 519       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 49        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 223       ;
; Total fan-out                               ; 5228      ;
; Average fan-out                             ; 2.67      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                  ; Library Name ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
; |final_project                   ; 1340 (3)          ; 519 (0)      ; 0           ; 0            ; 0       ; 0         ; 49   ; 0            ; |final_project                                       ; work         ;
;    |7447:inst30|                 ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|7447:inst30                           ; work         ;
;    |7447:inst31|                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|7447:inst31                           ; work         ;
;    |7447:inst32|                 ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|7447:inst32                           ; work         ;
;    |7447:pl1_poiny1|             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|7447:pl1_poiny1                       ; work         ;
;    |delay_counter_pulseL:inst42| ; 72 (72)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|delay_counter_pulseL:inst42           ; work         ;
;    |fight_sys:inst41|            ; 153 (153)         ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fight_sys:inst41                      ; work         ;
;    |freq:inst33|                 ; 71 (71)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|freq:inst33                           ; work         ;
;    |get_act:inst20|              ; 79 (79)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|get_act:inst20                        ; work         ;
;    |led_display:inst25|          ; 21 (21)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|led_display:inst25                    ; work         ;
;    |led_display:inst26|          ; 21 (21)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|led_display:inst26                    ; work         ;
;    |player:inst23|               ; 419 (52)          ; 179 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:inst23                         ; work         ;
;       |cyc_counter5_rl:ct_apt|   ; 74 (74)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:inst23|cyc_counter5_rl:ct_apt  ; work         ;
;       |cyc_counter5_rl:ct_art|   ; 74 (74)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:inst23|cyc_counter5_rl:ct_art  ; work         ;
;       |cyc_counter5_rl:ct_dht|   ; 74 (74)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:inst23|cyc_counter5_rl:ct_dht  ; work         ;
;       |cyc_counter5_rl:ct_drt|   ; 74 (74)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:inst23|cyc_counter5_rl:ct_drt  ; work         ;
;       |freq:fq_act|              ; 71 (71)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:inst23|freq:fq_act             ; work         ;
;    |player:player1|              ; 419 (52)          ; 179 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:player1                        ; work         ;
;       |cyc_counter5_rl:ct_apt|   ; 74 (74)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:player1|cyc_counter5_rl:ct_apt ; work         ;
;       |cyc_counter5_rl:ct_art|   ; 74 (74)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:player1|cyc_counter5_rl:ct_art ; work         ;
;       |cyc_counter5_rl:ct_dht|   ; 74 (74)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:player1|cyc_counter5_rl:ct_dht ; work         ;
;       |cyc_counter5_rl:ct_drt|   ; 74 (74)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:player1|cyc_counter5_rl:ct_drt ; work         ;
;       |freq:fq_act|              ; 71 (71)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|player:player1|freq:fq_act            ; work         ;
;    |ps2_keyboard_driver:inst22|  ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|ps2_keyboard_driver:inst22            ; work         ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; ps2_keyboard_driver:inst22|ps2_state_r ; Lost fanout        ;
; Total Number of Removed Registers = 1  ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 519   ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 34    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 94    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; fight_sys:inst41|point2[1]                   ; 27      ;
; fight_sys:inst41|point2[3]                   ; 36      ;
; fight_sys:inst41|point1[3]                   ; 28      ;
; fight_sys:inst41|point1[1]                   ; 31      ;
; delay_counter_pulseL:inst42|out              ; 1       ;
; freq:inst33|cyc[6]                           ; 2       ;
; freq:inst33|cyc[8]                           ; 2       ;
; freq:inst33|cyc[9]                           ; 2       ;
; freq:inst33|cyc[11]                          ; 2       ;
; freq:inst33|cyc[14]                          ; 2       ;
; freq:inst33|cyc[18]                          ; 2       ;
; freq:inst33|cyc[19]                          ; 2       ;
; freq:inst33|cyc[22]                          ; 2       ;
; player:player1|ct5_rec                       ; 4       ;
; player:inst23|ct5_rec                        ; 4       ;
; delay_counter_pulseL:inst42|cyc[8]           ; 2       ;
; delay_counter_pulseL:inst42|cyc[13]          ; 2       ;
; delay_counter_pulseL:inst42|cyc[14]          ; 2       ;
; delay_counter_pulseL:inst42|cyc[15]          ; 2       ;
; delay_counter_pulseL:inst42|cyc[16]          ; 2       ;
; delay_counter_pulseL:inst42|cyc[18]          ; 2       ;
; delay_counter_pulseL:inst42|cyc[20]          ; 2       ;
; delay_counter_pulseL:inst42|cyc[21]          ; 2       ;
; delay_counter_pulseL:inst42|cyc[22]          ; 2       ;
; delay_counter_pulseL:inst42|cyc[23]          ; 2       ;
; delay_counter_pulseL:inst42|cyc[24]          ; 2       ;
; delay_counter_pulseL:inst42|cyc[26]          ; 2       ;
; get_act:inst20|num[4]                        ; 2       ;
; get_act:inst20|num[6]                        ; 2       ;
; get_act:inst20|num[8]                        ; 2       ;
; get_act:inst20|num[9]                        ; 2       ;
; get_act:inst20|num[14]                       ; 2       ;
; get_act:inst20|num[15]                       ; 2       ;
; player:player1|freq:fq_act|cyc[5]            ; 2       ;
; player:player1|freq:fq_act|cyc[8]            ; 2       ;
; player:player1|freq:fq_act|cyc[13]           ; 2       ;
; player:player1|freq:fq_act|cyc[15]           ; 2       ;
; player:player1|freq:fq_act|cyc[16]           ; 2       ;
; player:player1|freq:fq_act|cyc[17]           ; 2       ;
; player:player1|freq:fq_act|cyc[18]           ; 2       ;
; player:inst23|freq:fq_act|cyc[6]             ; 2       ;
; player:inst23|freq:fq_act|cyc[9]             ; 2       ;
; player:inst23|freq:fq_act|cyc[14]            ; 2       ;
; player:inst23|freq:fq_act|cyc[16]            ; 2       ;
; player:inst23|freq:fq_act|cyc[17]            ; 2       ;
; player:inst23|freq:fq_act|cyc[18]            ; 2       ;
; player:inst23|freq:fq_act|cyc[19]            ; 2       ;
; player:inst23|cyc_counter5_rl:ct_dht|cyc[3]  ; 2       ;
; player:inst23|cyc_counter5_rl:ct_dht|cyc[1]  ; 2       ;
; player:inst23|cyc_counter5_rl:ct_drt|cyc[3]  ; 2       ;
; player:inst23|cyc_counter5_rl:ct_drt|cyc[1]  ; 2       ;
; player:inst23|cyc_counter5_rl:ct_apt|cyc[3]  ; 2       ;
; player:inst23|cyc_counter5_rl:ct_apt|cyc[1]  ; 2       ;
; player:inst23|cyc_counter5_rl:ct_art|cyc[3]  ; 2       ;
; player:inst23|cyc_counter5_rl:ct_art|cyc[1]  ; 2       ;
; player:player1|cyc_counter5_rl:ct_dht|cyc[2] ; 2       ;
; player:player1|cyc_counter5_rl:ct_dht|cyc[4] ; 2       ;
; player:player1|cyc_counter5_rl:ct_drt|cyc[0] ; 2       ;
; player:player1|cyc_counter5_rl:ct_apt|cyc[0] ; 2       ;
; player:player1|cyc_counter5_rl:ct_apt|cyc[2] ; 2       ;
; player:player1|cyc_counter5_rl:ct_art|cyc[1] ; 2       ;
; Total number of inverted registers = 61      ;         ;
+----------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |final_project|freq:inst33|cyc[28]                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |final_project|delay_counter_pulseL:inst42|cyc[11]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_project|get_act:inst20|out2[1]                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |final_project|get_act:inst20|num[18]                        ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |final_project|player:player1|freq:fq_act|cyc[7]             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |final_project|player:inst23|freq:fq_act|cyc[1]              ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_apt|cyc[11]  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_art|cyc[12]  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_drt|cyc[21]  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_dht|cyc[2]   ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |final_project|player:player1|cyc_counter5_rl:ct_apt|cyc[3]  ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |final_project|player:player1|cyc_counter5_rl:ct_art|cyc[3]  ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |final_project|player:player1|cyc_counter5_rl:ct_drt|cyc[4]  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |final_project|player:player1|cyc_counter5_rl:ct_dht|cyc[12] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_apt|out[1]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_art|out[1]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_drt|out[0]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_dht|out[1]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final_project|player:player1|cyc_counter5_rl:ct_apt|out[1]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final_project|player:player1|cyc_counter5_rl:ct_art|out[2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final_project|player:player1|cyc_counter5_rl:ct_drt|out[0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final_project|player:player1|cyc_counter5_rl:ct_dht|out[1]  ;
; 17:1               ; 3 bits    ; 33 LEs        ; 15 LEs               ; 18 LEs                 ; Yes        ; |final_project|player:player1|led_ctrl[0]                    ;
; 17:1               ; 3 bits    ; 33 LEs        ; 15 LEs               ; 18 LEs                 ; Yes        ; |final_project|player:inst23|led_ctrl[1]                     ;
; 20:1               ; 2 bits    ; 26 LEs        ; 6 LEs                ; 20 LEs                 ; Yes        ; |final_project|player:player1|state[1]                       ;
; 20:1               ; 2 bits    ; 26 LEs        ; 6 LEs                ; 20 LEs                 ; Yes        ; |final_project|player:inst23|state[0]                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |final_project|fight_sys:inst41|point2[0]                    ;
; 13:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |final_project|fight_sys:inst41|point2[4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|freq:inst33|cyc[6]                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |final_project|delay_counter_pulseL:inst42|cyc[14]           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|get_act:inst20|num[15]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |final_project|player:player1|freq:fq_act|cyc[8]             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |final_project|player:inst23|freq:fq_act|cyc[6]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_apt|cyc[3]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_art|cyc[1]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_drt|cyc[3]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|player:inst23|cyc_counter5_rl:ct_dht|cyc[1]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|player:player1|cyc_counter5_rl:ct_apt|cyc[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|player:player1|cyc_counter5_rl:ct_dht|cyc[4]  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |final_project|fight_sys:inst41|point2[1]                    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |final_project|fight_sys:inst41|point1[3]                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_project|fight_sys:inst41|point2_0[3]                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_project|fight_sys:inst41|point1_0[3]                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq:inst33 ;
+----------------+---------+-------------------------------+
; Parameter Name ; Value   ; Type                          ;
+----------------+---------+-------------------------------+
; cycle          ; 5000000 ; Signed Integer                ;
; size           ; 30      ; Signed Integer                ;
+----------------+---------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fight_sys:inst41 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; inipoint1      ; 10    ; Signed Integer                       ;
; inipoint2      ; 10    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: delay_counter_pulseL:inst42 ;
+----------------+-----------+---------------------------------------------+
; Parameter Name ; Value     ; Type                                        ;
+----------------+-----------+---------------------------------------------+
; cycle2one      ; 100000000 ; Signed Integer                              ;
; size_cyc       ; 30        ; Signed Integer                              ;
+----------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:player1 ;
+----------------+--------+-----------------------------------+
; Parameter Name ; Value  ; Type                              ;
+----------------+--------+-----------------------------------+
; atk_pre_cyc    ; 5      ; Signed Integer                    ;
; atk_rec_cyc    ; 2      ; Signed Integer                    ;
; def_hld_cyc    ; 20     ; Signed Integer                    ;
; def_rec_cyc    ; 1      ; Signed Integer                    ;
; freq_base_time ; 500000 ; Signed Integer                    ;
; atk            ; 10     ; Unsigned Binary                   ;
; def            ; 01     ; Unsigned Binary                   ;
; nothing        ; 00     ; Unsigned Binary                   ;
; punching       ; 11     ; Unsigned Binary                   ;
+----------------+--------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:player1|freq:fq_act ;
+----------------+--------+-----------------------------------------------+
; Parameter Name ; Value  ; Type                                          ;
+----------------+--------+-----------------------------------------------+
; cycle          ; 500000 ; Signed Integer                                ;
; size           ; 30     ; Signed Integer                                ;
+----------------+--------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:player1|cyc_counter5_rl:ct_apt ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; cycle2one      ; 5     ; Signed Integer                                            ;
; size_cyc       ; 30    ; Signed Integer                                            ;
; count          ; 5     ; Signed Integer                                            ;
; size_cnt       ; 3     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:player1|cyc_counter5_rl:ct_art ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; cycle2one      ; 2     ; Signed Integer                                            ;
; size_cyc       ; 30    ; Signed Integer                                            ;
; count          ; 5     ; Signed Integer                                            ;
; size_cnt       ; 3     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:player1|cyc_counter5_rl:ct_drt ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; cycle2one      ; 1     ; Signed Integer                                            ;
; size_cyc       ; 30    ; Signed Integer                                            ;
; count          ; 5     ; Signed Integer                                            ;
; size_cnt       ; 3     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:player1|cyc_counter5_rl:ct_dht ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; cycle2one      ; 20    ; Signed Integer                                            ;
; size_cyc       ; 30    ; Signed Integer                                            ;
; count          ; 5     ; Signed Integer                                            ;
; size_cnt       ; 3     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_act:inst20 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; opt_freq       ; 50000 ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:inst23 ;
+----------------+---------+---------------------------------+
; Parameter Name ; Value   ; Type                            ;
+----------------+---------+---------------------------------+
; atk_pre_cyc    ; 10      ; Signed Integer                  ;
; atk_rec_cyc    ; 10      ; Signed Integer                  ;
; def_hld_cyc    ; 10      ; Signed Integer                  ;
; def_rec_cyc    ; 10      ; Signed Integer                  ;
; freq_base_time ; 1000000 ; Signed Integer                  ;
; atk            ; 10      ; Unsigned Binary                 ;
; def            ; 01      ; Unsigned Binary                 ;
; nothing        ; 00      ; Unsigned Binary                 ;
; punching       ; 11      ; Unsigned Binary                 ;
+----------------+---------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:inst23|freq:fq_act ;
+----------------+---------+---------------------------------------------+
; Parameter Name ; Value   ; Type                                        ;
+----------------+---------+---------------------------------------------+
; cycle          ; 1000000 ; Signed Integer                              ;
; size           ; 30      ; Signed Integer                              ;
+----------------+---------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:inst23|cyc_counter5_rl:ct_apt ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; cycle2one      ; 10    ; Signed Integer                                           ;
; size_cyc       ; 30    ; Signed Integer                                           ;
; count          ; 5     ; Signed Integer                                           ;
; size_cnt       ; 3     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:inst23|cyc_counter5_rl:ct_art ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; cycle2one      ; 10    ; Signed Integer                                           ;
; size_cyc       ; 30    ; Signed Integer                                           ;
; count          ; 5     ; Signed Integer                                           ;
; size_cnt       ; 3     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:inst23|cyc_counter5_rl:ct_drt ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; cycle2one      ; 10    ; Signed Integer                                           ;
; size_cyc       ; 30    ; Signed Integer                                           ;
; count          ; 5     ; Signed Integer                                           ;
; size_cnt       ; 3     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:inst23|cyc_counter5_rl:ct_dht ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; cycle2one      ; 10    ; Signed Integer                                           ;
; size_cyc       ; 30    ; Signed Integer                                           ;
; count          ; 5     ; Signed Integer                                           ;
; size_cnt       ; 3     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jan 14 12:16:01 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file led_display.v
    Info (12023): Found entity 1: led_display
Info (12021): Found 1 design units, including 1 entities, in source file cyc_counter5_rl.v
    Info (12023): Found entity 1: cyc_counter5_rl
Info (12021): Found 1 design units, including 1 entities, in source file ledlightning.v
    Info (12023): Found entity 1: ledLightning
Info (12021): Found 1 design units, including 1 entities, in source file binary2que5.v
    Info (12023): Found entity 1: binary2que5
Info (12021): Found 1 design units, including 1 entities, in source file player.v
    Info (12023): Found entity 1: player
Info (12021): Found 1 design units, including 1 entities, in source file freq.v
    Info (12023): Found entity 1: freq
Info (12021): Found 1 design units, including 1 entities, in source file final_project.bdf
    Info (12023): Found entity 1: final_project
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard_driver.v
    Info (12023): Found entity 1: ps2_keyboard_driver
Warning (10463): Verilog HDL Declaration warning at get_act.v(15): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file get_act.v
    Info (12023): Found entity 1: get_act
Info (12021): Found 1 design units, including 1 entities, in source file fight_sys.v
    Info (12023): Found entity 1: fight_sys
Info (12021): Found 1 design units, including 1 entities, in source file bus2line4.v
    Info (12023): Found entity 1: bus2line4
Info (12021): Found 1 design units, including 1 entities, in source file pulse_counter.v
    Info (12023): Found entity 1: pulse_counter
Info (12021): Found 1 design units, including 1 entities, in source file delay_counter_pulsel.v
    Info (12023): Found entity 1: delay_counter_pulseL
Info (12127): Elaborating entity "final_project" for the top level hierarchy
Warning (275011): Block or symbol "7447" of instance "inst30" overlaps another block or symbol
Warning (275011): Block or symbol "bus2line4" of instance "inst52" overlaps another block or symbol
Info (12128): Elaborating entity "7447" for hierarchy "7447:inst32"
Info (12130): Elaborated megafunction instantiation "7447:inst32"
Info (12128): Elaborating entity "freq" for hierarchy "freq:inst33"
Warning (10230): Verilog HDL assignment warning at freq.v(9): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at freq.v(16): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at freq.v(23): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "fight_sys" for hierarchy "fight_sys:inst41"
Warning (10230): Verilog HDL assignment warning at fight_sys.v(15): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at fight_sys.v(16): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at fight_sys.v(27): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at fight_sys.v(38): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at fight_sys.v(49): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at fight_sys.v(50): truncated value with size 32 to match size of target (5)
Warning (10272): Verilog HDL Case Statement warning at fight_sys.v(90): case item expression covers a value already covered by a previous case item
Warning (10235): Verilog HDL Always Construct warning at fight_sys.v(163): variable "point1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fight_sys.v(167): variable "point1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fight_sys.v(169): variable "point1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fight_sys.v(171): variable "point1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fight_sys.v(177): variable "point1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fight_sys.v(180): variable "point2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fight_sys.v(184): variable "point2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fight_sys.v(186): variable "point2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fight_sys.v(188): variable "point2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fight_sys.v(194): variable "point2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "delay_counter_pulseL" for hierarchy "delay_counter_pulseL:inst42"
Warning (10230): Verilog HDL assignment warning at delay_counter_pulseL.v(12): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at delay_counter_pulseL.v(18): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at delay_counter_pulseL.v(23): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "player" for hierarchy "player:player1"
Info (10264): Verilog HDL Case Statement information at player.v(62): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at player.v(130): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "freq" for hierarchy "player:player1|freq:fq_act"
Warning (10230): Verilog HDL assignment warning at freq.v(9): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at freq.v(16): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at freq.v(23): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "cyc_counter5_rl" for hierarchy "player:player1|cyc_counter5_rl:ct_apt"
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "cyc_counter5_rl" for hierarchy "player:player1|cyc_counter5_rl:ct_art"
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "cyc_counter5_rl" for hierarchy "player:player1|cyc_counter5_rl:ct_drt"
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "cyc_counter5_rl" for hierarchy "player:player1|cyc_counter5_rl:ct_dht"
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "get_act" for hierarchy "get_act:inst20"
Warning (10230): Verilog HDL assignment warning at get_act.v(18): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at get_act.v(87): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at get_act.v(96): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at get_act.v(99): truncated value with size 32 to match size of target (21)
Info (12128): Elaborating entity "ps2_keyboard_driver" for hierarchy "ps2_keyboard_driver:inst22"
Warning (10036): Verilog HDL or VHDL warning at ps2_keyboard_driver.v(106): object "key_f0" assigned a value but never read
Info (12128): Elaborating entity "player" for hierarchy "player:inst23"
Info (10264): Verilog HDL Case Statement information at player.v(62): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at player.v(130): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "freq" for hierarchy "player:inst23|freq:fq_act"
Warning (10230): Verilog HDL assignment warning at freq.v(9): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at freq.v(16): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at freq.v(23): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "cyc_counter5_rl" for hierarchy "player:inst23|cyc_counter5_rl:ct_apt"
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "bus2line4" for hierarchy "bus2line4:inst7"
Info (12128): Elaborating entity "led_display" for hierarchy "led_display:inst26"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RBON" is stuck at VCC
    Warning (13410): Pin "dot" is stuck at GND
    Warning (13410): Pin "RBON11" is stuck at VCC
    Warning (13410): Pin "RBON10" is stuck at VCC
    Warning (13410): Pin "RBON21" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1428 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 1379 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 4645 megabytes
    Info: Processing ended: Thu Jan 14 12:16:05 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


