/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Aug 24 11:29:33 2015
 *                 Full Compile MD5 Checksum  cecd4eac458fcdc4b77c82d0630f17be
 *                     (minus title and desc)
 *                 MD5 Checksum               c9a18191e1cdbfad4487ef21d91e95fc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     126
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_WDMA_PM_INTR_L2_H__
#define BCHP_XPT_WDMA_PM_INTR_L2_H__

/***************************************************************************
 *XPT_WDMA_PM_INTR_L2 - L2 PerfMeter Interrupts
 ***************************************************************************/
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS      0x20a68400 /* [RO] CPU interrupt Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET         0x20a68404 /* [WO] CPU interrupt Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR       0x20a68408 /* [WO] CPU interrupt Clear Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS 0x20a6840c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET    0x20a68410 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR  0x20a68414 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS      0x20a68418 /* [RO] PCI interrupt Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET         0x20a6841c /* [WO] PCI interrupt Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR       0x20a68420 /* [WO] PCI interrupt Clear Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS 0x20a68424 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET    0x20a68428 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR  0x20a6842c /* [WO] PCI interrupt Mask Clear Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS     0x20a68430 /* [RO] SCPU interrupt Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET        0x20a68434 /* [WO] SCPU interrupt Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR      0x20a68438 /* [WO] SCPU interrupt Clear Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS 0x20a6843c /* [RO] SCPU interrupt Mask Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET   0x20a68440 /* [WO] SCPU interrupt Mask Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR 0x20a68444 /* [WO] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS_reserved0_SHIFT        1

/* XPT_WDMA_PM_INTR_L2 :: CPU_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS_WDMA_INTR_MASK         0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS_WDMA_INTR_SHIFT        0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS_WDMA_INTR_DEFAULT      0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET_reserved0_MASK            0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET_reserved0_SHIFT           1

/* XPT_WDMA_PM_INTR_L2 :: CPU_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET_WDMA_INTR_MASK            0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET_WDMA_INTR_SHIFT           0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET_WDMA_INTR_DEFAULT         0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR_reserved0_MASK          0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR_reserved0_SHIFT         1

/* XPT_WDMA_PM_INTR_L2 :: CPU_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR_WDMA_INTR_MASK          0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR_WDMA_INTR_SHIFT         0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR_WDMA_INTR_DEFAULT       0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS_reserved0_MASK    0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS_reserved0_SHIFT   1

/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS_WDMA_INTR_MASK    0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS_WDMA_INTR_SHIFT   0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS_WDMA_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET_reserved0_MASK       0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET_reserved0_SHIFT      1

/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET_WDMA_INTR_MASK       0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET_WDMA_INTR_SHIFT      0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET_WDMA_INTR_DEFAULT    0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR_reserved0_MASK     0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR_reserved0_SHIFT    1

/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR_WDMA_INTR_MASK     0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR_WDMA_INTR_SHIFT    0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR_WDMA_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS_reserved0_SHIFT        1

/* XPT_WDMA_PM_INTR_L2 :: PCI_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS_WDMA_INTR_MASK         0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS_WDMA_INTR_SHIFT        0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS_WDMA_INTR_DEFAULT      0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET_reserved0_MASK            0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET_reserved0_SHIFT           1

/* XPT_WDMA_PM_INTR_L2 :: PCI_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET_WDMA_INTR_MASK            0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET_WDMA_INTR_SHIFT           0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET_WDMA_INTR_DEFAULT         0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR_reserved0_MASK          0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR_reserved0_SHIFT         1

/* XPT_WDMA_PM_INTR_L2 :: PCI_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR_WDMA_INTR_MASK          0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR_WDMA_INTR_SHIFT         0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR_WDMA_INTR_DEFAULT       0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS_reserved0_MASK    0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS_reserved0_SHIFT   1

/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS_WDMA_INTR_MASK    0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS_WDMA_INTR_SHIFT   0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS_WDMA_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET_reserved0_MASK       0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET_reserved0_SHIFT      1

/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET_WDMA_INTR_MASK       0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET_WDMA_INTR_SHIFT      0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET_WDMA_INTR_DEFAULT    0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR_reserved0_MASK     0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR_reserved0_SHIFT    1

/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR_WDMA_INTR_MASK     0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR_WDMA_INTR_SHIFT    0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR_WDMA_INTR_DEFAULT  0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS_reserved0_MASK        0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS_reserved0_SHIFT       1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS_WDMA_INTR_MASK        0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS_WDMA_INTR_SHIFT       0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS_WDMA_INTR_DEFAULT     0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET_reserved0_MASK           0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET_reserved0_SHIFT          1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET_WDMA_INTR_MASK           0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET_WDMA_INTR_SHIFT          0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET_WDMA_INTR_DEFAULT        0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR_reserved0_MASK         0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR_reserved0_SHIFT        1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR_WDMA_INTR_MASK         0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR_WDMA_INTR_SHIFT        0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR_WDMA_INTR_DEFAULT      0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS_reserved0_MASK   0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS_reserved0_SHIFT  1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS_WDMA_INTR_MASK   0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS_WDMA_INTR_SHIFT  0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS_WDMA_INTR_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET_reserved0_MASK      0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET_reserved0_SHIFT     1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET_WDMA_INTR_MASK      0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET_WDMA_INTR_SHIFT     0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET_WDMA_INTR_DEFAULT   0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR_reserved0_MASK    0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR_reserved0_SHIFT   1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR_WDMA_INTR_MASK    0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR_WDMA_INTR_SHIFT   0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR_WDMA_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_WDMA_PM_INTR_L2_H__ */

/* End of File */
