// Seed: 2252841191
module module_0 (
    output uwire id_0,
    output tri0  id_1
);
  assign id_0 = 1;
  assign module_1.id_2 = 0;
  logic id_3;
  ;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    input wor id_4,
    output wire id_5,
    output tri id_6,
    input supply0 id_7,
    input tri0 id_8
);
  assign id_1 = -1;
  generate
    assign id_5 = -1'h0;
    assign id_1 = id_4 + -1;
    logic id_10;
    wire  id_11;
  endgenerate
  parameter id_12 = 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
