From 91529db4fbd23824ffa75ab4f55a3085c188a462 Mon Sep 17 00:00:00 2001
From: Dovrat <dovrat@marvell.com>
Date: Wed, 23 Apr 2014 22:17:34 +0300
Subject: [PATCH 1586/1825] pp3: bm: cleaning

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit c408c226582352ae9fad4fe2128e27a68032a852

Change-Id: I41a2065fe41648f80291aecf6965d86ea7eed87e
Signed-off-by: Dovrat <dovrat@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/7179
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Yelena Krivosheev <yelena@marvell.com>
Reviewed-by: Dmitri Epshtein <dima@marvell.com>
Tested-by: Dmitri Epshtein <dima@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 drivers/net/ethernet/marvell/pp3/bm/mv_bm_regs.c |    4 +-
 drivers/net/ethernet/marvell/pp3/bm/mv_bm_regs.h |  229 +--------------------
 2 files changed, 13 insertions(+), 220 deletions(-)

diff --git a/drivers/net/ethernet/marvell/pp3/bm/mv_bm_regs.c b/drivers/net/ethernet/marvell/pp3/bm/mv_bm_regs.c
index 5b574e1..8a4034f 100644
--- a/drivers/net/ethernet/marvell/pp3/bm/mv_bm_regs.c
+++ b/drivers/net/ethernet/marvell/pp3/bm/mv_bm_regs.c
@@ -82,8 +82,8 @@ int bm_reg_address_alias_init(void)
 
 	siliconBase = mv_hw_silicon_base_addr_get();
 
-	pr_info(" Address silicon base address is %x\n", siliconBase);
-	bm.base = siliconBase + QM_UNIT_OFFSET + BM_UNIT_OFFSET;	/*0x004D0000*/
+	pr_info("silicon base address is %x\n", siliconBase);
+	bm.base = siliconBase + BM_UNIT_OFFSET;	/*0x004D0000*/
 
 	for (bid = 0; bid < 5; bid++) {
 		if (bid == 0) {
diff --git a/drivers/net/ethernet/marvell/pp3/bm/mv_bm_regs.h b/drivers/net/ethernet/marvell/pp3/bm/mv_bm_regs.h
index 4571b6b..451675e 100644
--- a/drivers/net/ethernet/marvell/pp3/bm/mv_bm_regs.h
+++ b/drivers/net/ethernet/marvell/pp3/bm/mv_bm_regs.h
@@ -67,8 +67,7 @@ SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 
 #include "bm/mv_bm.h"
 
-#define BM_UNIT_OFFSET		0x0D0000
-#define QM_UNIT_OFFSET		0x400000
+#define BM_UNIT_OFFSET		0x004D0000
 
 /*********************************/
 /* Internal Databases Structures */
@@ -76,21 +75,7 @@ SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 
 /** Global arrays structures definitions */
 
-/*
-typedef void * bm_handle;
-*/
 
-/*
-struct bm_dpr_c_mng_stat {
-    u32 bank;
-    u32 cache_start;
-    u32 cache_end;
-    u32 cache_si_thr;
-    u32 cache_so_thr;
-    u32 cache_attr;
-    u32 cache_vmid;
-} __ATTRIBUTE_PACKED__;
-*/
 
 struct bm_c_mng_stat_data {
 	u32 cache_start:7;		/* byte[ 0-11],bit[ 0- 7]	0x0 */
@@ -107,18 +92,6 @@ struct bm_c_mng_stat_data {
 	u32 _reserved_6:8;		/* byte[ 0-11],bit[88-95] */
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct bm_dpr_c_mng_stat {
-	struct bm_c_mng_stat_data reg_c_mng_stat_data[5][31];	/ * byte[ 0- 0x3FFF] * /
-} __ATTRIBUTE_PACKED__;
-
-struct bm_tpr_c_mng_dyn {
-	u32 cache_fill_min;
-	u32 cache_fill_max;
-	u32 cache_rd_ptr;
-	u32 cache_wr_ptr;
-} __ATTRIBUTE_PACKED__;
-*/
 
 struct bm_c_mng_dyn_data {
 	u32 cache_fill_min:10;		/* byte[ 0- 7],bit[ 0- 9]	0x0 */
@@ -131,18 +104,13 @@ struct bm_c_mng_dyn_data {
 	u32 _reserved_4:6;			/* byte[ 0- 7],bit[58-63] */
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct bm_tpr_c_mng_dyn {
-	struct bm_c_mng_dyn_data reg_c_mng_dyn_data[5][31];	/ * byte[ 0- 0x3FFF] * /
-} __ATTRIBUTE_PACKED__;
-*/
+
 
 struct bm_d_mng_ball_stat_data {
 	u32 dram_ae_thr:18;			/* byte[ 0-20],bit[ 0-17]	0x0 */
 	u32 _reserved_1:14;			/* byte[ 0-20],bit[18-31] */
 	u32 dram_af_thr:18;			/* byte[ 0-20],bit[32-49]	0x0 */
 	u32 _reserved_2:14;			/* byte[ 0-20],bit[50-63] */
-/*	int64_t dram_start:40;		 byte[ 0-20],bit[ 64-103]	0x0 */
 	u32 dram_start_lsb:32;		/* byte[ 0-20],bit[ 64- 95]	0x0 */
 	u32 dram_start_msb:8;		/* byte[ 0-20],bit[ 97-103]	0x0 */
 	u32 _reserved_3:24;			/* byte[ 0-20],bit[104-127] */
@@ -150,11 +118,7 @@ struct bm_d_mng_ball_stat_data {
 	u32 _reserved_4:14;			/* byte[ 0-20],bit[146-159] */
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct bm_dpr_d_mng_ball_stat {
-	struct bm_d_mng_ball_stat_data reg_d_mng_ball_stat_data[POOL_NUM];	*//* byte[ 0- 0x3FFF] 128+4 *//*
-} __ATTRIBUTE_PACKED__;
-*/
+
 
 struct bm_tpr_dro_mng_ball_dyn_data {
 	u32 dram_rd_ptr:21;		/* byte[ 0- 7],bit[ 0-20]	0x0 */
@@ -163,21 +127,13 @@ struct bm_tpr_dro_mng_ball_dyn_data {
 	u32 _reserved_2:11;		/* byte[ 0- 7],bit[53-63] */
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct bm_tpr_dro_mng_ball_dyn {
-	struct bm_tpr_dro_mng_ball_dyn_data reg_tpr_dro_mng_ball_dyn_data[POOL_NUM];	*//* byte[ 0- 0x3FFF] *//*
-} __ATTRIBUTE_PACKED__;
-*/
+
 struct bm_tpr_drw_mng_ball_dyn_data {
 	u32 dram_fill:21;		/* byte[ 0- 3],bit[ 0-20]	0x0 */
 	u32 _reserved_1:11;		/* byte[ 0- 3],bit[21-31] */
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct bm_tpr_drw_mng_ball_dyn {
-	struct bm_tpr_drw_mng_ball_dyn_data reg_tpr_drw_mng_ball_dyn_data[POOL_NUM];	*//* byte[ 0- 0x3FFF] *//*
-} __ATTRIBUTE_PACKED__;
-*/
+
 struct bm_tpr_ctrs_0_data {
 	u32 delayed_releases_ctr:32;	/* byte[ 0-15],bit[ 0-31]	0x0 */
 	u32 failed_allocs_ctr:32;		/* byte[ 0-15],bit[32-63]	0x0 */
@@ -185,21 +141,7 @@ struct bm_tpr_ctrs_0_data {
 	u32 allocated_pes_ctr:32;		/* byte[ 0-15],bit[96-127]	0x0 */
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct bm_tpr_ctrs_0 {
-	struct bm_tpr_ctrs_0_data reg_tpr_ctrs_0_data[5][31];	*//* byte[ 0- 0x3FFF] *//*
-} __ATTRIBUTE_PACKED__;
-*/
 
-/*
-struct bm_sram_cache{
-	u32 cache_b0_data_0;
-	u32 cache_b0_data_1;
-	u32 cache_b0_data_2;
-	u32 cache_b0_data_3;
-	u32 cache_bgp_data;
-} __ATTRIBUTE_PACKED__;
-*/
 struct bm_cache_b0_mem_data {
 	u32 cache_b0_data_0:22;			/* byte[ 0- 3],bit[  0- 21]	0x0 */
 	u32 _reserved_1:10;				/* byte[ 0- 3],bit[ 22- 31] */
@@ -212,21 +154,12 @@ struct bm_cache_b0_mem_data {
 } __ATTRIBUTE_PACKED__;
 
 struct bm_cache_bgp_data {
-/*	uint64_t cache_bgp_data:40; */	/* byte[ 0- 7],bit[ 0-39]	0x0 */
 	u32 cache_bgp_data_lsb:32;		/* byte[ 0- 7],bit[ 0-31]	0x0 */
 	u32 cache_bgp_data_msb:8;		/* byte[ 0- 7],bit[32-39]	0x0 */
 	u32 _reserved:24;				/* byte[ 0- 7],bit[40-63] */
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct bm_sram_cache {
-	struct bm_cache_b0_mem_data reg_cache_b0_data[31];	*//* byte[ 0- 0x3FFF] *//*
-	struct bm_cache_bgp_data    reg_cache_b1_data[31];	*//* byte[ 0- 0x3FFF] *//*
-	struct bm_cache_bgp_data    reg_cache_b2_data[31];	*//* byte[ 0- 0x3FFF] *//*
-	struct bm_cache_bgp_data    reg_cache_b3_data[31];	*//* byte[ 0- 0x3FFF] *//*
-	struct bm_cache_bgp_data    reg_cache_b4_data[31];	*//* byte[ 0- 0x3FFF] *//*
-} __ATTRIBUTE_PACKED__;
-*/
+
 
 struct bm_pool_conf_b0 {
 	u32 pool_enable:1;				/* byte[ 0- 3],bit[ 0- 0] */
@@ -250,29 +183,7 @@ struct bm_pool_st {
 	u32 _reserved:28;				/* byte[ 0- 3],bit[ 4-31] */
 } __ATTRIBUTE_PACKED__;
 
-#ifdef my_HIDE
-struct BM_pool {
-	struct BM_pool_conf_b0  reg_b0_pool_conf[31];
-	struct BM_pool_conf_bgp reg_bgp_pool_conf[31];
-	struct BM_pool_st       reg_pool_st[31];
-} __ATTRIBUTE_PACKED__;
 
-struct bm_pool_conf {
-	u32 pool_enable:1;				/* byte[ 0- 3],bit[ 0- 0]	0x0 */
-	u32 pool_in_pairs:1;			/* byte[ 0- 3],bit[ 1- 1]	0x0 */
-	u32 PE_size:1;					/* byte[ 0- 3],bit[ 2- 2]	0x1 */
-	u32 pool_quick_init:1;			/* byte[ 0- 3],bit[ 3- 3]	0x1 */
-	u32 _reserved:28;				/* byte[ 0- 3],bit[ 4-31] */
-} __ATTRIBUTE_PACKED__;
-
-struct bm_pool_st {
-	u32 pool_nempty_st:1;			/* byte[ 0- 3],bit[ 0- 0]	0x0 */
-	u32 dpool_ae_st:1;				/* byte[ 0- 3],bit[ 1- 1]	0x0 */
-	u32 dpool_af_st:1;				/* byte[ 0- 3],bit[ 2- 2]	0x0 */
-	u32 pool_fill_bgt_si_thr_st:1;	/* byte[ 0- 3],bit[ 3- 3]	0x0 */
-	u32 _reserved:28;				/* byte[ 0- 3],bit[ 4-31] */
-} __ATTRIBUTE_PACKED__;
-#endif
 
 struct bm_b0_internal_dbg_nrec_bank_st {
 	u32 alc_fifo_of_st:1;			/* byte[ 0- 3],bit[ 0- 0]	0x0 */
@@ -363,24 +274,7 @@ struct bm_b_sys_rec_bank_d1_st {
 	u32 _reserved:8;					/* byte[ 0- 3],bit[24-31] */
 } __ATTRIBUTE_PACKED__;
 
-#ifdef my_HIDE
-struct bm_bgp_sys_rec_bank_d0_st {
-	u32 b_last_vmid_mis_alc_vmid_st:8;	/* byte[ 0- 3],bit[ 0- 7]	0x0 */
-	u32 b_last_vmid_mis_rls_vmid_st:8;	/* byte[ 0- 3],bit[ 8-15]	0x0 */
-	u32 b_last_vmid_mis_alc_pid_st:8;	/* byte[ 0- 3],bit[16-23]	0x0 */
-	u32 b_last_vmid_mis_rls_pid_st:8;	/* byte[ 0- 3],bit[24-31]	0x0 */
-} __ATTRIBUTE_PACKED__;
 
-struct bm_bgp_sys_rec_bank_d1_st {
-	u32 b_last_vmid_mis_alc_src_st:2;	/* byte[ 0- 3],bit[ 0- 1]	0x0 */
-	u32 b_last_vmid_mis_rls_src_st:2;	/* byte[ 0- 3],bit[ 2- 3]	0x0 */
-	u32 b_last_alc_dis_pool_src_st:2;	/* byte[ 0- 3],bit[ 4- 5]	0x0 */
-	u32 b_last_rls_dis_pool_src_st:2;	/* byte[ 0- 3],bit[ 6- 7]	0x0 */
-	u32 b_last_alc_dis_pool_pid_st:8;	/* byte[ 0- 3],bit[ 8-15]	0x0 */
-	u32 b_last_rls_dis_pool_pid_st:8;	/* byte[ 0- 3],bit[16-23]	0x0 */
-	u32 _reserved:8;					/* byte[ 0- 3],bit[24-31] */
-} __ATTRIBUTE_PACKED__;
-#endif
 
 struct bm_b_pool_nempty_intr_cause {
 	u32 b_pool_nempty_intr_sum:1;		/* byte[ 0- 3],bit[ 0- 0]	0x0 */
@@ -394,12 +288,7 @@ struct bm_b_pool_nempty_intr_cause {
 	u32 _reserved:8;					/* byte[ 0- 3],bit[ 8-31] */
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct bm_pool_nempty_intr_mask {
-	u32 _reserved_1:1;					*//* byte[ 0- 3],bit[ 0- 0] *//*
-	u32 nempty_m[31];					*//* byte[ 0- 3],bit[ 1-31]	0x0 *//*
-} __ATTRIBUTE_PACKED__;
-*/
+
 
 
 struct bm_b_dpool_ae_intr_cause {
@@ -414,12 +303,7 @@ struct bm_b_dpool_ae_intr_cause {
 	u32 _reserved:8;					/* byte[ 0- 3],bit[ 8-31] */
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct bm_dpool_ae_intr_mask {
-	u32 _reserved_1:1;				*//* byte[ 0- 3],bit[ 0- 0] *//*
-	u32 ae_m[31];					*//* byte[ 0- 3],bit[ 1-31]	0x0 *//*
-} __ATTRIBUTE_PACKED__;
-*/
+
 
 struct bm_b_dpool_af_intr_cause {
 	u32 b_dpool_af_intr_sum:1;			/* byte[ 0- 3],bit[ 0- 0]	0x0 */
@@ -433,12 +317,7 @@ struct bm_b_dpool_af_intr_cause {
 	u32 _reserved:8;					/* byte[ 0- 3],bit[ 8-31] */
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct bm_dpool_af_intr_mask {
-	u32 _reserved_1:1;				*//* byte[ 0- 3],bit[ 0- 0] *//*
-	u32 af_m[31];					*//* byte[ 0- 3],bit[ 1-31]	0x0 *//*
-} __ATTRIBUTE_PACKED__;
-*/
+
 struct bm_b_bank_req_fifos_st {
 	u32 b_alc_fifo_fill_st:8;			/* byte[ 0- 3],bit[ 0- 7]	0x0 */
 	u32 b_rls_fifo_fill_st:8;			/* byte[ 0- 3],bit[ 8-15]	0x0 */
@@ -466,30 +345,7 @@ struct bm_b0_rls_wrp_ppe_fifos_st {
 	u32 rls_wrp_ppe_fifo_3_fill_st:8;	/* byte[ 0- 3],bit[24-31]	0x0 */
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct bm_bank_profile {
-	struct bm_dpr_c_mng_stat                reg_dpr_c_mng_stat[31];/
-	struct bm_tpr_c_mng_dyn                 reg_tpr_c_mng_dyn[31];
-	struct bm_tpr_ctrs_0                    reg_tpr_ctrs_0[31];
-	struct bm_sram_cache                    reg_sram_cache[31];
-	struct bm_pool_conf                     reg_pool_conf[31];
-	struct bm_pool_st                       reg_pool_st[31];
-	struct bm_b0_internal_dbg_nrec_bank_st  reg_b0_internal_dbg_nrec_bank_st;
-	struct bm_b0_internal_dbg_nrec_pool_st  reg_b0_internal_dbg_nrec_pool_st;
-	struct bm_bgp_internal_dbg_nrec_bank_st reg_bgp_internal_dbg_nrec_bank_st;
-	struct bm_sys_rec_bank_intr_cause       reg_sys_rec_bank_intr_cause;
-	struct bm_sys_rec_bank_intr_mask        reg_sys_rec_bank_intr_mask;
-	struct bm_sys_rec_bank_d0_st            reg_sys_rec_bank_d0_st;
-	struct bm_sys_rec_bank_d1_st            reg_sys_rec_bank_d1_st;
-	struct bm_pool_nempty_intr_cause        reg_pool_nempty_intr_cause;
-	struct bm_pool_nempty_intr_mask         reg_pool_nempty_intr_mask;
-	struct bm_dpool_ae_intr_cause           reg_dpool_ae_intr_cause;
-	struct bm_dpool_ae_intr_mask            reg_dpool_ae_intr_mask;
-	struct bm_dpool_af_intr_cause           reg_dpool_af_intr_cause;
-	struct bm_dpool_af_intr_mask            reg_dpool_af_intr_mask;
-	struct bm_bank_req_fifos_st             reg_req_fifos_fill_st;
-} __ATTRIBUTE_PACKED__;
-*/
+
 struct bm_internal_dbg_nrec_common_st {
 	u32 aggr_0_fifo_of_st:1;			/* byte[ 0- 3],bit[ 0- 0]	0x0 */
 	u32 aggr_1_fifo_of_st:1;			/* byte[ 0- 3],bit[ 1- 1]	0x0 */
@@ -762,49 +618,7 @@ struct bm_bm_idle_st {
 	u32 _reserved_1:31;						/* byte[ 0- 3],bit[ 1-31] */
 } __ATTRIBUTE_PACKED__;
 
-/*extern struct bm_ctl BM_default, BM_profile_1;  */
-
-/*
-#define bm_ctl qm_bm_profile
-struct bm_profile {
-	u32                                    address_base;
-	struct bm_dpr_c_mng_stat               tab_dpr_c_mng_stat;
-	struct bm_tpr_c_mng_dyn                tab_tpr_c_mng_dyn;
-	struct bm_dpr_d_mng_ball_stat          tab_dpr_d_mng_ball_stat;
-	struct bm_tpr_dro_mng_ball_dyn         tab_tpr_dro_mng_ball_dyn;
-	struct bm_tpr_drw_mng_ball_dyn         tab_tpr_drw_mng_ball_dyn;
-	struct bm_tpr_ctrs_0                   tab_tpr_ctrs_0;
-	struct bm_sram_cache                   tab_sram_cache;
-	struct bm_bank_profile                 vec_bank[5];
-	struct bm_b0_past_alc_fifos_st         reg_b0_past_alc_fifos_st;
-	struct bm_bgp_past_alc_fifos_st        reg_bgp_past_alc_fifos_st;
-	struct bm_b0_rls_wrp_ppe_fifos_st      reg_b0_rls_wrp_ppe_fifos_st;
-	struct bm_internal_dbg_nrec_common_st  reg_internal_dbg_nrec_common_st;
-	struct bm_sw_debug_rec_intr_cause      reg_sw_debug_rec_intr_cause;
-	struct bm_sw_debug_rec_intr_mask       reg_sw_debug_rec_intr_mask;
-	struct bm_sys_nrec_common_intr_cause   reg_sys_nrec_common_intr_cause;
-	struct bm_sys_nrec_common_intr_mask    reg_sys_nrec_common_intr_mask;
-	struct bm_sys_nrec_common_d0_st        reg_sys_nrec_common_d0_st;
-	struct bm_sys_nrec_common_d1_st        reg_sys_nrec_common_d1_st;
-	struct bm_common_general_conf          reg_common_general_conf;
-	struct bm_dram_domain_conf             reg_dram_domain_conf;
-	struct bm_dram_cache_conf              reg_dram_cache_conf;
-	struct bm_dram_qos_conf                reg_dram_qos_conf;
-	struct bm_error_intr_cause             reg_error_intr_cause;
-	struct bm_error_intr_mask              reg_error_intr_mask;
-	struct bm_func_intr_cause              reg_func_intr_cause;
-	struct bm_func_intr_mask               reg_func_intr_mask;
-	struct bm_ecc_err_intr_cause           reg_ecc_err_intr_cause;
-	struct bm_ecc_err_intr_mask            reg_ecc_err_intr_mask;
-	struct bm_dm_axi_fifos_st              reg_dm_axi_fifos_st;
-	struct bm_drm_pend_fifo_st             reg_drm_pend_fifo_st;
-	struct bm_dm_axi_wr_pend_fifo_st       reg_dm_axi_wr_pend_fifo_st;
-	struct bm_bm_idle_st                   reg_bm_idle_st;
-	/ * environment * /
-	bm_handle hEnv;
-	u32    magic;
-} __ATTRIBUTE_PACKED__;
-*/
+
 
 /* SW structures  */
 struct dram_ctrl_profile {
@@ -822,28 +636,7 @@ struct dram_ctrl_profile {
 	u32 drm_arqos_bgp;
 } __ATTRIBUTE_PACKED__;
 
-/*
-struct pool_buffer_bank_profile {
-	struct bm_pool_conf pool_conf[31];
-	struct bm_pool_st   pool_st[31];
-} __ATTRIBUTE_PACKED__;
 
-struct pool_buffer_profile {
-	struct pool_buffer_bank_profile bank[5];
-} __ATTRIBUTE_PACKED__;
-
-struct sram_cache_bank_profile {
-	struct bm_sram_cache sram_cache[31];
-} __ATTRIBUTE_PACKED__;
-
-struct sram_cache_profile {
-	struct sram_cache_bank_profile bank[5];
-} __ATTRIBUTE_PACKED__;
-
-struct mask_profile {
-	u32 XXXXX;
-} __ATTRIBUTE_PACKED__;
-*/
 
 /* registers addresses definitons */
 
-- 
1.7.5.4

