// Seed: 3316118922
module module_0 (
    output id_0,
    input  id_1
);
  initial id_0[1] = 1;
  logic id_2;
  assign id_2 = id_1;
  type_4(
      1, id_1
  );
  assign id_2 = 1;
endmodule
