// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="array_io_array_io,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.581000,HLS_SYN_LAT=9,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1234,HLS_SYN_LUT=2177,HLS_VERSION=2022_1}" *)

module array_io (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_o_0_din,
        d_o_0_full_n,
        d_o_0_write,
        d_o_1_din,
        d_o_1_full_n,
        d_o_1_write,
        d_o_2_din,
        d_o_2_full_n,
        d_o_2_write,
        d_o_3_din,
        d_o_3_full_n,
        d_o_3_write,
        d_i_0_address0,
        d_i_0_ce0,
        d_i_0_q0,
        d_i_0_address1,
        d_i_0_ce1,
        d_i_0_q1,
        d_i_1_address0,
        d_i_1_ce0,
        d_i_1_q0,
        d_i_1_address1,
        d_i_1_ce1,
        d_i_1_q1,
        d_i_2_address0,
        d_i_2_ce0,
        d_i_2_q0,
        d_i_2_address1,
        d_i_2_ce1,
        d_i_2_q1,
        d_i_3_address0,
        d_i_3_ce0,
        d_i_3_q0,
        d_i_3_address1,
        d_i_3_ce1,
        d_i_3_q1
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] d_o_0_din;
input   d_o_0_full_n;
output   d_o_0_write;
output  [15:0] d_o_1_din;
input   d_o_1_full_n;
output   d_o_1_write;
output  [15:0] d_o_2_din;
input   d_o_2_full_n;
output   d_o_2_write;
output  [15:0] d_o_3_din;
input   d_o_3_full_n;
output   d_o_3_write;
output  [2:0] d_i_0_address0;
output   d_i_0_ce0;
input  [15:0] d_i_0_q0;
output  [2:0] d_i_0_address1;
output   d_i_0_ce1;
input  [15:0] d_i_0_q1;
output  [2:0] d_i_1_address0;
output   d_i_1_ce0;
input  [15:0] d_i_1_q0;
output  [2:0] d_i_1_address1;
output   d_i_1_ce1;
input  [15:0] d_i_1_q1;
output  [2:0] d_i_2_address0;
output   d_i_2_ce0;
input  [15:0] d_i_2_q0;
output  [2:0] d_i_2_address1;
output   d_i_2_ce1;
input  [15:0] d_i_2_q1;
output  [2:0] d_i_3_address0;
output   d_i_3_ce0;
input  [15:0] d_i_3_q0;
output  [2:0] d_i_3_address1;
output   d_i_3_ce1;
input  [15:0] d_i_3_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] d_o_0_din;
reg d_o_0_write;
reg[15:0] d_o_1_din;
reg d_o_1_write;
reg[15:0] d_o_2_din;
reg d_o_2_write;
reg[15:0] d_o_3_din;
reg d_o_3_write;
reg[2:0] d_i_0_address0;
reg d_i_0_ce0;
reg[2:0] d_i_0_address1;
reg d_i_0_ce1;
reg[2:0] d_i_1_address0;
reg d_i_1_ce0;
reg[2:0] d_i_1_address1;
reg d_i_1_ce1;
reg[2:0] d_i_2_address0;
reg d_i_2_ce0;
reg[2:0] d_i_2_address1;
reg d_i_2_ce1;
reg[2:0] d_i_3_address0;
reg d_i_3_ce0;
reg[2:0] d_i_3_address1;
reg d_i_3_ce1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] acc_0;
reg   [31:0] acc_1;
reg   [31:0] acc_2;
reg   [31:0] acc_3;
reg   [31:0] acc_4;
reg   [31:0] acc_5;
reg   [31:0] acc_6;
reg   [31:0] acc_7;
reg    d_o_0_blk_n;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    d_o_1_blk_n;
reg    d_o_2_blk_n;
reg    d_o_3_blk_n;
reg  signed [15:0] reg_420;
reg    ap_block_state4;
reg    ap_block_state5;
reg  signed [15:0] reg_425;
reg  signed [15:0] reg_430;
reg  signed [15:0] reg_435;
reg  signed [15:0] d_i_0_load_reg_1092;
wire    ap_CS_fsm_state2;
reg  signed [15:0] d_i_1_load_reg_1098;
reg  signed [15:0] d_i_2_load_reg_1104;
reg  signed [15:0] d_i_3_load_reg_1110;
wire   [15:0] add_ln69_fu_448_p2;
reg   [15:0] add_ln69_reg_1159;
wire   [15:0] add_ln69_1_fu_462_p2;
reg   [15:0] add_ln69_1_reg_1167;
wire   [15:0] add_ln69_2_fu_476_p2;
reg   [15:0] add_ln69_2_reg_1175;
wire   [15:0] add_ln69_3_fu_490_p2;
reg   [15:0] add_ln69_3_reg_1183;
reg  signed [15:0] d_i_0_load_1_reg_1188;
reg  signed [15:0] d_i_1_load_1_reg_1194;
reg  signed [15:0] d_i_2_load_1_reg_1200;
reg  signed [15:0] d_i_3_load_1_reg_1206;
reg  signed [15:0] d_i_0_load_2_reg_1212;
reg  signed [15:0] d_i_1_load_2_reg_1218;
reg  signed [15:0] d_i_2_load_2_reg_1224;
reg  signed [15:0] d_i_3_load_2_reg_1230;
wire   [15:0] add_ln69_4_fu_504_p2;
reg   [15:0] add_ln69_4_reg_1279;
wire   [15:0] add_ln69_5_fu_518_p2;
reg   [15:0] add_ln69_5_reg_1287;
wire   [15:0] add_ln69_6_fu_532_p2;
reg   [15:0] add_ln69_6_reg_1295;
wire   [15:0] add_ln69_7_fu_546_p2;
reg   [15:0] add_ln69_7_reg_1303;
wire   [15:0] add_ln69_8_fu_552_p2;
reg   [15:0] add_ln69_8_reg_1308;
wire   [15:0] add_ln69_9_fu_556_p2;
reg   [15:0] add_ln69_9_reg_1314;
wire   [15:0] add_ln69_10_fu_560_p2;
reg   [15:0] add_ln69_10_reg_1320;
wire   [15:0] add_ln69_11_fu_564_p2;
reg   [15:0] add_ln69_11_reg_1326;
reg  signed [15:0] d_i_0_load_3_reg_1332;
reg  signed [15:0] d_i_1_load_3_reg_1338;
reg  signed [15:0] d_i_2_load_3_reg_1344;
reg  signed [15:0] d_i_3_load_3_reg_1350;
wire   [15:0] add_ln69_12_fu_568_p2;
reg   [15:0] add_ln69_12_reg_1396;
wire   [15:0] add_ln69_13_fu_572_p2;
reg   [15:0] add_ln69_13_reg_1402;
wire   [15:0] add_ln69_14_fu_576_p2;
reg   [15:0] add_ln69_14_reg_1408;
wire   [15:0] add_ln69_15_fu_580_p2;
reg   [15:0] add_ln69_15_reg_1414;
wire   [15:0] add_ln69_16_fu_588_p2;
reg   [15:0] add_ln69_16_reg_1420;
wire   [15:0] add_ln69_17_fu_597_p2;
reg   [15:0] add_ln69_17_reg_1425;
wire   [15:0] add_ln69_18_fu_606_p2;
reg   [15:0] add_ln69_18_reg_1430;
wire   [15:0] add_ln69_19_fu_615_p2;
reg   [15:0] add_ln69_19_reg_1435;
wire   [16:0] add_ln67_1_fu_624_p2;
reg   [16:0] add_ln67_1_reg_1440;
wire   [15:0] add_ln69_24_fu_630_p2;
reg   [15:0] add_ln69_24_reg_1445;
wire   [16:0] add_ln67_5_fu_640_p2;
reg   [16:0] add_ln67_5_reg_1450;
wire   [15:0] add_ln69_25_fu_646_p2;
reg   [15:0] add_ln69_25_reg_1455;
wire   [16:0] add_ln67_9_fu_656_p2;
reg   [16:0] add_ln67_9_reg_1460;
wire   [15:0] add_ln69_26_fu_662_p2;
reg   [15:0] add_ln69_26_reg_1465;
wire   [16:0] add_ln67_13_fu_672_p2;
reg   [16:0] add_ln67_13_reg_1470;
wire   [15:0] add_ln69_27_fu_678_p2;
reg   [15:0] add_ln69_27_reg_1475;
wire   [15:0] add_ln69_20_fu_712_p2;
reg   [15:0] add_ln69_20_reg_1500;
wire   [15:0] add_ln69_21_fu_721_p2;
reg   [15:0] add_ln69_21_reg_1505;
wire   [15:0] add_ln69_22_fu_730_p2;
reg   [15:0] add_ln69_22_reg_1510;
wire   [15:0] add_ln69_23_fu_739_p2;
reg   [15:0] add_ln69_23_reg_1515;
wire   [16:0] add_ln67_17_fu_868_p2;
reg   [16:0] add_ln67_17_reg_1520;
wire   [15:0] add_ln69_28_fu_874_p2;
reg   [15:0] add_ln69_28_reg_1525;
wire   [16:0] add_ln67_21_fu_884_p2;
reg   [16:0] add_ln67_21_reg_1530;
wire   [15:0] add_ln69_29_fu_890_p2;
reg   [15:0] add_ln69_29_reg_1535;
wire   [16:0] add_ln67_25_fu_900_p2;
reg   [16:0] add_ln67_25_reg_1540;
wire   [15:0] add_ln69_30_fu_906_p2;
reg   [15:0] add_ln69_30_reg_1545;
wire   [16:0] add_ln67_29_fu_916_p2;
reg   [16:0] add_ln67_29_reg_1550;
wire   [15:0] add_ln69_31_fu_922_p2;
reg   [15:0] add_ln69_31_reg_1555;
wire   [31:0] temp_fu_762_p2;
reg    ap_block_state6;
wire   [31:0] temp_1_fu_792_p2;
wire   [31:0] temp_2_fu_822_p2;
wire   [31:0] temp_3_fu_852_p2;
wire   [31:0] temp_4_fu_970_p2;
reg    ap_block_state7;
wire   [31:0] temp_5_fu_1000_p2;
wire   [31:0] temp_6_fu_1030_p2;
wire   [31:0] temp_7_fu_1060_p2;
reg    ap_block_state3;
reg    ap_block_state8;
reg    ap_block_state9;
reg    ap_block_state10;
wire   [15:0] trunc_ln67_fu_444_p1;
wire   [15:0] trunc_ln67_1_fu_458_p1;
wire   [15:0] trunc_ln67_2_fu_472_p1;
wire   [15:0] trunc_ln67_3_fu_486_p1;
wire   [15:0] trunc_ln67_4_fu_500_p1;
wire   [15:0] trunc_ln67_5_fu_514_p1;
wire   [15:0] trunc_ln67_6_fu_528_p1;
wire   [15:0] trunc_ln67_7_fu_542_p1;
wire  signed [15:0] sext_ln67_8_fu_620_p0;
wire  signed [16:0] sext_ln69_8_fu_584_p1;
wire  signed [16:0] sext_ln67_8_fu_620_p1;
wire  signed [15:0] add_ln69_24_fu_630_p0;
wire  signed [15:0] sext_ln67_11_fu_636_p0;
wire  signed [16:0] sext_ln69_9_fu_593_p1;
wire  signed [16:0] sext_ln67_11_fu_636_p1;
wire  signed [15:0] add_ln69_25_fu_646_p0;
wire  signed [15:0] sext_ln67_14_fu_652_p0;
wire  signed [16:0] sext_ln69_10_fu_602_p1;
wire  signed [16:0] sext_ln67_14_fu_652_p1;
wire  signed [15:0] add_ln69_26_fu_662_p0;
wire  signed [15:0] sext_ln67_17_fu_668_p0;
wire  signed [16:0] sext_ln69_11_fu_611_p1;
wire  signed [16:0] sext_ln67_17_fu_668_p1;
wire  signed [15:0] add_ln69_27_fu_678_p0;
wire  signed [31:0] sext_ln67_fu_684_p1;
wire  signed [17:0] sext_ln67_9_fu_749_p1;
wire  signed [17:0] sext_ln69_fu_696_p1;
wire   [17:0] add_ln67_2_fu_752_p2;
wire  signed [31:0] sext_ln67_10_fu_758_p1;
wire   [31:0] add_ln67_fu_744_p2;
wire  signed [31:0] sext_ln67_1_fu_687_p1;
wire  signed [17:0] sext_ln67_12_fu_779_p1;
wire  signed [17:0] sext_ln69_1_fu_699_p1;
wire   [17:0] add_ln67_6_fu_782_p2;
wire  signed [31:0] sext_ln67_13_fu_788_p1;
wire   [31:0] add_ln67_4_fu_774_p2;
wire  signed [31:0] sext_ln67_2_fu_690_p1;
wire  signed [17:0] sext_ln67_15_fu_809_p1;
wire  signed [17:0] sext_ln69_2_fu_702_p1;
wire   [17:0] add_ln67_10_fu_812_p2;
wire  signed [31:0] sext_ln67_16_fu_818_p1;
wire   [31:0] add_ln67_8_fu_804_p2;
wire  signed [31:0] sext_ln67_3_fu_693_p1;
wire  signed [17:0] sext_ln67_18_fu_839_p1;
wire  signed [17:0] sext_ln69_3_fu_705_p1;
wire   [17:0] add_ln67_14_fu_842_p2;
wire  signed [31:0] sext_ln67_19_fu_848_p1;
wire   [31:0] add_ln67_12_fu_834_p2;
wire  signed [15:0] sext_ln67_20_fu_864_p0;
wire  signed [16:0] sext_ln69_12_fu_708_p1;
wire  signed [16:0] sext_ln67_20_fu_864_p1;
wire  signed [15:0] add_ln69_28_fu_874_p0;
wire  signed [15:0] sext_ln67_23_fu_880_p0;
wire  signed [16:0] sext_ln69_13_fu_717_p1;
wire  signed [16:0] sext_ln67_23_fu_880_p1;
wire  signed [15:0] add_ln69_29_fu_890_p0;
wire  signed [15:0] sext_ln67_26_fu_896_p0;
wire  signed [16:0] sext_ln69_14_fu_726_p1;
wire  signed [16:0] sext_ln67_26_fu_896_p1;
wire  signed [15:0] add_ln69_30_fu_906_p0;
wire  signed [15:0] sext_ln67_29_fu_912_p0;
wire  signed [16:0] sext_ln69_15_fu_735_p1;
wire  signed [16:0] sext_ln67_29_fu_912_p1;
wire  signed [15:0] add_ln69_31_fu_922_p0;
wire  signed [31:0] sext_ln67_4_fu_928_p1;
wire  signed [17:0] sext_ln67_21_fu_957_p1;
wire  signed [17:0] sext_ln69_4_fu_940_p1;
wire   [17:0] add_ln67_18_fu_960_p2;
wire  signed [31:0] sext_ln67_22_fu_966_p1;
wire   [31:0] add_ln67_16_fu_952_p2;
wire  signed [31:0] sext_ln67_5_fu_931_p1;
wire  signed [17:0] sext_ln67_24_fu_987_p1;
wire  signed [17:0] sext_ln69_5_fu_943_p1;
wire   [17:0] add_ln67_22_fu_990_p2;
wire  signed [31:0] sext_ln67_25_fu_996_p1;
wire   [31:0] add_ln67_20_fu_982_p2;
wire  signed [31:0] sext_ln67_6_fu_934_p1;
wire  signed [17:0] sext_ln67_27_fu_1017_p1;
wire  signed [17:0] sext_ln69_6_fu_946_p1;
wire   [17:0] add_ln67_26_fu_1020_p2;
wire  signed [31:0] sext_ln67_28_fu_1026_p1;
wire   [31:0] add_ln67_24_fu_1012_p2;
wire  signed [31:0] sext_ln67_7_fu_937_p1;
wire  signed [17:0] sext_ln67_30_fu_1047_p1;
wire  signed [17:0] sext_ln69_7_fu_949_p1;
wire   [17:0] add_ln67_30_fu_1050_p2;
wire  signed [31:0] sext_ln67_31_fu_1056_p1;
wire   [31:0] add_ln67_28_fu_1042_p2;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_condition_150;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 acc_0 = 32'd0;
#0 acc_1 = 32'd0;
#0 acc_2 = 32'd0;
#0 acc_3 = 32'd0;
#0 acc_4 = 32'd0;
#0 acc_5 = 32'd0;
#0 acc_6 = 32'd0;
#0 acc_7 = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_150)) begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            reg_420 <= d_i_0_q0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            reg_420 <= d_i_0_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_150)) begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            reg_425 <= d_i_1_q0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            reg_425 <= d_i_1_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_150)) begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            reg_430 <= d_i_2_q0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            reg_430 <= d_i_2_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_150)) begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            reg_435 <= d_i_3_q0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            reg_435 <= d_i_3_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        acc_0 <= temp_fu_762_p2;
        acc_1 <= temp_1_fu_792_p2;
        acc_2 <= temp_2_fu_822_p2;
        acc_3 <= temp_3_fu_852_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        acc_4 <= temp_4_fu_970_p2;
        acc_5 <= temp_5_fu_1000_p2;
        acc_6 <= temp_6_fu_1030_p2;
        acc_7 <= temp_7_fu_1060_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln67_13_reg_1470 <= add_ln67_13_fu_672_p2;
        add_ln67_1_reg_1440 <= add_ln67_1_fu_624_p2;
        add_ln67_5_reg_1450 <= add_ln67_5_fu_640_p2;
        add_ln67_9_reg_1460 <= add_ln67_9_fu_656_p2;
        add_ln69_12_reg_1396 <= add_ln69_12_fu_568_p2;
        add_ln69_13_reg_1402 <= add_ln69_13_fu_572_p2;
        add_ln69_14_reg_1408 <= add_ln69_14_fu_576_p2;
        add_ln69_15_reg_1414 <= add_ln69_15_fu_580_p2;
        add_ln69_16_reg_1420 <= add_ln69_16_fu_588_p2;
        add_ln69_17_reg_1425 <= add_ln69_17_fu_597_p2;
        add_ln69_18_reg_1430 <= add_ln69_18_fu_606_p2;
        add_ln69_19_reg_1435 <= add_ln69_19_fu_615_p2;
        add_ln69_24_reg_1445 <= add_ln69_24_fu_630_p2;
        add_ln69_25_reg_1455 <= add_ln69_25_fu_646_p2;
        add_ln69_26_reg_1465 <= add_ln69_26_fu_662_p2;
        add_ln69_27_reg_1475 <= add_ln69_27_fu_678_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln67_17_reg_1520 <= add_ln67_17_fu_868_p2;
        add_ln67_21_reg_1530 <= add_ln67_21_fu_884_p2;
        add_ln67_25_reg_1540 <= add_ln67_25_fu_900_p2;
        add_ln67_29_reg_1550 <= add_ln67_29_fu_916_p2;
        add_ln69_20_reg_1500 <= add_ln69_20_fu_712_p2;
        add_ln69_21_reg_1505 <= add_ln69_21_fu_721_p2;
        add_ln69_22_reg_1510 <= add_ln69_22_fu_730_p2;
        add_ln69_23_reg_1515 <= add_ln69_23_fu_739_p2;
        add_ln69_28_reg_1525 <= add_ln69_28_fu_874_p2;
        add_ln69_29_reg_1535 <= add_ln69_29_fu_890_p2;
        add_ln69_30_reg_1545 <= add_ln69_30_fu_906_p2;
        add_ln69_31_reg_1555 <= add_ln69_31_fu_922_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln69_10_reg_1320 <= add_ln69_10_fu_560_p2;
        add_ln69_11_reg_1326 <= add_ln69_11_fu_564_p2;
        add_ln69_4_reg_1279 <= add_ln69_4_fu_504_p2;
        add_ln69_5_reg_1287 <= add_ln69_5_fu_518_p2;
        add_ln69_6_reg_1295 <= add_ln69_6_fu_532_p2;
        add_ln69_7_reg_1303 <= add_ln69_7_fu_546_p2;
        add_ln69_8_reg_1308 <= add_ln69_8_fu_552_p2;
        add_ln69_9_reg_1314 <= add_ln69_9_fu_556_p2;
        d_i_0_load_3_reg_1332 <= d_i_0_q0;
        d_i_1_load_3_reg_1338 <= d_i_1_q0;
        d_i_2_load_3_reg_1344 <= d_i_2_q0;
        d_i_3_load_3_reg_1350 <= d_i_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln69_1_reg_1167 <= add_ln69_1_fu_462_p2;
        add_ln69_2_reg_1175 <= add_ln69_2_fu_476_p2;
        add_ln69_3_reg_1183 <= add_ln69_3_fu_490_p2;
        add_ln69_reg_1159 <= add_ln69_fu_448_p2;
        d_i_0_load_1_reg_1188 <= d_i_0_q1;
        d_i_0_load_2_reg_1212 <= d_i_0_q0;
        d_i_1_load_1_reg_1194 <= d_i_1_q1;
        d_i_1_load_2_reg_1218 <= d_i_1_q0;
        d_i_2_load_1_reg_1200 <= d_i_2_q1;
        d_i_2_load_2_reg_1224 <= d_i_2_q0;
        d_i_3_load_1_reg_1206 <= d_i_3_q1;
        d_i_3_load_2_reg_1230 <= d_i_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_0_load_reg_1092 <= d_i_0_q0;
        d_i_1_load_reg_1098 <= d_i_1_q0;
        d_i_2_load_reg_1104 <= d_i_2_q0;
        d_i_3_load_reg_1110 <= d_i_3_q0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_0_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_0_address0 = 64'd0;
    end else begin
        d_i_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_0_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_0_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_0_address1 = 64'd1;
    end else begin
        d_i_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_i_0_ce0 = 1'b1;
    end else begin
        d_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_i_0_ce1 = 1'b1;
    end else begin
        d_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_1_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_1_address0 = 64'd0;
    end else begin
        d_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_1_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_1_address1 = 64'd1;
    end else begin
        d_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_i_1_ce0 = 1'b1;
    end else begin
        d_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_i_1_ce1 = 1'b1;
    end else begin
        d_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_2_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_2_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_2_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_2_address0 = 64'd0;
    end else begin
        d_i_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_2_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_2_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_2_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_2_address1 = 64'd1;
    end else begin
        d_i_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_i_2_ce0 = 1'b1;
    end else begin
        d_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_i_2_ce1 = 1'b1;
    end else begin
        d_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_3_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_3_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_3_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_3_address0 = 64'd0;
    end else begin
        d_i_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_3_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_3_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_3_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_3_address1 = 64'd1;
    end else begin
        d_i_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_i_3_ce0 = 1'b1;
    end else begin
        d_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_i_3_ce1 = 1'b1;
    end else begin
        d_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        d_o_0_blk_n = d_o_0_full_n;
    end else begin
        d_o_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_150)) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_0_din = add_ln69_28_reg_1525;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_0_din = add_ln69_24_reg_1445;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_0_din = add_ln69_20_reg_1500;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_0_din = add_ln69_16_reg_1420;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_0_din = add_ln69_12_reg_1396;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_0_din = add_ln69_8_reg_1308;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_0_din = add_ln69_4_fu_504_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_0_din = add_ln69_fu_448_p2;
        end else begin
            d_o_0_din = 'bx;
        end
    end else begin
        d_o_0_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_o_0_write = 1'b1;
    end else begin
        d_o_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        d_o_1_blk_n = d_o_1_full_n;
    end else begin
        d_o_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_150)) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_1_din = add_ln69_29_reg_1535;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_1_din = add_ln69_25_reg_1455;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_1_din = add_ln69_21_reg_1505;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_1_din = add_ln69_17_reg_1425;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_1_din = add_ln69_13_reg_1402;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_1_din = add_ln69_9_reg_1314;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_1_din = add_ln69_5_fu_518_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_1_din = add_ln69_1_fu_462_p2;
        end else begin
            d_o_1_din = 'bx;
        end
    end else begin
        d_o_1_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_o_1_write = 1'b1;
    end else begin
        d_o_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        d_o_2_blk_n = d_o_2_full_n;
    end else begin
        d_o_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_150)) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_2_din = add_ln69_30_reg_1545;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_2_din = add_ln69_26_reg_1465;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_2_din = add_ln69_22_reg_1510;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_2_din = add_ln69_18_reg_1430;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_2_din = add_ln69_14_reg_1408;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_2_din = add_ln69_10_reg_1320;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_2_din = add_ln69_6_fu_532_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_2_din = add_ln69_2_fu_476_p2;
        end else begin
            d_o_2_din = 'bx;
        end
    end else begin
        d_o_2_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_o_2_write = 1'b1;
    end else begin
        d_o_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        d_o_3_blk_n = d_o_3_full_n;
    end else begin
        d_o_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_150)) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_3_din = add_ln69_31_reg_1555;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_3_din = add_ln69_27_reg_1475;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_3_din = add_ln69_23_reg_1515;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_3_din = add_ln69_19_reg_1435;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_3_din = add_ln69_15_reg_1414;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_3_din = add_ln69_11_reg_1326;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_3_din = add_ln69_7_fu_546_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_3_din = add_ln69_3_fu_490_p2;
        end else begin
            d_o_3_din = 'bx;
        end
    end else begin
        d_o_3_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        d_o_3_write = 1'b1;
    end else begin
        d_o_3_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_10_fu_812_p2 = ($signed(sext_ln67_15_fu_809_p1) + $signed(sext_ln69_2_fu_702_p1));

assign add_ln67_12_fu_834_p2 = ($signed(acc_3) + $signed(sext_ln67_3_fu_693_p1));

assign add_ln67_13_fu_672_p2 = ($signed(sext_ln69_11_fu_611_p1) + $signed(sext_ln67_17_fu_668_p1));

assign add_ln67_14_fu_842_p2 = ($signed(sext_ln67_18_fu_839_p1) + $signed(sext_ln69_3_fu_705_p1));

assign add_ln67_16_fu_952_p2 = ($signed(acc_4) + $signed(sext_ln67_4_fu_928_p1));

assign add_ln67_17_fu_868_p2 = ($signed(sext_ln69_12_fu_708_p1) + $signed(sext_ln67_20_fu_864_p1));

assign add_ln67_18_fu_960_p2 = ($signed(sext_ln67_21_fu_957_p1) + $signed(sext_ln69_4_fu_940_p1));

assign add_ln67_1_fu_624_p2 = ($signed(sext_ln69_8_fu_584_p1) + $signed(sext_ln67_8_fu_620_p1));

assign add_ln67_20_fu_982_p2 = ($signed(acc_5) + $signed(sext_ln67_5_fu_931_p1));

assign add_ln67_21_fu_884_p2 = ($signed(sext_ln69_13_fu_717_p1) + $signed(sext_ln67_23_fu_880_p1));

assign add_ln67_22_fu_990_p2 = ($signed(sext_ln67_24_fu_987_p1) + $signed(sext_ln69_5_fu_943_p1));

assign add_ln67_24_fu_1012_p2 = ($signed(acc_6) + $signed(sext_ln67_6_fu_934_p1));

assign add_ln67_25_fu_900_p2 = ($signed(sext_ln69_14_fu_726_p1) + $signed(sext_ln67_26_fu_896_p1));

assign add_ln67_26_fu_1020_p2 = ($signed(sext_ln67_27_fu_1017_p1) + $signed(sext_ln69_6_fu_946_p1));

assign add_ln67_28_fu_1042_p2 = ($signed(acc_7) + $signed(sext_ln67_7_fu_937_p1));

assign add_ln67_29_fu_916_p2 = ($signed(sext_ln69_15_fu_735_p1) + $signed(sext_ln67_29_fu_912_p1));

assign add_ln67_2_fu_752_p2 = ($signed(sext_ln67_9_fu_749_p1) + $signed(sext_ln69_fu_696_p1));

assign add_ln67_30_fu_1050_p2 = ($signed(sext_ln67_30_fu_1047_p1) + $signed(sext_ln69_7_fu_949_p1));

assign add_ln67_4_fu_774_p2 = ($signed(acc_1) + $signed(sext_ln67_1_fu_687_p1));

assign add_ln67_5_fu_640_p2 = ($signed(sext_ln69_9_fu_593_p1) + $signed(sext_ln67_11_fu_636_p1));

assign add_ln67_6_fu_782_p2 = ($signed(sext_ln67_12_fu_779_p1) + $signed(sext_ln69_1_fu_699_p1));

assign add_ln67_8_fu_804_p2 = ($signed(acc_2) + $signed(sext_ln67_2_fu_690_p1));

assign add_ln67_9_fu_656_p2 = ($signed(sext_ln69_10_fu_602_p1) + $signed(sext_ln67_14_fu_652_p1));

assign add_ln67_fu_744_p2 = ($signed(acc_0) + $signed(sext_ln67_fu_684_p1));

assign add_ln69_10_fu_560_p2 = ($signed(d_i_2_load_2_reg_1224) + $signed(add_ln69_2_reg_1175));

assign add_ln69_11_fu_564_p2 = ($signed(d_i_3_load_2_reg_1230) + $signed(add_ln69_3_reg_1183));

assign add_ln69_12_fu_568_p2 = ($signed(d_i_0_load_3_reg_1332) + $signed(add_ln69_4_reg_1279));

assign add_ln69_13_fu_572_p2 = ($signed(d_i_1_load_3_reg_1338) + $signed(add_ln69_5_reg_1287));

assign add_ln69_14_fu_576_p2 = ($signed(d_i_2_load_3_reg_1344) + $signed(add_ln69_6_reg_1295));

assign add_ln69_15_fu_580_p2 = ($signed(d_i_3_load_3_reg_1350) + $signed(add_ln69_7_reg_1303));

assign add_ln69_16_fu_588_p2 = ($signed(reg_420) + $signed(add_ln69_8_reg_1308));

assign add_ln69_17_fu_597_p2 = ($signed(reg_425) + $signed(add_ln69_9_reg_1314));

assign add_ln69_18_fu_606_p2 = ($signed(reg_430) + $signed(add_ln69_10_reg_1320));

assign add_ln69_19_fu_615_p2 = ($signed(reg_435) + $signed(add_ln69_11_reg_1326));

assign add_ln69_1_fu_462_p2 = ($signed(d_i_1_load_reg_1098) + $signed(trunc_ln67_1_fu_458_p1));

assign add_ln69_20_fu_712_p2 = ($signed(reg_420) + $signed(add_ln69_12_reg_1396));

assign add_ln69_21_fu_721_p2 = ($signed(reg_425) + $signed(add_ln69_13_reg_1402));

assign add_ln69_22_fu_730_p2 = ($signed(reg_430) + $signed(add_ln69_14_reg_1408));

assign add_ln69_23_fu_739_p2 = ($signed(reg_435) + $signed(add_ln69_15_reg_1414));

assign add_ln69_24_fu_630_p0 = d_i_0_q1;

assign add_ln69_24_fu_630_p2 = ($signed(add_ln69_24_fu_630_p0) + $signed(add_ln69_16_fu_588_p2));

assign add_ln69_25_fu_646_p0 = d_i_1_q1;

assign add_ln69_25_fu_646_p2 = ($signed(add_ln69_25_fu_646_p0) + $signed(add_ln69_17_fu_597_p2));

assign add_ln69_26_fu_662_p0 = d_i_2_q1;

assign add_ln69_26_fu_662_p2 = ($signed(add_ln69_26_fu_662_p0) + $signed(add_ln69_18_fu_606_p2));

assign add_ln69_27_fu_678_p0 = d_i_3_q1;

assign add_ln69_27_fu_678_p2 = ($signed(add_ln69_27_fu_678_p0) + $signed(add_ln69_19_fu_615_p2));

assign add_ln69_28_fu_874_p0 = d_i_0_q1;

assign add_ln69_28_fu_874_p2 = ($signed(add_ln69_28_fu_874_p0) + $signed(add_ln69_20_fu_712_p2));

assign add_ln69_29_fu_890_p0 = d_i_1_q1;

assign add_ln69_29_fu_890_p2 = ($signed(add_ln69_29_fu_890_p0) + $signed(add_ln69_21_fu_721_p2));

assign add_ln69_2_fu_476_p2 = ($signed(d_i_2_load_reg_1104) + $signed(trunc_ln67_2_fu_472_p1));

assign add_ln69_30_fu_906_p0 = d_i_2_q1;

assign add_ln69_30_fu_906_p2 = ($signed(add_ln69_30_fu_906_p0) + $signed(add_ln69_22_fu_730_p2));

assign add_ln69_31_fu_922_p0 = d_i_3_q1;

assign add_ln69_31_fu_922_p2 = ($signed(add_ln69_31_fu_922_p0) + $signed(add_ln69_23_fu_739_p2));

assign add_ln69_3_fu_490_p2 = ($signed(d_i_3_load_reg_1110) + $signed(trunc_ln67_3_fu_486_p1));

assign add_ln69_4_fu_504_p2 = ($signed(d_i_0_load_1_reg_1188) + $signed(trunc_ln67_4_fu_500_p1));

assign add_ln69_5_fu_518_p2 = ($signed(d_i_1_load_1_reg_1194) + $signed(trunc_ln67_5_fu_514_p1));

assign add_ln69_6_fu_532_p2 = ($signed(d_i_2_load_1_reg_1200) + $signed(trunc_ln67_6_fu_528_p1));

assign add_ln69_7_fu_546_p2 = ($signed(d_i_3_load_1_reg_1206) + $signed(trunc_ln67_7_fu_542_p1));

assign add_ln69_8_fu_552_p2 = ($signed(d_i_0_load_2_reg_1212) + $signed(add_ln69_reg_1159));

assign add_ln69_9_fu_556_p2 = ($signed(d_i_1_load_2_reg_1218) + $signed(add_ln69_1_reg_1167));

assign add_ln69_fu_448_p2 = ($signed(d_i_0_load_reg_1092) + $signed(trunc_ln67_fu_444_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_150 = ~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

assign sext_ln67_10_fu_758_p1 = $signed(add_ln67_2_fu_752_p2);

assign sext_ln67_11_fu_636_p0 = d_i_1_q1;

assign sext_ln67_11_fu_636_p1 = sext_ln67_11_fu_636_p0;

assign sext_ln67_12_fu_779_p1 = $signed(add_ln67_5_reg_1450);

assign sext_ln67_13_fu_788_p1 = $signed(add_ln67_6_fu_782_p2);

assign sext_ln67_14_fu_652_p0 = d_i_2_q1;

assign sext_ln67_14_fu_652_p1 = sext_ln67_14_fu_652_p0;

assign sext_ln67_15_fu_809_p1 = $signed(add_ln67_9_reg_1460);

assign sext_ln67_16_fu_818_p1 = $signed(add_ln67_10_fu_812_p2);

assign sext_ln67_17_fu_668_p0 = d_i_3_q1;

assign sext_ln67_17_fu_668_p1 = sext_ln67_17_fu_668_p0;

assign sext_ln67_18_fu_839_p1 = $signed(add_ln67_13_reg_1470);

assign sext_ln67_19_fu_848_p1 = $signed(add_ln67_14_fu_842_p2);

assign sext_ln67_1_fu_687_p1 = d_i_1_load_reg_1098;

assign sext_ln67_20_fu_864_p0 = d_i_0_q1;

assign sext_ln67_20_fu_864_p1 = sext_ln67_20_fu_864_p0;

assign sext_ln67_21_fu_957_p1 = $signed(add_ln67_17_reg_1520);

assign sext_ln67_22_fu_966_p1 = $signed(add_ln67_18_fu_960_p2);

assign sext_ln67_23_fu_880_p0 = d_i_1_q1;

assign sext_ln67_23_fu_880_p1 = sext_ln67_23_fu_880_p0;

assign sext_ln67_24_fu_987_p1 = $signed(add_ln67_21_reg_1530);

assign sext_ln67_25_fu_996_p1 = $signed(add_ln67_22_fu_990_p2);

assign sext_ln67_26_fu_896_p0 = d_i_2_q1;

assign sext_ln67_26_fu_896_p1 = sext_ln67_26_fu_896_p0;

assign sext_ln67_27_fu_1017_p1 = $signed(add_ln67_25_reg_1540);

assign sext_ln67_28_fu_1026_p1 = $signed(add_ln67_26_fu_1020_p2);

assign sext_ln67_29_fu_912_p0 = d_i_3_q1;

assign sext_ln67_29_fu_912_p1 = sext_ln67_29_fu_912_p0;

assign sext_ln67_2_fu_690_p1 = d_i_2_load_reg_1104;

assign sext_ln67_30_fu_1047_p1 = $signed(add_ln67_29_reg_1550);

assign sext_ln67_31_fu_1056_p1 = $signed(add_ln67_30_fu_1050_p2);

assign sext_ln67_3_fu_693_p1 = d_i_3_load_reg_1110;

assign sext_ln67_4_fu_928_p1 = d_i_0_load_1_reg_1188;

assign sext_ln67_5_fu_931_p1 = d_i_1_load_1_reg_1194;

assign sext_ln67_6_fu_934_p1 = d_i_2_load_1_reg_1200;

assign sext_ln67_7_fu_937_p1 = d_i_3_load_1_reg_1206;

assign sext_ln67_8_fu_620_p0 = d_i_0_q1;

assign sext_ln67_8_fu_620_p1 = sext_ln67_8_fu_620_p0;

assign sext_ln67_9_fu_749_p1 = $signed(add_ln67_1_reg_1440);

assign sext_ln67_fu_684_p1 = d_i_0_load_reg_1092;

assign sext_ln69_10_fu_602_p1 = reg_430;

assign sext_ln69_11_fu_611_p1 = reg_435;

assign sext_ln69_12_fu_708_p1 = reg_420;

assign sext_ln69_13_fu_717_p1 = reg_425;

assign sext_ln69_14_fu_726_p1 = reg_430;

assign sext_ln69_15_fu_735_p1 = reg_435;

assign sext_ln69_1_fu_699_p1 = d_i_1_load_2_reg_1218;

assign sext_ln69_2_fu_702_p1 = d_i_2_load_2_reg_1224;

assign sext_ln69_3_fu_705_p1 = d_i_3_load_2_reg_1230;

assign sext_ln69_4_fu_940_p1 = d_i_0_load_3_reg_1332;

assign sext_ln69_5_fu_943_p1 = d_i_1_load_3_reg_1338;

assign sext_ln69_6_fu_946_p1 = d_i_2_load_3_reg_1344;

assign sext_ln69_7_fu_949_p1 = d_i_3_load_3_reg_1350;

assign sext_ln69_8_fu_584_p1 = reg_420;

assign sext_ln69_9_fu_593_p1 = reg_425;

assign sext_ln69_fu_696_p1 = d_i_0_load_2_reg_1212;

assign temp_1_fu_792_p2 = ($signed(sext_ln67_13_fu_788_p1) + $signed(add_ln67_4_fu_774_p2));

assign temp_2_fu_822_p2 = ($signed(sext_ln67_16_fu_818_p1) + $signed(add_ln67_8_fu_804_p2));

assign temp_3_fu_852_p2 = ($signed(sext_ln67_19_fu_848_p1) + $signed(add_ln67_12_fu_834_p2));

assign temp_4_fu_970_p2 = ($signed(sext_ln67_22_fu_966_p1) + $signed(add_ln67_16_fu_952_p2));

assign temp_5_fu_1000_p2 = ($signed(sext_ln67_25_fu_996_p1) + $signed(add_ln67_20_fu_982_p2));

assign temp_6_fu_1030_p2 = ($signed(sext_ln67_28_fu_1026_p1) + $signed(add_ln67_24_fu_1012_p2));

assign temp_7_fu_1060_p2 = ($signed(sext_ln67_31_fu_1056_p1) + $signed(add_ln67_28_fu_1042_p2));

assign temp_fu_762_p2 = ($signed(sext_ln67_10_fu_758_p1) + $signed(add_ln67_fu_744_p2));

assign trunc_ln67_1_fu_458_p1 = acc_1[15:0];

assign trunc_ln67_2_fu_472_p1 = acc_2[15:0];

assign trunc_ln67_3_fu_486_p1 = acc_3[15:0];

assign trunc_ln67_4_fu_500_p1 = acc_4[15:0];

assign trunc_ln67_5_fu_514_p1 = acc_5[15:0];

assign trunc_ln67_6_fu_528_p1 = acc_6[15:0];

assign trunc_ln67_7_fu_542_p1 = acc_7[15:0];

assign trunc_ln67_fu_444_p1 = acc_0[15:0];

endmodule //array_io
