read_sdc -scenario "timing_analysis" -netlist "user" -pin_separator "/" -ignore_errors {C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc}
set_options -analysis_scenario "timing_analysis" 
save
