// Seed: 635604394
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6
);
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri id_3,
    output uwire id_4,
    output wire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_1,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  logic id_8;
  wire  id_9;
endmodule
module module_2 (
    output tri1 id_0,
    input  tri1 id_1
);
  logic [-1 'b0 ^  (  1  ) : 1 'b0] id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
