{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664026590687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664026590688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 16:36:30 2022 " "Processing started: Sat Sep 24 16:36:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664026590688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026590688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026590688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664026590934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664026590934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sifo_lab_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sifo_lab_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIFO_Lab_2 " "Found entity 1: SIFO_Lab_2" {  } { { "SIFO_Lab_2.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/SIFO_Lab_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_1_mn.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_1_mn.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_1_mn " "Found entity 1: Block_1_mn" {  } { { "Block_1_mn.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_1_mn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_2_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_2_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_2_D " "Found entity 1: Block_2_D" {  } { { "Block_2_D.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_2_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER1 " "Found entity 1: LPM_COUNTER1" {  } { { "LPM_COUNTER1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_compare1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COMPARE1 " "Found entity 1: LPM_COMPARE1" {  } { { "LPM_COMPARE1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare4.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_compare4.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COMPARE4 " "Found entity 1: LPM_COMPARE4" {  } { { "LPM_COMPARE4.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decoder_4in16.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_decoder_4in16.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_DECODER_4in16 " "Found entity 1: LPM_DECODER_4in16" {  } { { "LPM_DECODER_4in16.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_DECODER_4in16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_3_16sig.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_3_16sig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_3_16sig " "Found entity 1: Block_3_16sig" {  } { { "Block_3_16sig.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_3_16sig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_dop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_dop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_dop " "Found entity 1: Block_dop" {  } { { "Block_dop.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_dop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter8.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER8 " "Found entity 1: LPM_COUNTER8" {  } { { "LPM_COUNTER8.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare8.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_compare8.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COMPARE8 " "Found entity 1: LPM_COMPARE8" {  } { { "LPM_COMPARE8.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file register_8_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "Register_8_verilog.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/Register_8_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_2_D " "Elaborating entity \"Block_2_D\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664026597179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE1 LPM_COMPARE1:COMPARE_B9 " "Elaborating entity \"LPM_COMPARE1\" for hierarchy \"LPM_COMPARE1:COMPARE_B9\"" {  } { { "Block_2_D.bdf" "COMPARE_B9" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_2_D.bdf" { { 360 696 824 456 "COMPARE_B9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664026597190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare LPM_COMPARE1:COMPARE_B9\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"LPM_COMPARE1:COMPARE_B9\|lpm_compare:LPM_COMPARE_component\"" {  } { { "LPM_COMPARE1.v" "LPM_COMPARE_component" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE1.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664026597208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE1:COMPARE_B9\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"LPM_COMPARE1:COMPARE_B9\|lpm_compare:LPM_COMPARE_component\"" {  } { { "LPM_COMPARE1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE1.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664026597208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE1:COMPARE_B9\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"LPM_COMPARE1:COMPARE_B9\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664026597208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664026597208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664026597208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664026597208 ""}  } { { "LPM_COMPARE1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE1.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664026597208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9qi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9qi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9qi " "Found entity 1: cmpr_9qi" {  } { { "db/cmpr_9qi.tdf" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/db/cmpr_9qi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9qi LPM_COMPARE1:COMPARE_B9\|lpm_compare:LPM_COMPARE_component\|cmpr_9qi:auto_generated " "Elaborating entity \"cmpr_9qi\" for hierarchy \"LPM_COMPARE1:COMPARE_B9\|lpm_compare:LPM_COMPARE_component\|cmpr_9qi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/fpga/quartus/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664026597253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER1 LPM_COUNTER1:COUNTER_2 " "Elaborating entity \"LPM_COUNTER1\" for hierarchy \"LPM_COUNTER1:COUNTER_2\"" {  } { { "Block_2_D.bdf" "COUNTER_2" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_2_D.bdf" { { 376 480 624 456 "COUNTER_2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664026597262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LPM_COUNTER1:COUNTER_2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LPM_COUNTER1:COUNTER_2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER1.v" "LPM_COUNTER_component" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664026597284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER1:COUNTER_2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"LPM_COUNTER1:COUNTER_2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER1.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664026597284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER1:COUNTER_2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"LPM_COUNTER1:COUNTER_2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664026597284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664026597284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664026597284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664026597284 ""}  } { { "LPM_COUNTER1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER1.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664026597284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jlh " "Found entity 1: cntr_jlh" {  } { { "db/cntr_jlh.tdf" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/db/cntr_jlh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664026597329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jlh LPM_COUNTER1:COUNTER_2\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated " "Elaborating entity \"cntr_jlh\" for hierarchy \"LPM_COUNTER1:COUNTER_2\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/fpga/quartus/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664026597330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE4 LPM_COMPARE4:COMPARE_B4 " "Elaborating entity \"LPM_COMPARE4\" for hierarchy \"LPM_COMPARE4:COMPARE_B4\"" {  } { { "Block_2_D.bdf" "COMPARE_B4" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_2_D.bdf" { { 208 696 824 304 "COMPARE_B4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664026597338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664026597489 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664026597489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664026597489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664026597489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664026597566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 24 16:36:37 2022 " "Processing ended: Sat Sep 24 16:36:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664026597566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664026597566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664026597566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664026597566 ""}
