// Seed: 4029858128
module module_0 (
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    output logic id_8,
    input id_9
);
  logic id_10 = id_3;
  assign id_5 = !id_7 ? id_5 - id_4[1] : id_8;
  assign id_1 = id_9;
endmodule
