// Seed: 2518351113
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign #1 id_2 = 1 + id_3 ? id_2 : id_3;
  module_0(
      id_4, id_3, id_4
  );
  logic [7:0] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  tri id_15 = id_14["" : 1'b0] - id_3;
endmodule
