Analysis & Synthesis report for LT24_Controller
Fri Dec 12 11:17:33 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|state_reg
 12. State Machine - |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|state_reg
 13. State Machine - |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_next
 14. State Machine - |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_state
 15. State Machine - |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_next
 16. State Machine - |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_state
 17. State Machine - |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|DRsize
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 25. Source assignments for LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 26. Source assignments for LT24_System:inst|LT24_System_sdram_controller:sdram_controller
 27. Source assignments for LT24_System:inst|LT24_System_pll:pll
 28. Source assignments for LT24_System:inst|LT24_System_pll:pll|LT24_System_pll_stdsync_sv6:stdsync2|LT24_System_pll_dffpipe_l2c:dffpipe3
 29. Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated
 30. Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_graycounter_on6:rdptr_g1p
 31. Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_graycounter_l5c:wrptr_g1p
 32. Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|altsyncram_3011:fifo_ram
 33. Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_16d:rs_dgwp
 34. Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12
 35. Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|dffpipe_vu8:ws_brp
 36. Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|dffpipe_vu8:ws_bwp
 37. Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_26d:ws_dgrp
 38. Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe16
 39. Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|cntr_old:cntr_b
 40. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux:cmd_demux
 41. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 42. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 43. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_demux:rsp_demux
 44. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 45. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:rsp_demux_002
 46. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:rsp_demux_003
 47. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:rsp_demux_004
 48. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 49. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 50. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 51. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 52. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 53. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 54. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 55. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 56. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 57. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 58. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 59. Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 60. Source assignments for LT24_System:inst|altera_reset_controller:rst_controller
 61. Source assignments for LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo
 66. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo
 67. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 68. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator
 69. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator
 70. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lt24_ctrl_0_avalon_master_translator
 71. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator
 72. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
 73. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 74. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator
 75. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_0_avalon_slave_0_translator
 76. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent
 77. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent
 78. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lt24_ctrl_0_avalon_master_agent
 79. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent
 80. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent
 83. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo
 86. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 87. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent
 90. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent
 93. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router:router|LT24_System_mm_interconnect_0_router_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_001:router_001|LT24_System_mm_interconnect_0_router_001_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_002:router_002|LT24_System_mm_interconnect_0_router_002_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_003:router_003|LT24_System_mm_interconnect_0_router_003_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_004:router_004|LT24_System_mm_interconnect_0_router_004_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_005|LT24_System_mm_interconnect_0_router_005_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_006|LT24_System_mm_interconnect_0_router_005_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_007|LT24_System_mm_interconnect_0_router_005_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter
104. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter
105. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter
106. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1
107. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1
108. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
111. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
112. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
115. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
116. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter
117. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter
119. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
120. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
121. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
122. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
123. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
124. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
125. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
126. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
127. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
128. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
129. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
130. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
131. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
132. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
133. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
134. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
135. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
136. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
137. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
138. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
139. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
140. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
141. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
142. Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
143. Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller
144. Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
145. Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
146. Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller_001
147. Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
148. Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
149. scfifo Parameter Settings by Entity Instance
150. Port Connectivity Checks: "LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
151. Port Connectivity Checks: "LT24_System:inst|altera_reset_controller:rst_controller_001"
152. Port Connectivity Checks: "LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
153. Port Connectivity Checks: "LT24_System:inst|altera_reset_controller:rst_controller"
154. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
155. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
156. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
157. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
158. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
159. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
160. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter"
161. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
162. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"
163. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
164. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
165. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
166. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
167. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_005|LT24_System_mm_interconnect_0_router_005_default_decode:the_default_decode"
168. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_004:router_004|LT24_System_mm_interconnect_0_router_004_default_decode:the_default_decode"
169. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_003:router_003|LT24_System_mm_interconnect_0_router_003_default_decode:the_default_decode"
170. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_002:router_002|LT24_System_mm_interconnect_0_router_002_default_decode:the_default_decode"
171. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_001:router_001|LT24_System_mm_interconnect_0_router_001_default_decode:the_default_decode"
172. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router:router|LT24_System_mm_interconnect_0_router_default_decode:the_default_decode"
173. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo"
174. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent"
175. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo"
176. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent"
177. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
178. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
179. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo"
180. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
181. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent"
182. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo"
183. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent"
184. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lt24_ctrl_0_avalon_master_agent"
185. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent"
186. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent"
187. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_0_avalon_slave_0_translator"
188. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator"
189. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
190. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
191. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator"
192. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lt24_ctrl_0_avalon_master_translator"
193. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator"
194. Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator"
195. Port Connectivity Checks: "LT24_System:inst|LT24_System_pll:pll|LT24_System_pll_altpll_2jh2:sd1"
196. Port Connectivity Checks: "LT24_System:inst|LT24_System_sdram_controller:sdram_controller|LT24_System_sdram_controller_input_efifo_module:the_LT24_System_sdram_controller_input_efifo_module"
197. Port Connectivity Checks: "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic"
198. Port Connectivity Checks: "LT24_System:inst|LT24_System_jtag_uart:jtag_uart"
199. Port Connectivity Checks: "LT24_System:inst|LT24_System_nios2:nios2"
200. Post-Synthesis Netlist Statistics for Top Partition
201. Elapsed Time Per Partition
202. Analysis & Synthesis Messages
203. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 12 11:17:33 2014       ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; LT24_Controller                             ;
; Top-level Entity Name              ; LT24_Controller                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,356                                       ;
;     Total combinational functions  ; 3,870                                       ;
;     Dedicated logic registers      ; 3,499                                       ;
; Total registers                    ; 3499                                        ;
; Total pins                         ; 64                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 67,328                                      ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; LT24_Controller    ; LT24_Controller    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                   ; Library     ;
+---------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../HDL/LT24_Master.vhd                                                          ; yes             ; User VHDL File                     ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/LT24_Master.vhd                                                                              ;             ;
; ../HDL/FIFO.vhd                                                                 ; yes             ; User Wizard-Generated File         ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/FIFO.vhd                                                                                     ;             ;
; LT24_System/synthesis/LT24_System.v                                             ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/LT24_System.v                                             ; LT24_System ;
; LT24_System/synthesis/submodules/altera_reset_controller.v                      ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_controller.v                      ; LT24_System ;
; LT24_System/synthesis/submodules/altera_reset_synchronizer.v                    ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_synchronizer.v                    ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_irq_mapper.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_irq_mapper.sv                      ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0.v                ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0.v                ; LT24_System ;
; LT24_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v     ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v     ; LT24_System ;
; LT24_System/synthesis/submodules/altera_avalon_st_clock_crosser.v               ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_clock_crosser.v               ; LT24_System ;
; LT24_System/synthesis/submodules/altera_merlin_width_adapter.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_width_adapter.sv                 ; LT24_System ;
; LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv            ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv            ; LT24_System ;
; LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv                    ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_002.sv   ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_002.sv   ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_001.sv   ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_001.sv   ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux.sv       ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux.sv       ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux_001.sv ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux_001.sv ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux.sv     ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux.sv     ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_002.sv   ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_002.sv   ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_001.sv   ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_001.sv   ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux.sv       ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux.sv       ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_002.sv ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_002.sv ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_001.sv ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_001.sv ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux.sv     ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux.sv     ; LT24_System ;
; LT24_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv            ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv            ; LT24_System ;
; LT24_System/synthesis/submodules/altera_merlin_burst_adapter.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter.sv                 ; LT24_System ;
; LT24_System/synthesis/submodules/altera_merlin_traffic_limiter.sv               ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_traffic_limiter.sv               ; LT24_System ;
; LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v                        ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v                        ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_005.sv    ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_005.sv    ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_004.sv    ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_004.sv    ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_003.sv    ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_003.sv    ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_002.sv    ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_002.sv    ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_001.sv    ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_001.sv    ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router.sv        ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router.sv        ; LT24_System ;
; LT24_System/synthesis/submodules/altera_merlin_slave_agent.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_agent.sv                   ; LT24_System ;
; LT24_System/synthesis/submodules/altera_merlin_master_agent.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_agent.sv                  ; LT24_System ;
; LT24_System/synthesis/submodules/altera_merlin_slave_translator.sv              ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_translator.sv              ; LT24_System ;
; LT24_System/synthesis/submodules/altera_merlin_master_translator.sv             ; yes             ; User SystemVerilog HDL File        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_translator.sv             ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_Module.vhd                                ; yes             ; User VHDL File                     ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_Module.vhd                                ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_pll.v                              ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_pll.v                              ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_sdram_controller.v                 ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_sdram_controller.v                 ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_jtag_uart.v                        ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_jtag_uart.v                        ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_nios2.v                            ; yes             ; Encrypted User Verilog HDL File    ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2.v                            ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_sysclk.v   ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_sysclk.v   ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_tck.v      ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_tck.v      ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_wrapper.v  ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_wrapper.v  ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_nios2_mult_cell.v                  ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_mult_cell.v                  ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_nios2_oci_test_bench.v             ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_oci_test_bench.v             ; LT24_System ;
; LT24_System/synthesis/submodules/LT24_System_nios2_test_bench.v                 ; yes             ; User Verilog HDL File              ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_test_bench.v                 ; LT24_System ;
; ../HDL/LT24_Slave.vhd                                                           ; yes             ; User VHDL File                     ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/LT24_Slave.vhd                                                                               ;             ;
; ../HDL/LT24_Interface.vhd                                                       ; yes             ; User VHDL File                     ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/LT24_Interface.vhd                                                                           ;             ;
; LT24_Controller.bdf                                                             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_Controller.bdf                                                             ;             ;
; altsyncram.tdf                                                                  ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                  ;             ;
; stratix_ram_block.inc                                                           ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                           ;             ;
; lpm_mux.inc                                                                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                     ;             ;
; lpm_decode.inc                                                                  ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                  ;             ;
; aglobal140.inc                                                                  ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                                                                  ;             ;
; a_rdenreg.inc                                                                   ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                   ;             ;
; altrom.inc                                                                      ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                                                                      ;             ;
; altram.inc                                                                      ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                                                                      ;             ;
; altdpram.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                                                                    ;             ;
; db/altsyncram_cjd1.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_cjd1.tdf                                                          ;             ;
; db/altsyncram_0gh1.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_0gh1.tdf                                                          ;             ;
; db/altsyncram_n3h1.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_n3h1.tdf                                                          ;             ;
; db/altsyncram_nhg1.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_nhg1.tdf                                                          ;             ;
; db/altsyncram_ohg1.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_ohg1.tdf                                                          ;             ;
; db/altsyncram_log1.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_log1.tdf                                                          ;             ;
; db/altsyncram_kpc1.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_kpc1.tdf                                                          ;             ;
; db/altsyncram_r3d1.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_r3d1.tdf                                                          ;             ;
; altera_mult_add.tdf                                                             ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                             ;             ;
; db/altera_mult_add_q1u2.v                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altera_mult_add_q1u2.v                                                       ;             ;
; altera_mult_add_rtl.v                                                           ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                           ;             ;
; db/altera_mult_add_s1u2.v                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altera_mult_add_s1u2.v                                                       ;             ;
; altera_std_synchronizer.v                                                       ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                       ;             ;
; db/altsyncram_1s81.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_1s81.tdf                                                          ;             ;
; sld_virtual_jtag_basic.v                                                        ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                        ;             ;
; scfifo.tdf                                                                      ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                      ;             ;
; a_regfifo.inc                                                                   ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                   ;             ;
; a_dpfifo.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                    ;             ;
; a_i2fifo.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                    ;             ;
; a_fffifo.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                    ;             ;
; a_f2fifo.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                    ;             ;
; db/scfifo_jr21.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/scfifo_jr21.tdf                                                              ;             ;
; db/a_dpfifo_q131.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_dpfifo_q131.tdf                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_fefifo_7cf.tdf                                                             ;             ;
; db/cntr_do7.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cntr_do7.tdf                                                                 ;             ;
; db/dpram_nl21.tdf                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dpram_nl21.tdf                                                               ;             ;
; db/altsyncram_r1m1.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_r1m1.tdf                                                          ;             ;
; db/cntr_1ob.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cntr_1ob.tdf                                                                 ;             ;
; alt_jtag_atlantic.v                                                             ; yes             ; Encrypted Megafunction             ; c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                             ;             ;
; dcfifo_mixed_widths.tdf                                                         ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                         ;             ;
; db/dcfifo_9dg1.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dcfifo_9dg1.tdf                                                              ;             ;
; db/a_gray2bin_sgb.tdf                                                           ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_gray2bin_sgb.tdf                                                           ;             ;
; db/a_graycounter_on6.tdf                                                        ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_graycounter_on6.tdf                                                        ;             ;
; db/a_graycounter_l5c.tdf                                                        ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_graycounter_l5c.tdf                                                        ;             ;
; db/altsyncram_3011.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_3011.tdf                                                          ;             ;
; db/alt_synch_pipe_16d.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/alt_synch_pipe_16d.tdf                                                       ;             ;
; db/dffpipe_0v8.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dffpipe_0v8.tdf                                                              ;             ;
; db/dffpipe_vu8.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dffpipe_vu8.tdf                                                              ;             ;
; db/alt_synch_pipe_26d.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/alt_synch_pipe_26d.tdf                                                       ;             ;
; db/dffpipe_1v8.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dffpipe_1v8.tdf                                                              ;             ;
; db/cmpr_d66.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cmpr_d66.tdf                                                                 ;             ;
; db/cntr_old.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cntr_old.tdf                                                                 ;             ;
; sld_hub.vhd                                                                     ; yes             ; Encrypted Megafunction             ; c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                     ;             ;
; sld_jtag_hub.vhd                                                                ; yes             ; Encrypted Megafunction             ; c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                ;             ;
; sld_rom_sr.vhd                                                                  ; yes             ; Encrypted Megafunction             ; c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                  ;             ;
; lpm_add_sub.tdf                                                                 ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                 ;             ;
; addcore.inc                                                                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/addcore.inc                                                                                     ;             ;
; look_add.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/look_add.inc                                                                                    ;             ;
; bypassff.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                                                                    ;             ;
; altshift.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                                                                    ;             ;
; alt_stratix_add_sub.inc                                                         ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                         ;             ;
; db/add_sub_qvi.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/add_sub_qvi.tdf                                                              ;             ;
; lpm_mult.tdf                                                                    ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                    ;             ;
; lpm_add_sub.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                 ;             ;
; multcore.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/multcore.inc                                                                                    ;             ;
; db/mult_jp01.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/mult_jp01.tdf                                                                ;             ;
; db/mult_j011.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/mult_j011.tdf                                                                ;             ;
+---------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 5,356       ;
;                                             ;             ;
; Total combinational functions               ; 3870        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1949        ;
;     -- 3 input functions                    ; 1273        ;
;     -- <=2 input functions                  ; 648         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3574        ;
;     -- arithmetic mode                      ; 296         ;
;                                             ;             ;
; Total registers                             ; 3499        ;
;     -- Dedicated logic registers            ; 3499        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 64          ;
; Total memory bits                           ; 67328       ;
; Embedded Multiplier 9-bit elements          ; 4           ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; CLOCK~input ;
; Maximum fan-out                             ; 2746        ;
; Total fan-out                               ; 30214       ;
; Average fan-out                             ; 3.87        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LT24_Controller                                                                                               ; 3870 (1)          ; 3499 (0)     ; 67328       ; 4            ; 0       ; 2         ; 64   ; 0            ; |LT24_Controller                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |LT24_System:inst|                                                                                          ; 3713 (0)          ; 3402 (0)     ; 67328       ; 4            ; 0       ; 2         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst                                                                                                                                                                                                                                                                                                                                ; LT24_System  ;
;       |LT24_Module:lt24_ctrl_0|                                                                                ; 309 (0)           ; 334 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0                                                                                                                                                                                                                                                                                                        ; lt24_system  ;
;          |FIFO:FIFO_inst|                                                                                      ; 44 (0)            ; 70 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst                                                                                                                                                                                                                                                                                         ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                ; 44 (0)            ; 70 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                       ; work         ;
;                |dcfifo_9dg1:auto_generated|                                                                    ; 44 (4)            ; 70 (21)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated                                                                                                                                                                                                            ; work         ;
;                   |a_graycounter_l5c:wrptr_g1p|                                                                ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_graycounter_l5c:wrptr_g1p                                                                                                                                                                                ; work         ;
;                   |a_graycounter_on6:rdptr_g1p|                                                                ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_graycounter_on6:rdptr_g1p                                                                                                                                                                                ; work         ;
;                   |alt_synch_pipe_16d:rs_dgwp|                                                                 ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_16d:rs_dgwp                                                                                                                                                                                 ; work         ;
;                      |dffpipe_0v8:dffpipe12|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12                                                                                                                                                           ; work         ;
;                   |alt_synch_pipe_26d:ws_dgrp|                                                                 ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_26d:ws_dgrp                                                                                                                                                                                 ; work         ;
;                      |dffpipe_1v8:dffpipe16|                                                                   ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe16                                                                                                                                                           ; work         ;
;                   |altsyncram_3011:fifo_ram|                                                                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|altsyncram_3011:fifo_ram                                                                                                                                                                                   ; work         ;
;                   |cmpr_d66:rdempty_eq_comp|                                                                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|cmpr_d66:rdempty_eq_comp                                                                                                                                                                                   ; work         ;
;                   |cmpr_d66:wrfull_eq_comp|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|cmpr_d66:wrfull_eq_comp                                                                                                                                                                                    ; work         ;
;                   |cntr_old:cntr_b|                                                                            ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|cntr_old:cntr_b                                                                                                                                                                                            ; work         ;
;          |LT24_Interface:LT24_Interface_inst|                                                                  ; 129 (129)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst                                                                                                                                                                                                                                                                     ; work         ;
;          |LT24_Master:LT24_Master_inst|                                                                        ; 74 (74)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst                                                                                                                                                                                                                                                                           ; work         ;
;          |LT24_Slave:LT24_Slave_inst|                                                                          ; 62 (62)           ; 117 (117)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst                                                                                                                                                                                                                                                                             ; work         ;
;       |LT24_System_jtag_uart:jtag_uart|                                                                        ; 142 (36)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                ; LT24_System  ;
;          |LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r                                                                                                                                                                                                                              ; LT24_System  ;
;             |scfifo:rfifo|                                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                  ; work         ;
;          |LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w                                                                                                                                                                                                                              ; LT24_System  ;
;             |scfifo:wfifo|                                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                  ; work         ;
;          |alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|                                           ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                      ; work         ;
;       |LT24_System_mm_interconnect_0:mm_interconnect_0|                                                        ; 739 (0)           ; 986 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                ; LT24_System  ;
;          |LT24_System_mm_interconnect_0_cmd_demux:cmd_demux|                                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                              ; LT24_System  ;
;          |LT24_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                      ; LT24_System  ;
;          |LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|                                                       ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                  ; LT24_System  ;
;             |altera_merlin_arbitrator:arb|                                                                     ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; LT24_System  ;
;          |LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                               ; 92 (81)           ; 7 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                          ; LT24_System  ;
;             |altera_merlin_arbitrator:arb|                                                                     ; 11 (7)            ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                             ; LT24_System  ;
;                |altera_merlin_arb_adder:adder|                                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                               ; LT24_System  ;
;          |LT24_System_mm_interconnect_0_router:router|                                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router:router                                                                                                                                                                                                                                    ; LT24_System  ;
;          |LT24_System_mm_interconnect_0_router_001:router_001|                                                 ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                            ; LT24_System  ;
;          |LT24_System_mm_interconnect_0_router_004:router_004|                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                            ; LT24_System  ;
;          |LT24_System_mm_interconnect_0_rsp_demux:rsp_demux|                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                              ; LT24_System  ;
;          |LT24_System_mm_interconnect_0_rsp_mux:rsp_mux|                                                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                  ; LT24_System  ;
;          |LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                               ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                          ; LT24_System  ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                               ; LT24_System  ;
;          |altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|                                     ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                ; LT24_System  ;
;          |altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                   ; LT24_System  ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|                                                  ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; LT24_System  ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                          ; 106 (106)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; LT24_System  ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                            ; 97 (97)           ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; LT24_System  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                ; 4 (0)             ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                           ; LT24_System  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                         ; 4 (4)             ; 140 (136)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                  ; LT24_System  ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                   ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                ; 4 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                           ; LT24_System  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                         ; 4 (4)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                  ; LT24_System  ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                   ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                ; 4 (0)             ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                           ; LT24_System  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                         ; 4 (4)             ; 74 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                  ; LT24_System  ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                   ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                ; 4 (0)             ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                           ; LT24_System  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                         ; 4 (4)             ; 74 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                  ; LT24_System  ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                   ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                ; 3 (0)             ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                           ; LT24_System  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                         ; 3 (3)             ; 72 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                  ; LT24_System  ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                   ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                    ; 4 (0)             ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                               ; LT24_System  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                         ; 4 (4)             ; 72 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                      ; LT24_System  ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                       ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                       ; work         ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                             ; LT24_System  ;
;          |altera_merlin_master_agent:nios2_instruction_master_agent|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                                      ; LT24_System  ;
;          |altera_merlin_master_translator:lt24_ctrl_0_avalon_master_translator|                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lt24_ctrl_0_avalon_master_translator                                                                                                                                                                                                           ; LT24_System  ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                    ; LT24_System  ;
;          |altera_merlin_slave_agent:nios2_jtag_debug_module_agent|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent                                                                                                                                                                                                                        ; LT24_System  ;
;          |altera_merlin_slave_agent:pll_pll_slave_agent|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                                                                                  ; LT24_System  ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                 ; 17 (7)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                            ; LT24_System  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                    ; 10 (10)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; LT24_System  ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                               ; 11 (11)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                          ; LT24_System  ;
;          |altera_merlin_slave_translator:lt24_ctrl_0_avalon_slave_0_translator|                                ; 6 (6)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_0_avalon_slave_0_translator                                                                                                                                                                                                           ; LT24_System  ;
;          |altera_merlin_slave_translator:nios2_jtag_debug_module_translator|                                   ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator                                                                                                                                                                                                              ; LT24_System  ;
;          |altera_merlin_slave_translator:pll_pll_slave_translator|                                             ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                        ; LT24_System  ;
;          |altera_merlin_traffic_limiter:nios2_data_master_limiter|                                             ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter                                                                                                                                                                                                                        ; LT24_System  ;
;          |altera_merlin_traffic_limiter:nios2_instruction_master_limiter|                                      ; 13 (13)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                                                                                 ; LT24_System  ;
;          |altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|                                   ; 50 (50)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                                              ; LT24_System  ;
;          |altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|                                   ; 54 (54)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                                              ; LT24_System  ;
;       |LT24_System_nios2:nios2|                                                                                ; 2227 (1870)       ; 1697 (1379)  ; 64256       ; 4            ; 0       ; 2         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2                                                                                                                                                                                                                                                                                                        ; LT24_System  ;
;          |LT24_System_nios2_bht_module:LT24_System_nios2_bht|                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_bht_module:LT24_System_nios2_bht                                                                                                                                                                                                                                                     ; LT24_System  ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_bht_module:LT24_System_nios2_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_n3h1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_bht_module:LT24_System_nios2_bht|altsyncram:the_altsyncram|altsyncram_n3h1:auto_generated                                                                                                                                                                                            ; work         ;
;          |LT24_System_nios2_dc_data_module:LT24_System_nios2_dc_data|                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_data_module:LT24_System_nios2_dc_data                                                                                                                                                                                                                                             ; LT24_System  ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_data_module:LT24_System_nios2_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_kpc1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_data_module:LT24_System_nios2_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated                                                                                                                                                                                    ; work         ;
;          |LT24_System_nios2_dc_tag_module:LT24_System_nios2_dc_tag|                                            ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_tag_module:LT24_System_nios2_dc_tag                                                                                                                                                                                                                                               ; LT24_System  ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_tag_module:LT24_System_nios2_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_log1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_tag_module:LT24_System_nios2_dc_tag|altsyncram:the_altsyncram|altsyncram_log1:auto_generated                                                                                                                                                                                      ; work         ;
;          |LT24_System_nios2_dc_victim_module:LT24_System_nios2_dc_victim|                                      ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_victim_module:LT24_System_nios2_dc_victim                                                                                                                                                                                                                                         ; LT24_System  ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_victim_module:LT24_System_nios2_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_r3d1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_victim_module:LT24_System_nios2_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                ; work         ;
;          |LT24_System_nios2_ic_data_module:LT24_System_nios2_ic_data|                                          ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_data_module:LT24_System_nios2_ic_data                                                                                                                                                                                                                                             ; LT24_System  ;
;             |altsyncram:the_altsyncram|                                                                        ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_data_module:LT24_System_nios2_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                ; 2 (2)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_data_module:LT24_System_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                    ; work         ;
;          |LT24_System_nios2_ic_tag_module:LT24_System_nios2_ic_tag|                                            ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_tag_module:LT24_System_nios2_ic_tag                                                                                                                                                                                                                                               ; LT24_System  ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_tag_module:LT24_System_nios2_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_0gh1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_tag_module:LT24_System_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_0gh1:auto_generated                                                                                                                                                                                      ; work         ;
;          |LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|                                         ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell                                                                                                                                                                                                                                            ; LT24_System  ;
;             |altera_mult_add:the_altmult_add_part_1|                                                           ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                     ; work         ;
;                |altera_mult_add_q1u2:auto_generated|                                                           ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                                                 ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                   ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; work         ;
;                         |lpm_mult:Mult0|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; work         ;
;                            |mult_jp01:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                       ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                           ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                     ; work         ;
;                |altera_mult_add_s1u2:auto_generated|                                                           ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                                                 ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                   ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; work         ;
;                         |lpm_mult:Mult0|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; work         ;
;                            |mult_j011:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                       ; work         ;
;          |LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|                                         ; 289 (34)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci                                                                                                                                                                                                                                            ; LT24_System  ;
;             |LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|      ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper                                                                                                                                                ; LT24_System  ;
;                |LT24_System_nios2_jtag_debug_module_sysclk:the_LT24_System_nios2_jtag_debug_module_sysclk|     ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_sysclk:the_LT24_System_nios2_jtag_debug_module_sysclk                                                      ; LT24_System  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_sysclk:the_LT24_System_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_sysclk:the_LT24_System_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|           ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck                                                            ; LT24_System  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:LT24_System_nios2_jtag_debug_module_phy|                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:LT24_System_nios2_jtag_debug_module_phy                                                                                 ; work         ;
;             |LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|                        ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg                                                                                                                                                                  ; LT24_System  ;
;             |LT24_System_nios2_nios2_oci_break:the_LT24_System_nios2_nios2_oci_break|                          ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_break:the_LT24_System_nios2_nios2_oci_break                                                                                                                                                                    ; LT24_System  ;
;             |LT24_System_nios2_nios2_oci_debug:the_LT24_System_nios2_nios2_oci_debug|                          ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_debug:the_LT24_System_nios2_nios2_oci_debug                                                                                                                                                                    ; LT24_System  ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_debug:the_LT24_System_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; work         ;
;             |LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|                                ; 115 (115)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem                                                                                                                                                                          ; LT24_System  ;
;                |LT24_System_nios2_ociram_sp_ram_module:LT24_System_nios2_ociram_sp_ram|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram_module:LT24_System_nios2_ociram_sp_ram                                                                                                   ; LT24_System  ;
;                   |altsyncram:the_altsyncram|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram_module:LT24_System_nios2_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_1s81:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram_module:LT24_System_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1s81:auto_generated                                          ; work         ;
;          |LT24_System_nios2_register_bank_a_module:LT24_System_nios2_register_bank_a|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_a_module:LT24_System_nios2_register_bank_a                                                                                                                                                                                                                             ; LT24_System  ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_a_module:LT24_System_nios2_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work         ;
;                |altsyncram_nhg1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_a_module:LT24_System_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_nhg1:auto_generated                                                                                                                                                                    ; work         ;
;          |LT24_System_nios2_register_bank_b_module:LT24_System_nios2_register_bank_b|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_b_module:LT24_System_nios2_register_bank_b                                                                                                                                                                                                                             ; LT24_System  ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_b_module:LT24_System_nios2_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work         ;
;                |altsyncram_ohg1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_b_module:LT24_System_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ohg1:auto_generated                                                                                                                                                                    ; work         ;
;          |lpm_add_sub:Add17|                                                                                   ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|lpm_add_sub:Add17                                                                                                                                                                                                                                                                                      ; work         ;
;             |add_sub_qvi:auto_generated|                                                                       ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|lpm_add_sub:Add17|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;       |LT24_System_pll:pll|                                                                                    ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_pll:pll                                                                                                                                                                                                                                                                                                            ; LT24_System  ;
;          |LT24_System_pll_altpll_2jh2:sd1|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_pll:pll|LT24_System_pll_altpll_2jh2:sd1                                                                                                                                                                                                                                                                            ; LT24_System  ;
;          |LT24_System_pll_stdsync_sv6:stdsync2|                                                                ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_pll:pll|LT24_System_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                       ; LT24_System  ;
;             |LT24_System_pll_dffpipe_l2c:dffpipe3|                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_pll:pll|LT24_System_pll_stdsync_sv6:stdsync2|LT24_System_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                  ; LT24_System  ;
;       |LT24_System_sdram_controller:sdram_controller|                                                          ; 281 (227)         ; 247 (157)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                  ; LT24_System  ;
;          |LT24_System_sdram_controller_input_efifo_module:the_LT24_System_sdram_controller_input_efifo_module| ; 54 (54)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|LT24_System_sdram_controller_input_efifo_module:the_LT24_System_sdram_controller_input_efifo_module                                                                                                                                                                              ; LT24_System  ;
;       |altera_reset_controller:rst_controller_001|                                                             ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ; LT24_System  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; LT24_System  ;
;       |altera_reset_controller:rst_controller|                                                                 ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; LT24_System  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                      ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; LT24_System  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; LT24_System  ;
;    |sld_hub:auto_hub|                                                                                          ; 156 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                           ; 155 (115)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                   ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                             ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                           ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LT24_Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                         ; work         ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|altsyncram_3011:fifo_ram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 32           ; 128          ; 16           ; 2048  ; None                                          ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                          ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                          ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_bht_module:LT24_System_nios2_bht|altsyncram:the_altsyncram|altsyncram_n3h1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; LT24_System_nios2_bht_ram.mif                 ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_data_module:LT24_System_nios2_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                          ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_tag_module:LT24_System_nios2_dc_tag|altsyncram:the_altsyncram|altsyncram_log1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152  ; LT24_System_nios2_dc_tag_ram.mif              ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_victim_module:LT24_System_nios2_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                          ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_data_module:LT24_System_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                          ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_tag_module:LT24_System_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_0gh1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944  ; LT24_System_nios2_ic_tag_ram.mif              ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram_module:LT24_System_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1s81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; LT24_System_nios2_ociram_default_contents.mif ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_a_module:LT24_System_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_nhg1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; LT24_System_nios2_rf_ram_a.mif                ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_b_module:LT24_System_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ohg1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; LT24_System_nios2_rf_ram_b.mif                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                   ; IP Include File                              ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; N/A    ; Qsys                                     ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst                                                                                                                                                                                                                                                                 ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_irq_mapper                        ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_irq_mapper:irq_mapper                                                                                                                                                                                                                               ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart                                                                                                                                                                                                                                 ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_mm_interconnect                   ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                 ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                               ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                       ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                       ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                   ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                           ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                           ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                           ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                           ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                            ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                            ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                            ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                            ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                            ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                     ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                           ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lt24_ctrl_0_avalon_master_agent                                                                                                                                                      ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lt24_ctrl_0_avalon_master_translator                                                                                                                                            ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent                                                                                                                                                      ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                 ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_0_avalon_slave_0_translator                                                                                                                                            ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                              ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter                                                                                                                                                         ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                    ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                       ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                  ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                             ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent                                                                                                                                                         ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo                                                                                                                                                    ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator                                                                                                                                               ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                   ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                              ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                         ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router:router                                                                                                                                                                     ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_001:router_001                                                                                                                                                             ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_002:router_002                                                                                                                                                             ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_003:router_003                                                                                                                                                             ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_004:router_004                                                                                                                                                             ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_005                                                                                                                                                             ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_006                                                                                                                                                             ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_007                                                                                                                                                             ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                               ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                       ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:rsp_demux_002                                                                                                                                                       ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:rsp_demux_003                                                                                                                                                       ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:rsp_demux_004                                                                                                                                                       ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                   ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                           ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                           ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                             ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                      ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                        ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter                                                                                                                                                   ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_width_adapter              ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                               ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_width_adapter              ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                               ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                                                                                                                                   ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2                                                                                                                                                                                                                                         ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_bht_module:LT24_System_nios2_bht                                                                                                                                                                                      ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_data_module:LT24_System_nios2_dc_data                                                                                                                                                                              ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_tag_module:LT24_System_nios2_dc_tag                                                                                                                                                                                ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_victim_module:LT24_System_nios2_dc_victim                                                                                                                                                                          ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_data_module:LT24_System_nios2_ic_data                                                                                                                                                                              ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_tag_module:LT24_System_nios2_ic_tag                                                                                                                                                                                ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_a_module:LT24_System_nios2_register_bank_a                                                                                                                                                              ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_b_module:LT24_System_nios2_register_bank_b                                                                                                                                                              ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci                                                                                                                                                                             ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg                                                                                                   ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_break:the_LT24_System_nios2_nios2_oci_break                                                                                                     ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dbrk:the_LT24_System_nios2_nios2_oci_dbrk                                                                                                       ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_debug:the_LT24_System_nios2_nios2_oci_debug                                                                                                     ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dtrace:the_LT24_System_nios2_nios2_oci_dtrace                                                                                                   ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dtrace:the_LT24_System_nios2_nios2_oci_dtrace|LT24_System_nios2_nios2_oci_td_mode:LT24_System_nios2_nios2_oci_trc_ctrl_td_mode                  ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_fifo:the_LT24_System_nios2_nios2_oci_fifo                                                                                                       ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_fifo:the_LT24_System_nios2_nios2_oci_fifo|LT24_System_nios2_nios2_oci_compute_input_tm_cnt:the_LT24_System_nios2_nios2_oci_compute_input_tm_cnt ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_fifo:the_LT24_System_nios2_nios2_oci_fifo|LT24_System_nios2_nios2_oci_fifo_cnt_inc:the_LT24_System_nios2_nios2_oci_fifo_cnt_inc                 ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_fifo:the_LT24_System_nios2_nios2_oci_fifo|LT24_System_nios2_nios2_oci_fifo_wrptr_inc:the_LT24_System_nios2_nios2_oci_fifo_wrptr_inc             ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_im:the_LT24_System_nios2_nios2_oci_im                                                                                                           ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_itrace:the_LT24_System_nios2_nios2_oci_itrace                                                                                                   ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_pib:the_LT24_System_nios2_nios2_oci_pib                                                                                                         ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_xbrk:the_LT24_System_nios2_nios2_oci_xbrk                                                                                                       ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem                                                                                                           ;                                              ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram_module:LT24_System_nios2_ociram_sp_ram                                    ;                                              ;
; Altera ; altpll                                   ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_pll:pll                                                                                                                                                                                                                                             ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_reset_controller                  ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                          ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_reset_controller                  ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                      ; LT24_System/synthesis/../../LT24_System.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 14.0    ; N/A          ; N/A          ; |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller                                                                                                                                                                                                                   ; LT24_System/synthesis/../../LT24_System.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|state_reg ;
+--------------------------+--------------------------+------------------------+-----------------------------------+
; Name                     ; state_reg.READ_AVAILABLE ; state_reg.READ_REQUEST ; state_reg.IDLE                    ;
+--------------------------+--------------------------+------------------------+-----------------------------------+
; state_reg.IDLE           ; 0                        ; 0                      ; 0                                 ;
; state_reg.READ_REQUEST   ; 0                        ; 1                      ; 1                                 ;
; state_reg.READ_AVAILABLE ; 1                        ; 0                      ; 1                                 ;
+--------------------------+--------------------------+------------------------+-----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|state_reg                                         ;
+-------------------------+---------------------+-------------------------+------------------------+----------------------+---------------------+----------------+
; Name                    ; state_reg.DMA_WRITE ; state_reg.DMA_AVAILABLE ; state_reg.DMA_TRANSFER ; state_reg.WRITE_DATA ; state_reg.WRITE_CMD ; state_reg.IDLE ;
+-------------------------+---------------------+-------------------------+------------------------+----------------------+---------------------+----------------+
; state_reg.IDLE          ; 0                   ; 0                       ; 0                      ; 0                    ; 0                   ; 0              ;
; state_reg.WRITE_CMD     ; 0                   ; 0                       ; 0                      ; 0                    ; 1                   ; 1              ;
; state_reg.WRITE_DATA    ; 0                   ; 0                       ; 0                      ; 1                    ; 0                   ; 1              ;
; state_reg.DMA_TRANSFER  ; 0                   ; 0                       ; 1                      ; 0                    ; 0                   ; 1              ;
; state_reg.DMA_AVAILABLE ; 0                   ; 1                       ; 0                      ; 0                    ; 0                   ; 1              ;
; state_reg.DMA_WRITE     ; 1                   ; 0                       ; 0                      ; 0                    ; 0                   ; 1              ;
+-------------------------+---------------------+-------------------------+------------------------+----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_next ;
+------------------+------------------+------------------+------------------+----------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001           ;
+------------------+------------------+------------------+------------------+----------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                          ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                          ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                          ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                          ;
+------------------+------------------+------------------+------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_state                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+----------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                         ;
+------------+------------+------------+------------+----------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                  ;
+------------+------------+------------+------------+----------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000         ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                   ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                   ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                   ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                   ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                              ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                              ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                              ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                              ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                              ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                        ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_debug:the_LT24_System_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                        ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_sysclk:the_LT24_System_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_sysclk:the_LT24_System_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_debug:the_LT24_System_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_sysclk:the_LT24_System_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_sysclk:the_LT24_System_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,68,70,72,80,82,89..91,105,107]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,68,70,72,80,82,89..91,105,107]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,63..68,72,80,82,90,91,105,107]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,63..68,72,80,82,90,91,105,107]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,63..68,70,72,79,80,82,89,91,105,107]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,63..68,70,72,79,80,82,89,91,105,107]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0..2]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_addr[5]                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[1..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[1..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|E_iw_corrupt                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_im:the_LT24_System_nios2_nios2_oci_im|trc_im_addr[0..6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_im:the_LT24_System_nios2_nios2_oci_im|trc_wrap                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dbrk:the_LT24_System_nios2_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dbrk:the_LT24_System_nios2_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dbrk:the_LT24_System_nios2_nios2_oci_dbrk|dbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_xbrk:the_LT24_System_nios2_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_xbrk:the_LT24_System_nios2_nios2_oci_xbrk|E_xbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_xbrk:the_LT24_System_nios2_nios2_oci_xbrk|E_xbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_xbrk:the_LT24_System_nios2_nios2_oci_xbrk|M_xbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_xbrk:the_LT24_System_nios2_nios2_oci_xbrk|M_xbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][71]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_last_field[34]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0..2]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][71]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[30]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[8]                                                                                                   ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[8]                                                                                                   ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[1]                                                                                                   ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[1]                                                                                                   ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[2]                                                                                                   ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[2]                                                                                                   ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[3]                                                                                                   ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[3]                                                                                                   ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[4]                                                                                                   ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[4]                                                                                                   ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[5]                                                                                                   ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[5]                                                                                                   ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[31]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[31]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[6]                                                                                                   ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[6]                                                                                                   ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[7]                                                                                                   ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[7]                                                                                                   ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[9]                                                                                                   ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[9]                                                                                                   ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[10]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[10]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[11]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[11]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[12]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[12]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[13]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[13]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[14]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[14]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[15]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[15]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[16]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[16]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[17]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[17]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[18]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[18]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[19]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[19]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[20]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[20]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[21]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[21]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[24]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[24]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[22]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[22]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[23]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[23]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[25]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[25]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[26]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[26]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[27]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[27]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[28]                                                                                                  ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[28]                                                                                                  ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[29]                                                                                                  ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[1]                                                                                                                                                 ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[2]                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[0]                                                                                                                                                 ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[1]                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                     ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                                                    ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                     ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                     ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                  ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                  ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                  ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                  ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                    ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                   ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                    ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                        ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][109]                                                                                                                                                       ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_addr[0..4,6..11]                                                                                                                                                                                                               ; Merged with LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                                                       ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lt24_ctrl_0_avalon_master_agent|hold_waitrequest                                                                                                                                                    ; Merged with LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent|hold_waitrequest                                                                                                                                                     ; Merged with LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                               ; Merged with LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                ; Merged with LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                   ; Merged with LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                             ; Merged with LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|clr_break_line                                                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_dest_id[2]                                                                                                                                                        ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_channel[1]                                                                                                                                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][74]                                                                                                                                                        ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][75]                                                                                                                                                        ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][91]                                                                                                                                                        ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][76]                                                                                                                                                        ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][109]                                                                                                                                                       ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                         ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                         ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                         ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                    ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                   ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                    ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                    ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                     ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                     ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                     ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                     ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                  ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                  ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                  ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                   ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                   ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                   ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                     ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][109]                                                                                                                                                    ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                     ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                     ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                     ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                     ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                      ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                      ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_nios2:nios2|D_ctrl_jmp_direct                                                                                                                                                                                                                                      ; Merged with LT24_System:inst|LT24_System_nios2:nios2|D_ctrl_a_not_src                                                                                                                                                                                                                                       ;
; LT24_System:inst|LT24_System_nios2:nios2|D_ctrl_b_not_src                                                                                                                                                                                                                                       ; Merged with LT24_System:inst|LT24_System_nios2:nios2|D_ctrl_b_is_dst                                                                                                                                                                                                                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                            ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[23]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[23]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[22]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[22]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[21]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[21]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[20]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[20]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[19]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[19]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[18]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[18]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[17]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[17]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[16]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[16]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[15]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[15]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[14]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[14]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[13]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[13]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[12]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[12]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[11]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[11]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[24]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[24]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[10]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[10]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[9]                                                                                                                                                                                                          ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[9]                                                                                                                                                                                                              ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[8]                                                                                                                                                                                                          ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[8]                                                                                                                                                                                                              ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[7]                                                                                                                                                                                                          ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[7]                                                                                                                                                                                                              ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[6]                                                                                                                                                                                                          ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[6]                                                                                                                                                                                                              ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[5]                                                                                                                                                                                                          ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[5]                                                                                                                                                                                                              ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[4]                                                                                                                                                                                                          ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[4]                                                                                                                                                                                                              ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[3]                                                                                                                                                                                                          ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[3]                                                                                                                                                                                                              ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[2]                                                                                                                                                                                                          ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[2]                                                                                                                                                                                                              ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[31]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[31]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[30]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[30]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[29]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[29]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[28]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[28]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[27]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[27]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[26]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[26]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma_reg[25]                                                                                                                                                                                                         ; Merged with LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|address_dma[25]                                                                                                                                                                                                             ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|rdx_reg                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_break:the_LT24_System_nios2_nios2_oci_break|trigger_state                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dbrk:the_LT24_System_nios2_nios2_oci_dbrk|dbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_break:the_LT24_System_nios2_nios2_oci_break|trigbrktype                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                            ; Merged with LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][108]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_next~9                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_next~10                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_next~13                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_next~14                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_next~16                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_next~4                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_next~5                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_next~6                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_state~14                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_state~15                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_state~16                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|DRsize.011 ; Merged with LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|DRsize.001 ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[30]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[29]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[28]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|address_dma_reg[25..31]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 974                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                          ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                          ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                          ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                          ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                          ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                          ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                          ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                          ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[31],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[30],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[29],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[28],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[27],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[26],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[25],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|address_dma_reg[25],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|address_dma_reg[26]                                                                                                                                                                                                       ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_last_field[34],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                            ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                            ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                            ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][63],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][63],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][63],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][63],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][63],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][61],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79],                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79],                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][61],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][61],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][61],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][61],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][61],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67],                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|address_dma_reg[31]                                                                                                                                                                                                       ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66],                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|address_dma_reg[30]                                                                                                                                                                                                       ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65],                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|address_dma_reg[29]                                                                                                                                                                                                       ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64],                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|address_dma_reg[28]                                                                                                                                                                                                       ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|address_dma_reg[27]                                                                                                                                                                                                       ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                            ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                        ; Lost Fanouts                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                         ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                          ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[2],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                           ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                              ;
;                                                                                                                                                                                                                                                                                               ;                                ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                               ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                            ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],                                                                                                            ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                            ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]                                                                                                                                                                ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0]                                                                                                                                                                ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dbrk:the_LT24_System_nios2_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dbrk:the_LT24_System_nios2_nios2_oci_dbrk|dbrk_break,                                                                                                          ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_break:the_LT24_System_nios2_nios2_oci_break|trigbrktype                                                                                                        ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_xbrk:the_LT24_System_nios2_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_xbrk:the_LT24_System_nios2_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_xbrk:the_LT24_System_nios2_nios2_oci_xbrk|M_xbrk_goto1                                                                                                         ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                   ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                     ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][91]                                                                                                                                                      ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][68],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                            ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                            ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                 ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                 ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                            ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                             ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[31]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[31]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[30]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[30]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[29]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[29]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[28]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[28]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[27]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[27]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[26]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[26]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[25]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[25]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[24]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[24]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[23]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[23]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[22]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[22]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[21]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[21]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[20]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[20]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[19]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[19]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[18]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[18]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[17]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[17]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[16]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[16]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[14]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[14]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[13]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[13]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[12]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[12]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[11]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[11]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[10]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[10]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[9]                                                                                                                                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[9]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[8]                                                                                                                                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[8]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[7]                                                                                                                                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[7]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[6]                                                                                                                                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[6]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[5]                                                                                                                                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[5]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[4]                                                                                                                                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[4]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[3]                                                                                                                                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[3]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[2]                                                                                                                                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[2]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[1]                                                                                                                                                                                                                              ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[1]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                          ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dbrk:the_LT24_System_nios2_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_break:the_LT24_System_nios2_nios2_oci_break|trigger_state                                                                                                      ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                  ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|E_control_reg_rddata[15]                                                                                                                                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_nios2:nios2|M_control_reg_rddata[15]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                   ; Lost Fanouts                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                     ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                   ; Lost Fanouts                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                     ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                ; Lost Fanouts                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                  ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                ; Lost Fanouts                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                  ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                ; Lost Fanouts                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                  ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                  ; Lost Fanouts                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                  ; Lost Fanouts                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                  ; Lost Fanouts                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][71]                                                                                                                                                      ; Lost Fanouts                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][71]                                                                                                                                                        ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                             ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                              ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                 ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                               ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                  ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                                                                                     ; Stuck at GND                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][108]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                          ; Stuck at VCC                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                 ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|DRsize.101 ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                   ; Lost Fanouts                   ; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3499  ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 332   ;
; Number of registers using Asynchronous Clear ; 2820  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2297  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                       ; 2       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                       ; 1       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                       ; 2       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                       ; 2       ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|csx_reg                                                                                                           ; 2       ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|dcx_reg                                                                                                           ; 2       ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|lcd_reset_n                                                                                                               ; 1       ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|wrx_reg                                                                                                           ; 2       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                       ; 2       ;
; LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                ; 563     ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                       ; 2       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                       ; 2       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                       ; 2       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|i_addr[12]                                                                                                                     ; 12      ;
; LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                 ; 1       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|refresh_counter[14]                                                                                                            ; 2       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                            ; 2       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                            ; 2       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                             ; 2       ;
; LT24_System:inst|LT24_System_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                             ; 2       ;
; LT24_System:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                   ; 1       ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rst1                                                                               ; 19      ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|av_waitrequest                                                                                                                               ; 6       ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|count[9]                                                                           ; 11      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                       ; 3       ;
; LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                 ; 1       ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                ; 1       ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                ; 4       ;
; LT24_System:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                   ; 2       ;
; LT24_System:inst|LT24_System_nios2:nios2|M_pipe_flush                                                                                                                                         ; 54      ;
; LT24_System:inst|LT24_System_nios2:nios2|hbreak_enabled                                                                                                                                       ; 10      ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                               ; 2       ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|t_dav                                                                                                                                        ; 3       ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                   ; 6       ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                         ; 2       ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                ; 1       ;
; LT24_System:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                   ; 1       ;
; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|rst2                                                                               ; 3       ;
; LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                             ; 2       ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                      ; 4       ;
; LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity6a0                ; 1       ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                ; 1       ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                    ; 1       ;
; LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; LT24_System:inst|LT24_System_nios2:nios2|ic_tag_clr_valid_bits                                                                                                                                ; 1       ;
; LT24_System:inst|LT24_System_nios2:nios2|M_pipe_flush_waddr[23]                                                                                                                               ; 1       ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                     ; 1       ;
; LT24_System:inst|LT24_System_pll:pll|pfdena_reg                                                                                                                                               ; 2       ;
; LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                  ; 3       ;
; Total number of inverted registers = 52                                                                                                                                                       ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|d_byteenable[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|d_address_tag_field[1]                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|pending_response_count[1]                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|data_reg[14]                                                                                                                                             ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[7]                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|A_slow_inst_result[7]                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[2]                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|readdata[1]                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|D_iw[6]                                                                                                                                                                                                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|A_inst_result[18]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|M_mem_byte_en[0]                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|ic_fill_ap_offset[0]                                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|data_in[12]                                                                                                                                                                                                             ;
; 8:1                ; 31 bits   ; 155 LEs       ; 31 LEs               ; 124 LEs                ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst|read_data[18]                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|d_writedata[0]                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                      ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|MonDReg[15]                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|MonDReg[0]                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|E_src2[28]                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|ic_tag_wraddress[3]                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|M_st_data[28]                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck|sr[32] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|d_address_offset_field[2]                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|MonAReg[10]                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|LT24_System_sdram_controller_input_efifo_module:the_LT24_System_sdram_controller_input_efifo_module|entries[1]                                                                                                               ;
; 5:1                ; 62 bits   ; 186 LEs       ; 62 LEs               ; 124 LEs                ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|address_dma_reg[28]                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_bank[1]                                                                                                                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_break:the_LT24_System_nios2_nios2_oci_break|break_readreg[14]                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|E_src1[19]                                                                                                                                                                                                                                         ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|M_pipe_flush_waddr[20]                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|M_mem_byte_en[2]                                                                                                                                                                                                                                   ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|F_pc[23]                                                                                                                                                                                                                                           ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|counter_reg[11]                                                                                                                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_addr[12]                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_addr[2]                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|data_reg[5]                                                                                                                                                                                                     ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|active_dqm[0]                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|csx_reg                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|m_data[4]                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|counter_reg[31]                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_001:router_001|src_data[93]                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|E_logic_result[25]                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|dc_tag_wr_port_data[2]                                                                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|F_iw[16]                                                                                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|dc_data_rd_port_addr[3]                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|dc_data_wr_port_addr[4]                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|dc_data_wr_port_addr[2]                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|D_dst_regnum[0]                                                                                                                                                                                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|A_wr_data_unfiltered[24]                                                                                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|A_wr_data_unfiltered[12]                                                                                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|dc_data_wr_port_data[11]                                                                                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|dc_data_wr_port_data[4]                                                                                                                                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|dc_data_wr_port_data[27]                                                                                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|dc_data_wr_port_data[19]                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|A_wr_data_unfiltered[0]                                                                                                                                                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|D_src2_reg[8]                                                                                                                                                                                                                                      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_nios2:nios2|F_ic_tag_rd_addr_nxt[5]                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst|Selector63                                                                                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|Selector25                                                                                                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|Selector23                                                                                                                                                                                                      ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |LT24_Controller|LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|Selector24                                                                                                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|Selector35                                                                                                                                                                                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |LT24_Controller|LT24_System:inst|LT24_System_sdram_controller:sdram_controller|Selector28                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_sdram_controller:sdram_controller ;
+-----------------------------+-------+------+------------------------------------------+
; Assignment                  ; Value ; From ; To                                       ;
+-----------------------------+-------+------+------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                          ;
+-----------------------------+-------+------+------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_pll:pll ;
+----------------+-------+------+-----------------------------+
; Assignment     ; Value ; From ; To                          ;
+----------------+-------+------+-----------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                  ;
+----------------+-------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_pll:pll|LT24_System_pll_stdsync_sv6:stdsync2|LT24_System_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                   ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                    ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_graycounter_on6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_graycounter_l5c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|altsyncram_3011:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_16d:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|dffpipe_vu8:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|dffpipe_vu8:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_26d:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|cntr_old:cntr_b ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                      ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                      ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                      ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                      ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                          ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                       ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                       ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                       ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                       ;
; LPM_NUMWORDS             ; 64          ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                                       ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                                                                ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                                ;
; LPM_WIDTHU               ; 6           ; Signed Integer                                                                                                ;
; LPM_WIDTHU_R             ; 7           ; Signed Integer                                                                                                ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                                       ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                       ;
; USE_EAB                  ; ON          ; Untyped                                                                                                       ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                       ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                ;
; CBXI_PARAMETER           ; dcfifo_9dg1 ; Untyped                                                                                                       ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lt24_ctrl_0_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_0_avalon_slave_0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 2     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lt24_ctrl_0_avalon_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router:router|LT24_System_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_001:router_001|LT24_System_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_002:router_002|LT24_System_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_003:router_003|LT24_System_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_004:router_004|LT24_System_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_005|LT24_System_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_006|LT24_System_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_007|LT24_System_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                           ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                    ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                    ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                          ;
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; ADAPTER_VERSION           ; 13_1  ; String                                                                                                                                                                                                                       ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
; ST_DATA_W      ; 90    ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
; ST_CHANNEL_W   ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                                          ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                          ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                          ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                          ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                          ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                          ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                               ;
; Entity Instance            ; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                              ;
; Entity Instance            ; LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                              ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                              ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                         ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                              ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                         ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_005|LT24_System_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_004:router_004|LT24_System_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_003:router_003|LT24_System_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_002:router_002|LT24_System_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_001:router_001|LT24_System_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router:router|LT24_System_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_ctrl_0_avalon_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                   ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                 ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                    ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                               ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                            ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                       ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                           ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lt24_ctrl_0_avalon_master_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                   ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                           ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_0_avalon_slave_0_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                         ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lt24_ctrl_0_avalon_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_pll:pll|LT24_System_pll_altpll_2jh2:sd1"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_sdram_controller:sdram_controller|LT24_System_sdram_controller_input_efifo_module:the_LT24_System_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic"                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_jtag_uart:jtag_uart"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "LT24_System:inst|LT24_System_nios2:nios2" ;
+--------------+--------+----------+-----------------------------------+
; Port         ; Type   ; Severity ; Details                           ;
+--------------+--------+----------+-----------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected            ;
+--------------+--------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 107                         ;
; cycloneiii_ff         ; 3402                        ;
;     CLR               ; 906                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 64                          ;
;     ENA               ; 421                         ;
;     ENA CLR           ; 1512                        ;
;     ENA CLR SCLR      ; 55                          ;
;     ENA CLR SLD       ; 227                         ;
;     ENA SLD           ; 13                          ;
;     SLD               ; 10                          ;
;     plain             ; 183                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 3723                        ;
;     arith             ; 288                         ;
;         2 data inputs ; 166                         ;
;         3 data inputs ; 122                         ;
;     normal            ; 3435                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 41                          ;
;         2 data inputs ; 402                         ;
;         3 data inputs ; 1105                        ;
;         4 data inputs ; 1881                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 267                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 3.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Dec 12 11:17:12 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LT24_Controller -c LT24_Controller
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /users/aroulin/desktop/embeddedsystems/lt24/hdl/lt24_master.vhd
    Info (12022): Found design unit 1: LT24_Master-RTL
    Info (12023): Found entity 1: LT24_Master
Info (12021): Found 2 design units, including 1 entities, in source file /users/aroulin/desktop/embeddedsystems/lt24/hdl/fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN
    Info (12023): Found entity 1: FIFO
Info (12021): Found 2 design units, including 1 entities, in source file /users/aroulin/desktop/embeddedsystems/lt24/hdl/lt24_module.vhd
    Info (12022): Found design unit 1: LT24_Module-RTL
    Info (12023): Found entity 1: LT24_Module
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/lt24_system.v
    Info (12023): Found entity 1: LT24_System
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_irq_mapper.sv
    Info (12023): Found entity 1: LT24_System_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0.v
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file lt24_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_rsp_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_cmd_demux
Info (12021): Found 7 design units, including 7 entities, in source file lt24_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full_13_1
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 6 design units, including 6 entities, in source file lt24_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
    Info (12023): Found entity 2: altera_merlin_burst_adapter_full_new
    Info (12023): Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new
    Info (12023): Found entity 4: top_wrap_and_default_conveters
    Info (12023): Found entity 5: top_wrap_incr_and_default_conveters
    Info (12023): Found entity 6: top_incr_and_default_conveters
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file lt24_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_router_005_default_decode
    Info (12023): Found entity 2: LT24_System_mm_interconnect_0_router_005
Info (12021): Found 2 design units, including 2 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: LT24_System_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: LT24_System_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: LT24_System_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: LT24_System_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file lt24_system/synthesis/submodules/lt24_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: LT24_System_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: LT24_System_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_module.vhd
    Info (12022): Found design unit 1: LT24_Module-RTL
    Info (12023): Found entity 1: LT24_Module
Info (12021): Found 4 design units, including 4 entities, in source file lt24_system/synthesis/submodules/lt24_system_pll.v
    Info (12023): Found entity 1: LT24_System_pll_dffpipe_l2c
    Info (12023): Found entity 2: LT24_System_pll_stdsync_sv6
    Info (12023): Found entity 3: LT24_System_pll_altpll_2jh2
    Info (12023): Found entity 4: LT24_System_pll
Info (12021): Found 2 design units, including 2 entities, in source file lt24_system/synthesis/submodules/lt24_system_sdram_controller.v
    Info (12023): Found entity 1: LT24_System_sdram_controller_input_efifo_module
    Info (12023): Found entity 2: LT24_System_sdram_controller
Info (12021): Found 5 design units, including 5 entities, in source file lt24_system/synthesis/submodules/lt24_system_jtag_uart.v
    Info (12023): Found entity 1: LT24_System_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: LT24_System_jtag_uart_scfifo_w
    Info (12023): Found entity 3: LT24_System_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: LT24_System_jtag_uart_scfifo_r
    Info (12023): Found entity 5: LT24_System_jtag_uart
Info (12021): Found 27 design units, including 27 entities, in source file lt24_system/synthesis/submodules/lt24_system_nios2.v
    Info (12023): Found entity 1: LT24_System_nios2_ic_data_module
    Info (12023): Found entity 2: LT24_System_nios2_ic_tag_module
    Info (12023): Found entity 3: LT24_System_nios2_bht_module
    Info (12023): Found entity 4: LT24_System_nios2_register_bank_a_module
    Info (12023): Found entity 5: LT24_System_nios2_register_bank_b_module
    Info (12023): Found entity 6: LT24_System_nios2_dc_tag_module
    Info (12023): Found entity 7: LT24_System_nios2_dc_data_module
    Info (12023): Found entity 8: LT24_System_nios2_dc_victim_module
    Info (12023): Found entity 9: LT24_System_nios2_nios2_oci_debug
    Info (12023): Found entity 10: LT24_System_nios2_ociram_sp_ram_module
    Info (12023): Found entity 11: LT24_System_nios2_nios2_ocimem
    Info (12023): Found entity 12: LT24_System_nios2_nios2_avalon_reg
    Info (12023): Found entity 13: LT24_System_nios2_nios2_oci_break
    Info (12023): Found entity 14: LT24_System_nios2_nios2_oci_xbrk
    Info (12023): Found entity 15: LT24_System_nios2_nios2_oci_dbrk
    Info (12023): Found entity 16: LT24_System_nios2_nios2_oci_itrace
    Info (12023): Found entity 17: LT24_System_nios2_nios2_oci_td_mode
    Info (12023): Found entity 18: LT24_System_nios2_nios2_oci_dtrace
    Info (12023): Found entity 19: LT24_System_nios2_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 20: LT24_System_nios2_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 21: LT24_System_nios2_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 22: LT24_System_nios2_nios2_oci_fifo
    Info (12023): Found entity 23: LT24_System_nios2_nios2_oci_pib
    Info (12023): Found entity 24: LT24_System_nios2_nios2_oci_im
    Info (12023): Found entity 25: LT24_System_nios2_nios2_performance_monitors
    Info (12023): Found entity 26: LT24_System_nios2_nios2_oci
    Info (12023): Found entity 27: LT24_System_nios2
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_nios2_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: LT24_System_nios2_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_nios2_jtag_debug_module_tck.v
    Info (12023): Found entity 1: LT24_System_nios2_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_nios2_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: LT24_System_nios2_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_nios2_mult_cell.v
    Info (12023): Found entity 1: LT24_System_nios2_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_nios2_oci_test_bench.v
    Info (12023): Found entity 1: LT24_System_nios2_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file lt24_system/synthesis/submodules/lt24_system_nios2_test_bench.v
    Info (12023): Found entity 1: LT24_System_nios2_test_bench
Info (12021): Found 2 design units, including 1 entities, in source file /users/aroulin/desktop/embeddedsystems/lt24/hdl/lt24_slave.vhd
    Info (12022): Found design unit 1: LT24_Slave-RTL
    Info (12023): Found entity 1: LT24_Slave
Info (12021): Found 2 design units, including 1 entities, in source file /users/aroulin/desktop/embeddedsystems/lt24/hdl/lt24_interface.vhd
    Info (12022): Found design unit 1: LT24_Interface-RTL
    Info (12023): Found entity 1: LT24_Interface
Info (12021): Found 1 design units, including 1 entities, in source file lt24_controller.bdf
    Info (12023): Found entity 1: LT24_Controller
Warning (10037): Verilog HDL or VHDL warning at LT24_System_nios2.v(2120): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at LT24_System_nios2.v(2122): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at LT24_System_nios2.v(2278): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at LT24_System_nios2.v(3102): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at LT24_System_sdram_controller.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at LT24_System_sdram_controller.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at LT24_System_sdram_controller.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at LT24_System_sdram_controller.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "LT24_Controller" for the top level hierarchy
Warning (275086): Found inconsistent I/O type for element "GPIO_1_D"
Warning (275080): Converted elements in bus name "GPIO_1_D" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "GPIO_1_D[23]" to "GPIO_1_D23"
    Warning (275081): Converted element name(s) from "GPIO_1_D[10]" to "GPIO_1_D10"
    Warning (275081): Converted element name(s) from "GPIO_1_D[33]" to "GPIO_1_D33"
    Warning (275081): Converted element name(s) from "GPIO_1_D[31]" to "GPIO_1_D31"
    Warning (275081): Converted element name(s) from "GPIO_1_D[8]" to "GPIO_1_D8"
    Warning (275081): Converted element name(s) from "GPIO_1_D[9]" to "GPIO_1_D9"
    Warning (275081): Converted element name(s) from "GPIO_1_D[11..22]" to "GPIO_1_D11..22"
    Warning (275081): Converted element name(s) from "GPIO_1_D[3..6]" to "GPIO_1_D3..6"
Info (12128): Elaborating entity "LT24_System" for hierarchy "LT24_System:inst"
Info (12128): Elaborating entity "LT24_System_nios2" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2"
Info (12128): Elaborating entity "LT24_System_nios2_test_bench" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_test_bench:the_LT24_System_nios2_test_bench"
Info (12128): Elaborating entity "LT24_System_nios2_ic_data_module" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_data_module:LT24_System_nios2_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_data_module:LT24_System_nios2_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_data_module:LT24_System_nios2_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_data_module:LT24_System_nios2_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_data_module:LT24_System_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "LT24_System_nios2_ic_tag_module" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_tag_module:LT24_System_nios2_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_tag_module:LT24_System_nios2_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_tag_module:LT24_System_nios2_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_tag_module:LT24_System_nios2_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "LT24_System_nios2_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0gh1.tdf
    Info (12023): Found entity 1: altsyncram_0gh1
Info (12128): Elaborating entity "altsyncram_0gh1" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_ic_tag_module:LT24_System_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_0gh1:auto_generated"
Info (12128): Elaborating entity "LT24_System_nios2_bht_module" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_bht_module:LT24_System_nios2_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_bht_module:LT24_System_nios2_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_bht_module:LT24_System_nios2_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_bht_module:LT24_System_nios2_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "LT24_System_nios2_bht_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3h1.tdf
    Info (12023): Found entity 1: altsyncram_n3h1
Info (12128): Elaborating entity "altsyncram_n3h1" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_bht_module:LT24_System_nios2_bht|altsyncram:the_altsyncram|altsyncram_n3h1:auto_generated"
Info (12128): Elaborating entity "LT24_System_nios2_register_bank_a_module" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_a_module:LT24_System_nios2_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_a_module:LT24_System_nios2_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_a_module:LT24_System_nios2_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_a_module:LT24_System_nios2_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "LT24_System_nios2_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nhg1.tdf
    Info (12023): Found entity 1: altsyncram_nhg1
Info (12128): Elaborating entity "altsyncram_nhg1" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_a_module:LT24_System_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_nhg1:auto_generated"
Info (12128): Elaborating entity "LT24_System_nios2_register_bank_b_module" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_b_module:LT24_System_nios2_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_b_module:LT24_System_nios2_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_b_module:LT24_System_nios2_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_b_module:LT24_System_nios2_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "LT24_System_nios2_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ohg1.tdf
    Info (12023): Found entity 1: altsyncram_ohg1
Info (12128): Elaborating entity "altsyncram_ohg1" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_register_bank_b_module:LT24_System_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ohg1:auto_generated"
Info (12128): Elaborating entity "LT24_System_nios2_dc_tag_module" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_tag_module:LT24_System_nios2_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_tag_module:LT24_System_nios2_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_tag_module:LT24_System_nios2_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_tag_module:LT24_System_nios2_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "LT24_System_nios2_dc_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_log1.tdf
    Info (12023): Found entity 1: altsyncram_log1
Info (12128): Elaborating entity "altsyncram_log1" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_tag_module:LT24_System_nios2_dc_tag|altsyncram:the_altsyncram|altsyncram_log1:auto_generated"
Info (12128): Elaborating entity "LT24_System_nios2_dc_data_module" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_data_module:LT24_System_nios2_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_data_module:LT24_System_nios2_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_data_module:LT24_System_nios2_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_data_module:LT24_System_nios2_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf
    Info (12023): Found entity 1: altsyncram_kpc1
Info (12128): Elaborating entity "altsyncram_kpc1" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_data_module:LT24_System_nios2_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated"
Info (12128): Elaborating entity "LT24_System_nios2_dc_victim_module" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_victim_module:LT24_System_nios2_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_victim_module:LT24_System_nios2_dc_victim|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_victim_module:LT24_System_nios2_dc_victim|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_victim_module:LT24_System_nios2_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_dc_victim_module:LT24_System_nios2_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Info (12128): Elaborating entity "LT24_System_nios2_mult_cell" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v
    Info (12023): Found entity 1: altera_mult_add_q1u2
Info (12128): Elaborating entity "altera_mult_add_q1u2" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v
    Info (12023): Found entity 1: altera_mult_add_s1u2
Info (12128): Elaborating entity "altera_mult_add_s1u2" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "16"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_debug" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_debug:the_LT24_System_nios2_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_debug:the_LT24_System_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_debug:the_LT24_System_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_debug:the_LT24_System_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_ocimem" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem"
Info (12128): Elaborating entity "LT24_System_nios2_ociram_sp_ram_module" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram_module:LT24_System_nios2_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram_module:LT24_System_nios2_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram_module:LT24_System_nios2_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram_module:LT24_System_nios2_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "LT24_System_nios2_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1s81.tdf
    Info (12023): Found entity 1: altsyncram_1s81
Info (12128): Elaborating entity "altsyncram_1s81" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_ocimem:the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram_module:LT24_System_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1s81:auto_generated"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_avalon_reg" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_avalon_reg:the_LT24_System_nios2_nios2_avalon_reg"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_break" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_break:the_LT24_System_nios2_nios2_oci_break"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_xbrk" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_xbrk:the_LT24_System_nios2_nios2_oci_xbrk"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_dbrk" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dbrk:the_LT24_System_nios2_nios2_oci_dbrk"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_itrace" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_itrace:the_LT24_System_nios2_nios2_oci_itrace"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_dtrace" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dtrace:the_LT24_System_nios2_nios2_oci_dtrace"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_td_mode" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_dtrace:the_LT24_System_nios2_nios2_oci_dtrace|LT24_System_nios2_nios2_oci_td_mode:LT24_System_nios2_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_fifo" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_fifo:the_LT24_System_nios2_nios2_oci_fifo"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_compute_input_tm_cnt" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_fifo:the_LT24_System_nios2_nios2_oci_fifo|LT24_System_nios2_nios2_oci_compute_input_tm_cnt:the_LT24_System_nios2_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_fifo_wrptr_inc" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_fifo:the_LT24_System_nios2_nios2_oci_fifo|LT24_System_nios2_nios2_oci_fifo_wrptr_inc:the_LT24_System_nios2_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_fifo_cnt_inc" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_fifo:the_LT24_System_nios2_nios2_oci_fifo|LT24_System_nios2_nios2_oci_fifo_cnt_inc:the_LT24_System_nios2_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "LT24_System_nios2_oci_test_bench" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_fifo:the_LT24_System_nios2_nios2_oci_fifo|LT24_System_nios2_oci_test_bench:the_LT24_System_nios2_oci_test_bench"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_pib" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_pib:the_LT24_System_nios2_nios2_oci_pib"
Info (12128): Elaborating entity "LT24_System_nios2_nios2_oci_im" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_nios2_oci_im:the_LT24_System_nios2_nios2_oci_im"
Info (12128): Elaborating entity "LT24_System_nios2_jtag_debug_module_wrapper" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "LT24_System_nios2_jtag_debug_module_tck" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_tck:the_LT24_System_nios2_jtag_debug_module_tck"
Info (12128): Elaborating entity "LT24_System_nios2_jtag_debug_module_sysclk" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_sysclk:the_LT24_System_nios2_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:LT24_System_nios2_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:LT24_System_nios2_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:LT24_System_nios2_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:LT24_System_nios2_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:LT24_System_nios2_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_nios2_oci:the_LT24_System_nios2_nios2_oci|LT24_System_nios2_jtag_debug_module_wrapper:the_LT24_System_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:LT24_System_nios2_jtag_debug_module_phy"
Info (12128): Elaborating entity "LT24_System_jtag_uart" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "LT24_System_jtag_uart_scfifo_w" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_w:the_LT24_System_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "LT24_System_jtag_uart_scfifo_r" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|LT24_System_jtag_uart_scfifo_r:the_LT24_System_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_jtag_uart:jtag_uart|alt_jtag_atlantic:LT24_System_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "LT24_System_sdram_controller" for hierarchy "LT24_System:inst|LT24_System_sdram_controller:sdram_controller"
Info (12128): Elaborating entity "LT24_System_sdram_controller_input_efifo_module" for hierarchy "LT24_System:inst|LT24_System_sdram_controller:sdram_controller|LT24_System_sdram_controller_input_efifo_module:the_LT24_System_sdram_controller_input_efifo_module"
Info (12128): Elaborating entity "LT24_System_pll" for hierarchy "LT24_System:inst|LT24_System_pll:pll"
Warning (10034): Output port "c2" at LT24_System_pll.v(241) has no driver
Info (12128): Elaborating entity "LT24_System_pll_stdsync_sv6" for hierarchy "LT24_System:inst|LT24_System_pll:pll|LT24_System_pll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "LT24_System_pll_dffpipe_l2c" for hierarchy "LT24_System:inst|LT24_System_pll:pll|LT24_System_pll_stdsync_sv6:stdsync2|LT24_System_pll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "LT24_System_pll_altpll_2jh2" for hierarchy "LT24_System:inst|LT24_System_pll:pll|LT24_System_pll_altpll_2jh2:sd1"
Info (12128): Elaborating entity "LT24_Module" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0"
Info (12128): Elaborating entity "LT24_Slave" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Slave:LT24_Slave_inst"
Info (12128): Elaborating entity "LT24_Interface" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst"
Info (12128): Elaborating entity "LT24_Master" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Master:LT24_Master_inst"
Warning (10492): VHDL Process Statement warning at LT24_Master.vhd(55): signal "write_data_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "FIFO" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "lpm_widthu_r" = "7"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_9dg1.tdf
    Info (12023): Found entity 1: dcfifo_9dg1
Info (12128): Elaborating entity "dcfifo_9dg1" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf
    Info (12023): Found entity 1: a_gray2bin_sgb
Info (12128): Elaborating entity "a_gray2bin_sgb" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_on6.tdf
    Info (12023): Found entity 1: a_graycounter_on6
Info (12128): Elaborating entity "a_graycounter_on6" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_graycounter_on6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_l5c.tdf
    Info (12023): Found entity 1: a_graycounter_l5c
Info (12128): Elaborating entity "a_graycounter_l5c" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|a_graycounter_l5c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3011.tdf
    Info (12023): Found entity 1: altsyncram_3011
Info (12128): Elaborating entity "altsyncram_3011" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|altsyncram_3011:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_16d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_16d
Info (12128): Elaborating entity "alt_synch_pipe_16d" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_16d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|dffpipe_vu8:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_26d
Info (12128): Elaborating entity "alt_synch_pipe_26d" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_26d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|cmpr_d66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_old.tdf
    Info (12023): Found entity 1: cntr_old
Info (12128): Elaborating entity "cntr_old" for hierarchy "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|cntr_old:cntr_b"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lt24_ctrl_0_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lt24_ctrl_0_avalon_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router_default_decode" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router:router|LT24_System_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router_001" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router_001_default_decode" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_001:router_001|LT24_System_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router_002" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router_002_default_decode" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_002:router_002|LT24_System_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router_003" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router_003_default_decode" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_003:router_003|LT24_System_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router_004" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router_004_default_decode" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_004:router_004|LT24_System_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router_005" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_005"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_router_005_default_decode" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_router_005:router_005|LT24_System_mm_interconnect_0_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only_13_1" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_cmd_demux" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_cmd_demux_001" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_cmd_demux_002" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_cmd_mux" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_cmd_mux_001" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_cmd_mux_002" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_rsp_demux" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_rsp_demux_001" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_rsp_mux" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_rsp_mux_001" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "LT24_System_mm_interconnect_0_rsp_mux_002" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|LT24_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "LT24_System_irq_mapper" for hierarchy "LT24_System:inst|LT24_System_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "LT24_System:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "LT24_System:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "LT24_System:inst|altera_reset_controller:rst_controller_001"
Warning (12020): Port "jdo" on the entity instantiation of "the_LT24_System_nios2_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "LT24_System:inst|LT24_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "LT24_System:inst|LT24_System_nios2:nios2|Add17"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|lpm_add_sub:Add17"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|lpm_add_sub:Add17" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01
Info (12130): Elaborated megafunction instantiation "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "LT24_System:inst|LT24_System_nios2:nios2|LT24_System_nios2_mult_cell:the_LT24_System_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D11" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D3" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D4" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D5" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D6" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D12" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D13" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D14" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D15" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D16" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D17" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D18" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D19" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D20" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D21" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D22" and its non-tri-state driver.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0[4]~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
    Warning (13010): Node "data_to_and_from_the_LT24_COMP_0~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "GPIO_1_D8" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|counter_reg[0] will power up to Low
    Critical Warning (18010): Register LT24_System:inst|LT24_Module:lt24_ctrl_0|LT24_Interface:LT24_Interface_inst|counter_reg[31] will power up to Low
Info (17049): 381 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/output_files/LT24_Controller.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "LT24_System:inst|LT24_System_pll:pll|LT24_System_pll_altpll_2jh2:sd1|pll7" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Info (21057): Implemented 6153 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 5812 logic cells
    Info (21064): Implemented 267 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 755 megabytes
    Info: Processing ended: Fri Dec 12 11:17:34 2014
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/output_files/LT24_Controller.map.smsg.


