# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_01.srcs/sources_1/new/AND_GATE.vhd" \
"../../../../project_01.srcs/sim_1/new/AND_GATE_TB.vhd" \

# Do not sort compile order
nosort
