/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [24:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  reg [3:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [13:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [5:0] celloutsig_0_52z;
  wire [8:0] celloutsig_0_53z;
  wire [5:0] celloutsig_0_54z;
  wire [32:0] celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire [5:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire [9:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  reg [15:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  reg [13:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_7z ? celloutsig_0_29z : celloutsig_0_32z[4];
  assign celloutsig_1_9z = celloutsig_1_8z ? celloutsig_1_2z : celloutsig_1_6z;
  assign celloutsig_0_2z = in_data[83] ? in_data[26] : celloutsig_0_0z;
  assign celloutsig_0_18z = ~(celloutsig_0_0z | celloutsig_0_4z);
  assign celloutsig_0_59z = ~((celloutsig_0_54z[1] | celloutsig_0_52z[3]) & celloutsig_0_1z[20]);
  assign celloutsig_1_19z = ~((celloutsig_1_7z | celloutsig_1_1z) & celloutsig_1_5z);
  assign celloutsig_0_14z = ~((celloutsig_0_7z | celloutsig_0_3z[5]) & celloutsig_0_9z[5]);
  assign celloutsig_1_1z = in_data[119] | celloutsig_1_0z[8];
  assign celloutsig_1_6z = celloutsig_1_0z[9] | in_data[127];
  assign celloutsig_0_25z = celloutsig_0_0z | celloutsig_0_15z;
  assign celloutsig_0_21z = celloutsig_0_1z[13] ^ celloutsig_0_12z[1];
  assign celloutsig_0_23z = celloutsig_0_8z ^ celloutsig_0_19z[8];
  assign celloutsig_0_4z = ~(celloutsig_0_1z[14] ^ celloutsig_0_1z[8]);
  assign celloutsig_0_43z = ~(celloutsig_0_16z[23] ^ celloutsig_0_1z[13]);
  assign celloutsig_0_46z = ~(celloutsig_0_5z[0] ^ celloutsig_0_12z[6]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ celloutsig_1_0z[6]);
  assign celloutsig_0_28z = ~(celloutsig_0_24z[3] ^ celloutsig_0_3z[7]);
  assign celloutsig_1_10z = in_data[165:161] + { in_data[182:179], celloutsig_1_2z };
  assign celloutsig_0_47z = { celloutsig_0_3z[1:0], celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_9z } & { celloutsig_0_9z[0], celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_40z };
  assign celloutsig_0_5z = { in_data[23:19], celloutsig_0_2z } & { in_data[72:68], celloutsig_0_2z };
  assign celloutsig_1_8z = { celloutsig_1_4z[10:9], celloutsig_1_6z, celloutsig_1_4z } >= { celloutsig_1_0z[15:2], celloutsig_1_1z };
  assign celloutsig_0_51z = celloutsig_0_17z & ~(celloutsig_0_48z);
  assign celloutsig_0_8z = celloutsig_0_7z & ~(in_data[69]);
  assign celloutsig_0_53z = { celloutsig_0_52z[5:2], celloutsig_0_44z, celloutsig_0_48z } % { 1'h1, celloutsig_0_19z[11:4] };
  assign celloutsig_0_54z = { celloutsig_0_49z, celloutsig_0_18z } % { 1'h1, celloutsig_0_47z[4:1], celloutsig_0_28z };
  assign celloutsig_1_18z = { celloutsig_1_14z[5:3], celloutsig_1_5z } % { 1'h1, celloutsig_1_15z[1], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_3z = { celloutsig_0_1z[10:6], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } * { in_data[63:57], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_27z, celloutsig_0_21z } * { celloutsig_0_33z[6:4], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_25z };
  assign celloutsig_0_6z = celloutsig_0_3z[8:3] * celloutsig_0_1z[17:12];
  assign celloutsig_0_9z = celloutsig_0_3z[8:3] * celloutsig_0_1z[18:13];
  assign celloutsig_1_4z = celloutsig_1_2z ? celloutsig_1_0z[13:2] : { celloutsig_1_3z[8:7], 1'h0, celloutsig_1_3z };
  assign celloutsig_0_12z = celloutsig_0_10z ? { celloutsig_0_3z[8:3], 1'h1 } : { celloutsig_0_5z[4], celloutsig_0_6z };
  assign celloutsig_0_26z = celloutsig_0_11z ? celloutsig_0_6z[4:1] : { celloutsig_0_24z[3:1], celloutsig_0_21z };
  assign celloutsig_0_30z = celloutsig_0_12z[1] ? { celloutsig_0_5z[3:1], celloutsig_0_22z } : { celloutsig_0_1z[7], celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_0_0z = & in_data[91:56];
  assign celloutsig_0_40z = & { celloutsig_0_37z[2], celloutsig_0_32z };
  assign celloutsig_0_48z = & { celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_21z };
  assign celloutsig_0_50z = & { celloutsig_0_33z[6:4], celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_7z = & in_data[133:118];
  assign celloutsig_0_10z = & celloutsig_0_5z;
  assign celloutsig_0_11z = & celloutsig_0_3z[7:2];
  assign celloutsig_0_13z = & celloutsig_0_12z[6:4];
  assign celloutsig_0_29z = & { celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_7z = ^ in_data[94:81];
  assign celloutsig_0_22z = ^ { celloutsig_0_3z[6:4], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_49z = { celloutsig_0_26z, celloutsig_0_21z } >> { celloutsig_0_32z[5:3], celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_0_36z = { celloutsig_0_32z[5:3], celloutsig_0_34z } <<< celloutsig_0_16z[9:6];
  assign celloutsig_0_52z = celloutsig_0_16z[13:8] <<< celloutsig_0_33z[6:1];
  assign celloutsig_0_33z = { celloutsig_0_9z, celloutsig_0_21z } >>> { celloutsig_0_1z[2:1], celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_29z };
  assign celloutsig_0_56z = { celloutsig_0_31z[11:7], celloutsig_0_18z, celloutsig_0_37z, celloutsig_0_34z, celloutsig_0_51z, celloutsig_0_13z, celloutsig_0_54z, celloutsig_0_44z, celloutsig_0_52z, celloutsig_0_51z, celloutsig_0_21z } >>> { celloutsig_0_16z[22:6], celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_28z };
  assign celloutsig_1_3z = in_data[160:152] >>> celloutsig_1_0z[14:6];
  assign celloutsig_0_1z = in_data[77:57] >>> in_data[28:8];
  assign celloutsig_0_27z = celloutsig_0_5z[5:1] >>> { celloutsig_0_12z[5:2], celloutsig_0_11z };
  assign celloutsig_1_15z = { celloutsig_1_3z[5:1], celloutsig_1_5z } ~^ celloutsig_1_0z[13:8];
  assign celloutsig_0_31z = { in_data[29:17], celloutsig_0_4z } ~^ { celloutsig_0_19z[14], celloutsig_0_19z[12:0] };
  assign celloutsig_0_78z = { celloutsig_0_56z[18:17], celloutsig_0_46z, celloutsig_0_36z, celloutsig_0_59z, celloutsig_0_43z, celloutsig_0_0z } ^ { in_data[95], celloutsig_0_53z };
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_1z } ^ { celloutsig_0_9z[5:1], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_32z = { celloutsig_0_7z, celloutsig_0_9z } ^ { celloutsig_0_30z[3:2], celloutsig_0_30z, celloutsig_0_28z };
  assign celloutsig_0_77z = ~((celloutsig_0_27z[4] & celloutsig_0_50z) | celloutsig_0_34z);
  assign celloutsig_1_5z = ~((celloutsig_1_1z & in_data[125]) | in_data[141]);
  assign celloutsig_0_15z = ~((celloutsig_0_12z[0] & celloutsig_0_1z[5]) | celloutsig_0_10z);
  assign celloutsig_0_17z = ~((celloutsig_0_9z[1] & celloutsig_0_0z) | celloutsig_0_5z[3]);
  assign celloutsig_0_20z = ~((in_data[31] & celloutsig_0_14z) | celloutsig_0_1z[7]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_44z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_44z = { celloutsig_0_26z[2:0], celloutsig_0_25z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 16'h0000;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[148:133];
  always_latch
    if (!clkin_data[64]) celloutsig_1_14z = 14'h0000;
    else if (clkin_data[32]) celloutsig_1_14z = { celloutsig_1_10z[2:0], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_24z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_24z = { celloutsig_0_9z[4:1], celloutsig_0_13z };
  assign { celloutsig_0_19z[12:0], celloutsig_0_19z[14], celloutsig_0_19z[15] } = ~ { celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z[12] };
  assign celloutsig_0_19z[13] = celloutsig_0_19z[14];
  assign { out_data[131:128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
