

================================================================
== Vitis HLS Report for 'window_max_pool'
================================================================
* Date:           Tue Nov 19 23:15:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_max_pool_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.468 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|      49|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      49|    101|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |icmp_ln1649_1_fu_48_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1649_2_fu_62_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1649_fu_34_p2     |      icmp|   0|  0|  13|          16|          16|
    |max_V_fu_66_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln160_1_fu_54_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln160_fu_40_p3    |    select|   0|  0|  16|           1|          16|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  87|          51|          96|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_ce_reg              |   1|   0|    1|          0|
    |ap_return_int_reg      |  16|   0|   16|          0|
    |p_read_reg_72          |  16|   0|   16|          0|
    |select_ln160_1_reg_78  |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  49|   0|   49|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  window_max_pool|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  window_max_pool|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  window_max_pool|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  window_max_pool|  return value|
|p_read1    |   in|   16|     ap_none|          p_read1|        scalar|
|p_read2    |   in|   16|     ap_none|          p_read2|        scalar|
|p_read3    |   in|   16|     ap_none|          p_read3|        scalar|
|p_read4    |   in|   16|     ap_none|          p_read4|        scalar|
+-----------+-----+-----+------------+-----------------+--------------+

