$comment
	File created using the following command:
		vcd file ParteDb.msim.vcd -direction
$end
$date
	Sun Nov 20 15:04:35 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ParteDb_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " entrada $end
$var reg 1 # reset $end
$var wire 1 $ salida [3] $end
$var wire 1 % salida [2] $end
$var wire 1 & salida [1] $end
$var wire 1 ' salida [0] $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / clk~input_o $end
$var wire 1 0 entrada~input_o $end
$var wire 1 1 clk~inputclkctrl_outclk $end
$var wire 1 2 salida[0]~output_o $end
$var wire 1 3 salida[1]~output_o $end
$var wire 1 4 salida[2]~output_o $end
$var wire 1 5 salida[3]~output_o $end
$var wire 1 6 state.state_bit_0~0_combout $end
$var wire 1 7 reset~input_o $end
$var wire 1 8 reset~inputclkctrl_outclk $end
$var wire 1 9 state.state_bit_0~q $end
$var wire 1 : state.state_bit_2~0_combout $end
$var wire 1 ; state.state_bit_2~q $end
$var wire 1 < state.state_bit_1~0_combout $end
$var wire 1 = state.state_bit_1~q $end
$var wire 1 > salida~0_combout $end
$var wire 1 ? WideOr1~0_combout $end
$var wire 1 @ WideOr0~0_combout $end
$var wire 1 A state.s1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0'
0&
0%
0$
x(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
16
07
08
09
0:
0;
0<
0=
0>
0?
1@
1A
$end
#25000
1!
1/
11
0(
19
0@
1<
06
1?
14
13
1%
1&
#50000
0!
0/
01
1(
#60000
1"
10
0(
#75000
1!
1/
11
1(
1=
09
0A
1:
16
1>
15
12
1$
1'
#90000
0"
00
0(
0:
#100000
0!
0/
01
1(
#125000
1!
1/
11
0(
19
1@
0<
06
0?
04
03
0%
0&
#150000
0!
0/
01
1(
#175000
1!
1/
11
0(
0=
09
1A
16
0>
05
02
0$
0'
#200000
0!
0/
01
1(
#210000
1"
10
0(
1:
#225000
1!
1/
11
1(
1;
19
0A
06
15
1$
#240000
0"
00
0(
#250000
0!
0/
01
1(
#275000
1!
1/
11
0(
09
0@
1<
0:
14
1%
#300000
1"
0!
10
0/
01
1(
#325000
1!
1/
11
0(
1=
0;
1:
16
1?
1>
13
12
1&
1'
#330000
0"
00
1(
0:
#350000
0!
0/
01
0(
#375000
1!
1/
11
1(
19
1@
0<
06
0?
04
03
0%
0&
#390000
1"
10
0(
#400000
1#
0!
17
0/
18
01
1(
09
0=
1:
16
1A
0>
05
02
0$
0'
#425000
1!
1/
11
0(
#450000
0"
0!
00
0/
01
1(
0:
#460000
0#
07
08
0(
#475000
1!
1/
11
1(
19
0@
1<
06
1?
14
13
1%
1&
#480000
1"
10
0(
#500000
0!
0/
01
1(
#510000
0"
00
0(
#525000
1!
1/
11
1(
1=
09
0A
16
1>
15
12
1$
1'
#540000
1"
10
0(
1:
#550000
0!
0/
01
1(
#575000
1!
1/
11
0(
1;
19
0<
0:
06
0>
02
0'
#600000
0!
0/
01
1(
#625000
1!
1/
11
0(
0=
0;
09
1A
1@
1:
16
0?
05
04
03
0$
0%
0&
#650000
0!
0/
01
1(
#660000
0"
00
0(
0:
#675000
1!
1/
11
1(
19
0@
1<
06
1?
14
13
1%
1&
#690000
1"
10
0(
#700000
0!
0/
01
1(
#725000
1!
1/
11
0(
1=
09
0A
1:
16
1>
15
12
1$
1'
#750000
0"
0!
00
0/
01
1(
0:
#775000
1!
1/
11
0(
19
1@
0<
06
0?
04
03
0%
0&
#780000
1"
10
1(
#800000
0!
0/
01
0(
#825000
1!
1/
11
1(
0=
09
1A
1:
16
0>
05
02
0$
0'
#840000
0"
00
0(
0:
#850000
0!
0/
01
1(
#870000
1"
10
0(
1:
#875000
1!
1/
11
1(
1;
19
0A
06
15
1$
#900000
0!
0/
01
0(
#925000
1!
1/
11
1(
09
0@
1<
0:
14
1%
#950000
0!
0/
01
0(
#975000
1!
1/
11
1(
1=
0;
1:
16
1?
1>
13
12
1&
1'
#990000
0"
00
0(
0:
#1000000
