Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 14 15:56:01 2023
| Host         : Aghilan running 64-bit major release  (build 9200)
| Command      : report_methodology -file rx_uart_methodology_drc_routed.rpt -pb rx_uart_methodology_drc_routed.pb -rpx rx_uart_methodology_drc_routed.rpx
| Design       : rx_uart
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_rx_uart
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+-------------------------------------------------+------------+
| Rule   | Severity | Description                                     | Violations |
+--------+----------+-------------------------------------------------+------------+
| XDCC-5 | Warning  | User Non-Timing constraint/property overwritten | 1          |
+--------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on clock overrides a previous user property.
New Source: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_with_hw_trojan_testing/uart_with_hw_trojan_testing.srcs/constrs_1/new/rx_uart.xdc (Line: 171)
Previous Source: Not Available
Related violations: <none>


