GB_UNIT_design_processing_system7_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/GB_UNIT_design/ip/GB_UNIT_design_processing_system7_0_0/GB_UNIT_design_processing_system7_0_0_sim_netlist.vhdl,incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/ec67/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/aed8/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/f0b6/hdl/verilog"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/66be/hdl/verilog"
GB_UNIT_design_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/GB_UNIT_design/ip/GB_UNIT_design_axi_bram_ctrl_0_0/sim/GB_UNIT_design_axi_bram_ctrl_0_0.vhd,incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/ec67/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/aed8/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/f0b6/hdl/verilog"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/66be/hdl/verilog"
GB_UNIT_design_axi_smc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ip/GB_UNIT_design_axi_smc_0/GB_UNIT_design_axi_smc_0_sim_netlist.vhdl,incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/ec67/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/aed8/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/f0b6/hdl/verilog"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/66be/hdl/verilog"
GB_UNIT_design_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/GB_UNIT_design/ip/GB_UNIT_design_rst_ps7_0_50M_0/sim/GB_UNIT_design_rst_ps7_0_50M_0.vhd,incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/ec67/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/aed8/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/f0b6/hdl/verilog"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/66be/hdl/verilog"
GB_UNIT_design.vhd,vhdl,xil_defaultlib,../../../bd/GB_UNIT_design/sim/GB_UNIT_design.vhd,incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/ec67/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/aed8/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/f0b6/hdl/verilog"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/66be/hdl/verilog"
GB_UNIT_design_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/GB_UNIT_design/ip/GB_UNIT_design_axi_gpio_0_0/sim/GB_UNIT_design_axi_gpio_0_0.vhd,incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/ec67/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/aed8/hdl"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/f0b6/hdl/verilog"incdir="../../../../GB_MASTER_UNIT.gen/sources_1/bd/GB_UNIT_design/ipshared/66be/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
