Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 27 23:33:54 2016
| Host         : eecs-digital-02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file Oscilloscope_v1_control_sets_placed.rpt
| Design       : Oscilloscope_v1
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |   165 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             267 |           90 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           16 |
| Yes          | No                    | No                     |             446 |          155 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             203 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------------------------------+----------------------------------+------------------+----------------+
|         Clock Signal        |                      Enable Signal                      |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------+---------------------------------------------------------+----------------------------------+------------------+----------------+
|  ClockDivider/inst/clk_out1 | myss/samplePeriod[3]_i_1_n_0                            | nolabel_line118/btn1pulse        |                2 |              4 |
|  ClockDivider/inst/clk_out1 | myEdgeTypeDetectorChannel1/state[4]_i_1_n_0             | adcc/rawReady                    |                1 |              5 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                           | Trigger/samplesSinceTrigger      |                2 |              5 |
|  ClockDivider/inst/clk_out1 |                                                         | mytls/pixel[11]_i_1_n_0          |                2 |              6 |
|  ClockDivider/inst/clk_out1 |                                                         | myText/blankOut                  |                2 |              6 |
|  ClockDivider/inst/clk_out1 |                                                         | myText/pixel[11]_i_1_n_0         |                1 |              6 |
|  ClockDivider/inst/clk_out1 |                                                         | myText/column[4]_i_1_n_0         |                7 |             10 |
|  ClockDivider/inst/clk_out1 | myss/verticalScaleFactorTimes8Channel1[9]_i_1_n_0       | nolabel_line118/btn1pulse        |                6 |             10 |
|  ClockDivider/inst/clk_out1 |                                                         | myXVGA/hreset                    |                4 |             11 |
|  ClockDivider/inst/clk_out1 | myXVGA/hreset                                           | myXVGA/displayY0                 |                6 |             11 |
|  ClockDivider/inst/clk_out1 | Buffer/trigger_address0[11]_i_1_n_0                     |                                  |                4 |             12 |
|  ClockDivider/inst/clk_out1 | myToggleChannels/channelDataReady                       |                                  |                6 |             12 |
|  ClockDivider/inst/clk_out1 | myToggleChannels/channel1[11]_i_1_n_0                   |                                  |                5 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer2/pointer1                                        |                                  |                3 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer2/pointer0[0]_i_1_n_0                             |                                  |                3 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer2/trigger_address1                                |                                  |                3 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer2/trigger_address0[11]_i_1_n_0                    |                                  |                6 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer/trigger_address1                                 |                                  |                5 |             12 |
|  ClockDivider/inst/clk_out1 | myss/triggerThreshold[11]_i_1_n_0                       | nolabel_line118/btn1pulse        |                9 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer/pointer1                                         |                                  |                3 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer/pointer0[0]_i_1_n_0                              |                                  |                3 |             12 |
|  ClockDivider/inst/clk_out1 | myCurve/address[11]_i_1_n_0                             |                                  |                4 |             12 |
|  ClockDivider/inst/clk_out1 | myCurve2/address[11]_i_1_n_0                            |                                  |                3 |             12 |
|  ClockDivider/inst/clk_out1 | mymeas/signalMax[11]_i_1_n_0                            |                                  |                6 |             12 |
|  ClockDivider/inst/clk_out1 | mymeas/signalPeriod[11]_i_1_n_0                         |                                  |                4 |             12 |
|  ClockDivider/inst/clk_out1 | mymeas/signalMin[11]_i_1_n_0                            |                                  |                4 |             12 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                           | mymeas/signalPeriod[11]_i_1_n_0  |                3 |             12 |
|  ClockDivider/inst/clk_out1 | adcc/sampleClock                                        |                                  |                7 |             12 |
|  ClockDivider/inst/clk_out1 | myToggleChannels/channelDataReady                       | adcc/sampleClock                 |                4 |             16 |
|  ClockDivider/inst/clk_out1 | myText/addressA[16]_i_1_n_0                             |                                  |               11 |             17 |
|  ClockDivider/inst/clk_out1 | nolabel_line114/count                                   | nolabel_line114/count[0]_i_1_n_0 |                5 |             19 |
|  ClockDivider/inst/clk_out1 | nolabel_line112/count                                   | nolabel_line112/count[0]_i_1_n_0 |                5 |             19 |
|  ClockDivider/inst/clk_out1 | nolabel_line111/count                                   | nolabel_line111/count[0]_i_1_n_0 |                5 |             19 |
|  ClockDivider/inst/clk_out1 | nolabel_line113/count                                   | nolabel_line113/count[0]_i_1_n_0 |                5 |             19 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                           | mymeas/timeSinceMax              |                7 |             26 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                           | mymeas/timeSinceMin              |                7 |             26 |
|  ClockDivider/inst/clk_out1 | adcc/ready                                              |                                  |               14 |             37 |
|  ClockDivider/inst/clk_out1 | myEdgeTypeDetectorChannel1/intermediates[4][13]_i_1_n_0 |                                  |               23 |             69 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                           |                                  |               41 |            150 |
|  ClockDivider/inst/clk_out1 |                                                         |                                  |               96 |            296 |
+-----------------------------+---------------------------------------------------------+----------------------------------+------------------+----------------+


