// Copyright (c) 2018 Norwegian University of Science and Technology (NTNU)
//
// BSD v3 License
//
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// * Redistributions of source code must retain the above copyright notice, this
//   list of conditions and the following disclaimer.
//
// * Redistributions in binary form must reproduce the above copyright notice,
//   this list of conditions and the following disclaimer in the documentation
//   and/or other materials provided with the distribution.
//
// * Neither the name of [project] nor the names of its
//   contributors may be used to endorse or promote products derived from
//   this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

package bismo

import Chisel._
import sys.process._
import fpgatidbits.PlatformWrapper._
import fpgatidbits.TidbitsMakeUtils

// Main entry points into the different functionalities provided by this repo.
// There are four different entry points:
// - ChiselMain to generate Verilog
// - EmuLibMain to generate HW+SW cosimulations
// - DriverMain to generate register driver code for BISMO
// - CharacterizeMain to characterize FPGA resource usage of components

object Settings {
  type AccelInstFxn = PlatformWrapperParams => GenericAccelerator
  type AccelMap = Map[String, AccelInstFxn]

  val myInstParams = new BitSerialMatMulParams(
    dpaDimLHS = 8, dpaDimRHS = 8, dpaDimCommon = 256,
    lhsEntriesPerMem = 64 * 32 * 1024 / (8 * 256),
    rhsEntriesPerMem = 64 * 32 * 1024 / (8 * 256),
    mrp = PYNQZ1Params.toMemReqParams(),
    cmdQueueEntries = 256
  )
  val myInstFxn: AccelInstFxn = {
    (p: PlatformWrapperParams) => new BitSerialMatMulAccel(myInstParams, p)
  }

  def makeInstFxn(myP: BitSerialMatMulParams): AccelInstFxn = {
    return {(p: PlatformWrapperParams) => new BitSerialMatMulAccel(myP, p)}
  }

  // accelerator emu settings
  var emuConfigParams =  new BitSerialMatMulParams(
    dpaDimLHS = 2, dpaDimRHS = 2, dpaDimCommon = 128, lhsEntriesPerMem = 128,
    rhsEntriesPerMem = 128, mrp = PYNQZ1Params.toMemReqParams()
  )

  // given accelerator or hw-sw-test name, return its hardware instantiator
  val emuP = TesterWrapperParams
  val emuMap: AccelMap = Map(
    // "main" is the emulator for the default target
    "main" -> {p => new BitSerialMatMulAccel(emuConfigParams, emuP)},
    // HW-SW cosimulation tests
    // for these tests (EmuTest*) the same name is assumed to be the cpp file
    // that defines the software part of the test under test/cosim
    "EmuTestExecStage" -> {p => new EmuTestExecStage(emuP)},
    "EmuTestFetchStage" -> {p => new EmuTestFetchStage(2, 2, emuP)},
    "EmuTestResultStage" -> {p => new EmuTestResultStage(2, emuP)}
  )
}

// call this object's main method to generate Chisel Verilog
object ChiselMain {
  def main(args: Array[String]): Unit = {
    val platformName: String = args(0)
    val targetDir: String = args(1)
    val dpaDimLHS: Int = args(2).toInt
    val dpaDimCommon: Int = args(3).toInt
    val dpaDimRHS: Int = args(4).toInt

    val accInst = Settings.makeInstFxn(
      new BitSerialMatMulParams(
        dpaDimLHS = dpaDimLHS, dpaDimRHS = dpaDimRHS, dpaDimCommon = dpaDimCommon,
        lhsEntriesPerMem = 64 * 32 * 1024 / (dpaDimLHS * dpaDimCommon),
        rhsEntriesPerMem = 64 * 32 * 1024 / (dpaDimRHS * dpaDimCommon),
        mrp = PYNQZ1Params.toMemReqParams()
      )
    )
    val platformInst = TidbitsMakeUtils.platformMap(platformName)
    val chiselArgs = Array("--backend", "v", "--targetDir", targetDir)

    // call Berkely Chisel to generate Verilog
    chiselMain(chiselArgs, () => Module(platformInst(accInst)))
  }
}

// call this object's main method to generate a C++ static library containing
// the cycle-accurate emulation model for the chosen accelerator. the interface
// of the model is compatible with  the fpgatidbits.PlatformWrapper hw/sw
// interface.
object EmuLibMain {
  def main(args: Array[String]): Unit = {
    val emuName: String = args(0)
    val emuDir: String = args(1)
    if (args.size > 2) {
        val dpaDimLHS: Int = args(2).toInt
        val dpaDimCommon: Int = args(3).toInt
        val dpaDimRHS: Int = args(4).toInt

        Settings.emuConfigParams = new BitSerialMatMulParams(
           dpaDimLHS = dpaDimLHS, dpaDimRHS = dpaDimRHS, dpaDimCommon = dpaDimCommon,
           lhsEntriesPerMem = 128, rhsEntriesPerMem = 128, mrp = PYNQZ1Params.toMemReqParams()
        )
    }
    val accInst: Settings.AccelInstFxn = Settings.emuMap(emuName)
    TidbitsMakeUtils.makeEmulatorLibrary(accInst, emuDir, Seq("--std=c++11"))
  }
}

// call this object's Main to generate Verilog and characterize it in terms of
// the hardware resources required and achievable Fmax
object CharacterizeMain {
  def makeParamSpace_DPA(): Seq[DotProductArrayParams] = {
    val spatial_dim = 1 to 8
    val popcount_dim = for(i <- 4 to 8) yield (1 << i)
    val ret = for {
      m <- spatial_dim
      n <- spatial_dim
      k <- popcount_dim
    } yield new DotProductArrayParams(
      m = m, n = n, dpuParams = new DotProductUnitParams(
        maxShiftSteps = 16, accWidth = 32, pcParams = new PopCountUnitParams(
          numInputBits = k
        )
      )
    )
    // (m, n) resource-wise equivalent, so keep half the cases to avoid duplicates
    return ret.filter(x => (x.m >= x.n))
  }
  val instFxn_DPA = {p: DotProductArrayParams => Module(new DotProductArray(p))}

  def makeParamSpace_PC(): Seq[PopCountUnitParams] = {
    return for{
      extra_regs <- 0 to 1
      i <- for(i <- 5 to 10) yield (1 << i)
    } yield new PopCountUnitParams(
      numInputBits=i, extraPipelineRegs = extra_regs
    )
  }
  val instFxn_PC = {p: PopCountUnitParams => Module(new PopCountUnit(p))}

  def makeParamSpace_DPU(): Seq[DotProductUnitParams] = {
    val noshift = Seq(false, true)
    val noneg = Seq(false, true)
    return for{
      popc <- for(i <- 5 to 10) yield (1 << i)
      ns <- noshift
      nn <- noneg
      extra_regs_pc <- 0 to 1
      extra_regs_dpu <- 0 to 1
    } yield new DotProductUnitParams(
      pcParams = new PopCountUnitParams(
        numInputBits=popc, extraPipelineRegs = extra_regs_pc
      ),
      noShifter = ns, noNegate = nn, accWidth = 32, maxShiftSteps = 16,
      extraPipelineRegs = extra_regs_dpu
    )
  }
  val instFxn_DPU = {p: DotProductUnitParams => Module(new DotProductUnit(p))}

  def makeParamSpace_Main(): Seq[BitSerialMatMulParams] = {
    return for {
      lhs <- for(i <- 1 to 5) yield (2*i)
      rhs <- for(i <- 1 to 5) yield (2*i)
      z <- 64 to 64
      lmem <- 1024 to 1024
      rmem <- 1024 to 1024
    } yield new BitSerialMatMulParams(
      dpaDimLHS = lhs, dpaDimRHS = rhs, dpaDimCommon = z,
      lhsEntriesPerMem = lmem, rhsEntriesPerMem = rmem,
      mrp = PYNQZ1Params.toMemReqParams()
    )
  }
  val instFxn_Main = {p: BitSerialMatMulParams => Module(new BitSerialMatMulAccel(p, PYNQZ1Params))}

  def makeParamSpace_ResultStage(): Seq[ResultStageParams] = {
    return for {
      wc <- 1 to 1
      sd <- for(i <- 1 to 5) yield (2*i)
    } yield new ResultStageParams(
      accWidth = 32, dpa_rhs = sd, dpa_lhs = sd,
      mrp = PYNQZ1Params.toMemReqParams(), resMemReadLatency = 0
    )
  }
  val instFxn_ResultStage = {p: ResultStageParams => Module(new ResultStage(p))}

  def makeParamSpace_ResultBuf(): Seq[ResultBufParams] = {
    return for {
      a <- 1 to 4
      d <- Seq(16, 32, 64)
      r <- Seq(0, 1)
    } yield new ResultBufParams(
      addrBits = a, dataBits = d, regIn = r, regOut = r
    )
  }
  val instFxn_ResultBuf = {p: ResultBufParams => Module(new ResultBuf(p))}

  def makeParamSpace_FetchStage(): Seq[FetchStageParams] = {
    return for {
      c <- 1 to 4
      n <- for(i <- 1 to 8) yield c*i
    } yield new FetchStageParams(
      numLHSMems = n, numRHSMems = n,
      numAddrBits = 10, mrp = PYNQZ1Params.toMemReqParams()
    )
  }
  val instFxn_FetchStage = {p: FetchStageParams => Module(new FetchStage(p))}

  def main(args: Array[String]): Unit = {
    val chName: String = args(0)
    val chPath: String = args(1)
    val platform: String = args(2)
    val chLog = chName + ".log"
    val fpgaPart: String = VivadoSynth.fpgaPartMap(platform)

    if(chName == "CharacterizePC") {
      VivadoSynth.characterizeSpace(makeParamSpace_PC(), instFxn_PC, chPath, chLog, fpgaPart)
    } else if(chName == "CharacterizeDPU") {
      VivadoSynth.characterizeSpace(makeParamSpace_DPU(), instFxn_DPU, chPath, chLog, fpgaPart)
    } else if(chName == "CharacterizeDPA") {
      VivadoSynth.characterizeSpace(makeParamSpace_DPA(), instFxn_DPA, chPath, chLog, fpgaPart)
    } else if(chName == "CharacterizeMain") {
      VivadoSynth.characterizeSpace(makeParamSpace_Main(), instFxn_Main, chPath, chLog, fpgaPart)
    } else if(chName == "CharacterizeResultStage") {
      VivadoSynth.characterizeSpace(makeParamSpace_ResultStage(), instFxn_ResultStage, chPath, chLog, fpgaPart)
    } else if(chName == "CharacterizeResultBuf") {
      VivadoSynth.characterizeSpace(makeParamSpace_ResultBuf(), instFxn_ResultBuf, chPath, chLog, fpgaPart)
    } else if(chName == "CharacterizeFetchStage") {
      VivadoSynth.characterizeSpace(makeParamSpace_FetchStage(), instFxn_FetchStage, chPath, chLog, fpgaPart)
    } else {
      println("Unrecognized target for characterization")
    }
  }
}

// call this object's main method to generate the register driver for your
// accelerator for PYNQ. expects the following command line arguments, in order:
// 1. name of platform (must be supported by fpga-tidbits PlatformWrapper)
// 2. path to output directory for generated files
object DriverMain {
  // utility functions to copy files inside Scala
  def fileCopy(from: String, to: String) = {
    s"cp -f $from $to" !
  }

  def fileCopyBulk(fromDir: String, toDir: String, fileNames: Seq[String]) = {
    for(f <- fileNames)
      fileCopy(s"$fromDir/$f", s"$toDir/$f")
  }

  def main(args: Array[String]): Unit = {
    val platformName: String = args(0)
    val targetDir: String = args(1)
    val drvSrcDir:  String = args(2)
    // instantiate the wrapper accelerator
    val accInst = Settings.myInstFxn
    val platformInst = TidbitsMakeUtils.platformMap(platformName)
    val myModule = Module(platformInst(accInst))
    // generate the register driver
    myModule.generateRegDriver(targetDir)
    // copy additional driver files
    fileCopyBulk(drvSrcDir, targetDir, myModule.platformDriverFiles)
  }
}
