<urn:rula:fbf05830c2db009bafd17476904d98099694400ef1836967a279ec303b3a6f9a>	Networks on a chip--Design
<urn:rula:a8ed62faa82c27f57fdc3f2b5b75ff77a820a8b19e53c56ed2ca32f8ef00a04e>	Networks on a chip--Mathematical models
<http://id.loc.gov/authorities/subjects/sh2008004518>	Networks on a chip
<urn:rula:78469c149f14f87bb5bab83d81f48fd7ec395ee8d02d567612f9fb7f05e0a7b0>	Systems on a chip--Design
<urn:rula:6bd66b18d9a6d78c7f867dbe1935cfe79ca3996edd3569ca4667f272ff7c5179>	Systems on a chip--Mathematical models
<http://id.loc.gov/authorities/subjects/sh2002000568>	Systems on a chip
