arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	total_power	routing_power_perc	clock_power_perc	tile_power_perc	
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common	5.03	vpr	64.38 MiB		0.08	9300	-1	-1	3	0.27	-1	-1	34472	-1	-1	65	99	1	0	success	v8.0.0-10480-g679618a2e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-06-23T21:50:39	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	65920	99	130	363	493	1	251	295	12	12	144	clb	auto	26.0 MiB	0.11	689	74851	27588	35358	11905	64.4 MiB	0.27	0.00	1.95917	-193.957	-1.95917	1.95917	0.28	0.00128697	0.00120386	0.102392	0.0970051	36	1783	25	5.66058e+06	4.05111e+06	305235.	2119.69	2.13	0.564442	0.516955	12238	58442	-1	1507	10	626	795	63145	21656	2.40991	2.40991	-234.13	-2.40991	0	0	378970.	2631.74	0.08	0.06	0.06	-1	-1	0.08	0.0320782	0.0297388	0.009088	0.1924	0.0657	0.7419	
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	common	15.47	vpr	68.46 MiB		0.06	9320	-1	-1	15	0.34	-1	-1	34492	-1	-1	36	162	0	5	success	v8.0.0-10480-g679618a2e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-06-23T21:50:39	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	70104	162	96	999	932	1	693	299	16	16	256	mult_36	auto	30.3 MiB	0.31	5536	80219	26586	47265	6368	68.5 MiB	0.60	0.01	20.1302	-1839.52	-20.1302	20.1302	0.58	0.00341385	0.00322318	0.300638	0.283642	48	12311	38	1.21132e+07	3.92018e+06	756778.	2956.16	8.97	1.50918	1.39359	25228	149258	-1	9827	21	3419	7238	2420080	610031	22.8977	22.8977	-2139.63	-22.8977	0	0	968034.	3781.38	0.21	0.61	0.14	-1	-1	0.21	0.162729	0.151531	0.007773	0.348	0.01653	0.6354	
