Notice 0: Reading LEF file:  liberty1.lef
Notice 0:     Created 2 technology layers
Notice 0:     Created 6 library cells
Notice 0: Finished LEF file:  liberty1.lef
Notice 0: 
Reading DEF file: reg3.def
Notice 0: Design: reg1
Notice 0:     Created 3 pins.
Notice 0:     Created 5 components and 24 component-terminals.
Notice 0:     Created 2 special nets and 10 connections.
Notice 0:     Created 7 nets and 14 connections.
Notice 0: Finished DEF file: reg3.def
max_transition

Pin                                    Limit   Trans   Slack
------------------------------------------------------------
out                                     1.00    4.03   -3.03 (VIOLATED)
r3/Q                                    1.50    4.03   -2.53 (VIOLATED)
u1/Z                                    1.50    3.85   -2.35 (VIOLATED)
u2/B                                    2.00    3.85   -1.85 (VIOLATED)
in1                                     1.00    2.60   -1.60 (VIOLATED)
r1/D                                    2.00    2.60   -0.60 (VIOLATED)
r2/D                                    2.00    2.60   -0.60 (VIOLATED)
u2/Z                                    1.50    1.97   -0.47 (VIOLATED)
r1/Q                                    1.50    1.77   -0.27 (VIOLATED)
r2/Q                                    1.50    1.77   -0.27 (VIOLATED)

Inserted 4 buffers in 4 nets.
max_transition

Pin                                    Limit   Trans   Slack
------------------------------------------------------------
out                                     1.00    4.03   -3.03 (VIOLATED)
r3/Q                                    1.50    4.03   -2.53 (VIOLATED)
in1                                     1.00    2.60   -1.60 (VIOLATED)
r1/D                                    2.00    2.60   -0.60 (VIOLATED)
r2/D                                    2.00    2.60   -0.60 (VIOLATED)
buffer2/Z                               1.50    1.94   -0.44 (VIOLATED)

Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock clk (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ r2/CP (snl_ffqx1)
   0.00    0.09    0.12    0.12 ^ r2/Q (snl_ffqx1)
           0.09    0.00    0.12 ^ buffer3/A (snl_bufx2)
   0.26    0.67    0.47    0.59 ^ buffer3/Z (snl_bufx2)
           0.67    0.00    0.60 ^ u1/A (snl_bufx1)
   0.00    0.10    0.19    0.78 ^ u1/Z (snl_bufx1)
           0.10    0.00    0.78 ^ buffer2/A (snl_bufx2)
   0.78    1.94    1.06    1.85 ^ buffer2/Z (snl_bufx2)
           1.94    0.04    1.89 ^ u2/B (snl_and02x1)
   0.00    0.13    0.29    2.18 ^ u2/Z (snl_and02x1)
           0.13    0.00    2.18 ^ buffer1/A (snl_bufx2)
   0.39    0.99    0.63    2.81 ^ buffer1/Z (snl_bufx2)
           0.99    0.01    2.82 ^ r3/D (snl_ffqx1)
                           2.82   data arrival time

           0.00    1.00    1.00   clock clk (rise edge)
                   0.00    1.00   clock network delay (ideal)
                   0.00    1.00   clock reconvergence pessimism
                           1.00 ^ r3/CP (snl_ffqx1)
                  -0.21    0.79   library setup time
                           0.79   data required time
-----------------------------------------------------------------------
                           0.79   data required time
                          -2.82   data arrival time
-----------------------------------------------------------------------
                          -2.03   slack (VIOLATED)


VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN reg1 ;
UNITS DISTANCE MICRONS 100 ;
DIEAREA ( 0 0 ) ( 10000 10000 ) ;
COMPONENTS 9 ;
    - r1 snl_ffqx1 + PLACED ( 10000 20000 ) N ;
    - r2 snl_ffqx1 + PLACED ( 20000 10000 ) N ;
    - r3 snl_ffqx1 + PLACED ( 30000 30000 ) N ;
    - u1 snl_bufx1 + PLACED ( 40000 10000 ) N ;
    - u2 snl_and02x1 + PLACED ( 10000 40000 ) N ;
    - buffer1 snl_bufx2 + PLACED ( 10000 40000 ) N ;
    - buffer2 snl_bufx2 + PLACED ( 40000 10000 ) N ;
    - buffer3 snl_bufx2 + PLACED ( 20000 10000 ) N ;
    - buffer4 snl_bufx2 + PLACED ( 10000 20000 ) N ;
END COMPONENTS
PINS 3 ;
    - in1 + NET in1 + DIRECTION INPUT + USE SIGNAL + FIXED ( 0 0 ) N + LAYER M1 ( 0 0 ) ( 0 0 ) ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL + FIXED ( 10000 3333 ) N + LAYER M1 ( 0 0 ) ( 0 0 ) ;
    - out + NET out + DIRECTION OUTPUT + USE SIGNAL + FIXED ( 3333 10000 ) N + LAYER M1 ( 0 0 ) ( 0 0 ) ;
END PINS
SPECIALNETS 2 ;
    - VSS ( * VSS ) + USE GROUND ;
    - VDD ( * VDD ) + USE POWER ;
END SPECIALNETS
NETS 11 ;
    - in1 ( r1 D ) ( r2 D ) + USE SIGNAL ;
    - clk ( r1 CP ) ( r2 CP ) ( r3 CP ) + USE SIGNAL ;
    - out ( r3 Q ) + USE SIGNAL ;
    - r1q ( buffer4 A ) ( r1 Q ) + USE SIGNAL ;
    - r2q ( buffer3 A ) ( r2 Q ) + USE SIGNAL ;
    - u1z ( buffer2 A ) ( u1 Z ) + USE SIGNAL ;
    - u2z ( buffer1 A ) ( u2 Z ) + USE SIGNAL ;
    - net1 ( r3 D ) ( buffer1 Z ) + USE SIGNAL ;
    - net2 ( u2 B ) ( buffer2 Z ) + USE SIGNAL ;
    - net3 ( u1 A ) ( buffer3 Z ) + USE SIGNAL ;
    - net4 ( u2 A ) ( buffer4 Z ) + USE SIGNAL ;
END NETS
END DESIGN
