{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 19:06:12 2016 " "Info: Processing started: Wed Mar 30 19:06:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MatrixDisp -c MatrixDisp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MatrixDisp -c MatrixDisp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "data\[12\] " "Info: Detected ripple clock \"data\[12\]\" as buffer" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 77 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "registr\[15\] " "Info: Detected ripple clock \"registr\[15\]\" as buffer" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register rndreg\[4\] register rdo7\[0\] 194.78 MHz 5.134 ns Internal " "Info: Clock \"clk\" has Internal fmax of 194.78 MHz between source register \"rndreg\[4\]\" and destination register \"rdo7\[0\]\" (period= 5.134 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.851 ns + Longest register register " "Info: + Longest register to register delay is 4.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rndreg\[4\] 1 REG LCFF_X17_Y13_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y13_N17; Fanout = 6; REG Node = 'rndreg\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rndreg[4] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.499 ns) 1.657 ns Equal2~0 2 COMB LCCOMB_X17_Y13_N8 1 " "Info: 2: + IC(1.158 ns) + CELL(0.499 ns) = 1.657 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 1; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { rndreg[4] Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.370 ns) 2.390 ns rdo0~1 3 COMB LCCOMB_X17_Y13_N14 2 " "Info: 3: + IC(0.363 ns) + CELL(0.370 ns) = 2.390 ns; Loc. = LCCOMB_X17_Y13_N14; Fanout = 2; COMB Node = 'rdo0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { Equal2~0 rdo0~1 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.651 ns) 3.652 ns rdo0~2 4 COMB LCCOMB_X17_Y13_N12 6 " "Info: 4: + IC(0.611 ns) + CELL(0.651 ns) = 3.652 ns; Loc. = LCCOMB_X17_Y13_N12; Fanout = 6; COMB Node = 'rdo0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { rdo0~1 rdo0~2 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.855 ns) 4.851 ns rdo7\[0\] 5 REG LCFF_X17_Y13_N21 8 " "Info: 5: + IC(0.344 ns) + CELL(0.855 ns) = 4.851 ns; Loc. = LCFF_X17_Y13_N21; Fanout = 8; REG Node = 'rdo7\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { rdo0~2 rdo7[0] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 48.96 % ) " "Info: Total cell delay = 2.375 ns ( 48.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.476 ns ( 51.04 % ) " "Info: Total interconnect delay = 2.476 ns ( 51.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.851 ns" { rndreg[4] Equal2~0 rdo0~1 rdo0~2 rdo7[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.851 ns" { rndreg[4] {} Equal2~0 {} rdo0~1 {} rdo0~2 {} rdo7[0] {} } { 0.000ns 1.158ns 0.363ns 0.611ns 0.344ns } { 0.000ns 0.499ns 0.370ns 0.651ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.591 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.970 ns) 2.936 ns data\[12\] 2 REG LCFF_X3_Y6_N23 2 " "Info: 2: + IC(0.866 ns) + CELL(0.970 ns) = 2.936 ns; Loc. = LCFF_X3_Y6_N23; Fanout = 2; REG Node = 'data\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clk data[12] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.000 ns) 4.074 ns data\[12\]~clkctrl 3 COMB CLKCTRL_G1 55 " "Info: 3: + IC(1.138 ns) + CELL(0.000 ns) = 4.074 ns; Loc. = CLKCTRL_G1; Fanout = 55; COMB Node = 'data\[12\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { data[12] data[12]~clkctrl } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 5.591 ns rdo7\[0\] 4 REG LCFF_X17_Y13_N21 8 " "Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 5.591 ns; Loc. = LCFF_X17_Y13_N21; Fanout = 8; REG Node = 'rdo7\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { data[12]~clkctrl rdo7[0] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 48.94 % ) " "Info: Total cell delay = 2.736 ns ( 48.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.855 ns ( 51.06 % ) " "Info: Total interconnect delay = 2.855 ns ( 51.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.591 ns" { clk data[12] data[12]~clkctrl rdo7[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.591 ns" { clk {} clk~combout {} data[12] {} data[12]~clkctrl {} rdo7[0] {} } { 0.000ns 0.000ns 0.866ns 1.138ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.610 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.970 ns) 2.945 ns registr\[15\] 2 REG LCFF_X4_Y6_N29 2 " "Info: 2: + IC(0.875 ns) + CELL(0.970 ns) = 2.945 ns; Loc. = LCFF_X4_Y6_N29; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { clk registr[15] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.000 ns) 4.093 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G0 14 " "Info: 3: + IC(1.148 ns) + CELL(0.000 ns) = 4.093 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 5.610 ns rndreg\[4\] 4 REG LCFF_X17_Y13_N17 6 " "Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 5.610 ns; Loc. = LCFF_X17_Y13_N17; Fanout = 6; REG Node = 'rndreg\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { registr[15]~clkctrl rndreg[4] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 48.77 % ) " "Info: Total cell delay = 2.736 ns ( 48.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.874 ns ( 51.23 % ) " "Info: Total interconnect delay = 2.874 ns ( 51.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { clk registr[15] registr[15]~clkctrl rndreg[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.610 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} rndreg[4] {} } { 0.000ns 0.000ns 0.875ns 1.148ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.591 ns" { clk data[12] data[12]~clkctrl rdo7[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.591 ns" { clk {} clk~combout {} data[12] {} data[12]~clkctrl {} rdo7[0] {} } { 0.000ns 0.000ns 0.866ns 1.138ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { clk registr[15] registr[15]~clkctrl rndreg[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.610 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} rndreg[4] {} } { 0.000ns 0.000ns 0.875ns 1.148ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.851 ns" { rndreg[4] Equal2~0 rdo0~1 rdo0~2 rdo7[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.851 ns" { rndreg[4] {} Equal2~0 {} rdo0~1 {} rdo0~2 {} rdo7[0] {} } { 0.000ns 1.158ns 0.363ns 0.611ns 0.344ns } { 0.000ns 0.499ns 0.370ns 0.651ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.591 ns" { clk data[12] data[12]~clkctrl rdo7[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.591 ns" { clk {} clk~combout {} data[12] {} data[12]~clkctrl {} rdo7[0] {} } { 0.000ns 0.000ns 0.866ns 1.138ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { clk registr[15] registr[15]~clkctrl rndreg[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.610 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} rndreg[4] {} } { 0.000ns 0.000ns 0.875ns 1.148ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rndreg\[0\] tlac clk 3.195 ns register " "Info: tsu for register \"rndreg\[0\]\" (data pin = \"tlac\", clock pin = \"clk\") is 3.195 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.845 ns + Longest pin register " "Info: + Longest pin to register delay is 8.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns tlac 1 PIN PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'tlac'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tlac } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.185 ns) + CELL(0.202 ns) 7.352 ns process_0~0 2 COMB LCCOMB_X18_Y13_N18 6 " "Info: 2: + IC(6.185 ns) + CELL(0.202 ns) = 7.352 ns; Loc. = LCCOMB_X18_Y13_N18; Fanout = 6; COMB Node = 'process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { tlac process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.855 ns) 8.845 ns rndreg\[0\] 3 REG LCFF_X17_Y13_N7 6 " "Info: 3: + IC(0.638 ns) + CELL(0.855 ns) = 8.845 ns; Loc. = LCFF_X17_Y13_N7; Fanout = 6; REG Node = 'rndreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { process_0~0 rndreg[0] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 22.86 % ) " "Info: Total cell delay = 2.022 ns ( 22.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.823 ns ( 77.14 % ) " "Info: Total interconnect delay = 6.823 ns ( 77.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.845 ns" { tlac process_0~0 rndreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.845 ns" { tlac {} tlac~combout {} process_0~0 {} rndreg[0] {} } { 0.000ns 0.000ns 6.185ns 0.638ns } { 0.000ns 0.965ns 0.202ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.610 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.970 ns) 2.945 ns registr\[15\] 2 REG LCFF_X4_Y6_N29 2 " "Info: 2: + IC(0.875 ns) + CELL(0.970 ns) = 2.945 ns; Loc. = LCFF_X4_Y6_N29; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { clk registr[15] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.000 ns) 4.093 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G0 14 " "Info: 3: + IC(1.148 ns) + CELL(0.000 ns) = 4.093 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 5.610 ns rndreg\[0\] 4 REG LCFF_X17_Y13_N7 6 " "Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 5.610 ns; Loc. = LCFF_X17_Y13_N7; Fanout = 6; REG Node = 'rndreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { registr[15]~clkctrl rndreg[0] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 48.77 % ) " "Info: Total cell delay = 2.736 ns ( 48.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.874 ns ( 51.23 % ) " "Info: Total interconnect delay = 2.874 ns ( 51.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { clk registr[15] registr[15]~clkctrl rndreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.610 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} rndreg[0] {} } { 0.000ns 0.000ns 0.875ns 1.148ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.845 ns" { tlac process_0~0 rndreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.845 ns" { tlac {} tlac~combout {} process_0~0 {} rndreg[0] {} } { 0.000ns 0.000ns 6.185ns 0.638ns } { 0.000ns 0.965ns 0.202ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { clk registr[15] registr[15]~clkctrl rndreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.610 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} rndreg[0] {} } { 0.000ns 0.000ns 0.875ns 1.148ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk radky\[2\] regs\[0\] 19.422 ns register " "Info: tco from clock \"clk\" to destination pin \"radky\[2\]\" through register \"regs\[0\]\" is 19.422 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.619 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.970 ns) 2.945 ns registr\[15\] 2 REG LCFF_X4_Y6_N29 2 " "Info: 2: + IC(0.875 ns) + CELL(0.970 ns) = 2.945 ns; Loc. = LCFF_X4_Y6_N29; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { clk registr[15] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.000 ns) 4.093 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G0 14 " "Info: 3: + IC(1.148 ns) + CELL(0.000 ns) = 4.093 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.666 ns) 5.619 ns regs\[0\] 4 REG LCFF_X24_Y13_N1 13 " "Info: 4: + IC(0.860 ns) + CELL(0.666 ns) = 5.619 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 13; REG Node = 'regs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { registr[15]~clkctrl regs[0] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 48.69 % ) " "Info: Total cell delay = 2.736 ns ( 48.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.883 ns ( 51.31 % ) " "Info: Total interconnect delay = 2.883 ns ( 51.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { clk registr[15] registr[15]~clkctrl regs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.619 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regs[0] {} } { 0.000ns 0.000ns 0.875ns 1.148ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.499 ns + Longest register pin " "Info: + Longest register to pin delay is 13.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regs\[0\] 1 REG LCFF_X24_Y13_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 13; REG Node = 'regs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[0] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.651 ns) 1.810 ns Mux6~11 2 COMB LCCOMB_X27_Y13_N30 8 " "Info: 2: + IC(1.159 ns) + CELL(0.651 ns) = 1.810 ns; Loc. = LCCOMB_X27_Y13_N30; Fanout = 8; COMB Node = 'Mux6~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { regs[0] Mux6~11 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 2.691 ns Mux5~20 3 COMB LCCOMB_X26_Y13_N20 1 " "Info: 3: + IC(0.675 ns) + CELL(0.206 ns) = 2.691 ns; Loc. = LCCOMB_X26_Y13_N20; Fanout = 1; COMB Node = 'Mux5~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Mux6~11 Mux5~20 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.624 ns) 5.114 ns Mux5~16 4 COMB LCCOMB_X27_Y13_N20 1 " "Info: 4: + IC(1.799 ns) + CELL(0.624 ns) = 5.114 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 1; COMB Node = 'Mux5~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { Mux5~20 Mux5~16 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.624 ns) 6.727 ns Mux5~17 5 COMB LCCOMB_X27_Y13_N2 1 " "Info: 5: + IC(0.989 ns) + CELL(0.624 ns) = 6.727 ns; Loc. = LCCOMB_X27_Y13_N2; Fanout = 1; COMB Node = 'Mux5~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { Mux5~16 Mux5~17 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.650 ns) 9.432 ns Mux5~18 6 COMB LCCOMB_X15_Y13_N0 1 " "Info: 6: + IC(2.055 ns) + CELL(0.650 ns) = 9.432 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 1; COMB Node = 'Mux5~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { Mux5~17 Mux5~18 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(3.226 ns) 13.499 ns radky\[2\] 7 PIN PIN_126 0 " "Info: 7: + IC(0.841 ns) + CELL(3.226 ns) = 13.499 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'radky\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.067 ns" { Mux5~18 radky[2] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.981 ns ( 44.31 % ) " "Info: Total cell delay = 5.981 ns ( 44.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.518 ns ( 55.69 % ) " "Info: Total interconnect delay = 7.518 ns ( 55.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.499 ns" { regs[0] Mux6~11 Mux5~20 Mux5~16 Mux5~17 Mux5~18 radky[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.499 ns" { regs[0] {} Mux6~11 {} Mux5~20 {} Mux5~16 {} Mux5~17 {} Mux5~18 {} radky[2] {} } { 0.000ns 1.159ns 0.675ns 1.799ns 0.989ns 2.055ns 0.841ns } { 0.000ns 0.651ns 0.206ns 0.624ns 0.624ns 0.650ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { clk registr[15] registr[15]~clkctrl regs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.619 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regs[0] {} } { 0.000ns 0.000ns 0.875ns 1.148ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.499 ns" { regs[0] Mux6~11 Mux5~20 Mux5~16 Mux5~17 Mux5~18 radky[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.499 ns" { regs[0] {} Mux6~11 {} Mux5~20 {} Mux5~16 {} Mux5~17 {} Mux5~18 {} radky[2] {} } { 0.000ns 1.159ns 0.675ns 1.799ns 0.989ns 2.055ns 0.841ns } { 0.000ns 0.651ns 0.206ns 0.624ns 0.624ns 0.650ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rndreg\[1\] tlac clk -2.909 ns register " "Info: th for register \"rndreg\[1\]\" (data pin = \"tlac\", clock pin = \"clk\") is -2.909 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.612 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.970 ns) 2.945 ns registr\[15\] 2 REG LCFF_X4_Y6_N29 2 " "Info: 2: + IC(0.875 ns) + CELL(0.970 ns) = 2.945 ns; Loc. = LCFF_X4_Y6_N29; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { clk registr[15] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.000 ns) 4.093 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G0 14 " "Info: 3: + IC(1.148 ns) + CELL(0.000 ns) = 4.093 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 5.612 ns rndreg\[1\] 4 REG LCFF_X18_Y13_N25 6 " "Info: 4: + IC(0.853 ns) + CELL(0.666 ns) = 5.612 ns; Loc. = LCFF_X18_Y13_N25; Fanout = 6; REG Node = 'rndreg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { registr[15]~clkctrl rndreg[1] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 48.75 % ) " "Info: Total cell delay = 2.736 ns ( 48.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.876 ns ( 51.25 % ) " "Info: Total interconnect delay = 2.876 ns ( 51.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.612 ns" { clk registr[15] registr[15]~clkctrl rndreg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.612 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} rndreg[1] {} } { 0.000ns 0.000ns 0.875ns 1.148ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.827 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns tlac 1 PIN PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'tlac'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tlac } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.185 ns) + CELL(0.202 ns) 7.352 ns process_0~0 2 COMB LCCOMB_X18_Y13_N18 6 " "Info: 2: + IC(6.185 ns) + CELL(0.202 ns) = 7.352 ns; Loc. = LCCOMB_X18_Y13_N18; Fanout = 6; COMB Node = 'process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { tlac process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.855 ns) 8.827 ns rndreg\[1\] 3 REG LCFF_X18_Y13_N25 6 " "Info: 3: + IC(0.620 ns) + CELL(0.855 ns) = 8.827 ns; Loc. = LCFF_X18_Y13_N25; Fanout = 6; REG Node = 'rndreg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { process_0~0 rndreg[1] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 22.91 % ) " "Info: Total cell delay = 2.022 ns ( 22.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.805 ns ( 77.09 % ) " "Info: Total interconnect delay = 6.805 ns ( 77.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.827 ns" { tlac process_0~0 rndreg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.827 ns" { tlac {} tlac~combout {} process_0~0 {} rndreg[1] {} } { 0.000ns 0.000ns 6.185ns 0.620ns } { 0.000ns 0.965ns 0.202ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.612 ns" { clk registr[15] registr[15]~clkctrl rndreg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.612 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} rndreg[1] {} } { 0.000ns 0.000ns 0.875ns 1.148ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.827 ns" { tlac process_0~0 rndreg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.827 ns" { tlac {} tlac~combout {} process_0~0 {} rndreg[1] {} } { 0.000ns 0.000ns 6.185ns 0.620ns } { 0.000ns 0.965ns 0.202ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 19:06:13 2016 " "Info: Processing ended: Wed Mar 30 19:06:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
