module wideexpr_00672(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +((ctrl[6]?(6'sb010011)<<(((4'sb1111)<=(s6))>=((3'b011)!=(s0))):-(({3{6'sb010010}})<<<((2'sb11)>>(5'sb01000)))));
  assign y1 = 4'sb0101;
  assign y2 = (ctrl[0]?{2{+((ctrl[7]?|(((s6)>>>(s1))>>((3'sb111)<=(u3))):s1))}}:(((2'b00)<(((ctrl[7]?-(s0):{1'sb1,u3}))^~(((u1)&(s5))>=((3'sb001)<=(s6)))))>>($signed(s6)))<<<(2'sb10));
  assign y3 = s7;
  assign y4 = s5;
  assign y5 = ((ctrl[2]?s4:{4{$signed(s6)}}))<<<(~($signed((((ctrl[3]?{s1,u3}:$signed(6'sb110110)))<<<(s1))!=(((^(6'b111000))>>>((ctrl[7]?s6:6'sb110100)))<<<($signed(+(s2)))))));
  assign y6 = s3;
  assign y7 = (ctrl[2]?$unsigned(1'sb1):(~^((u5)+(~&(1'sb0))))<<(6'b010000));
endmodule
