#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\software\pango2022.1\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: DESKTOP-NTRMANG
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Jan 10 14:48:09 2024
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_2l50/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v" has been added to project successfully. 
File "D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v" has been added to project successfully. 
File "D:/admin/desktop/voice_loop_2l50/source/i2c_com.v" has been added to project successfully. 
File "D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v" has been added to project successfully. 
File "D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v" has been added to project successfully. 
File "D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v" has been added to project successfully. 
File "D:/admin/desktop/voice_loop_2l50/source/voice_loop.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_2l50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Open IP Compiler ...
C: Flow-2008: IP file modified: "D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.idf". 
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_2l50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.idf". 
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_2l50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.


Process "Compile" started.
Current time: Wed Jan 10 14:50:19 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_2l50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2c_com.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/i2c_com.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v(line number: 6)] Analyzing module i2s_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v(line number: 6)] Analyzing module pgr_i2s_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v(line number: 6)] Analyzing module pgr_i2s_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/voice_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/voice_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 7)] Analyzing module voice_loop_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/voice_loop.v successfully.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v successfully.
I: Module "voice_loop_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.104s wall, 0.016s user + 0.000s system = 0.016s CPU (1.4%)

Start rtl-elaborate.
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 7)] Elaborating module voice_loop_test
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 47)] Elaborating instance u_pll
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 102)] Elaborating instance ES7243E_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 24)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 110)] Elaborating instance ES8156_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v(line number: 6)] Elaborating module ES8156_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v(line number: 23)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 119)] Elaborating instance ES7243E_reg_config_demo
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 138)] Elaborating instance ES7243_i2s_rx
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v(line number: 6)] Elaborating module pgr_i2s_rx
I: Module instance {voice_loop_test.ES7243_i2s_rx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 152)] Elaborating instance ES8156_i2s_tx
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v(line number: 6)] Elaborating module pgr_i2s_tx
I: Module instance {voice_loop_test.ES8156_i2s_tx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 167)] Elaborating instance i2s_loop
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v(line number: 6)] Elaborating module i2s_loop
I: Module instance {voice_loop_test.i2s_loop} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
Executing : rtl-elaborate successfully. Time elapsed: 0.014s wall, 0.000s user + 0.016s system = 0.016s CPU (114.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (139.8%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.125s wall, 0.047s user + 0.062s system = 0.109s CPU (87.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

Executing : FSM inference successfully. Time elapsed: 0.014s wall, 0.000s user + 0.016s system = 0.016s CPU (114.5%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N231_1 (bmsWIDEMUX).
I: Constant propagation done on N20[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (119.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jan 10 14:50:21 2024
Action compile: Peak memory pool usage is 144 MB
Process "Compile" done.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'es7243_sda' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es7243_sda_demo' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es8156_sda' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'adc_dac_int' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es0_mclk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es0_mclk_demo' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es1_mclk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es1_sdout' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es7243_scl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es7243_scl_demo' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es8156_scl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'lin_led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'lout_led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es0_alrck' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es0_dsclk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es0_sdin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es1_dlrc' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es1_dsclk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es1_sdin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'lin_test' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'lout_test' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:02
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_2l50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/admin/desktop/voice_loop_2l50/source/voice_loop.v". 
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_2l50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/admin/desktop/voice_loop_2l50/source/voice_loop.v". 


Process "Compile" started.
Current time: Wed Jan 10 14:51:30 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_2l50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2c_com.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/i2c_com.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v(line number: 6)] Analyzing module i2s_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v(line number: 6)] Analyzing module pgr_i2s_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v(line number: 6)] Analyzing module pgr_i2s_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/voice_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/voice_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 7)] Analyzing module voice_loop_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/voice_loop.v successfully.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v successfully.
I: Module "voice_loop_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.109s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 7)] Elaborating module voice_loop_test
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 44)] Elaborating instance u_pll
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 99)] Elaborating instance ES7243E_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 24)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 107)] Elaborating instance ES8156_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v(line number: 6)] Elaborating module ES8156_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v(line number: 23)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 116)] Elaborating instance ES7243E_reg_config_demo
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 135)] Elaborating instance ES7243_i2s_rx
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v(line number: 6)] Elaborating module pgr_i2s_rx
I: Module instance {voice_loop_test.ES7243_i2s_rx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 149)] Elaborating instance ES8156_i2s_tx
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v(line number: 6)] Elaborating module pgr_i2s_tx
I: Module instance {voice_loop_test.ES8156_i2s_tx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 164)] Elaborating instance i2s_loop
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v(line number: 6)] Elaborating module i2s_loop
I: Module instance {voice_loop_test.i2s_loop} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
Executing : rtl-elaborate successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (142.5%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.129s wall, 0.031s user + 0.078s system = 0.109s CPU (84.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

Executing : FSM inference successfully. Time elapsed: 0.014s wall, 0.031s user + 0.000s system = 0.031s CPU (222.6%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N231_1 (bmsWIDEMUX).
I: Constant propagation done on N20[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (130.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jan 10 14:51:32 2024
Action compile: Peak memory pool usage is 144 MB
Process "Compile" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'es7243_sda' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es8156_sda' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'adc_dac_int' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es0_mclk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es1_mclk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es1_sdout' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es7243_scl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es8156_scl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'lin_led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'lout_led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es0_alrck' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es0_dsclk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es0_sdin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es1_dlrc' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es1_dsclk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'es1_sdin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'lin_test' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'lout_test' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:02
File "D:/admin/desktop/voice_loop_2l50/voice.fdc" has been added to project successfully.
Save Constraint in file D:/admin/desktop/voice_loop_2l50/voice.fdc success.


Process "Synthesize" started.
Current time: Wed Jan 10 17:10:24 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_2l50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/voice.fdc(line number: 37)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/voice.fdc(line number: 87)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/voice.fdc(line number: 102)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/voice.fdc(line number: 107)] | Port lin_test has been placed at location Y13, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0 successfully.
C: SDC-2025: Clock source 'n:ES8156_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:es1_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es1_dsclk
Executing : get_ports es1_dsclk successfully.
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk successfully.
C: SDC-2025: Clock source 'n:es0_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es0_dsclk
Executing : get_ports es0_dsclk successfully.
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk successfully.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config/config_step[1] ES7243E_reg_config/config_step[0]
I: to  ES7243E_reg_config/config_step_2 ES7243E_reg_config/config_step_1 ES7243E_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config_demo/config_step[1] ES7243E_reg_config_demo/config_step[0]
I: to  ES7243E_reg_config_demo/config_step_2 ES7243E_reg_config_demo/config_step_1 ES7243E_reg_config_demo/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v(line number:48)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES8156_reg_config/config_step[1] ES8156_reg_config/config_step[0]
I: to  ES8156_reg_config/config_step_2 ES8156_reg_config/config_step_1 ES8156_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on ES7243E_reg_config/N254 (bmsREDOR).
I: Constant propagation done on ES7243E_reg_config_demo/N254 (bmsREDOR).
I: Constant propagation done on ES8156_reg_config/N206 (bmsREDOR).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config_demo/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 17 that is stuck at constant 1.
I: Constant propagation done on ES8156_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (57.2%)

Start mod-gen.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/clock_i2c_test' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/sclk' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
W: Removed bmsWIDEDFFRSE inst cnt_12M[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst rstn_1ms[19:0] at 19 that is stuck at constant 0.
I: Removed inst ES8156_reg_config/clock_i2c which is redundant to ES7243E_reg_config/clock_i2c (type bmsWIDEDFFRSE)
I: Removed inst ES8156_reg_config/clock_cnt[3:0] which is redundant to ES7243E_reg_config/clock_cnt[3:0] (type bmsWIDEDFFRSE)
Executing : mod-gen successfully. Time elapsed: 0.057s wall, 0.047s user + 0.000s system = 0.047s CPU (82.8%)

Start logic-optimization.
C: DRC-2024: The internal tri-state buffer driving net 'es7243_sda_demo' is reduced to AND gate of '_$$_GND_$$_' and 'ES7243E_reg_config_demo/u_i2c_com/N255' signals.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/reg_sdat' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 0.108s wall, 0.062s user + 0.016s system = 0.078s CPU (72.1%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (97.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.124s wall, 0.094s user + 0.031s system = 0.125s CPU (100.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.021s wall, 0.031s user + 0.000s system = 0.031s CPU (147.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (157.4%)

W: Unable to honor max fanout constraint for gtp_inv driven net N14
W: Unable to honor max fanout constraint for gtp_inv driven net N14

Cell Usage:
GTP_DFF                       4 uses
GTP_DFF_C                    27 uses
GTP_DFF_CE                   64 uses
GTP_DFF_E                    14 uses
GTP_DFF_R                    54 uses
GTP_DFF_RE                   23 uses
GTP_DFF_S                    13 uses
GTP_DFF_SE                   24 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      7 uses
GTP_LUT2                     23 uses
GTP_LUT3                     48 uses
GTP_LUT4                     29 uses
GTP_LUT5                     72 uses
GTP_LUT5CARRY                62 uses
GTP_LUT5M                    10 uses
GTP_MUX2LUT6                  4 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  14 uses

I/O ports: 20
GTP_INBUF                  10 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 265 of 42800 (0.62%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 265
Total Registers: 223 of 64200 (0.35%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 134 (0.75%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 20 of 296 (6.76%)


Overview of Control Sets:

Number of unique control sets : 24

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 6        | 5                 1
  [4, 6)      | 3        | 3                 0
  [6, 8)      | 6        | 6                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 7        | 2                 5
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                27
  NO              YES               NO                 67
  YES             NO                NO                 14
  YES             NO                YES                64
  YES             YES               NO                 47
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'voice_loop_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND10'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND11'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND17'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND19'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND20'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND24'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
Saving design to voice_loop_test_syn.vm
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/CLKA' (GTP_DRM9K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jan 10 17:10:27 2024
Action synthesize: Peak memory pool usage is 271 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jan 10 17:10:27 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_2l50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.03 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 172      | 64200         | 1                  
| LUT                   | 193      | 42800         | 1                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 19       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jan 10 17:10:30 2024
Action dev_map: Peak memory pool usage is 232 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jan 10 17:10:31 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_2l50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/admin/desktop/voice_loop_2l50/device_map/voice_loop_test.pcf(line number: 18)] Object 'es1_sdin' is dangling, which has no connection. it will be ignored.
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 1693.
1st GP placement takes 2.42 sec.

Phase 1.2 Clock placement started.
E: Place-0084: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Program Error Out.
Action pnr: Real time elapsed is 0h:0m:9s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Jan 10 17:10:39 2024
Action pnr: Peak memory pool usage is 700 MB
E: ConstraintEditor-0059: [Attributes Table(line number: 1)] Object n:es0_dsclk is invalid. Net has no driver pin.
E: ConstraintEditor-0059: [Attributes Table(line number: 2)] Object n:es1_dsclk is invalid. Net has no driver pin.
Save Constraint in file D:/admin/desktop/voice_loop_2l50/voice.fdc success.
C: Flow-2004: Constraint file modified: "D:/admin/desktop/voice_loop_2l50/voice.fdc". 


Process "Compile" started.
Current time: Wed Jan 10 17:15:47 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_2l50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2c_com.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/i2c_com.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v(line number: 6)] Analyzing module i2s_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v(line number: 6)] Analyzing module pgr_i2s_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v(line number: 6)] Analyzing module pgr_i2s_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/voice_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/source/voice_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 7)] Analyzing module voice_loop_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/source/voice_loop.v successfully.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_2l50} D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v successfully.
I: Module "voice_loop_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.131s wall, 0.016s user + 0.000s system = 0.016s CPU (1.4%)

Start rtl-elaborate.
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 7)] Elaborating module voice_loop_test
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 44)] Elaborating instance u_pll
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 99)] Elaborating instance ES7243E_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 24)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 107)] Elaborating instance ES8156_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v(line number: 6)] Elaborating module ES8156_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v(line number: 23)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 116)] Elaborating instance ES7243E_reg_config_demo
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 135)] Elaborating instance ES7243_i2s_rx
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v(line number: 6)] Elaborating module pgr_i2s_rx
I: Module instance {voice_loop_test.ES7243_i2s_rx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 149)] Elaborating instance ES8156_i2s_tx
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v(line number: 6)] Elaborating module pgr_i2s_tx
I: Module instance {voice_loop_test.ES8156_i2s_tx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_2l50/source/voice_loop.v(line number: 164)] Elaborating instance i2s_loop
I: Verilog-0003: [D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v(line number: 6)] Elaborating module i2s_loop
I: Module instance {voice_loop_test.i2s_loop} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
Executing : rtl-elaborate successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (139.3%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.128s wall, 0.109s user + 0.047s system = 0.156s CPU (121.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

Executing : FSM inference successfully. Time elapsed: 0.014s wall, 0.000s user + 0.016s system = 0.016s CPU (114.2%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N231_1 (bmsWIDEMUX).
I: Constant propagation done on N20[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jan 10 17:15:50 2024
Action compile: Peak memory pool usage is 144 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jan 10 17:15:50 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_2l50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/voice.fdc(line number: 37)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/voice.fdc(line number: 87)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/voice.fdc(line number: 102)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/voice.fdc(line number: 107)] | Port lin_test has been placed at location Y13, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0 successfully.
C: SDC-2025: Clock source 'n:ES8156_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:es1_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es1_dsclk
Executing : get_ports es1_dsclk successfully.
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk successfully.
C: SDC-2025: Clock source 'n:es0_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es0_dsclk
Executing : get_ports es0_dsclk successfully.
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk successfully.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config/config_step[1] ES7243E_reg_config/config_step[0]
I: to  ES7243E_reg_config/config_step_2 ES7243E_reg_config/config_step_1 ES7243E_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config_demo/config_step[1] ES7243E_reg_config_demo/config_step[0]
I: to  ES7243E_reg_config_demo/config_step_2 ES7243E_reg_config_demo/config_step_1 ES7243E_reg_config_demo/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v(line number:48)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES8156_reg_config/config_step[1] ES8156_reg_config/config_step[0]
I: to  ES8156_reg_config/config_step_2 ES8156_reg_config/config_step_1 ES8156_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on ES7243E_reg_config/N254 (bmsREDOR).
I: Constant propagation done on ES7243E_reg_config_demo/N254 (bmsREDOR).
I: Constant propagation done on ES8156_reg_config/N206 (bmsREDOR).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config_demo/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 17 that is stuck at constant 1.
I: Constant propagation done on ES8156_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (58.1%)

Start mod-gen.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/clock_i2c_test' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/sclk' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
W: Removed bmsWIDEDFFRSE inst cnt_12M[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst rstn_1ms[19:0] at 19 that is stuck at constant 0.
I: Removed inst ES8156_reg_config/clock_i2c which is redundant to ES7243E_reg_config/clock_i2c (type bmsWIDEDFFRSE)
I: Removed inst ES8156_reg_config/clock_cnt[3:0] which is redundant to ES7243E_reg_config/clock_cnt[3:0] (type bmsWIDEDFFRSE)
Executing : mod-gen successfully. Time elapsed: 0.070s wall, 0.078s user + 0.000s system = 0.078s CPU (112.1%)

Start logic-optimization.
C: DRC-2024: The internal tri-state buffer driving net 'es7243_sda_demo' is reduced to AND gate of '_$$_GND_$$_' and 'ES7243E_reg_config_demo/u_i2c_com/N255' signals.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/reg_sdat' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 0.117s wall, 0.109s user + 0.000s system = 0.109s CPU (93.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (95.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.129s wall, 0.141s user + 0.000s system = 0.141s CPU (108.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.022s wall, 0.031s user + 0.000s system = 0.031s CPU (143.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (151.6%)

W: Unable to honor max fanout constraint for gtp_inv driven net N14
W: Unable to honor max fanout constraint for gtp_inv driven net N14

Cell Usage:
GTP_DFF                       4 uses
GTP_DFF_C                    27 uses
GTP_DFF_CE                   64 uses
GTP_DFF_E                    14 uses
GTP_DFF_R                    54 uses
GTP_DFF_RE                   23 uses
GTP_DFF_S                    13 uses
GTP_DFF_SE                   24 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      7 uses
GTP_LUT2                     23 uses
GTP_LUT3                     48 uses
GTP_LUT4                     29 uses
GTP_LUT5                     72 uses
GTP_LUT5CARRY                62 uses
GTP_LUT5M                    10 uses
GTP_MUX2LUT6                  4 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  14 uses

I/O ports: 20
GTP_INBUF                  10 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 265 of 42800 (0.62%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 265
Total Registers: 223 of 64200 (0.35%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 134 (0.75%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 20 of 296 (6.76%)


Overview of Control Sets:

Number of unique control sets : 24

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 6        | 5                 1
  [4, 6)      | 3        | 3                 0
  [6, 8)      | 6        | 6                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 7        | 2                 5
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                27
  NO              YES               NO                 67
  YES             NO                NO                 14
  YES             NO                YES                64
  YES             YES               NO                 47
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'voice_loop_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND10'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND11'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND17'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND19'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND20'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND24'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
Saving design to voice_loop_test_syn.vm
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/CLKA' (GTP_DRM9K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jan 10 17:15:53 2024
Action synthesize: Peak memory pool usage is 271 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jan 10 17:15:53 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_2l50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.03 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 172      | 64200         | 1                  
| LUT                   | 193      | 42800         | 1                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 19       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/admin/desktop/voice_loop_2l50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jan 10 17:15:56 2024
Action dev_map: Peak memory pool usage is 232 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jan 10 17:15:56 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_2l50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/admin/desktop/voice_loop_2l50/device_map/voice_loop_test.pcf(line number: 18)] Object 'es1_sdin' is dangling, which has no connection. it will be ignored.
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_2l50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 1693.
1st GP placement takes 2.44 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_110.
Clock placement takes 0.22 sec.

Pre global placement takes 3.95 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_110.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 498014.
	2 iterations finished.
	Final slack 498215.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 1.91 sec.

Wirelength after global placement is 1637.
Global placement takes 1.92 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 1881.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 498014.
	2 iterations finished.
	Final slack 498215.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 2.02 sec.

Wirelength after post global placement is 1548.
Post global placement takes 2.02 sec.

Phase 4 Legalization started.
The average distance in LP is 1.758621.
Wirelength after legalization is 2004.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 498775.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 2004.
Phase 5.2 DP placement started.
Legalized cost 498775.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 2004.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 498775, TNS after placement is 0.
Placement done.
Total placement takes 8.03 sec.
Finished placement. (CPU time elapsed 0h:00m:08s)

Routing started.
Building routing graph takes 1.16 sec.
Worst slack is 498775, TNS before global route is 0.
Processing design graph takes 0.22 sec.
Total memory for routing:
	115.411444 M.
Total nets for routing : 381.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 15 nets, it takes 0.02 sec.
Global routing takes 0.05 sec.
Total 397 subnets.
    forward max bucket size 4369 , backward 13.
        Unrouted nets 233 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.640625 sec.
    forward max bucket size 3525 , backward 61.
        Unrouted nets 187 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.578125 sec.
    forward max bucket size 748 , backward 34.
        Unrouted nets 149 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 37.
        Unrouted nets 115 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 64.
        Unrouted nets 94 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 41.
        Unrouted nets 89 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 52.
        Unrouted nets 55 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 25.
        Unrouted nets 32 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 41.
        Unrouted nets 16 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 27.
        Unrouted nets 13 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 51.
        Unrouted nets 11 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 45.
        Unrouted nets 6 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 15.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 9.
        Unrouted nets 0 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
Detailed routing takes 13 iterations
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_2/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 1.31 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.08 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 2608.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 3.14 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 53       | 6450          | 1                  
|   FF                     | 126      | 38700         | 1                  
|   LUT                    | 146      | 25800         | 1                  
|   LUT-FF pairs           | 51       | 25800         | 1                  
| Use of CLMS              | 22       | 4250          | 1                  
|   FF                     | 46       | 25500         | 1                  
|   LUT                    | 47       | 17000         | 1                  
|   LUT-FF pairs           | 28       | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 22       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 19       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 6        | 56            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 19       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:03s)
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:15s)
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:15s
Current time: Wed Jan 10 17:16:13 2024
Action pnr: Peak memory pool usage is 761 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jan 10 17:16:13 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_2l50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/iGopDrm/CLKA' (gopDRM2.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Jan 10 17:16:18 2024
Action report_timing: Peak memory pool usage is 708 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jan 10 17:16:19 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_2l50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.093750 sec.
Generating architecture configuration.
The bitstream file is "D:/admin/desktop/voice_loop_2l50/generate_bitstream/voice_loop_test.sbit"
Generate programming file takes 3.296875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Jan 10 17:16:26 2024
Action gen_bit_stream: Peak memory pool usage is 608 MB
Process "Generate Bitstream" done.
Process exit normally.
W: UiCommand-4212: Editor "UCE" is not running, can not exit it.
