# Single Core 5-stage MIPS pipeline RTL
 RTL design of a single core 5-stage MIPS pipeline CPU implementation in Verilog
