INFO: [HLS 200-10] Running '/data/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brenton' on host 'isc01.fnal.gov' (Linux_x86_64 version 5.14.0-162.22.2.el9_1.x86_64) on Mon Aug 07 11:53:13 EDT 2023
INFO: [HLS 200-10] In directory '/home/brenton/kernel/processAPA'
Sourcing Tcl script '/home/brenton/kernel/processAPA/processapa/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source /home/brenton/kernel/processAPA/processapa/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project processapa 
INFO: [HLS 200-10] Opening project '/home/brenton/kernel/processAPA/processapa'.
INFO: [HLS 200-1510] Running: set_top process_data 
INFO: [HLS 200-1510] Running: add_files FDHDChannelMapSP.cxx 
INFO: [HLS 200-10] Adding design file 'FDHDChannelMapSP.cxx' to the project
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files myproject.cpp 
INFO: [HLS 200-10] Adding design file 'myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHDChannelMap_v1_visiblewires.txt -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'FDHDChannelMap_v1_visiblewires.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHDChannelMap_v1_wireends.txt -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'FDHDChannelMap_v1_wireends.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHD_CrateMap_v1.txt -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'FDHD_CrateMap_v1.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA000.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA000.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA001.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA001.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA002.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA002.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA003.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA003.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb processAPA.cxx -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'processAPA.cxx' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/processAPA/weights -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/processAPA/weights' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/home/brenton/kernel/processAPA/processapa/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./processapa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_data process_data 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/data/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_process_data.cpp
   Compiling kernel.cpp_pre.cpp.tb.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling FDHDChannelMapSP.cxx_pre.cxx.tb.cxx
   Compiling processAPA.cxx_pre.cxx.tb.cxx
   Compiling apatb_process_data_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
started running
here
ERROR: System received a signal named SIGSEGV and the program has to stop immediately!
This signal was generated when a program tries to read or write outside the memory that is allocated for it, or to write memory that can only be read.
Possible cause of this problem may be:
  1) Missing depth information for one or more pointers to arrays in the interface;
  2) Insufficient depth setting for array argument(s);
  3) Excessive depth setting for array argument(s), that exceeds the maximum virtual memory size for the process;
  4) Null pointer etc.
Current execution stopped during CodeState = CALL_C_DUT.
You can search CodeState variable name in apatb*.cpp file under ./sim/wrapc dir to locate the position.

ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 327.37 seconds. CPU system time: 2.27 seconds. Elapsed time: 331.36 seconds; current allocated memory: 66.977 MB.
command 'ap_source' returned error code
    while executing
"source /home/brenton/kernel/processAPA/processapa/solution1/cosim.tcl"
    invoked from within
"hls::main /home/brenton/kernel/processAPA/processapa/solution1/cosim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 329.6 seconds. Total CPU system time: 2.67 seconds. Total elapsed time: 333.88 seconds; peak allocated memory: 1.133 GB.
