// Seed: 1996866411
module module_0 #(
    parameter id_6 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  defparam id_6 = 1 ? 1 : -1'b0 & 1;
  assign id_1 = ~id_2;
  assign (strong1, weak0) id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_13 = -1;
  always id_3 <= 1;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_6,
      id_7,
      id_12
  );
  wire id_14;
endmodule
