In archive libRBELib.a:

SetServo.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000048  2**0
                  ALLOC
  3 .text.initAltCom 00000038  00000000  00000000  00000048  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.setCharDebug 00000010  00000000  00000000  00000080  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.coPrintf 0000001a  00000000  00000000  00000090  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.setServo 00000084  00000000  00000000  000000aa  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.initAltCom:

00000000 <initAltCom>:
   0:	9b 01       	movw	r18, r22
   2:	ac 01       	movw	r20, r24
   4:	84 e0       	ldi	r24, 0x04	; 4
   6:	22 0f       	add	r18, r18
   8:	33 1f       	adc	r19, r19
   a:	44 1f       	adc	r20, r20
   c:	55 1f       	adc	r21, r21
   e:	8a 95       	dec	r24
  10:	01 f4       	brne	.+0      	; 0x12 <initAltCom+0x12>
  12:	60 e0       	ldi	r22, 0x00	; 0
  14:	70 e4       	ldi	r23, 0x40	; 64
  16:	89 e1       	ldi	r24, 0x19	; 25
  18:	91 e0       	ldi	r25, 0x01	; 1
  1a:	0e 94 00 00 	call	0	; 0x0 <initAltCom>
  1e:	21 50       	subi	r18, 0x01	; 1
  20:	30 40       	sbci	r19, 0x00	; 0
  22:	30 93 c5 00 	sts	0x00C5, r19
  26:	20 93 c4 00 	sts	0x00C4, r18
  2a:	88 e1       	ldi	r24, 0x18	; 24
  2c:	80 93 c1 00 	sts	0x00C1, r24
  30:	86 e0       	ldi	r24, 0x06	; 6
  32:	80 93 c2 00 	sts	0x00C2, r24
  36:	08 95       	ret

Disassembly of section .text.setCharDebug:

00000000 <setCharDebug>:
   0:	98 2f       	mov	r25, r24
   2:	80 91 c0 00 	lds	r24, 0x00C0
   6:	85 ff       	sbrs	r24, 5
   8:	00 c0       	rjmp	.+0      	; 0xa <setCharDebug+0xa>
   a:	90 93 c6 00 	sts	0x00C6, r25
   e:	08 95       	ret

Disassembly of section .text.coPrintf:

00000000 <coPrintf>:
   0:	fc 01       	movw	r30, r24
   2:	00 c0       	rjmp	.+0      	; 0x4 <coPrintf+0x4>
   4:	80 91 c0 00 	lds	r24, 0x00C0
   8:	85 ff       	sbrs	r24, 5
   a:	00 c0       	rjmp	.+0      	; 0xc <coPrintf+0xc>
   c:	90 93 c6 00 	sts	0x00C6, r25
  10:	31 96       	adiw	r30, 0x01	; 1
  12:	90 81       	ld	r25, Z
  14:	99 23       	and	r25, r25
  16:	01 f4       	brne	.+0      	; 0x18 <coPrintf+0x18>
  18:	08 95       	ret

Disassembly of section .text.setServo:

00000000 <setServo>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	df 93       	push	r29
   6:	cf 93       	push	r28
   8:	cd b7       	in	r28, 0x3d	; 61
   a:	de b7       	in	r29, 0x3e	; 62
   c:	64 97       	sbiw	r28, 0x14	; 20
   e:	0f b6       	in	r0, 0x3f	; 63
  10:	f8 94       	cli
  12:	de bf       	out	0x3e, r29	; 62
  14:	0f be       	out	0x3f, r0	; 63
  16:	cd bf       	out	0x3d, r28	; 61
  18:	2d b7       	in	r18, 0x3d	; 61
  1a:	3e b7       	in	r19, 0x3e	; 62
  1c:	28 50       	subi	r18, 0x08	; 8
  1e:	30 40       	sbci	r19, 0x00	; 0
  20:	0f b6       	in	r0, 0x3f	; 63
  22:	f8 94       	cli
  24:	3e bf       	out	0x3e, r19	; 62
  26:	0f be       	out	0x3f, r0	; 63
  28:	2d bf       	out	0x3d, r18	; 61
  2a:	ed b7       	in	r30, 0x3d	; 61
  2c:	fe b7       	in	r31, 0x3e	; 62
  2e:	31 96       	adiw	r30, 0x01	; 1
  30:	8e 01       	movw	r16, r28
  32:	0f 5f       	subi	r16, 0xFF	; 255
  34:	1f 4f       	sbci	r17, 0xFF	; 255
  36:	ad b7       	in	r26, 0x3d	; 61
  38:	be b7       	in	r27, 0x3e	; 62
  3a:	12 96       	adiw	r26, 0x02	; 2
  3c:	1c 93       	st	X, r17
  3e:	0e 93       	st	-X, r16
  40:	11 97       	sbiw	r26, 0x01	; 1
  42:	20 e0       	ldi	r18, 0x00	; 0
  44:	30 e0       	ldi	r19, 0x00	; 0
  46:	33 83       	std	Z+3, r19	; 0x03
  48:	22 83       	std	Z+2, r18	; 0x02
  4a:	95 83       	std	Z+5, r25	; 0x05
  4c:	84 83       	std	Z+4, r24	; 0x04
  4e:	77 83       	std	Z+7, r23	; 0x07
  50:	66 83       	std	Z+6, r22	; 0x06
  52:	0e 94 00 00 	call	0	; 0x0 <setServo>
  56:	2d b7       	in	r18, 0x3d	; 61
  58:	3e b7       	in	r19, 0x3e	; 62
  5a:	28 5f       	subi	r18, 0xF8	; 248
  5c:	3f 4f       	sbci	r19, 0xFF	; 255
  5e:	0f b6       	in	r0, 0x3f	; 63
  60:	f8 94       	cli
  62:	3e bf       	out	0x3e, r19	; 62
  64:	0f be       	out	0x3f, r0	; 63
  66:	2d bf       	out	0x3d, r18	; 61
  68:	c8 01       	movw	r24, r16
  6a:	0e 94 00 00 	call	0	; 0x0 <setServo>
  6e:	64 96       	adiw	r28, 0x14	; 20
  70:	0f b6       	in	r0, 0x3f	; 63
  72:	f8 94       	cli
  74:	de bf       	out	0x3e, r29	; 62
  76:	0f be       	out	0x3f, r0	; 63
  78:	cd bf       	out	0x3d, r28	; 61
  7a:	cf 91       	pop	r28
  7c:	df 91       	pop	r29
  7e:	1f 91       	pop	r17
  80:	0f 91       	pop	r16
  82:	08 95       	ret

ADC.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initADC 00000026  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.clearADC 00000008  00000000  00000000  0000005a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.getADC  00000038  00000000  00000000  00000062  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.changeADC 00000008  00000000  00000000  0000009a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text.initADC:

00000000 <initADC>:
   0:	80 64       	ori	r24, 0x40	; 64
   2:	80 93 7c 00 	sts	0x007C, r24
   6:	ea e7       	ldi	r30, 0x7A	; 122
   8:	f0 e0       	ldi	r31, 0x00	; 0
   a:	80 81       	ld	r24, Z
   c:	87 60       	ori	r24, 0x07	; 7
   e:	80 83       	st	Z, r24
  10:	80 81       	ld	r24, Z
  12:	80 68       	ori	r24, 0x80	; 128
  14:	80 83       	st	Z, r24
  16:	80 81       	ld	r24, Z
  18:	80 64       	ori	r24, 0x40	; 64
  1a:	80 83       	st	Z, r24
  1c:	80 e4       	ldi	r24, 0x40	; 64
  1e:	80 93 7b 00 	sts	0x007B, r24
  22:	11 b8       	out	0x01, r1	; 1
  24:	08 95       	ret

Disassembly of section .text.clearADC:

00000000 <clearADC>:
   0:	80 74       	andi	r24, 0x40	; 64
   2:	80 93 7c 00 	sts	0x007C, r24
   6:	08 95       	ret

Disassembly of section .text.getADC:

00000000 <getADC>:
   0:	20 91 7c 00 	lds	r18, 0x007C
   4:	87 70       	andi	r24, 0x07	; 7
   6:	90 70       	andi	r25, 0x00	; 0
   8:	28 7f       	andi	r18, 0xF8	; 248
   a:	28 2b       	or	r18, r24
   c:	20 93 7c 00 	sts	0x007C, r18
  10:	80 91 7a 00 	lds	r24, 0x007A
  14:	80 64       	ori	r24, 0x40	; 64
  16:	80 93 7a 00 	sts	0x007A, r24
  1a:	80 91 7a 00 	lds	r24, 0x007A
  1e:	84 ff       	sbrs	r24, 4
  20:	00 c0       	rjmp	.+0      	; 0x22 <getADC+0x22>
  22:	80 91 7a 00 	lds	r24, 0x007A
  26:	80 61       	ori	r24, 0x10	; 16
  28:	80 93 7a 00 	sts	0x007A, r24
  2c:	20 91 78 00 	lds	r18, 0x0078
  30:	30 91 79 00 	lds	r19, 0x0079
  34:	c9 01       	movw	r24, r18
  36:	08 95       	ret

Disassembly of section .text.changeADC:

00000000 <changeADC>:
   0:	80 64       	ori	r24, 0x40	; 64
   2:	80 93 7c 00 	sts	0x007C, r24
   6:	08 95       	ret

DAC.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.setDAC  0000008c  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.setDAC:

00000000 <setDAC>:
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	48 2f       	mov	r20, r24
   a:	cb 01       	movw	r24, r22
   c:	20 e1       	ldi	r18, 0x10	; 16
   e:	60 30       	cpi	r22, 0x00	; 0
  10:	72 07       	cpc	r23, r18
  12:	04 f0       	brlt	.+0      	; 0x14 <setDAC+0x14>
  14:	8f ef       	ldi	r24, 0xFF	; 255
  16:	9f e0       	ldi	r25, 0x0F	; 15
  18:	7c 01       	movw	r14, r24
  1a:	00 27       	eor	r16, r16
  1c:	f7 fc       	sbrc	r15, 7
  1e:	00 95       	com	r16
  20:	10 2f       	mov	r17, r16
  22:	80 91 2b 00 	lds	r24, 0x002B
  26:	8f 7e       	andi	r24, 0xEF	; 239
  28:	80 93 2b 00 	sts	0x002B, r24
  2c:	84 2f       	mov	r24, r20
  2e:	80 63       	ori	r24, 0x30	; 48
  30:	0e 94 00 00 	call	0	; 0x0 <setDAC>
  34:	d8 01       	movw	r26, r16
  36:	c7 01       	movw	r24, r14
  38:	24 e0       	ldi	r18, 0x04	; 4
  3a:	b6 95       	lsr	r27
  3c:	a7 95       	ror	r26
  3e:	97 95       	ror	r25
  40:	87 95       	ror	r24
  42:	2a 95       	dec	r18
  44:	01 f4       	brne	.+0      	; 0x46 <setDAC+0x46>
  46:	0e 94 00 00 	call	0	; 0x0 <setDAC>
  4a:	8f e0       	ldi	r24, 0x0F	; 15
  4c:	90 e0       	ldi	r25, 0x00	; 0
  4e:	a0 e0       	ldi	r26, 0x00	; 0
  50:	b0 e0       	ldi	r27, 0x00	; 0
  52:	e8 22       	and	r14, r24
  54:	f9 22       	and	r15, r25
  56:	0a 23       	and	r16, r26
  58:	1b 23       	and	r17, r27
  5a:	8e 2d       	mov	r24, r14
  5c:	82 95       	swap	r24
  5e:	80 7f       	andi	r24, 0xF0	; 240
  60:	0e 94 00 00 	call	0	; 0x0 <setDAC>
  64:	80 91 2b 00 	lds	r24, 0x002B
  68:	80 61       	ori	r24, 0x10	; 16
  6a:	80 93 2b 00 	sts	0x002B, r24
  6e:	80 91 2b 00 	lds	r24, 0x002B
  72:	8f 7e       	andi	r24, 0xEF	; 239
  74:	80 93 2b 00 	sts	0x002B, r24
  78:	80 91 2b 00 	lds	r24, 0x002B
  7c:	80 61       	ori	r24, 0x10	; 16
  7e:	80 93 2b 00 	sts	0x002B, r24
  82:	1f 91       	pop	r17
  84:	0f 91       	pop	r16
  86:	ff 90       	pop	r15
  88:	ef 90       	pop	r14
  8a:	08 95       	ret

Debug.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initRBELib 0000001a  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.printfRBE 0000000a  00000000  00000000  0000004e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .data.RBEOut  0000000e  00000000  00000000  00000058  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, DATA

Disassembly of section .text.initRBELib:

00000000 <initRBELib>:
   0:	80 e0       	ldi	r24, 0x00	; 0
   2:	90 e0       	ldi	r25, 0x00	; 0
   4:	90 93 00 00 	sts	0x0000, r25
   8:	80 93 00 00 	sts	0x0000, r24
   c:	60 e0       	ldi	r22, 0x00	; 0
   e:	72 ec       	ldi	r23, 0xC2	; 194
  10:	81 e0       	ldi	r24, 0x01	; 1
  12:	90 e0       	ldi	r25, 0x00	; 0
  14:	0e 94 00 00 	call	0	; 0x0 <initRBELib>
  18:	08 95       	ret

Disassembly of section .text.printfRBE:

00000000 <printfRBE>:
   0:	0e 94 00 00 	call	0	; 0x0 <printfRBE>
   4:	80 e0       	ldi	r24, 0x00	; 0
   6:	90 e0       	ldi	r25, 0x00	; 0
   8:	08 95       	ret

PID.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.setConst 00000120  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.calcPID 00000360  00000000  00000000  00000154  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .bss.pidLastError_L 00000004  00000000  00000000  000004b4  2**0
                  ALLOC
  6 .bss.pidPrevLastError_L 00000004  00000000  00000000  000004b4  2**0
                  ALLOC
  7 .bss.pidLastError_H 00000004  00000000  00000000  000004b4  2**0
                  ALLOC
  8 .bss.pidPrevLastError_H 00000004  00000000  00000000  000004b4  2**0
                  ALLOC
  9 .bss.pidPrev_L 00000004  00000000  00000000  000004b4  2**0
                  ALLOC
 10 .bss.pidPrev_H 00000004  00000000  00000000  000004b4  2**0
                  ALLOC
 11 .bss.pidTd_H  00000004  00000000  00000000  000004b4  2**0
                  ALLOC
 12 .bss.pidTi_inv_H 00000004  00000000  00000000  000004b4  2**0
                  ALLOC
 13 .bss.pidTd_L  00000004  00000000  00000000  000004b4  2**0
                  ALLOC
 14 .bss.pidTi_inv_L 00000004  00000000  00000000  000004b4  2**0
                  ALLOC

Disassembly of section .text.setConst:

00000000 <setConst>:
   0:	4f 92       	push	r4
   2:	5f 92       	push	r5
   4:	6f 92       	push	r6
   6:	7f 92       	push	r7
   8:	8f 92       	push	r8
   a:	9f 92       	push	r9
   c:	af 92       	push	r10
   e:	bf 92       	push	r11
  10:	cf 92       	push	r12
  12:	df 92       	push	r13
  14:	ef 92       	push	r14
  16:	ff 92       	push	r15
  18:	0f 93       	push	r16
  1a:	1f 93       	push	r17
  1c:	4a 01       	movw	r8, r20
  1e:	5b 01       	movw	r10, r22
  20:	28 01       	movw	r4, r16
  22:	39 01       	movw	r6, r18
  24:	88 34       	cpi	r24, 0x48	; 72
  26:	01 f0       	breq	.+0      	; 0x28 <setConst+0x28>
  28:	8c 34       	cpi	r24, 0x4C	; 76
  2a:	01 f0       	breq	.+0      	; 0x2c <setConst+0x2c>
  2c:	00 c0       	rjmp	.+0      	; 0x2e <setConst+0x2e>
  2e:	00 c0       	rjmp	.+0      	; 0x30 <setConst+0x30>
  30:	40 93 00 00 	sts	0x0000, r20
  34:	50 93 00 00 	sts	0x0000, r21
  38:	60 93 00 00 	sts	0x0000, r22
  3c:	70 93 00 00 	sts	0x0000, r23
  40:	00 93 00 00 	sts	0x0000, r16
  44:	10 93 00 00 	sts	0x0000, r17
  48:	20 93 00 00 	sts	0x0000, r18
  4c:	30 93 00 00 	sts	0x0000, r19
  50:	40 93 00 00 	sts	0x0000, r20
  54:	50 93 00 00 	sts	0x0000, r21
  58:	60 93 00 00 	sts	0x0000, r22
  5c:	70 93 00 00 	sts	0x0000, r23
  60:	c7 01       	movw	r24, r14
  62:	b6 01       	movw	r22, r12
  64:	a5 01       	movw	r20, r10
  66:	94 01       	movw	r18, r8
  68:	0e 94 00 00 	call	0	; 0x0 <setConst>
  6c:	60 93 00 00 	sts	0x0000, r22
  70:	70 93 00 00 	sts	0x0000, r23
  74:	80 93 00 00 	sts	0x0000, r24
  78:	90 93 00 00 	sts	0x0000, r25
  7c:	c3 01       	movw	r24, r6
  7e:	b2 01       	movw	r22, r4
  80:	a5 01       	movw	r20, r10
  82:	94 01       	movw	r18, r8
  84:	0e 94 00 00 	call	0	; 0x0 <setConst>
  88:	60 93 00 00 	sts	0x0000, r22
  8c:	70 93 00 00 	sts	0x0000, r23
  90:	80 93 00 00 	sts	0x0000, r24
  94:	90 93 00 00 	sts	0x0000, r25
  98:	00 c0       	rjmp	.+0      	; 0x9a <setConst+0x9a>
  9a:	40 93 00 00 	sts	0x0000, r20
  9e:	50 93 00 00 	sts	0x0000, r21
  a2:	60 93 00 00 	sts	0x0000, r22
  a6:	70 93 00 00 	sts	0x0000, r23
  aa:	00 93 00 00 	sts	0x0000, r16
  ae:	10 93 00 00 	sts	0x0000, r17
  b2:	20 93 00 00 	sts	0x0000, r18
  b6:	30 93 00 00 	sts	0x0000, r19
  ba:	c0 92 00 00 	sts	0x0000, r12
  be:	d0 92 00 00 	sts	0x0000, r13
  c2:	e0 92 00 00 	sts	0x0000, r14
  c6:	f0 92 00 00 	sts	0x0000, r15
  ca:	c7 01       	movw	r24, r14
  cc:	b6 01       	movw	r22, r12
  ce:	a5 01       	movw	r20, r10
  d0:	94 01       	movw	r18, r8
  d2:	0e 94 00 00 	call	0	; 0x0 <setConst>
  d6:	60 93 00 00 	sts	0x0000, r22
  da:	70 93 00 00 	sts	0x0000, r23
  de:	80 93 00 00 	sts	0x0000, r24
  e2:	90 93 00 00 	sts	0x0000, r25
  e6:	c3 01       	movw	r24, r6
  e8:	b2 01       	movw	r22, r4
  ea:	a5 01       	movw	r20, r10
  ec:	94 01       	movw	r18, r8
  ee:	0e 94 00 00 	call	0	; 0x0 <setConst>
  f2:	60 93 00 00 	sts	0x0000, r22
  f6:	70 93 00 00 	sts	0x0000, r23
  fa:	80 93 00 00 	sts	0x0000, r24
  fe:	90 93 00 00 	sts	0x0000, r25
 102:	1f 91       	pop	r17
 104:	0f 91       	pop	r16
 106:	ff 90       	pop	r15
 108:	ef 90       	pop	r14
 10a:	df 90       	pop	r13
 10c:	cf 90       	pop	r12
 10e:	bf 90       	pop	r11
 110:	af 90       	pop	r10
 112:	9f 90       	pop	r9
 114:	8f 90       	pop	r8
 116:	7f 90       	pop	r7
 118:	6f 90       	pop	r6
 11a:	5f 90       	pop	r5
 11c:	4f 90       	pop	r4
 11e:	08 95       	ret

Disassembly of section .text.calcPID:

00000000 <calcPID>:
   0:	2f 92       	push	r2
   2:	3f 92       	push	r3
   4:	4f 92       	push	r4
   6:	5f 92       	push	r5
   8:	6f 92       	push	r6
   a:	7f 92       	push	r7
   c:	8f 92       	push	r8
   e:	9f 92       	push	r9
  10:	af 92       	push	r10
  12:	bf 92       	push	r11
  14:	cf 92       	push	r12
  16:	df 92       	push	r13
  18:	ef 92       	push	r14
  1a:	ff 92       	push	r15
  1c:	0f 93       	push	r16
  1e:	1f 93       	push	r17
  20:	df 93       	push	r29
  22:	cf 93       	push	r28
  24:	cd b7       	in	r28, 0x3d	; 61
  26:	de b7       	in	r29, 0x3e	; 62
  28:	2c 97       	sbiw	r28, 0x0c	; 12
  2a:	0f b6       	in	r0, 0x3f	; 63
  2c:	f8 94       	cli
  2e:	de bf       	out	0x3e, r29	; 62
  30:	0f be       	out	0x3f, r0	; 63
  32:	cd bf       	out	0x3d, r28	; 61
  34:	46 1b       	sub	r20, r22
  36:	57 0b       	sbc	r21, r23
  38:	8a 01       	movw	r16, r20
  3a:	22 27       	eor	r18, r18
  3c:	17 fd       	sbrc	r17, 7
  3e:	20 95       	com	r18
  40:	32 2f       	mov	r19, r18
  42:	09 83       	std	Y+1, r16	; 0x01
  44:	1a 83       	std	Y+2, r17	; 0x02
  46:	2b 83       	std	Y+3, r18	; 0x03
  48:	3c 83       	std	Y+4, r19	; 0x04
  4a:	8c 34       	cpi	r24, 0x4C	; 76
  4c:	01 f0       	breq	.+0      	; 0x4e <calcPID+0x4e>
  4e:	00 c0       	rjmp	.+0      	; 0x50 <calcPID+0x50>
  50:	a0 90 00 00 	lds	r10, 0x0000
  54:	b0 90 00 00 	lds	r11, 0x0000
  58:	c0 90 00 00 	lds	r12, 0x0000
  5c:	d0 90 00 00 	lds	r13, 0x0000
  60:	20 90 00 00 	lds	r2, 0x0000
  64:	30 90 00 00 	lds	r3, 0x0000
  68:	40 90 00 00 	lds	r4, 0x0000
  6c:	50 90 00 00 	lds	r5, 0x0000
  70:	60 91 00 00 	lds	r22, 0x0000
  74:	70 91 00 00 	lds	r23, 0x0000
  78:	80 91 00 00 	lds	r24, 0x0000
  7c:	90 91 00 00 	lds	r25, 0x0000
  80:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  84:	6d 83       	std	Y+5, r22	; 0x05
  86:	7e 83       	std	Y+6, r23	; 0x06
  88:	8f 83       	std	Y+7, r24	; 0x07
  8a:	98 87       	std	Y+8, r25	; 0x08
  8c:	60 91 00 00 	lds	r22, 0x0000
  90:	70 91 00 00 	lds	r23, 0x0000
  94:	80 91 00 00 	lds	r24, 0x0000
  98:	90 91 00 00 	lds	r25, 0x0000
  9c:	20 e0       	ldi	r18, 0x00	; 0
  9e:	30 e0       	ldi	r19, 0x00	; 0
  a0:	40 e8       	ldi	r20, 0x80	; 128
  a2:	5f e3       	ldi	r21, 0x3F	; 63
  a4:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  a8:	a6 01       	movw	r20, r12
  aa:	95 01       	movw	r18, r10
  ac:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  b0:	7b 01       	movw	r14, r22
  b2:	8c 01       	movw	r16, r24
  b4:	69 81       	ldd	r22, Y+1	; 0x01
  b6:	7a 81       	ldd	r23, Y+2	; 0x02
  b8:	8b 81       	ldd	r24, Y+3	; 0x03
  ba:	9c 81       	ldd	r25, Y+4	; 0x04
  bc:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  c0:	9b 01       	movw	r18, r22
  c2:	ac 01       	movw	r20, r24
  c4:	c8 01       	movw	r24, r16
  c6:	b7 01       	movw	r22, r14
  c8:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  cc:	3b 01       	movw	r6, r22
  ce:	4c 01       	movw	r8, r24
  d0:	c6 01       	movw	r24, r12
  d2:	b5 01       	movw	r22, r10
  d4:	20 e0       	ldi	r18, 0x00	; 0
  d6:	30 e0       	ldi	r19, 0x00	; 0
  d8:	40 e0       	ldi	r20, 0x00	; 0
  da:	50 ec       	ldi	r21, 0xC0	; 192
  dc:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  e0:	20 e0       	ldi	r18, 0x00	; 0
  e2:	30 e0       	ldi	r19, 0x00	; 0
  e4:	40 e8       	ldi	r20, 0x80	; 128
  e6:	5f e3       	ldi	r21, 0x3F	; 63
  e8:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  ec:	7b 01       	movw	r14, r22
  ee:	8c 01       	movw	r16, r24
  f0:	c2 01       	movw	r24, r4
  f2:	b1 01       	movw	r22, r2
  f4:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  f8:	9b 01       	movw	r18, r22
  fa:	ac 01       	movw	r20, r24
  fc:	c8 01       	movw	r24, r16
  fe:	b7 01       	movw	r22, r14
 100:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 104:	9b 01       	movw	r18, r22
 106:	ac 01       	movw	r20, r24
 108:	c4 01       	movw	r24, r8
 10a:	b3 01       	movw	r22, r6
 10c:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 110:	7b 01       	movw	r14, r22
 112:	8c 01       	movw	r16, r24
 114:	60 91 00 00 	lds	r22, 0x0000
 118:	70 91 00 00 	lds	r23, 0x0000
 11c:	80 91 00 00 	lds	r24, 0x0000
 120:	90 91 00 00 	lds	r25, 0x0000
 124:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 128:	9b 01       	movw	r18, r22
 12a:	ac 01       	movw	r20, r24
 12c:	c6 01       	movw	r24, r12
 12e:	b5 01       	movw	r22, r10
 130:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 134:	9b 01       	movw	r18, r22
 136:	ac 01       	movw	r20, r24
 138:	c8 01       	movw	r24, r16
 13a:	b7 01       	movw	r22, r14
 13c:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 140:	20 91 00 00 	lds	r18, 0x0000
 144:	30 91 00 00 	lds	r19, 0x0000
 148:	40 91 00 00 	lds	r20, 0x0000
 14c:	50 91 00 00 	lds	r21, 0x0000
 150:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 154:	9b 01       	movw	r18, r22
 156:	ac 01       	movw	r20, r24
 158:	6d 81       	ldd	r22, Y+5	; 0x05
 15a:	7e 81       	ldd	r23, Y+6	; 0x06
 15c:	8f 81       	ldd	r24, Y+7	; 0x07
 15e:	98 85       	ldd	r25, Y+8	; 0x08
 160:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 164:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 168:	9b 01       	movw	r18, r22
 16a:	ac 01       	movw	r20, r24
 16c:	60 93 00 00 	sts	0x0000, r22
 170:	70 93 00 00 	sts	0x0000, r23
 174:	80 93 00 00 	sts	0x0000, r24
 178:	90 93 00 00 	sts	0x0000, r25
 17c:	20 92 00 00 	sts	0x0000, r2
 180:	30 92 00 00 	sts	0x0000, r3
 184:	40 92 00 00 	sts	0x0000, r4
 188:	50 92 00 00 	sts	0x0000, r5
 18c:	89 81       	ldd	r24, Y+1	; 0x01
 18e:	9a 81       	ldd	r25, Y+2	; 0x02
 190:	ab 81       	ldd	r26, Y+3	; 0x03
 192:	bc 81       	ldd	r27, Y+4	; 0x04
 194:	80 93 00 00 	sts	0x0000, r24
 198:	90 93 00 00 	sts	0x0000, r25
 19c:	a0 93 00 00 	sts	0x0000, r26
 1a0:	b0 93 00 00 	sts	0x0000, r27
 1a4:	00 c0       	rjmp	.+0      	; 0x1a6 <calcPID+0x1a6>
 1a6:	a0 90 00 00 	lds	r10, 0x0000
 1aa:	b0 90 00 00 	lds	r11, 0x0000
 1ae:	c0 90 00 00 	lds	r12, 0x0000
 1b2:	d0 90 00 00 	lds	r13, 0x0000
 1b6:	20 90 00 00 	lds	r2, 0x0000
 1ba:	30 90 00 00 	lds	r3, 0x0000
 1be:	40 90 00 00 	lds	r4, 0x0000
 1c2:	50 90 00 00 	lds	r5, 0x0000
 1c6:	60 91 00 00 	lds	r22, 0x0000
 1ca:	70 91 00 00 	lds	r23, 0x0000
 1ce:	80 91 00 00 	lds	r24, 0x0000
 1d2:	90 91 00 00 	lds	r25, 0x0000
 1d6:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 1da:	69 87       	std	Y+9, r22	; 0x09
 1dc:	7a 87       	std	Y+10, r23	; 0x0a
 1de:	8b 87       	std	Y+11, r24	; 0x0b
 1e0:	9c 87       	std	Y+12, r25	; 0x0c
 1e2:	60 91 00 00 	lds	r22, 0x0000
 1e6:	70 91 00 00 	lds	r23, 0x0000
 1ea:	80 91 00 00 	lds	r24, 0x0000
 1ee:	90 91 00 00 	lds	r25, 0x0000
 1f2:	20 e0       	ldi	r18, 0x00	; 0
 1f4:	30 e0       	ldi	r19, 0x00	; 0
 1f6:	40 e8       	ldi	r20, 0x80	; 128
 1f8:	5f e3       	ldi	r21, 0x3F	; 63
 1fa:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 1fe:	a6 01       	movw	r20, r12
 200:	95 01       	movw	r18, r10
 202:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 206:	7b 01       	movw	r14, r22
 208:	8c 01       	movw	r16, r24
 20a:	69 81       	ldd	r22, Y+1	; 0x01
 20c:	7a 81       	ldd	r23, Y+2	; 0x02
 20e:	8b 81       	ldd	r24, Y+3	; 0x03
 210:	9c 81       	ldd	r25, Y+4	; 0x04
 212:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 216:	9b 01       	movw	r18, r22
 218:	ac 01       	movw	r20, r24
 21a:	c8 01       	movw	r24, r16
 21c:	b7 01       	movw	r22, r14
 21e:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 222:	3b 01       	movw	r6, r22
 224:	4c 01       	movw	r8, r24
 226:	c6 01       	movw	r24, r12
 228:	b5 01       	movw	r22, r10
 22a:	20 e0       	ldi	r18, 0x00	; 0
 22c:	30 e0       	ldi	r19, 0x00	; 0
 22e:	40 e0       	ldi	r20, 0x00	; 0
 230:	50 ec       	ldi	r21, 0xC0	; 192
 232:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 236:	20 e0       	ldi	r18, 0x00	; 0
 238:	30 e0       	ldi	r19, 0x00	; 0
 23a:	40 e8       	ldi	r20, 0x80	; 128
 23c:	5f e3       	ldi	r21, 0x3F	; 63
 23e:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 242:	7b 01       	movw	r14, r22
 244:	8c 01       	movw	r16, r24
 246:	c2 01       	movw	r24, r4
 248:	b1 01       	movw	r22, r2
 24a:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 24e:	9b 01       	movw	r18, r22
 250:	ac 01       	movw	r20, r24
 252:	c8 01       	movw	r24, r16
 254:	b7 01       	movw	r22, r14
 256:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 25a:	9b 01       	movw	r18, r22
 25c:	ac 01       	movw	r20, r24
 25e:	c4 01       	movw	r24, r8
 260:	b3 01       	movw	r22, r6
 262:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 266:	7b 01       	movw	r14, r22
 268:	8c 01       	movw	r16, r24
 26a:	60 91 00 00 	lds	r22, 0x0000
 26e:	70 91 00 00 	lds	r23, 0x0000
 272:	80 91 00 00 	lds	r24, 0x0000
 276:	90 91 00 00 	lds	r25, 0x0000
 27a:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 27e:	9b 01       	movw	r18, r22
 280:	ac 01       	movw	r20, r24
 282:	c6 01       	movw	r24, r12
 284:	b5 01       	movw	r22, r10
 286:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 28a:	9b 01       	movw	r18, r22
 28c:	ac 01       	movw	r20, r24
 28e:	c8 01       	movw	r24, r16
 290:	b7 01       	movw	r22, r14
 292:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 296:	20 91 00 00 	lds	r18, 0x0000
 29a:	30 91 00 00 	lds	r19, 0x0000
 29e:	40 91 00 00 	lds	r20, 0x0000
 2a2:	50 91 00 00 	lds	r21, 0x0000
 2a6:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 2aa:	9b 01       	movw	r18, r22
 2ac:	ac 01       	movw	r20, r24
 2ae:	69 85       	ldd	r22, Y+9	; 0x09
 2b0:	7a 85       	ldd	r23, Y+10	; 0x0a
 2b2:	8b 85       	ldd	r24, Y+11	; 0x0b
 2b4:	9c 85       	ldd	r25, Y+12	; 0x0c
 2b6:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 2ba:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 2be:	9b 01       	movw	r18, r22
 2c0:	ac 01       	movw	r20, r24
 2c2:	60 93 00 00 	sts	0x0000, r22
 2c6:	70 93 00 00 	sts	0x0000, r23
 2ca:	80 93 00 00 	sts	0x0000, r24
 2ce:	90 93 00 00 	sts	0x0000, r25
 2d2:	20 92 00 00 	sts	0x0000, r2
 2d6:	30 92 00 00 	sts	0x0000, r3
 2da:	40 92 00 00 	sts	0x0000, r4
 2de:	50 92 00 00 	sts	0x0000, r5
 2e2:	89 81       	ldd	r24, Y+1	; 0x01
 2e4:	9a 81       	ldd	r25, Y+2	; 0x02
 2e6:	ab 81       	ldd	r26, Y+3	; 0x03
 2e8:	bc 81       	ldd	r27, Y+4	; 0x04
 2ea:	80 93 00 00 	sts	0x0000, r24
 2ee:	90 93 00 00 	sts	0x0000, r25
 2f2:	a0 93 00 00 	sts	0x0000, r26
 2f6:	b0 93 00 00 	sts	0x0000, r27
 2fa:	21 3a       	cpi	r18, 0xA1	; 161
 2fc:	9f e0       	ldi	r25, 0x0F	; 15
 2fe:	39 07       	cpc	r19, r25
 300:	90 e0       	ldi	r25, 0x00	; 0
 302:	49 07       	cpc	r20, r25
 304:	90 e0       	ldi	r25, 0x00	; 0
 306:	59 07       	cpc	r21, r25
 308:	04 f0       	brlt	.+0      	; 0x30a <calcPID+0x30a>
 30a:	20 ea       	ldi	r18, 0xA0	; 160
 30c:	3f e0       	ldi	r19, 0x0F	; 15
 30e:	40 e0       	ldi	r20, 0x00	; 0
 310:	50 e0       	ldi	r21, 0x00	; 0
 312:	00 c0       	rjmp	.+0      	; 0x314 <calcPID+0x314>
 314:	20 36       	cpi	r18, 0x60	; 96
 316:	a0 ef       	ldi	r26, 0xF0	; 240
 318:	3a 07       	cpc	r19, r26
 31a:	af ef       	ldi	r26, 0xFF	; 255
 31c:	4a 07       	cpc	r20, r26
 31e:	af ef       	ldi	r26, 0xFF	; 255
 320:	5a 07       	cpc	r21, r26
 322:	04 f4       	brge	.+0      	; 0x324 <calcPID+0x324>
 324:	20 e6       	ldi	r18, 0x60	; 96
 326:	30 ef       	ldi	r19, 0xF0	; 240
 328:	4f ef       	ldi	r20, 0xFF	; 255
 32a:	5f ef       	ldi	r21, 0xFF	; 255
 32c:	c9 01       	movw	r24, r18
 32e:	2c 96       	adiw	r28, 0x0c	; 12
 330:	0f b6       	in	r0, 0x3f	; 63
 332:	f8 94       	cli
 334:	de bf       	out	0x3e, r29	; 62
 336:	0f be       	out	0x3f, r0	; 63
 338:	cd bf       	out	0x3d, r28	; 61
 33a:	cf 91       	pop	r28
 33c:	df 91       	pop	r29
 33e:	1f 91       	pop	r17
 340:	0f 91       	pop	r16
 342:	ff 90       	pop	r15
 344:	ef 90       	pop	r14
 346:	df 90       	pop	r13
 348:	cf 90       	pop	r12
 34a:	bf 90       	pop	r11
 34c:	af 90       	pop	r10
 34e:	9f 90       	pop	r9
 350:	8f 90       	pop	r8
 352:	7f 90       	pop	r7
 354:	6f 90       	pop	r6
 356:	5f 90       	pop	r5
 358:	4f 90       	pop	r4
 35a:	3f 90       	pop	r3
 35c:	2f 90       	pop	r2
 35e:	08 95       	ret

Periph.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.IRDist  00000006  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.encInit 00000008  00000000  00000000  0000003a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.resetEncCount 00000002  00000000  00000000  00000042  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.encCount 0000005c  00000000  00000000  00000044  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.getAccel 0000006c  00000000  00000000  000000a0  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.IRDist:

00000000 <IRDist>:
   0:	80 e0       	ldi	r24, 0x00	; 0
   2:	90 e0       	ldi	r25, 0x00	; 0
   4:	08 95       	ret

Disassembly of section .text.encInit:

00000000 <encInit>:
   0:	87 b1       	in	r24, 0x07	; 7
   2:	80 63       	ori	r24, 0x30	; 48
   4:	87 b9       	out	0x07, r24	; 7
   6:	08 95       	ret

Disassembly of section .text.resetEncCount:

00000000 <resetEncCount>:
   0:	08 95       	ret

Disassembly of section .text.encCount:

00000000 <encCount>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	00 97       	sbiw	r24, 0x00	; 0
   6:	01 f0       	breq	.+0      	; 0x8 <encCount+0x8>
   8:	02 97       	sbiw	r24, 0x02	; 2
   a:	01 f0       	breq	.+0      	; 0xc <encCount+0xc>
   c:	2f ef       	ldi	r18, 0xFF	; 255
   e:	3f ef       	ldi	r19, 0xFF	; 255
  10:	00 c0       	rjmp	.+0      	; 0x12 <encCount+0x12>
  12:	45 9a       	sbi	0x08, 5	; 8
  14:	45 98       	cbi	0x08, 5	; 8
  16:	88 e8       	ldi	r24, 0x88	; 136
  18:	0e 94 00 00 	call	0	; 0x0 <encCount>
  1c:	83 e0       	ldi	r24, 0x03	; 3
  1e:	0e 94 00 00 	call	0	; 0x0 <encCount>
  22:	45 9a       	sbi	0x08, 5	; 8
  24:	45 98       	cbi	0x08, 5	; 8
  26:	80 e9       	ldi	r24, 0x90	; 144
  28:	0e 94 00 00 	call	0	; 0x0 <encCount>
  2c:	82 e1       	ldi	r24, 0x12	; 18
  2e:	0e 94 00 00 	call	0	; 0x0 <encCount>
  32:	45 9a       	sbi	0x08, 5	; 8
  34:	45 98       	cbi	0x08, 5	; 8
  36:	80 e6       	ldi	r24, 0x60	; 96
  38:	0e 94 00 00 	call	0	; 0x0 <encCount>
  3c:	8f ef       	ldi	r24, 0xFF	; 255
  3e:	0e 94 00 00 	call	0	; 0x0 <encCount>
  42:	18 2f       	mov	r17, r24
  44:	00 e0       	ldi	r16, 0x00	; 0
  46:	8f ef       	ldi	r24, 0xFF	; 255
  48:	0e 94 00 00 	call	0	; 0x0 <encCount>
  4c:	98 01       	movw	r18, r16
  4e:	28 0f       	add	r18, r24
  50:	31 1d       	adc	r19, r1
  52:	45 9a       	sbi	0x08, 5	; 8
  54:	c9 01       	movw	r24, r18
  56:	1f 91       	pop	r17
  58:	0f 91       	pop	r16
  5a:	08 95       	ret

Disassembly of section .text.getAccel:

00000000 <getAccel>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	81 30       	cpi	r24, 0x01	; 1
   6:	91 05       	cpc	r25, r1
   8:	01 f0       	breq	.+0      	; 0xa <getAccel+0xa>
   a:	82 30       	cpi	r24, 0x02	; 2
   c:	91 05       	cpc	r25, r1
   e:	01 f0       	breq	.+0      	; 0x10 <getAccel+0x10>
  10:	89 2b       	or	r24, r25
  12:	01 f0       	breq	.+0      	; 0x14 <getAccel+0x14>
  14:	00 c0       	rjmp	.+0      	; 0x16 <getAccel+0x16>
  16:	94 e6       	ldi	r25, 0x64	; 100
  18:	00 c0       	rjmp	.+0      	; 0x1a <getAccel+0x1a>
  1a:	90 e6       	ldi	r25, 0x60	; 96
  1c:	00 c0       	rjmp	.+0      	; 0x1e <getAccel+0x1e>
  1e:	98 e6       	ldi	r25, 0x68	; 104
  20:	00 c0       	rjmp	.+0      	; 0x22 <getAccel+0x22>
  22:	9c e6       	ldi	r25, 0x6C	; 108
  24:	80 91 28 00 	lds	r24, 0x0028
  28:	8e 7f       	andi	r24, 0xFE	; 254
  2a:	80 93 28 00 	sts	0x0028, r24
  2e:	89 2f       	mov	r24, r25
  30:	0e 94 00 00 	call	0	; 0x0 <getAccel>
  34:	80 e0       	ldi	r24, 0x00	; 0
  36:	0e 94 00 00 	call	0	; 0x0 <getAccel>
  3a:	08 2f       	mov	r16, r24
  3c:	80 e0       	ldi	r24, 0x00	; 0
  3e:	0e 94 00 00 	call	0	; 0x0 <getAccel>
  42:	90 91 28 00 	lds	r25, 0x0028
  46:	91 60       	ori	r25, 0x01	; 1
  48:	90 93 28 00 	sts	0x0028, r25
  4c:	28 2f       	mov	r18, r24
  4e:	22 95       	swap	r18
  50:	2f 70       	andi	r18, 0x0F	; 15
  52:	30 e0       	ldi	r19, 0x00	; 0
  54:	10 e0       	ldi	r17, 0x00	; 0
  56:	84 e0       	ldi	r24, 0x04	; 4
  58:	00 0f       	add	r16, r16
  5a:	11 1f       	adc	r17, r17
  5c:	8a 95       	dec	r24
  5e:	01 f4       	brne	.+0      	; 0x60 <getAccel+0x60>
  60:	20 2b       	or	r18, r16
  62:	31 2b       	or	r19, r17
  64:	c9 01       	movw	r24, r18
  66:	1f 91       	pop	r17
  68:	0f 91       	pop	r16
  6a:	08 95       	ret

SPI.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initSPI 00000088  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.spiTransceive 0000000c  00000000  00000000  000000bc  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.initSPI:

00000000 <initSPI>:
   0:	80 91 24 00 	lds	r24, 0x0024
   4:	80 61       	ori	r24, 0x10	; 16
   6:	80 93 24 00 	sts	0x0024, r24
   a:	80 91 24 00 	lds	r24, 0x0024
   e:	80 62       	ori	r24, 0x20	; 32
  10:	80 93 24 00 	sts	0x0024, r24
  14:	80 91 24 00 	lds	r24, 0x0024
  18:	80 68       	ori	r24, 0x80	; 128
  1a:	80 93 24 00 	sts	0x0024, r24
  1e:	80 91 24 00 	lds	r24, 0x0024
  22:	8f 7b       	andi	r24, 0xBF	; 191
  24:	80 93 24 00 	sts	0x0024, r24
  28:	83 e5       	ldi	r24, 0x53	; 83
  2a:	8c bd       	out	0x2c, r24	; 44
  2c:	80 91 2a 00 	lds	r24, 0x002A
  30:	80 61       	ori	r24, 0x10	; 16
  32:	80 93 2a 00 	sts	0x002A, r24
  36:	80 91 2b 00 	lds	r24, 0x002B
  3a:	8f 7e       	andi	r24, 0xEF	; 239
  3c:	80 93 2b 00 	sts	0x002B, r24
  40:	80 91 2b 00 	lds	r24, 0x002B
  44:	80 61       	ori	r24, 0x10	; 16
  46:	80 93 2b 00 	sts	0x002B, r24
  4a:	80 91 27 00 	lds	r24, 0x0027
  4e:	81 60       	ori	r24, 0x01	; 1
  50:	80 93 27 00 	sts	0x0027, r24
  54:	80 91 28 00 	lds	r24, 0x0028
  58:	81 60       	ori	r24, 0x01	; 1
  5a:	80 93 28 00 	sts	0x0028, r24
  5e:	80 91 27 00 	lds	r24, 0x0027
  62:	80 62       	ori	r24, 0x20	; 32
  64:	80 93 27 00 	sts	0x0027, r24
  68:	80 91 27 00 	lds	r24, 0x0027
  6c:	80 61       	ori	r24, 0x10	; 16
  6e:	80 93 27 00 	sts	0x0027, r24
  72:	80 91 28 00 	lds	r24, 0x0028
  76:	80 62       	ori	r24, 0x20	; 32
  78:	80 93 28 00 	sts	0x0028, r24
  7c:	80 91 28 00 	lds	r24, 0x0028
  80:	80 61       	ori	r24, 0x10	; 16
  82:	80 93 28 00 	sts	0x0028, r24
  86:	08 95       	ret

Disassembly of section .text.spiTransceive:

00000000 <spiTransceive>:
   0:	8e bd       	out	0x2e, r24	; 46
   2:	0d b4       	in	r0, 0x2d	; 45
   4:	07 fe       	sbrs	r0, 7
   6:	00 c0       	rjmp	.+0      	; 0x8 <spiTransceive+0x8>
   8:	8e b5       	in	r24, 0x2e	; 46
   a:	08 95       	ret

USARTDebug.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.debugUSARTInit 00000042  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.putCharDebug 00000010  00000000  00000000  00000076  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.getCharDebug 0000000e  00000000  00000000  00000086  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.debugUSARTInit:

00000000 <debugUSARTInit>:
   0:	9b 01       	movw	r18, r22
   2:	ac 01       	movw	r20, r24
   4:	94 e0       	ldi	r25, 0x04	; 4
   6:	22 0f       	add	r18, r18
   8:	33 1f       	adc	r19, r19
   a:	44 1f       	adc	r20, r20
   c:	55 1f       	adc	r21, r21
   e:	9a 95       	dec	r25
  10:	01 f4       	brne	.+0      	; 0x12 <debugUSARTInit+0x12>
  12:	60 e0       	ldi	r22, 0x00	; 0
  14:	70 e4       	ldi	r23, 0x40	; 64
  16:	89 e1       	ldi	r24, 0x19	; 25
  18:	91 e0       	ldi	r25, 0x01	; 1
  1a:	0e 94 00 00 	call	0	; 0x0 <debugUSARTInit>
  1e:	21 50       	subi	r18, 0x01	; 1
  20:	30 40       	sbci	r19, 0x00	; 0
  22:	83 2f       	mov	r24, r19
  24:	99 27       	eor	r25, r25
  26:	87 fd       	sbrc	r24, 7
  28:	9a 95       	dec	r25
  2a:	8f 70       	andi	r24, 0x0F	; 15
  2c:	80 93 cd 00 	sts	0x00CD, r24
  30:	20 93 cc 00 	sts	0x00CC, r18
  34:	88 e1       	ldi	r24, 0x18	; 24
  36:	80 93 c9 00 	sts	0x00C9, r24
  3a:	86 e0       	ldi	r24, 0x06	; 6
  3c:	80 93 ca 00 	sts	0x00CA, r24
  40:	08 95       	ret

Disassembly of section .text.putCharDebug:

00000000 <putCharDebug>:
   0:	98 2f       	mov	r25, r24
   2:	80 91 c8 00 	lds	r24, 0x00C8
   6:	85 ff       	sbrs	r24, 5
   8:	00 c0       	rjmp	.+0      	; 0xa <putCharDebug+0xa>
   a:	90 93 ce 00 	sts	0x00CE, r25
   e:	08 95       	ret

Disassembly of section .text.getCharDebug:

00000000 <getCharDebug>:
   0:	80 91 c8 00 	lds	r24, 0x00C8
   4:	87 ff       	sbrs	r24, 7
   6:	00 c0       	rjmp	.+0      	; 0x8 <getCharDebug+0x8>
   8:	80 91 ce 00 	lds	r24, 0x00CE
   c:	08 95       	ret

curSense.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.getCurrent 00000022  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.getCurrent:

00000000 <getCurrent>:
   0:	88 34       	cpi	r24, 0x48	; 72
   2:	01 f4       	brne	.+0      	; 0x4 <getCurrent+0x4>
   4:	81 e0       	ldi	r24, 0x01	; 1
   6:	90 e0       	ldi	r25, 0x00	; 0
   8:	00 c0       	rjmp	.+0      	; 0xa <getCurrent+0xa>
   a:	8c 34       	cpi	r24, 0x4C	; 76
   c:	01 f0       	breq	.+0      	; 0xe <getCurrent+0xe>
   e:	20 e0       	ldi	r18, 0x00	; 0
  10:	30 e0       	ldi	r19, 0x00	; 0
  12:	00 c0       	rjmp	.+0      	; 0x14 <getCurrent+0x14>
  14:	80 e0       	ldi	r24, 0x00	; 0
  16:	90 e0       	ldi	r25, 0x00	; 0
  18:	0e 94 00 00 	call	0	; 0x0 <getCurrent>
  1c:	9c 01       	movw	r18, r24
  1e:	c9 01       	movw	r24, r18
  20:	08 95       	ret

motors.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.gotoXY  00000002  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.homePos 00000002  00000000  00000000  00000036  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.driveLink 000000aa  00000000  00000000  00000038  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.stopMotors 00000032  00000000  00000000  000000e2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.gotoAngles 0000005a  00000000  00000000  00000114  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.gotoXY:

00000000 <gotoXY>:
   0:	08 95       	ret

Disassembly of section .text.homePos:

00000000 <homePos>:
   0:	08 95       	ret

Disassembly of section .text.driveLink:

00000000 <driveLink>:
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
   4:	eb 01       	movw	r28, r22
   6:	81 30       	cpi	r24, 0x01	; 1
   8:	91 05       	cpc	r25, r1
   a:	01 f4       	brne	.+0      	; 0xc <driveLink+0xc>
   c:	77 fd       	sbrc	r23, 7
   e:	00 c0       	rjmp	.+0      	; 0x10 <driveLink+0x10>
  10:	82 e0       	ldi	r24, 0x02	; 2
  12:	90 e0       	ldi	r25, 0x00	; 0
  14:	60 e0       	ldi	r22, 0x00	; 0
  16:	70 e0       	ldi	r23, 0x00	; 0
  18:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  1c:	be 01       	movw	r22, r28
  1e:	20 e1       	ldi	r18, 0x10	; 16
  20:	c0 30       	cpi	r28, 0x00	; 0
  22:	d2 07       	cpc	r29, r18
  24:	04 f0       	brlt	.+0      	; 0x26 <driveLink+0x26>
  26:	6f ef       	ldi	r22, 0xFF	; 255
  28:	7f e0       	ldi	r23, 0x0F	; 15
  2a:	83 e0       	ldi	r24, 0x03	; 3
  2c:	90 e0       	ldi	r25, 0x00	; 0
  2e:	00 c0       	rjmp	.+0      	; 0x30 <driveLink+0x30>
  30:	cb 01       	movw	r24, r22
  32:	20 ef       	ldi	r18, 0xF0	; 240
  34:	61 30       	cpi	r22, 0x01	; 1
  36:	72 07       	cpc	r23, r18
  38:	04 f4       	brge	.+0      	; 0x3a <driveLink+0x3a>
  3a:	81 e0       	ldi	r24, 0x01	; 1
  3c:	90 ef       	ldi	r25, 0xF0	; 240
  3e:	66 27       	eor	r22, r22
  40:	77 27       	eor	r23, r23
  42:	68 1b       	sub	r22, r24
  44:	79 0b       	sbc	r23, r25
  46:	82 e0       	ldi	r24, 0x02	; 2
  48:	90 e0       	ldi	r25, 0x00	; 0
  4a:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  4e:	83 e0       	ldi	r24, 0x03	; 3
  50:	90 e0       	ldi	r25, 0x00	; 0
  52:	00 c0       	rjmp	.+0      	; 0x54 <driveLink+0x54>
  54:	89 2b       	or	r24, r25
  56:	01 f4       	brne	.+0      	; 0x58 <driveLink+0x58>
  58:	77 fd       	sbrc	r23, 7
  5a:	00 c0       	rjmp	.+0      	; 0x5c <driveLink+0x5c>
  5c:	80 e1       	ldi	r24, 0x10	; 16
  5e:	60 30       	cpi	r22, 0x00	; 0
  60:	78 07       	cpc	r23, r24
  62:	04 f0       	brlt	.+0      	; 0x64 <driveLink+0x64>
  64:	6f ef       	ldi	r22, 0xFF	; 255
  66:	7f e0       	ldi	r23, 0x0F	; 15
  68:	80 e0       	ldi	r24, 0x00	; 0
  6a:	90 e0       	ldi	r25, 0x00	; 0
  6c:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  70:	81 e0       	ldi	r24, 0x01	; 1
  72:	90 e0       	ldi	r25, 0x00	; 0
  74:	60 e0       	ldi	r22, 0x00	; 0
  76:	70 e0       	ldi	r23, 0x00	; 0
  78:	00 c0       	rjmp	.+0      	; 0x7a <driveLink+0x7a>
  7a:	80 e0       	ldi	r24, 0x00	; 0
  7c:	90 e0       	ldi	r25, 0x00	; 0
  7e:	60 e0       	ldi	r22, 0x00	; 0
  80:	70 e0       	ldi	r23, 0x00	; 0
  82:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  86:	ce 01       	movw	r24, r28
  88:	20 ef       	ldi	r18, 0xF0	; 240
  8a:	c1 30       	cpi	r28, 0x01	; 1
  8c:	d2 07       	cpc	r29, r18
  8e:	04 f4       	brge	.+0      	; 0x90 <driveLink+0x90>
  90:	81 e0       	ldi	r24, 0x01	; 1
  92:	90 ef       	ldi	r25, 0xF0	; 240
  94:	66 27       	eor	r22, r22
  96:	77 27       	eor	r23, r23
  98:	68 1b       	sub	r22, r24
  9a:	79 0b       	sbc	r23, r25
  9c:	81 e0       	ldi	r24, 0x01	; 1
  9e:	90 e0       	ldi	r25, 0x00	; 0
  a0:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  a4:	df 91       	pop	r29
  a6:	cf 91       	pop	r28
  a8:	08 95       	ret

Disassembly of section .text.stopMotors:

00000000 <stopMotors>:
   0:	80 e0       	ldi	r24, 0x00	; 0
   2:	90 e0       	ldi	r25, 0x00	; 0
   4:	60 e0       	ldi	r22, 0x00	; 0
   6:	70 e0       	ldi	r23, 0x00	; 0
   8:	0e 94 00 00 	call	0	; 0x0 <stopMotors>
   c:	81 e0       	ldi	r24, 0x01	; 1
   e:	90 e0       	ldi	r25, 0x00	; 0
  10:	60 e0       	ldi	r22, 0x00	; 0
  12:	70 e0       	ldi	r23, 0x00	; 0
  14:	0e 94 00 00 	call	0	; 0x0 <stopMotors>
  18:	82 e0       	ldi	r24, 0x02	; 2
  1a:	90 e0       	ldi	r25, 0x00	; 0
  1c:	60 e0       	ldi	r22, 0x00	; 0
  1e:	70 e0       	ldi	r23, 0x00	; 0
  20:	0e 94 00 00 	call	0	; 0x0 <stopMotors>
  24:	83 e0       	ldi	r24, 0x03	; 3
  26:	90 e0       	ldi	r25, 0x00	; 0
  28:	60 e0       	ldi	r22, 0x00	; 0
  2a:	70 e0       	ldi	r23, 0x00	; 0
  2c:	0e 94 00 00 	call	0	; 0x0 <stopMotors>
  30:	08 95       	ret

Disassembly of section .text.gotoAngles:

00000000 <gotoAngles>:
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
   a:	1f 93       	push	r17
   c:	6c 01       	movw	r12, r24
   e:	8b 01       	movw	r16, r22
  10:	82 e0       	ldi	r24, 0x02	; 2
  12:	90 e0       	ldi	r25, 0x00	; 0
  14:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  18:	7c 01       	movw	r14, r24
  1a:	83 e0       	ldi	r24, 0x03	; 3
  1c:	90 e0       	ldi	r25, 0x00	; 0
  1e:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  22:	ac 01       	movw	r20, r24
  24:	88 e4       	ldi	r24, 0x48	; 72
  26:	b8 01       	movw	r22, r16
  28:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  2c:	8c 01       	movw	r16, r24
  2e:	8c e4       	ldi	r24, 0x4C	; 76
  30:	b6 01       	movw	r22, r12
  32:	a7 01       	movw	r20, r14
  34:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  38:	bc 01       	movw	r22, r24
  3a:	80 e0       	ldi	r24, 0x00	; 0
  3c:	90 e0       	ldi	r25, 0x00	; 0
  3e:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  42:	81 e0       	ldi	r24, 0x01	; 1
  44:	90 e0       	ldi	r25, 0x00	; 0
  46:	b8 01       	movw	r22, r16
  48:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  4c:	1f 91       	pop	r17
  4e:	0f 91       	pop	r16
  50:	ff 90       	pop	r15
  52:	ef 90       	pop	r14
  54:	df 90       	pop	r13
  56:	cf 90       	pop	r12
  58:	08 95       	ret

ports.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.setPinsVal 000000b8  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.getPinsVal 00000064  00000000  00000000  000000ec  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.setPinsDir 000000b8  00000000  00000000  00000150  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.setPinsVal:

00000000 <setPinsVal>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	df 93       	push	r29
   6:	cf 93       	push	r28
   8:	cd b7       	in	r28, 0x3d	; 61
   a:	de b7       	in	r29, 0x3e	; 62
   c:	a8 85       	ldd	r26, Y+8	; 0x08
   e:	b9 85       	ldd	r27, Y+9	; 0x09
  10:	ce 01       	movw	r24, r28
  12:	0b 96       	adiw	r24, 0x0b	; 11
  14:	fc 01       	movw	r30, r24
  16:	40 e0       	ldi	r20, 0x00	; 0
  18:	50 e0       	ldi	r21, 0x00	; 0
  1a:	20 e0       	ldi	r18, 0x00	; 0
  1c:	8a 85       	ldd	r24, Y+10	; 0x0a
  1e:	68 2f       	mov	r22, r24
  20:	70 e0       	ldi	r23, 0x00	; 0
  22:	01 e0       	ldi	r16, 0x01	; 1
  24:	10 e0       	ldi	r17, 0x00	; 0
  26:	00 c0       	rjmp	.+0      	; 0x28 <setPinsVal+0x28>
  28:	c8 01       	movw	r24, r16
  2a:	00 80       	ld	r0, Z
  2c:	00 c0       	rjmp	.+0      	; 0x2e <setPinsVal+0x2e>
  2e:	88 0f       	add	r24, r24
  30:	99 1f       	adc	r25, r25
  32:	0a 94       	dec	r0
  34:	02 f4       	brpl	.+0      	; 0x36 <setPinsVal+0x36>
  36:	28 2b       	or	r18, r24
  38:	4f 5f       	subi	r20, 0xFF	; 255
  3a:	5f 4f       	sbci	r21, 0xFF	; 255
  3c:	32 96       	adiw	r30, 0x02	; 2
  3e:	46 17       	cp	r20, r22
  40:	57 07       	cpc	r21, r23
  42:	04 f0       	brlt	.+0      	; 0x44 <setPinsVal+0x44>
  44:	8f 81       	ldd	r24, Y+7	; 0x07
  46:	82 34       	cpi	r24, 0x42	; 66
  48:	01 f0       	breq	.+0      	; 0x4a <setPinsVal+0x4a>
  4a:	83 34       	cpi	r24, 0x43	; 67
  4c:	00 f4       	brcc	.+0      	; 0x4e <setPinsVal+0x4e>
  4e:	81 34       	cpi	r24, 0x41	; 65
  50:	01 f4       	brne	.+0      	; 0x52 <setPinsVal+0x52>
  52:	00 c0       	rjmp	.+0      	; 0x54 <setPinsVal+0x54>
  54:	8f 81       	ldd	r24, Y+7	; 0x07
  56:	83 34       	cpi	r24, 0x43	; 67
  58:	01 f0       	breq	.+0      	; 0x5a <setPinsVal+0x5a>
  5a:	84 34       	cpi	r24, 0x44	; 68
  5c:	01 f4       	brne	.+0      	; 0x5e <setPinsVal+0x5e>
  5e:	00 c0       	rjmp	.+0      	; 0x60 <setPinsVal+0x60>
  60:	ab 2b       	or	r26, r27
  62:	01 f0       	breq	.+0      	; 0x64 <setPinsVal+0x64>
  64:	82 b1       	in	r24, 0x02	; 2
  66:	28 2b       	or	r18, r24
  68:	00 c0       	rjmp	.+0      	; 0x6a <setPinsVal+0x6a>
  6a:	82 b1       	in	r24, 0x02	; 2
  6c:	20 95       	com	r18
  6e:	28 23       	and	r18, r24
  70:	22 b9       	out	0x02, r18	; 2
  72:	00 c0       	rjmp	.+0      	; 0x74 <setPinsVal+0x74>
  74:	ab 2b       	or	r26, r27
  76:	01 f0       	breq	.+0      	; 0x78 <setPinsVal+0x78>
  78:	85 b1       	in	r24, 0x05	; 5
  7a:	28 2b       	or	r18, r24
  7c:	00 c0       	rjmp	.+0      	; 0x7e <setPinsVal+0x7e>
  7e:	85 b1       	in	r24, 0x05	; 5
  80:	20 95       	com	r18
  82:	28 23       	and	r18, r24
  84:	25 b9       	out	0x05, r18	; 5
  86:	00 c0       	rjmp	.+0      	; 0x88 <setPinsVal+0x88>
  88:	ab 2b       	or	r26, r27
  8a:	01 f0       	breq	.+0      	; 0x8c <setPinsVal+0x8c>
  8c:	88 b1       	in	r24, 0x08	; 8
  8e:	28 2b       	or	r18, r24
  90:	00 c0       	rjmp	.+0      	; 0x92 <setPinsVal+0x92>
  92:	88 b1       	in	r24, 0x08	; 8
  94:	20 95       	com	r18
  96:	28 23       	and	r18, r24
  98:	28 b9       	out	0x08, r18	; 8
  9a:	00 c0       	rjmp	.+0      	; 0x9c <setPinsVal+0x9c>
  9c:	ab 2b       	or	r26, r27
  9e:	01 f0       	breq	.+0      	; 0xa0 <setPinsVal+0xa0>
  a0:	8b b1       	in	r24, 0x0b	; 11
  a2:	28 2b       	or	r18, r24
  a4:	00 c0       	rjmp	.+0      	; 0xa6 <setPinsVal+0xa6>
  a6:	8b b1       	in	r24, 0x0b	; 11
  a8:	20 95       	com	r18
  aa:	28 23       	and	r18, r24
  ac:	2b b9       	out	0x0b, r18	; 11
  ae:	cf 91       	pop	r28
  b0:	df 91       	pop	r29
  b2:	1f 91       	pop	r17
  b4:	0f 91       	pop	r16
  b6:	08 95       	ret

Disassembly of section .text.getPinsVal:

00000000 <getPinsVal>:
   0:	df 93       	push	r29
   2:	cf 93       	push	r28
   4:	cd b7       	in	r28, 0x3d	; 61
   6:	de b7       	in	r29, 0x3e	; 62
   8:	6d 81       	ldd	r22, Y+5	; 0x05
   a:	7e 81       	ldd	r23, Y+6	; 0x06
   c:	ce 01       	movw	r24, r28
   e:	07 96       	adiw	r24, 0x07	; 7
  10:	fc 01       	movw	r30, r24
  12:	30 e0       	ldi	r19, 0x00	; 0
  14:	20 e0       	ldi	r18, 0x00	; 0
  16:	41 e0       	ldi	r20, 0x01	; 1
  18:	50 e0       	ldi	r21, 0x00	; 0
  1a:	00 c0       	rjmp	.+0      	; 0x1c <getPinsVal+0x1c>
  1c:	ca 01       	movw	r24, r20
  1e:	00 80       	ld	r0, Z
  20:	00 c0       	rjmp	.+0      	; 0x22 <getPinsVal+0x22>
  22:	88 0f       	add	r24, r24
  24:	99 1f       	adc	r25, r25
  26:	0a 94       	dec	r0
  28:	02 f4       	brpl	.+0      	; 0x2a <getPinsVal+0x2a>
  2a:	38 2b       	or	r19, r24
  2c:	2f 5f       	subi	r18, 0xFF	; 255
  2e:	32 96       	adiw	r30, 0x02	; 2
  30:	27 17       	cp	r18, r23
  32:	00 f0       	brcs	.+0      	; 0x34 <getPinsVal+0x34>
  34:	62 34       	cpi	r22, 0x42	; 66
  36:	01 f0       	breq	.+0      	; 0x38 <getPinsVal+0x38>
  38:	63 34       	cpi	r22, 0x43	; 67
  3a:	00 f4       	brcc	.+0      	; 0x3c <getPinsVal+0x3c>
  3c:	61 34       	cpi	r22, 0x41	; 65
  3e:	01 f4       	brne	.+0      	; 0x40 <getPinsVal+0x40>
  40:	00 c0       	rjmp	.+0      	; 0x42 <getPinsVal+0x42>
  42:	63 34       	cpi	r22, 0x43	; 67
  44:	01 f0       	breq	.+0      	; 0x46 <getPinsVal+0x46>
  46:	64 34       	cpi	r22, 0x44	; 68
  48:	01 f0       	breq	.+0      	; 0x4a <getPinsVal+0x4a>
  4a:	80 e0       	ldi	r24, 0x00	; 0
  4c:	00 c0       	rjmp	.+0      	; 0x4e <getPinsVal+0x4e>
  4e:	80 b1       	in	r24, 0x00	; 0
  50:	00 c0       	rjmp	.+0      	; 0x52 <getPinsVal+0x52>
  52:	83 b1       	in	r24, 0x03	; 3
  54:	00 c0       	rjmp	.+0      	; 0x56 <getPinsVal+0x56>
  56:	86 b1       	in	r24, 0x06	; 6
  58:	00 c0       	rjmp	.+0      	; 0x5a <getPinsVal+0x5a>
  5a:	89 b1       	in	r24, 0x09	; 9
  5c:	83 23       	and	r24, r19
  5e:	cf 91       	pop	r28
  60:	df 91       	pop	r29
  62:	08 95       	ret

Disassembly of section .text.setPinsDir:

00000000 <setPinsDir>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	df 93       	push	r29
   6:	cf 93       	push	r28
   8:	cd b7       	in	r28, 0x3d	; 61
   a:	de b7       	in	r29, 0x3e	; 62
   c:	a8 85       	ldd	r26, Y+8	; 0x08
   e:	b9 85       	ldd	r27, Y+9	; 0x09
  10:	ce 01       	movw	r24, r28
  12:	0b 96       	adiw	r24, 0x0b	; 11
  14:	fc 01       	movw	r30, r24
  16:	20 e0       	ldi	r18, 0x00	; 0
  18:	40 e0       	ldi	r20, 0x00	; 0
  1a:	50 e0       	ldi	r21, 0x00	; 0
  1c:	8a 85       	ldd	r24, Y+10	; 0x0a
  1e:	68 2f       	mov	r22, r24
  20:	70 e0       	ldi	r23, 0x00	; 0
  22:	01 e0       	ldi	r16, 0x01	; 1
  24:	10 e0       	ldi	r17, 0x00	; 0
  26:	00 c0       	rjmp	.+0      	; 0x28 <setPinsDir+0x28>
  28:	c8 01       	movw	r24, r16
  2a:	00 80       	ld	r0, Z
  2c:	00 c0       	rjmp	.+0      	; 0x2e <setPinsDir+0x2e>
  2e:	88 0f       	add	r24, r24
  30:	99 1f       	adc	r25, r25
  32:	0a 94       	dec	r0
  34:	02 f4       	brpl	.+0      	; 0x36 <setPinsDir+0x36>
  36:	28 2b       	or	r18, r24
  38:	4f 5f       	subi	r20, 0xFF	; 255
  3a:	5f 4f       	sbci	r21, 0xFF	; 255
  3c:	32 96       	adiw	r30, 0x02	; 2
  3e:	46 17       	cp	r20, r22
  40:	57 07       	cpc	r21, r23
  42:	04 f0       	brlt	.+0      	; 0x44 <setPinsDir+0x44>
  44:	8f 81       	ldd	r24, Y+7	; 0x07
  46:	82 34       	cpi	r24, 0x42	; 66
  48:	01 f0       	breq	.+0      	; 0x4a <setPinsDir+0x4a>
  4a:	83 34       	cpi	r24, 0x43	; 67
  4c:	00 f4       	brcc	.+0      	; 0x4e <setPinsDir+0x4e>
  4e:	81 34       	cpi	r24, 0x41	; 65
  50:	01 f4       	brne	.+0      	; 0x52 <setPinsDir+0x52>
  52:	00 c0       	rjmp	.+0      	; 0x54 <setPinsDir+0x54>
  54:	8f 81       	ldd	r24, Y+7	; 0x07
  56:	83 34       	cpi	r24, 0x43	; 67
  58:	01 f0       	breq	.+0      	; 0x5a <setPinsDir+0x5a>
  5a:	84 34       	cpi	r24, 0x44	; 68
  5c:	01 f4       	brne	.+0      	; 0x5e <setPinsDir+0x5e>
  5e:	00 c0       	rjmp	.+0      	; 0x60 <setPinsDir+0x60>
  60:	ab 2b       	or	r26, r27
  62:	01 f0       	breq	.+0      	; 0x64 <setPinsDir+0x64>
  64:	81 b1       	in	r24, 0x01	; 1
  66:	28 2b       	or	r18, r24
  68:	00 c0       	rjmp	.+0      	; 0x6a <setPinsDir+0x6a>
  6a:	81 b1       	in	r24, 0x01	; 1
  6c:	20 95       	com	r18
  6e:	28 23       	and	r18, r24
  70:	21 b9       	out	0x01, r18	; 1
  72:	00 c0       	rjmp	.+0      	; 0x74 <setPinsDir+0x74>
  74:	ab 2b       	or	r26, r27
  76:	01 f0       	breq	.+0      	; 0x78 <setPinsDir+0x78>
  78:	84 b1       	in	r24, 0x04	; 4
  7a:	28 2b       	or	r18, r24
  7c:	00 c0       	rjmp	.+0      	; 0x7e <setPinsDir+0x7e>
  7e:	84 b1       	in	r24, 0x04	; 4
  80:	20 95       	com	r18
  82:	28 23       	and	r18, r24
  84:	24 b9       	out	0x04, r18	; 4
  86:	00 c0       	rjmp	.+0      	; 0x88 <setPinsDir+0x88>
  88:	ab 2b       	or	r26, r27
  8a:	01 f0       	breq	.+0      	; 0x8c <setPinsDir+0x8c>
  8c:	87 b1       	in	r24, 0x07	; 7
  8e:	28 2b       	or	r18, r24
  90:	00 c0       	rjmp	.+0      	; 0x92 <setPinsDir+0x92>
  92:	87 b1       	in	r24, 0x07	; 7
  94:	20 95       	com	r18
  96:	28 23       	and	r18, r24
  98:	27 b9       	out	0x07, r18	; 7
  9a:	00 c0       	rjmp	.+0      	; 0x9c <setPinsDir+0x9c>
  9c:	ab 2b       	or	r26, r27
  9e:	01 f0       	breq	.+0      	; 0xa0 <setPinsDir+0xa0>
  a0:	8a b1       	in	r24, 0x0a	; 10
  a2:	28 2b       	or	r18, r24
  a4:	00 c0       	rjmp	.+0      	; 0xa6 <setPinsDir+0xa6>
  a6:	8a b1       	in	r24, 0x0a	; 10
  a8:	20 95       	com	r18
  aa:	28 23       	and	r18, r24
  ac:	2a b9       	out	0x0a, r18	; 10
  ae:	cf 91       	pop	r28
  b0:	df 91       	pop	r29
  b2:	1f 91       	pop	r17
  b4:	0f 91       	pop	r16
  b6:	08 95       	ret

timer.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initTimer 000000e0  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.setCompValue 0000002e  00000000  00000000  00000114  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.initTimer:

00000000 <initTimer>:
   0:	f8 94       	cli
   2:	81 30       	cpi	r24, 0x01	; 1
   4:	01 f0       	breq	.+0      	; 0x6 <initTimer+0x6>
   6:	81 30       	cpi	r24, 0x01	; 1
   8:	00 f0       	brcs	.+0      	; 0xa <initTimer+0xa>
   a:	82 30       	cpi	r24, 0x02	; 2
   c:	01 f0       	breq	.+0      	; 0xe <initTimer+0xe>
   e:	00 c0       	rjmp	.+0      	; 0x10 <initTimer+0x10>
  10:	00 c0       	rjmp	.+0      	; 0x12 <initTimer+0x12>
  12:	cb 01       	movw	r24, r22
  14:	e6 e0       	ldi	r30, 0x06	; 6
  16:	88 0f       	add	r24, r24
  18:	99 1f       	adc	r25, r25
  1a:	ea 95       	dec	r30
  1c:	01 f4       	brne	.+0      	; 0x1e <initTimer+0x1e>
  1e:	86 2b       	or	r24, r22
  20:	84 bd       	out	0x24, r24	; 36
  22:	85 e0       	ldi	r24, 0x05	; 5
  24:	85 bd       	out	0x25, r24	; 37
  26:	80 91 6e 00 	lds	r24, 0x006E
  2a:	82 60       	ori	r24, 0x02	; 2
  2c:	80 93 6e 00 	sts	0x006E, r24
  30:	47 bd       	out	0x27, r20	; 39
  32:	61 30       	cpi	r22, 0x01	; 1
  34:	71 05       	cpc	r23, r1
  36:	01 f0       	breq	.+0      	; 0x38 <initTimer+0x38>
  38:	00 c0       	rjmp	.+0      	; 0x3a <initTimer+0x3a>
  3a:	84 b5       	in	r24, 0x24	; 36
  3c:	80 62       	ori	r24, 0x20	; 32
  3e:	84 bd       	out	0x24, r24	; 36
  40:	85 b5       	in	r24, 0x25	; 37
  42:	88 60       	ori	r24, 0x08	; 8
  44:	85 bd       	out	0x25, r24	; 37
  46:	24 9a       	sbi	0x04, 4	; 4
  48:	00 c0       	rjmp	.+0      	; 0x4a <initTimer+0x4a>
  4a:	66 9f       	mul	r22, r22
  4c:	c0 01       	movw	r24, r0
  4e:	67 9f       	mul	r22, r23
  50:	90 0d       	add	r25, r0
  52:	76 9f       	mul	r23, r22
  54:	90 0d       	add	r25, r0
  56:	11 24       	eor	r1, r1
  58:	9b 01       	movw	r18, r22
  5a:	56 e0       	ldi	r21, 0x06	; 6
  5c:	22 0f       	add	r18, r18
  5e:	33 1f       	adc	r19, r19
  60:	5a 95       	dec	r21
  62:	01 f4       	brne	.+0      	; 0x64 <initTimer+0x64>
  64:	82 2b       	or	r24, r18
  66:	80 93 80 00 	sts	0x0080, r24
  6a:	8d e0       	ldi	r24, 0x0D	; 13
  6c:	80 93 81 00 	sts	0x0081, r24
  70:	80 91 6f 00 	lds	r24, 0x006F
  74:	82 60       	ori	r24, 0x02	; 2
  76:	80 93 6f 00 	sts	0x006F, r24
  7a:	40 93 88 00 	sts	0x0088, r20
  7e:	61 30       	cpi	r22, 0x01	; 1
  80:	71 05       	cpc	r23, r1
  82:	01 f4       	brne	.+0      	; 0x84 <initTimer+0x84>
  84:	80 91 80 00 	lds	r24, 0x0080
  88:	80 62       	ori	r24, 0x20	; 32
  8a:	80 93 80 00 	sts	0x0080, r24
  8e:	80 91 81 00 	lds	r24, 0x0081
  92:	80 61       	ori	r24, 0x10	; 16
  94:	80 93 81 00 	sts	0x0081, r24
  98:	54 9a       	sbi	0x0a, 4	; 10
  9a:	00 c0       	rjmp	.+0      	; 0x9c <initTimer+0x9c>
  9c:	cb 01       	movw	r24, r22
  9e:	26 e0       	ldi	r18, 0x06	; 6
  a0:	88 0f       	add	r24, r24
  a2:	99 1f       	adc	r25, r25
  a4:	2a 95       	dec	r18
  a6:	01 f4       	brne	.+0      	; 0xa8 <initTimer+0xa8>
  a8:	86 2b       	or	r24, r22
  aa:	80 93 b0 00 	sts	0x00B0, r24
  ae:	10 92 b1 00 	sts	0x00B1, r1
  b2:	80 91 70 00 	lds	r24, 0x0070
  b6:	82 60       	ori	r24, 0x02	; 2
  b8:	80 93 70 00 	sts	0x0070, r24
  bc:	40 93 b3 00 	sts	0x00B3, r20
  c0:	61 30       	cpi	r22, 0x01	; 1
  c2:	71 05       	cpc	r23, r1
  c4:	01 f4       	brne	.+0      	; 0xc6 <initTimer+0xc6>
  c6:	80 91 b0 00 	lds	r24, 0x00B0
  ca:	80 62       	ori	r24, 0x20	; 32
  cc:	80 93 b0 00 	sts	0x00B0, r24
  d0:	80 91 b1 00 	lds	r24, 0x00B1
  d4:	88 60       	ori	r24, 0x08	; 8
  d6:	80 93 b1 00 	sts	0x00B1, r24
  da:	56 9a       	sbi	0x0a, 6	; 10
  dc:	78 94       	sei
  de:	08 95       	ret

Disassembly of section .text.setCompValue:

00000000 <setCompValue>:
   0:	81 30       	cpi	r24, 0x01	; 1
   2:	01 f0       	breq	.+0      	; 0x4 <setCompValue+0x4>
   4:	81 30       	cpi	r24, 0x01	; 1
   6:	00 f0       	brcs	.+0      	; 0x8 <setCompValue+0x8>
   8:	82 30       	cpi	r24, 0x02	; 2
   a:	01 f4       	brne	.+0      	; 0xc <setCompValue+0xc>
   c:	00 c0       	rjmp	.+0      	; 0xe <setCompValue+0xe>
   e:	67 bd       	out	0x27, r22	; 39
  10:	08 95       	ret
  12:	86 2f       	mov	r24, r22
  14:	90 e0       	ldi	r25, 0x00	; 0
  16:	90 93 89 00 	sts	0x0089, r25
  1a:	80 93 88 00 	sts	0x0088, r24
  1e:	08 95       	ret
  20:	86 2f       	mov	r24, r22
  22:	90 e0       	ldi	r25, 0x00	; 0
  24:	90 93 8b 00 	sts	0x008B, r25
  28:	80 93 8a 00 	sts	0x008A, r24
  2c:	08 95       	ret

vals.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000043  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000077  2**0
                  ALLOC
  3 .text.setPotVal 000000be  00000000  00000000  00000077  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.setCurVal 0000000c  00000000  00000000  00000135  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.setMotorVolt 0000004e  00000000  00000000  00000141  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.printMotor 000000bc  00000000  00000000  0000018f  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.getLinkAngle 00000048  00000000  00000000  0000024b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.calcTipPos 000001f8  00000000  00000000  00000293  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.setPotVal:

00000000 <setPotVal>:
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	cf 93       	push	r28
   a:	df 93       	push	r29
   c:	ec 01       	movw	r28, r24
   e:	59 83       	std	Y+1, r21	; 0x01
  10:	48 83       	st	Y, r20
  12:	68 34       	cpi	r22, 0x48	; 72
  14:	01 f4       	brne	.+0      	; 0x16 <setPotVal+0x16>
  16:	ba 01       	movw	r22, r20
  18:	88 27       	eor	r24, r24
  1a:	77 fd       	sbrc	r23, 7
  1c:	80 95       	com	r24
  1e:	98 2f       	mov	r25, r24
  20:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  24:	7b 01       	movw	r14, r22
  26:	8c 01       	movw	r16, r24
  28:	2a e1       	ldi	r18, 0x1A	; 26
  2a:	37 e6       	ldi	r19, 0x67	; 103
  2c:	4c e9       	ldi	r20, 0x9C	; 156
  2e:	50 e4       	ldi	r21, 0x40	; 64
  30:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  34:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  38:	7d 83       	std	Y+5, r23	; 0x05
  3a:	6c 83       	std	Y+4, r22	; 0x04
  3c:	c8 01       	movw	r24, r16
  3e:	b7 01       	movw	r22, r14
  40:	28 ec       	ldi	r18, 0xC8	; 200
  42:	31 e2       	ldi	r19, 0x21	; 33
  44:	47 e8       	ldi	r20, 0x87	; 135
  46:	5e e3       	ldi	r21, 0x3E	; 62
  48:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  4c:	20 e0       	ldi	r18, 0x00	; 0
  4e:	30 e0       	ldi	r19, 0x00	; 0
  50:	40 eb       	ldi	r20, 0xB0	; 176
  52:	52 e4       	ldi	r21, 0x42	; 66
  54:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  58:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  5c:	7b 83       	std	Y+3, r23	; 0x03
  5e:	6a 83       	std	Y+2, r22	; 0x02
  60:	00 c0       	rjmp	.+0      	; 0x62 <setPotVal+0x62>
  62:	6c 34       	cpi	r22, 0x4C	; 76
  64:	01 f4       	brne	.+0      	; 0x66 <setPotVal+0x66>
  66:	ba 01       	movw	r22, r20
  68:	88 27       	eor	r24, r24
  6a:	77 fd       	sbrc	r23, 7
  6c:	80 95       	com	r24
  6e:	98 2f       	mov	r25, r24
  70:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  74:	7b 01       	movw	r14, r22
  76:	8c 01       	movw	r16, r24
  78:	20 e9       	ldi	r18, 0x90	; 144
  7a:	3e e3       	ldi	r19, 0x3E	; 62
  7c:	4a e7       	ldi	r20, 0x7A	; 122
  7e:	5e e3       	ldi	r21, 0x3E	; 62
  80:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  84:	20 e0       	ldi	r18, 0x00	; 0
  86:	30 e0       	ldi	r19, 0x00	; 0
  88:	4e ea       	ldi	r20, 0xAE	; 174
  8a:	52 e4       	ldi	r21, 0x42	; 66
  8c:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  90:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  94:	7b 83       	std	Y+3, r23	; 0x03
  96:	6a 83       	std	Y+2, r22	; 0x02
  98:	c8 01       	movw	r24, r16
  9a:	b7 01       	movw	r22, r14
  9c:	2a e1       	ldi	r18, 0x1A	; 26
  9e:	37 e6       	ldi	r19, 0x67	; 103
  a0:	4c e9       	ldi	r20, 0x9C	; 156
  a2:	50 e4       	ldi	r21, 0x40	; 64
  a4:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  a8:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  ac:	7d 83       	std	Y+5, r23	; 0x05
  ae:	6c 83       	std	Y+4, r22	; 0x04
  b0:	df 91       	pop	r29
  b2:	cf 91       	pop	r28
  b4:	1f 91       	pop	r17
  b6:	0f 91       	pop	r16
  b8:	ff 90       	pop	r15
  ba:	ef 90       	pop	r14
  bc:	08 95       	ret

Disassembly of section .text.setCurVal:

00000000 <setCurVal>:
   0:	fc 01       	movw	r30, r24
   2:	73 87       	std	Z+11, r23	; 0x0b
   4:	62 87       	std	Z+10, r22	; 0x0a
   6:	75 87       	std	Z+13, r23	; 0x0d
   8:	64 87       	std	Z+12, r22	; 0x0c
   a:	08 95       	ret

Disassembly of section .text.setMotorVolt:

00000000 <setMotorVolt>:
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
   4:	ec 01       	movw	r28, r24
   6:	9b 01       	movw	r18, r22
   8:	80 e1       	ldi	r24, 0x10	; 16
   a:	60 30       	cpi	r22, 0x00	; 0
   c:	78 07       	cpc	r23, r24
   e:	04 f0       	brlt	.+0      	; 0x10 <setMotorVolt+0x10>
  10:	2f ef       	ldi	r18, 0xFF	; 255
  12:	3f e0       	ldi	r19, 0x0F	; 15
  14:	00 c0       	rjmp	.+0      	; 0x16 <setMotorVolt+0x16>
  16:	80 ef       	ldi	r24, 0xF0	; 240
  18:	61 30       	cpi	r22, 0x01	; 1
  1a:	78 07       	cpc	r23, r24
  1c:	04 f4       	brge	.+0      	; 0x1e <setMotorVolt+0x1e>
  1e:	21 e0       	ldi	r18, 0x01	; 1
  20:	30 ef       	ldi	r19, 0xF0	; 240
  22:	3f 83       	std	Y+7, r19	; 0x07
  24:	2e 83       	std	Y+6, r18	; 0x06
  26:	b9 01       	movw	r22, r18
  28:	88 27       	eor	r24, r24
  2a:	77 fd       	sbrc	r23, 7
  2c:	80 95       	com	r24
  2e:	98 2f       	mov	r25, r24
  30:	0e 94 00 00 	call	0	; 0x0 <setMotorVolt>
  34:	26 ee       	ldi	r18, 0xE6	; 230
  36:	3f e3       	ldi	r19, 0x3F	; 63
  38:	4c e9       	ldi	r20, 0x9C	; 156
  3a:	5f e3       	ldi	r21, 0x3F	; 63
  3c:	0e 94 00 00 	call	0	; 0x0 <setMotorVolt>
  40:	0e 94 00 00 	call	0	; 0x0 <setMotorVolt>
  44:	79 87       	std	Y+9, r23	; 0x09
  46:	68 87       	std	Y+8, r22	; 0x08
  48:	df 91       	pop	r29
  4a:	cf 91       	pop	r28
  4c:	08 95       	ret

Disassembly of section .text.printMotor:

00000000 <printMotor>:
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
   a:	1f 93       	push	r17
   c:	df 93       	push	r29
   e:	cf 93       	push	r28
  10:	cd b7       	in	r28, 0x3d	; 61
  12:	de b7       	in	r29, 0x3e	; 62
  14:	2e 97       	sbiw	r28, 0x0e	; 14
  16:	0f b6       	in	r0, 0x3f	; 63
  18:	f8 94       	cli
  1a:	de bf       	out	0x3e, r29	; 62
  1c:	0f be       	out	0x3f, r0	; 63
  1e:	cd bf       	out	0x3d, r28	; 61
  20:	c9 82       	std	Y+1, r12	; 0x01
  22:	da 82       	std	Y+2, r13	; 0x02
  24:	eb 82       	std	Y+3, r14	; 0x03
  26:	fc 82       	std	Y+4, r15	; 0x04
  28:	0d 83       	std	Y+5, r16	; 0x05
  2a:	1e 83       	std	Y+6, r17	; 0x06
  2c:	2f 83       	std	Y+7, r18	; 0x07
  2e:	38 87       	std	Y+8, r19	; 0x08
  30:	49 87       	std	Y+9, r20	; 0x09
  32:	5a 87       	std	Y+10, r21	; 0x0a
  34:	6b 87       	std	Y+11, r22	; 0x0b
  36:	7c 87       	std	Y+12, r23	; 0x0c
  38:	8d 87       	std	Y+13, r24	; 0x0d
  3a:	9e 87       	std	Y+14, r25	; 0x0e
  3c:	8d b7       	in	r24, 0x3d	; 61
  3e:	9e b7       	in	r25, 0x3e	; 62
  40:	0c 97       	sbiw	r24, 0x0c	; 12
  42:	0f b6       	in	r0, 0x3f	; 63
  44:	f8 94       	cli
  46:	9e bf       	out	0x3e, r25	; 62
  48:	0f be       	out	0x3f, r0	; 63
  4a:	8d bf       	out	0x3d, r24	; 61
  4c:	ed b7       	in	r30, 0x3d	; 61
  4e:	fe b7       	in	r31, 0x3e	; 62
  50:	31 96       	adiw	r30, 0x01	; 1
  52:	80 e0       	ldi	r24, 0x00	; 0
  54:	90 e0       	ldi	r25, 0x00	; 0
  56:	ad b7       	in	r26, 0x3d	; 61
  58:	be b7       	in	r27, 0x3e	; 62
  5a:	12 96       	adiw	r26, 0x02	; 2
  5c:	9c 93       	st	X, r25
  5e:	8e 93       	st	-X, r24
  60:	11 97       	sbiw	r26, 0x01	; 1
  62:	89 81       	ldd	r24, Y+1	; 0x01
  64:	9a 81       	ldd	r25, Y+2	; 0x02
  66:	93 83       	std	Z+3, r25	; 0x03
  68:	82 83       	std	Z+2, r24	; 0x02
  6a:	8b 81       	ldd	r24, Y+3	; 0x03
  6c:	9c 81       	ldd	r25, Y+4	; 0x04
  6e:	95 83       	std	Z+5, r25	; 0x05
  70:	84 83       	std	Z+4, r24	; 0x04
  72:	8d 81       	ldd	r24, Y+5	; 0x05
  74:	9e 81       	ldd	r25, Y+6	; 0x06
  76:	97 83       	std	Z+7, r25	; 0x07
  78:	86 83       	std	Z+6, r24	; 0x06
  7a:	8b 85       	ldd	r24, Y+11	; 0x0b
  7c:	9c 85       	ldd	r25, Y+12	; 0x0c
  7e:	91 87       	std	Z+9, r25	; 0x09
  80:	80 87       	std	Z+8, r24	; 0x08
  82:	8d 85       	ldd	r24, Y+13	; 0x0d
  84:	9e 85       	ldd	r25, Y+14	; 0x0e
  86:	93 87       	std	Z+11, r25	; 0x0b
  88:	82 87       	std	Z+10, r24	; 0x0a
  8a:	0e 94 00 00 	call	0	; 0x0 <printMotor>
  8e:	8d b7       	in	r24, 0x3d	; 61
  90:	9e b7       	in	r25, 0x3e	; 62
  92:	0c 96       	adiw	r24, 0x0c	; 12
  94:	0f b6       	in	r0, 0x3f	; 63
  96:	f8 94       	cli
  98:	9e bf       	out	0x3e, r25	; 62
  9a:	0f be       	out	0x3f, r0	; 63
  9c:	8d bf       	out	0x3d, r24	; 61
  9e:	2e 96       	adiw	r28, 0x0e	; 14
  a0:	0f b6       	in	r0, 0x3f	; 63
  a2:	f8 94       	cli
  a4:	de bf       	out	0x3e, r29	; 62
  a6:	0f be       	out	0x3f, r0	; 63
  a8:	cd bf       	out	0x3d, r28	; 61
  aa:	cf 91       	pop	r28
  ac:	df 91       	pop	r29
  ae:	1f 91       	pop	r17
  b0:	0f 91       	pop	r16
  b2:	ff 90       	pop	r15
  b4:	ef 90       	pop	r14
  b6:	df 90       	pop	r13
  b8:	cf 90       	pop	r12
  ba:	08 95       	ret

Disassembly of section .text.getLinkAngle:

00000000 <getLinkAngle>:
   0:	88 34       	cpi	r24, 0x48	; 72
   2:	01 f4       	brne	.+0      	; 0x4 <getLinkAngle+0x4>
   4:	83 e0       	ldi	r24, 0x03	; 3
   6:	90 e0       	ldi	r25, 0x00	; 0
   8:	00 c0       	rjmp	.+0      	; 0xa <getLinkAngle+0xa>
   a:	8c 34       	cpi	r24, 0x4C	; 76
   c:	01 f0       	breq	.+0      	; 0xe <getLinkAngle+0xe>
   e:	60 e0       	ldi	r22, 0x00	; 0
  10:	70 e0       	ldi	r23, 0x00	; 0
  12:	00 c0       	rjmp	.+0      	; 0x14 <getLinkAngle+0x14>
  14:	82 e0       	ldi	r24, 0x02	; 2
  16:	90 e0       	ldi	r25, 0x00	; 0
  18:	0e 94 00 00 	call	0	; 0x0 <getLinkAngle>
  1c:	a0 e0       	ldi	r26, 0x00	; 0
  1e:	b0 e0       	ldi	r27, 0x00	; 0
  20:	bc 01       	movw	r22, r24
  22:	cd 01       	movw	r24, r26
  24:	0e 94 00 00 	call	0	; 0x0 <getLinkAngle>
  28:	28 ec       	ldi	r18, 0xC8	; 200
  2a:	31 e2       	ldi	r19, 0x21	; 33
  2c:	47 e8       	ldi	r20, 0x87	; 135
  2e:	5e e3       	ldi	r21, 0x3E	; 62
  30:	0e 94 00 00 	call	0	; 0x0 <getLinkAngle>
  34:	20 e0       	ldi	r18, 0x00	; 0
  36:	30 e0       	ldi	r19, 0x00	; 0
  38:	40 eb       	ldi	r20, 0xB0	; 176
  3a:	52 e4       	ldi	r21, 0x42	; 66
  3c:	0e 94 00 00 	call	0	; 0x0 <getLinkAngle>
  40:	0e 94 00 00 	call	0	; 0x0 <getLinkAngle>
  44:	cb 01       	movw	r24, r22
  46:	08 95       	ret

Disassembly of section .text.calcTipPos:

00000000 <calcTipPos>:
   0:	2f 92       	push	r2
   2:	3f 92       	push	r3
   4:	4f 92       	push	r4
   6:	5f 92       	push	r5
   8:	6f 92       	push	r6
   a:	7f 92       	push	r7
   c:	8f 92       	push	r8
   e:	9f 92       	push	r9
  10:	af 92       	push	r10
  12:	bf 92       	push	r11
  14:	cf 92       	push	r12
  16:	df 92       	push	r13
  18:	ef 92       	push	r14
  1a:	ff 92       	push	r15
  1c:	0f 93       	push	r16
  1e:	1f 93       	push	r17
  20:	df 93       	push	r29
  22:	cf 93       	push	r28
  24:	cd b7       	in	r28, 0x3d	; 61
  26:	de b7       	in	r29, 0x3e	; 62
  28:	68 97       	sbiw	r28, 0x18	; 24
  2a:	0f b6       	in	r0, 0x3f	; 63
  2c:	f8 94       	cli
  2e:	de bf       	out	0x3e, r29	; 62
  30:	0f be       	out	0x3f, r0	; 63
  32:	cd bf       	out	0x3d, r28	; 61
  34:	c9 82       	std	Y+1, r12	; 0x01
  36:	da 82       	std	Y+2, r13	; 0x02
  38:	eb 82       	std	Y+3, r14	; 0x03
  3a:	fc 82       	std	Y+4, r15	; 0x04
  3c:	0d 83       	std	Y+5, r16	; 0x05
  3e:	1e 83       	std	Y+6, r17	; 0x06
  40:	2f 83       	std	Y+7, r18	; 0x07
  42:	38 87       	std	Y+8, r19	; 0x08
  44:	49 87       	std	Y+9, r20	; 0x09
  46:	5a 87       	std	Y+10, r21	; 0x0a
  48:	6b 87       	std	Y+11, r22	; 0x0b
  4a:	7c 87       	std	Y+12, r23	; 0x0c
  4c:	8d 87       	std	Y+13, r24	; 0x0d
  4e:	9e 87       	std	Y+14, r25	; 0x0e
  50:	2b 80       	ldd	r2, Y+3	; 0x03
  52:	3c 80       	ldd	r3, Y+4	; 0x04
  54:	2f a5       	ldd	r18, Y+47	; 0x2f
  56:	38 a9       	ldd	r19, Y+48	; 0x30
  58:	38 8b       	std	Y+16, r19	; 0x10
  5a:	2f 87       	std	Y+15, r18	; 0x0f
  5c:	b1 01       	movw	r22, r2
  5e:	88 27       	eor	r24, r24
  60:	77 fd       	sbrc	r23, 7
  62:	80 95       	com	r24
  64:	98 2f       	mov	r25, r24
  66:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  6a:	2b ed       	ldi	r18, 0xDB	; 219
  6c:	3f e0       	ldi	r19, 0x0F	; 15
  6e:	49 e4       	ldi	r20, 0x49	; 73
  70:	50 e4       	ldi	r21, 0x40	; 64
  72:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	30 e0       	ldi	r19, 0x00	; 0
  7a:	44 e3       	ldi	r20, 0x34	; 52
  7c:	53 e4       	ldi	r21, 0x43	; 67
  7e:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  82:	5b 01       	movw	r10, r22
  84:	6c 01       	movw	r12, r24
  86:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  8a:	6d 8b       	std	Y+21, r22	; 0x15
  8c:	7e 8b       	std	Y+22, r23	; 0x16
  8e:	8f 8b       	std	Y+23, r24	; 0x17
  90:	98 8f       	std	Y+24, r25	; 0x18
  92:	ef 85       	ldd	r30, Y+15	; 0x0f
  94:	f8 89       	ldd	r31, Y+16	; 0x10
  96:	bf 01       	movw	r22, r30
  98:	88 27       	eor	r24, r24
  9a:	77 fd       	sbrc	r23, 7
  9c:	80 95       	com	r24
  9e:	98 2f       	mov	r25, r24
  a0:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  a4:	2b ed       	ldi	r18, 0xDB	; 219
  a6:	3f e0       	ldi	r19, 0x0F	; 15
  a8:	49 e4       	ldi	r20, 0x49	; 73
  aa:	50 e4       	ldi	r21, 0x40	; 64
  ac:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  b0:	20 e0       	ldi	r18, 0x00	; 0
  b2:	30 e0       	ldi	r19, 0x00	; 0
  b4:	44 e3       	ldi	r20, 0x34	; 52
  b6:	53 e4       	ldi	r21, 0x43	; 67
  b8:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  bc:	9b 01       	movw	r18, r22
  be:	ac 01       	movw	r20, r24
  c0:	c6 01       	movw	r24, r12
  c2:	b5 01       	movw	r22, r10
  c4:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  c8:	7b 01       	movw	r14, r22
  ca:	8c 01       	movw	r16, r24
  cc:	c8 01       	movw	r24, r16
  ce:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  d2:	2b 01       	movw	r4, r22
  d4:	3c 01       	movw	r6, r24
  d6:	c6 01       	movw	r24, r12
  d8:	b5 01       	movw	r22, r10
  da:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  de:	69 8b       	std	Y+17, r22	; 0x11
  e0:	7a 8b       	std	Y+18, r23	; 0x12
  e2:	8b 8b       	std	Y+19, r24	; 0x13
  e4:	9c 8b       	std	Y+20, r25	; 0x14
  e6:	b7 01       	movw	r22, r14
  e8:	c8 01       	movw	r24, r16
  ea:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  ee:	4b 01       	movw	r8, r22
  f0:	5c 01       	movw	r10, r24
  f2:	2d b7       	in	r18, 0x3d	; 61
  f4:	3e b7       	in	r19, 0x3e	; 62
  f6:	2a 50       	subi	r18, 0x0A	; 10
  f8:	30 40       	sbci	r19, 0x00	; 0
  fa:	0f b6       	in	r0, 0x3f	; 63
  fc:	f8 94       	cli
  fe:	3e bf       	out	0x3e, r19	; 62
 100:	0f be       	out	0x3f, r0	; 63
 102:	2d bf       	out	0x3d, r18	; 61
 104:	cd b6       	in	r12, 0x3d	; 61
 106:	de b6       	in	r13, 0x3e	; 62
 108:	08 94       	sec
 10a:	c1 1c       	adc	r12, r1
 10c:	d1 1c       	adc	r13, r1
 10e:	80 e0       	ldi	r24, 0x00	; 0
 110:	90 e0       	ldi	r25, 0x00	; 0
 112:	ed b7       	in	r30, 0x3d	; 61
 114:	fe b7       	in	r31, 0x3e	; 62
 116:	92 83       	std	Z+2, r25	; 0x02
 118:	81 83       	std	Z+1, r24	; 0x01
 11a:	f6 01       	movw	r30, r12
 11c:	33 82       	std	Z+3, r3	; 0x03
 11e:	22 82       	std	Z+2, r2	; 0x02
 120:	2f 85       	ldd	r18, Y+15	; 0x0f
 122:	38 89       	ldd	r19, Y+16	; 0x10
 124:	35 83       	std	Z+5, r19	; 0x05
 126:	24 83       	std	Z+4, r18	; 0x04
 128:	6d 89       	ldd	r22, Y+21	; 0x15
 12a:	7e 89       	ldd	r23, Y+22	; 0x16
 12c:	8f 89       	ldd	r24, Y+23	; 0x17
 12e:	98 8d       	ldd	r25, Y+24	; 0x18
 130:	20 e0       	ldi	r18, 0x00	; 0
 132:	30 e0       	ldi	r19, 0x00	; 0
 134:	4a e7       	ldi	r20, 0x7A	; 122
 136:	53 e4       	ldi	r21, 0x43	; 67
 138:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 13c:	7b 01       	movw	r14, r22
 13e:	8c 01       	movw	r16, r24
 140:	c3 01       	movw	r24, r6
 142:	b2 01       	movw	r22, r4
 144:	20 e0       	ldi	r18, 0x00	; 0
 146:	30 e0       	ldi	r19, 0x00	; 0
 148:	4c e5       	ldi	r20, 0x5C	; 92
 14a:	53 e4       	ldi	r21, 0x43	; 67
 14c:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 150:	9b 01       	movw	r18, r22
 152:	ac 01       	movw	r20, r24
 154:	c8 01       	movw	r24, r16
 156:	b7 01       	movw	r22, r14
 158:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 15c:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 160:	f6 01       	movw	r30, r12
 162:	77 83       	std	Z+7, r23	; 0x07
 164:	66 83       	std	Z+6, r22	; 0x06
 166:	69 89       	ldd	r22, Y+17	; 0x11
 168:	7a 89       	ldd	r23, Y+18	; 0x12
 16a:	8b 89       	ldd	r24, Y+19	; 0x13
 16c:	9c 89       	ldd	r25, Y+20	; 0x14
 16e:	20 e0       	ldi	r18, 0x00	; 0
 170:	30 e0       	ldi	r19, 0x00	; 0
 172:	4a e7       	ldi	r20, 0x7A	; 122
 174:	53 e4       	ldi	r21, 0x43	; 67
 176:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 17a:	7b 01       	movw	r14, r22
 17c:	8c 01       	movw	r16, r24
 17e:	c5 01       	movw	r24, r10
 180:	b4 01       	movw	r22, r8
 182:	20 e0       	ldi	r18, 0x00	; 0
 184:	30 e0       	ldi	r19, 0x00	; 0
 186:	4c e5       	ldi	r20, 0x5C	; 92
 188:	53 ec       	ldi	r21, 0xC3	; 195
 18a:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 18e:	9b 01       	movw	r18, r22
 190:	ac 01       	movw	r20, r24
 192:	c8 01       	movw	r24, r16
 194:	b7 01       	movw	r22, r14
 196:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 19a:	20 e0       	ldi	r18, 0x00	; 0
 19c:	30 e0       	ldi	r19, 0x00	; 0
 19e:	4e e3       	ldi	r20, 0x3E	; 62
 1a0:	53 e4       	ldi	r21, 0x43	; 67
 1a2:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 1a6:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 1aa:	f6 01       	movw	r30, r12
 1ac:	71 87       	std	Z+9, r23	; 0x09
 1ae:	60 87       	std	Z+8, r22	; 0x08
 1b0:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 1b4:	2d b7       	in	r18, 0x3d	; 61
 1b6:	3e b7       	in	r19, 0x3e	; 62
 1b8:	26 5f       	subi	r18, 0xF6	; 246
 1ba:	3f 4f       	sbci	r19, 0xFF	; 255
 1bc:	0f b6       	in	r0, 0x3f	; 63
 1be:	f8 94       	cli
 1c0:	3e bf       	out	0x3e, r19	; 62
 1c2:	0f be       	out	0x3f, r0	; 63
 1c4:	2d bf       	out	0x3d, r18	; 61
 1c6:	68 96       	adiw	r28, 0x18	; 24
 1c8:	0f b6       	in	r0, 0x3f	; 63
 1ca:	f8 94       	cli
 1cc:	de bf       	out	0x3e, r29	; 62
 1ce:	0f be       	out	0x3f, r0	; 63
 1d0:	cd bf       	out	0x3d, r28	; 61
 1d2:	cf 91       	pop	r28
 1d4:	df 91       	pop	r29
 1d6:	1f 91       	pop	r17
 1d8:	0f 91       	pop	r16
 1da:	ff 90       	pop	r15
 1dc:	ef 90       	pop	r14
 1de:	df 90       	pop	r13
 1e0:	cf 90       	pop	r12
 1e2:	bf 90       	pop	r11
 1e4:	af 90       	pop	r10
 1e6:	9f 90       	pop	r9
 1e8:	8f 90       	pop	r8
 1ea:	7f 90       	pop	r7
 1ec:	6f 90       	pop	r6
 1ee:	5f 90       	pop	r5
 1f0:	4f 90       	pop	r4
 1f2:	3f 90       	pop	r3
 1f4:	2f 90       	pop	r2
 1f6:	08 95       	ret
