// Seed: 3990217661
module module_0 ();
endmodule
module module_1;
  logic id_1;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd17
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_6[id_3-:-1] = id_2[(id_3==-1)];
endmodule
module module_3 (
    input tri1 id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wand id_5
);
  module_0 modCall_1 ();
endmodule
