Time resolution is 1 ps
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMA/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMA_D1/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMB/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMB_D1/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMC/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMC_D1/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMD/TChk200_913 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMD_D1/TChk200_913 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
Error: Empty flag not set (or others wrong) !
Time: 25 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Empty flag not set (or others wrong) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: First element READ is wrong (must be 1) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Mid flag not set (or others wrong) !
Time: 75 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 95 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 115 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 3) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 0) !
Time: 165 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
$finish called at time : 185 ns : File "/home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd" Line 220
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMA/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMA_D1/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMB/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMB_D1/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMC/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMC_D1/TChk213_558 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMD/TChk200_913 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_3_0_3/RAMD_D1/TChk200_913 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
Error: Empty flag not set (or others wrong) !
Time: 25 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Empty flag not set (or others wrong) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: First element READ is wrong (must be 1) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Mid flag not set (or others wrong) !
Time: 75 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 95 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 115 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 3) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 0) !
Time: 165 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd
$finish called at time : 185 ns : File "/home/ptm3368a/M1S2/SyntMat/TP7/test_fifo.0.vhd" Line 220
