                                                  THCV220
                                 V-by-One® HS High-speed video data receiver
General Description                                                            Features
  THCV220 is designed to support video data                                               Color depth selectable: 24(8*3)/32(10*3)bit
transmission between the host and display.                                                Single Link
  One high-speed lane can carry up to 32bit data and                                      AC coupling for high speed lines
3 bits of synchronizing signals at a pixel clock                                          Wide Range Supply Voltage 2.3-3.6V
frequency from 7.5MHz to 93MHz.                                                           Package: 64 pin QFN
  It has one high-speed data lane and, maximum                                            Wide frequency range
serial data rate is 3.75Gbps/lane.                                                        CDR requires no external freq. reference
          Width Link            TTL Clock Freq.
                                                                                          Spread Spectrum Clocking tolerant
          24bit     Si/So       10MHz to 125MHz                                             Up to 30kHz/0.5% (center spread)
          32bit     Si/So       7.5MHz to 93MHz                                           V-by-One® HS standard Ver.1.4 compliant
         Si/So : Single-in/Single-out,
                                                                                          AEC-Q100 ESD Protection
Block Diagram
                                                  THCV220
                                                                                                   R9-R0
                                                                                                   G9-G0
                                                    Deserializer
                              RXp                                                                  B9-B0
                                                                                   CMOS Output
                              RXn                                                                  CONT2,CONT1
                                                                   Formatter
                                                                                                   HSYNC
                                                                                                   VSYNC
                                                                                                   DE
                                                                                                   CLKOUT
                                                  CDR
                                                                                                   COL
                                                                                                   LFSEL
                          HTPDN                                                                    RF
                          LOCKN                                                                    PDN
                                                   Controls
                                                                                                   OE
                        BETOUT                                                                     BET
                                                                                                   LATEN
                                                                                                   TTLDRV
                           AVCC                          LDO                                       CAPOUT
                                                                                                   CAPINA
                             VCC
THCV220_Rev.2.20_E                                                 1/18                                              THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                                                                                           Security E


Contents Page
General Description................................................................................................................................................. 1
Features ................................................................................................................................................................... 1
Block Diagram ........................................................................................................................................................ 1
Pin configuration ..................................................................................................................................................... 3
Pin Description ........................................................................................................................................................ 4
Functional Description ............................................................................................................................................ 5
Absolute Maximum Ratings* ................................................................................................................................ 10
Recommended Operating Conditions.................................................................................................................... 10
Electrical Specifications ........................................................................................................................................ 10
AC Timing Diagrams and Test Circuits................................................................................................................. 13
THCV220 Output Data Mapping .......................................................................................................................... 15
Package.................................................................................................................................................................. 16
Notices and Requests............................................................................................................................................. 17
THCV220_Rev.2.20_E                                                                                                                          THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                                             2/18                                                                         Security E


Pin configuration
                       48 TEST1   47 PDN   46 R4     45 R5   44 VCC   43 R6   42 R7   41 R8   40 R9   39 G4    38 G5   37 G6      36 G7   35 VCC   34 G8   33 G9
          LFSEL 49                                                                                                                                                 32 B4
         HTPDN 50                                                                                                                                                  31 B5
         LOCKN 51                                                     THCV220                                                                                      30 CLKOUT
           AVCC 52                                                                                                                                                 29 VCC
          TEST2 53                                                                                                                                                 28 B6
       CAPOUT 54                                                                                                                                                   27 B7
        CAPINA 55                                                                                                                                                  26 B8
            GND 56                                                                                                                                                 25 B9
            RXN 57                                                                                                                                                 24 GND
             RXP 58                                                            (TOP VIEW)                                                                          23 HSYNC
            GND 59                                                             65 EXPGND                                                                           22 VSYNC
          LATEN 60                                                                                                                                                 21 DE
       BETOUT 61                                                                                                                                                   20 R2
             BET 62                                                                                                                                                19 VCC
             COL 63
                                     ●                                                                                                                             18 R3
        TTLDRV 64                                                                                                                                                  17 G2
                                                                                                      GND 10
                                                                                                               R0 11
                                                                                                                       CONT1 12
                                                                                                                                  B3 13
                                                                                                                                          VCC 14
                       OE 1       RF 2                                                                                                             B2 15   G3 16
                                           CONT2 3
                                                     B1 4
                                                             VCC 5
                                                                      B0 6    G1 7    G0 8    R1 9
THCV220_Rev.2.20_E                                                                                                                                                 THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                                                   3/17                                                                                  Security E


Pin Description
THCV220 pin description
      Pin Name             Pin #    type Description
                    40,41,42,43,45,
        R9-R0                        O3   pixel data outputs
                      46,18,20,9,11
                    33,34,36,37,38,
        G9-G0                        O3   pixel data outputs
                       39,16,17,7,8
                    25,26,27,28,31,
        B9-B0                        O3   pixel data outputs
                       32,13,15,4,6
      CONT1,2               12,3     O3   User defined data outputs. Active only in 32bit mode.
          DE                 21      O3   DE Output
       VSYNC                 22      O3   Vsync Output
       HSYNC                 23      O3   Hsync Output
      CLKOUT                 30      O3   Pixel clock output
        RXN/P              57,58      CI  High-speed CML signal input.
       LOCKN                 51     OD3   Lock detect output.
                                          Must be connected to Tx LOCKN with a 10kΩ pull-up resistor.
       HTPDN                 50     OD3 Hot plug detect output.
                                          Must be connected to Tx HTPDN with a 10kΩ pull-up resistor.
         PDN                 47      I3L Power down input.
                                           H: Normal operation L: Power down
       TTLDRV                64       I3  TTL outputs drive strength select input.
                                           H : Normal drive strength L : Weak drive strength
         OE                   1       I3  Output enable input.
                                           H: All CMOS outputs enabled
                                           L: All CMOS outputs disabled, except for LOCKN, HTPDN
         COL                 63       I3  Data width setting.
                                           H : 24bit L : 32bit
        LFSEL                49       I3  Frequency range setting.
                                           H: Low frequency operation L: Normal Operation
          RF                  2       I3  Output clock triggering edge select input
                                           H: Rising edge L: Falling edge
         BET                 62       I3  Field-BET entry.
                                           H : Field BET Operation L : Normal Operation
      BETOUT                 61      O3 Field BET result output. Must be left OPEN when NOT used.
        LATEN                60       I3  Latch select input under Field-BET operation
                                           H : Latched result L : NOT Latched result
        TEST1                48        -  Test pin, must be “L” for normal operation.
        TEST2                53        -  Test pin, must be “L” for normal operation.
      CAPOUT                 54        -  Decoupling capacitor pins.
                                          This pin should be connected to external decoupling capacitors.
                                          Recommended Capacitance is 2.2uF
       CAPINA                55        -  Reference Input for Analog circuit.Must be tied CAPOUT.
         VCC            5,14,19,29,       Digital Power supply Pins
                                     PS
                           35,44
        AVCC                 52      PS Analog Power supply Pin
         GND           10,24,56,59   PS Ground Pins
      EXPGND                 65      PS Exposed Pad Ground
 *type symbol
 I3=3.3v CMOS input, I3L=Low Speed 3.3v CMOS input, O3=3.3v CMOS output, OD3=3.3v Open drain output
 CI=CML input, PS=Power Supply
THCV220_Rev.2.20_E                                                                           THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                 4/18                                               Security E


Functional Description
Functional Overview
  With V-by-One® HS proprietary encoding scheme and CDR (Clock and Data Recovery) architecture,
THCV220 enable transmission of 8/10 bit RGB, 2bits of user-defined data (CONT), synchronizing signals
HSYNC, VSYNC, and DE by a pair cable with minimal external components.
  THCV220 automatically extracts the clock from the incoming data streams and converts the serial data into
video data with DE being high or synchronizing data with DE being low, recognizing which type of serial data is
being sent by the transmitter. And it outputs the recovered data in the form of CMOS/TTL data.
  THCV220 can operate for a wide range of a serial bit rate from 600Mbps to 3.75Gbps.
It does not need any external frequency reference, such as a crystal oscillator.
Internal Reference Output/Input Function (CAPOUT,CAPINA)
   An internal regulator produces the 1.2V (CAPOUT). This 1.2V linear regulator can not supply any other
external loads. Bypass CAPOUT to GND with 2.2uF.
   CAPINA supplies reference voltage for any internal analog circuit also. Bypass CAPINA to GND with 0.1uF
to remove high frequency noise. CAPOUT and CAPINA must be tied together.
Analog power supply AVCC is supposed to be stabilized with de-coupling capacitor and series noise filter (for
example, ferrite bead).
                                                        THCV220
                                                                                  2.2uF
                      Power
                                                    AVCC         CAPOUT
                     Supply
                                                                                  0.1uF
                                                                  CAPINA
                    Figure 1. Connection of CAPOUT, CAPINA and Decoupling Capacitor
THCV220_Rev.2.20_E                                                                        THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                   5/18                                         Security E


Data Enable
 Figure 2 is the conceptual diagram of the basic operation of the chipset. THCV219 in Figure 2 is an example of
V-by-One® HS Transmitter.
 There are some requirements for DE. Figure 3 shows the timing diagram of it.
                                               THCV219                                  THCV220
                                     R/G/B                                                                    DE=1, R/G/B,CONT
                                     CONT                                                                     DE=0, CTL
                                                                                                   R/G/B
                                                    1                                              CONT
                                 V,HSYNC                                                                      DE=1, V,HSYNC=Fixed
                                         CTL                                                                  DE=0, V,HSYNC
                                                                                                 VSYNC
                                                    0                                            HSYNC
                                          DE
                                           CTL are particular assigned bit among R/G/B,CONT
                                              that can carry arbitrary data during DE=0 period.
                           Figure 2. Conceptual diagram of the basic operation of the chipset
          THCV219                                        tDEH                                                        tDEL
             Input*
         CLKIN
          (RF=H)
             DE      Low                   High                           High                        Low                            Low                     High
                  Valid Data              Invalid                        Invalid                   Valid Data                     Valid Data                Invalid
        HSYNC
        VSYNC
                        Invalid         Valid Data                     Valid Data         Invalid                                             Invalid     Valid Data
           RGB
         CONT
          THCV220                                        tDEH                                                        tDEL
            Output
       CLKOUT
          (RF=H)
             DE      Low                   High                           High                        Low                            Low                     High
                                    Keep the last data             Keep the last data                                                                  Keep the last data
                  Valid Data          of DE=L period                 of DE=L period                Valid Data                     Valid Data            of DE=L period
        HSYNC
        VSYNC
                       Keep the                                                         Keep the                                             Keep the
                       last data        Valid Data                     Valid Data        last data                                           last data    Valid Data
           RGB
         CONT
                             Particular assigned bit ‘CTL’ is transmitted expect the first
                               and last pixel of Blanking period. Ohters are Low fixed.                 *Refer to the data sheet of THCV219 for input operation
                       Figure 3. Data and synchronizing signals transmission timing diagram
                                                              Table 1. DE requirement
                   symbol                            Parameter                         min.                 typ.              max.               Unit
                    tDEH                       DE=High Duration                       2tRCP                                                       sec
                    tDEL                       DE=Low Duration                        2tRCP                                                       sec
THCV220_Rev.2.20_E                                                                                                                              THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                                             6/18                                                                               Security E


Color Depth and Frequency Range Select function
 THCV220 support a variety of data width and frequency range. Refer to Table 2 for details.
                                          Table 2. operation mode select
                   COL            LFSEL     Description                               Freq. Range
                                    L       32bit                                      15 to 93M
                       L
                                   H        32bit Low frequency mode                  7.5 to 30M
                                    L       24bit                                     20 to 125M
                       H
                                   H        24bit Low frequency mode                   10 to 40M
Hot-Plug Function
 HTPDN indicates connecting condition between the Transmitter and the Receiver. HTPDN of the transmitter
side is high when the Receiver is not active or not connected. Then Transmitter can enter into the power down
mode. HTPDN is set to Low by the Receiver when Receiver is active and connects to the Transmitter, and then
Transmitter must start up and transmit CDR training pattern for link training. HTPDN is open drain output at the
receiver side. Pull-up resistor is needed at the transmitter side.
 HTPDN connection between the Transmitter and the Receiver can be omitted as an application option. In this
case, HTPDN at the Transmitter side should always be taken as Low.
Lock Detect Function
 LOCKN indicates whether the CDR PLL is in the lock state or not. LOCKN at the Transmitter input is set to
High by pull-up resistor when Receiver is not active or at the CDR PLL training state. LOCKN is set to Low by
the Receiver when CDR lock is done. Then the CDR training mode finishes and Transmitter shifts to the normal
mode. LOCKN is open drain output at the receiver side. Pull-up resistor is needed at the transmitter side.
 When HTPDN is included in an application, the LOCKN signal should only be considered when the HTPDN is
pulled low by the Receiver.
                     Vcc                                                         Vcc
                   (Tx side)                                                   (Tx side)
  V-by-One®                                  THCV220             V-by-One®                               THCV220
                10kΩ       10kΩ                                                10kΩ
    HS Tx                                                          HS Tx
      HTPDN                                 HTPDN                   HTPDN                               HTPDN
      LOCKN                                 LOCKN                   LOCKN                               LOCKN
                  With HTPDN connect                                         Without HTPDN connect
                                   Figure 4. Hot-plug and Lock detect scheme
THCV220_Rev.2.20_E                                                                             THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                    7/18                                             Security E


Drive Select Function
 TTLDRV pin controls TTL output strength. See Table 3.
                                    Table 3. Drive Select function table
                                 TTLDRV               Description
                                      L       Weak TTL output strength
                                     H        Normal TTL output strength
Power Down Function
 Setting the PDN pin low places THCV220 in the power-down mode. Internal circuitry turns off and the CMOS
outputs drives low or Hi-Z depends on OE pin.
                                    Table 4. Power Down function table
                     PDN             Description
                       L             Power Down
                       H             Normal Operation
Output Enable Function
 OE pin select CMOS/TTL output states. It is enabled with OE=H. When OE=L, CMOS/TTL outputs turns
high-Z. See Table 5.
                                        Table 5. OE function table
               PDN          OE       CMOS/TTL Output
                 *           L       Hi-Z
                 L                   Low Fixed
                             H
                 H                   Normal Operation
THCV220_Rev.2.20_E                                                                    THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.              8/18                                          Security E


Field BET Operation
  In order to help users to check validity of CML high-speed serial line, THCV220 has an operation mode in
which they act as a bit error tester (BET). THCV219 which is an example of Tx device also has BET function
mode. In this mode, THCV219 internally generates test pattern which is then serialized onto the CML
high-speed line. THCV220 receives the data stream and checks bit errors.
  This "Field BET" mode is activated by setting BET= H both on THCV219 and THCV220. The generated data
pattern is then 8b/10b encoded, scrambled, and serialized onto the CML channel. As for THCV220, the internal
test pattern check circuit gets enabled and reports result on BETOUT pin. The BETOUT pin goes LOW
whenever bit errors occur, or it stays HIGH when there is no bit error. Please refer to Table 6. User can select
two kinds of check result, “Latched-result” or “NOT latched result”. The latch is reset by setting LATEN=L.
                                    Table 6. Field BET operation pin settings
            THCV219               THCV220                                Condition
               BET            BET          LATEN            Operation            Output Latch select
                                              L        Normal Operation                     -
                 L              L
                                              H             Forbidden                       -
                H               H             L                                   NOT latched result
                                                      Field BET Operation
                H               H             H                                     Latched result
                                      Table 7. THCV220 Field BET result
                                        BETOUT                 Output
                                            L            Bit error occurred
                                            H                 No error
                       THCV219                                              THCV220
  TTL data inputs
    are ignored
       CLKIN          Test Pattern                                    Test Pattern
                                                                                                      BETOUT
                        Generator                                       Checker                        Test Point
                                                                                                           for
                                                                                                       Field BET
                         BET=H                                           BET=H            LATEN
                                       Figure 5. Field BET Configuration
THCV220_Rev.2.20_E                                                                           THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                 9/18                                              Security E


Absolute Maximum Ratings*
 Parameter                                                                         min.              typ.              max.           Unit
 Supply Voltage(VCC,AVCC)                                                          -0.3                -               +4.0            V
 CMOS Input Voltage                                                                -0.3                -             VCC+0.3           V
 CMOS Output Voltage                                                               -0.3                -             VCC+0.3           V
 CMOS Open Drain Output Voltage                                                    -0.3                -               +4.0            V
 CML Receiver Input Voltage                                                        -0.3                -           CAPINA+0.3          V
 Output Current                                                                    -30                 -                30            mA
 Storage Temperature                                                               -55                 -               +125            ℃
 Junction Temperature                                                                -                 -               +125            ℃
 Reflow Peak Temperature/Time                                                        -                 -           +260/10sec          ℃
 Maximum Power Dissipation @+25℃                                                     -                 -                3.9            W

   “Absolute Maximum Ratings” are those values beyond which the safety of the device can not be guaranteed.
They are not meant to imply that the device should be operated at these limits. The tables of “Electrical
Characteristics” specify conditions for device operation.
Recommended Operating Conditions
 Parameter                                                                         min.              typ.              max.           Unit
                                                                                   2.3               2.5                2.7            V
 Supply Voltage（VCC,AVCC）                                                          2.6               2.8                3.0            V
                                                                                   3.0               3.3                3.6            V
 Operating Temperature                                                             -40                                  85             ℃
Electrical Specifications
                                                    CMOS DC Specifications
                                                         Over recommended operating supply and temperature ranges unless otherwise specified.
 symbol      Parameter                               conditions                    min.              typ.              max.           Unit
 IOZH        Output Leak Current High in Hi-Z state  OE=L                          -10                                 +10            uA
 IOZL        Output Leak Current Low in Hi-Z state   OE=L                          -10                                 +10            uA
 IIH         Input Leak Current High                                               -10                                 +10            uA
 IIL         Input Leak Current Low                                                -10                                 +10            uA
 VCAPOUT     Regulator output Voltage                                                               1.20                               V
                                                                                                                             VCC=3.3±0.3V
 symbol      Parameter                               conditions                    min.              typ.              max.           Unit
                                                     I3                             2.0                                VCC             V
 VIH         High Level Input Voltage
                                                     I3L                            2.1                                VCC             V
                                                     I3                              0                                  0.8            V
 VIL         Low Level Input Voltage
                                                     I3L                             0                                  0.7            V
             High Level Output Voltage               TTLDRV=L,IOH=-4mA
 VOH                                                                                2.4                                VCC             V
             CMOS Output buffer                      TTLDRV=H,IOH=-8mA
             Low Level Output Voltage
                                                     IOL=2mA                                                            0.2
             Open Drain Output buffer
 VOL                                                                                                                                   V
             Low Level Output Voltage                TTLDRV=L, IOL=4mA                                                  0.4
             CMOS Output buffer                      TTLDRV=H, IOL=8mA                                                  0.4
                                                                                                                             VCC=2.8±0.2V
 symbol      Parameter                               conditions                    min.              typ.              max.           Unit
                                                     I3                             1.8                                VCC             V
 VIH         High Level Input Voltage
                                                     I3L                            1.9                                VCC             V
                                                     I3                              0                                  0.7            V
 VIL         Low Level Input Voltage
                                                     I3L                             0                                  0.6            V
             High Level Output Voltage               TTLDRV=L,IOH=-2mA
 VOH                                                                                2.0                                VCC             V
             CMOS Output buffer                      TTLDRV=H,IOH=-4mA
             Low Level Output Voltage
                                                     IOL=2mA                                                            0.2
             Open Drain Output buffer
 VOL                                                                                                                                   V
             Low Level Output Voltage                TTLDRV=L, IOL=2mA                                                  0.4
             CMOS Output buffer                      TTLDRV=H, IOL=4mA                                                  0.4
THCV220_Rev.2.20_E                                                                                             THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                           10/18                                                          Security E


                                                                                                                         VCC=2.5±0.2V
 symbol  Parameter                              conditions                     min.              typ.              max.           Unit
                                                I3                             1.7                                 VCC             V
 VIH     High Level Input Voltage
                                                I3L                            1.6                                 VCC             V
                                                I3                              0                                   0.7            V
 VIL     Low Level Input Voltage
                                                I3L                             0                                   0.5            V
         High Level Output Voltage              TTLDRV=L,IOH=-2mA
 VOH                                                                           2.0                                 VCC             V
         CMOS Output buffer                     TTLDRV=H,IOH=-4mA
         Low Level Output Voltage
                                                IOL=2mA                                                             0.2
         Open Drain Output buffer
 VOL                                                                                                                               V
         Low Level Output Voltage               TTLDRV=L, IOL=2mA                                                   0.4
         CMOS Output buffer                     TTLDRV=H, IOL=4mA                                                   0.4
                                               CML DC Specifications
                                                     Over recommended operating supply and temperature ranges unless otherwise specified.
 symbol  Parameter                              conditions                     min.              typ.              max.           Unit
 VRTH    CML Differential Input High Threshold                                                                      50            mV
 VRTL    CML Differential Input Low Threshold                                  -50                                                mV
 IRIH    CML Input Leak Current High            PDN=L, RXP/N=1.2V                                                  ±15            uA
 IRIL    CML Input Leak Current Low             PDN=L, RXP/N=GND                                                   ±15            uA
 IRRIH   CML Input Current High                 RXP/N=1.2V                                                          1.6           mA
 IRRIL   CML Input Current Low                  RXP/N=GND                     -4.6                                                mA
 RRIN    CML Differential Input Resistance                                      80               100               120             Ω
                                                     Supply Currents
                                                     Over recommended operating supply and temperature ranges unless otherwise specified.
 symbol  Parameter                              conditions                     min.              typ.              max.           Unit
         Receiver Supply Current                Cload=8pF
 IRCCW                                                                                                             170            mA
         (Worst Case Pattern)                   COL=L
         Receiver Power Down                    PDN=L
 IRCCS                                                                                           1.2                10            mA
         Supply Current                         All Inputs =Fixed LorH
THCV220_Rev.2.20_E                                                                                         THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                        11/18                                                         Security E


                                                   Switching Characteristics
                                                       Over recommended operating supply and temperature ranges unless otherwise specified.
 symbol  Parameter                                  conditions                   min.               typ.             max.           Unit
 tRBIT   Unit Interval                                                           267                                 1666          psec
                                                    COL=H, LFSEL=L                8                                    50            ns
                                                    COL=H, LFSEL=H                25                                  100            ns
 tRCP    CLKOUT Period
                                                    COL=L, LFSEL=L              10.67                                66.66           ns
                                                    COL=L, LFSEL=H              33.34                               133.33           ns
 tRCH    CLKOUT High Time                                                                         tRCP/2                             ns
 tRCL    CLKOUT Low Time                                                                          tRCP/2                             ns
 tDOUT   TTL Data OUT Period                                                                       tRCP                              ns
                                                    COL=H                                      13.0tRCP+3.5                          ns
 tRDC    Input Data to Output Clock Delay
                                                    COL=L                                      12.4tRCP+3.5                          ns
 tRPD    Power On to PDN High Delay                                               0                                                  ns
 tRHPD0  PDN High to HTPDN Low Delay                                                                                   10           ms
 tRHPD1  PDN Low to HTPDN High Delay                                                                                   10            us
 tRPLL0  Training Pattern Input to LOCKN Low Delay                                                                     10           ms
 tRPLL1  PDN Low to LOCKN High Delay                                                                                   10            us
 tRLCK0  LOCKN Low to TTL Output Delay                                                                                 5            ms
 tRLCK1  LOCKN High to TTL Low-fixed Delay                                                                             0             ns
                                                                                                                           VCC=3.3±0.3V
 symbol  Parameter                                  conditions                   min.               typ.             max.           Unit
                                                    TTLDRV=L               0.45tRCP-2.0                                              ns
 tRS     TTL Data Setup to CLKOUT
                                                    TTLDRV=H               0.45tRCP-1.5                                              ns
                                                    TTLDRV=L               0.45tRCP-2.0                                              ns
 tRH     TTL Data Hold to CLKOUT
                                                    TTLDRV=H               0.45tRCP-1.5                                              ns
                                                    Clock TTLDRV=L                                  1.0               2.0            ns
                                                    Data TTLDRV=L                                   2.0               3.6            ns
 tTLH    TTL Low to High Transition Time
                                                    Clock TTLDRV=H                                  0.8               1.6            ns
                                                    Data TTLDRV=H                                   1.6               2.4            ns
                                                    Clock TTLDRV=L                                  1.0               2.0            ns
                                                    Data TTLDRV=L                                   2.0               3.6            ns
 tTHL    TTL High to Low Transition Time
                                                    Clock TTLDRV=H                                  0.8               1.6            ns
                                                    Data TTLDRV=H                                   1.6               2.4            ns
                                                                                                                           VCC=2.8±0.2V
 symbol  Parameter                                  conditions                   min.               typ.             max.           Unit
                                                    TTLDRV=L               0.45tRCP-2.5                                              ns
 tRS     TTL Data Setup to CLKOUT
                                                    TTLDRV=H               0.45tRCP-2.0                                              ns
                                                    TTLDRV=L               0.45tRCP-2.5                                              ns
 tRH     TTL Data Hold to CLKOUT
                                                    TTLDRV=H               0.45tRCP-2.0                                              ns
                                                    Clock TTLDRV=L                                  1.2               2.4            ns
                                                    Data TTLDRV=L                                   2.4               4.2            ns
 tTLH    TTL Low to High Transition Time
                                                    Clock TTLDRV=H                                  0.8               2.2            ns
                                                    Data TTLDRV=H                                   1.6               2.8            ns
                                                    Clock TTLDRV=L                                  1.2               2.4            ns
                                                    Data TTLDRV=L                                   2.4               4.2            ns
 tTHL    TTL High to Low Transition Time
                                                    Clock TTLDRV=H                                  0.8               2.2            ns
                                                    Data TTLDRV=H                                   1.6               2.8            ns
                                                                                                                           VCC=2.5±0.2V
 symbol  Parameter                                  conditions                   min.               typ.             max.           Unit
                                                    TTLDRV=L               0.45tRCP-2.5                                              ns
 tRS     TTL Data Setup to CLKOUT
                                                    TTLDRV=H               0.45tRCP-2.0                                              ns
                                                    TTLDRV=L               0.45tRCP-2.5                                              ns
 tRH     TTL Data Hold to CLKOUT
                                                    TTLDRV=H               0.45tRCP-2.0                                              ns
                                                    Clock TTLDRV=L                                  1.2               2.4            ns
                                                    Data TTLDRV=L                                   2.4               4.2            ns
 tTLH    TTL Low to High Transition Time
                                                    Clock TTLDRV=H                                  0.8               2.2            ns
                                                    Data TTLDRV=H                                   1.6               2.8            ns
                                                    Clock TTLDRV=L                                  1.2               2.4            ns
                                                    Data TTLDRV=L                                   2.4               4.2            ns
 tTHL    TTL High to Low Transition Time
                                                    Clock TTLDRV=H                                  0.8               2.2            ns
                                                    Data TTLDRV=H                                   1.6               2.8            ns
THCV220_Rev.2.20_E                                                                                           THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                         12/18                                                          Security E


AC Timing Diagrams and Test Circuits
CMOS/TTL Output Switching Characteristics
                            RD = 10Ω
                                         Test Point                  80%          80%
                            CL = 8pF
                                                       20%                                      20%
                                                            tTLH                      tTHL
                                                                   tRCP
                                                     tRCH(RF=L)          tRCH(RF=H)
                                                     tRCL(RF=H)          tRCL(RF=L)
                                                                                                     RF=L
                    CLKOUT                         VCC/2               VCC/2            VCC/2
                                                                                                     RF=H
                                                         tRS                  tRH
              R9-0,G9-0,B9-0
              CONT1,CONT2                          VCC/2                                  VCC/2
             HSYNC,VSYNC
                          DE
                                                                   tDOUT
                Figure 6. CMOS/TTL Output Switching Timing Diagrams and Test Circuit
               V-by-One® HS Tx                                                             THCV220
                         50ohm                    C=75～                C=75～
                                                    200nF              200nF
                                               TXp                           RXp    CML Receiver
                                               TXn                           RXn
                                                          Zdiff=100ohm
                                                                                        50ohm
                                  CML
                               Transmitter
                                                                                        Vterm
                                                                                      0.9V(typ)
                         GND
                                           Figure 7. CML buffer scheme
THCV220_Rev.2.20_E                                                                                  THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                         13/18                                            Security E


Latency Characteristics
                                   pixel 1st bit
Vdiff = (RXp) - (RXn)
                                                   tRCP
                                                                   tRDC
                                                                                                                                        R/F=L
               CLKOUT                                                                                          VCC/2
                                                                                                                                        R/F=H
        R9-0,G9-0,B9-0
         CONT1,CONT2
                                                                                         VCC/2                                        VCC/2
         HSYNC,VSYNC
                    DE
                                                     Figure 8. THCV220 Latency
Lock and Unlock Sequence
             VCC
                       tRPD
             PDN
                            tRHPD0                                                                                   tRHPD1
          HTPDN
         RXp/n                            Training         Normal                       Training       Normal
     from V-by-One®                       pattern          pattern                       pattern       pattern
           HS Tx
                                          tRPLL0       tRLCK0                 tRLCK1     tRPLL0       tRLCK0         tRPLL1      tRLCK1
          LOCKN
                                 Solid Line : RF=”High”                              Solid Line : RF=”High”
        CLKOUT       Low
                                 Dashed Line : RF=”Low”                              Dashed Line : RF=”Low”
                                                                                                                                          Low
R9-0,G9-0,B9-0
 CONT1,CONT2                                                         Valid Data                                        Valid Data
                                      Low                                                       Low                                       Low
 HSYNC,VSYNC                                                          Pattern                                           Pattern
               DE
                                                    Figure 9. THCV220 Sequence
THCV220_Rev.2.20_E                                                                                                THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                             14/18                                                           Security E


THCV220 Output Data Mapping
                        Table 8. CMOS/TTL Output Data Mapping for THCV220
                                                    Receiver
                   Data Signals                 Output Pin Name          Symbol defined
                 10bit           8bit           10bit       8bit        by V-by-One® HS
               (30bpp)        (24bpp)         (30bpp)     (24bpp)
                 R0 *1              -            R0           -                  D30
                 R1 *1              -            R1           -                  D31
                  R2              R0             R2          R2                  D0
                  R3              R1             R3          R3                  D1
                  R4              R2             R4          R4                  D2
                  R5              R3             R5          R5                  D3
                  R6              R4             R6          R6                  D4
                  R7              R5             R7          R7                  D5
                  R8              R6             R8          R8                  D6
                  R9              R7             R9          R9                  D7
                 G0 *1              -            G0           -                  D28
                 G1 *1              -            G1           -                  D29
                  G2              G0             G2          G2                  D8
                  G3              G1             G3          G3                  D9
                  G4              G2             G4          G4                  D10
                  G5              G3             G5          G5                  D11
                  G6              G4             G6          G6                  D12
                  G7              G5             G7          G7                  D13
                  G8              G6             G8          G8                  D14
                  G9              G7             G9          G9                  D15
                 B0 *1              -            B0           -                  D26
                 B1 *1              -            B1           -                  D27
                 B2 *1          B0 *1            B2          B2                  D16
                 B3 *1          B1 *1            B3          B3                  D17
                 B4 *1          B2 *1            B4          B4                  D18
                 B5 *1          B3 *1            B5          B5                  D19
                 B6 *1          B4 *1            B6          B6                  D20
                 B7 *1          B5 *1            B7          B7                  D21
                 B8 *1          B6 *1            B8          B8                  D22
                 B9 *1          B7 *1            B9          B9                  D23
              CONT1 *1              -          CONT1          -                  D24
              CONT2 *1              -          CONT2          -                  D25
                HSYNC          HSYNC           HSYNC       HSYNC               HSYNC
                VSYNC          VSYNC           VSYNC       VSYNC               VSYNC
                  DE              DE             DE          DE                  DE
               *1 CTL bits, which are carried during DE=Low except the 1st and the last pixel.
THCV220_Rev.2.20_E                                                                      THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.              15/18                                           Security E


Package
                                                           TOP VIEW
                        LASER MARK
                         FOR PIN1
                                                                                             9.0
                                                                9.0
                                                         BOTTOM VIEW
                                 1.10                           6.00
                                             17                              32
                                        16                                              33
                               0.09 R
                            PIN1 ID
                            0.20 R                                                           6.00
                                                  0.45
                                        1                                               48
                                             64                              49
                                                         0.25          0.5        0.4        1.10
                                                           SIDE VIEW                            0.9 MAX   0.65
THCV220_Rev.2.20_E                                                                                               THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                      16/18                                                            Security E


Notices and Requests
1. The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply to
    the customer's design. We are not responsible for possible errors and omissions in this material. Please note if
    errors or omissions should be found in this material, we may not be able to correct them immediately.
3. This material contains our copyright, know-how or other proprietary. Copying or disclosing to third parties
    the contents of this material without our prior permission is prohibited.
4. Note that if infringement of any third party's industrial ownership should occur by using this product, we will
    be exempted from the responsibility unless it directly relates to the production process or functions of the
    product.
5. Product Application
    5.1 Application of this product is intended for and limited to the following applications: audio-video
    device, office automation device, communication device, consumer electronics, smartphone, feature
    phone, and amusement machine device. This product must not be used for applications that require
    extremely high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear
    power control device, combustion chamber device, medical device related to critical care, or any kind of
    safety device.
    5.2 This product is not intended to be used as an automotive part, unless the product is specified as a
    product conforming to the demands and specifications of ISO/TS16949 ("the Specified Product") in this
    data sheet. THine Electronics, Inc. (“THine”) accepts no liability whatsoever for any product other than
    the Specified Product for it not conforming to the aforementioned demands and specifications.
    5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent
    that the user and THine have been previously and explicitly agreed to each other.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain
    small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have
    sufficiently redundant or error preventive design applied to the use of the product so as not to have our
    product cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Testing and other quality control techniques are used to this product to the extent THine deems necessary
    to support warranty for performance of this product. Except where mandated by applicable law or
    deemed necessary by THine based on the user’s request, testing of all functions and performance of the
    product is not necessarily performed.
9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic
    goods under the Foreign Exchange and Foreign Trade Control Law.
10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or
    malfunction, if pins of the product are shorted by such as foreign substance. The damageｓ may cause a
    smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection
    devices, such as fuses.
THCV220_Rev.2.20_E                                      17/18                                THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                                                                   Security E


THCV220_Rev.2.20_E                     18/18 THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                   Security E


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
CEL:
 THCV220-B
