<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CRpi: src/lib/peripherals/pwm_internal.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CRpi
   </div>
   <div id="projectbrief">A library for rpi with intefaces to: gpio, pwm, dma</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c85d3e3c5052e9ad9ce18c6863244a25.html">lib</a></li><li class="navelem"><a class="el" href="dir_0fa9aa01048eb8a43e480f672339c31d.html">peripherals</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">pwm_internal.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Helper macros for the pwm peripheral. Used internally by the library.  
<a href="#details">More...</a></p>

<p><a href="pwm__internal_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9d4850aef28705670b27bb053ed79de6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d4850aef28705670b27bb053ed79de6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a9d4850aef28705670b27bb053ed79de6">PWM_BASE_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="addressing_8h.html#a245eee72d3b42da5ce640ea1be193edb">peripheralsBaseAddressPhys</a>+0x20c000)</td></tr>
<tr class="memdesc:a9d4850aef28705670b27bb053ed79de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical base address of the pwm peripheral. <br /></td></tr>
<tr class="separator:a9d4850aef28705670b27bb053ed79de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f828409c0c83edb486131b277e8b57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98f828409c0c83edb486131b277e8b57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a98f828409c0c83edb486131b277e8b57">PWM_AREA_LEN</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:a98f828409c0c83edb486131b277e8b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size in bytes of the memory area dedicated to the pwm peripheral. <br /></td></tr>
<tr class="separator:a98f828409c0c83edb486131b277e8b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d426e891f58295c34c0cf54ebd9f551"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d426e891f58295c34c0cf54ebd9f551"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a9d426e891f58295c34c0cf54ebd9f551">PWM_REG_CTL_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:a9d426e891f58295c34c0cf54ebd9f551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register offset. <br /></td></tr>
<tr class="separator:a9d426e891f58295c34c0cf54ebd9f551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439394ec78ba1266b491efc316698dea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a439394ec78ba1266b491efc316698dea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a439394ec78ba1266b491efc316698dea">PWM_REG_CTL_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="pwm__internal_8h.html#a9d426e891f58295c34c0cf54ebd9f551">PWM_REG_CTL_OFF</a> + <a class="el" href="pwm__internal_8h.html#a9d4850aef28705670b27bb053ed79de6">PWM_BASE_ADDR_PHYS</a>)</td></tr>
<tr class="memdesc:a439394ec78ba1266b491efc316698dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register physical address. <br /></td></tr>
<tr class="separator:a439394ec78ba1266b491efc316698dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d292231d1a29745e3d73ba5d252df36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d292231d1a29745e3d73ba5d252df36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a1d292231d1a29745e3d73ba5d252df36">PWM_REG_STA_OFF</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:a1d292231d1a29745e3d73ba5d252df36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register offset. <br /></td></tr>
<tr class="separator:a1d292231d1a29745e3d73ba5d252df36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb21d78ed204ca03d684e1a062af82ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb21d78ed204ca03d684e1a062af82ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#afb21d78ed204ca03d684e1a062af82ae">PWM_REG_STA_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="pwm__internal_8h.html#a1d292231d1a29745e3d73ba5d252df36">PWM_REG_STA_OFF</a> + <a class="el" href="pwm__internal_8h.html#a9d4850aef28705670b27bb053ed79de6">PWM_BASE_ADDR_PHYS</a></td></tr>
<tr class="memdesc:afb21d78ed204ca03d684e1a062af82ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register physical address. <br /></td></tr>
<tr class="separator:afb21d78ed204ca03d684e1a062af82ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa930a240337f6ccdb0140855190515a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa930a240337f6ccdb0140855190515a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#aa930a240337f6ccdb0140855190515a2">PWM_REG_DMAC_OFF</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:aa930a240337f6ccdb0140855190515a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA configuration register offset. <br /></td></tr>
<tr class="separator:aa930a240337f6ccdb0140855190515a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69d6eeb8af7c81420f68159faa2e102"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac69d6eeb8af7c81420f68159faa2e102"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#ac69d6eeb8af7c81420f68159faa2e102">PWM_REG_DMAC_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="pwm__internal_8h.html#aa930a240337f6ccdb0140855190515a2">PWM_REG_DMAC_OFF</a> + <a class="el" href="pwm__internal_8h.html#a9d4850aef28705670b27bb053ed79de6">PWM_BASE_ADDR_PHYS</a>)</td></tr>
<tr class="memdesc:ac69d6eeb8af7c81420f68159faa2e102"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA configuration register. <br /></td></tr>
<tr class="separator:ac69d6eeb8af7c81420f68159faa2e102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec17ecd6ed9ecde4f7fe01142470340a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec17ecd6ed9ecde4f7fe01142470340a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#aec17ecd6ed9ecde4f7fe01142470340a">PWM_REG_RNG1_OFF</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:aec17ecd6ed9ecde4f7fe01142470340a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 range register offset. <br /></td></tr>
<tr class="separator:aec17ecd6ed9ecde4f7fe01142470340a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a66a05bf71a70f65e6adc6500b9a636"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a66a05bf71a70f65e6adc6500b9a636"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a0a66a05bf71a70f65e6adc6500b9a636">PWM_REG_RNG1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="pwm__internal_8h.html#aec17ecd6ed9ecde4f7fe01142470340a">PWM_REG_RNG1_OFF</a> + <a class="el" href="pwm__internal_8h.html#a9d4850aef28705670b27bb053ed79de6">PWM_BASE_ADDR_PHYS</a>)</td></tr>
<tr class="memdesc:a0a66a05bf71a70f65e6adc6500b9a636"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 range register physical address. <br /></td></tr>
<tr class="separator:a0a66a05bf71a70f65e6adc6500b9a636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71579dce5f2c19bc0a60a653345efabb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71579dce5f2c19bc0a60a653345efabb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a71579dce5f2c19bc0a60a653345efabb">PWM_REG_DAT1_OFF</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:a71579dce5f2c19bc0a60a653345efabb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 data register offset. <br /></td></tr>
<tr class="separator:a71579dce5f2c19bc0a60a653345efabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d7da5680f1fcae0e62e76592185778"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53d7da5680f1fcae0e62e76592185778"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a53d7da5680f1fcae0e62e76592185778">PWM_REG_DAT1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="pwm__internal_8h.html#a71579dce5f2c19bc0a60a653345efabb">PWM_REG_DAT1_OFF</a> + <a class="el" href="pwm__internal_8h.html#a9d4850aef28705670b27bb053ed79de6">PWM_BASE_ADDR_PHYS</a>)</td></tr>
<tr class="memdesc:a53d7da5680f1fcae0e62e76592185778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 data register physical address. <br /></td></tr>
<tr class="separator:a53d7da5680f1fcae0e62e76592185778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b3c6be10faad5ff07530fad224e529"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38b3c6be10faad5ff07530fad224e529"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a38b3c6be10faad5ff07530fad224e529">PWM_REG_FIF1_OFF</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:a38b3c6be10faad5ff07530fad224e529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fifo input register offset. <br /></td></tr>
<tr class="separator:a38b3c6be10faad5ff07530fad224e529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e741e59911eabd963ebadb8328f444"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9e741e59911eabd963ebadb8328f444"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#ac9e741e59911eabd963ebadb8328f444">PWM_REG_FIF1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="pwm__internal_8h.html#a38b3c6be10faad5ff07530fad224e529">PWM_REG_FIF1_OFF</a> + <a class="el" href="pwm__internal_8h.html#a9d4850aef28705670b27bb053ed79de6">PWM_BASE_ADDR_PHYS</a>)</td></tr>
<tr class="memdesc:ac9e741e59911eabd963ebadb8328f444"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fifo input register physical address. <br /></td></tr>
<tr class="separator:ac9e741e59911eabd963ebadb8328f444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac92f23121208fe3a992118aecb2c5bd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac92f23121208fe3a992118aecb2c5bd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#ac92f23121208fe3a992118aecb2c5bd9">PWM_REG_RNG2_OFF</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ac92f23121208fe3a992118aecb2c5bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 range register offset. <br /></td></tr>
<tr class="separator:ac92f23121208fe3a992118aecb2c5bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1fd0d32d8b514df8cf8c37b8278580"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a1fd0d32d8b514df8cf8c37b8278580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a3a1fd0d32d8b514df8cf8c37b8278580">PWM_REG_RNG2_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="pwm__internal_8h.html#ac92f23121208fe3a992118aecb2c5bd9">PWM_REG_RNG2_OFF</a> + <a class="el" href="pwm__internal_8h.html#a9d4850aef28705670b27bb053ed79de6">PWM_BASE_ADDR_PHYS</a>)</td></tr>
<tr class="memdesc:a3a1fd0d32d8b514df8cf8c37b8278580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 range register physical address. <br /></td></tr>
<tr class="separator:a3a1fd0d32d8b514df8cf8c37b8278580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ccc130a1653a1cef9cb31721e2ce7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37ccc130a1653a1cef9cb31721e2ce7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a37ccc130a1653a1cef9cb31721e2ce7a">PWM_REG_DAT2_OFF</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="memdesc:a37ccc130a1653a1cef9cb31721e2ce7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 data register offset. <br /></td></tr>
<tr class="separator:a37ccc130a1653a1cef9cb31721e2ce7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e4413a185d82e8602b01db1d636213"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80e4413a185d82e8602b01db1d636213"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a80e4413a185d82e8602b01db1d636213">PWM_REG_DAT2_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="pwm__internal_8h.html#a37ccc130a1653a1cef9cb31721e2ce7a">PWM_REG_DAT2_OFF</a> + <a class="el" href="pwm__internal_8h.html#a9d4850aef28705670b27bb053ed79de6">PWM_BASE_ADDR_PHYS</a>)</td></tr>
<tr class="memdesc:a80e4413a185d82e8602b01db1d636213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 data register physical address. <br /></td></tr>
<tr class="separator:a80e4413a185d82e8602b01db1d636213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b14a384f5ef142c184433167094dca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45b14a384f5ef142c184433167094dca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a45b14a384f5ef142c184433167094dca">CTL_PWEN1_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:a45b14a384f5ef142c184433167094dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Control Register mask: pwm enable. <br /></td></tr>
<tr class="separator:a45b14a384f5ef142c184433167094dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba48a311accb2acfdd78ef0785359db3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba48a311accb2acfdd78ef0785359db3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#aba48a311accb2acfdd78ef0785359db3">CTL_MODE1_MASK</a>&#160;&#160;&#160;(1&lt;&lt;1)</td></tr>
<tr class="memdesc:aba48a311accb2acfdd78ef0785359db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Control Register mask: mode (0: pwm mode; 1:serializer mode) <br /></td></tr>
<tr class="separator:aba48a311accb2acfdd78ef0785359db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04565b47b1ddae6528ceafcb850aade0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04565b47b1ddae6528ceafcb850aade0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a04565b47b1ddae6528ceafcb850aade0">CTL_RPTL1_MASK</a>&#160;&#160;&#160;(1&lt;&lt;2)</td></tr>
<tr class="memdesc:a04565b47b1ddae6528ceafcb850aade0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Control Register mask: Repeat Last Data (1=Transmission interrupts when fifo is empty; 0=Last data is retransmitter until fifo is not empty) <br /></td></tr>
<tr class="separator:a04565b47b1ddae6528ceafcb850aade0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159c65da9658183c573580ef87a4232b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a159c65da9658183c573580ef87a4232b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a159c65da9658183c573580ef87a4232b">CTL_SBIT1_MASK</a>&#160;&#160;&#160;(1&lt;&lt;3)</td></tr>
<tr class="memdesc:a159c65da9658183c573580ef87a4232b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Control Register mask: Silence bit (state of the output when not transmitting) <br /></td></tr>
<tr class="separator:a159c65da9658183c573580ef87a4232b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17e2a6ceca27bbb23fa552c3e0e2b69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af17e2a6ceca27bbb23fa552c3e0e2b69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#af17e2a6ceca27bbb23fa552c3e0e2b69">CTL_POLA1_MASK</a>&#160;&#160;&#160;(1&lt;&lt;4)</td></tr>
<tr class="memdesc:af17e2a6ceca27bbb23fa552c3e0e2b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Control Register mask: polarity (0: 0=low, 1=high; 1: 0=high 1=low) <br /></td></tr>
<tr class="separator:af17e2a6ceca27bbb23fa552c3e0e2b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b599485da4c760200fcf24bd4ffa72d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b599485da4c760200fcf24bd4ffa72d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a5b599485da4c760200fcf24bd4ffa72d">CTL_USEF1_MASK</a>&#160;&#160;&#160;(1&lt;&lt;5)</td></tr>
<tr class="memdesc:a5b599485da4c760200fcf24bd4ffa72d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Control Register mask: Use Fifo (0:data register is transmitted ; 1: fifi is transmitted) <br /></td></tr>
<tr class="separator:a5b599485da4c760200fcf24bd4ffa72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9a42b0587a1247664b4b42ec4bbc3b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb9a42b0587a1247664b4b42ec4bbc3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#abb9a42b0587a1247664b4b42ec4bbc3b">CTL_CLRF_MASK</a>&#160;&#160;&#160;(1&lt;&lt;6)</td></tr>
<tr class="memdesc:abb9a42b0587a1247664b4b42ec4bbc3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Control Register mask: Clear Fifo (write 1 clears fifo; write 0 does nothing; read is always 0) <br /></td></tr>
<tr class="separator:abb9a42b0587a1247664b4b42ec4bbc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9714e025a3a83ec626485c802252c5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9714e025a3a83ec626485c802252c5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#af9714e025a3a83ec626485c802252c5a">CTL_MSEN1_MASK</a>&#160;&#160;&#160;(1&lt;&lt;7)</td></tr>
<tr class="memdesc:af9714e025a3a83ec626485c802252c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Control Register mask: M/S Enable (0: use pwm algorithm; 1:use M/S transmission) <br /></td></tr>
<tr class="separator:af9714e025a3a83ec626485c802252c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d64c61c6f26b3972b6fd2ecefe1c9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53d64c61c6f26b3972b6fd2ecefe1c9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a53d64c61c6f26b3972b6fd2ecefe1c9f">CTL_PWEN2_MASK</a>&#160;&#160;&#160;(1&lt;&lt;8)</td></tr>
<tr class="memdesc:a53d64c61c6f26b3972b6fd2ecefe1c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Control Register mask: pwm enable. <br /></td></tr>
<tr class="separator:a53d64c61c6f26b3972b6fd2ecefe1c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb47411df445447aa79dc156b4690005"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb47411df445447aa79dc156b4690005"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#afb47411df445447aa79dc156b4690005">CTL_MODE2_MASK</a>&#160;&#160;&#160;(1&lt;&lt;9)</td></tr>
<tr class="memdesc:afb47411df445447aa79dc156b4690005"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Control Register mask: mode (0: pwm mode; 1:serializer mode) <br /></td></tr>
<tr class="separator:afb47411df445447aa79dc156b4690005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb3586c0b0a39a18df4a2492677aec9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbb3586c0b0a39a18df4a2492677aec9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#adbb3586c0b0a39a18df4a2492677aec9">CTL_RPTL2_MASK</a>&#160;&#160;&#160;(1&lt;&lt;10)</td></tr>
<tr class="memdesc:adbb3586c0b0a39a18df4a2492677aec9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Control Register mask: Repeat Last Data (1=Transmission interrupts when fifo is empty; 0=Last data is retransmitter until fifo is not empty) <br /></td></tr>
<tr class="separator:adbb3586c0b0a39a18df4a2492677aec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614625cc547112c3f25c63f46194791a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a614625cc547112c3f25c63f46194791a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a614625cc547112c3f25c63f46194791a">CTL_SBIT2_MASK</a>&#160;&#160;&#160;(1&lt;&lt;11)</td></tr>
<tr class="memdesc:a614625cc547112c3f25c63f46194791a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Control Register mask: Silence bit (state of the output when not transmitting) <br /></td></tr>
<tr class="separator:a614625cc547112c3f25c63f46194791a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b3a89d62fd36239831e106bd20ee2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5b3a89d62fd36239831e106bd20ee2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#ab5b3a89d62fd36239831e106bd20ee2c">CTL_POLA2_MASK</a>&#160;&#160;&#160;(1&lt;&lt;12)</td></tr>
<tr class="memdesc:ab5b3a89d62fd36239831e106bd20ee2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Control Register mask: polarity (0: 0=low, 1=high; 1: 0=high 1=low) <br /></td></tr>
<tr class="separator:ab5b3a89d62fd36239831e106bd20ee2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accd6a494b209bbf5f96e9926f9888be8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accd6a494b209bbf5f96e9926f9888be8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#accd6a494b209bbf5f96e9926f9888be8">CTL_USEF2_MASK</a>&#160;&#160;&#160;(1&lt;&lt;13)</td></tr>
<tr class="memdesc:accd6a494b209bbf5f96e9926f9888be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Control Register mask: Use Fifo (0:data register is transmitted ; 1: fifi is transmitted) <br /></td></tr>
<tr class="separator:accd6a494b209bbf5f96e9926f9888be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a756bddc3a8fa1735300b2066fe0d844b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a756bddc3a8fa1735300b2066fe0d844b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a756bddc3a8fa1735300b2066fe0d844b">CTL_MSEN2_MASK</a>&#160;&#160;&#160;(1&lt;&lt;15)</td></tr>
<tr class="memdesc:a756bddc3a8fa1735300b2066fe0d844b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Control Register mask: M/S Enable (0: use pwm algorithm; 1:use M/S transmission) <br /></td></tr>
<tr class="separator:a756bddc3a8fa1735300b2066fe0d844b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349ca6437ecabd02b27f101213514aa4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a349ca6437ecabd02b27f101213514aa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a349ca6437ecabd02b27f101213514aa4">STA_FULL1_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:a349ca6437ecabd02b27f101213514aa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: Fifo Full. <br /></td></tr>
<tr class="separator:a349ca6437ecabd02b27f101213514aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0b76605674b52372cab04c3d1cd6d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f0b76605674b52372cab04c3d1cd6d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a1f0b76605674b52372cab04c3d1cd6d5">STA_EMPT1_MASK</a>&#160;&#160;&#160;(1&lt;&lt;1)</td></tr>
<tr class="memdesc:a1f0b76605674b52372cab04c3d1cd6d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: Fifo empty. <br /></td></tr>
<tr class="separator:a1f0b76605674b52372cab04c3d1cd6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ebadd01ab9f88bd3c029046415df98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56ebadd01ab9f88bd3c029046415df98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a56ebadd01ab9f88bd3c029046415df98">STA_WERR1_MASK</a>&#160;&#160;&#160;(1&lt;&lt;2)</td></tr>
<tr class="memdesc:a56ebadd01ab9f88bd3c029046415df98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: "Write when full" error. <br /></td></tr>
<tr class="separator:a56ebadd01ab9f88bd3c029046415df98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad323a09a257b381963aa9ce3f3457d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afad323a09a257b381963aa9ce3f3457d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#afad323a09a257b381963aa9ce3f3457d">STA_RERR1_MASK</a>&#160;&#160;&#160;(1&lt;&lt;3)</td></tr>
<tr class="memdesc:afad323a09a257b381963aa9ce3f3457d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: "Read when empty" error. <br /></td></tr>
<tr class="separator:afad323a09a257b381963aa9ce3f3457d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48abd89783d2cb5dbbec518d68d52072"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48abd89783d2cb5dbbec518d68d52072"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a48abd89783d2cb5dbbec518d68d52072">STA_GAPO1_MASK</a>&#160;&#160;&#160;(1&lt;&lt;4)</td></tr>
<tr class="memdesc:a48abd89783d2cb5dbbec518d68d52072"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: Channel 1: Gap Occurred between transmission of two data in the fifo. <br /></td></tr>
<tr class="separator:a48abd89783d2cb5dbbec518d68d52072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b84ae97513caad9a28dc44d4c41eda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43b84ae97513caad9a28dc44d4c41eda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a43b84ae97513caad9a28dc44d4c41eda">STA_GAPO2_MASK</a>&#160;&#160;&#160;(1&lt;&lt;5)</td></tr>
<tr class="memdesc:a43b84ae97513caad9a28dc44d4c41eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: Channel 2: Gap Occurred between transmission of two data in the fifo. <br /></td></tr>
<tr class="separator:a43b84ae97513caad9a28dc44d4c41eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f8ee7c6a3aa8e7b75bd92a80cfd366c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f8ee7c6a3aa8e7b75bd92a80cfd366c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a9f8ee7c6a3aa8e7b75bd92a80cfd366c">STA_GAPO3_MASK</a>&#160;&#160;&#160;(1&lt;&lt;6)</td></tr>
<tr class="memdesc:a9f8ee7c6a3aa8e7b75bd92a80cfd366c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: Channel 3: Gap Occurred between transmission of two data in the fifo. <br /></td></tr>
<tr class="separator:a9f8ee7c6a3aa8e7b75bd92a80cfd366c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba45385a86b803937c48bf4a8d099f1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba45385a86b803937c48bf4a8d099f1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#aba45385a86b803937c48bf4a8d099f1e">STA_GAPO4_MASK</a>&#160;&#160;&#160;(1&lt;&lt;7)</td></tr>
<tr class="memdesc:aba45385a86b803937c48bf4a8d099f1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: Channel 4: Gap Occurred between transmission of two data in the fifo. <br /></td></tr>
<tr class="separator:aba45385a86b803937c48bf4a8d099f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84a55e5f0b097e7ff924b1a0ce548d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae84a55e5f0b097e7ff924b1a0ce548d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#ae84a55e5f0b097e7ff924b1a0ce548d6">STA_BERR_MASK</a>&#160;&#160;&#160;(1&lt;&lt;8)</td></tr>
<tr class="memdesc:ae84a55e5f0b097e7ff924b1a0ce548d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: Bus error. <br /></td></tr>
<tr class="separator:ae84a55e5f0b097e7ff924b1a0ce548d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70fb23112e17da1095bf435c157915d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab70fb23112e17da1095bf435c157915d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#ab70fb23112e17da1095bf435c157915d">STA_STA1_MASK</a>&#160;&#160;&#160;(1&lt;&lt;9)</td></tr>
<tr class="memdesc:ab70fb23112e17da1095bf435c157915d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: Channel 1 state: 1=transmitting , 0=not transmitting. <br /></td></tr>
<tr class="separator:ab70fb23112e17da1095bf435c157915d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c0481149fb661d8678718bb92ba7a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1c0481149fb661d8678718bb92ba7a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#ab1c0481149fb661d8678718bb92ba7a1">STA_STA2_MASK</a>&#160;&#160;&#160;(1&lt;&lt;10)</td></tr>
<tr class="memdesc:ab1c0481149fb661d8678718bb92ba7a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: Channel 2 state: 1=transmitting , 0=not transmitting. <br /></td></tr>
<tr class="separator:ab1c0481149fb661d8678718bb92ba7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688c547d09a1f746b96e6643b3f96a89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a688c547d09a1f746b96e6643b3f96a89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a688c547d09a1f746b96e6643b3f96a89">STA_STA3_MASK</a>&#160;&#160;&#160;(1&lt;&lt;11)</td></tr>
<tr class="memdesc:a688c547d09a1f746b96e6643b3f96a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: Channel 3 state: 1=transmitting , 0=not transmitting. <br /></td></tr>
<tr class="separator:a688c547d09a1f746b96e6643b3f96a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d86bcdc6d9f512516449512ec39f00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1d86bcdc6d9f512516449512ec39f00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#aa1d86bcdc6d9f512516449512ec39f00">STA_STA4_MASK</a>&#160;&#160;&#160;(1&lt;&lt;12)</td></tr>
<tr class="memdesc:aa1d86bcdc6d9f512516449512ec39f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register mask: Channel 4 state: 1=transmitting , 0=not transmitting. <br /></td></tr>
<tr class="separator:aa1d86bcdc6d9f512516449512ec39f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f41b6645668dfe290de3590311fbb05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f41b6645668dfe290de3590311fbb05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a9f41b6645668dfe290de3590311fbb05">DMAC_DREQ_MASK</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="memdesc:a9f41b6645668dfe290de3590311fbb05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dma configuartion register mask: DMA Threshold for DREQ signal. <br /></td></tr>
<tr class="separator:a9f41b6645668dfe290de3590311fbb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12193ff994e5679773144294978b0dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae12193ff994e5679773144294978b0dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#ae12193ff994e5679773144294978b0dd">DMAC_PANIC_MASK</a>&#160;&#160;&#160;(0xFF&lt;&lt;8)</td></tr>
<tr class="memdesc:ae12193ff994e5679773144294978b0dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dma configuartion register mask: DMA Threshold for PANIC signal. <br /></td></tr>
<tr class="separator:ae12193ff994e5679773144294978b0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec1a9746fa2e3764c775b6c055198fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaec1a9746fa2e3764c775b6c055198fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#aaec1a9746fa2e3764c775b6c055198fc">DMAC_ENAB_MASK</a>&#160;&#160;&#160;(0x1&lt;&lt;31)</td></tr>
<tr class="memdesc:aaec1a9746fa2e3764c775b6c055198fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dma configuartion register mask: DMA Enable. <br /></td></tr>
<tr class="separator:aaec1a9746fa2e3764c775b6c055198fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff9db57a8c76fdea4730c796448646c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ff9db57a8c76fdea4730c796448646c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a0ff9db57a8c76fdea4730c796448646c">RNG1_PWM_RNG1_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:a0ff9db57a8c76fdea4730c796448646c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 1 Range register mask: number of possible pulses in a period. <br /></td></tr>
<tr class="separator:a0ff9db57a8c76fdea4730c796448646c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5703ed8812632ed82745c491839b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a6c5703ed8812632ed82745c491839b2e">PWM_DAT1_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:a6c5703ed8812632ed82745c491839b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 1 Data register:  <a href="#a6c5703ed8812632ed82745c491839b2e">More...</a><br /></td></tr>
<tr class="separator:a6c5703ed8812632ed82745c491839b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b069d18fa1c590e53380c052223be6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b069d18fa1c590e53380c052223be6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a0b069d18fa1c590e53380c052223be6f">FIF1_PWM_FIFO_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:a0b069d18fa1c590e53380c052223be6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA FIFO input: input for the fifo, write here to insert into fifo. <br /></td></tr>
<tr class="separator:a0b069d18fa1c590e53380c052223be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a98729adc654841ea5e61f4528194ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a98729adc654841ea5e61f4528194ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a7a98729adc654841ea5e61f4528194ae">RNG1_PWM_RNG2_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:a7a98729adc654841ea5e61f4528194ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 2 Range register mask: number of possible pulses in a period. <br /></td></tr>
<tr class="separator:a7a98729adc654841ea5e61f4528194ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5376def0b3dd9237be2fe501c99f514c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__internal_8h.html#a5376def0b3dd9237be2fe501c99f514c">PWM_DAT2_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:a5376def0b3dd9237be2fe501c99f514c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 2 Data register:  <a href="#a5376def0b3dd9237be2fe501c99f514c">More...</a><br /></td></tr>
<tr class="separator:a5376def0b3dd9237be2fe501c99f514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Helper macros for the pwm peripheral. Used internally by the library. </p>
<p>See documentation at "BCM2835 ARM peripherals" pag 138 </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a6c5703ed8812632ed82745c491839b2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DAT1_MASK&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 1 Data register: </p>
<p>Serializer mode: Data to be sent when USEF1=0 pwm mode: Number of pulses in a period </p>

</div>
</div>
<a class="anchor" id="a5376def0b3dd9237be2fe501c99f514c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DAT2_MASK&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 2 Data register: </p>
<p>Serializer mode: Data to be sent when USEF1=0 pwm mode: Number of pulses in a period </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
