<stg><name>clefia_Pipeline_ByteXor_label247</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx_i973 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx_i973"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i5 0, i5 %idx_i973

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %while.body.i975

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
while.body.i975:0 %idx_i973_load = load i5 %idx_i973

]]></Node>
<StgValue><ssdm name="idx_i973_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i975:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i975:2 %icmp_ln123 = icmp_eq  i5 %idx_i973_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i975:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i975:4 %add_ln124 = add i5 %idx_i973_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i975:5 %br_ln123 = br i1 %icmp_ln123, void %while.body.split.i978, void %ByteXor.exit979.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
while.body.split.i978:1 %zext_ln121_15 = zext i5 %idx_i973_load

]]></Node>
<StgValue><ssdm name="zext_ln121_15"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i978:2 %zext_ln121_233 = zext i5 %idx_i973_load

]]></Node>
<StgValue><ssdm name="zext_ln121_233"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i978:3 %skey_addr = getelementptr i8 %skey, i64 0, i64 %zext_ln121_15

]]></Node>
<StgValue><ssdm name="skey_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i978:4 %add_ln121_70 = add i8 %zext_ln121_233, i8 120

]]></Node>
<StgValue><ssdm name="add_ln121_70"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i978:5 %zext_ln121_234 = zext i8 %add_ln121_70

]]></Node>
<StgValue><ssdm name="zext_ln121_234"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i978:6 %rk_addr_78 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_234

]]></Node>
<StgValue><ssdm name="rk_addr_78"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8">
<![CDATA[
while.body.split.i978:7 %rk_load = load i8 %rk_addr_78

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i978:8 %skey_load = load i5 %skey_addr

]]></Node>
<StgValue><ssdm name="skey_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.split.i978:11 %store_ln123 = store i5 %add_ln124, i5 %idx_i973

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8">
<![CDATA[
while.body.split.i978:7 %rk_load = load i8 %rk_addr_78

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i978:8 %skey_load = load i5 %skey_addr

]]></Node>
<StgValue><ssdm name="skey_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i978:9 %xor_ln124_43 = xor i8 %skey_load, i8 %rk_load

]]></Node>
<StgValue><ssdm name="xor_ln124_43"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
ByteXor.exit979.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.split.i978:0 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i978:10 %store_ln124 = store i8 %xor_ln124_43, i8 %rk_addr_78

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
while.body.split.i978:12 %br_ln123 = br void %while.body.i975

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="rk" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="skey" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="skey"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="idx_i973" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="store_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="48" from="idx_i973" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="49" from="idx_i973" to="idx_i973_load" fromId="6" toId="9">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="59" from="p_str" to="specpipeline_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="idx_i973_load" to="icmp_ln123" fromId="9" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_61" to="icmp_ln123" fromId="61" toId="11">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="63" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_65" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_65" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_65" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="69" from="idx_i973_load" to="add_ln124" fromId="9" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="add_ln124" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="icmp_ln123" to="br_ln123" fromId="11" toId="14">
</dataflow>
<dataflow id="73" from="idx_i973_load" to="zext_ln121_15" fromId="9" toId="15">
</dataflow>
<dataflow id="74" from="idx_i973_load" to="zext_ln121_233" fromId="9" toId="16">
</dataflow>
<dataflow id="75" from="skey" to="skey_addr" fromId="43" toId="17">
</dataflow>
<dataflow id="77" from="StgValue_76" to="skey_addr" fromId="76" toId="17">
</dataflow>
<dataflow id="78" from="zext_ln121_15" to="skey_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="79" from="zext_ln121_233" to="add_ln121_70" fromId="16" toId="18">
</dataflow>
<dataflow id="81" from="StgValue_80" to="add_ln121_70" fromId="80" toId="18">
</dataflow>
<dataflow id="82" from="add_ln121_70" to="zext_ln121_234" fromId="18" toId="19">
</dataflow>
<dataflow id="83" from="rk" to="rk_addr_78" fromId="42" toId="20">
</dataflow>
<dataflow id="84" from="StgValue_76" to="rk_addr_78" fromId="76" toId="20">
</dataflow>
<dataflow id="85" from="zext_ln121_234" to="rk_addr_78" fromId="19" toId="20">
</dataflow>
<dataflow id="86" from="rk_addr_78" to="rk_load" fromId="20" toId="21">
</dataflow>
<dataflow id="87" from="skey_addr" to="skey_load" fromId="17" toId="22">
</dataflow>
<dataflow id="88" from="add_ln124" to="store_ln123" fromId="13" toId="23">
</dataflow>
<dataflow id="89" from="idx_i973" to="store_ln123" fromId="6" toId="23">
</dataflow>
<dataflow id="90" from="rk_addr_78" to="rk_load" fromId="20" toId="24">
</dataflow>
<dataflow id="91" from="skey_addr" to="skey_load" fromId="17" toId="25">
</dataflow>
<dataflow id="92" from="skey_load" to="xor_ln124_43" fromId="25" toId="26">
</dataflow>
<dataflow id="93" from="rk_load" to="xor_ln124_43" fromId="24" toId="26">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="94" toId="27">
</dataflow>
<dataflow id="97" from="empty_8" to="specloopname_ln121" fromId="96" toId="27">
</dataflow>
<dataflow id="98" from="xor_ln124_43" to="store_ln124" fromId="26" toId="28">
</dataflow>
<dataflow id="99" from="rk_addr_78" to="store_ln124" fromId="20" toId="28">
</dataflow>
<dataflow id="100" from="icmp_ln123" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="101" from="icmp_ln123" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
