--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Reg_File_16B.twx Reg_File_16B.ncd -o Reg_File_16B.twr
Reg_File_16B.pcf

Design file:              Reg_File_16B.ncd
Physical constraint file: Reg_File_16B.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Din<0>      |    0.159(R)|    1.047(R)|clk_BUFGP         |   0.000|
Din<1>      |   -0.172(R)|    1.313(R)|clk_BUFGP         |   0.000|
Din<2>      |    0.084(R)|    1.106(R)|clk_BUFGP         |   0.000|
Din<3>      |    0.095(R)|    1.098(R)|clk_BUFGP         |   0.000|
Din<4>      |    0.527(R)|    0.755(R)|clk_BUFGP         |   0.000|
Din<5>      |    0.052(R)|    1.137(R)|clk_BUFGP         |   0.000|
Din<6>      |    0.089(R)|    1.108(R)|clk_BUFGP         |   0.000|
Din<7>      |    0.155(R)|    1.051(R)|clk_BUFGP         |   0.000|
Din<8>      |   -0.198(R)|    1.330(R)|clk_BUFGP         |   0.000|
Din<9>      |    3.143(R)|   -0.812(R)|clk_BUFGP         |   0.000|
Din<10>     |    3.132(R)|   -0.800(R)|clk_BUFGP         |   0.000|
Din<11>     |    3.141(R)|   -0.811(R)|clk_BUFGP         |   0.000|
Din<12>     |    3.137(R)|   -0.806(R)|clk_BUFGP         |   0.000|
Din<13>     |    3.119(R)|   -0.784(R)|clk_BUFGP         |   0.000|
Din<14>     |    3.141(R)|   -0.811(R)|clk_BUFGP         |   0.000|
Din<15>     |    3.140(R)|   -0.809(R)|clk_BUFGP         |   0.000|
we          |    3.869(R)|    0.189(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dout<0>     |    5.758(R)|clk_BUFGP         |   0.000|
dout<1>     |    5.761(R)|clk_BUFGP         |   0.000|
dout<2>     |    5.755(R)|clk_BUFGP         |   0.000|
dout<3>     |    5.755(R)|clk_BUFGP         |   0.000|
dout<4>     |    5.763(R)|clk_BUFGP         |   0.000|
dout<5>     |    5.769(R)|clk_BUFGP         |   0.000|
dout<6>     |    5.774(R)|clk_BUFGP         |   0.000|
dout<7>     |    5.760(R)|clk_BUFGP         |   0.000|
dout<8>     |    5.750(R)|clk_BUFGP         |   0.000|
dout<9>     |    7.383(R)|clk_BUFGP         |   0.000|
dout<10>    |    7.179(R)|clk_BUFGP         |   0.000|
dout<11>    |    6.916(R)|clk_BUFGP         |   0.000|
dout<12>    |    6.921(R)|clk_BUFGP         |   0.000|
dout<13>    |    6.696(R)|clk_BUFGP         |   0.000|
dout<14>    |    7.383(R)|clk_BUFGP         |   0.000|
dout<15>    |    6.918(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri Dec 09 11:29:19 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 128 MB



