{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 21:06:40 2025 " "Info: Processing started: Sat Jan 04 21:06:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalProjectAmeer -c DigitalProjectAmeer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalProjectAmeer -c DigitalProjectAmeer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info: Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/Adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Subtractor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Info: Found entity 1: Subtractor" {  } { { "Subtractor.v" "" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/Subtractor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OrGate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file OrGate.v" { { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Info: Found entity 1: OrGate" {  } { { "OrGate.v" "" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/OrGate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AndGate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file AndGate.v" { { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Info: Found entity 1: AndGate" {  } { { "AndGate.v" "" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/AndGate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(25) " "Warning (10273): Verilog HDL warning at ALU.v(25): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/ALU.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUBlock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALUBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBlock " "Info: Found entity 1: ALUBlock" {  } { { "ALUBlock.bdf" "" { Schematic "C:/Users/Ameer/Desktop/Ameer/Ameer/ALUBlock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FullAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Info: Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/FullAdder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUDataFlow.v(23) " "Warning (10273): Verilog HDL warning at ALUDataFlow.v(23): extended using \"x\" or \"z\"" {  } { { "ALUDataFlow.v" "" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/ALUDataFlow.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUDataFlow.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALUDataFlow.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDataFlow " "Info: Found entity 1: ALUDataFlow" {  } { { "ALUDataFlow.v" "" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/ALUDataFlow.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUDataFlow " "Info: Elaborating entity \"ALUDataFlow\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:adder " "Info: Elaborating entity \"Adder\" for hierarchy \"Adder:adder\"" {  } { { "ALUDataFlow.v" "adder" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/ALUDataFlow.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Adder:adder\|FullAdder:FA0 " "Info: Elaborating entity \"FullAdder\" for hierarchy \"Adder:adder\|FullAdder:FA0\"" {  } { { "Adder.v" "FA0" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/Adder.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor Subtractor:subtractor " "Info: Elaborating entity \"Subtractor\" for hierarchy \"Subtractor:subtractor\"" {  } { { "ALUDataFlow.v" "subtractor" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/ALUDataFlow.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate OrGate:orGate " "Info: Elaborating entity \"OrGate\" for hierarchy \"OrGate:orGate\"" {  } { { "ALUDataFlow.v" "orGate" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/ALUDataFlow.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate AndGate:andGate " "Info: Elaborating entity \"AndGate\" for hierarchy \"AndGate:andGate\"" {  } { { "ALUDataFlow.v" "andGate" { Text "C:/Users/Ameer/Desktop/Ameer/Ameer/ALUDataFlow.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DigitalProjectAmeer " "Warning: Ignored assignments for entity \"DigitalProjectAmeer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name OPTIMIZE_SSN OFF -entity DigitalProjectAmeer -family \"Cyclone III\" " "Warning: Assignment of entity set_global_assignment -name OPTIMIZE_SSN OFF -entity DigitalProjectAmeer -family \"Cyclone III\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DigitalProjectAmeer -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity DigitalProjectAmeer -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DigitalProjectAmeer -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DigitalProjectAmeer -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ameer/Desktop/Ameer/Ameer/DigitalProjectAmeer.map.smsg " "Info: Generated suppressed messages file C:/Users/Ameer/Desktop/Ameer/Ameer/DigitalProjectAmeer.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Info: Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Info: Implemented 20 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 21:06:40 2025 " "Info: Processing ended: Sat Jan 04 21:06:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
