use crate::constants::*;
use crate::instruction::Instruction;
use crate::instruction::Instruction::{
    Add, Cmp, Dump, DumpR, IAdd, IAddL, ICmp, ICmpL, IMoveL, IPushL, ISub, Lea, LeaR, MoveA, MoveR,
    Push, Shl, Shr, Sub, Unknown, JE, JGT, JLT, JMP, JOV, JZ,
};
use crate::mask_bit_group;
use crate::prelude::{IPush, Pop};
use std::cmp::Ordering;
use std::fs::File;
use std::io;
use std::io::Read;
use std::path::PathBuf;

#[derive(Debug, Clone)]
#[allow(dead_code)]
pub struct Cpu {
    /// Accumulator
    acc: u32,
    /// Counting register
    cr: u32,
    /// Program Counter
    /// represents the index in dram that will be read as an instruction
    pc: u32,
    /// Instruction Register
    /// stores the current instruction being executed
    /// First 8 bits represent instruction op-code
    /// last 24 bits depend on the specific instruction as of now
    ir: u32,
    /// Output register
    /// Operations that output to a value
    or: u32,

    /// Input Registers 1 and 2, represent register identifiers (see constants.rs in common) used in instructions
    // inpr1: u8,
    // inpr2: u8,

    /// Stack pointer
    /// Index where the stack currently is at in dram
    sp: u32,

    /// Temporary register
    tr: u32,

    /// Ram, also used as stack memory
    dram: [u32; DRAM_SIZE as usize],

    //TODO: add vram, which is most likely 320*180 in size, each value being 12 bit values for 12 bit color also make a viewer application to go with this?

    zero_flag: bool,
    lt_flag: bool,
    gt_flag: bool,
    eq_flag: bool,
    ov_flag: bool,
    // TODO: heap memory?
    // TODO: flags?
}

impl Default for Cpu {
    fn default() -> Self {
        Cpu::new()
    }
}

#[allow(dead_code)]
impl Cpu {
    pub fn new() -> Self {
        Cpu {
            acc: EMPTY_REGISTER,
            cr: EMPTY_REGISTER,
            pc: EMPTY_REGISTER,
            ir: EMPTY_REGISTER,
            or: EMPTY_REGISTER,
            // inpr1: EMPTY_INPUT_REGISTER,
            // inpr2: EMPTY_INPUT_REGISTER,
            sp: DRAM_SIZE - (DRAM_SIZE / 4),
            tr: EMPTY_REGISTER,
            dram: EMPTY_DRAM,
            zero_flag: false,
            lt_flag: false,
            gt_flag: false,
            eq_flag: false,
            ov_flag: false,
        }
    }

    pub fn get_dram(&self) -> &[u32] {
        &self.dram
    }

    pub fn push_variable(&mut self, value: u32) -> u32 {
        *self.dram.get_mut(self.sp as usize).unwrap() = value;
        let r = self.sp;
        self.sp += 1;
        r
    }

    pub fn reset_sp(&mut self) {
        let def_cpu = Cpu::default();
        self.sp = def_cpu.sp;
    }

    pub fn get_sp(&self) -> u32 {
        self.sp
    }

    /// Interpret a binary and create a cpu from it, this binary is not checked for validity
    pub fn from_binary(path: PathBuf) -> Result<Self, io::Error> {
        let mut cpu = Self::new();
        let mut file = File::open(&path)?;
        let mut buf = vec![];
        file.read_to_end(&mut buf).unwrap();
        let mut iter = buf.iter();
        let mut i = 0;
        #[allow(clippy::while_let_loop)]
        loop {
            if let Some(op_code) = iter.next() {
                if let Some(g1) = iter.next() {
                    if let Some(g2) = iter.next() {
                        if let Some(g3) = iter.next() {
                            let inst: u32 = *op_code as u32
                                | (*g1 as u32) << 8
                                | (*g2 as u32) << 16
                                | (*g3 as u32) << 24;

                            cpu.add_instruction(inst, i);

                            i += 1;
                        } else {
                            break;
                        }
                    } else {
                        break;
                    }
                } else {
                    break;
                }
            } else {
                break;
            }
        }

        Ok(cpu)
    }

    /// Force an instruction into a given location, overwriting what ever is there
    fn add_instruction(&mut self, inst: u32, location: u32) {
        *self.dram.get_mut(location as usize).unwrap() = inst;
    }

    /// Add an instruction to the first available space in dram,
    /// checking for if the instruction size can fit
    pub fn add_to_end(&mut self, inst: &Instruction) {
        for (index, inst_dram) in self.dram.clone().iter().enumerate() {
            if *inst_dram == 0x0 {
                // if the instruction read is 0x0 allow the program to put that instruction into this memory address
                let inst_list = inst.to_instruction_data();
                // boolean value which checks if the input instruction fits into the space of memory found, if it does not, keep searching
                let instruction_fits = !self
                    .dram
                    .iter()
                    .enumerate()
                    .skip(index) // skip to the index we are currently at in dram, so we dont check any areas which are not needed
                    .take_while(|(check_index, _)| check_index < &(index + inst_list.len())) // end the iterator at the location that is where our index is + the instruction length
                    .any(|(_, item)| *item != 0x00); // return true if any of those items are not 0x00

                if instruction_fits {
                    // if the instruction fits, place that instruction in memory, and all of its components
                    for (add_index, ins) in inst_list.iter().enumerate() {
                        self.add_instruction(*ins, (index + add_index) as u32);
                    }
                    break;
                }
            }
        }
    }

    /// Fetch the instruction from `dram` and increment the `program counter`
    /// Fetch decodes the instruction as well
    fn fetch(&mut self) -> Instruction {
        self.ir = *self.dram.get(self.pc as usize).unwrap();
        self.pc += 1;
        self.decode()
    }

    /// Fetches the next address in dram as a u32, useful for instructions that span multiple memory address locations
    /// stores output in temporary register
    fn fetch_value_tr(&mut self) {
        self.tr = *self.dram.get(self.pc as usize).unwrap();
        self.pc += 1;
    }

    /// Fetches the next address in dram as u32 without decoding, storing it in the instruction register
    fn fetch_value_ir(&mut self) {
        self.ir = *self.dram.get(self.pc as usize).unwrap();
        self.pc += 1;
    }

    /// Decode a single opcode into an instruction,
    /// the instruction will not have any information filled out,
    /// it is to be used purely for pattern matching
    fn decode_inst(inst: u8) -> Instruction {
        match inst {
            IADD => IAdd(0),
            ADD => Add(0, 0),
            ISUB => ISub(0),
            DUMP => Dump,
            IPUSH => IPush(0),
            POP => Pop,
            IADDL => IAddL(0),
            MOVER => MoveR(0, 0),
            IMOVEL => IMoveL(0, 0),
            CMP => Cmp(0, 0),
            crate::constants::JE => JE(0),
            crate::constants::JGT => JGT(0),
            crate::constants::JLT => JLT(0),
            crate::constants::JZ => JZ(0),
            crate::constants::JOV => JOV(0),
            crate::constants::JMP => JMP(0),
            SUB => Sub(0, 0),
            ICMP => ICmp(0, 0),
            ICMPL => ICmpL(0, 0),
            IPUSHL => IPushL(0),
            PUSH => Push(0),
            DUMPR => DumpR(0),
            LEA => Lea(0),
            MOVEA => MoveA(0, 0),
            LEAR => LeaR(0),
            SHL => Shl(0, 0),
            SHR => Shr(0, 0),
            _ => Unknown,
        }
    }

    /// Decode the current opcode in IR into an instruction,
    /// assigning data where it needs to go when needed
    /// For instructions that dont need extra registers to properly run, this function is mostly
    /// for show, as we still decode the instruction in the execute step using a pattern match
    fn decode(&mut self) -> Instruction {
        let op_code = mask_bit_group(self.ir, 0);

        let group1 = mask_bit_group(self.ir, 1);
        let group2 = mask_bit_group(self.ir, 2);
        #[allow(unused_variables)]
        let group3 = mask_bit_group(self.ir, 3);

        match Cpu::decode_inst(op_code) {
            MoveR(_, _) => MoveR(group1, group2),
            IMoveL(_, _) => {
                self.fetch_value_tr();
                IMoveL(group1, self.tr)
            }
            Cmp(_, _) => Cmp(group1, group2),
            JE(_) => {
                self.tr = ((group1 as u16) | ((group2 as u16) << 8)) as u32;
                JE(self.tr as u16)
            }
            JGT(_) => {
                self.tr = ((group1 as u16) | ((group2 as u16) << 8)) as u32;
                JGT(self.tr as u16)
            }
            JLT(_) => {
                self.tr = ((group1 as u16) | ((group2 as u16) << 8)) as u32;
                JLT(self.tr as u16)
            }
            JZ(_) => {
                self.tr = ((group1 as u16) | ((group2 as u16) << 8)) as u32;
                JZ(self.tr as u16)
            }
            JOV(_) => {
                self.tr = ((group1 as u16) | ((group2 as u16) << 8)) as u32;
                JOV(self.tr as u16)
            }
            JMP(_) => {
                self.tr = ((group1 as u16) | ((group2 as u16) << 8)) as u32;
                JMP(self.tr as u16)
            }
            IAdd(_) => {
                self.tr = group2 as u32;
                IAdd(group2)
            }
            Add(_, _) => Add(group1, group2),
            IAddL(_) => {
                self.fetch_value_tr();
                IAddL(self.tr)
            }
            ISub(_) => {
                self.tr = group2 as u32;
                ISub(group2)
            }
            Sub(_, _) => Sub(group1, group2),
            IPush(_) => {
                // self.tr = ((group1 as u16) | ((group2 as u16) << 8)) as u32;
                IPush((group1 as u16) | ((group2 as u16) << 8))
            }
            Pop => Pop,
            Dump => Dump,
            Unknown => Unknown,
            ICmp(_, _) => ICmp(group1, (group2 as u16) | ((group3 as u16) << 8)),
            ICmpL(_, _) => {
                self.fetch_value_tr();
                ICmpL(group1, self.tr)
            }
            IPushL(_) => {
                self.fetch_value_tr();
                IPushL(self.tr)
            }
            Push(_) => Push(group1),
            DumpR(_) => DumpR(group1),
            Lea(_) => Lea((group1 as u16) | ((group2 as u16) << 8)),
            MoveA(_, _) => MoveA((group1 as u16) | ((group2 as u16) << 8), group3),
            LeaR(_) => LeaR(group1),
            Shl(_, _) => Shl(group1, group2),
            Shr(_, _) => Shr(group1, group2),
        }
    }

    /// Print the bitmask group 1 and 2 of IR, typically inpr1 and inpr2
    fn print_inpr_regs(&self) -> Option<()> {
        let inpr1 = mask_bit_group(self.ir, 1);
        let inpr2 = mask_bit_group(self.ir, 2);
        let reg0 = get_name_from_reg_id(inpr1)?;
        let reg1 = get_name_from_reg_id(inpr2)?;
        println!("{inpr1}: {reg0}, {inpr2}: {reg1}");
        Some(())
    }

    /// Print bit mask ground 1 from IR, typically the first inpr
    fn print_inpr_reg(&self) -> Option<()> {
        let inpr1 = mask_bit_group(self.ir, 1);
        let reg0 = get_name_from_reg_id(inpr1)?;
        println!("{inpr1}: {reg0}");
        Some(())
    }

    fn print_inpr_reg_specific(&self, group: u8) -> Option<()> {
        let inpr1 = mask_bit_group(self.ir, group);
        let reg0 = get_name_from_reg_id(inpr1)?;
        println!("{inpr1}: {reg0}");
        Some(())
    }

    /// Execute the instruction in the instruction register
    fn execute(&mut self, inst: Instruction) {
        #[cfg(debug_assertions)]
        {
            let len = inst.to_instruction_data().len() as u32;
            println!("Instruction executed: [{}]: {:?}", self.pc - len, inst);
        }

        match inst {
            // we dont use any values passed from the instruction itself to better make use of the cpu registers
            IAdd(_) | IAddL(_) => {
                let (outcome, chk) = self.acc.overflowing_add(self.tr);
                self.acc = outcome;
                self.ov_flag = chk;
                self.zero_flag = self.acc == 0;
            }
            ISub(_) => {
                let (outcome, chk) = self.acc.overflowing_sub(self.tr);
                self.acc = outcome;
                self.ov_flag = chk;
                self.zero_flag = self.acc == 0;
            }
            Unknown => {
                let inst = self.fetch();
                if matches!(inst, Instruction::Unknown) {
                    println!(
                        "Reached end of program by finding two unknown instructions, pc: {}",
                        self.pc
                    );
                } else {
                    println!("Unknown instruction");
                    dbg!(&self);
                }
            }
            Dump => {
                self.dump();
            }
            IPush(_) => {
                let v1 =
                    (mask_bit_group(self.ir, 1) as u32) | (mask_bit_group(self.ir, 2) as u32) << 8;
                *self.dram.get_mut(self.sp as usize).unwrap() = v1;
                self.zero_flag = self.tr == 0;
                self.sp += 1;
            }
            Pop => {
                // it is very possible to pop all the way through all of the ram to index 0, or beyond the maximum size of dram, not sure if this matters though.
                self.sp -= 1;
                self.or = *self.dram.get(self.sp as usize).unwrap();
                *self.dram.get_mut(self.sp as usize).unwrap() = 0;
                println!("Popped value: {}", self.or);
                self.zero_flag = self.or == 0;
            }
            Add(_, _) => {
                let (outcome, chk) = (*self.get_reg(mask_bit_group(self.ir, 1)))
                    .overflowing_add(*self.get_reg(mask_bit_group(self.ir, 2)));
                self.ov_flag = chk;
                *self.get_reg(mask_bit_group(self.ir, 1)) = outcome;
                self.print_inpr_regs();
                self.zero_flag = *self.get_reg(mask_bit_group(self.ir, 1)) == 0;
            }
            MoveR(_, _) => {
                *self.get_reg(mask_bit_group(self.ir, 1)) =
                    *self.get_reg(mask_bit_group(self.ir, 2));
                self.print_inpr_regs();
                self.zero_flag = *self.get_reg(mask_bit_group(self.ir, 1)) == 0;
            }
            Cmp(_, _) => {
                self.print_inpr_regs();
                let v1 = *self.get_reg(mask_bit_group(self.ir, 1));
                let v2 = *self.get_reg(mask_bit_group(self.ir, 2));
                self.cmp_num(v1, v2);
            }
            JE(_) => {
                if self.eq_flag {
                    self.pc = self.tr;
                }
            }
            JGT(_) => {
                if self.gt_flag {
                    self.pc = self.tr;
                }
            }
            JLT(_) => {
                if self.lt_flag {
                    self.pc = self.tr;
                }
            }
            JZ(_) => {
                if self.zero_flag {
                    self.pc = self.tr;
                }
            }
            IMoveL(_, _) => {
                self.print_inpr_reg();
                *self.get_reg(mask_bit_group(self.ir, 1)) = self.tr;
                self.zero_flag = *self.get_reg(mask_bit_group(self.ir, 1)) == 0;
            }
            Sub(_, _) => {
                let (outcome, chk) = (*self.get_reg(mask_bit_group(self.ir, 1)))
                    .overflowing_sub(*self.get_reg(mask_bit_group(self.ir, 2)));
                *self.get_reg(mask_bit_group(self.ir, 1)) = outcome;
                self.ov_flag = chk;
                self.zero_flag = *self.get_reg(mask_bit_group(self.ir, 1)) == 0;
                self.print_inpr_regs();
            }
            JOV(_) => {
                if self.ov_flag {
                    self.pc = self.tr;
                }
            }
            JMP(_) => {
                self.pc = self.tr;
            }
            ICmp(_, _) => {
                self.print_inpr_reg();
                let v1 = *self.get_reg(mask_bit_group(self.ir, 1));
                let v2 =
                    (mask_bit_group(self.ir, 2) as u32) | (mask_bit_group(self.ir, 3) as u32) << 16;
                self.cmp_num(v1, v2);
            }
            ICmpL(_, _) => {
                self.print_inpr_reg();
                let v1 = *self.get_reg(mask_bit_group(self.ir, 1));
                self.cmp_num(v1, self.tr);
            }
            IPushL(_) => {
                *self.dram.get_mut(self.sp as usize).unwrap() = self.tr;
                self.zero_flag = self.tr == 0;
                self.sp += 1;
            }
            Push(_) => {
                let reg_id = mask_bit_group(self.ir, 1);
                self.print_inpr_reg();
                *self.dram.get_mut(self.sp as usize).unwrap() = *self.get_reg(reg_id);
                self.zero_flag = *self.dram.get(self.sp as usize).unwrap() == 0;
                self.sp += 1;
            }
            DumpR(_) => {
                let reg_id = mask_bit_group(self.ir, 1);
                self.print_inpr_reg();
                self.dump_reg(reg_id);
            }
            Lea(_) => {
                let location: u16 = (mask_bit_group(self.ir, 1) as u16)
                    | ((mask_bit_group(self.ir, 2) as u16) << 8);
                self.or = *self.dram.get(location as usize).unwrap();
            }
            MoveA(_, _) => {
                let location: u16 =
                    (mask_bit_group(self.ir, 1) as u16) | (mask_bit_group(self.ir, 2) as u16);
                let val = *self.get_reg(mask_bit_group(self.ir, 3));
                self.print_inpr_reg_specific(3);
                *self.dram.get_mut(location as usize).unwrap() = val;
            }
            LeaR(_) => {
                let address = *self.get_reg(mask_bit_group(self.ir, 1));
                self.print_inpr_reg();
                self.or = *self.dram.get(address as usize).unwrap();
            }
            Shl(_, _) => {
                self.print_inpr_reg();
                let ir = self.ir;
                let reg = self.get_reg(mask_bit_group(self.ir, 1));
                *reg = reg.checked_shl(mask_bit_group(ir, 2) as u32).unwrap_or(0);
                self.zero_flag = *reg == 0;
            }
            Shr(_, _) => {
                self.print_inpr_reg();
                let ir = self.ir;
                let reg = self.get_reg(mask_bit_group(self.ir, 1));
                *reg = reg.checked_shr(mask_bit_group(ir, 2) as u32).unwrap_or(0);
                self.zero_flag = *reg == 0;
            }
        }
        println!();
    }

    /// Compare both input numbers and assign flag states
    fn cmp_num(&mut self, num1: u32, num2: u32) {
        match (num1).cmp(&num2) {
            Ordering::Less => {
                self.lt_flag = true;
                self.eq_flag = false;
                self.gt_flag = false;
            }
            Ordering::Equal => {
                self.lt_flag = false;
                self.eq_flag = true;
                self.gt_flag = false;
            }
            Ordering::Greater => {
                self.lt_flag = false;
                self.eq_flag = false;
                self.gt_flag = true;
            }
        }
    }

    /// Get a register pointer from a register ID number
    fn get_reg(&mut self, reg: u8) -> &mut u32 {
        match reg {
            ACC => &mut self.acc,
            PC => &mut self.pc,
            IR => &mut self.ir,
            OR => &mut self.or,
            SP => &mut self.sp,
            TR => &mut self.tr,
            CR => &mut self.cr,
            _ => {
                self.dump();
                panic!("unexpected register input: {}", reg);
            }
        }
    }

    // fn get_flag(&mut self, flag: u8) -> &mut bool {
    //     match flag {
    //         crate::constants::JE => {
    //             &mut self.eq_flag
    //         }
    //         crate::constants::JGT => {
    //             &mut self.gt_flag
    //         }
    //         crate::constants::JLT => {
    //             &mut self.lt_flag
    //         }
    //         _ => {
    //             self.dump();
    //             panic!("unexpected flag input: {}", flag);
    //         }
    //     }
    // }

    /// Execute a specific number of cycles
    pub fn execute_cycles(&mut self, cycle_count: usize) {
        for _ in 0..cycle_count {
            let inst = self.fetch();
            self.execute(inst);
        }
    }

    /// Run the cpu dram until there is an unknown instruction
    pub fn execute_until_unknown(&mut self) {
        loop {
            let inst = self.fetch();
            let cont = matches!(inst, Instruction::Unknown);
            self.execute(inst);
            if cont {
                break;
            }
        }
    }

    // fn print_reg(reg_name: &str, reg_val: u32) -> String {
    //     format!("{reg_name}: {0:#034b} : {0:#X} : {0}", reg_val)
    // }

    fn dump_reg(&self, reg: u8) {
        match reg {
            ACC => {
                println!("acc: {0:#034b} : {0:#X} : {0}", self.acc);
            }
            PC => {
                println!("pc: {0:#034b} : {0:#X} : {0}", self.pc);
            }
            IR => {
                println!("ir: {0:#034b} : {0:#X} : {0}", self.ir);
            }
            OR => {
                println!("or: {0:#034b} : {0:#X} : {0}", self.or);
            }
            SP => {
                println!("sp: {0:#034b} : {0:#X} : {0}", self.sp);
            }
            TR => {
                println!("tr: {0:#034b} : {0:#X} : {0}", self.tr);
            }
            CR => {
                println!("cr: {0:#034b} : {0:#X} : {0}", self.cr);
            }
            _ => {
                println!("Unexpected reg dump");
                dbg!(reg);
            }
        }
    }

    /// Prints a very friendly dump of all necessary values to debug the cpu :)
    fn dump(&self) {
        println!("CPU Dump:");
        // print registers
        println!("acc: {0:#034b} : {0:#X} : {0}", self.acc);
        println!("cr: {0:#034b} : {0:#X} : {0}", self.cr);
        println!("pc: {0:#034b} : {0:#X} : {0}", self.pc);
        println!("ir: {0:#034b} : {0:#X} : {0}", self.ir);
        println!("or: {0:#034b} : {0:#X} : {0}", self.or);
        // println!("inpr1: {0:#034b} : {0:#X} : {0}", self.inpr1);
        // println!("inpr2: {0:#034b} : {0:#X} : {0}", self.inpr2);
        println!("sp: {0:#034b} : {0:#X} : {0}", self.sp);
        println!("tr: {0:#034b} : {0:#X} : {0}", self.tr);
        // print flags
        println!("Zero flag: {}", self.zero_flag);
        println!("LT flag: {}", self.lt_flag);
        println!("GT flag: {}", self.gt_flag);
        println!("EQ flag: {}", self.eq_flag);
        println!("OV flag: {}", self.ov_flag);

        // print out dram
        for (index, data) in self.dram.iter().enumerate() {
            // convert each line in dram into text in the form of an instruction
            let inst_text = {
                // get the instruction enum from the opcode in dram
                let inst_enum = Cpu::decode_inst(mask_bit_group(*data, 0));
                // get the arguments of the instruction, this depends on the type of instruction
                let args_text = match inst_enum {
                    // parse register id and u32 long on next dram address
                    IMoveL(_, _) | ICmpL(_, _) => {
                        format!(
                            "{} {}",
                            get_name_from_reg_id(mask_bit_group(*data, 1)).unwrap_or("UNKNOWN".to_string()),
                            self.dram.get(index + 1).unwrap()
                        )
                    }
                    // parse u32 long on next dram address
                    IAddL(_) | IPushL(_) => {
                        format!("{}", self.dram.get(index + 1).unwrap())
                    }
                    // single 16 bit literal parse group
                    JE(_) | JGT(_) | JLT(_) | JZ(_) | JOV(_) | JMP(_) | Lea(_) => {
                        format!(
                            "{}",
                            ((mask_bit_group(*data, 1) as u16)
                                | (mask_bit_group(*data, 2) as u16) << 8)
                        )
                    }
                    // one literal u8 parse group
                    ISub(_) | IAdd(_) | IPush(_) => {
                        format!(
                            "{}",
                            (mask_bit_group(*data, 2) as u16) // | ((mask_bit_group(*data, 2) as u16) << 8)
                        )
                    }
                    // two register parse group
                    Sub(_, _) | Add(_, _) | Cmp(_, _) | MoveR(_, _) => {
                        format!(
                            "{} {}",
                            get_name_from_reg_id(mask_bit_group(*data, 1))
                                .unwrap_or("Unknown".to_string()),
                            get_name_from_reg_id(mask_bit_group(*data, 2))
                                .unwrap_or("Unknown".to_string())
                        )
                    }
                    // no args parse group
                    Pop | Dump | Unknown => "".to_string(),
                    // one register one 16 bit literal parse group
                    ICmp(_, _) => {
                        format!(
                            "{} {}",
                            get_name_from_reg_id(mask_bit_group(*data, 1)).unwrap(),
                            (mask_bit_group(*data, 2) as u32)
                                | (mask_bit_group(*data, 3) as u32) << 8
                        )
                    }
                    // single register only parse group
                    Push(_) | DumpR(_) | LeaR(_) => get_name_from_reg_id(mask_bit_group(*data, 1))
                        .unwrap_or("UNKNOWN".to_string())
                        .to_string(),
                    MoveA(_, _) => {
                        format!(
                            "{} {}",
                            (mask_bit_group(*data, 1) as u16)
                                | (mask_bit_group(*data, 2) as u16) << 8,
                            mask_bit_group(*data, 3)
                        )
                    }
                    Shr(_, _) | Shl(_, _) => {
                        format!(
                            "{} {}",
                            get_name_from_reg_id(mask_bit_group(*data, 1)).unwrap(),
                            mask_bit_group(*data, 2)
                        )
                    }
                };

                // format the instruction nicely as text
                format!(
                    "{} {}",
                    { format!("{inst_enum:?}").replace('0', "") },
                    args_text
                )
                .replace(['(', ')', ','], "")
            };
            // only display the dram line if there is any data, a full zero dram value represents unused memory most likely
            if *data != 0
                || (index >= (DRAM_SIZE - (DRAM_SIZE / 4)) as usize && index < self.sp as usize)
            {
                // print each dram address giving the index, the value in binary, the value in decimal, then hexidecimal, then as instruction text
                println!("[{index}] = {:#034b} : {0} : {0:#X} : {}", data, inst_text);
            }
        }
        println!();
    }
}
