#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Nov 27 14:55:53 2024
# Process ID: 25080
# Current directory: C:/work_station/CA_ZJU/lab4/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3056 C:\work_station\CA_ZJU\lab4\project\Exp4.xpr
# Log file: C:/work_station/CA_ZJU/lab4/project/vivado.log
# Journal file: C:/work_station/CA_ZJU/lab4/project\vivado.jou
# Running On: chenhz_laptop, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34090 MB
#-----------------------------------------------------------
start_gui
open_project C:/work_station/CA_ZJU/lab4/project/Exp4.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/work_station/CA_ZJU/lab4/project/code/cache/wave/sim_top_behav.wcfg
source sim_top.tcl
run all
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/work_station/CA_ZJU/lab4/project/code/cache/wave/sim_top_behav.wcfg
source sim_top.tcl
reset_run synth_1
reset_run ROM_D_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
convert_ips [get_files  C:/work_station/CA_ZJU/lab4/project/Exp4.srcs/sources_1/ip/ROM_D/ROM_D.xci]
export_ip_user_files -of_objects  [get_files C:/work_station/CA_ZJU/lab4/project/Exp4.srcs/sources_1/ip/ROM_D/ROM_D.xci] -no_script -reset -force -quiet
remove_files  -fileset ROM_D C:/work_station/CA_ZJU/lab4/project/Exp4.srcs/sources_1/ip/ROM_D/ROM_D.xci
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name ROM_D
set_property -dict [list \
  CONFIG.coefficient_file {C:/work_station/CA_ZJU/lab4/project/code/mem_test.coe} \
  CONFIG.depth {1024} \
  CONFIG.memory_type {rom} \
] [get_ips ROM_D]
generate_target {instantiation_template} [get_files c:/work_station/CA_ZJU/lab4/project/Exp4.srcs/sources_1/ip/ROM_D_1/ROM_D.xci]
generate_target all [get_files  c:/work_station/CA_ZJU/lab4/project/Exp4.srcs/sources_1/ip/ROM_D_1/ROM_D.xci]
catch { config_ip_cache -export [get_ips -all ROM_D] }
export_ip_user_files -of_objects [get_files c:/work_station/CA_ZJU/lab4/project/Exp4.srcs/sources_1/ip/ROM_D_1/ROM_D.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/work_station/CA_ZJU/lab4/project/Exp4.srcs/sources_1/ip/ROM_D_1/ROM_D.xci]
launch_runs ROM_D_synth_1 -jobs 8
wait_on_run ROM_D_synth_1
export_simulation -of_objects [get_files c:/work_station/CA_ZJU/lab4/project/Exp4.srcs/sources_1/ip/ROM_D_1/ROM_D.xci] -directory C:/work_station/CA_ZJU/lab4/project/Exp4.ip_user_files/sim_scripts -ip_user_files_dir C:/work_station/CA_ZJU/lab4/project/Exp4.ip_user_files -ipstatic_source_dir C:/work_station/CA_ZJU/lab4/project/Exp4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work_station/CA_ZJU/lab4/project/Exp4.cache/compile_simlib/modelsim} {questa=C:/work_station/CA_ZJU/lab4/project/Exp4.cache/compile_simlib/questa} {riviera=C:/work_station/CA_ZJU/lab4/project/Exp4.cache/compile_simlib/riviera} {activehdl=C:/work_station/CA_ZJU/lab4/project/Exp4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
