

================================================================
== Vitis HLS Report for 'makeSuperPoint_alignedToLine'
================================================================
* Date:           Sun Jul 14 14:59:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- rowListSet_loop                      |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- start_value_loop                     |        ?|        ?|         5|          3|          1|      ?|       yes|
        |- LRdiscovery_loop                     |        ?|        ?|         4|          1|          1|      ?|       yes|
        |- VITIS_LOOP_1151_1_VITIS_LOOP_1153_2  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_1163_3_VITIS_LOOP_1165_4  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_1192_5_VITIS_LOOP_1194_6  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_1204_7_VITIS_LOOP_1206_8  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- initWedgeSP_loop_VITIS_LOOP_11_1     |       48|       48|         2|          1|          1|     48|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 3, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 8
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 3, D = 5, States = { 20 21 22 23 24 }
  Pipeline-2 : II = 1, D = 4, States = { 27 28 29 30 }
  Pipeline-3 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-4 : II = 1, D = 3, States = { 37 38 39 }
  Pipeline-5 : II = 1, D = 3, States = { 41 42 43 }
  Pipeline-6 : II = 1, D = 3, States = { 46 47 48 }
  Pipeline-7 : II = 1, D = 2, States = { 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 25 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 20 
25 --> 26 
26 --> 27 
27 --> 31 28 
28 --> 29 
29 --> 30 
30 --> 27 
31 --> 32 36 37 41 45 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 49 
37 --> 40 38 
38 --> 39 
39 --> 37 
40 --> 36 
41 --> 44 42 
42 --> 43 
43 --> 41 
44 --> 36 
45 --> 46 
46 --> 36 47 
47 --> 48 
48 --> 46 
49 --> 51 50 
50 --> 49 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 52 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%row_list = alloca i64 1" [patchMaker.cpp:1112]   --->   Operation 53 'alloca' 'row_list' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1111 = zext i3 %i_read" [patchMaker.cpp:1111]   --->   Operation 54 'zext' 'zext_ln1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln1111" [patchMaker.cpp:1111]   --->   Operation 55 'getelementptr' 'radii_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.69ns)   --->   "%y = load i3 %radii_addr" [patchMaker.cpp:1111]   --->   Operation 56 'load' 'y' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln1111" [patchMaker.cpp:1111]   --->   Operation 57 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:1111]   --->   Operation 58 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 59 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%leftRight_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight_offset"   --->   Operation 60 'read' 'leftRight_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl"   --->   Operation 61 'read' 'original_ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %apexZ0"   --->   Operation 62 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%z_top_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top"   --->   Operation 63 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (0.69ns)   --->   "%y = load i3 %radii_addr" [patchMaker.cpp:1111]   --->   Operation 66 'load' 'y' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 67 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:1111]   --->   Operation 67 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 68 [1/1] (0.85ns)   --->   "%icmp_ln1115 = icmp_sgt  i32 %GDn_points_load, i32 0" [patchMaker.cpp:1115]   --->   Operation 68 'icmp' 'icmp_ln1115' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln1115 = br i1 %icmp_ln1115, void %._crit_edge37, void %.lr.ph36" [patchMaker.cpp:1115]   --->   Operation 69 'br' 'br_ln1115' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %GDn_points_load" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 70 'trunc' 'trunc_ln54' <Predicate = (icmp_ln1115)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln54_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 71 'bitconcatenate' 'shl_ln54_s' <Predicate = (icmp_ln1115)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %shl_ln54_s" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 72 'zext' 'zext_ln54' <Predicate = (icmp_ln1115)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln54_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 73 'bitconcatenate' 'shl_ln54_1' <Predicate = (icmp_ln1115)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i14 %shl_ln54_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 74 'zext' 'zext_ln54_2' <Predicate = (icmp_ln1115)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.78ns)   --->   "%sub_ln54 = sub i17 %zext_ln54, i17 %zext_ln54_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 75 'sub' 'sub_ln54' <Predicate = (icmp_ln1115)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln54 = or i17 %sub_ln54, i17 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 76 'or' 'or_ln54' <Predicate = (icmp_ln1115)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i17 %or_ln54" [patchMaker.cpp:1115]   --->   Operation 77 'sext' 'sext_ln1115' <Predicate = (icmp_ln1115)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln1115 = br void" [patchMaker.cpp:1115]   --->   Operation 78 'br' 'br_ln1115' <Predicate = (icmp_ln1115)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.85>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%row_list_size = phi i31 %add_ln1117_1, void %.split41, i31 0, void %.lr.ph36" [patchMaker.cpp:1117]   --->   Operation 79 'phi' 'row_list_size' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.87ns)   --->   "%add_ln1117_1 = add i31 %row_list_size, i31 1" [patchMaker.cpp:1117]   --->   Operation 80 'add' 'add_ln1117_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.84ns)   --->   "%icmp_ln1115_1 = icmp_eq  i31 %row_list_size, i31 %trunc_ln54" [patchMaker.cpp:1115]   --->   Operation 82 'icmp' 'icmp_ln1115_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1115 = br i1 %icmp_ln1115_1, void %.split41, void %._crit_edge37.loopexit" [patchMaker.cpp:1115]   --->   Operation 84 'br' 'br_ln1115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln54_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i31.i5, i31 %row_list_size, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 85 'bitconcatenate' 'shl_ln54_2' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i36 %shl_ln54_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 86 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln54_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %row_list_size, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 87 'bitconcatenate' 'shl_ln54_3' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i34 %shl_ln54_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 88 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.92ns)   --->   "%sub_ln54_5 = sub i37 %zext_ln54_3, i37 %zext_ln54_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 89 'sub' 'sub_ln54_5' <Predicate = (!icmp_ln1115_1)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i37 %sub_ln54_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 90 'sext' 'sext_ln54' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.93ns)   --->   "%add_ln54 = add i38 %sext_ln54, i38 %sext_ln1115" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 91 'add' 'add_ln54' <Predicate = (!icmp_ln1115_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.15>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i38 %add_ln54" [patchMaker.cpp:1117]   --->   Operation 92 'sext' 'sext_ln1117' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i64 %sext_ln1117" [patchMaker.cpp:1117]   --->   Operation 93 'zext' 'zext_ln1117' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (4.51ns)   --->   "%mul_ln1117 = mul i129 %zext_ln1117, i129 24595658764946068822" [patchMaker.cpp:1117]   --->   Operation 94 'mul' 'mul_ln1117' <Predicate = (!icmp_ln1115_1)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1117, i32 69, i32 128" [patchMaker.cpp:1117]   --->   Operation 95 'partselect' 'tmp' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i60 %tmp" [patchMaker.cpp:1117]   --->   Operation 96 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%GDarray_addr = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1117_3" [patchMaker.cpp:1117]   --->   Operation 97 'getelementptr' 'GDarray_addr' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (1.64ns)   --->   "%GDarray_load = load i11 %GDarray_addr" [patchMaker.cpp:1117]   --->   Operation 98 'load' 'GDarray_load' <Predicate = (!icmp_ln1115_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1117, i32 69, i32 127" [patchMaker.cpp:1117]   --->   Operation 99 'partselect' 'tmp_40' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln1117_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_40, i5 0" [patchMaker.cpp:1117]   --->   Operation 100 'bitconcatenate' 'shl_ln1117_1' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1117_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp, i3 0" [patchMaker.cpp:1117]   --->   Operation 101 'bitconcatenate' 'shl_ln1117_2' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i63 %shl_ln1117_2" [patchMaker.cpp:1117]   --->   Operation 102 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i64 %zext_ln1117_1, i64 %shl_ln1117_1" [patchMaker.cpp:1117]   --->   Operation 103 'sub' 'sub_ln1117' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 104 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i64 %sub_ln1117, i64 %sext_ln1117" [patchMaker.cpp:1117]   --->   Operation 104 'add' 'add_ln1117' <Predicate = (!icmp_ln1115_1)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 5 <SV = 4> <Delay = 4.03>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%row_list_size_cast9 = zext i31 %row_list_size" [patchMaker.cpp:1117]   --->   Operation 105 'zext' 'row_list_size_cast9' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln1113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [patchMaker.cpp:1113]   --->   Operation 106 'specloopname' 'specloopname_ln1113' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_5 : Operation 107 [1/2] (1.64ns)   --->   "%GDarray_load = load i11 %GDarray_addr" [patchMaker.cpp:1117]   --->   Operation 107 'load' 'GDarray_load' <Predicate = (!icmp_ln1115_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1117, i3 0" [patchMaker.cpp:1117]   --->   Operation 108 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i67 %shl_ln" [patchMaker.cpp:1117]   --->   Operation 109 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.18ns)   --->   "%lshr_ln1117 = lshr i192 %GDarray_load, i192 %zext_ln1117_2" [patchMaker.cpp:1117]   --->   Operation 110 'lshr' 'lshr_ln1117' <Predicate = (!icmp_ln1115_1)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i192 %lshr_ln1117" [patchMaker.cpp:1117]   --->   Operation 111 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%row_list_addr = getelementptr i64 %row_list, i64 0, i64 %row_list_size_cast9" [patchMaker.cpp:1117]   --->   Operation 112 'getelementptr' 'row_list_addr' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.20ns)   --->   "%store_ln1117 = store i64 %trunc_ln1117, i8 %row_list_addr" [patchMaker.cpp:1117]   --->   Operation 113 'store' 'store_ln1117' <Predicate = (!icmp_ln1115_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln1115_1)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 5.49>
ST_6 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge37"   --->   Operation 115 'br' 'br_ln0' <Predicate = (icmp_ln1115)> <Delay = 0.38>
ST_6 : Operation 116 [1/1] (1.14ns)   --->   "%sub_ln1121 = sub i64 %z_top_read, i64 %apexZ0_read" [patchMaker.cpp:1121]   --->   Operation 116 'sub' 'sub_ln1121' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [2/2] (4.35ns)   --->   "%conv9 = sitofp i64 %sub_ln1121" [patchMaker.cpp:1121]   --->   Operation 117 'sitofp' 'conv9' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.83ns)   --->   "%add_ln1121 = add i25 %y, i25 28554432" [patchMaker.cpp:1121]   --->   Operation 118 'add' 'add_ln1121' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1121 = zext i25 %add_ln1121" [patchMaker.cpp:1121]   --->   Operation 119 'zext' 'zext_ln1121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (4.35ns)   --->   "%conv = sitofp i64 %zext_ln1121" [patchMaker.cpp:1121]   --->   Operation 120 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 121 [2/2] (4.35ns)   --->   "%conv6 = sitofp i64 %apexZ0_read" [patchMaker.cpp:1121]   --->   Operation 121 'sitofp' 'conv6' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 4> <Delay = 4.35>
ST_7 : Operation 122 [1/2] (4.35ns)   --->   "%conv9 = sitofp i64 %sub_ln1121" [patchMaker.cpp:1121]   --->   Operation 122 'sitofp' 'conv9' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 123 [1/2] (4.35ns)   --->   "%conv = sitofp i64 %zext_ln1121" [patchMaker.cpp:1121]   --->   Operation 123 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 124 [1/2] (4.35ns)   --->   "%conv6 = sitofp i64 %apexZ0_read" [patchMaker.cpp:1121]   --->   Operation 124 'sitofp' 'conv6' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 5> <Delay = 7.06>
ST_8 : Operation 125 [6/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1121]   --->   Operation 125 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 7.06>
ST_9 : Operation 126 [5/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1121]   --->   Operation 126 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.06>
ST_10 : Operation 127 [4/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1121]   --->   Operation 127 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.06>
ST_11 : Operation 128 [3/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1121]   --->   Operation 128 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.06>
ST_12 : Operation 129 [2/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1121]   --->   Operation 129 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.06>
ST_13 : Operation 130 [1/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1121]   --->   Operation 130 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 4.90>
ST_14 : Operation 131 [2/2] (4.90ns)   --->   "%mul = fmul i32 %conv9, i32 %div" [patchMaker.cpp:1121]   --->   Operation 131 'fmul' 'mul' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 4.90>
ST_15 : Operation 132 [1/2] (4.90ns)   --->   "%mul = fmul i32 %conv9, i32 %div" [patchMaker.cpp:1121]   --->   Operation 132 'fmul' 'mul' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.14>
ST_16 : Operation 133 [3/3] (6.14ns)   --->   "%dc = fadd i32 %mul, i32 %conv6" [patchMaker.cpp:1121]   --->   Operation 133 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 6.14>
ST_17 : Operation 134 [2/3] (6.14ns)   --->   "%dc = fadd i32 %mul, i32 %conv6" [patchMaker.cpp:1121]   --->   Operation 134 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.14>
ST_18 : Operation 135 [1/3] (6.14ns)   --->   "%dc = fadd i32 %mul, i32 %conv6" [patchMaker.cpp:1121]   --->   Operation 135 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 3.61>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%row_list_size_assign = phi i32 0, void, i32 %GDn_points_load, void %._crit_edge37.loopexit" [patchMaker.cpp:1111]   --->   Operation 136 'phi' 'row_list_size_assign' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 137 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 138 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 139 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_163 = trunc i32 %data_V"   --->   Operation 140 'trunc' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_163, i1 0"   --->   Operation 141 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 142 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_162" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 143 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 144 'add' 'add_ln341' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 145 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_162"   --->   Operation 146 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 147 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 148 'select' 'ush' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 149 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 150 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 151 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_9 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 152 'shl' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 153 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_149"   --->   Operation 154 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_46 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_9, i32 24, i32 87"   --->   Operation 155 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_46"   --->   Operation 156 'select' 'val' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (1.14ns)   --->   "%result_V_15 = sub i64 0, i64 %val"   --->   Operation 157 'sub' 'result_V_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (0.41ns)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_15, i64 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 158 'select' 'result_V' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (0.38ns)   --->   "%br_ln1245 = br void" [patchMaker.cpp:1245->patchMaker.cpp:1124]   --->   Operation 159 'br' 'br_ln1245' <Predicate = true> <Delay = 0.38>

State 20 <SV = 17> <Delay = 1.20>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%start_index = phi i32 0, void %._crit_edge37, i32 %select_ln1247, void %.split.i" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 160 'phi' 'start_index' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%start_value = phi i64 9223372036854775807, void %._crit_edge37, i64 %select_ln1247_1, void %.split.i" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 161 'phi' 'start_value' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %._crit_edge37, i32 %add_ln1245, void %.split.i" [patchMaker.cpp:1249->patchMaker.cpp:1124]   --->   Operation 162 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%p_x_assign_7 = phi i64 9223372036854775807, void %._crit_edge37, i64 %select_ln1247_2, void %.split.i" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 163 'phi' 'p_x_assign_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.88ns)   --->   "%add_ln1245 = add i32 %j_1, i32 1" [patchMaker.cpp:1245->patchMaker.cpp:1124]   --->   Operation 164 'add' 'add_ln1245' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 165 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.85ns)   --->   "%icmp_ln1245 = icmp_eq  i32 %j_1, i32 %row_list_size_assign" [patchMaker.cpp:1245->patchMaker.cpp:1124]   --->   Operation 166 'icmp' 'icmp_ln1245' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln1245 = br i1 %icmp_ln1245, void %.split.i, void %mSP_findStartIndex.exit" [patchMaker.cpp:1245->patchMaker.cpp:1124]   --->   Operation 167 'br' 'br_ln1245' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln1249_cast = zext i32 %j_1" [patchMaker.cpp:1249->patchMaker.cpp:1124]   --->   Operation 168 'zext' 'trunc_ln1249_cast' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%row_list_addr_1 = getelementptr i64 %row_list, i64 0, i64 %trunc_ln1249_cast" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 169 'getelementptr' 'row_list_addr_1' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_20 : Operation 170 [2/2] (1.20ns)   --->   "%row_list_load = load i8 %row_list_addr_1" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 170 'load' 'row_list_load' <Predicate = (!icmp_ln1245)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 21 <SV = 18> <Delay = 6.99>
ST_21 : Operation 171 [1/2] (1.20ns)   --->   "%row_list_load = load i8 %row_list_addr_1" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 171 'load' 'row_list_load' <Predicate = (!icmp_ln1245)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_21 : Operation 172 [1/1] (1.14ns)   --->   "%sub_ln1247 = sub i64 %row_list_load, i64 %result_V" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 172 'sub' 'sub_ln1247' <Predicate = (!icmp_ln1245)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [2/2] (4.65ns)   --->   "%dc_9 = sitodp i64 %sub_ln1247" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 173 'sitodp' 'dc_9' <Predicate = (!icmp_ln1245)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.65>
ST_22 : Operation 174 [1/2] (4.65ns)   --->   "%dc_9 = sitodp i64 %sub_ln1247" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 174 'sitodp' 'dc_9' <Predicate = (!icmp_ln1245)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 175 [2/2] (4.65ns)   --->   "%dc_10 = sitodp i64 %p_x_assign_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 175 'sitodp' 'dc_10' <Predicate = (!icmp_ln1245)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 20> <Delay = 6.66>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%data_V_10 = bitcast i64 %dc_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 176 'bitcast' 'data_V_10' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V_10"   --->   Operation 177 'trunc' 'trunc_ln368' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln1247 = trunc i64 %data_V_10" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 178 'trunc' 'trunc_ln1247' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368"   --->   Operation 179 'bitconcatenate' 'p_Result_9' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %p_Result_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 180 'bitcast' 'bitcast_ln521' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 181 [1/2] (4.65ns)   --->   "%dc_10 = sitodp i64 %p_x_assign_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 181 'sitodp' 'dc_10' <Predicate = (!icmp_ln1245)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%data_V_11 = bitcast i64 %dc_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 182 'bitcast' 'data_V_11' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i64 %data_V_11"   --->   Operation 183 'trunc' 'trunc_ln368_1' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln1247_1 = trunc i64 %data_V_11" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 184 'trunc' 'trunc_ln1247_1' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368_1"   --->   Operation 185 'bitconcatenate' 'p_Result_10' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln521_6 = bitcast i64 %p_Result_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 186 'bitcast' 'bitcast_ln521_6' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_10, i32 52, i32 62" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 187 'partselect' 'tmp_s' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_11, i32 52, i32 62" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 188 'partselect' 'tmp_124' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.61ns)   --->   "%icmp_ln1247 = icmp_ne  i11 %tmp_s, i11 2047" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 189 'icmp' 'icmp_ln1247' <Predicate = (!icmp_ln1245)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.98ns)   --->   "%icmp_ln1247_1 = icmp_eq  i52 %trunc_ln1247, i52 0" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 190 'icmp' 'icmp_ln1247_1' <Predicate = (!icmp_ln1245)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.61ns)   --->   "%icmp_ln1247_2 = icmp_ne  i11 %tmp_124, i11 2047" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 191 'icmp' 'icmp_ln1247_2' <Predicate = (!icmp_ln1245)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [1/1] (0.98ns)   --->   "%icmp_ln1247_3 = icmp_eq  i52 %trunc_ln1247_1, i52 0" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 192 'icmp' 'icmp_ln1247_3' <Predicate = (!icmp_ln1245)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [2/2] (2.01ns)   --->   "%tmp_125 = fcmp_olt  i64 %bitcast_ln521, i64 %bitcast_ln521_6" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 193 'dcmp' 'tmp_125' <Predicate = (!icmp_ln1245)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 2.54>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500]   --->   Operation 194 'specloopname' 'specloopname_ln500' <Predicate = (!icmp_ln1245)> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln1247_1)   --->   "%or_ln1247 = or i1 %icmp_ln1247_1, i1 %icmp_ln1247" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 195 'or' 'or_ln1247' <Predicate = (!icmp_ln1245)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln1247_1)   --->   "%or_ln1247_1 = or i1 %icmp_ln1247_3, i1 %icmp_ln1247_2" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 196 'or' 'or_ln1247_1' <Predicate = (!icmp_ln1245)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln1247_1)   --->   "%and_ln1247 = and i1 %or_ln1247, i1 %or_ln1247_1" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 197 'and' 'and_ln1247' <Predicate = (!icmp_ln1245)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/2] (2.01ns)   --->   "%tmp_125 = fcmp_olt  i64 %bitcast_ln521, i64 %bitcast_ln521_6" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 198 'dcmp' 'tmp_125' <Predicate = (!icmp_ln1245)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 199 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1247_1 = and i1 %and_ln1247, i1 %tmp_125" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 199 'and' 'and_ln1247_1' <Predicate = (!icmp_ln1245)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 200 [1/1] (0.22ns)   --->   "%select_ln1247 = select i1 %and_ln1247_1, i32 %j_1, i32 %start_index" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 200 'select' 'select_ln1247' <Predicate = (!icmp_ln1245)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 201 [1/1] (0.41ns)   --->   "%select_ln1247_1 = select i1 %and_ln1247_1, i64 %sub_ln1247, i64 %start_value" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 201 'select' 'select_ln1247_1' <Predicate = (!icmp_ln1245)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (0.41ns)   --->   "%select_ln1247_2 = select i1 %and_ln1247_1, i64 %sub_ln1247, i64 %p_x_assign_7" [patchMaker.cpp:1247->patchMaker.cpp:1124]   --->   Operation 202 'select' 'select_ln1247_2' <Predicate = (!icmp_ln1245)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 203 'br' 'br_ln0' <Predicate = (!icmp_ln1245)> <Delay = 0.00>

State 25 <SV = 18> <Delay = 0.69>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%trapezoid_edges_addr = getelementptr i26 %trapezoid_edges, i64 0, i64 %zext_ln1111" [patchMaker.cpp:1111]   --->   Operation 204 'getelementptr' 'trapezoid_edges_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [2/2] (0.69ns)   --->   "%trapezoid_edges_load = load i3 %trapezoid_edges_addr" [patchMaker.cpp:1111]   --->   Operation 205 'load' 'trapezoid_edges_load' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>

State 26 <SV = 19> <Delay = 0.69>
ST_26 : Operation 206 [1/2] (0.69ns)   --->   "%trapezoid_edges_load = load i3 %trapezoid_edges_addr" [patchMaker.cpp:1111]   --->   Operation 206 'load' 'trapezoid_edges_load' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1224 = zext i26 %trapezoid_edges_load" [patchMaker.cpp:1224->patchMaker.cpp:1128]   --->   Operation 207 'zext' 'zext_ln1224' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (0.38ns)   --->   "%br_ln1224 = br void" [patchMaker.cpp:1224->patchMaker.cpp:1128]   --->   Operation 208 'br' 'br_ln1224' <Predicate = true> <Delay = 0.38>

State 27 <SV = 20> <Delay = 1.20>
ST_27 : Operation 209 [1/1] (0.00ns)   --->   "%j_9 = phi i32 0, void %mSP_findStartIndex.exit, i32 %select_ln1226, void %.split.i18" [patchMaker.cpp:1226->patchMaker.cpp:1128]   --->   Operation 209 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%right_bound = phi i32 0, void %mSP_findStartIndex.exit, i32 %select_ln1232, void %.split.i18" [patchMaker.cpp:1232->patchMaker.cpp:1128]   --->   Operation 210 'phi' 'right_bound' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %mSP_findStartIndex.exit, i32 %add_ln1224, void %.split.i18" [patchMaker.cpp:1228->patchMaker.cpp:1128]   --->   Operation 211 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "%rbVal = phi i64 9223372036854775807, void %mSP_findStartIndex.exit, i64 %p_Result_11, void %.split.i18"   --->   Operation 212 'phi' 'rbVal' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%lbVal = phi i64 9223372036854775807, void %mSP_findStartIndex.exit, i64 %lbVal_2, void %.split.i18"   --->   Operation 213 'phi' 'lbVal' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (0.88ns)   --->   "%add_ln1224 = add i32 %j_2, i32 1" [patchMaker.cpp:1224->patchMaker.cpp:1128]   --->   Operation 214 'add' 'add_ln1224' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 215 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.85ns)   --->   "%icmp_ln1224 = icmp_eq  i32 %j_2, i32 %row_list_size_assign" [patchMaker.cpp:1224->patchMaker.cpp:1128]   --->   Operation 216 'icmp' 'icmp_ln1224' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln1224 = br i1 %icmp_ln1224, void %.split.i18, void %mSP_findLRBounds.exit" [patchMaker.cpp:1224->patchMaker.cpp:1128]   --->   Operation 217 'br' 'br_ln1224' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln1228_cast = zext i32 %j_2" [patchMaker.cpp:1228->patchMaker.cpp:1128]   --->   Operation 218 'zext' 'trunc_ln1228_cast' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (0.00ns)   --->   "%row_list_addr_2 = getelementptr i64 %row_list, i64 0, i64 %trunc_ln1228_cast" [patchMaker.cpp:1226->patchMaker.cpp:1128]   --->   Operation 219 'getelementptr' 'row_list_addr_2' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_27 : Operation 220 [2/2] (1.20ns)   --->   "%row_list_load_1 = load i8 %row_list_addr_2" [patchMaker.cpp:1226->patchMaker.cpp:1128]   --->   Operation 220 'load' 'row_list_load_1' <Predicate = (!icmp_ln1224)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 28 <SV = 21> <Delay = 6.99>
ST_28 : Operation 221 [1/2] (1.20ns)   --->   "%row_list_load_1 = load i8 %row_list_addr_2" [patchMaker.cpp:1226->patchMaker.cpp:1128]   --->   Operation 221 'load' 'row_list_load_1' <Predicate = (!icmp_ln1224)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_28 : Operation 222 [1/1] (1.14ns)   --->   "%add_ln1226 = add i64 %row_list_load_1, i64 %zext_ln1224" [patchMaker.cpp:1226->patchMaker.cpp:1128]   --->   Operation 222 'add' 'add_ln1226' <Predicate = (!icmp_ln1224)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 223 [2/2] (4.65ns)   --->   "%dc_11 = sitodp i64 %add_ln1226" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 223 'sitodp' 'dc_11' <Predicate = (!icmp_ln1224)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 224 [1/1] (1.14ns)   --->   "%sub_ln1232 = sub i64 %row_list_load_1, i64 %zext_ln1224" [patchMaker.cpp:1232->patchMaker.cpp:1128]   --->   Operation 224 'sub' 'sub_ln1232' <Predicate = (!icmp_ln1224)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 225 [2/2] (4.65ns)   --->   "%dc_12 = sitodp i64 %sub_ln1232" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 225 'sitodp' 'dc_12' <Predicate = (!icmp_ln1224)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 22> <Delay = 4.65>
ST_29 : Operation 226 [1/2] (4.65ns)   --->   "%dc_11 = sitodp i64 %add_ln1226" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 226 'sitodp' 'dc_11' <Predicate = (!icmp_ln1224)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 227 [1/1] (0.00ns)   --->   "%data_V_12 = bitcast i64 %dc_11" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 227 'bitcast' 'data_V_12' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_12, i32 52, i32 62"   --->   Operation 228 'partselect' 'tmp_164' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_29 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_165 = trunc i64 %data_V_12"   --->   Operation 229 'trunc' 'tmp_165' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_29 : Operation 230 [1/2] (4.65ns)   --->   "%dc_12 = sitodp i64 %sub_ln1232" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 230 'sitodp' 'dc_12' <Predicate = (!icmp_ln1224)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 231 [1/1] (0.00ns)   --->   "%data_V_13 = bitcast i64 %dc_12" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 231 'bitcast' 'data_V_13' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_13, i32 52, i32 62"   --->   Operation 232 'partselect' 'tmp_166' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_167 = trunc i64 %data_V_13"   --->   Operation 233 'trunc' 'tmp_167' <Predicate = (!icmp_ln1224)> <Delay = 0.00>

State 30 <SV = 23> <Delay = 3.63>
ST_30 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13]   --->   Operation 234 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 235 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_165, i1 0"   --->   Operation 235 'bitconcatenate' 'mantissa_4' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i54 %mantissa_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 236 'zext' 'zext_ln15_4' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_164" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 237 'zext' 'zext_ln510' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 238 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 238 'add' 'add_ln510' <Predicate = (!icmp_ln1224)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 239 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 239 'bitselect' 'isNeg_4' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 240 [1/1] (0.73ns)   --->   "%sub_ln1311_4 = sub i11 1023, i11 %tmp_164"   --->   Operation 240 'sub' 'sub_ln1311_4' <Predicate = (!icmp_ln1224)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_4"   --->   Operation 241 'sext' 'sext_ln1311_4' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 242 [1/1] (0.29ns)   --->   "%ush_4 = select i1 %isNeg_4, i12 %sext_ln1311_4, i12 %add_ln510"   --->   Operation 242 'select' 'ush_4' <Predicate = (!icmp_ln1224)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_i_cast_cast_cast = sext i12 %ush_4"   --->   Operation 243 'sext' 'sh_prom_i_i_i_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 244 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_i_cast_cast_cast"   --->   Operation 244 'zext' 'sh_prom_i_i_i_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_10 = lshr i169 %zext_ln15_4, i169 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 245 'lshr' 'r_V_10' <Predicate = (!icmp_ln1224)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_11 = shl i169 %zext_ln15_4, i169 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 246 'shl' 'r_V_11' <Predicate = (!icmp_ln1224)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_10, i32 53"   --->   Operation 247 'bitselect' 'tmp_153' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%zext_ln662_4 = zext i1 %tmp_153"   --->   Operation 248 'zext' 'zext_ln662_4' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_51 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_11, i32 53, i32 116"   --->   Operation 249 'partselect' 'tmp_51' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 250 [1/1] (1.12ns) (out node of the LUT)   --->   "%val_4 = select i1 %isNeg_4, i64 %zext_ln662_4, i64 %tmp_51"   --->   Operation 250 'select' 'val_4' <Predicate = (!icmp_ln1224)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 251 [1/1] (1.06ns)   --->   "%icmp_ln1226 = icmp_slt  i64 %val_4, i64 %lbVal" [patchMaker.cpp:1226->patchMaker.cpp:1128]   --->   Operation 251 'icmp' 'icmp_ln1226' <Predicate = (!icmp_ln1224)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 252 [1/1] (0.22ns)   --->   "%select_ln1226 = select i1 %icmp_ln1226, i32 %j_2, i32 %j_9" [patchMaker.cpp:1226->patchMaker.cpp:1128]   --->   Operation 252 'select' 'select_ln1226' <Predicate = (!icmp_ln1224)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 253 [1/1] (0.41ns)   --->   "%lbVal_2 = select i1 %icmp_ln1226, i64 %val_4, i64 %lbVal" [patchMaker.cpp:1226->patchMaker.cpp:1128]   --->   Operation 253 'select' 'lbVal_2' <Predicate = (!icmp_ln1224)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 254 [1/1] (0.00ns)   --->   "%mantissa_5 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_167, i1 0"   --->   Operation 254 'bitconcatenate' 'mantissa_5' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i54 %mantissa_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 255 'zext' 'zext_ln15_5' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_166" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 256 'zext' 'zext_ln510_1' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 257 [1/1] (0.73ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 257 'add' 'add_ln510_1' <Predicate = (!icmp_ln1224)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 258 [1/1] (0.00ns)   --->   "%isNeg_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 258 'bitselect' 'isNeg_5' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 259 [1/1] (0.73ns)   --->   "%sub_ln1311_5 = sub i11 1023, i11 %tmp_166"   --->   Operation 259 'sub' 'sub_ln1311_5' <Predicate = (!icmp_ln1224)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1311_5 = sext i11 %sub_ln1311_5"   --->   Operation 260 'sext' 'sext_ln1311_5' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 261 [1/1] (0.29ns)   --->   "%ush_5 = select i1 %isNeg_5, i12 %sext_ln1311_5, i12 %add_ln510_1"   --->   Operation 261 'select' 'ush_5' <Predicate = (!icmp_ln1224)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i59_i_cast_cast_cast = sext i12 %ush_5"   --->   Operation 262 'sext' 'sh_prom_i_i_i_i_i59_i_cast_cast_cast' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 263 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i59_i_cast_cast_cast"   --->   Operation 263 'zext' 'sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%r_V_12 = lshr i169 %zext_ln15_5, i169 %sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast"   --->   Operation 264 'lshr' 'r_V_12' <Predicate = (!icmp_ln1224)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%r_V_13 = shl i169 %zext_ln15_5, i169 %sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast"   --->   Operation 265 'shl' 'r_V_13' <Predicate = (!icmp_ln1224)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_12, i32 53"   --->   Operation 266 'bitselect' 'tmp_157' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%zext_ln662_5 = zext i1 %tmp_157"   --->   Operation 267 'zext' 'zext_ln662_5' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%tmp_56 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_13, i32 53, i32 116"   --->   Operation 268 'partselect' 'tmp_56' <Predicate = (!icmp_ln1224)> <Delay = 0.00>
ST_30 : Operation 269 [1/1] (1.12ns) (out node of the LUT)   --->   "%val_5 = select i1 %isNeg_5, i64 %zext_ln662_5, i64 %tmp_56"   --->   Operation 269 'select' 'val_5' <Predicate = (!icmp_ln1224)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 270 [1/1] (1.06ns)   --->   "%icmp_ln1232 = icmp_slt  i64 %val_5, i64 %rbVal" [patchMaker.cpp:1232->patchMaker.cpp:1128]   --->   Operation 270 'icmp' 'icmp_ln1232' <Predicate = (!icmp_ln1224)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 271 [1/1] (0.22ns)   --->   "%select_ln1232 = select i1 %icmp_ln1232, i32 %j_2, i32 %right_bound" [patchMaker.cpp:1232->patchMaker.cpp:1128]   --->   Operation 271 'select' 'select_ln1232' <Predicate = (!icmp_ln1224)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 272 [1/1] (0.41ns)   --->   "%p_Result_11 = select i1 %icmp_ln1232, i64 %val_5, i64 %rbVal" [patchMaker.cpp:1232->patchMaker.cpp:1128]   --->   Operation 272 'select' 'p_Result_11' <Predicate = (!icmp_ln1224)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 273 'br' 'br_ln0' <Predicate = (!icmp_ln1224)> <Delay = 0.00>

State 31 <SV = 21> <Delay = 3.55>
ST_31 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln1142 = br i1 %leftRight_offset_read, void %._crit_edge12, void %._crit_edge10" [patchMaker.cpp:1142]   --->   Operation 274 'br' 'br_ln1142' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 275 [1/1] (0.88ns)   --->   "%add_ln1175 = add i32 %row_list_size_assign, i32 4294967295" [patchMaker.cpp:1175]   --->   Operation 275 'add' 'add_ln1175' <Predicate = (!leftRight_offset_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 276 [1/1] (0.85ns)   --->   "%icmp_ln1175 = icmp_ne  i32 %start_index, i32 %add_ln1175" [patchMaker.cpp:1175]   --->   Operation 276 'icmp' 'icmp_ln1175' <Predicate = (!leftRight_offset_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 277 [1/1] (1.06ns)   --->   "%icmp_ln1180 = icmp_slt  i64 %start_value, i64 18446744073709551606" [patchMaker.cpp:1180]   --->   Operation 277 'icmp' 'icmp_ln1180' <Predicate = (!leftRight_offset_read)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln1175)   --->   "%and_ln1175 = and i1 %icmp_ln1175, i1 %icmp_ln1180" [patchMaker.cpp:1175]   --->   Operation 278 'and' 'and_ln1175' <Predicate = (!leftRight_offset_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 279 [1/1] (0.88ns)   --->   "%start_index_2 = add i32 %start_index, i32 1" [patchMaker.cpp:1182]   --->   Operation 279 'add' 'start_index_2' <Predicate = (!leftRight_offset_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 280 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1175 = select i1 %and_ln1175, i32 %start_index_2, i32 %start_index" [patchMaker.cpp:1175]   --->   Operation 280 'select' 'select_ln1175' <Predicate = (!leftRight_offset_read)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1190 = sub i32 %select_ln1175, i32 %original_ppl_read" [patchMaker.cpp:1190]   --->   Operation 281 'sub' 'sub_ln1190' <Predicate = (!leftRight_offset_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_31 : Operation 282 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%j_10 = add i32 %sub_ln1190, i32 1" [patchMaker.cpp:1190]   --->   Operation 282 'add' 'j_10' <Predicate = (!leftRight_offset_read)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_31 : Operation 283 [1/1] (0.85ns)   --->   "%icmp_ln1190 = icmp_slt  i32 %j_10, i32 %j_9" [patchMaker.cpp:1190]   --->   Operation 283 'icmp' 'icmp_ln1190' <Predicate = (!leftRight_offset_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln1190 = br i1 %icmp_ln1190, void, void" [patchMaker.cpp:1190]   --->   Operation 284 'br' 'br_ln1190' <Predicate = (!leftRight_offset_read)> <Delay = 0.00>
ST_31 : Operation 285 [1/1] (0.85ns)   --->   "%icmp_ln1204 = icmp_sgt  i32 %j_10, i32 %select_ln1175" [patchMaker.cpp:1204]   --->   Operation 285 'icmp' 'icmp_ln1204' <Predicate = (!leftRight_offset_read & !icmp_ln1190)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln1204 = br i1 %icmp_ln1204, void %.lr.ph28, void %._crit_edge" [patchMaker.cpp:1204]   --->   Operation 286 'br' 'br_ln1204' <Predicate = (!leftRight_offset_read & !icmp_ln1190)> <Delay = 0.00>
ST_31 : Operation 287 [1/1] (0.85ns)   --->   "%icmp_ln1192 = icmp_sgt  i32 %original_ppl_read, i32 0" [patchMaker.cpp:1192]   --->   Operation 287 'icmp' 'icmp_ln1192' <Predicate = (!leftRight_offset_read & icmp_ln1190)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln1192 = br i1 %icmp_ln1192, void %._crit_edge, void %.lr.ph21" [patchMaker.cpp:1192]   --->   Operation 288 'br' 'br_ln1192' <Predicate = (!leftRight_offset_read & icmp_ln1190)> <Delay = 0.00>
ST_31 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %j_9" [patchMaker.cpp:1192]   --->   Operation 289 'sext' 'sext_ln1192' <Predicate = (!leftRight_offset_read & icmp_ln1190 & icmp_ln1192)> <Delay = 0.00>
ST_31 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i32 %original_ppl_read" [patchMaker.cpp:1192]   --->   Operation 290 'trunc' 'trunc_ln1192' <Predicate = (!leftRight_offset_read & icmp_ln1190 & icmp_ln1192)> <Delay = 0.00>
ST_31 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln54_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 291 'bitconcatenate' 'shl_ln54_8' <Predicate = (!leftRight_offset_read & icmp_ln1190 & icmp_ln1192)> <Delay = 0.00>
ST_31 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i16 %shl_ln54_8" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 292 'zext' 'zext_ln54_9' <Predicate = (!leftRight_offset_read & icmp_ln1190 & icmp_ln1192)> <Delay = 0.00>
ST_31 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln54_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 293 'bitconcatenate' 'shl_ln54_9' <Predicate = (!leftRight_offset_read & icmp_ln1190 & icmp_ln1192)> <Delay = 0.00>
ST_31 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i14 %shl_ln54_9" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 294 'zext' 'zext_ln54_10' <Predicate = (!leftRight_offset_read & icmp_ln1190 & icmp_ln1192)> <Delay = 0.00>
ST_31 : Operation 295 [1/1] (0.78ns)   --->   "%sub_ln54_8 = sub i17 %zext_ln54_9, i17 %zext_ln54_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 295 'sub' 'sub_ln54_8' <Predicate = (!leftRight_offset_read & icmp_ln1190 & icmp_ln1192)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i31 %trunc_ln1192" [patchMaker.cpp:1192]   --->   Operation 296 'zext' 'zext_ln1192' <Predicate = (!leftRight_offset_read & icmp_ln1190 & icmp_ln1192)> <Delay = 0.00>
ST_31 : Operation 297 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %trunc_ln1192, i2 0" [patchMaker.cpp:1192]   --->   Operation 297 'bitconcatenate' 'p_shl1' <Predicate = (!leftRight_offset_read & icmp_ln1190 & icmp_ln1192)> <Delay = 0.00>
ST_31 : Operation 298 [1/1] (0.89ns)   --->   "%sub_ln1192 = sub i33 %p_shl1, i33 %zext_ln1192" [patchMaker.cpp:1192]   --->   Operation 298 'sub' 'sub_ln1192' <Predicate = (!leftRight_offset_read & icmp_ln1190 & icmp_ln1192)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 299 [1/1] (0.38ns)   --->   "%br_ln1192 = br void" [patchMaker.cpp:1192]   --->   Operation 299 'br' 'br_ln1192' <Predicate = (!leftRight_offset_read & icmp_ln1190 & icmp_ln1192)> <Delay = 0.38>
ST_31 : Operation 300 [1/1] (0.85ns)   --->   "%icmp_ln1144 = icmp_ne  i32 %start_index, i32 0" [patchMaker.cpp:1144]   --->   Operation 300 'icmp' 'icmp_ln1144' <Predicate = (leftRight_offset_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 301 [1/1] (1.06ns)   --->   "%icmp_ln1144_1 = icmp_sgt  i64 %start_value, i64 10" [patchMaker.cpp:1144]   --->   Operation 301 'icmp' 'icmp_ln1144_1' <Predicate = (leftRight_offset_read)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node j_4)   --->   "%and_ln1144 = and i1 %icmp_ln1144, i1 %icmp_ln1144_1" [patchMaker.cpp:1144]   --->   Operation 302 'and' 'and_ln1144' <Predicate = (leftRight_offset_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 303 [1/1] (0.88ns)   --->   "%start_index_1 = add i32 %start_index, i32 4294967295" [patchMaker.cpp:1146]   --->   Operation 303 'add' 'start_index_1' <Predicate = (leftRight_offset_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 304 [1/1] (0.22ns) (out node of the LUT)   --->   "%j_4 = select i1 %and_ln1144, i32 %start_index_1, i32 %start_index" [patchMaker.cpp:1144]   --->   Operation 304 'select' 'j_4' <Predicate = (leftRight_offset_read)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 305 [1/1] (0.88ns)   --->   "%add_ln1149 = add i32 %j_4, i32 %original_ppl_read" [patchMaker.cpp:1149]   --->   Operation 305 'add' 'add_ln1149' <Predicate = (leftRight_offset_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 306 [1/1] (0.88ns)   --->   "%add_ln1149_1 = add i32 %right_bound, i32 1" [patchMaker.cpp:1149]   --->   Operation 306 'add' 'add_ln1149_1' <Predicate = (leftRight_offset_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 307 [1/1] (0.85ns)   --->   "%icmp_ln1149 = icmp_sgt  i32 %add_ln1149, i32 %add_ln1149_1" [patchMaker.cpp:1149]   --->   Operation 307 'icmp' 'icmp_ln1149' <Predicate = (leftRight_offset_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln1149 = br i1 %icmp_ln1149, void, void" [patchMaker.cpp:1149]   --->   Operation 308 'br' 'br_ln1149' <Predicate = (leftRight_offset_read)> <Delay = 0.00>
ST_31 : Operation 309 [1/1] (0.85ns)   --->   "%icmp_ln1163 = icmp_sgt  i32 %original_ppl_read, i32 0" [patchMaker.cpp:1163]   --->   Operation 309 'icmp' 'icmp_ln1163' <Predicate = (leftRight_offset_read & !icmp_ln1149)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln1163 = br i1 %icmp_ln1163, void %._crit_edge, void %.lr.ph14" [patchMaker.cpp:1163]   --->   Operation 310 'br' 'br_ln1163' <Predicate = (leftRight_offset_read & !icmp_ln1149)> <Delay = 0.00>
ST_31 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1163 = sext i32 %j_4" [patchMaker.cpp:1163]   --->   Operation 311 'sext' 'sext_ln1163' <Predicate = (leftRight_offset_read & !icmp_ln1149 & icmp_ln1163)> <Delay = 0.00>
ST_31 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln1163 = trunc i32 %original_ppl_read" [patchMaker.cpp:1163]   --->   Operation 312 'trunc' 'trunc_ln1163' <Predicate = (leftRight_offset_read & !icmp_ln1149 & icmp_ln1163)> <Delay = 0.00>
ST_31 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln54_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 313 'bitconcatenate' 'shl_ln54_6' <Predicate = (leftRight_offset_read & !icmp_ln1149 & icmp_ln1163)> <Delay = 0.00>
ST_31 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i16 %shl_ln54_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 314 'zext' 'zext_ln54_7' <Predicate = (leftRight_offset_read & !icmp_ln1149 & icmp_ln1163)> <Delay = 0.00>
ST_31 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln54_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 315 'bitconcatenate' 'shl_ln54_7' <Predicate = (leftRight_offset_read & !icmp_ln1149 & icmp_ln1163)> <Delay = 0.00>
ST_31 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i14 %shl_ln54_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 316 'zext' 'zext_ln54_8' <Predicate = (leftRight_offset_read & !icmp_ln1149 & icmp_ln1163)> <Delay = 0.00>
ST_31 : Operation 317 [1/1] (0.78ns)   --->   "%sub_ln54_7 = sub i17 %zext_ln54_7, i17 %zext_ln54_8" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 317 'sub' 'sub_ln54_7' <Predicate = (leftRight_offset_read & !icmp_ln1149 & icmp_ln1163)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln1163 = zext i31 %trunc_ln1163" [patchMaker.cpp:1163]   --->   Operation 318 'zext' 'zext_ln1163' <Predicate = (leftRight_offset_read & !icmp_ln1149 & icmp_ln1163)> <Delay = 0.00>
ST_31 : Operation 319 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %trunc_ln1163, i2 0" [patchMaker.cpp:1163]   --->   Operation 319 'bitconcatenate' 'p_shl7' <Predicate = (leftRight_offset_read & !icmp_ln1149 & icmp_ln1163)> <Delay = 0.00>
ST_31 : Operation 320 [1/1] (0.89ns)   --->   "%sub_ln1163 = sub i33 %p_shl7, i33 %zext_ln1163" [patchMaker.cpp:1163]   --->   Operation 320 'sub' 'sub_ln1163' <Predicate = (leftRight_offset_read & !icmp_ln1149 & icmp_ln1163)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 321 [1/1] (0.38ns)   --->   "%br_ln1163 = br void" [patchMaker.cpp:1163]   --->   Operation 321 'br' 'br_ln1163' <Predicate = (leftRight_offset_read & !icmp_ln1149 & icmp_ln1163)> <Delay = 0.38>
ST_31 : Operation 322 [1/1] (0.88ns)   --->   "%j_3 = sub i32 %add_ln1149_1, i32 %original_ppl_read" [patchMaker.cpp:1151]   --->   Operation 322 'sub' 'j_3' <Predicate = (leftRight_offset_read & icmp_ln1149)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 323 [1/1] (0.85ns)   --->   "%icmp_ln1151 = icmp_sgt  i32 %j_3, i32 %right_bound" [patchMaker.cpp:1151]   --->   Operation 323 'icmp' 'icmp_ln1151' <Predicate = (leftRight_offset_read & icmp_ln1149)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln1151 = br i1 %icmp_ln1151, void %.lr.ph, void %._crit_edge" [patchMaker.cpp:1151]   --->   Operation 324 'br' 'br_ln1151' <Predicate = (leftRight_offset_read & icmp_ln1149)> <Delay = 0.00>

State 32 <SV = 22> <Delay = 6.42>
ST_32 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1204_1 = sub i32 1, i32 %original_ppl_read" [patchMaker.cpp:1204]   --->   Operation 325 'sub' 'sub_ln1204_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_32 : Operation 326 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1204 = add i32 %sub_ln1204_1, i32 %select_ln1175" [patchMaker.cpp:1204]   --->   Operation 326 'add' 'add_ln1204' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_32 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1204 = sext i32 %add_ln1204" [patchMaker.cpp:1204]   --->   Operation 327 'sext' 'sext_ln1204' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1204_1 = sext i32 %add_ln1204" [patchMaker.cpp:1204]   --->   Operation 328 'sext' 'sext_ln1204_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1204_2 = sext i32 %add_ln1204" [patchMaker.cpp:1204]   --->   Operation 329 'sext' 'sext_ln1204_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1204_3 = sext i32 %select_ln1175" [patchMaker.cpp:1204]   --->   Operation 330 'sext' 'sext_ln1204_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 331 [1/1] (0.88ns)   --->   "%add_ln1204_1 = add i33 %sext_ln1204_3, i33 1" [patchMaker.cpp:1204]   --->   Operation 331 'add' 'add_ln1204_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1204_4 = sext i33 %add_ln1204_1" [patchMaker.cpp:1204]   --->   Operation 332 'sext' 'sext_ln1204_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 333 [1/1] (0.89ns)   --->   "%sub_ln1204 = sub i34 %sext_ln1204_4, i34 %sext_ln1204_2" [patchMaker.cpp:1204]   --->   Operation 333 'sub' 'sub_ln1204' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 334 [1/1] (0.88ns)   --->   "%icmp_ln1204_1 = icmp_ne  i33 %add_ln1204_1, i33 %sext_ln1204_1" [patchMaker.cpp:1204]   --->   Operation 334 'icmp' 'icmp_ln1204_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 335 [1/1] (0.22ns)   --->   "%select_ln1204 = select i1 %icmp_ln1204_1, i34 %sub_ln1204, i34 1" [patchMaker.cpp:1204]   --->   Operation 335 'select' 'select_ln1204' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 336 [1/1] (0.00ns)   --->   "%shl_ln54_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 336 'bitconcatenate' 'shl_ln54_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i16 %shl_ln54_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 337 'zext' 'zext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln54_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 338 'bitconcatenate' 'shl_ln54_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i14 %shl_ln54_11" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 339 'zext' 'zext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 340 [1/1] (0.78ns)   --->   "%sub_ln54_9 = sub i17 %zext_ln54_11, i17 %zext_ln54_12" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 340 'sub' 'sub_ln54_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1204_5 = sext i34 %select_ln1204" [patchMaker.cpp:1204]   --->   Operation 341 'sext' 'sext_ln1204_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln1204 = zext i64 %sext_ln1204_5" [patchMaker.cpp:1204]   --->   Operation 342 'zext' 'zext_ln1204' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 343 [1/1] (4.43ns)   --->   "%mul_ln1204 = mul i66 %zext_ln1204, i66 3" [patchMaker.cpp:1204]   --->   Operation 343 'mul' 'mul_ln1204' <Predicate = true> <Delay = 4.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 344 [1/1] (0.38ns)   --->   "%br_ln1204 = br void" [patchMaker.cpp:1204]   --->   Operation 344 'br' 'br_ln1204' <Predicate = true> <Delay = 0.38>

State 33 <SV = 23> <Delay = 3.44>
ST_33 : Operation 345 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i66 0, void %.lr.ph28, i66 %add_ln1204_3, void %.split37" [patchMaker.cpp:1204]   --->   Operation 345 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 346 [1/1] (0.00ns)   --->   "%temp_size_3 = phi i64 0, void %.lr.ph28, i64 %select_ln1204_1, void %.split37" [patchMaker.cpp:1204]   --->   Operation 346 'phi' 'temp_size_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 347 [1/1] (0.00ns)   --->   "%j_8 = phi i64 %sext_ln1204, void %.lr.ph28, i64 %select_ln1204_2, void %.split37" [patchMaker.cpp:1204]   --->   Operation 347 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 348 [1/1] (0.00ns)   --->   "%z_4 = phi i2 0, void %.lr.ph28, i2 %add_ln1206, void %.split37" [patchMaker.cpp:1206]   --->   Operation 348 'phi' 'z_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 349 [1/1] (1.15ns)   --->   "%add_ln1204_3 = add i66 %indvar_flatten23, i66 1" [patchMaker.cpp:1204]   --->   Operation 349 'add' 'add_ln1204_3' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_13)   --->   "%shl_ln54_17 = shl i64 %j_8, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 350 'shl' 'shl_ln54_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_13)   --->   "%shl_ln54_18 = shl i64 %j_8, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 351 'shl' 'shl_ln54_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 352 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_13 = sub i64 %shl_ln54_17, i64 %shl_ln54_18" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 352 'sub' 'sub_ln54_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 353 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 353 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 354 [1/1] (1.07ns)   --->   "%icmp_ln1204_2 = icmp_eq  i66 %indvar_flatten23, i66 %mul_ln1204" [patchMaker.cpp:1204]   --->   Operation 354 'icmp' 'icmp_ln1204_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln1204 = br i1 %icmp_ln1204_2, void %.split37, void %._crit_edge.loopexit" [patchMaker.cpp:1204]   --->   Operation 355 'br' 'br_ln1204' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 356 [1/1] (1.14ns)   --->   "%add_ln1210 = add i64 %temp_size_3, i64 1" [patchMaker.cpp:1210]   --->   Operation 356 'add' 'add_ln1210' <Predicate = (!icmp_ln1204_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 357 [1/1] (1.14ns)   --->   "%add_ln1204_2 = add i64 %j_8, i64 1" [patchMaker.cpp:1204]   --->   Operation 357 'add' 'add_ln1204_2' <Predicate = (!icmp_ln1204_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 358 [1/1] (0.34ns)   --->   "%icmp_ln1206 = icmp_eq  i2 %z_4, i2 3" [patchMaker.cpp:1206]   --->   Operation 358 'icmp' 'icmp_ln1206' <Predicate = (!icmp_ln1204_2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 359 [1/1] (0.27ns)   --->   "%select_ln1140_2 = select i1 %icmp_ln1206, i2 0, i2 %z_4" [patchMaker.cpp:1140]   --->   Operation 359 'select' 'select_ln1140_2' <Predicate = (!icmp_ln1204_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_17)   --->   "%shl_ln54_21 = shl i64 %add_ln1204_2, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 360 'shl' 'shl_ln54_21' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_33 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_17)   --->   "%shl_ln54_22 = shl i64 %add_ln1204_2, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 361 'shl' 'shl_ln54_22' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_33 : Operation 362 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_17 = sub i64 %shl_ln54_21, i64 %shl_ln54_22" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 362 'sub' 'sub_ln54_17' <Predicate = (!icmp_ln1204_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%select_ln1140_3 = select i1 %icmp_ln1206, i64 %sub_ln54_17, i64 %sub_ln54_13" [patchMaker.cpp:1140]   --->   Operation 363 'select' 'select_ln1140_3' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 364 [1/1] (0.41ns)   --->   "%select_ln1204_1 = select i1 %icmp_ln1206, i64 %add_ln1210, i64 %temp_size_3" [patchMaker.cpp:1204]   --->   Operation 364 'select' 'select_ln1204_1' <Predicate = (!icmp_ln1204_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln1208 = trunc i64 %select_ln1204_1" [patchMaker.cpp:1208]   --->   Operation 365 'trunc' 'trunc_ln1208' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_33 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln1208_1 = trunc i64 %select_ln1204_1" [patchMaker.cpp:1208]   --->   Operation 366 'trunc' 'trunc_ln1208_1' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_33 : Operation 367 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1208_1, i2 0" [patchMaker.cpp:1208]   --->   Operation 367 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_33 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1208_1 = sub i10 %p_shl2_cast, i10 %trunc_ln1208" [patchMaker.cpp:1208]   --->   Operation 368 'sub' 'sub_ln1208_1' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 369 [1/1] (0.41ns)   --->   "%select_ln1204_2 = select i1 %icmp_ln1206, i64 %add_ln1204_2, i64 %j_8" [patchMaker.cpp:1204]   --->   Operation 369 'select' 'select_ln1204_2' <Predicate = (!icmp_ln1204_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln1208 = zext i2 %select_ln1140_2" [patchMaker.cpp:1208]   --->   Operation 370 'zext' 'zext_ln1208' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_33 : Operation 371 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1208_1 = add i10 %sub_ln1208_1, i10 %zext_ln1208" [patchMaker.cpp:1208]   --->   Operation 371 'add' 'add_ln1208_1' <Predicate = (!icmp_ln1204_2)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%tmp_129 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_9, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 372 'partselect' 'tmp_129' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_33 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%tmp4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_129, i2 %select_ln1140_2, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 373 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_33 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%sext_ln54_18 = sext i17 %tmp4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 374 'sext' 'sext_ln54_18' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_33 : Operation 375 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln54_7 = add i64 %sext_ln54_18, i64 %select_ln1140_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 375 'add' 'add_ln54_7' <Predicate = (!icmp_ln1204_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 376 [1/1] (0.43ns)   --->   "%add_ln1206 = add i2 %select_ln1140_2, i2 1" [patchMaker.cpp:1206]   --->   Operation 376 'add' 'add_ln1206' <Predicate = (!icmp_ln1204_2)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 24> <Delay = 6.15>
ST_34 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln1208_4 = zext i64 %add_ln54_7" [patchMaker.cpp:1208]   --->   Operation 377 'zext' 'zext_ln1208_4' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_34 : Operation 378 [1/1] (4.51ns)   --->   "%mul_ln1208 = mul i129 %zext_ln1208_4, i129 24595658764946068822" [patchMaker.cpp:1208]   --->   Operation 378 'mul' 'mul_ln1208' <Predicate = (!icmp_ln1204_2)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1208, i32 69, i32 128" [patchMaker.cpp:1208]   --->   Operation 379 'partselect' 'tmp_161' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_34 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln1208_5 = zext i60 %tmp_161" [patchMaker.cpp:1208]   --->   Operation 380 'zext' 'zext_ln1208_5' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_34 : Operation 381 [1/1] (0.00ns)   --->   "%GDarray_addr_7 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1208_5" [patchMaker.cpp:1208]   --->   Operation 381 'getelementptr' 'GDarray_addr_7' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_34 : Operation 382 [2/2] (1.64ns)   --->   "%GDarray_load_7 = load i11 %GDarray_addr_7" [patchMaker.cpp:1208]   --->   Operation 382 'load' 'GDarray_load_7' <Predicate = (!icmp_ln1204_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_34 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1208, i32 69, i32 127" [patchMaker.cpp:1208]   --->   Operation 383 'partselect' 'tmp_77' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_34 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln1208_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_77, i5 0" [patchMaker.cpp:1208]   --->   Operation 384 'bitconcatenate' 'shl_ln1208_1' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_34 : Operation 385 [1/1] (0.00ns)   --->   "%shl_ln1208_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_161, i3 0" [patchMaker.cpp:1208]   --->   Operation 385 'bitconcatenate' 'shl_ln1208_2' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_34 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln1208_1 = zext i63 %shl_ln1208_2" [patchMaker.cpp:1208]   --->   Operation 386 'zext' 'zext_ln1208_1' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_34 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1208 = sub i64 %zext_ln1208_1, i64 %shl_ln1208_1" [patchMaker.cpp:1208]   --->   Operation 387 'sub' 'sub_ln1208' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_34 : Operation 388 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1208 = add i64 %sub_ln1208, i64 %add_ln54_7" [patchMaker.cpp:1208]   --->   Operation 388 'add' 'add_ln1208' <Predicate = (!icmp_ln1204_2)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 35 <SV = 25> <Delay = 4.03>
ST_35 : Operation 389 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1204_7_VITIS_LOOP_1206_8_str"   --->   Operation 389 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_35 : Operation 390 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 390 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_35 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln1208_3 = zext i10 %add_ln1208_1" [patchMaker.cpp:1208]   --->   Operation 391 'zext' 'zext_ln1208_3' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_35 : Operation 392 [1/1] (0.00ns)   --->   "%temp_addr_3 = getelementptr i64 %temp, i64 0, i64 %zext_ln1208_3" [patchMaker.cpp:1208]   --->   Operation 392 'getelementptr' 'temp_addr_3' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_35 : Operation 393 [1/1] (0.00ns)   --->   "%specloopname_ln1206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [patchMaker.cpp:1206]   --->   Operation 393 'specloopname' 'specloopname_ln1206' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_35 : Operation 394 [1/2] (1.64ns)   --->   "%GDarray_load_7 = load i11 %GDarray_addr_7" [patchMaker.cpp:1208]   --->   Operation 394 'load' 'GDarray_load_7' <Predicate = (!icmp_ln1204_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_35 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1208, i3 0" [patchMaker.cpp:1208]   --->   Operation 395 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_35 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1208_2 = zext i67 %shl_ln8" [patchMaker.cpp:1208]   --->   Operation 396 'zext' 'zext_ln1208_2' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_35 : Operation 397 [1/1] (1.18ns)   --->   "%lshr_ln1208 = lshr i192 %GDarray_load_7, i192 %zext_ln1208_2" [patchMaker.cpp:1208]   --->   Operation 397 'lshr' 'lshr_ln1208' <Predicate = (!icmp_ln1204_2)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln1208_2 = trunc i192 %lshr_ln1208" [patchMaker.cpp:1208]   --->   Operation 398 'trunc' 'trunc_ln1208_2' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>
ST_35 : Operation 399 [1/1] (1.20ns)   --->   "%store_ln1208 = store i64 %trunc_ln1208_2, i10 %temp_addr_3" [patchMaker.cpp:1208]   --->   Operation 399 'store' 'store_ln1208' <Predicate = (!icmp_ln1204_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_35 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 400 'br' 'br_ln0' <Predicate = (!icmp_ln1204_2)> <Delay = 0.00>

State 36 <SV = 24> <Delay = 0.88>
ST_36 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 401 'br' 'br_ln0' <Predicate = (!leftRight_offset_read & !icmp_ln1190 & !icmp_ln1204)> <Delay = 0.00>
ST_36 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 402 'br' 'br_ln0' <Predicate = (leftRight_offset_read & icmp_ln1149 & !icmp_ln1151)> <Delay = 0.00>
ST_36 : Operation 403 [1/1] (0.88ns)   --->   "%add_ln1215 = add i32 %p_read, i32 1" [patchMaker.cpp:1215]   --->   Operation 403 'add' 'add_ln1215' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i32 %p_read" [patchMaker.cpp:13]   --->   Operation 404 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 405 [1/1] (0.38ns)   --->   "%br_ln9 = br void" [patchMaker.cpp:9]   --->   Operation 405 'br' 'br_ln9' <Predicate = true> <Delay = 0.38>

State 37 <SV = 22> <Delay = 2.78>
ST_37 : Operation 406 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i33 0, void %.lr.ph21, i33 %add_ln1192_1, void %.split31" [patchMaker.cpp:1192]   --->   Operation 406 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 407 [1/1] (0.00ns)   --->   "%temp_size_2 = phi i31 0, void %.lr.ph21, i31 %select_ln1192_1, void %.split31" [patchMaker.cpp:1192]   --->   Operation 407 'phi' 'temp_size_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 408 [1/1] (0.00ns)   --->   "%j_7 = phi i33 %sext_ln1192, void %.lr.ph21, i33 %select_ln1192_3, void %.split31" [patchMaker.cpp:1192]   --->   Operation 408 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 409 [1/1] (0.00ns)   --->   "%z_3 = phi i2 0, void %.lr.ph21, i2 %add_ln1194, void %.split31" [patchMaker.cpp:1194]   --->   Operation 409 'phi' 'z_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 410 [1/1] (0.89ns)   --->   "%add_ln1192_1 = add i33 %indvar_flatten15, i33 1" [patchMaker.cpp:1192]   --->   Operation 410 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln54_15 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %j_7, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 411 'bitconcatenate' 'shl_ln54_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln54_11 = sext i38 %shl_ln54_15" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 412 'sext' 'sext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln54_16 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %j_7, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 413 'bitconcatenate' 'shl_ln54_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln54_12 = sext i36 %shl_ln54_16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 414 'sext' 'sext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 415 [1/1] (0.94ns)   --->   "%sub_ln54_12 = sub i39 %sext_ln54_11, i39 %sext_ln54_12" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 415 'sub' 'sub_ln54_12' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 416 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 416 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 417 [1/1] (0.88ns)   --->   "%icmp_ln1192_1 = icmp_eq  i33 %indvar_flatten15, i33 %sub_ln1192" [patchMaker.cpp:1192]   --->   Operation 417 'icmp' 'icmp_ln1192_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln1192 = br i1 %icmp_ln1192_1, void %.split31, void %._crit_edge.loopexit204" [patchMaker.cpp:1192]   --->   Operation 418 'br' 'br_ln1192' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 419 [1/1] (0.87ns)   --->   "%add_ln1198 = add i31 %temp_size_2, i31 1" [patchMaker.cpp:1198]   --->   Operation 419 'add' 'add_ln1198' <Predicate = (!icmp_ln1192_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 420 [1/1] (0.89ns)   --->   "%add_ln1192 = add i33 %j_7, i33 1" [patchMaker.cpp:1192]   --->   Operation 420 'add' 'add_ln1192' <Predicate = (!icmp_ln1192_1)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 421 [1/1] (0.34ns)   --->   "%icmp_ln1194 = icmp_eq  i2 %z_3, i2 3" [patchMaker.cpp:1194]   --->   Operation 421 'icmp' 'icmp_ln1194' <Predicate = (!icmp_ln1192_1)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 422 [1/1] (0.27ns)   --->   "%select_ln1192 = select i1 %icmp_ln1194, i2 0, i2 %z_3" [patchMaker.cpp:1192]   --->   Operation 422 'select' 'select_ln1192' <Predicate = (!icmp_ln1192_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 423 [1/1] (0.25ns)   --->   "%select_ln1192_1 = select i1 %icmp_ln1194, i31 %add_ln1198, i31 %temp_size_2" [patchMaker.cpp:1192]   --->   Operation 423 'select' 'select_ln1192_1' <Predicate = (!icmp_ln1192_1)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln1196 = trunc i31 %select_ln1192_1" [patchMaker.cpp:1196]   --->   Operation 424 'trunc' 'trunc_ln1196' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_37 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln1196_1 = trunc i31 %select_ln1192_1" [patchMaker.cpp:1196]   --->   Operation 425 'trunc' 'trunc_ln1196_1' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_37 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_71_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1196_1, i2 0" [patchMaker.cpp:1196]   --->   Operation 426 'bitconcatenate' 'tmp_71_cast' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_37 : Operation 427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1196_1 = sub i10 %tmp_71_cast, i10 %trunc_ln1196" [patchMaker.cpp:1196]   --->   Operation 427 'sub' 'sub_ln1196_1' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_37 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln54_26_mid1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %add_ln1192, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 428 'bitconcatenate' 'shl_ln54_26_mid1' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_37 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln54_19 = sext i38 %shl_ln54_26_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 429 'sext' 'sext_ln54_19' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_37 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln54_27_mid1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %add_ln1192, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 430 'bitconcatenate' 'shl_ln54_27_mid1' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_37 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln54_20 = sext i36 %shl_ln54_27_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 431 'sext' 'sext_ln54_20' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_37 : Operation 432 [1/1] (0.94ns)   --->   "%sub_ln54_16 = sub i39 %sext_ln54_19, i39 %sext_ln54_20" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 432 'sub' 'sub_ln54_16' <Predicate = (!icmp_ln1192_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%select_ln1192_2 = select i1 %icmp_ln1194, i39 %sub_ln54_16, i39 %sub_ln54_12" [patchMaker.cpp:1192]   --->   Operation 433 'select' 'select_ln1192_2' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 434 [1/1] (0.22ns)   --->   "%select_ln1192_3 = select i1 %icmp_ln1194, i33 %add_ln1192, i33 %j_7" [patchMaker.cpp:1192]   --->   Operation 434 'select' 'select_ln1192_3' <Predicate = (!icmp_ln1192_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln1196 = zext i2 %select_ln1192" [patchMaker.cpp:1196]   --->   Operation 435 'zext' 'zext_ln1196' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_37 : Operation 436 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1196_1 = add i10 %sub_ln1196_1, i10 %zext_ln1196" [patchMaker.cpp:1196]   --->   Operation 436 'add' 'add_ln1196_1' <Predicate = (!icmp_ln1192_1)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_37 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%tmp_128 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_8, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 437 'partselect' 'tmp_128' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_37 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%tmp3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_128, i2 %select_ln1192, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 438 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_37 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%sext_ln54_17 = sext i17 %tmp3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 439 'sext' 'sext_ln54_17' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_37 : Operation 440 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln54_6 = add i39 %sext_ln54_17, i39 %select_ln1192_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 440 'add' 'add_ln54_6' <Predicate = (!icmp_ln1192_1)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 441 [1/1] (0.43ns)   --->   "%add_ln1194 = add i2 %select_ln1192, i2 1" [patchMaker.cpp:1194]   --->   Operation 441 'add' 'add_ln1194' <Predicate = (!icmp_ln1192_1)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 23> <Delay = 6.15>
ST_38 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln1196 = sext i39 %add_ln54_6" [patchMaker.cpp:1196]   --->   Operation 442 'sext' 'sext_ln1196' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_38 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln1196_4 = zext i64 %sext_ln1196" [patchMaker.cpp:1196]   --->   Operation 443 'zext' 'zext_ln1196_4' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_38 : Operation 444 [1/1] (4.51ns)   --->   "%mul_ln1196 = mul i129 %zext_ln1196_4, i129 24595658764946068822" [patchMaker.cpp:1196]   --->   Operation 444 'mul' 'mul_ln1196' <Predicate = (!icmp_ln1192_1)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1196, i32 69, i32 128" [patchMaker.cpp:1196]   --->   Operation 445 'partselect' 'tmp_160' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_38 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln1196_5 = zext i60 %tmp_160" [patchMaker.cpp:1196]   --->   Operation 446 'zext' 'zext_ln1196_5' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_38 : Operation 447 [1/1] (0.00ns)   --->   "%GDarray_addr_6 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1196_5" [patchMaker.cpp:1196]   --->   Operation 447 'getelementptr' 'GDarray_addr_6' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_38 : Operation 448 [2/2] (1.64ns)   --->   "%GDarray_load_6 = load i11 %GDarray_addr_6" [patchMaker.cpp:1196]   --->   Operation 448 'load' 'GDarray_load_6' <Predicate = (!icmp_ln1192_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_38 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1196, i32 69, i32 127" [patchMaker.cpp:1196]   --->   Operation 449 'partselect' 'tmp_72' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_38 : Operation 450 [1/1] (0.00ns)   --->   "%shl_ln1196_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_72, i5 0" [patchMaker.cpp:1196]   --->   Operation 450 'bitconcatenate' 'shl_ln1196_1' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_38 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln1196_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_160, i3 0" [patchMaker.cpp:1196]   --->   Operation 451 'bitconcatenate' 'shl_ln1196_2' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_38 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln1196_1 = zext i63 %shl_ln1196_2" [patchMaker.cpp:1196]   --->   Operation 452 'zext' 'zext_ln1196_1' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_38 : Operation 453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1196 = sub i64 %zext_ln1196_1, i64 %shl_ln1196_1" [patchMaker.cpp:1196]   --->   Operation 453 'sub' 'sub_ln1196' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_38 : Operation 454 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1196 = add i64 %sub_ln1196, i64 %sext_ln1196" [patchMaker.cpp:1196]   --->   Operation 454 'add' 'add_ln1196' <Predicate = (!icmp_ln1192_1)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 39 <SV = 24> <Delay = 4.03>
ST_39 : Operation 455 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1192_5_VITIS_LOOP_1194_6_str"   --->   Operation 455 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_39 : Operation 456 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 456 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_39 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln1196_2 = zext i10 %add_ln1196_1" [patchMaker.cpp:1196]   --->   Operation 457 'zext' 'zext_ln1196_2' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_39 : Operation 458 [1/1] (0.00ns)   --->   "%temp_addr_2 = getelementptr i64 %temp, i64 0, i64 %zext_ln1196_2" [patchMaker.cpp:1196]   --->   Operation 458 'getelementptr' 'temp_addr_2' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_39 : Operation 459 [1/1] (0.00ns)   --->   "%specloopname_ln1194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [patchMaker.cpp:1194]   --->   Operation 459 'specloopname' 'specloopname_ln1194' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_39 : Operation 460 [1/2] (1.64ns)   --->   "%GDarray_load_6 = load i11 %GDarray_addr_6" [patchMaker.cpp:1196]   --->   Operation 460 'load' 'GDarray_load_6' <Predicate = (!icmp_ln1192_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_39 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1196, i3 0" [patchMaker.cpp:1196]   --->   Operation 461 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_39 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln1196_3 = zext i67 %shl_ln7" [patchMaker.cpp:1196]   --->   Operation 462 'zext' 'zext_ln1196_3' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_39 : Operation 463 [1/1] (1.18ns)   --->   "%lshr_ln1196 = lshr i192 %GDarray_load_6, i192 %zext_ln1196_3" [patchMaker.cpp:1196]   --->   Operation 463 'lshr' 'lshr_ln1196' <Predicate = (!icmp_ln1192_1)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln1196_2 = trunc i192 %lshr_ln1196" [patchMaker.cpp:1196]   --->   Operation 464 'trunc' 'trunc_ln1196_2' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>
ST_39 : Operation 465 [1/1] (1.20ns)   --->   "%store_ln1196 = store i64 %trunc_ln1196_2, i10 %temp_addr_2" [patchMaker.cpp:1196]   --->   Operation 465 'store' 'store_ln1196' <Predicate = (!icmp_ln1192_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_39 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 466 'br' 'br_ln0' <Predicate = (!icmp_ln1192_1)> <Delay = 0.00>

State 40 <SV = 23> <Delay = 0.00>
ST_40 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 467 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 41 <SV = 22> <Delay = 2.78>
ST_41 : Operation 468 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i33 0, void %.lr.ph14, i33 %add_ln1163_1, void %.split25" [patchMaker.cpp:1163]   --->   Operation 468 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 469 [1/1] (0.00ns)   --->   "%temp_size_1 = phi i31 0, void %.lr.ph14, i31 %select_ln1163_1, void %.split25" [patchMaker.cpp:1163]   --->   Operation 469 'phi' 'temp_size_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 470 [1/1] (0.00ns)   --->   "%j_6 = phi i33 %sext_ln1163, void %.lr.ph14, i33 %select_ln1163_3, void %.split25" [patchMaker.cpp:1163]   --->   Operation 470 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 471 [1/1] (0.00ns)   --->   "%z_2 = phi i2 0, void %.lr.ph14, i2 %add_ln1165, void %.split25" [patchMaker.cpp:1165]   --->   Operation 471 'phi' 'z_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 472 [1/1] (0.89ns)   --->   "%add_ln1163_1 = add i33 %indvar_flatten7, i33 1" [patchMaker.cpp:1163]   --->   Operation 472 'add' 'add_ln1163_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 473 [1/1] (0.00ns)   --->   "%shl_ln54_13 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %j_6, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 473 'bitconcatenate' 'shl_ln54_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln54_9 = sext i38 %shl_ln54_13" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 474 'sext' 'sext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln54_14 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %j_6, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 475 'bitconcatenate' 'shl_ln54_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln54_10 = sext i36 %shl_ln54_14" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 476 'sext' 'sext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 477 [1/1] (0.94ns)   --->   "%sub_ln54_11 = sub i39 %sext_ln54_9, i39 %sext_ln54_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 477 'sub' 'sub_ln54_11' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 478 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 478 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 479 [1/1] (0.88ns)   --->   "%icmp_ln1163_1 = icmp_eq  i33 %indvar_flatten7, i33 %sub_ln1163" [patchMaker.cpp:1163]   --->   Operation 479 'icmp' 'icmp_ln1163_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln1163 = br i1 %icmp_ln1163_1, void %.split25, void %._crit_edge.loopexit205" [patchMaker.cpp:1163]   --->   Operation 480 'br' 'br_ln1163' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 481 [1/1] (0.87ns)   --->   "%add_ln1169 = add i31 %temp_size_1, i31 1" [patchMaker.cpp:1169]   --->   Operation 481 'add' 'add_ln1169' <Predicate = (!icmp_ln1163_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 482 [1/1] (0.89ns)   --->   "%add_ln1163 = add i33 %j_6, i33 1" [patchMaker.cpp:1163]   --->   Operation 482 'add' 'add_ln1163' <Predicate = (!icmp_ln1163_1)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 483 [1/1] (0.34ns)   --->   "%icmp_ln1165 = icmp_eq  i2 %z_2, i2 3" [patchMaker.cpp:1165]   --->   Operation 483 'icmp' 'icmp_ln1165' <Predicate = (!icmp_ln1163_1)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 484 [1/1] (0.27ns)   --->   "%select_ln1163 = select i1 %icmp_ln1165, i2 0, i2 %z_2" [patchMaker.cpp:1163]   --->   Operation 484 'select' 'select_ln1163' <Predicate = (!icmp_ln1163_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 485 [1/1] (0.25ns)   --->   "%select_ln1163_1 = select i1 %icmp_ln1165, i31 %add_ln1169, i31 %temp_size_1" [patchMaker.cpp:1163]   --->   Operation 485 'select' 'select_ln1163_1' <Predicate = (!icmp_ln1163_1)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln1167 = trunc i31 %select_ln1163_1" [patchMaker.cpp:1167]   --->   Operation 486 'trunc' 'trunc_ln1167' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_41 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln1167_1 = trunc i31 %select_ln1163_1" [patchMaker.cpp:1167]   --->   Operation 487 'trunc' 'trunc_ln1167_1' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_41 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_68_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1167_1, i2 0" [patchMaker.cpp:1167]   --->   Operation 488 'bitconcatenate' 'tmp_68_cast' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_41 : Operation 489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1167_1 = sub i10 %tmp_68_cast, i10 %trunc_ln1167" [patchMaker.cpp:1167]   --->   Operation 489 'sub' 'sub_ln1167_1' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_41 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln54_24_mid1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %add_ln1163, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 490 'bitconcatenate' 'shl_ln54_24_mid1' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_41 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln54_14 = sext i38 %shl_ln54_24_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 491 'sext' 'sext_ln54_14' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_41 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln54_25_mid1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %add_ln1163, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 492 'bitconcatenate' 'shl_ln54_25_mid1' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_41 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln54_15 = sext i36 %shl_ln54_25_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 493 'sext' 'sext_ln54_15' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_41 : Operation 494 [1/1] (0.94ns)   --->   "%sub_ln54_15 = sub i39 %sext_ln54_14, i39 %sext_ln54_15" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 494 'sub' 'sub_ln54_15' <Predicate = (!icmp_ln1163_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%select_ln1163_2 = select i1 %icmp_ln1165, i39 %sub_ln54_15, i39 %sub_ln54_11" [patchMaker.cpp:1163]   --->   Operation 495 'select' 'select_ln1163_2' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 496 [1/1] (0.22ns)   --->   "%select_ln1163_3 = select i1 %icmp_ln1165, i33 %add_ln1163, i33 %j_6" [patchMaker.cpp:1163]   --->   Operation 496 'select' 'select_ln1163_3' <Predicate = (!icmp_ln1163_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln1167 = zext i2 %select_ln1163" [patchMaker.cpp:1167]   --->   Operation 497 'zext' 'zext_ln1167' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_41 : Operation 498 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1167_1 = add i10 %sub_ln1167_1, i10 %zext_ln1167" [patchMaker.cpp:1167]   --->   Operation 498 'add' 'add_ln1167_1' <Predicate = (!icmp_ln1163_1)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_41 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%tmp_127 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_7, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 499 'partselect' 'tmp_127' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_41 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%tmp2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_127, i2 %select_ln1163, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 500 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_41 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%sext_ln54_16 = sext i17 %tmp2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 501 'sext' 'sext_ln54_16' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_41 : Operation 502 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln54_5 = add i39 %sext_ln54_16, i39 %select_ln1163_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 502 'add' 'add_ln54_5' <Predicate = (!icmp_ln1163_1)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 503 [1/1] (0.43ns)   --->   "%add_ln1165 = add i2 %select_ln1163, i2 1" [patchMaker.cpp:1165]   --->   Operation 503 'add' 'add_ln1165' <Predicate = (!icmp_ln1163_1)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 6.15>
ST_42 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln1167 = sext i39 %add_ln54_5" [patchMaker.cpp:1167]   --->   Operation 504 'sext' 'sext_ln1167' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_42 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln1167_4 = zext i64 %sext_ln1167" [patchMaker.cpp:1167]   --->   Operation 505 'zext' 'zext_ln1167_4' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_42 : Operation 506 [1/1] (4.51ns)   --->   "%mul_ln1167 = mul i129 %zext_ln1167_4, i129 24595658764946068822" [patchMaker.cpp:1167]   --->   Operation 506 'mul' 'mul_ln1167' <Predicate = (!icmp_ln1163_1)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1167, i32 69, i32 128" [patchMaker.cpp:1167]   --->   Operation 507 'partselect' 'tmp_159' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_42 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln1167_5 = zext i60 %tmp_159" [patchMaker.cpp:1167]   --->   Operation 508 'zext' 'zext_ln1167_5' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_42 : Operation 509 [1/1] (0.00ns)   --->   "%GDarray_addr_5 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1167_5" [patchMaker.cpp:1167]   --->   Operation 509 'getelementptr' 'GDarray_addr_5' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_42 : Operation 510 [2/2] (1.64ns)   --->   "%GDarray_load_5 = load i11 %GDarray_addr_5" [patchMaker.cpp:1167]   --->   Operation 510 'load' 'GDarray_load_5' <Predicate = (!icmp_ln1163_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_42 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1167, i32 69, i32 127" [patchMaker.cpp:1167]   --->   Operation 511 'partselect' 'tmp_69' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_42 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln1167_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_69, i5 0" [patchMaker.cpp:1167]   --->   Operation 512 'bitconcatenate' 'shl_ln1167_1' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_42 : Operation 513 [1/1] (0.00ns)   --->   "%shl_ln1167_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_159, i3 0" [patchMaker.cpp:1167]   --->   Operation 513 'bitconcatenate' 'shl_ln1167_2' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_42 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln1167_1 = zext i63 %shl_ln1167_2" [patchMaker.cpp:1167]   --->   Operation 514 'zext' 'zext_ln1167_1' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_42 : Operation 515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1167 = sub i64 %zext_ln1167_1, i64 %shl_ln1167_1" [patchMaker.cpp:1167]   --->   Operation 515 'sub' 'sub_ln1167' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 516 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1167 = add i64 %sub_ln1167, i64 %sext_ln1167" [patchMaker.cpp:1167]   --->   Operation 516 'add' 'add_ln1167' <Predicate = (!icmp_ln1163_1)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 43 <SV = 24> <Delay = 4.03>
ST_43 : Operation 517 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1163_3_VITIS_LOOP_1165_4_str"   --->   Operation 517 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_43 : Operation 518 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 518 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_43 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln1167_2 = zext i10 %add_ln1167_1" [patchMaker.cpp:1167]   --->   Operation 519 'zext' 'zext_ln1167_2' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_43 : Operation 520 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr i64 %temp, i64 0, i64 %zext_ln1167_2" [patchMaker.cpp:1167]   --->   Operation 520 'getelementptr' 'temp_addr_1' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_43 : Operation 521 [1/1] (0.00ns)   --->   "%specloopname_ln1165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [patchMaker.cpp:1165]   --->   Operation 521 'specloopname' 'specloopname_ln1165' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_43 : Operation 522 [1/2] (1.64ns)   --->   "%GDarray_load_5 = load i11 %GDarray_addr_5" [patchMaker.cpp:1167]   --->   Operation 522 'load' 'GDarray_load_5' <Predicate = (!icmp_ln1163_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_43 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1167, i3 0" [patchMaker.cpp:1167]   --->   Operation 523 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_43 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln1167_3 = zext i67 %shl_ln6" [patchMaker.cpp:1167]   --->   Operation 524 'zext' 'zext_ln1167_3' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_43 : Operation 525 [1/1] (1.18ns)   --->   "%lshr_ln1167 = lshr i192 %GDarray_load_5, i192 %zext_ln1167_3" [patchMaker.cpp:1167]   --->   Operation 525 'lshr' 'lshr_ln1167' <Predicate = (!icmp_ln1163_1)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln1167_2 = trunc i192 %lshr_ln1167" [patchMaker.cpp:1167]   --->   Operation 526 'trunc' 'trunc_ln1167_2' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>
ST_43 : Operation 527 [1/1] (1.20ns)   --->   "%store_ln1167 = store i64 %trunc_ln1167_2, i10 %temp_addr_1" [patchMaker.cpp:1167]   --->   Operation 527 'store' 'store_ln1167' <Predicate = (!icmp_ln1163_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_43 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 528 'br' 'br_ln0' <Predicate = (!icmp_ln1163_1)> <Delay = 0.00>

State 44 <SV = 23> <Delay = 0.00>
ST_44 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 529 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 45 <SV = 22> <Delay = 6.42>
ST_45 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1151 = sext i32 %j_3" [patchMaker.cpp:1151]   --->   Operation 530 'sext' 'sext_ln1151' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1151_1 = sext i32 %j_3" [patchMaker.cpp:1151]   --->   Operation 531 'sext' 'sext_ln1151_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1151_2 = sext i32 %j_3" [patchMaker.cpp:1151]   --->   Operation 532 'sext' 'sext_ln1151_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1151_3 = sext i32 %right_bound" [patchMaker.cpp:1151]   --->   Operation 533 'sext' 'sext_ln1151_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 534 [1/1] (0.88ns)   --->   "%add_ln1151 = add i33 %sext_ln1151_3, i33 1" [patchMaker.cpp:1151]   --->   Operation 534 'add' 'add_ln1151' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln1151_4 = sext i33 %add_ln1151" [patchMaker.cpp:1151]   --->   Operation 535 'sext' 'sext_ln1151_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 536 [1/1] (0.89ns)   --->   "%sub_ln1151 = sub i34 %sext_ln1151_4, i34 %sext_ln1151_2" [patchMaker.cpp:1151]   --->   Operation 536 'sub' 'sub_ln1151' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 537 [1/1] (0.88ns)   --->   "%icmp_ln1151_1 = icmp_ne  i33 %add_ln1151, i33 %sext_ln1151_1" [patchMaker.cpp:1151]   --->   Operation 537 'icmp' 'icmp_ln1151_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 538 [1/1] (0.22ns)   --->   "%select_ln1151 = select i1 %icmp_ln1151_1, i34 %sub_ln1151, i34 1" [patchMaker.cpp:1151]   --->   Operation 538 'select' 'select_ln1151' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln54_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 539 'bitconcatenate' 'shl_ln54_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i16 %shl_ln54_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 540 'zext' 'zext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln54_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 541 'bitconcatenate' 'shl_ln54_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i14 %shl_ln54_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 542 'zext' 'zext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 543 [1/1] (0.78ns)   --->   "%sub_ln54_6 = sub i17 %zext_ln54_5, i17 %zext_ln54_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 543 'sub' 'sub_ln54_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1151_5 = sext i34 %select_ln1151" [patchMaker.cpp:1151]   --->   Operation 544 'sext' 'sext_ln1151_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln1151 = zext i64 %sext_ln1151_5" [patchMaker.cpp:1151]   --->   Operation 545 'zext' 'zext_ln1151' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 546 [1/1] (4.43ns)   --->   "%mul_ln1151 = mul i66 %zext_ln1151, i66 3" [patchMaker.cpp:1151]   --->   Operation 546 'mul' 'mul_ln1151' <Predicate = true> <Delay = 4.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 547 [1/1] (0.38ns)   --->   "%br_ln1151 = br void" [patchMaker.cpp:1151]   --->   Operation 547 'br' 'br_ln1151' <Predicate = true> <Delay = 0.38>

State 46 <SV = 23> <Delay = 3.44>
ST_46 : Operation 548 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i66 0, void %.lr.ph, i66 %add_ln1151_2, void %.split20" [patchMaker.cpp:1151]   --->   Operation 548 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 549 [1/1] (0.00ns)   --->   "%temp_size = phi i64 0, void %.lr.ph, i64 %select_ln1151_1, void %.split20" [patchMaker.cpp:1151]   --->   Operation 549 'phi' 'temp_size' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 550 [1/1] (0.00ns)   --->   "%j_5 = phi i64 %sext_ln1151, void %.lr.ph, i64 %select_ln1151_2, void %.split20" [patchMaker.cpp:1151]   --->   Operation 550 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 551 [1/1] (0.00ns)   --->   "%z_1 = phi i2 0, void %.lr.ph, i2 %add_ln1153, void %.split20" [patchMaker.cpp:1153]   --->   Operation 551 'phi' 'z_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 552 [1/1] (1.15ns)   --->   "%add_ln1151_2 = add i66 %indvar_flatten, i66 1" [patchMaker.cpp:1151]   --->   Operation 552 'add' 'add_ln1151_2' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_10)   --->   "%shl_ln54 = shl i64 %j_5, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 553 'shl' 'shl_ln54' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_10)   --->   "%shl_ln54_12 = shl i64 %j_5, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 554 'shl' 'shl_ln54_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 555 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_10 = sub i64 %shl_ln54, i64 %shl_ln54_12" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 555 'sub' 'sub_ln54_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 556 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 556 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 557 [1/1] (1.07ns)   --->   "%icmp_ln1151_2 = icmp_eq  i66 %indvar_flatten, i66 %mul_ln1151" [patchMaker.cpp:1151]   --->   Operation 557 'icmp' 'icmp_ln1151_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln1151 = br i1 %icmp_ln1151_2, void %.split20, void %._crit_edge.loopexit206" [patchMaker.cpp:1151]   --->   Operation 558 'br' 'br_ln1151' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 559 [1/1] (1.14ns)   --->   "%add_ln1157 = add i64 %temp_size, i64 1" [patchMaker.cpp:1157]   --->   Operation 559 'add' 'add_ln1157' <Predicate = (!icmp_ln1151_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 560 [1/1] (1.14ns)   --->   "%add_ln1151_1 = add i64 %j_5, i64 1" [patchMaker.cpp:1151]   --->   Operation 560 'add' 'add_ln1151_1' <Predicate = (!icmp_ln1151_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 561 [1/1] (0.34ns)   --->   "%icmp_ln1153 = icmp_eq  i2 %z_1, i2 3" [patchMaker.cpp:1153]   --->   Operation 561 'icmp' 'icmp_ln1153' <Predicate = (!icmp_ln1151_2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 562 [1/1] (0.27ns)   --->   "%select_ln1140 = select i1 %icmp_ln1153, i2 0, i2 %z_1" [patchMaker.cpp:1140]   --->   Operation 562 'select' 'select_ln1140' <Predicate = (!icmp_ln1151_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_14)   --->   "%shl_ln54_19 = shl i64 %add_ln1151_1, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 563 'shl' 'shl_ln54_19' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_46 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_14)   --->   "%shl_ln54_20 = shl i64 %add_ln1151_1, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 564 'shl' 'shl_ln54_20' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_46 : Operation 565 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_14 = sub i64 %shl_ln54_19, i64 %shl_ln54_20" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 565 'sub' 'sub_ln54_14' <Predicate = (!icmp_ln1151_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%select_ln1140_1 = select i1 %icmp_ln1153, i64 %sub_ln54_14, i64 %sub_ln54_10" [patchMaker.cpp:1140]   --->   Operation 566 'select' 'select_ln1140_1' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 567 [1/1] (0.41ns)   --->   "%select_ln1151_1 = select i1 %icmp_ln1153, i64 %add_ln1157, i64 %temp_size" [patchMaker.cpp:1151]   --->   Operation 567 'select' 'select_ln1151_1' <Predicate = (!icmp_ln1151_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln1155 = trunc i64 %select_ln1151_1" [patchMaker.cpp:1155]   --->   Operation 568 'trunc' 'trunc_ln1155' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_46 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln1155_1 = trunc i64 %select_ln1151_1" [patchMaker.cpp:1155]   --->   Operation 569 'trunc' 'trunc_ln1155_1' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_46 : Operation 570 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1155_1, i2 0" [patchMaker.cpp:1155]   --->   Operation 570 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_46 : Operation 571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1155_1 = sub i10 %p_shl_cast, i10 %trunc_ln1155" [patchMaker.cpp:1155]   --->   Operation 571 'sub' 'sub_ln1155_1' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_46 : Operation 572 [1/1] (0.41ns)   --->   "%select_ln1151_2 = select i1 %icmp_ln1153, i64 %add_ln1151_1, i64 %j_5" [patchMaker.cpp:1151]   --->   Operation 572 'select' 'select_ln1151_2' <Predicate = (!icmp_ln1151_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln1155 = zext i2 %select_ln1140" [patchMaker.cpp:1155]   --->   Operation 573 'zext' 'zext_ln1155' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_46 : Operation 574 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1155_1 = add i10 %sub_ln1155_1, i10 %zext_ln1155" [patchMaker.cpp:1155]   --->   Operation 574 'add' 'add_ln1155_1' <Predicate = (!icmp_ln1151_2)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_46 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%tmp_126 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_6, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 575 'partselect' 'tmp_126' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_46 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%tmp1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_126, i2 %select_ln1140, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 576 'bitconcatenate' 'tmp1' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_46 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%sext_ln54_13 = sext i17 %tmp1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 577 'sext' 'sext_ln54_13' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_46 : Operation 578 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln54_4 = add i64 %sext_ln54_13, i64 %select_ln1140_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 578 'add' 'add_ln54_4' <Predicate = (!icmp_ln1151_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 579 [1/1] (0.43ns)   --->   "%add_ln1153 = add i2 %select_ln1140, i2 1" [patchMaker.cpp:1153]   --->   Operation 579 'add' 'add_ln1153' <Predicate = (!icmp_ln1151_2)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 24> <Delay = 6.15>
ST_47 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln1155_4 = zext i64 %add_ln54_4" [patchMaker.cpp:1155]   --->   Operation 580 'zext' 'zext_ln1155_4' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_47 : Operation 581 [1/1] (4.51ns)   --->   "%mul_ln1155 = mul i129 %zext_ln1155_4, i129 24595658764946068822" [patchMaker.cpp:1155]   --->   Operation 581 'mul' 'mul_ln1155' <Predicate = (!icmp_ln1151_2)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1155, i32 69, i32 128" [patchMaker.cpp:1155]   --->   Operation 582 'partselect' 'tmp_158' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_47 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1155_5 = zext i60 %tmp_158" [patchMaker.cpp:1155]   --->   Operation 583 'zext' 'zext_ln1155_5' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_47 : Operation 584 [1/1] (0.00ns)   --->   "%GDarray_addr_4 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1155_5" [patchMaker.cpp:1155]   --->   Operation 584 'getelementptr' 'GDarray_addr_4' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_47 : Operation 585 [2/2] (1.64ns)   --->   "%GDarray_load_4 = load i11 %GDarray_addr_4" [patchMaker.cpp:1155]   --->   Operation 585 'load' 'GDarray_load_4' <Predicate = (!icmp_ln1151_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_47 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1155, i32 69, i32 127" [patchMaker.cpp:1155]   --->   Operation 586 'partselect' 'tmp_66' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_47 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln1155_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_66, i5 0" [patchMaker.cpp:1155]   --->   Operation 587 'bitconcatenate' 'shl_ln1155_1' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_47 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln1155_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_158, i3 0" [patchMaker.cpp:1155]   --->   Operation 588 'bitconcatenate' 'shl_ln1155_2' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_47 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1155_1 = zext i63 %shl_ln1155_2" [patchMaker.cpp:1155]   --->   Operation 589 'zext' 'zext_ln1155_1' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_47 : Operation 590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1155 = sub i64 %zext_ln1155_1, i64 %shl_ln1155_1" [patchMaker.cpp:1155]   --->   Operation 590 'sub' 'sub_ln1155' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_47 : Operation 591 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1155 = add i64 %sub_ln1155, i64 %add_ln54_4" [patchMaker.cpp:1155]   --->   Operation 591 'add' 'add_ln1155' <Predicate = (!icmp_ln1151_2)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 48 <SV = 25> <Delay = 4.03>
ST_48 : Operation 592 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1151_1_VITIS_LOOP_1153_2_str"   --->   Operation 592 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_48 : Operation 593 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 593 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_48 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln1155_3 = zext i10 %add_ln1155_1" [patchMaker.cpp:1155]   --->   Operation 594 'zext' 'zext_ln1155_3' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_48 : Operation 595 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i64 %temp, i64 0, i64 %zext_ln1155_3" [patchMaker.cpp:1155]   --->   Operation 595 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_48 : Operation 596 [1/1] (0.00ns)   --->   "%specloopname_ln1153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [patchMaker.cpp:1153]   --->   Operation 596 'specloopname' 'specloopname_ln1153' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_48 : Operation 597 [1/2] (1.64ns)   --->   "%GDarray_load_4 = load i11 %GDarray_addr_4" [patchMaker.cpp:1155]   --->   Operation 597 'load' 'GDarray_load_4' <Predicate = (!icmp_ln1151_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_48 : Operation 598 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1155, i3 0" [patchMaker.cpp:1155]   --->   Operation 598 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_48 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln1155_2 = zext i67 %shl_ln5" [patchMaker.cpp:1155]   --->   Operation 599 'zext' 'zext_ln1155_2' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_48 : Operation 600 [1/1] (1.18ns)   --->   "%lshr_ln1155 = lshr i192 %GDarray_load_4, i192 %zext_ln1155_2" [patchMaker.cpp:1155]   --->   Operation 600 'lshr' 'lshr_ln1155' <Predicate = (!icmp_ln1151_2)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln1155_2 = trunc i192 %lshr_ln1155" [patchMaker.cpp:1155]   --->   Operation 601 'trunc' 'trunc_ln1155_2' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>
ST_48 : Operation 602 [1/1] (1.20ns)   --->   "%store_ln1155 = store i64 %trunc_ln1155_2, i10 %temp_addr" [patchMaker.cpp:1155]   --->   Operation 602 'store' 'store_ln1155' <Predicate = (!icmp_ln1151_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_48 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 603 'br' 'br_ln0' <Predicate = (!icmp_ln1151_2)> <Delay = 0.00>

State 49 <SV = 25> <Delay = 3.59>
ST_49 : Operation 604 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i6 0, void %._crit_edge, i6 %add_ln9_1, void %.split9" [patchMaker.cpp:9]   --->   Operation 604 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 605 [1/1] (0.00ns)   --->   "%i_10 = phi i5 0, void %._crit_edge, i5 %select_ln9_1, void %.split9" [patchMaker.cpp:9]   --->   Operation 605 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 606 [1/1] (0.00ns)   --->   "%z = phi i2 0, void %._crit_edge, i2 %add_ln11, void %.split9" [patchMaker.cpp:11]   --->   Operation 606 'phi' 'z' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 607 [1/1] (0.70ns)   --->   "%add_ln9_1 = add i6 %indvar_flatten31, i6 1" [patchMaker.cpp:9]   --->   Operation 607 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 608 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 608 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 609 [1/1] (0.61ns)   --->   "%icmp_ln9 = icmp_eq  i6 %indvar_flatten31, i6 48" [patchMaker.cpp:9]   --->   Operation 609 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split16, void %_Z19initWedgeSuperPointRA16_A3_lPS_i.exit" [patchMaker.cpp:9]   --->   Operation 610 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 611 [1/1] (0.70ns)   --->   "%add_ln9 = add i5 %i_10, i5 1" [patchMaker.cpp:9]   --->   Operation 611 'add' 'add_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 612 [1/1] (0.34ns)   --->   "%icmp_ln11 = icmp_eq  i2 %z, i2 3" [patchMaker.cpp:11]   --->   Operation 612 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 613 [1/1] (0.27ns)   --->   "%select_ln9 = select i1 %icmp_ln11, i2 0, i2 %z" [patchMaker.cpp:9]   --->   Operation 613 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 614 [1/1] (0.27ns)   --->   "%select_ln9_1 = select i1 %icmp_ln11, i5 %add_ln9, i5 %i_10" [patchMaker.cpp:9]   --->   Operation 614 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %select_ln9_1" [patchMaker.cpp:13]   --->   Operation 615 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln9_1, i2 0" [patchMaker.cpp:13]   --->   Operation 616 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i7 %tmp_79" [patchMaker.cpp:13]   --->   Operation 617 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 618 [1/1] (0.70ns)   --->   "%sub_ln13 = sub i8 %zext_ln13_1, i8 %zext_ln13" [patchMaker.cpp:13]   --->   Operation 618 'sub' 'sub_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 619 [1/1] (0.00ns)   --->   "%sub_ln13_cast = sext i8 %sub_ln13" [patchMaker.cpp:13]   --->   Operation 619 'sext' 'sub_ln13_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i2 %select_ln9" [patchMaker.cpp:13]   --->   Operation 620 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 621 [1/1] (0.70ns)   --->   "%add_ln13 = add i9 %sub_ln13_cast, i9 %zext_ln13_2" [patchMaker.cpp:13]   --->   Operation 621 'add' 'add_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i9 %add_ln13" [patchMaker.cpp:13]   --->   Operation 622 'sext' 'sext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 623 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr i64 %temp, i64 0, i64 %sext_ln13" [patchMaker.cpp:13]   --->   Operation 623 'getelementptr' 'temp_addr_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 624 [1/1] (0.00ns)   --->   "%init_patch_addr = getelementptr i64 %init_patch, i64 0, i64 %sext_ln13" [patchMaker.cpp:13]   --->   Operation 624 'getelementptr' 'init_patch_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 625 [1/1] (0.00ns)   --->   "%init_patch1_addr = getelementptr i64 %init_patch1, i64 0, i64 %sext_ln13" [patchMaker.cpp:13]   --->   Operation 625 'getelementptr' 'init_patch1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 626 [1/1] (0.00ns)   --->   "%init_patch2_addr = getelementptr i64 %init_patch2, i64 0, i64 %sext_ln13" [patchMaker.cpp:13]   --->   Operation 626 'getelementptr' 'init_patch2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 627 [1/1] (0.00ns)   --->   "%init_patch3_addr = getelementptr i64 %init_patch3, i64 0, i64 %sext_ln13" [patchMaker.cpp:13]   --->   Operation 627 'getelementptr' 'init_patch3_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 628 [1/1] (0.00ns)   --->   "%init_patch4_addr = getelementptr i64 %init_patch4, i64 0, i64 %sext_ln13" [patchMaker.cpp:13]   --->   Operation 628 'getelementptr' 'init_patch4_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_49 : Operation 629 [2/2] (1.20ns)   --->   "%temp_load = load i10 %temp_addr_4" [patchMaker.cpp:13]   --->   Operation 629 'load' 'temp_load' <Predicate = (!icmp_ln9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_49 : Operation 630 [1/1] (0.65ns)   --->   "%switch_ln13 = switch i3 %trunc_ln13, void %branch4, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3" [patchMaker.cpp:13]   --->   Operation 630 'switch' 'switch_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.65>
ST_49 : Operation 631 [1/1] (0.43ns)   --->   "%add_ln11 = add i2 %select_ln9, i2 1" [patchMaker.cpp:11]   --->   Operation 631 'add' 'add_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 632 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 50 <SV = 26> <Delay = 1.91>
ST_50 : Operation 633 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initWedgeSP_loop_VITIS_LOOP_11_1_str"   --->   Operation 633 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_50 : Operation 634 [1/1] (0.00ns)   --->   "%empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 634 'speclooptripcount' 'empty_107' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_50 : Operation 635 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 635 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_50 : Operation 636 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [patchMaker.cpp:11]   --->   Operation 636 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_50 : Operation 637 [1/2] (1.20ns)   --->   "%temp_load = load i10 %temp_addr_4" [patchMaker.cpp:13]   --->   Operation 637 'load' 'temp_load' <Predicate = (!icmp_ln9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_50 : Operation 638 [1/1] (0.71ns)   --->   "%store_ln13 = store i64 %temp_load, i6 %init_patch3_addr" [patchMaker.cpp:13]   --->   Operation 638 'store' 'store_ln13' <Predicate = (trunc_ln13 == 3)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_50 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split9" [patchMaker.cpp:13]   --->   Operation 639 'br' 'br_ln13' <Predicate = (trunc_ln13 == 3)> <Delay = 0.00>
ST_50 : Operation 640 [1/1] (0.71ns)   --->   "%store_ln13 = store i64 %temp_load, i6 %init_patch2_addr" [patchMaker.cpp:13]   --->   Operation 640 'store' 'store_ln13' <Predicate = (trunc_ln13 == 2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_50 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split9" [patchMaker.cpp:13]   --->   Operation 641 'br' 'br_ln13' <Predicate = (trunc_ln13 == 2)> <Delay = 0.00>
ST_50 : Operation 642 [1/1] (0.71ns)   --->   "%store_ln13 = store i64 %temp_load, i6 %init_patch1_addr" [patchMaker.cpp:13]   --->   Operation 642 'store' 'store_ln13' <Predicate = (trunc_ln13 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_50 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split9" [patchMaker.cpp:13]   --->   Operation 643 'br' 'br_ln13' <Predicate = (trunc_ln13 == 1)> <Delay = 0.00>
ST_50 : Operation 644 [1/1] (0.71ns)   --->   "%store_ln13 = store i64 %temp_load, i6 %init_patch_addr" [patchMaker.cpp:13]   --->   Operation 644 'store' 'store_ln13' <Predicate = (trunc_ln13 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_50 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split9" [patchMaker.cpp:13]   --->   Operation 645 'br' 'br_ln13' <Predicate = (trunc_ln13 == 0)> <Delay = 0.00>
ST_50 : Operation 646 [1/1] (0.71ns)   --->   "%store_ln13 = store i64 %temp_load, i6 %init_patch4_addr" [patchMaker.cpp:13]   --->   Operation 646 'store' 'store_ln13' <Predicate = (trunc_ln13 != 0 & trunc_ln13 != 1 & trunc_ln13 != 2 & trunc_ln13 != 3)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_50 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split9" [patchMaker.cpp:13]   --->   Operation 647 'br' 'br_ln13' <Predicate = (trunc_ln13 != 0 & trunc_ln13 != 1 & trunc_ln13 != 2 & trunc_ln13 != 3)> <Delay = 0.00>

State 51 <SV = 26> <Delay = 0.00>
ST_51 : Operation 648 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %original_ppl_read" [patchMaker.cpp:1216]   --->   Operation 648 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 649 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %add_ln1215" [patchMaker.cpp:1216]   --->   Operation 649 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 650 [1/1] (0.00ns)   --->   "%ret_ln1216 = ret i64 %mrv_1" [patchMaker.cpp:1216]   --->   Operation 650 'ret' 'ret_ln1216' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	wire read on port 'i' [25]  (0 ns)
	'getelementptr' operation ('radii_addr', patchMaker.cpp:1111) [30]  (0 ns)
	'load' operation ('y', patchMaker.cpp:1111) on array 'radii' [31]  (0.699 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	'load' operation ('GDn_points_load', patchMaker.cpp:1111) on array 'GDn_points' [33]  (0.699 ns)
	'icmp' operation ('icmp_ln1115', patchMaker.cpp:1115) [34]  (0.859 ns)
	multiplexor before 'phi' operation ('row_list_size', patchMaker.cpp:1111) with incoming values : ('GDn_points_load', patchMaker.cpp:1111) [86]  (0.387 ns)

 <State 3>: 1.85ns
The critical path consists of the following:
	'phi' operation ('row_list_size', patchMaker.cpp:1117) with incoming values : ('add_ln1117_1', patchMaker.cpp:1117) [47]  (0 ns)
	'sub' operation ('sub_ln54_5', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [60]  (0.922 ns)
	'add' operation ('add_ln54', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [62]  (0.932 ns)

 <State 4>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1117', patchMaker.cpp:1117) [65]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr', patchMaker.cpp:1117) [68]  (0 ns)
	'load' operation ('GDarray_load', patchMaker.cpp:1117) on array 'GDarray' [69]  (1.65 ns)

 <State 5>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load', patchMaker.cpp:1117) on array 'GDarray' [69]  (1.65 ns)
	'lshr' operation ('lshr_ln1117', patchMaker.cpp:1117) [78]  (1.19 ns)
	'store' operation ('store_ln1117', patchMaker.cpp:1117) of variable 'trunc_ln1117', patchMaker.cpp:1117 on array 'row_list', patchMaker.cpp:1112 [81]  (1.2 ns)

 <State 6>: 5.5ns
The critical path consists of the following:
	'sub' operation ('sub_ln1121', patchMaker.cpp:1121) [87]  (1.15 ns)
	'sitofp' operation ('conv9', patchMaker.cpp:1121) [88]  (4.35 ns)

 <State 7>: 4.35ns
The critical path consists of the following:
	'sitofp' operation ('conv9', patchMaker.cpp:1121) [88]  (4.35 ns)

 <State 8>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1121) [92]  (7.07 ns)

 <State 9>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1121) [92]  (7.07 ns)

 <State 10>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1121) [92]  (7.07 ns)

 <State 11>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1121) [92]  (7.07 ns)

 <State 12>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1121) [92]  (7.07 ns)

 <State 13>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1121) [92]  (7.07 ns)

 <State 14>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul', patchMaker.cpp:1121) [93]  (4.9 ns)

 <State 15>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul', patchMaker.cpp:1121) [93]  (4.9 ns)

 <State 16>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x', patchMaker.cpp:1121) [95]  (6.15 ns)

 <State 17>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x', patchMaker.cpp:1121) [95]  (6.15 ns)

 <State 18>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x', patchMaker.cpp:1121) [95]  (6.15 ns)

 <State 19>: 3.62ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341) [103]  (0.705 ns)
	'select' operation ('ush') [107]  (0.303 ns)
	'lshr' operation ('r.V') [110]  (0 ns)
	'select' operation ('val') [115]  (1.05 ns)
	'sub' operation ('result.V') [116]  (1.15 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [117]  (0.411 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1249->patchMaker.cpp:1124) with incoming values : ('add_ln1245', patchMaker.cpp:1245->patchMaker.cpp:1124) [122]  (0 ns)
	'getelementptr' operation ('row_list_addr_1', patchMaker.cpp:1247->patchMaker.cpp:1124) [131]  (0 ns)
	'load' operation ('row_list_load', patchMaker.cpp:1247->patchMaker.cpp:1124) on array 'row_list', patchMaker.cpp:1112 [132]  (1.2 ns)

 <State 21>: 7ns
The critical path consists of the following:
	'load' operation ('row_list_load', patchMaker.cpp:1247->patchMaker.cpp:1124) on array 'row_list', patchMaker.cpp:1112 [132]  (1.2 ns)
	'sub' operation ('__x', patchMaker.cpp:1247->patchMaker.cpp:1124) [133]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [134]  (4.65 ns)

 <State 22>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [134]  (4.65 ns)

 <State 23>: 6.66ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [140]  (4.65 ns)
	'dcmp' operation ('tmp_125', patchMaker.cpp:1247->patchMaker.cpp:1124) [155]  (2.01 ns)

 <State 24>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_125', patchMaker.cpp:1247->patchMaker.cpp:1124) [155]  (2.01 ns)
	'and' operation ('and_ln1247_1', patchMaker.cpp:1247->patchMaker.cpp:1124) [156]  (0.122 ns)
	'select' operation ('__x', patchMaker.cpp:1247->patchMaker.cpp:1124) [158]  (0.411 ns)

 <State 25>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('trapezoid_edges_addr', patchMaker.cpp:1111) [162]  (0 ns)
	'load' operation ('trapezoid_edges_load', patchMaker.cpp:1111) on array 'trapezoid_edges' [163]  (0.699 ns)

 <State 26>: 0.699ns
The critical path consists of the following:
	'load' operation ('trapezoid_edges_load', patchMaker.cpp:1111) on array 'trapezoid_edges' [163]  (0.699 ns)

 <State 27>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1228->patchMaker.cpp:1128) with incoming values : ('add_ln1224', patchMaker.cpp:1224->patchMaker.cpp:1128) [169]  (0 ns)
	'getelementptr' operation ('row_list_addr_2', patchMaker.cpp:1226->patchMaker.cpp:1128) [179]  (0 ns)
	'load' operation ('row_list_load_1', patchMaker.cpp:1226->patchMaker.cpp:1128) on array 'row_list', patchMaker.cpp:1112 [180]  (1.2 ns)

 <State 28>: 7ns
The critical path consists of the following:
	'load' operation ('row_list_load_1', patchMaker.cpp:1226->patchMaker.cpp:1128) on array 'row_list', patchMaker.cpp:1112 [180]  (1.2 ns)
	'add' operation ('__x', patchMaker.cpp:1226->patchMaker.cpp:1128) [181]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [182]  (4.65 ns)

 <State 29>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [182]  (4.65 ns)

 <State 30>: 3.64ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [189]  (0.735 ns)
	'select' operation ('ush') [193]  (0.299 ns)
	'lshr' operation ('r.V') [196]  (0 ns)
	'select' operation ('val') [201]  (1.13 ns)
	'icmp' operation ('icmp_ln1226', patchMaker.cpp:1226->patchMaker.cpp:1128) [202]  (1.06 ns)
	'select' operation ('lbVal', patchMaker.cpp:1226->patchMaker.cpp:1128) [204]  (0.411 ns)

 <State 31>: 3.56ns
The critical path consists of the following:
	'add' operation ('add_ln1175', patchMaker.cpp:1175) [233]  (0.88 ns)
	'icmp' operation ('icmp_ln1175', patchMaker.cpp:1175) [234]  (0.859 ns)
	'and' operation ('and_ln1175', patchMaker.cpp:1175) [236]  (0 ns)
	'select' operation ('select_ln1175', patchMaker.cpp:1175) [238]  (0.227 ns)
	'sub' operation ('sub_ln1190', patchMaker.cpp:1190) [239]  (0 ns)
	'add' operation ('j', patchMaker.cpp:1190) [240]  (0.731 ns)
	'icmp' operation ('icmp_ln1204', patchMaker.cpp:1204) [244]  (0.859 ns)

 <State 32>: 6.43ns
The critical path consists of the following:
	'add' operation ('add_ln1204_1', patchMaker.cpp:1204) [253]  (0.88 ns)
	'sub' operation ('sub_ln1204', patchMaker.cpp:1204) [255]  (0.89 ns)
	'select' operation ('select_ln1204', patchMaker.cpp:1204) [257]  (0.228 ns)
	'mul' operation ('mul_ln1204', patchMaker.cpp:1204) [265]  (4.43 ns)

 <State 33>: 3.44ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1204) with incoming values : ('sext_ln1204', patchMaker.cpp:1204) ('select_ln1204_2', patchMaker.cpp:1204) [270]  (0 ns)
	'add' operation ('add_ln1204_2', patchMaker.cpp:1204) [281]  (1.15 ns)
	'shl' operation ('shl_ln54_21', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [285]  (0 ns)
	'sub' operation ('sub_ln54_17', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [287]  (1.15 ns)
	'select' operation ('select_ln1140_3', patchMaker.cpp:1140) [288]  (0 ns)
	'add' operation ('add_ln54_7', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [304]  (1.15 ns)

 <State 34>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1208', patchMaker.cpp:1208) [306]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_7', patchMaker.cpp:1208) [309]  (0 ns)
	'load' operation ('GDarray_load_7', patchMaker.cpp:1208) on array 'GDarray' [310]  (1.65 ns)

 <State 35>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_7', patchMaker.cpp:1208) on array 'GDarray' [310]  (1.65 ns)
	'lshr' operation ('lshr_ln1208', patchMaker.cpp:1208) [319]  (1.19 ns)
	'store' operation ('store_ln1208', patchMaker.cpp:1208) of variable 'trunc_ln1208_2', patchMaker.cpp:1208 on array 'temp' [321]  (1.2 ns)

 <State 36>: 0.88ns
The critical path consists of the following:
	'add' operation ('add_ln1215', patchMaker.cpp:1215) [577]  (0.88 ns)

 <State 37>: 2.79ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1192) with incoming values : ('sext_ln1192', patchMaker.cpp:1192) ('select_ln1192_3', patchMaker.cpp:1192) [344]  (0 ns)
	'add' operation ('add_ln1192', patchMaker.cpp:1192) [357]  (0.89 ns)
	'sub' operation ('sub_ln54_16', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [370]  (0.943 ns)
	'select' operation ('select_ln1192_2', patchMaker.cpp:1192) [371]  (0 ns)
	'add' operation ('add_ln54_6', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [382]  (0.954 ns)

 <State 38>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1196', patchMaker.cpp:1196) [385]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_6', patchMaker.cpp:1196) [388]  (0 ns)
	'load' operation ('GDarray_load_6', patchMaker.cpp:1196) on array 'GDarray' [389]  (1.65 ns)

 <State 39>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_6', patchMaker.cpp:1196) on array 'GDarray' [389]  (1.65 ns)
	'lshr' operation ('lshr_ln1196', patchMaker.cpp:1196) [398]  (1.19 ns)
	'store' operation ('store_ln1196', patchMaker.cpp:1196) of variable 'trunc_ln1196_2', patchMaker.cpp:1196 on array 'temp' [400]  (1.2 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 2.79ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1163) with incoming values : ('sext_ln1163', patchMaker.cpp:1163) ('select_ln1163_3', patchMaker.cpp:1163) [433]  (0 ns)
	'add' operation ('add_ln1163', patchMaker.cpp:1163) [446]  (0.89 ns)
	'sub' operation ('sub_ln54_15', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [459]  (0.943 ns)
	'select' operation ('select_ln1163_2', patchMaker.cpp:1163) [460]  (0 ns)
	'add' operation ('add_ln54_5', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [471]  (0.954 ns)

 <State 42>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1167', patchMaker.cpp:1167) [474]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_5', patchMaker.cpp:1167) [477]  (0 ns)
	'load' operation ('GDarray_load_5', patchMaker.cpp:1167) on array 'GDarray' [478]  (1.65 ns)

 <State 43>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_5', patchMaker.cpp:1167) on array 'GDarray' [478]  (1.65 ns)
	'lshr' operation ('lshr_ln1167', patchMaker.cpp:1167) [487]  (1.19 ns)
	'store' operation ('store_ln1167', patchMaker.cpp:1167) of variable 'trunc_ln1167_2', patchMaker.cpp:1167 on array 'temp' [489]  (1.2 ns)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 6.43ns
The critical path consists of the following:
	'add' operation ('add_ln1151', patchMaker.cpp:1151) [503]  (0.88 ns)
	'sub' operation ('sub_ln1151', patchMaker.cpp:1151) [505]  (0.89 ns)
	'select' operation ('select_ln1151', patchMaker.cpp:1151) [507]  (0.228 ns)
	'mul' operation ('mul_ln1151', patchMaker.cpp:1151) [515]  (4.43 ns)

 <State 46>: 3.44ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1151) with incoming values : ('sext_ln1151', patchMaker.cpp:1151) ('select_ln1151_2', patchMaker.cpp:1151) [520]  (0 ns)
	'add' operation ('add_ln1151_1', patchMaker.cpp:1151) [531]  (1.15 ns)
	'shl' operation ('shl_ln54_20', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [536]  (0 ns)
	'sub' operation ('sub_ln54_14', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [537]  (1.15 ns)
	'select' operation ('select_ln1140_1', patchMaker.cpp:1140) [538]  (0 ns)
	'add' operation ('add_ln54_4', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [554]  (1.15 ns)

 <State 47>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1155', patchMaker.cpp:1155) [556]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_4', patchMaker.cpp:1155) [559]  (0 ns)
	'load' operation ('GDarray_load_4', patchMaker.cpp:1155) on array 'GDarray' [560]  (1.65 ns)

 <State 48>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_4', patchMaker.cpp:1155) on array 'GDarray' [560]  (1.65 ns)
	'lshr' operation ('lshr_ln1155', patchMaker.cpp:1155) [569]  (1.19 ns)
	'store' operation ('store_ln1155', patchMaker.cpp:1155) of variable 'trunc_ln1155_2', patchMaker.cpp:1155 on array 'temp' [571]  (1.2 ns)

 <State 49>: 3.6ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:9) with incoming values : ('select_ln9_1', patchMaker.cpp:9) [582]  (0 ns)
	'add' operation ('add_ln9', patchMaker.cpp:9) [589]  (0.707 ns)
	'select' operation ('select_ln9_1', patchMaker.cpp:9) [594]  (0.278 ns)
	'sub' operation ('sub_ln13', patchMaker.cpp:13) [598]  (0.706 ns)
	'add' operation ('add_ln13', patchMaker.cpp:13) [602]  (0.705 ns)
	'getelementptr' operation ('temp_addr_4', patchMaker.cpp:13) [604]  (0 ns)
	'load' operation ('temp_load', patchMaker.cpp:13) on array 'temp' [611]  (1.2 ns)

 <State 50>: 1.91ns
The critical path consists of the following:
	'load' operation ('temp_load', patchMaker.cpp:13) on array 'temp' [611]  (1.2 ns)
	'store' operation ('store_ln13', patchMaker.cpp:13) of variable 'temp_load', patchMaker.cpp:13 on array 'init_patch3' [614]  (0.714 ns)

 <State 51>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
