-a "ECP5U"
-d LFE5U-45F
-t CABGA256
-s 6
-frequency 200
-optimization_goal Timing
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr Auto
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950




-use_io_insertion 1
-resolve_mixed_drivers 0
-use_io_reg auto


-lpf 1
-p "D:/RTL_FPGA/VERILOG/aula26_datapath"
-ver "D:/RTL_FPGA/VERILOG/aula26_datapath/demux12.v"
"D:/RTL_FPGA/VERILOG/aula26_datapath/mux21.v"
"D:/RTL_FPGA/VERILOG/aula26_datapath/flipflop_D.v"
"D:/RTL_FPGA/VERILOG/aula26_datapath/reg_4bits.v"
"D:/RTL_FPGA/VERILOG/aula26_datapath/top_model.v"
"D:/RTL_FPGA/VERILOG/aula26_datapath/impl1/source/ula2.v"
-top datapath


-p "C:/lscc/diamond/3.14/ispfpga/sa5p00/data" "D:/RTL_FPGA/VERILOG/aula26_datapath/impl1" "D:/RTL_FPGA/VERILOG/aula26_datapath"

-ngd "aula26_datapath_impl1.ngd"

