Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/am6x/clocks","5_soc_doc/am6x/devices","5_soc_doc/am6x/dma_cfg","5_soc_doc/am6x/extended_otp","5_soc_doc/am6x/firewalls","5_soc_doc/am6x/hosts","5_soc_doc/am6x/interrupt_cfg","5_soc_doc/am6x/pll_data","5_soc_doc/am6x/processors","5_soc_doc/am6x/proxy_cfg","5_soc_doc/am6x/psil_cfg","5_soc_doc/am6x/ra_cfg","5_soc_doc/am6x/resasg_types","5_soc_doc/am6x/runtime_keystore","5_soc_doc/am6x/sec_proxy","5_soc_doc/am6x/soc_devgrps","5_soc_doc/index","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/sa2ul_access","6_topic_user_guides/secure_boot_signing","index"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,"sphinx.ext.intersphinx":1,sphinx:54},filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/am6x/clocks.rst","5_soc_doc/am6x/devices.rst","5_soc_doc/am6x/dma_cfg.rst","5_soc_doc/am6x/extended_otp.rst","5_soc_doc/am6x/firewalls.rst","5_soc_doc/am6x/hosts.rst","5_soc_doc/am6x/interrupt_cfg.rst","5_soc_doc/am6x/pll_data.rst","5_soc_doc/am6x/processors.rst","5_soc_doc/am6x/proxy_cfg.rst","5_soc_doc/am6x/psil_cfg.rst","5_soc_doc/am6x/ra_cfg.rst","5_soc_doc/am6x/resasg_types.rst","5_soc_doc/am6x/runtime_keystore.rst","5_soc_doc/am6x/sec_proxy.rst","5_soc_doc/am6x/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/sa2ul_access.rst","6_topic_user_guides/secure_boot_signing.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":22,"01b":22,"0byte":3,"0x0":[3,13,76],"0x00":[3,13,19,38,54,70],"0x00000000":[19,30,46,62],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x0001":20,"0x00010005":19,"0x0002":20,"0x0002u":3,"0x0004":20,"0x0005u":7,"0x0008":20,"0x000au":3,"0x000bu":20,"0x000cu":22,"0x000du":23,"0x000eu":21,"0x0010":20,"0x0020":20,"0x0020u":3,"0x003":[38,54],"0x00300000":[30,46],"0x003000ff":[30,46],"0x00c0":[38,54],"0x01":[5,34,38,50,54,66,70],"0x0100":5,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x02":[34,38,50,54,66,70],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":20,"0x03":[38,54,66,70],"0x04":[38,54,66,70],"0x05":[38,54,70],"0x06":[66,70],"0x061":[38,54],"0x062":[38,54],"0x064":[38,54],"0x07":[38,54,66,70],"0x079":70,"0x07a":70,"0x07b":70,"0x08":[66,70],"0x080":70,"0x082":70,"0x083":70,"0x086":70,"0x087":70,"0x088":70,"0x089":70,"0x09":66,"0x091":[38,54],"0x09c":[38,54],"0x0a":[38,54,70],"0x0b":[38,54,70],"0x0b3":[38,54],"0x0b4":[38,54],"0x0b5":[38,54],"0x0b6":[38,54],"0x0b9":[38,54],"0x0bb":[38,54],"0x0bc":[38,54],"0x0bd":[38,54],"0x0be":[38,54],"0x0bf":[38,54],"0x0c":70,"0x0c2":[38,54],"0x0c3":[38,54],"0x0cf":70,"0x0d":[38,54,70],"0x0d0":70,"0x0d1":70,"0x0d2":70,"0x0d3":70,"0x0d4":70,"0x0d5":70,"0x0e":[38,54,70],"0x0e9":70,"0x0ea":70,"0x0eb":70,"0x0ec":70,"0x0ed":70,"0x0f":[38,54,70],"0x1":[13,26],"0x10":[3,70],"0x1000":[8,26,36,52,68],"0x1000u":8,"0x1001":[8,36,52],"0x1001u":8,"0x1077":[36,52],"0x108b":68,"0x1100":11,"0x1101":11,"0x1102":11,"0x1103":11,"0x1110":11,"0x1110u":11,"0x1111":11,"0x1116100":76,"0x1120":11,"0x1120u":11,"0x1200":12,"0x1201":12,"0x1205":12,"0x1205u":12,"0x1206":12,"0x1207u":20,"0x1210":12,"0x1211":12,"0x1215":12,"0x1215u":12,"0x1216":12,"0x1220":12,"0x1221":12,"0x1230":12,"0x1230u":12,"0x1231":12,"0x1231u":12,"0x1232":12,"0x1233":12,"0x1234":12,"0x1234u":12,"0x1240":12,"0x1240u":12,"0x1241":12,"0x1280":10,"0x1280u":10,"0x1281":10,"0x1281u":10,"0x1282":10,"0x1282u":10,"0x1283":10,"0x1283u":10,"0x1300":9,"0x1300u":9,"0x1500u":22,"0x1840":[38,54],"0x1880":[38,54],"0x1900":[38,54],"0x1e40":70,"0x1e80":70,"0x1ec0":70,"0x1u":[41,57,72],"0x2":[13,26],"0x20":[3,19,34,36,50,52,66,68],"0x2000":70,"0x20210102":19,"0x2080":70,"0x20c0":70,"0x21":[34,50,66],"0x2180":70,"0x21c0":70,"0x22":[34,50],"0x2200":70,"0x2223":19,"0x2240":70,"0x23":[34,50],"0x23be":23,"0x2440":[38,54],"0x2700":[38,54],"0x2800u":[39,55],"0x283c0000":[30,46,62],"0x283c001f":[30,46,62],"0x28400000":[30,46,62],"0x28401fff":[30,46,62],"0x28440000":[30,46,62],"0x2847ffff":[30,46,62],"0x28480000":[30,46,62],"0x28481fff":[30,46,62],"0x284a0000":[30,46,62],"0x284a3fff":[30,46,62],"0x284c0000":[30,46,62],"0x284c3fff":[30,46,62],"0x28560000":[30,46,62],"0x28563fff":[30,46],"0x2856ffff":62,"0x28570000":[30,46,62],"0x2857007f":[30,46],"0x285701ff":62,"0x28580000":[30,46,62],"0x28580fff":[30,46,62],"0x28590000":[30,46,62],"0x285900ff":[30,46,62],"0x285a0000":[30,46,62],"0x285a3fff":[30,46,62],"0x285b0000":[30,46,62],"0x285c0000":[30,46,62],"0x285c00ff":[30,46,62],"0x285d0000":[30,46,62],"0x285d03ff":[30,46,62],"0x2a280000":[30,46,62],"0x2a29ffff":[30,46,62],"0x2a47ffff":[30,46,62],"0x2a500000":[30,46,62],"0x2a53ffff":[30,46,62],"0x2a580000":[30,46,62],"0x2a5bffff":[30,46,62],"0x2a600000":[30,46,62],"0x2a6fffff":[30,46,62],"0x2a700000":[30,46,62],"0x2a7fffff":[30,46,62],"0x2a800000":[30,46,62],"0x2a83ffff":[30,46,62],"0x2aa00000":[30,46,62],"0x2aa3ffff":[30,46,62],"0x2b000000":[30,46,62],"0x2b3fffff":[30,46,62],"0x2b800000":[30,46,62],"0x2bbfffff":[30,46,62],"0x2cca":[38,54],"0x2ccd":[38,54],"0x2d0a":[38,54],"0x2d0d":[38,54],"0x2d4a":[38,54],"0x2d4d":[38,54],"0x2d80":[38,54],"0x2e40":[38,54],"0x2ec0":[38,54],"0x2ec1":[38,54],"0x2ec2":[38,54],"0x2ec3":[38,54],"0x2ec4":[38,54],"0x2ec5":[38,54],"0x2ec7":[38,54],"0x2eca":[38,54],"0x2ecb":[38,54],"0x2f00":[38,54],"0x2f01":[38,54],"0x2f02":[38,54],"0x2f03":[38,54],"0x2f0a":[38,54],"0x2f0b":[38,54],"0x2f0d":[38,54],"0x2f0e":[38,54],"0x2f0f":[38,54],"0x2f4a":[38,54],"0x2f4d":[38,54],"0x2f80":[38,54],"0x2fc0":[38,54],"0x3":13,"0x30":66,"0x3080":[38,54],"0x30800000":[30,46,62],"0x3080001f":[30,46,62],"0x30801000":[30,46,62],"0x3080101f":[30,46,62],"0x30802000":[30,46,62],"0x3080201f":[30,46,62],"0x3081":[38,54],"0x3082":[38,54],"0x3083":[38,54],"0x308a":[38,54],"0x308b":[38,54],"0x308d":[38,54],"0x308f":[38,54],"0x30900000":[30,46,62],"0x30901fff":[30,46],"0x30907fff":62,"0x30908000":[30,46,62],"0x30909fff":[30,46],"0x3090ffff":62,"0x30940000":[30,46,62],"0x3094ffff":[30,46],"0x3097ffff":62,"0x30b00000":[30,46,62],"0x30b0ffff":[30,46],"0x30b1ffff":62,"0x30c0":[38,54],"0x30c00000":[30,46,62],"0x30c0ffff":[30,46,62],"0x30c1":[38,54],"0x30c2":[38,54],"0x30c3":[38,54],"0x30c5":[38,54],"0x30c7":[38,54],"0x30ca":[38,54],"0x30cb":[38,54],"0x30d00000":[30,46,62],"0x30d07fff":[30,46,62],"0x31040000":[30,46,62],"0x31043fff":[30,46,62],"0x31080000":[30,46,62],"0x310bffff":[30,46,62],"0x31100000":[30,46,62],"0x3110007f":[30,46],"0x31100fff":62,"0x31110000":[30,46,62],"0x31113fff":[30,46,62],"0x31120000":[30,46,62],"0x311200ff":[30,46,62],"0x31130000":[30,46,62],"0x31133fff":[30,46,62],"0x31140000":[30,46,62],"0x31150000":[30,46,62],"0x311500ff":[30,46,62],"0x31160000":[30,46,62],"0x311603ff":[30,46,62],"0x32000000":[30,46,62],"0x3201ffff":[30,46,62],"0x328fffff":[30,46,62],"0x33000000":[30,46,62],"0x3303ffff":[30,46,62],"0x33400000":[30,46,62],"0x3343ffff":[30,46,62],"0x33800000":[30,46,62],"0x339fffff":[30,46,62],"0x33c00000":[30,46,62],"0x33c3ffff":[30,46,62],"0x33c40000":[30,46,62],"0x33c7ffff":[30,46,62],"0x33ca":70,"0x33cd":70,"0x33d00000":[30,46,62],"0x33dfffff":[30,46,62],"0x34000000":[30,46,62],"0x340a":70,"0x340d":70,"0x340fffff":[30,46,62],"0x344a":70,"0x344d":70,"0x3480":70,"0x34c0":70,"0x34c1":70,"0x34c2":70,"0x34c3":70,"0x34c4":70,"0x34c5":70,"0x34c6":70,"0x34c7":70,"0x34c8":70,"0x34ca":70,"0x34cb":70,"0x3500":70,"0x35000000":[30,46,62],"0x3501":70,"0x3502":70,"0x3503":70,"0x350a":70,"0x350b":70,"0x350c":70,"0x350d":70,"0x350e":70,"0x350f":70,"0x350fffff":[30,46],"0x3510":70,"0x351fffff":62,"0x3540":70,"0x38000000":[30,46,62],"0x383fffff":[30,46,62],"0x3a4a":70,"0x3a4d":70,"0x3a80":70,"0x3ac0":70,"0x3ac1":70,"0x3ac2":70,"0x3ac3":70,"0x3ac5":70,"0x3ac7":70,"0x3aca":70,"0x3acb":70,"0x3b00":70,"0x3b01":70,"0x3b02":70,"0x3b03":70,"0x3b0a":70,"0x3b0b":70,"0x3b0d":70,"0x3b0f":70,"0x3b40":70,"0x3c000000":[30,46,62],"0x3c3fffff":[30,46,62],"0x40":26,"0x4000":[36,52,68],"0x4001":[36,52],"0x4003":[36,52,68],"0x4081":23,"0x4081u":20,"0x40c00000":[30,46],"0x40c000ff":[30,46],"0x4100":[36,52,68],"0x4104":[36,52,68],"0x41c00000":[30,46,62],"0x41c7ffff":[30,46],"0x41cfffff":62,"0x4200":[36,52,68],"0x4204":[36,52,68],"0x4300":[36,52,68],"0x4302":68,"0x4304":[36,52,68],"0x4305":68,"0x4400":[36,52,68],"0x4401":[36,52],"0x4402":[36,52,68],"0x4404":68,"0x44083000":26,"0x440b":68,"0x44234000":[30,46,62],"0x44234fff":[30,46,62],"0x44235000":[30,46,62],"0x44237fff":[30,46,62],"0x4500":[36,52,68],"0x45000000":[30,46,62],"0x4503":[36,52],"0x4504":[36,52],"0x4507":[36,52],"0x4508":[36,52,68],"0x450b":[36,52],"0x450c":[36,52],"0x450f":[36,52],"0x4510":[36,52],"0x4513":[36,52],"0x4514":[36,52],"0x4515":[36,52],"0x4516":[36,52],"0x45d00000":[30,46,62],"0x45dfffff":[30,46,62],"0x45ffffff":[30,46,62],"0x4600":[36,52,68],"0x4601":[36,52],"0x4602":[36,52],"0x460a":68,"0x460c":68,"0x4616":68,"0x4618":68,"0x4622":68,"0x4624":68,"0x462e":68,"0x4700":[36,52,68],"0x4701":68,"0x4702":68,"0x4703":68,"0x4704":68,"0x4707":[36,52],"0x4709":68,"0x470c":68,"0x4729":68,"0x4800":[36,52,68],"0x481f":[36,52,68],"0x4820":68,"0x483f":68,"0x4840":68,"0x487f":68,"0x4880":68,"0x489f":68,"0x4900":68,"0x4968b2e9":18,"0x49ff":68,"0x4a00":68,"0x4c41u":20,"0x5170":23,"0x5170u":20,"0x5a":[15,23],"0x6000":[36,52,68],"0x60000000":[30,46,62],"0x602d":68,"0x602e":68,"0x602f":[36,52,68],"0x6cffffff":[30,46,62],"0x6d000000":[30,46,62],"0x6dffffff":[30,46,62],"0x6e000000":[30,46,62],"0x6effffff":[30,46,62],"0x7000":[36,52,68],"0x70000":76,"0x70000000":[30,46,62,76],"0x701fffff":[30,46,62],"0x7100":[36,52,68],"0x7103":[36,52],"0x7106":68,"0x7200":[36,52,68],"0x7203":[36,52],"0x7204":[36,52],"0x7207":[36,52,68],"0x7208":[36,52],"0x720b":[36,52],"0x720c":[36,52],"0x720e":[36,52],"0x720f":[36,52],"0x7211":[36,52],"0x7212":[36,52],"0x7300":68,"0x7303":68,"0x7400":68,"0x7403":68,"0x7500":68,"0x7501":68,"0x7502":68,"0x7503":68,"0x7b25u":20,"0x8":[36,52,68,76],"0x80":23,"0x8000":10,"0x80b5ae71":18,"0x8d27":23,"0x8d27u":20,"0x9000":[16,36,52,68],"0x9000u":16,"0x9001":[16,36,52],"0x9001u":16,"0x9002":[16,36,52],"0x9002u":16,"0x9003":14,"0x9003u":14,"0x9004":14,"0x9004u":14,"0x900c":17,"0x900cu":17,"0x9021":17,"0x9021u":17,"0x9022":15,"0x9022u":15,"0x9023":15,"0x9023u":15,"0x9024":15,"0x9024u":15,"0x9025":15,"0x9025u":15,"0x9026":15,"0x9026u":15,"0x9029":14,"0x9029u":14,"0x908b":68,"0x9095":[36,52],"0xa5":15,"0xa5c3u":20,"0xc000":[13,36,52,68],"0xc000u":13,"0xc001":[13,36,52,68],"0xc001u":13,"0xc005":13,"0xc005u":13,"0xc100":[13,36,52,68],"0xc100u":13,"0xc101":13,"0xc101u":13,"0xc108":[36,52,68],"0xc120":13,"0xc120u":13,"0xc1d3u":20,"0xc200":[36,52,68],"0xc208":[36,52,68],"0xc300":[36,52],"0xc308":[36,52],"0xc400":[13,36,52,68],"0xc400u":13,"0xc401":[13,36,52],"0xc401u":13,"0xc402":[36,52,68],"0xc404":68,"0xc40b":68,"0xc500":[36,52,68],"0xc503":[36,52],"0xc504":[36,52],"0xc507":[36,52],"0xc508":[36,52,68],"0xc50b":[36,52],"0xc50c":[36,52],"0xc50f":[36,52],"0xc510":[36,52],"0xc513":[36,52],"0xc514":[36,52],"0xc515":[36,52],"0xc516":[36,52],"0xc600":68,"0xc60a":68,"0xc60c":68,"0xc616":68,"0xc618":68,"0xc622":68,"0xc624":68,"0xc62e":68,"0xc700":68,"0xc701":68,"0xc702":68,"0xc703":68,"0xc704":68,"0xc709":68,"0xc70c":68,"0xc729":68,"0xc800":[36,52,68],"0xc81f":[36,52,68],"0xc820":68,"0xc83f":68,"0xc840":68,"0xc87f":68,"0xc880":68,"0xc89f":68,"0xc900":68,"0xc9ff":68,"0xca00":68,"0xca07":68,"0xdead3a17":18,"0xdeadfa17":18,"0xe000":[36,52,68],"0xe022000":76,"0xe02c":68,"0xe02d":68,"0xe02f":[36,52,68],"0xf000":[36,52,68],"0xf007":[36,52,68],"0xf100":[36,52,68],"0xf103":[36,52],"0xf106":68,"0xf1ea":23,"0xf1eau":20,"0xf200":[36,52,68],"0xf203":[36,52],"0xf204":[36,52],"0xf207":[36,52,68],"0xf208":[36,52],"0xf20b":[36,52],"0xf20c":[36,52],"0xf20e":[36,52],"0xf20f":[36,52],"0xf211":[36,52],"0xf212":[36,52],"0xf300":68,"0xf303":68,"0xf3ff":68,"0xf400":68,"0xf500":68,"0xf501":68,"0xffffffff":5,"0xfffffffffff":[30,46,62],"10b":[22,23],"11b":22,"128u":23,"18u":20,"1mb":3,"2mb":3,"32bit":13,"32u":14,"41c02100":19,"64k":3,"abstract":[0,19],"break":5,"byte":[2,3,11,12,14,18,19,22,74,77,80],"case":[2,3,5,13,15,16,22,29,41,44,57,61,72,73,76,79],"catch":[31,47],"char":3,"default":[5,12,13,18,21,22,26,29,30,44,46,58,61,62,76],"export":[21,23],"final":19,"function":[0,2,3,5,12,18,21,22,23,27,40,42,56,59,71,73,74,79],"import":[3,13],"int":[5,19],"long":[5,10,12,13,19,26,77,80],"new":[5,7,13,16,19,26,77],"public":[2,18,19,20,22,76,77],"return":[2,3,5,7,8,9,10,11,12,14,16,18,21,22,74,75],"short":[12,13,26],"static":[12,20],"switch":13,"true":[15,19,30,46,62,74],"try":[5,73],"void":5,"while":[2,5,17,18,20,26,79],AES:[0,19,74,77,80],AND:13,BUT:13,Bus:22,For:[2,5,6,8,10,17,18,19,20,21,22,30,46,62,73,74,79],IAs:22,IDs:[2,5,6,11,12,13,19,20,22,23,27,30,38,40,42,46,54,56,59,62,70,71,76],IPs:5,IRs:22,Ids:5,NOT:[2,11,12,13,73],Not:[13,32,48,64,79],OES:[8,12,26,32,48,64],OSes:0,One:[19,20,26,27,42,59],PEs:[31,38,40,47,54,56,63,70,71],QoS:[20,22,26],Such:73,TIs:79,TRs:12,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,26,27,28,29,30,32,33,35,36,37,38,42,43,44,46,48,49,51,52,53,54,59,60,61,62,64,65,67,68,69,70,73,74,75,76,77,79,80],Then:22,There:[5,16,18,20,22,27,42,59,74,75,77],These:[11,13,20,22,23,27,31,34,40,41,42,47,50,56,57,59,63,66,71,72,75,76],USE:[11,12],Use:[13,23,26,77,80],Used:[31,47,79],Useful:8,Using:[14,15,20,23,78,80,81],With:18,Yes:[3,14,15,20,23,76,77,79],_boardcfg:22,a53:[31,47],a53_0:[31,40,47,56],a53_1:[31,40,47,56],a53_2:[31,40,47,56],a53_3:[31,40,47,56],a53_4:[31,40,47,56],a53_5:[31,40,47,56],a53_6:[31,40,47,56],a53_7:[31,40,47,56],a53_cl0_c0:[34,50],a53_cl0_c1:[34,50],a53_cl1_c0:[34,50],a53_cl1_c1:[34,50],a53_non_secure_supervisor:[30,46],a53_secure_supervisor:[30,46],a72:63,a72_0:[63,71],a72_1:[63,71],a72_2:[63,71],a72_3:[63,71],a72_4:[63,71],a72_non_secure_supervisor:62,a72_secure_supervisor:62,a72ss0_core0:66,a72ss0_core1:66,abi:[3,5,22,23],abi_major:3,abi_minor:3,abil:[2,26],abl:[2,12,22,26,29,44,61],abort:3,about:[3,5,13,26,77],abov:[2,3,21,22,26,73,74,76,77,80],absolut:73,acceler:[0,2,4,8,12,26,58,74,79],accept:[2,5,13,21,22],acces:23,access:[0,2,6,8,9,10,11,12,18,20,22,26,73,74,75,76,78,81],access_err:[32,48],accommod:75,accompani:19,accord:[8,12,19,21,22],account:[0,5,13],accumul:[21,22],accur:13,achiev:[5,6,13,41,57,72,73],acinactm:13,ack:[2,5,6,13,16,22],acp:13,across:[0,22,74,75],action:[2,5,19],activ:[5,13,17,18,21,22,73,77,80],actual:[2,3,5,6,13,19,20,31,34,47,50,63,66],add:[8,19,26,73,74],addit:[2,5,6,12,13,19,22,23,26,73,74,75,76,77,79],addition:5,addr:26,addr_hi:11,addr_lo:11,address:[0,3,10,11,13,17,19,20,21,22,23,26,30,46,62],adjust:11,adpllljm_hsdiv_wrap_main_0:[33,49],adpllljm_hsdiv_wrap_main_2:[33,49],adpllljm_wrap_main_1:[33,49],adpllljm_wrap_main_3:[33,49],adpllljm_wrap_main_4:[33,49],adpllm_hsdiv_wrap_mcu_0:[33,49],adpllm_hsdiv_wrap_mcu_1:[33,49],adpllm_wrap_main_6:[33,49],adpllm_wrap_main_7:[33,49],advanc:[41,57,72],affect:13,aforement:26,after:[2,5,8,10,11,12,13,14,15,18,20,23,33,49,65,73,75],again:5,against:[11,19,26,74],aggreg:[0,2,8,22,26,79],agnost:0,aid:[29,44,61],aim:0,ainact:13,akin:2,align:[3,22],all:[0,2,9,13,15,16,18,19,20,21,22,23,26,31,47,74,77,79],alloc:[3,5,8,10,12,13,20,22,31,47,63],allow:[0,2,5,6,8,11,12,13,18,20,21,22,23,26,27,28,42,43,59,60,73,75,76],allow_dkek_export_tisci:23,allowed_atyp:22,allowed_orderid:22,allowed_prior:22,allowed_qo:22,allowed_sched_prior:22,along:[13,14,26,74,75],alongsid:15,alphabet:[27,42,59],alreadi:[6,11,13,73],also:[0,2,5,6,8,13,17,18,22,23,27,29,42,44,59,61,75,76,77,80],alter:6,altern:[13,22,74,77],although:[3,5,6,7,13,20,21,22,23],altough:6,alwai:[2,3,19,20,26,74,75],am65x:[22,26,76,81],am65x_sr2:[22,58],am65xx:2,am6:[5,21,22,58],am6_dev_board0:[27,28,41,42,43,57],am6_dev_cal0:[27,28,32,41,42,43,48,57],am6_dev_cbass0:[27,28,32,41,42,43,48,57],am6_dev_cbass_debug0:[27,28,32,41,42,43,48,57],am6_dev_cbass_fw0:[27,28,32,41,42,43,48,57],am6_dev_cbass_infra0:[27,28,32,41,42,43,48,57],am6_dev_ccdebugss0:[27,28,32,41,42,43,48,57],am6_dev_cmpevent_intrtr0:[27,28,32,38,41,42,43,48,54,57],am6_dev_compute_cluster_a53_0:[27,28,41,42,43,57],am6_dev_compute_cluster_a53_1:[27,28,41,42,43,57],am6_dev_compute_cluster_a53_2:[27,28,41,42,43,57],am6_dev_compute_cluster_a53_3:[27,28,41,42,43,57],am6_dev_compute_cluster_cpac0:[28,41,42,43,57],am6_dev_compute_cluster_cpac1:[28,41,42,43,57],am6_dev_compute_cluster_cpac_pbist0:[28,41,43,57],am6_dev_compute_cluster_cpac_pbist1:[28,41,43,57],am6_dev_compute_cluster_msmc0:[27,28,41,42,43,57],am6_dev_compute_cluster_pbist0:[27,28,41,43,57],am6_dev_cpt2_aggr0:[27,28,41,42,43,57],am6_dev_cpt2_probe_vbusm_main_cal0_0:[27,28,41,42,43,57],am6_dev_cpt2_probe_vbusm_main_dss_2:[27,28,41,42,43,57],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[27,28,41,42,43,57],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[27,28,41,42,43,57],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[27,28,41,42,43,57],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[27,28,41,42,43,57],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[27,28,41,42,43,57],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[27,28,41,42,43,57],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[27,28,41,42,43,57],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[27,28,41,42,43,57],am6_dev_ctrl_mmr0:[27,28,32,41,42,43,48,57],am6_dev_dcc0:[27,28,32,41,42,43,48,57],am6_dev_dcc1:[27,28,32,41,42,43,48,57],am6_dev_dcc2:[27,28,32,41,42,43,48,57],am6_dev_dcc3:[27,28,32,41,42,43,48,57],am6_dev_dcc4:[27,28,32,41,42,43,48,57],am6_dev_dcc5:[27,28,32,41,42,43,48,57],am6_dev_dcc6:[27,28,32,41,42,43,48,57],am6_dev_dcc7:[27,28,32,41,42,43,48,57],am6_dev_ddrss0:[27,28,32,41,42,43,48,57],am6_dev_debugss0:[27,28,32,41,42,43,48,57],am6_dev_debugss_wrap0:[27,28,41,42,43,57],am6_dev_debugsuspendrtr0:[27,28,41,42,43,57],am6_dev_dftss0:[27,28,41,42,43,57],am6_dev_dss0:[27,28,32,41,42,43,48,57],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[28,41,43,57],am6_dev_dummy_ip_lpsc_dmsc_vd:[28,41,43,57],am6_dev_dummy_ip_lpsc_emif_data_vd:[28,41,43,57],am6_dev_dummy_ip_lpsc_main2mcu_vd:[28,41,43,57],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[28,41,43,57],am6_dev_dummy_ip_lpsc_mcu2main_vd:[28,41,43,57],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[28,41,43,57],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[28,41,43,57],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[28,41,43,57],am6_dev_ecap0:[27,28,32,41,42,43,48,57],am6_dev_ecc_aggr0:[27,28,41,42,43,57],am6_dev_ecc_aggr1:[27,28,41,42,43,57],am6_dev_ecc_aggr2:[27,28,41,42,43,57],am6_dev_efuse0:[27,28,41,42,43,57],am6_dev_ehrpwm0:[27,28,32,41,42,43,48,57],am6_dev_ehrpwm1:[27,28,32,41,42,43,48,57],am6_dev_ehrpwm2:[27,28,32,41,42,43,48,57],am6_dev_ehrpwm3:[27,28,32,41,42,43,48,57],am6_dev_ehrpwm4:[27,28,32,41,42,43,48,57],am6_dev_ehrpwm5:[27,28,32,41,42,43,48,57],am6_dev_elm0:[27,28,32,41,42,43,48,57],am6_dev_eqep0:[27,28,32,41,42,43,48,57],am6_dev_eqep1:[27,28,32,41,42,43,48,57],am6_dev_eqep2:[27,28,32,41,42,43,48,57],am6_dev_esm0:[27,28,32,41,42,43,48,57],am6_dev_fss_mcu_0:[28,41],am6_dev_gic0:[27,28,32,41,42,43,48,57],am6_dev_gpio0:[27,28,32,41,42,43,48,57],am6_dev_gpio1:[27,28,32,41,42,43,48,57],am6_dev_gpiomux_intrtr0:[27,28,32,38,41,42,43,48,54,57],am6_dev_gpmc0:[27,28,32,41,42,43,48,57],am6_dev_gpu0:[27,28,32,41,42,43,48,57],am6_dev_gs80prg_mcu_wrap_wkup_0:[27,28,41,42,43,57],am6_dev_gs80prg_soc_wrap_wkup_0:[27,28,41,42,43,57],am6_dev_gtc0:[27,28,32,41,42,43,48,57],am6_dev_i2c0:[27,28,32,41,42,43,48,57],am6_dev_i2c1:[27,28,32,41,42,43,48,57],am6_dev_i2c2:[27,28,32,41,42,43,48,57],am6_dev_i2c3:[27,28,32,41,42,43,48,57],am6_dev_icemelter_wkup_0:[28,41,43,57],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[27,28,41,42,43,57],am6_dev_k3_led_main_0:[28,41,43,57],am6_dev_main2mcu_lvl_intrtr0:[27,28,32,38,41,42,43,48,54,57],am6_dev_main2mcu_pls_intrtr0:[27,28,32,38,41,42,43,48,54,57],am6_dev_mcasp0:[27,28,32,41,42,43,48,57],am6_dev_mcasp1:[27,28,32,41,42,43,48,57],am6_dev_mcasp2:[27,28,32,41,42,43,48,57],am6_dev_mcspi0:[27,28,32,41,42,43,48,57],am6_dev_mcspi1:[27,28,32,41,42,43,48,57],am6_dev_mcspi2:[27,28,32,41,42,43,48,57],am6_dev_mcspi3:[27,28,32,41,42,43,48,57],am6_dev_mcspi4:[27,28,41,42,43,57],am6_dev_mcu_adc0:[27,28,41,42,43,57],am6_dev_mcu_adc1:[27,28,41,42,43,57],am6_dev_mcu_armss0:[28,41,42,43,57],am6_dev_mcu_armss0_cpu0:[27,28,32,41,42,43,48,57],am6_dev_mcu_armss0_cpu1:[27,28,32,41,42,43,48,57],am6_dev_mcu_cbass0:[27,28,41,42,43,57],am6_dev_mcu_cbass_debug0:[27,28,41,42,43,57],am6_dev_mcu_cbass_fw0:[27,28,41,42,43,57],am6_dev_mcu_cpsw0:[27,28,32,41,42,43,48,57],am6_dev_mcu_cpt2_aggr0:[27,28,41,42,43,57],am6_dev_mcu_ctrl_mmr0:[27,28,41,42,43,57],am6_dev_mcu_dcc0:[27,28,41,42,43,57],am6_dev_mcu_dcc1:[27,28,41,42,43,57],am6_dev_mcu_dcc2:[27,28,41,42,43,57],am6_dev_mcu_debugss0:[27,28,41,42,43,57],am6_dev_mcu_ecc_aggr0:[27,28,41,42,43,57],am6_dev_mcu_ecc_aggr1:[27,28,41,42,43,57],am6_dev_mcu_efuse0:[27,28,41,42,43,57],am6_dev_mcu_esm0:[27,28,41,42,43,57],am6_dev_mcu_fss0_fsas_0:[28,41,43,57],am6_dev_mcu_fss0_hyperbus0:[27,28,41,42,43,57],am6_dev_mcu_fss0_ospi_0:[27,28,41,42,43,57],am6_dev_mcu_fss0_ospi_1:[27,28,41,42,43,57],am6_dev_mcu_i2c0:[27,28,41,42,43,57],am6_dev_mcu_mcan0:[27,28,41,42,43,57],am6_dev_mcu_mcan1:[27,28,41,42,43,57],am6_dev_mcu_mcspi0:[27,28,41,42,43,57],am6_dev_mcu_mcspi1:[27,28,41,42,43,57],am6_dev_mcu_mcspi2:[27,28,41,42,43,57],am6_dev_mcu_msram0:[27,28,41,42,43,57],am6_dev_mcu_navss0:[27,28,36,41,42,43,52,57],am6_dev_mcu_navss0_intr_aggr_0:[28,32,38,41,43,48,54,57],am6_dev_mcu_navss0_intr_router_0:[28,32,38,41,43,48,54,57],am6_dev_mcu_navss0_mcrc0:[28,32,41,43,48,57],am6_dev_mcu_navss0_proxy0:[28,35,38,41,43,51,54,57],am6_dev_mcu_navss0_ringacc0:[28,32,37,38,41,43,48,53,54,57],am6_dev_mcu_navss0_udmap0:[28,29,32,38,41,43,44,48,54,57],am6_dev_mcu_pbist0:[27,28,41,42,43,57],am6_dev_mcu_pdma0:[27,28,41,42,43,57],am6_dev_mcu_pdma1:[27,28,41,42,43,57],am6_dev_mcu_pll_mmr0:[27,28,41,42,43,57],am6_dev_mcu_psram0:[27,28,41,42,43,57],am6_dev_mcu_rom0:[27,28,41,42,43,57],am6_dev_mcu_rti0:[27,28,41,42,43,57],am6_dev_mcu_rti1:[27,28,41,42,43,57],am6_dev_mcu_sec_mmr0:[27,28,41,42,43,57],am6_dev_mcu_timer0:[27,28,41,42,43,57],am6_dev_mcu_timer1:[27,28,41,42,43,57],am6_dev_mcu_timer2:[27,28,41,42,43,57],am6_dev_mcu_timer3:[27,28,41,42,43,57],am6_dev_mcu_uart0:[27,28,41,42,43,57],am6_dev_mmcsd0:[27,28,32,41,42,43,48,57],am6_dev_mmcsd1:[27,28,32,41,42,43,48,57],am6_dev_mx_efuse_main_chain_main_0:[28,41,42,43,57],am6_dev_mx_efuse_mcu_chain_mcu_0:[28,41,42,43,57],am6_dev_mx_wakeup_reset_sync_wkup_0:[28,41,43,57],am6_dev_navss0:[27,28,32,36,41,42,43,48,52,57],am6_dev_navss0_cpts0:[28,32,41,43,48,57],am6_dev_navss0_intr_router_0:[28,32,38,41,43,48,54,57],am6_dev_navss0_mailbox0_cluster0:[28,32,41,43,48,57],am6_dev_navss0_mailbox0_cluster10:[28,32,41,43,48,57],am6_dev_navss0_mailbox0_cluster11:[28,32,41,43,48,57],am6_dev_navss0_mailbox0_cluster1:[28,32,41,43,48,57],am6_dev_navss0_mailbox0_cluster2:[28,32,41,43,48,57],am6_dev_navss0_mailbox0_cluster3:[28,32,41,43,48,57],am6_dev_navss0_mailbox0_cluster4:[28,32,41,43,48,57],am6_dev_navss0_mailbox0_cluster5:[28,32,41,43,48,57],am6_dev_navss0_mailbox0_cluster6:[28,32,41,43,48,57],am6_dev_navss0_mailbox0_cluster7:[28,32,41,43,48,57],am6_dev_navss0_mailbox0_cluster8:[28,32,41,43,48,57],am6_dev_navss0_mailbox0_cluster9:[28,32,41,43,48,57],am6_dev_navss0_mcrc0:[28,32,41,43,48,57],am6_dev_navss0_modss_inta0:[28,32,38,41,43,48,54,57],am6_dev_navss0_modss_inta1:[28,32,38,41,43,48,54,57],am6_dev_navss0_proxy0:[28,35,38,41,43,51,54,57],am6_dev_navss0_pvu0:[28,32,41,43,48,57],am6_dev_navss0_pvu1:[28,32,41,43,48,57],am6_dev_navss0_ringacc0:[28,32,37,38,41,43,48,53,54,57],am6_dev_navss0_timer_mgr0:[28,41,43,57],am6_dev_navss0_timer_mgr1:[28,41,43,57],am6_dev_navss0_udmap0:[28,29,32,38,41,43,44,48,54,57],am6_dev_navss0_udmass_inta0:[28,32,38,41,43,48,54,57],am6_dev_oldi_tx_core_main_0:[27,28,41,42,43,57],am6_dev_pbist0:[27,28,41,42,43,57],am6_dev_pbist1:[27,28,41,42,43,57],am6_dev_pcie0:[27,28,32,41,42,43,48,57],am6_dev_pcie1:[27,28,32,41,42,43,48,57],am6_dev_pdma0:[27,28,41,42,43,57],am6_dev_pdma1:[27,28,32,41,42,43,48,57],am6_dev_pdma_debug0:[27,28,41,42,43,57],am6_dev_pll_mmr0:[27,28,41,42,43,57],am6_dev_pllctrl0:[27,28,41,42,43,57],am6_dev_pru_icssg0:[27,28,32,41,42,43,48,57],am6_dev_pru_icssg1:[27,28,32,41,42,43,48,57],am6_dev_pru_icssg2:[27,28,32,41,42,43,48,57],am6_dev_psc0:[27,28,41,42,43,57],am6_dev_psramecc0:[27,28,41,42,43,57],am6_dev_rti0:[27,28,41,42,43,57],am6_dev_rti1:[27,28,41,42,43,57],am6_dev_rti2:[27,28,41,42,43,57],am6_dev_rti3:[27,28,41,42,43,57],am6_dev_sa2_ul0:[27,28,32,41,42,43,48,57,79],am6_dev_serdes0:[27,28,41,42,43,57],am6_dev_serdes1:[27,28,41,42,43,57],am6_dev_stm0:[27,28,41,42,43,57],am6_dev_timer0:[27,28,32,41,42,43,48,57],am6_dev_timer10:[27,28,32,41,42,43,48,57],am6_dev_timer11:[27,28,32,41,42,43,48,57],am6_dev_timer1:[27,28,32,41,42,43,48,57],am6_dev_timer2:[27,28,32,41,42,43,48,57],am6_dev_timer3:[27,28,32,41,42,43,48,57],am6_dev_timer4:[27,28,32,41,42,43,48,57],am6_dev_timer5:[27,28,32,41,42,43,48,57],am6_dev_timer6:[27,28,32,41,42,43,48,57],am6_dev_timer7:[27,28,32,41,42,43,48,57],am6_dev_timer8:[27,28,32,41,42,43,48,57],am6_dev_timer9:[27,28,32,41,42,43,48,57],am6_dev_timesync_intrtr0:[27,28,32,38,41,42,43,48,54,57],am6_dev_uart0:[27,28,32,41,42,43,48,57],am6_dev_uart1:[27,28,32,41,42,43,48,57],am6_dev_uart2:[27,28,32,41,42,43,48,57],am6_dev_usb3ss0:[27,28,32,41,42,43,48,57],am6_dev_usb3ss1:[27,28,32,41,42,43,48,57],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[28,41,43,57],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[28,41,43,57],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[28,41,43,57],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[28,41,43,57],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[28,41,43,57],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[28,41,43,57],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[28,41,43,57],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[28,41,43,57],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[28,41,43,57],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[28,41,43,57],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[28,41,43,57],am6_dev_wkup_cbass0:[27,28,41,42,43,57],am6_dev_wkup_cbass_fw0:[27,28,41,42,43,57],am6_dev_wkup_ctrl_mmr0:[27,28,41,42,43,57],am6_dev_wkup_dmsc0:[28,41,42,43,57],am6_dev_wkup_dmsc0_cortex_m3_0:[28,32,41,43,48,57],am6_dev_wkup_ecc_aggr0:[27,28,41,42,43,57],am6_dev_wkup_esm0:[27,28,32,41,42,43,48,57],am6_dev_wkup_gpio0:[27,28,32,41,42,43,48,57],am6_dev_wkup_gpiomux_intrtr0:[27,28,32,38,41,42,43,48,54,57],am6_dev_wkup_i2c0:[27,28,41,42,43,57],am6_dev_wkup_pllctrl0:[27,28,41,42,43,57],am6_dev_wkup_psc0:[27,28,41,42,43,57],am6_dev_wkup_uart0:[27,28,41,42,43,57],am6_dev_wkup_vtm0:[27,28,41,42,43,57],am6x:[2,79],among:5,amount:[19,26],ani:[0,2,5,7,8,10,11,12,13,19,21,22,23,26,73,74,75,79],anoth:[2,5,6,12,13,14,16,22,26,29,36,44,52,61,68,75,76],anti:19,api:[2,4,8,9,10,11,12,19,26,27,28,29,32,33,35,36,37,42,43,44,48,49,51,52,53,59,60,61,64,65,67,68,69,73,74,76,79],append:[5,19,22,77,80],appli:[5,13,15,18,19,76,80],applic:[3,5,8,10,11,12,13,16,17,18,19,20,21,22,29,33,44,49,61,65,73,74,75,77],approach:[0,77],appropri:[5,6,13,80],aqcmpintr_level:[32,48],arbitrari:26,arch32:13,architectur:[0,8,20,22,73],area:[23,45,75],argument:[22,76],arm:[0,26,33,49,65],arrai:[12,14,15,19,20,22,29,32,35,37,44,48,51,53,61,64,67,69,75],ascend:22,asel:11,asn1:19,asn:19,assert:[6,18],assign:[9,11,12,16,20,26,29,31,32,35,37,44,47,48,51,53,58,61,64,67,69,75],associ:[16,18,20,21,27,42,59],assum:[9,11,12,22,74],assur:22,asymmetr:[17,77],atcm:13,atcm_en:13,attack:13,attempt:[5,6,11,13,18,22,26,73],attribut:[19,22,74,76],atyp:[22,26],audio:65,auth_in_plac:19,authent:[0,2,19,21,23,77,79],authenticate_and_start_imag:13,authinplac:19,automat:[3,5,18,76],avabl:79,avail:[2,3,5,12,14,15,17,18,21,22,23,26,74,75],availabler:79,avoid:13,back:[2,3,9,10,11,15,20,31,47,63,76,79],backward:[5,21,22],bad:26,bad_devic:26,base:[0,5,6,8,10,11,12,13,16,18,19,20,21,26,29,33,35,36,37,44,49,51,52,53,61,65,67,68,69,74,75,76,79],baseport:20,basi:22,basic:[0,13,19],basicconstraint:19,bc_lvl:[32,48],bcdma:[0,2],bcfg:19,bcfg_hash:19,becaus:[11,18,22,73],becom:75,been:[2,5,15,18,22,26,75],beenabl:79,befor:[2,5,10,13,18,19,20,22,26,76,77,80],begin:[3,19],behavior:[3,6,22],behaviour:76,behind:[22,79],being:[2,5,6,8,12,13,19,20,21,29,44,61,73,74,76],belong:[5,26],below:[0,2,5,13,14,16,18,19,20,21,22,23,26,30,46,62,74,75,76,77,80],ber:19,best:5,better:[5,13],between:[0,2,6,8,11,13,18,22],beyond:[2,12,22],big:19,binari:[13,19,22,74,76,77,78,81],binary_fil:22,bit:[2,3,5,6,8,9,10,11,12,13,15,16,18,19,20,21,22,23,26,38,45,54,70,73,74,75,76],bitfield:[8,9,10,11,12,19,22,73],blob:[2,19,20,22,77],block:[0,2,5,6,19,22],block_everyon:[30,46,62],bmpk:19,board0:5,board:[0,3,8,9,11,12,13,14,15,16,18,26,27,29,31,32,33,35,37,42,44,47,48,49,51,53,58,59,61,64,65,67,69,73,74,75,78,81],boardcfg:[0,19,21,22,23,30,46,62,77],boardcfg_abi_maj:20,boardcfg_abi_min:20,boardcfg_abi_rev:[20,23],boardcfg_cfg:20,boardcfg_control_magic_num:20,boardcfg_dbg_cfg:26,boardcfg_dbg_cfg_magic_num:20,boardcfg_devgrp:20,boardcfg_dkek_cfg_magic_num:20,boardcfg_host_hierarchy_magic_num:20,boardcfg_max_main_host_count:20,boardcfg_max_mcu_host_count:20,boardcfg_msmc:3,boardcfg_msmc_magic_num:20,boardcfg_otp_cfg_magic_num:20,boardcfg_pm_devgrp:21,boardcfg_pm_siz:21,boardcfg_pmp_high:21,boardcfg_pmp_low:21,boardcfg_proc_acl_magic_num:20,boardcfg_rm_devgrp:22,boardcfg_rm_host_cfg:20,boardcfg_rm_host_cfg_magic_num:20,boardcfg_rm_resasg:20,boardcfg_rm_resasg_magic_num:20,boardcfg_rm_siz:22,boardcfg_rmp_high:22,boardcfg_rmp_low:22,boardcfg_sec:23,boardcfg_secproxy_magic_num:20,boardcfg_security_devgrp:23,boardcfg_security_s:23,boardcfg_securityp_high:23,boardcfg_securityp_low:23,boardcfg_siz:20,boardcfg_subhdr:20,boardcfghash:[19,77],boardcfgp_high:20,boardcfgp_low:20,boardconfig:[26,73],bodi:77,boot:[0,3,4,17,20,21,22,23,26,30,31,33,41,46,47,49,57,62,63,65,72,73,75,78,79,81],boot_seq:19,bootcor:19,bootcoreopts_clr:19,bootcoreopts_set:19,bootload:[0,3,33,49,65,73],bootpin:[33,49,65],bootvector:13,bootvector_hi:13,bootvector_lo:13,both:[2,5,8,10,19,20,21,22,23,76,77],boundari:22,bp_init_complet:26,bring:[73,80],broadcast:22,btcm:13,btcm_en:13,buffer:[12,19,20],build:[26,39,55],built:[21,26],burnt:74,burst:[12,26],bus:[11,12,13,22],bus_intr_64:[40,56],bus_intr_65:[40,56],bus_intr_66:[40,56],bus_intr_67:[40,56],bus_spi_64:[40,56],bus_spi_65:[40,56],bus_spi_66:[40,56],bus_spi_67:[40,56],bus_spi_68:[40,56],bus_spi_69:[40,56],bus_spi_70:[40,56],bus_spi_71:[40,56],bus_spi_72:[40,56],bus_spi_73:[40,56],bus_spi_74:[40,56],bus_spi_75:[40,56],bus_spi_76:[40,56],bus_spi_77:[40,56],bus_spi_78:[40,56],bus_spi_79:[40,56],c66:[13,65],c66_event_in_sync:64,c66_event_in_sync_4:71,c66_event_in_sync_5:71,c66_event_in_sync_6:71,c66_event_in_sync_7:71,c66ss0_core0:[66,71],c66ss1_core0:[66,71],c6x_0:63,c6x_0_0:[63,71],c6x_0_1:[63,71],c6x_1:63,c6x_1_0:[63,71],c6x_1_1:[63,71],c71ss0:66,c7x:[63,65],c7x_0:[63,71],c7x_1:[63,71],cach:[3,20,30,46,62],cal0_rx:[36,52],calc_val:2,calcul:[11,17,77,80],call:[5,8,13,21,73,74,77],can:[0,2,5,6,8,10,11,12,13,16,18,20,21,22,23,26,27,28,29,30,33,42,43,44,46,49,59,60,61,62,65,73,74,75,79],cannot:[11,12,13,18,22,23,29,31,32,35,36,37,44,47,48,51,52,53,61,64,67,68,69,76,79],canon:19,capabl:[0,5,8,10,21,22,23,73],captur:[21,22],care:[21,73,77],carefulli:6,carri:[74,75],categori:[75,76],caus:[3,22],cba:0,cba_permission_0:[30,46,62],cba_permission_1:[30,46,62],cba_permission_2:[30,46,62],cba_permission_x:[30,46,62],cbc:[19,77,80],ccdc_intr_pend:64,center:3,cer:19,cert_key_flags_cust_ssk:19,cert_key_flags_kek:19,certain:[2,5,6],certif:[4,13,17,18,80],certifi:74,certificate_address_hi:13,certificate_address_lo:13,cfg:[11,12,13,22,23],challeng:0,chang:[5,8,12,26,77,80],channel:[8,9,10,11,16,20,22,26,32,48,64,76],chapter:[0,5,6,8,9,10,11,12,13,14,15,16,17,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,72,75,76,81],character:21,characterist:74,chart:5,check:[5,11,12,13,18,19,20,22,23,73,74,76],chip:77,choic:20,choos:[2,5,22,27,42,59,73,77,79,80],chose:2,chosen:[2,77,80],claim:[6,13,76,79],cleanup:13,clear:[8,10,12,13,18,19,21,26],clk32:5,clk:[5,26],clk_gate:13,clk_id:5,clk_stop:13,clkout:[33,49,65],clock:[0,4,13,26,33,49,58,65],clock_dis:26,clock_en:26,clock_set_par:26,clock_set_r:26,clockstatu:5,close:[5,18],closest:5,cluster:[13,34,50,66],cmac:74,cnt:11,code:[2,5,13,21,22,26],coher:[13,20,22],cold:75,collect:0,com:[19,22],combin:[0,3,8,11,18,19,21,22,30,46,62],come:[26,77],command:[4,5,17],common:[0,12,15,16,17,22,26,29,44,61],commun:[0,3,18,21,40,56,71,73],compact:[20,26],compar:[19,73,75,77],comparison:12,compat:[20,21,22],compatibl:2,complet:[2,6,8,11,12,13,18,20,21,22,23,26,33,49,65,73,74,80],complex:[0,80],complianc:6,complic:13,compon:[0,3],comprehend:26,comput:[31,47,63,74],compute_cluster0_clec:71,compute_cluster0_gic500ss:71,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:66,compute_cluster_msmc0:[34,50],concept:[0,13,73,76],concern:73,condit:[0,13],config:[3,10,13,16,26,73],config_flags_1:13,config_flags_1_clear:13,config_flags_1_set:13,config_security_keystore_s:[39,55],configflags_clr:19,configflags_set:19,configur:[0,2,3,8,14,15,17,18,29,30,31,32,33,35,37,39,44,46,47,48,49,51,53,55,58,61,62,64,65,67,69,73,74,78,81],confirm:[5,13,79],confirugr:[39,55],conform:[22,76],confus:[34,50,66,73],conjunct:[6,13],connect:[5,8,21,32,33,48,49,64,65],consecut:13,consid:[2,3,9,11,12,13,21,22],consider:26,consist:[3,5,6,7,13,20,21,22,23],consol:[22,26],constant:12,constraint:13,consum:22,contact:75,contain:[0,2,3,5,6,7,13,14,17,18,19,20,21,22,23,74,75],content:[0,3,16,19,22,26],context:[2,6,14,31,47,63,74,75],context_loss_count:6,contigu:[12,22],continu:[13,22],control:[0,4,8,9,12,16,18,19,20,22,23,26,27,31,41,42,47,57,59,63,72,73,74,76,79,81],control_flags_1:13,control_flags_1_clear:13,control_flags_1_set:13,conveni:73,convent:26,convert:11,copi:[5,19,22],core:[0,3,13,19,23,26,74,75,76,80],core_halt:13,coredbgen:19,coredbgsecen:19,corepac:13,correct:[12,13],correctli:[2,23],correl:74,correspond:[2,5,8,9,11,12,13,27,30,42,46,59,62,73,76,77],corrupt:20,cortex:[31,47,63],could:[13,20,22,73,75],count:[10,11,12,21,26,75],counter:[6,11,74,77],cover:[9,10,11,79],cpsw:[33,49,65],cpts0_comp:[32,48,64],cpts0_genf0:[32,48,64],cpts0_genf1:[32,48,64],cpts0_genf2:[32,48,64],cpts0_genf3:[32,48,64],cpts0_genf4:[32,48,64],cpts0_genf5:[32,48,64],cpts0_hw1_push:[32,48,64],cpts0_hw2_push:[32,48,64],cpts0_hw3_push:[32,48,64],cpts0_hw4_push:[32,48,64],cpts0_hw5_push:[32,48,64],cpts0_hw6_push:[32,48,64],cpts0_hw7_push:[32,48,64],cpts0_hw8_push:[32,48,64],cpts0_sync:[32,48,64],cpts_comp:[32,48,64],cpts_genf0:[32,48,64],cpts_genf1:[32,48,64],cpts_hw1_push:64,cpts_hw2_push:64,cpts_hw3_push:[32,48,64],cpts_hw4_push:[32,48,64],cpts_hw5_push:64,cpts_hw6_push:64,cpts_hw7_push:64,cpts_hw8_push:64,cpts_sync:[32,48,64],cpu:[0,13,74],creat:[3,5,6,7,13,20,21,22,23,74,77],credenti:11,credit:[10,12,20,26],criteria:22,critic:[2,3,13,41,57,72,73],crypto:[0,2,79],cryptograph:79,crystal:[33,49,65],csi_err_irq:64,csi_interrupt:64,csi_irq:64,csi_level:64,csl_efail:5,ctm_level:[32,48],ctrl:21,cumul:[21,22],current:[3,5,6,13,15,16,19,20,21,22,23,26,76],current_st:[5,6],custom:[5,18,19,20,22,75],dalla:19,data0_v:11,data1_v:11,data:[0,2,9,11,13,19,73,74,75,76,79,81],databas:74,dbg_en:13,dbg_niden:13,dbg_spiden:13,dbg_spniden:13,ddr:[33,49,65],ddrss_control:64,ddrss_hs_phy_global_error:64,ddrss_pll_freq_change_req:64,ddrss_v2a_other_err_lvl:64,ddrss_v2h_other_err_lvl:[32,48],deal:[73,75],debug:[0,4,13,18,30,46,62,73],debug_cert_addr:17,debug_cfg:20,debug_core_sel:19,debug_dis:19,debug_ful:19,debug_preserv:19,debug_priv_level:19,debug_publ:19,debug_public_us:19,debug_secure_us:19,debugctrl:19,debugg:18,debugss:18,debugtyp:19,debuguid:19,decis:19,decod:[19,26],decoupl:11,decrypt:[2,19,74,75,77,79,80],dedic:[20,79],defer:[23,26],defin:[0,2,8,9,10,11,12,16,19,20,21,22,23,26,27,28,31,39,42,43,47,55,59,60,73,74,76,77],definit:[2,20,22],delai:[13,18],delay_before_iteration_loop_start_u:13,delay_per_iteration_u:13,deleg:[29,44,61],delegated_host:12,deliveri:75,demand:20,dep:26,depend:[6,8,13,18,19,21,22,23,26,73,75],deprec:76,depth:[12,73],der:19,deriv:[0,4,20,21,30,46,62,78,79,81],describ:[0,2,3,5,6,7,8,11,12,17,18,19,20,22,23,26,27,29,32,35,36,37,42,44,48,51,52,53,59,61,64,67,68,69,74,75,76,77,79,80],descript:[2,3,4,5,6,7,18,19,20,21,22,23,27,42,58,59,73,74,75,76,79],descriptor:[12,26],design:[3,5,26],desir:[2,5,6,8,13,73,74,76,77],desrib:0,destaddr:19,destin:[2,8,10,12,19,26],detail:[0,2,13,26,30,46,62,73,75,79],detect:[22,29,32,35,37,44,48,51,53,61,64,67,69,73],determin:[5,6,10,19,33,49,65,80],determinist:74,dev:[22,26],dev_a72ss0_cluster_clk:59,dev_a72ss0_core0_arm_clk_clk:59,dev_a72ss0_core0_msmc_clk:59,dev_a72ss0_core0_pll_ctrl_clk:59,dev_a72ss0_core1_arm_clk_clk:59,dev_aasrc0_rx0_sync_0:59,dev_aasrc0_rx0_sync_0_parent_board_0_ext_refclk1_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsr_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsx_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mcu_ext_refclk0_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbclk_out:59,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbcp_out2:59,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:59,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:59,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out0:59,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out1:59,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out2:59,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out3:59,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out0:59,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out1:59,dev_aasrc0_rx1_sync_0:59,dev_aasrc0_rx1_sync_0_parent_board_0_ext_refclk1_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsr_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsx_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mcu_ext_refclk0_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbclk_out:59,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbcp_out2:59,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:59,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:59,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out0:59,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out1:59,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out2:59,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out3:59,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out0:59,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out1:59,dev_aasrc0_rx2_sync_0:59,dev_aasrc0_rx2_sync_0_parent_board_0_ext_refclk1_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsr_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsx_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mcu_ext_refclk0_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbclk_out:59,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbcp_out2:59,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:59,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:59,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out0:59,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out1:59,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out2:59,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out3:59,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out0:59,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out1:59,dev_aasrc0_rx3_sync_0:59,dev_aasrc0_rx3_sync_0_parent_board_0_ext_refclk1_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsr_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsx_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mcu_ext_refclk0_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbclk_out:59,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbcp_out2:59,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:59,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:59,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out0:59,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out1:59,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out2:59,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out3:59,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out0:59,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out1:59,dev_aasrc0_sys_clk:59,dev_aasrc0_tx0_sync_0:59,dev_aasrc0_tx0_sync_0_parent_board_0_ext_refclk1_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out_dup0:59,dev_aasrc0_tx0_sync_0_parent_board_0_mcu_ext_refclk0_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbclk_out:59,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbcp_out2:59,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:59,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:59,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out0:59,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out1:59,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out2:59,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out3:59,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out0:59,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out1:59,dev_aasrc0_tx1_sync_0:59,dev_aasrc0_tx1_sync_0_parent_board_0_ext_refclk1_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out_dup0:59,dev_aasrc0_tx1_sync_0_parent_board_0_mcu_ext_refclk0_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbclk_out:59,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbcp_out2:59,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:59,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:59,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out0:59,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out1:59,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out2:59,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out3:59,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out0:59,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out1:59,dev_aasrc0_tx2_sync_0:59,dev_aasrc0_tx2_sync_0_parent_board_0_ext_refclk1_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out_dup0:59,dev_aasrc0_tx2_sync_0_parent_board_0_mcu_ext_refclk0_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbclk_out:59,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbcp_out2:59,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:59,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:59,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out0:59,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out1:59,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out2:59,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out3:59,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out0:59,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out1:59,dev_aasrc0_tx3_sync_0:59,dev_aasrc0_tx3_sync_0_parent_board_0_ext_refclk1_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out_dup0:59,dev_aasrc0_tx3_sync_0_parent_board_0_mcu_ext_refclk0_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbclk_out:59,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbcp_out2:59,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:59,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:59,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out0:59,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out1:59,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out2:59,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out3:59,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out0:59,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out1:59,dev_aasrc0_vbusp_clk:59,dev_atl0_atl_clk:59,dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:59,dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:59,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:59,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:59,dev_atl0_atl_io_port_atclk_out_0:59,dev_atl0_atl_io_port_atclk_out_1:59,dev_atl0_atl_io_port_atclk_out_2:59,dev_atl0_atl_io_port_atclk_out_3:59,dev_atl0_vbus_clk:59,dev_board0_audio_ext_refclk0_in:59,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:59,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk0_out:59,dev_board0_audio_ext_refclk1_in:59,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:59,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk1_out:59,dev_board0_audio_ext_refclk2_in:59,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:59,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk2_out:59,dev_board0_audio_ext_refclk3_in:59,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:59,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:59,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:59,dev_board0_audio_ext_refclk3_out:59,dev_board0_bus_ccdc0_pclk_out:[27,42],dev_board0_bus_cpts_rft_clk_out:[27,42],dev_board0_bus_dss0extpclkin_out:[27,42],dev_board0_bus_dss0pclk_in:[27,42],dev_board0_bus_ext_refclk1_out:[27,42],dev_board0_bus_gpmcclk_out:[27,42],dev_board0_bus_mcasp0aclkr_out:[27,42],dev_board0_bus_mcasp0aclkx_out:[27,42],dev_board0_bus_mcasp0ahclkr_out:[27,42],dev_board0_bus_mcasp0ahclkx_out:[27,42],dev_board0_bus_mcasp1aclkr_out:[27,42],dev_board0_bus_mcasp1aclkx_out:[27,42],dev_board0_bus_mcasp1ahclkr_out:[27,42],dev_board0_bus_mcasp1ahclkx_out:[27,42],dev_board0_bus_mcasp2aclkr_out:[27,42],dev_board0_bus_mcasp2aclkx_out:[27,42],dev_board0_bus_mcasp2ahclkr_out:[27,42],dev_board0_bus_mcasp2ahclkx_out:[27,42],dev_board0_bus_mcu_clkout_in:[27,42],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[27,42],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[27,42],dev_board0_bus_mcu_cpts_rft_clk_out:[27,42],dev_board0_bus_mcu_ext_refclk0_out:[27,42],dev_board0_bus_mcu_hyperbus_clk_in:42,dev_board0_bus_mcu_hyperbus_nclk_in:42,dev_board0_bus_mcu_obsclk_in:[27,42],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[27,42],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[27,42],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_board0_bus_mcu_ospi0clk_in:[27,42],dev_board0_bus_mcu_ospi0dqs_out:[27,42],dev_board0_bus_mcu_ospi0lbclko_in:[27,42],dev_board0_bus_mcu_ospi1clk_in:[27,42],dev_board0_bus_mcu_ospi1dqs_out:[27,42],dev_board0_bus_mcu_ospi1lbclko_in:[27,42],dev_board0_bus_mcu_rgmii1_rclk_out:[27,42],dev_board0_bus_mcu_rgmii1_tclk_out:[27,42],dev_board0_bus_mcu_rmii1_refclk_out:[27,42],dev_board0_bus_mcu_scl0_in:42,dev_board0_bus_mcu_spi0clk_out:[27,42],dev_board0_bus_mcu_spi1clk_out:[27,42],dev_board0_bus_mcu_sysclkout_in:[27,42],dev_board0_bus_obsclk_in:[27,42],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[27,42],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[27,42],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[27,42],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[27,42],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[27,42],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[27,42],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[27,42],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[27,42],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[27,42],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[27,42],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_board0_bus_pcie1refclkm_out:42,dev_board0_bus_pcie1refclkp_out:42,dev_board0_bus_prg0_rgmii1_rclk_out:[27,42],dev_board0_bus_prg0_rgmii1_tclk_in:42,dev_board0_bus_prg0_rgmii1_tclk_out:27,dev_board0_bus_prg0_rgmii2_rclk_out:[27,42],dev_board0_bus_prg0_rgmii2_tclk_in:42,dev_board0_bus_prg0_rgmii2_tclk_out:27,dev_board0_bus_prg1_rgmii1_rclk_out:[27,42],dev_board0_bus_prg1_rgmii1_tclk_in:42,dev_board0_bus_prg1_rgmii1_tclk_out:27,dev_board0_bus_prg1_rgmii2_rclk_out:[27,42],dev_board0_bus_prg1_rgmii2_tclk_out:27,dev_board0_bus_prg2_rgmii1_rclk_out:[27,42],dev_board0_bus_prg2_rgmii1_tclk_in:42,dev_board0_bus_prg2_rgmii1_tclk_out:27,dev_board0_bus_prg2_rgmii2_rclk_out:[27,42],dev_board0_bus_prg2_rgmii2_tclk_in:42,dev_board0_bus_prg2_rgmii2_tclk_out:27,dev_board0_bus_refclk0m_in:42,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:42,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:42,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:42,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:42,dev_board0_bus_refclk0p_in:[27,42],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[27,42],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[27,42],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[27,42],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_board0_bus_refclk1m_in:42,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:42,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:42,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:42,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:42,dev_board0_bus_refclk1p_in:[27,42],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[27,42],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[27,42],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[27,42],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_board0_bus_scl0_in:42,dev_board0_bus_scl1_in:42,dev_board0_bus_scl2_in:42,dev_board0_bus_scl3_in:42,dev_board0_bus_spi0clk_out:[27,42],dev_board0_bus_spi1clk_out:[27,42],dev_board0_bus_spi2clk_out:[27,42],dev_board0_bus_spi3clk_out:[27,42],dev_board0_bus_sysclkout_in:[27,42],dev_board0_bus_usb0refclkm_out:42,dev_board0_bus_usb0refclkp_out:42,dev_board0_bus_wkup_scl0_in:42,dev_board0_bus_wkup_tck_out:[27,42],dev_board0_clkout_in:59,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:59,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:59,dev_board0_cpts0_rft_clk_out:59,dev_board0_ddr0_ck0_in:59,dev_board0_ddr0_ck0_n_in:59,dev_board0_dsi_txclkn_in:59,dev_board0_dsi_txclkp_in:59,dev_board0_ext_refclk1_out:59,dev_board0_gpmc0_clk_in:59,dev_board0_gpmc0_clk_out:59,dev_board0_gpmc0_fclk_mux_in:59,dev_board0_hfosc1_clk_out:[27,42,59],dev_board0_i2c0_scl_out:59,dev_board0_i2c1_scl_out:59,dev_board0_i2c2_scl_out:59,dev_board0_i2c3_scl_out:59,dev_board0_i2c4_scl_out:59,dev_board0_i2c5_scl_out:59,dev_board0_i2c6_scl_out:59,dev_board0_i3c0_scl_in:59,dev_board0_i3c0_scl_out:59,dev_board0_led_clk_out:59,dev_board0_mcasp0_aclkr_in:59,dev_board0_mcasp0_aclkr_out:59,dev_board0_mcasp0_aclkx_in:59,dev_board0_mcasp0_aclkx_out:59,dev_board0_mcasp0_afsr_out:59,dev_board0_mcasp0_afsx_out:59,dev_board0_mcasp10_aclkr_in:59,dev_board0_mcasp10_aclkr_out:59,dev_board0_mcasp10_aclkx_in:59,dev_board0_mcasp10_aclkx_out:59,dev_board0_mcasp10_afsr_out:59,dev_board0_mcasp10_afsx_out:59,dev_board0_mcasp11_aclkr_in:59,dev_board0_mcasp11_aclkr_out:59,dev_board0_mcasp11_aclkx_in:59,dev_board0_mcasp11_aclkx_out:59,dev_board0_mcasp11_afsr_out:59,dev_board0_mcasp11_afsx_out:59,dev_board0_mcasp1_aclkr_in:59,dev_board0_mcasp1_aclkr_out:59,dev_board0_mcasp1_aclkx_in:59,dev_board0_mcasp1_aclkx_out:59,dev_board0_mcasp1_afsr_out:59,dev_board0_mcasp1_afsx_out:59,dev_board0_mcasp2_aclkr_in:59,dev_board0_mcasp2_aclkr_out:59,dev_board0_mcasp2_aclkx_in:59,dev_board0_mcasp2_aclkx_out:59,dev_board0_mcasp2_afsr_out:59,dev_board0_mcasp2_afsx_out:59,dev_board0_mcasp3_aclkr_in:59,dev_board0_mcasp3_aclkr_out:59,dev_board0_mcasp3_aclkx_in:59,dev_board0_mcasp3_aclkx_out:59,dev_board0_mcasp3_afsr_out:59,dev_board0_mcasp3_afsx_out:59,dev_board0_mcasp4_aclkr_in:59,dev_board0_mcasp4_aclkr_out:59,dev_board0_mcasp4_aclkx_in:59,dev_board0_mcasp4_aclkx_out:59,dev_board0_mcasp4_afsr_out:59,dev_board0_mcasp4_afsx_out:59,dev_board0_mcasp5_aclkr_in:59,dev_board0_mcasp5_aclkr_out:59,dev_board0_mcasp5_aclkx_in:59,dev_board0_mcasp5_aclkx_out:59,dev_board0_mcasp5_afsr_out:59,dev_board0_mcasp5_afsx_out:59,dev_board0_mcasp6_aclkr_in:59,dev_board0_mcasp6_aclkr_out:59,dev_board0_mcasp6_aclkx_in:59,dev_board0_mcasp6_aclkx_out:59,dev_board0_mcasp6_afsr_out:59,dev_board0_mcasp6_afsx_out:59,dev_board0_mcasp7_aclkr_in:59,dev_board0_mcasp7_aclkr_out:59,dev_board0_mcasp7_aclkx_in:59,dev_board0_mcasp7_aclkx_out:59,dev_board0_mcasp7_afsr_out:59,dev_board0_mcasp7_afsx_out:59,dev_board0_mcasp8_aclkr_in:59,dev_board0_mcasp8_aclkr_out:59,dev_board0_mcasp8_aclkx_in:59,dev_board0_mcasp8_aclkx_out:59,dev_board0_mcasp8_afsr_out:59,dev_board0_mcasp8_afsx_out:59,dev_board0_mcasp9_aclkr_in:59,dev_board0_mcasp9_aclkr_out:59,dev_board0_mcasp9_aclkx_in:59,dev_board0_mcasp9_aclkx_out:59,dev_board0_mcasp9_afsr_out:59,dev_board0_mcasp9_afsx_out:59,dev_board0_mcu_clkout0_in:59,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:59,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:59,dev_board0_mcu_cpts0_rft_clk_out:59,dev_board0_mcu_ext_refclk0_out:59,dev_board0_mcu_hyperbus0_ck_in:59,dev_board0_mcu_hyperbus0_ckn_in:59,dev_board0_mcu_i2c0_scl_in:59,dev_board0_mcu_i2c0_scl_out:59,dev_board0_mcu_i2c1_scl_out:59,dev_board0_mcu_i3c0_scl_in:59,dev_board0_mcu_i3c0_scl_out:59,dev_board0_mcu_i3c1_scl_in:59,dev_board0_mcu_i3c1_scl_out:59,dev_board0_mcu_mdio0_mdc_in:59,dev_board0_mcu_obsclk0_in:59,dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:59,dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:59,dev_board0_mcu_ospi0_clk_in:59,dev_board0_mcu_ospi0_dqs_out:59,dev_board0_mcu_ospi0_lbclko_in:59,dev_board0_mcu_ospi1_clk_in:59,dev_board0_mcu_ospi1_dqs_out:59,dev_board0_mcu_ospi1_lbclko_in:59,dev_board0_mcu_rgmii1_rxc_out:59,dev_board0_mcu_rgmii1_txc_in:59,dev_board0_mcu_rgmii1_txc_out:59,dev_board0_mcu_rmii1_ref_clk_out:59,dev_board0_mcu_spi0_clk_in:59,dev_board0_mcu_spi1_clk_in:59,dev_board0_mcu_sysclkout0_in:59,dev_board0_mdio0_mdc_in:59,dev_board0_mlb0_mlbclk_out:59,dev_board0_mlb0_mlbcp_out:59,dev_board0_mmc0_clk_in:59,dev_board0_mmc1_clk_in:59,dev_board0_mmc2_clk_in:59,dev_board0_obsclk0_in:59,dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:59,dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:59,dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:59,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:59,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3_0:59,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:59,dev_board0_obsclk1_in:59,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:59,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:59,dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:59,dev_board0_pcie_refclk0n_out:59,dev_board0_pcie_refclk0p_out:59,dev_board0_pcie_refclk1n_out:59,dev_board0_pcie_refclk1p_out:59,dev_board0_pcie_refclk2n_out:59,dev_board0_pcie_refclk2p_out:59,dev_board0_pcie_refclk3n_out:59,dev_board0_pcie_refclk3p_out:59,dev_board0_prg0_mdio0_mdc_in:59,dev_board0_prg0_rgmii1_rxc_out:59,dev_board0_prg0_rgmii1_txc_in:59,dev_board0_prg0_rgmii1_txc_out:59,dev_board0_prg0_rgmii2_rxc_out:59,dev_board0_prg0_rgmii2_txc_in:59,dev_board0_prg0_rgmii2_txc_out:59,dev_board0_prg1_mdio0_mdc_in:59,dev_board0_prg1_rgmii1_rxc_out:59,dev_board0_prg1_rgmii1_txc_in:59,dev_board0_prg1_rgmii1_txc_out:59,dev_board0_prg1_rgmii2_rxc_out:59,dev_board0_prg1_rgmii2_txc_in:59,dev_board0_prg1_rgmii2_txc_out:59,dev_board0_rgmii3_rxc_out:59,dev_board0_rgmii4_rxc_out:59,dev_board0_rgmii5_rxc_out:59,dev_board0_rgmii6_rxc_out:59,dev_board0_rgmii7_rxc_out:59,dev_board0_rgmii8_rxc_out:59,dev_board0_rmii_ref_clk_out:59,dev_board0_spi0_clk_in:59,dev_board0_spi1_clk_in:59,dev_board0_spi2_clk_in:59,dev_board0_spi3_clk_in:59,dev_board0_spi5_clk_in:59,dev_board0_spi6_clk_in:59,dev_board0_spi7_clk_in:59,dev_board0_sysclkout0_in:59,dev_board0_tck_out:59,dev_board0_trc_clk_in:59,dev_board0_ufs0_ref_clk_in:59,dev_board0_vout1_extpclkin_out:59,dev_board0_vout1_pclk_in:59,dev_board0_vout2_extpclkin_out:59,dev_board0_vout2_pclk_in:59,dev_board0_vpfe0_pclk_out:59,dev_board0_wkup_i2c0_scl_in:59,dev_board0_wkup_i2c0_scl_out:59,dev_c66ss0_core0_gem_clk2_out_clk:59,dev_c66ss0_core0_gem_pbist_rom_clk:59,dev_c66ss0_core0_gem_trc_clk:59,dev_c66ss0_introuter0_intr_clk:59,dev_c66ss1_core0_gem_clk2_out_clk:59,dev_c66ss1_core0_gem_pbist_rom_clk:59,dev_c66ss1_core0_gem_trc_clk:59,dev_c66ss1_introuter0_intr_clk:59,dev_c71ss0_c7x_clk:59,dev_c71ss0_mma_mma_clk:59,dev_c71ss0_mma_pll_ctrl_clk:59,dev_c71ss0_pll_ctrl_clk:59,dev_cal0_bus_clk:[27,42],dev_cal0_bus_cp_c_clk:[27,42],dev_cbass0_bus_main_sysclk0_2_clk:[27,42],dev_cbass0_bus_main_sysclk0_4_clk:[27,42],dev_cbass_debug0_bus_main_sysclk0_2_clk:[27,42],dev_cbass_debug0_bus_main_sysclk0_4_clk:[27,42],dev_cbass_fw0_bus_main_sysclk0_2_clk:[27,42],dev_cbass_fw0_bus_main_sysclk0_4_clk:[27,42],dev_cbass_infra0_bus_gtc_clock_1_clk:[27,42],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[27,42],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[27,42],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[27,42],dev_cbass_infra0_bus_main_sysclk0_2_clk:[27,42],dev_cbass_infra0_bus_main_sysclk0_4_clk:[27,42],dev_ccdebugss0_bus_atb0_clk:[27,42],dev_ccdebugss0_bus_atb1_clk:[27,42],dev_ccdebugss0_bus_cfg_clk:[27,42],dev_ccdebugss0_bus_dbg_clk:[27,42],dev_ccdebugss0_bus_sys_clk:[27,42],dev_cmpevent_intrtr0_bus_intr_clk:[27,42],dev_cmpevent_intrtr0_intr_clk:59,dev_compute_cluster0_cfg_wrap_clk4_clk:59,dev_compute_cluster0_clec_clk1_clk:59,dev_compute_cluster0_clec_clk4_clk:59,dev_compute_cluster0_core_core_clk1_clk:59,dev_compute_cluster0_core_core_psil_leaf_clk:59,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:59,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:59,dev_compute_cluster0_debug_wrap_clk1_clk_clk:59,dev_compute_cluster0_debug_wrap_clk2_clk_clk:59,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:59,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:59,dev_compute_cluster0_gic500ss_vclk_clk:59,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:59,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:59,dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:59,dev_compute_cluster_a53_0_bus_arm0_clk:[27,42],dev_compute_cluster_a53_1_bus_arm0_clk:[27,42],dev_compute_cluster_a53_2_bus_arm1_clk:[27,42],dev_compute_cluster_a53_3_bus_arm1_clk:[27,42],dev_compute_cluster_cpac0_bus_arm0_clk:42,dev_compute_cluster_cpac1_bus_arm1_clk:42,dev_compute_cluster_msmc0_bus_msmc_clk:[27,42],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:42,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:42,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:42,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:42,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:27,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:27,dev_cpsw0_cppi_clk_clk:59,dev_cpsw0_cpts_genf0_0:59,dev_cpsw0_cpts_rft_clk:59,dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:59,dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:59,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:59,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:59,dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:59,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:59,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:59,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:59,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:59,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:59,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:59,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:59,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:59,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:59,dev_cpsw0_gmii1_mr_clk:59,dev_cpsw0_gmii1_mt_clk:59,dev_cpsw0_gmii2_mr_clk:59,dev_cpsw0_gmii2_mt_clk:59,dev_cpsw0_gmii3_mr_clk:59,dev_cpsw0_gmii3_mt_clk:59,dev_cpsw0_gmii4_mr_clk:59,dev_cpsw0_gmii4_mt_clk:59,dev_cpsw0_gmii5_mr_clk:59,dev_cpsw0_gmii5_mt_clk:59,dev_cpsw0_gmii6_mr_clk:59,dev_cpsw0_gmii6_mt_clk:59,dev_cpsw0_gmii7_mr_clk:59,dev_cpsw0_gmii7_mt_clk:59,dev_cpsw0_gmii8_mr_clk:59,dev_cpsw0_gmii8_mt_clk:59,dev_cpsw0_gmii_rft_clk:59,dev_cpsw0_mdio_mdclk_o_0:59,dev_cpsw0_rgmii_mhz_250_clk:59,dev_cpsw0_rgmii_mhz_50_clk:59,dev_cpsw0_rgmii_mhz_5_clk:59,dev_cpsw0_rmii_mhz_50_clk:59,dev_cpsw0_serdes1_refclk:59,dev_cpsw0_serdes1_rxclk:59,dev_cpsw0_serdes1_rxfclk:59,dev_cpsw0_serdes1_txclk:59,dev_cpsw0_serdes1_txfclk:59,dev_cpsw0_serdes1_txmclk:59,dev_cpsw0_serdes2_refclk:59,dev_cpsw0_serdes2_rxclk:59,dev_cpsw0_serdes2_rxfclk:59,dev_cpsw0_serdes2_txclk:59,dev_cpsw0_serdes2_txfclk:59,dev_cpsw0_serdes2_txmclk:59,dev_cpsw0_serdes3_refclk:59,dev_cpsw0_serdes3_rxclk:59,dev_cpsw0_serdes3_rxfclk:59,dev_cpsw0_serdes3_txclk:59,dev_cpsw0_serdes3_txfclk:59,dev_cpsw0_serdes3_txmclk:59,dev_cpsw0_serdes4_refclk:59,dev_cpsw0_serdes4_rxclk:59,dev_cpsw0_serdes4_rxfclk:59,dev_cpsw0_serdes4_txclk:59,dev_cpsw0_serdes4_txfclk:59,dev_cpsw0_serdes4_txmclk:59,dev_cpsw0_serdes5_refclk:59,dev_cpsw0_serdes5_rxclk:59,dev_cpsw0_serdes5_rxfclk:59,dev_cpsw0_serdes5_txclk:59,dev_cpsw0_serdes5_txfclk:59,dev_cpsw0_serdes5_txmclk:59,dev_cpsw0_serdes6_refclk:59,dev_cpsw0_serdes6_rxclk:59,dev_cpsw0_serdes6_rxfclk:59,dev_cpsw0_serdes6_txclk:59,dev_cpsw0_serdes6_txfclk:59,dev_cpsw0_serdes6_txmclk:59,dev_cpsw0_serdes7_refclk:59,dev_cpsw0_serdes7_rxclk:59,dev_cpsw0_serdes7_rxfclk:59,dev_cpsw0_serdes7_txclk:59,dev_cpsw0_serdes7_txfclk:59,dev_cpsw0_serdes7_txmclk:59,dev_cpsw0_serdes8_refclk:59,dev_cpsw0_serdes8_rxclk:59,dev_cpsw0_serdes8_rxfclk:59,dev_cpsw0_serdes8_txclk:59,dev_cpsw0_serdes8_txfclk:59,dev_cpsw0_serdes8_txmclk:59,dev_cpt2_aggr0_bus_vclk_clk:[27,42],dev_cpt2_aggr0_vclk_clk:59,dev_cpt2_aggr1_vclk_clk:59,dev_cpt2_aggr2_vclk_clk:59,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[27,42],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[27,42],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[27,42],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[27,42],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[27,42],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[27,42],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[27,42],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[27,42],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[27,42],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[27,42],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[27,42],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[27,42],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[27,42],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[27,42],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[27,42],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[27,42],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[27,42],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[27,42],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[27,42],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[27,42],dev_csi_psilss0_main_clk:59,dev_csi_rx_if0_main_clk_clk:59,dev_csi_rx_if0_ppi_rx_byte_clk:59,dev_csi_rx_if0_vbus_clk_clk:59,dev_csi_rx_if0_vp_clk_clk:59,dev_csi_rx_if1_main_clk_clk:59,dev_csi_rx_if1_ppi_rx_byte_clk:59,dev_csi_rx_if1_vbus_clk_clk:59,dev_csi_rx_if1_vp_clk_clk:59,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:59,dev_csi_tx_if0_esc_clk_clk:59,dev_csi_tx_if0_main_clk_clk:59,dev_csi_tx_if0_vbus_clk_clk:59,dev_ctrl_mmr0_bus_vbusp_clk:[27,42],dev_dcc0_bus_dcc_clksrc0_clk:[27,42],dev_dcc0_bus_dcc_clksrc1_clk:[27,42],dev_dcc0_bus_dcc_clksrc2_clk:[27,42],dev_dcc0_bus_dcc_clksrc3_clk:[27,42],dev_dcc0_bus_dcc_clksrc4_clk:[27,42],dev_dcc0_bus_dcc_clksrc5_clk:[27,42],dev_dcc0_bus_dcc_clksrc6_clk:[27,42],dev_dcc0_bus_dcc_input00_clk:[27,42],dev_dcc0_bus_dcc_input01_clk:[27,42],dev_dcc0_bus_dcc_input02_clk:[27,42],dev_dcc0_bus_dcc_input10_clk:[27,42],dev_dcc0_bus_vbus_clk:[27,42],dev_dcc0_dcc_clksrc0_clk:59,dev_dcc0_dcc_clksrc1_clk:59,dev_dcc0_dcc_clksrc2_clk:59,dev_dcc0_dcc_clksrc3_clk:59,dev_dcc0_dcc_clksrc4_clk:59,dev_dcc0_dcc_clksrc5_clk:59,dev_dcc0_dcc_clksrc6_clk:59,dev_dcc0_dcc_clksrc7_clk:59,dev_dcc0_dcc_input00_clk:59,dev_dcc0_dcc_input01_clk:59,dev_dcc0_dcc_input02_clk:59,dev_dcc0_dcc_input10_clk:59,dev_dcc0_vbus_clk:59,dev_dcc10_dcc_clksrc0_clk:59,dev_dcc10_dcc_clksrc1_clk:59,dev_dcc10_dcc_clksrc2_clk:59,dev_dcc10_dcc_clksrc3_clk:59,dev_dcc10_dcc_clksrc4_clk:59,dev_dcc10_dcc_clksrc5_clk:59,dev_dcc10_dcc_clksrc6_clk:59,dev_dcc10_dcc_clksrc7_clk:59,dev_dcc10_dcc_input00_clk:59,dev_dcc10_dcc_input01_clk:59,dev_dcc10_dcc_input02_clk:59,dev_dcc10_dcc_input10_clk:59,dev_dcc10_vbus_clk:59,dev_dcc11_dcc_clksrc0_clk:59,dev_dcc11_dcc_clksrc1_clk:59,dev_dcc11_dcc_clksrc2_clk:59,dev_dcc11_dcc_clksrc3_clk:59,dev_dcc11_dcc_clksrc4_clk:59,dev_dcc11_dcc_clksrc5_clk:59,dev_dcc11_dcc_clksrc6_clk:59,dev_dcc11_dcc_clksrc7_clk:59,dev_dcc11_dcc_input00_clk:59,dev_dcc11_dcc_input01_clk:59,dev_dcc11_dcc_input02_clk:59,dev_dcc11_dcc_input10_clk:59,dev_dcc11_vbus_clk:59,dev_dcc12_dcc_clksrc0_clk:59,dev_dcc12_dcc_clksrc1_clk:59,dev_dcc12_dcc_clksrc2_clk:59,dev_dcc12_dcc_clksrc3_clk:59,dev_dcc12_dcc_clksrc4_clk:59,dev_dcc12_dcc_clksrc5_clk:59,dev_dcc12_dcc_clksrc6_clk:59,dev_dcc12_dcc_clksrc7_clk:59,dev_dcc12_dcc_input00_clk:59,dev_dcc12_dcc_input01_clk:59,dev_dcc12_dcc_input02_clk:59,dev_dcc12_dcc_input10_clk:59,dev_dcc12_vbus_clk:59,dev_dcc1_bus_dcc_clksrc0_clk:[27,42],dev_dcc1_bus_dcc_clksrc1_clk:[27,42],dev_dcc1_bus_dcc_clksrc2_clk:[27,42],dev_dcc1_bus_dcc_clksrc3_clk:[27,42],dev_dcc1_bus_dcc_clksrc4_clk:[27,42],dev_dcc1_bus_dcc_clksrc5_clk:[27,42],dev_dcc1_bus_dcc_clksrc6_clk:[27,42],dev_dcc1_bus_dcc_clksrc7_clk:[27,42],dev_dcc1_bus_dcc_input00_clk:[27,42],dev_dcc1_bus_dcc_input01_clk:[27,42],dev_dcc1_bus_dcc_input02_clk:[27,42],dev_dcc1_bus_dcc_input10_clk:[27,42],dev_dcc1_bus_vbus_clk:[27,42],dev_dcc1_dcc_clksrc0_clk:59,dev_dcc1_dcc_clksrc1_clk:59,dev_dcc1_dcc_clksrc2_clk:59,dev_dcc1_dcc_clksrc3_clk:59,dev_dcc1_dcc_clksrc4_clk:59,dev_dcc1_dcc_clksrc5_clk:59,dev_dcc1_dcc_clksrc6_clk:59,dev_dcc1_dcc_clksrc7_clk:59,dev_dcc1_dcc_input00_clk:59,dev_dcc1_dcc_input01_clk:59,dev_dcc1_dcc_input02_clk:59,dev_dcc1_dcc_input10_clk:59,dev_dcc1_vbus_clk:59,dev_dcc2_bus_dcc_clksrc0_clk:[27,42],dev_dcc2_bus_dcc_clksrc1_clk:[27,42],dev_dcc2_bus_dcc_clksrc2_clk:[27,42],dev_dcc2_bus_dcc_clksrc3_clk:[27,42],dev_dcc2_bus_dcc_clksrc4_clk:[27,42],dev_dcc2_bus_dcc_clksrc5_clk:[27,42],dev_dcc2_bus_dcc_clksrc6_clk:[27,42],dev_dcc2_bus_dcc_clksrc7_clk:[27,42],dev_dcc2_bus_dcc_input00_clk:[27,42],dev_dcc2_bus_dcc_input01_clk:[27,42],dev_dcc2_bus_dcc_input02_clk:[27,42],dev_dcc2_bus_dcc_input10_clk:[27,42],dev_dcc2_bus_vbus_clk:[27,42],dev_dcc2_dcc_clksrc0_clk:59,dev_dcc2_dcc_clksrc1_clk:59,dev_dcc2_dcc_clksrc2_clk:59,dev_dcc2_dcc_clksrc3_clk:59,dev_dcc2_dcc_clksrc4_clk:59,dev_dcc2_dcc_clksrc5_clk:59,dev_dcc2_dcc_clksrc6_clk:59,dev_dcc2_dcc_clksrc7_clk:59,dev_dcc2_dcc_input00_clk:59,dev_dcc2_dcc_input01_clk:59,dev_dcc2_dcc_input02_clk:59,dev_dcc2_dcc_input10_clk:59,dev_dcc2_vbus_clk:59,dev_dcc3_bus_dcc_clksrc0_clk:[27,42],dev_dcc3_bus_dcc_clksrc1_clk:[27,42],dev_dcc3_bus_dcc_clksrc2_clk:[27,42],dev_dcc3_bus_dcc_clksrc3_clk:[27,42],dev_dcc3_bus_dcc_clksrc4_clk:[27,42],dev_dcc3_bus_dcc_clksrc5_clk:[27,42],dev_dcc3_bus_dcc_clksrc7_clk:[27,42],dev_dcc3_bus_dcc_input00_clk:[27,42],dev_dcc3_bus_dcc_input01_clk:[27,42],dev_dcc3_bus_dcc_input02_clk:[27,42],dev_dcc3_bus_dcc_input10_clk:[27,42],dev_dcc3_bus_vbus_clk:[27,42],dev_dcc3_dcc_clksrc0_clk:59,dev_dcc3_dcc_clksrc1_clk:59,dev_dcc3_dcc_clksrc2_clk:59,dev_dcc3_dcc_clksrc3_clk:59,dev_dcc3_dcc_clksrc4_clk:59,dev_dcc3_dcc_clksrc5_clk:59,dev_dcc3_dcc_clksrc6_clk:59,dev_dcc3_dcc_clksrc7_clk:59,dev_dcc3_dcc_input00_clk:59,dev_dcc3_dcc_input01_clk:59,dev_dcc3_dcc_input02_clk:59,dev_dcc3_dcc_input10_clk:59,dev_dcc3_vbus_clk:59,dev_dcc4_bus_dcc_clksrc0_clk:[27,42],dev_dcc4_bus_dcc_clksrc2_clk:[27,42],dev_dcc4_bus_dcc_clksrc3_clk:[27,42],dev_dcc4_bus_dcc_clksrc4_clk:[27,42],dev_dcc4_bus_dcc_clksrc5_clk:[27,42],dev_dcc4_bus_dcc_clksrc6_clk:[27,42],dev_dcc4_bus_dcc_clksrc7_clk:[27,42],dev_dcc4_bus_dcc_input00_clk:[27,42],dev_dcc4_bus_dcc_input01_clk:[27,42],dev_dcc4_bus_dcc_input02_clk:[27,42],dev_dcc4_bus_dcc_input10_clk:[27,42],dev_dcc4_bus_vbus_clk:[27,42],dev_dcc4_dcc_clksrc0_clk:59,dev_dcc4_dcc_clksrc1_clk:59,dev_dcc4_dcc_clksrc2_clk:59,dev_dcc4_dcc_clksrc3_clk:59,dev_dcc4_dcc_clksrc4_clk:59,dev_dcc4_dcc_clksrc5_clk:59,dev_dcc4_dcc_clksrc6_clk:59,dev_dcc4_dcc_clksrc7_clk:59,dev_dcc4_dcc_input00_clk:59,dev_dcc4_dcc_input01_clk:59,dev_dcc4_dcc_input02_clk:59,dev_dcc4_dcc_input10_clk:59,dev_dcc4_vbus_clk:59,dev_dcc5_bus_dcc_clksrc0_clk:[27,42],dev_dcc5_bus_dcc_clksrc1_clk:[27,42],dev_dcc5_bus_dcc_clksrc2_clk:[27,42],dev_dcc5_bus_dcc_clksrc3_clk:[27,42],dev_dcc5_bus_dcc_clksrc4_clk:[27,42],dev_dcc5_bus_dcc_clksrc5_clk:[27,42],dev_dcc5_bus_dcc_clksrc6_clk:[27,42],dev_dcc5_bus_dcc_clksrc7_clk:[27,42],dev_dcc5_bus_dcc_input00_clk:[27,42],dev_dcc5_bus_dcc_input01_clk:[27,42],dev_dcc5_bus_dcc_input02_clk:[27,42],dev_dcc5_bus_dcc_input10_clk:[27,42],dev_dcc5_bus_vbus_clk:[27,42],dev_dcc5_dcc_clksrc0_clk:59,dev_dcc5_dcc_clksrc1_clk:59,dev_dcc5_dcc_clksrc2_clk:59,dev_dcc5_dcc_clksrc3_clk:59,dev_dcc5_dcc_clksrc4_clk:59,dev_dcc5_dcc_clksrc5_clk:59,dev_dcc5_dcc_clksrc6_clk:59,dev_dcc5_dcc_clksrc7_clk:59,dev_dcc5_dcc_input00_clk:59,dev_dcc5_dcc_input01_clk:59,dev_dcc5_dcc_input02_clk:59,dev_dcc5_dcc_input10_clk:59,dev_dcc5_vbus_clk:59,dev_dcc6_bus_dcc_clksrc0_clk:[27,42],dev_dcc6_bus_dcc_clksrc1_clk:[27,42],dev_dcc6_bus_dcc_clksrc2_clk:[27,42],dev_dcc6_bus_dcc_clksrc3_clk:[27,42],dev_dcc6_bus_dcc_clksrc4_clk:[27,42],dev_dcc6_bus_dcc_clksrc5_clk:[27,42],dev_dcc6_bus_dcc_clksrc6_clk:[27,42],dev_dcc6_bus_dcc_clksrc7_clk:[27,42],dev_dcc6_bus_dcc_input00_clk:[27,42],dev_dcc6_bus_dcc_input01_clk:[27,42],dev_dcc6_bus_dcc_input02_clk:[27,42],dev_dcc6_bus_dcc_input10_clk:[27,42],dev_dcc6_bus_vbus_clk:[27,42],dev_dcc6_dcc_clksrc0_clk:59,dev_dcc6_dcc_clksrc1_clk:59,dev_dcc6_dcc_clksrc2_clk:59,dev_dcc6_dcc_clksrc3_clk:59,dev_dcc6_dcc_clksrc4_clk:59,dev_dcc6_dcc_clksrc5_clk:59,dev_dcc6_dcc_clksrc6_clk:59,dev_dcc6_dcc_clksrc7_clk:59,dev_dcc6_dcc_input00_clk:59,dev_dcc6_dcc_input01_clk:59,dev_dcc6_dcc_input02_clk:59,dev_dcc6_dcc_input10_clk:59,dev_dcc6_vbus_clk:59,dev_dcc7_bus_dcc_clksrc0_clk:[27,42],dev_dcc7_bus_dcc_clksrc1_clk:[27,42],dev_dcc7_bus_dcc_clksrc2_clk:[27,42],dev_dcc7_bus_dcc_clksrc3_clk:[27,42],dev_dcc7_bus_dcc_clksrc4_clk:[27,42],dev_dcc7_bus_dcc_clksrc5_clk:[27,42],dev_dcc7_bus_dcc_clksrc6_clk:[27,42],dev_dcc7_bus_dcc_clksrc7_clk:[27,42],dev_dcc7_bus_dcc_input00_clk:[27,42],dev_dcc7_bus_dcc_input01_clk:[27,42],dev_dcc7_bus_dcc_input02_clk:[27,42],dev_dcc7_bus_dcc_input10_clk:[27,42],dev_dcc7_bus_vbus_clk:[27,42],dev_dcc7_dcc_clksrc0_clk:59,dev_dcc7_dcc_clksrc1_clk:59,dev_dcc7_dcc_clksrc2_clk:59,dev_dcc7_dcc_clksrc3_clk:59,dev_dcc7_dcc_clksrc4_clk:59,dev_dcc7_dcc_clksrc5_clk:59,dev_dcc7_dcc_clksrc6_clk:59,dev_dcc7_dcc_clksrc7_clk:59,dev_dcc7_dcc_input00_clk:59,dev_dcc7_dcc_input01_clk:59,dev_dcc7_dcc_input02_clk:59,dev_dcc7_dcc_input10_clk:59,dev_dcc7_vbus_clk:59,dev_dcc8_dcc_clksrc0_clk:59,dev_dcc8_dcc_clksrc1_clk:59,dev_dcc8_dcc_clksrc2_clk:59,dev_dcc8_dcc_clksrc3_clk:59,dev_dcc8_dcc_clksrc4_clk:59,dev_dcc8_dcc_clksrc5_clk:59,dev_dcc8_dcc_clksrc6_clk:59,dev_dcc8_dcc_clksrc7_clk:59,dev_dcc8_dcc_input00_clk:59,dev_dcc8_dcc_input01_clk:59,dev_dcc8_dcc_input02_clk:59,dev_dcc8_dcc_input10_clk:59,dev_dcc8_vbus_clk:59,dev_dcc9_dcc_clksrc0_clk:59,dev_dcc9_dcc_clksrc1_clk:59,dev_dcc9_dcc_clksrc2_clk:59,dev_dcc9_dcc_clksrc3_clk:59,dev_dcc9_dcc_clksrc4_clk:59,dev_dcc9_dcc_clksrc5_clk:59,dev_dcc9_dcc_clksrc6_clk:59,dev_dcc9_dcc_clksrc7_clk:59,dev_dcc9_dcc_input00_clk:59,dev_dcc9_dcc_input01_clk:59,dev_dcc9_dcc_input02_clk:59,dev_dcc9_dcc_input10_clk:59,dev_dcc9_vbus_clk:59,dev_ddr0_ddrss_cfg_clk:59,dev_ddr0_ddrss_ddr_pll_clk:59,dev_ddr0_ddrss_io_ck_0:59,dev_ddr0_ddrss_io_ck_n_0:59,dev_ddr0_ddrss_vbus_clk:59,dev_ddr0_pll_ctrl_clk:59,dev_ddrss0_bus_ddrss_byp_4x_clk:[27,42],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[27,42],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[27,42],dev_ddrss0_bus_ddrss_cfg_clk:[27,42],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[27,42],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[27,42],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[27,42],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[27,42],dev_ddrss0_bus_ddrss_tclk:[27,42],dev_ddrss0_bus_ddrss_vbus_clk:[27,42],dev_debugss0_bus_atb0_clk:[27,42],dev_debugss0_bus_atb1_clk:[27,42],dev_debugss0_bus_atb2_clk:[27,42],dev_debugss0_bus_atb3_clk:[27,42],dev_debugss0_bus_atb4_clk:[27,42],dev_debugss0_bus_atb5_clk:[27,42],dev_debugss0_bus_cfg_clk:[27,42],dev_debugss0_bus_dbg_clk:[27,42],dev_debugss0_bus_sys_clk:[27,42],dev_debugss_wrap0_atb_clk:59,dev_debugss_wrap0_bus_atb_clk:[27,42],dev_debugss_wrap0_bus_core_clk:[27,42],dev_debugss_wrap0_bus_jtag_tck:[27,42],dev_debugss_wrap0_bus_trexpt_clk:[27,42],dev_debugss_wrap0_core_clk:59,dev_debugss_wrap0_cstpiu_traceclk_0:59,dev_debugss_wrap0_jtag_tck:59,dev_debugss_wrap0_trexpt_clk:59,dev_debugsuspendrtr0_bus_intr_clk:[27,42],dev_decoder0_sys_clk:59,dev_dftss0_bus_vbusp_clk_clk:[27,42],dev_dmpac0_sde_0_clk:59,dev_dmpac_top_main_0_clk:59,dev_dmpac_top_main_0_pll_dco_clk:59,dev_dphy_rx0_main_clk_clk:59,dev_dphy_rx0_ppi_rx_byte_clk:59,dev_dphy_rx1_main_clk_clk:59,dev_dphy_rx1_ppi_rx_byte_clk:59,dev_dphy_tx0_ck_m_0:59,dev_dphy_tx0_ck_p_0:59,dev_dphy_tx0_clk:59,dev_dphy_tx0_dphy_ref_clk:59,dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:59,dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:59,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:59,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:59,dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:59,dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:59,dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:59,dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:59,dev_dphy_tx0_psm_clk:59,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:42,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:27,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:42,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:27,dev_dss0_bus_dpi_1_in_clk:[27,42],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[27,42],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:42,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:42,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:27,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:27,dev_dss0_bus_dpi_1_out_clk:[27,42],dev_dss0_bus_dss_func_clk:[27,42],dev_dss0_dpi0_ext_clksel:59,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:59,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:59,dev_dss0_dpi1_ext_clksel:59,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:59,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:59,dev_dss0_dss_func_clk:59,dev_dss0_dss_inst0_dpi_0_in_2x_clk:59,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:59,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:59,dev_dss0_dss_inst0_dpi_0_out_2x_clk:59,dev_dss0_dss_inst0_dpi_0_out_clk:59,dev_dss0_dss_inst0_dpi_1_in_2x_clk:59,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:59,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:59,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:59,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:59,dev_dss0_dss_inst0_dpi_1_out_clk:59,dev_dss0_dss_inst0_dpi_2_in_2x_clk:59,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:59,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:59,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:59,dev_dss0_dss_inst0_dpi_2_out_clk:59,dev_dss0_dss_inst0_dpi_3_in_2x_clk:59,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:59,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:59,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:59,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:59,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:59,dev_dss0_dss_inst0_dpi_3_out_clk:59,dev_dss_dsi0_dphy_0_rx_esc_clk:59,dev_dss_dsi0_dphy_0_tx_esc_clk:59,dev_dss_dsi0_dpi_0_clk:59,dev_dss_dsi0_pll_ctrl_clk:59,dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:59,dev_dss_dsi0_sys_clk:59,dev_dss_edp0_aif_i2s_clk:59,dev_dss_edp0_dpi_2_2x_clk:59,dev_dss_edp0_dpi_2_clk:59,dev_dss_edp0_dpi_3_clk:59,dev_dss_edp0_dpi_4_clk:59,dev_dss_edp0_dpi_5_clk:59,dev_dss_edp0_dptx_mod_clk:59,dev_dss_edp0_phy_ln0_refclk:59,dev_dss_edp0_phy_ln0_rxclk:59,dev_dss_edp0_phy_ln0_rxfclk:59,dev_dss_edp0_phy_ln0_txclk:59,dev_dss_edp0_phy_ln0_txfclk:59,dev_dss_edp0_phy_ln0_txmclk:59,dev_dss_edp0_phy_ln1_refclk:59,dev_dss_edp0_phy_ln1_rxclk:59,dev_dss_edp0_phy_ln1_rxfclk:59,dev_dss_edp0_phy_ln1_txclk:59,dev_dss_edp0_phy_ln1_txfclk:59,dev_dss_edp0_phy_ln1_txmclk:59,dev_dss_edp0_phy_ln2_refclk:59,dev_dss_edp0_phy_ln2_rxclk:59,dev_dss_edp0_phy_ln2_rxfclk:59,dev_dss_edp0_phy_ln2_txclk:59,dev_dss_edp0_phy_ln2_txfclk:59,dev_dss_edp0_phy_ln2_txmclk:59,dev_dss_edp0_phy_ln3_refclk:59,dev_dss_edp0_phy_ln3_rxclk:59,dev_dss_edp0_phy_ln3_rxfclk:59,dev_dss_edp0_phy_ln3_txclk:59,dev_dss_edp0_phy_ln3_txfclk:59,dev_dss_edp0_phy_ln3_txmclk:59,dev_dss_edp0_pll_ctrl_clk:59,dev_ecap0_bus_vbus_clk:[27,42],dev_ecap0_vbus_clk:59,dev_ecap1_vbus_clk:59,dev_ecap2_vbus_clk:59,dev_ecc_aggr0_bus_aggr_clk:[27,42],dev_ecc_aggr1_bus_aggr_clk:[27,42],dev_ecc_aggr2_bus_aggr_clk:[27,42],dev_efuse0_bus_efc0_ctl_fclk:42,dev_efuse0_bus_efc1_ctl_fclk:42,dev_efuse0_bus_vbusp_pll_clk_clk:[27,42],dev_ehrpwm0_bus_vbusp_clk:[27,42],dev_ehrpwm0_vbusp_clk:59,dev_ehrpwm1_bus_vbusp_clk:[27,42],dev_ehrpwm1_vbusp_clk:59,dev_ehrpwm2_bus_vbusp_clk:[27,42],dev_ehrpwm2_vbusp_clk:59,dev_ehrpwm3_bus_vbusp_clk:[27,42],dev_ehrpwm3_vbusp_clk:59,dev_ehrpwm4_bus_vbusp_clk:[27,42],dev_ehrpwm4_vbusp_clk:59,dev_ehrpwm5_bus_vbusp_clk:[27,42],dev_ehrpwm5_vbusp_clk:59,dev_elm0_bus_vbusp_clk:[27,42],dev_elm0_vbusp_clk:59,dev_encoder0_sys_clk:59,dev_eqep0_bus_vbus_clk:[27,42],dev_eqep0_vbus_clk:59,dev_eqep1_bus_vbus_clk:[27,42],dev_eqep1_vbus_clk:59,dev_eqep2_bus_vbus_clk:[27,42],dev_eqep2_vbus_clk:59,dev_esm0_bus_clk:[27,42],dev_esm0_clk:59,dev_gic0_bus_vclk_clk:[27,42],dev_gpio0_bus_mmr_clk:[27,42],dev_gpio0_mmr_clk:59,dev_gpio1_bus_mmr_clk:[27,42],dev_gpio1_mmr_clk:59,dev_gpio2_mmr_clk:59,dev_gpio3_mmr_clk:59,dev_gpio4_mmr_clk:59,dev_gpio5_mmr_clk:59,dev_gpio6_mmr_clk:59,dev_gpio7_mmr_clk:59,dev_gpiomux_intrtr0_bus_intr_clk:[27,42],dev_gpiomux_intrtr0_intr_clk:59,dev_gpmc0_bus_func_clk:[27,42],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[27,42],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[27,42],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[27,42],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[27,42],dev_gpmc0_bus_pi_gpmc_ret_clk:[27,42],dev_gpmc0_bus_po_gpmc_dev_clk:[27,42],dev_gpmc0_bus_vbusp_clk:[27,42],dev_gpmc0_func_clk:59,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:59,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:59,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:59,dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:59,dev_gpmc0_pi_gpmc_ret_clk:59,dev_gpmc0_po_gpmc_dev_clk:59,dev_gpmc0_vbusp_clk:59,dev_gpu0_bus_hyd_core_clk:[27,42],dev_gpu0_bus_mem_clk:[27,42],dev_gpu0_bus_sgx_core_clk:[27,42],dev_gpu0_bus_sys_clk:[27,42],dev_gpu0_gpu_0_gpu_pll_clk:59,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[27,42],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[27,42],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[27,42],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[27,42],dev_gtc0_bus_vbusp_clk:[27,42],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[27,42],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[27,42],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[27,42],dev_gtc0_gtc_clk:59,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:59,dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:59,dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:59,dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:59,dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:59,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:59,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:59,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:59,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:59,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:59,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:59,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:59,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:59,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:59,dev_gtc0_vbusp_clk:59,dev_i2c0_bus_clk:[27,42],dev_i2c0_bus_piscl:42,dev_i2c0_bus_pisys_clk:[27,42],dev_i2c0_clk:59,dev_i2c0_piscl_0:59,dev_i2c0_pisys_clk:59,dev_i2c1_bus_clk:[27,42],dev_i2c1_bus_piscl:42,dev_i2c1_bus_pisys_clk:[27,42],dev_i2c1_clk:59,dev_i2c1_piscl_0:59,dev_i2c1_pisys_clk:59,dev_i2c2_bus_clk:[27,42],dev_i2c2_bus_piscl:42,dev_i2c2_bus_pisys_clk:[27,42],dev_i2c2_clk:59,dev_i2c2_piscl_0:59,dev_i2c2_pisys_clk:59,dev_i2c3_bus_clk:[27,42],dev_i2c3_bus_piscl:42,dev_i2c3_bus_pisys_clk:[27,42],dev_i2c3_clk:59,dev_i2c3_piscl_0:59,dev_i2c3_pisys_clk:59,dev_i2c4_clk:59,dev_i2c4_piscl_0:59,dev_i2c4_pisys_clk:59,dev_i2c5_clk:59,dev_i2c5_piscl_0:59,dev_i2c5_pisys_clk:59,dev_i2c6_clk:59,dev_i2c6_piscl_0:59,dev_i2c6_pisys_clk:59,dev_i3c0_i3c_pclk_clk:59,dev_i3c0_i3c_scl_di:59,dev_i3c0_i3c_scl_do_0:59,dev_i3c0_i3c_sclk_clk:59,dev_id:12,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[27,42],dev_led0_led_clk:59,dev_led0_vbus_clk:59,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[27,42],dev_main2mcu_lvl_intrtr0_intr_clk:59,dev_main2mcu_pls_intrtr0_bus_intr_clk:[27,42],dev_main2mcu_pls_intrtr0_intr_clk:59,dev_mcan0_mcanss_cclk_clk:59,dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan0_mcanss_hclk_clk:59,dev_mcan10_mcanss_cclk_clk:59,dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan10_mcanss_hclk_clk:59,dev_mcan11_mcanss_cclk_clk:59,dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan11_mcanss_hclk_clk:59,dev_mcan12_mcanss_cclk_clk:59,dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan12_mcanss_hclk_clk:59,dev_mcan13_mcanss_cclk_clk:59,dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan13_mcanss_hclk_clk:59,dev_mcan1_mcanss_cclk_clk:59,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan1_mcanss_hclk_clk:59,dev_mcan2_mcanss_cclk_clk:59,dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan2_mcanss_hclk_clk:59,dev_mcan3_mcanss_cclk_clk:59,dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan3_mcanss_hclk_clk:59,dev_mcan4_mcanss_cclk_clk:59,dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan4_mcanss_hclk_clk:59,dev_mcan5_mcanss_cclk_clk:59,dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan5_mcanss_hclk_clk:59,dev_mcan6_mcanss_cclk_clk:59,dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan6_mcanss_hclk_clk:59,dev_mcan7_mcanss_cclk_clk:59,dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan7_mcanss_hclk_clk:59,dev_mcan8_mcanss_cclk_clk:59,dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan8_mcanss_hclk_clk:59,dev_mcan9_mcanss_cclk_clk:59,dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:59,dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:59,dev_mcan9_mcanss_hclk_clk:59,dev_mcasp0_aux_clk:59,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp0_bus_aux_clk:[27,42],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[27,42],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[27,42],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:42,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:27,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcasp0_bus_mcasp_ahclkr_pin:42,dev_mcasp0_bus_mcasp_ahclkx_pin:42,dev_mcasp0_bus_vbusp_clk:[27,42],dev_mcasp0_mcasp_aclkr_pin_0:59,dev_mcasp0_mcasp_aclkr_pout_0:59,dev_mcasp0_mcasp_aclkx_pin_0:59,dev_mcasp0_mcasp_aclkx_pout_0:59,dev_mcasp0_mcasp_ahclkr_pin_0:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp0_mcasp_ahclkr_pout_0:59,dev_mcasp0_mcasp_ahclkx_pin_0:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp0_mcasp_ahclkx_pout_0:59,dev_mcasp0_vbusp_clk:59,dev_mcasp10_aux_clk:59,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp10_mcasp_aclkr_pin_0:59,dev_mcasp10_mcasp_aclkr_pout_0:59,dev_mcasp10_mcasp_aclkx_pin_0:59,dev_mcasp10_mcasp_aclkx_pout_0:59,dev_mcasp10_mcasp_ahclkr_pin_0:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp10_mcasp_ahclkr_pout_0:59,dev_mcasp10_mcasp_ahclkx_pin_0:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp10_mcasp_ahclkx_pout_0:59,dev_mcasp10_vbusp_clk:59,dev_mcasp11_aux_clk:59,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp11_mcasp_aclkr_pin_0:59,dev_mcasp11_mcasp_aclkr_pout_0:59,dev_mcasp11_mcasp_aclkx_pin_0:59,dev_mcasp11_mcasp_aclkx_pout_0:59,dev_mcasp11_mcasp_ahclkr_pin_0:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp11_mcasp_ahclkr_pout_0:59,dev_mcasp11_mcasp_ahclkx_pin_0:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp11_mcasp_ahclkx_pout_0:59,dev_mcasp11_vbusp_clk:59,dev_mcasp1_aux_clk:59,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp1_bus_aux_clk:[27,42],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[27,42],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[27,42],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:42,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:27,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcasp1_bus_mcasp_ahclkr_pin:42,dev_mcasp1_bus_mcasp_ahclkx_pin:42,dev_mcasp1_bus_vbusp_clk:[27,42],dev_mcasp1_mcasp_aclkr_pin_0:59,dev_mcasp1_mcasp_aclkr_pout_0:59,dev_mcasp1_mcasp_aclkx_pin_0:59,dev_mcasp1_mcasp_aclkx_pout_0:59,dev_mcasp1_mcasp_ahclkr_pin_0:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp1_mcasp_ahclkr_pout_0:59,dev_mcasp1_mcasp_ahclkx_pin_0:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp1_mcasp_ahclkx_pout_0:59,dev_mcasp1_vbusp_clk:59,dev_mcasp2_aux_clk:59,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp2_bus_aux_clk:[27,42],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[27,42],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[27,42],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:42,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:27,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcasp2_bus_mcasp_ahclkr_pin:42,dev_mcasp2_bus_mcasp_ahclkx_pin:42,dev_mcasp2_bus_vbusp_clk:[27,42],dev_mcasp2_mcasp_aclkr_pin_0:59,dev_mcasp2_mcasp_aclkr_pout_0:59,dev_mcasp2_mcasp_aclkx_pin_0:59,dev_mcasp2_mcasp_aclkx_pout_0:59,dev_mcasp2_mcasp_ahclkr_pin_0:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp2_mcasp_ahclkr_pout_0:59,dev_mcasp2_mcasp_ahclkx_pin_0:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp2_mcasp_ahclkx_pout_0:59,dev_mcasp2_vbusp_clk:59,dev_mcasp3_aux_clk:59,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp3_mcasp_aclkr_pin_0:59,dev_mcasp3_mcasp_aclkr_pout_0:59,dev_mcasp3_mcasp_aclkx_pin_0:59,dev_mcasp3_mcasp_aclkx_pout_0:59,dev_mcasp3_mcasp_ahclkr_pin_0:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp3_mcasp_ahclkr_pout_0:59,dev_mcasp3_mcasp_ahclkx_pin_0:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp3_mcasp_ahclkx_pout_0:59,dev_mcasp3_vbusp_clk:59,dev_mcasp4_aux_clk:59,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp4_mcasp_aclkr_pin_0:59,dev_mcasp4_mcasp_aclkr_pout_0:59,dev_mcasp4_mcasp_aclkx_pin_0:59,dev_mcasp4_mcasp_aclkx_pout_0:59,dev_mcasp4_mcasp_ahclkr_pin_0:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp4_mcasp_ahclkr_pout_0:59,dev_mcasp4_mcasp_ahclkx_pin_0:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp4_mcasp_ahclkx_pout_0:59,dev_mcasp4_vbusp_clk:59,dev_mcasp5_aux_clk:59,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp5_mcasp_aclkr_pin_0:59,dev_mcasp5_mcasp_aclkr_pout_0:59,dev_mcasp5_mcasp_aclkx_pin_0:59,dev_mcasp5_mcasp_aclkx_pout_0:59,dev_mcasp5_mcasp_ahclkr_pin_0:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp5_mcasp_ahclkr_pout_0:59,dev_mcasp5_mcasp_ahclkx_pin_0:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp5_mcasp_ahclkx_pout_0:59,dev_mcasp5_vbusp_clk:59,dev_mcasp6_aux_clk:59,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp6_mcasp_aclkr_pin_0:59,dev_mcasp6_mcasp_aclkr_pout_0:59,dev_mcasp6_mcasp_aclkx_pin_0:59,dev_mcasp6_mcasp_aclkx_pout_0:59,dev_mcasp6_mcasp_ahclkr_pin_0:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp6_mcasp_ahclkr_pout_0:59,dev_mcasp6_mcasp_ahclkx_pin_0:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp6_mcasp_ahclkx_pout_0:59,dev_mcasp6_vbusp_clk:59,dev_mcasp7_aux_clk:59,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp7_mcasp_aclkr_pin_0:59,dev_mcasp7_mcasp_aclkr_pout_0:59,dev_mcasp7_mcasp_aclkx_pin_0:59,dev_mcasp7_mcasp_aclkx_pout_0:59,dev_mcasp7_mcasp_ahclkr_pin_0:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp7_mcasp_ahclkr_pout_0:59,dev_mcasp7_mcasp_ahclkx_pin_0:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp7_mcasp_ahclkx_pout_0:59,dev_mcasp7_vbusp_clk:59,dev_mcasp8_aux_clk:59,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp8_mcasp_aclkr_pin_0:59,dev_mcasp8_mcasp_aclkr_pout_0:59,dev_mcasp8_mcasp_aclkx_pin_0:59,dev_mcasp8_mcasp_aclkx_pout_0:59,dev_mcasp8_mcasp_ahclkr_pin_0:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp8_mcasp_ahclkr_pout_0:59,dev_mcasp8_mcasp_ahclkx_pin_0:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp8_mcasp_ahclkx_pout_0:59,dev_mcasp8_vbusp_clk:59,dev_mcasp9_aux_clk:59,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:59,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:59,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mcasp9_mcasp_aclkr_pin_0:59,dev_mcasp9_mcasp_aclkr_pout_0:59,dev_mcasp9_mcasp_aclkx_pin_0:59,dev_mcasp9_mcasp_aclkx_pout_0:59,dev_mcasp9_mcasp_ahclkr_pin_0:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp9_mcasp_ahclkr_pout_0:59,dev_mcasp9_mcasp_ahclkx_pin_0:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out2:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:59,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:59,dev_mcasp9_mcasp_ahclkx_pout_0:59,dev_mcasp9_vbusp_clk:59,dev_mcspi0_bus_clkspiref_clk:[27,42],dev_mcspi0_bus_io_clkspii_clk:[27,42],dev_mcspi0_bus_io_clkspio_clk:[27,42],dev_mcspi0_bus_vbusp_clk:[27,42],dev_mcspi0_clkspiref_clk:59,dev_mcspi0_io_clkspio_clk:59,dev_mcspi0_vbusp_clk:59,dev_mcspi1_bus_clkspiref_clk:[27,42],dev_mcspi1_bus_io_clkspii_clk:[27,42],dev_mcspi1_bus_io_clkspio_clk:[27,42],dev_mcspi1_bus_vbusp_clk:[27,42],dev_mcspi1_clkspiref_clk:59,dev_mcspi1_io_clkspio_clk:59,dev_mcspi1_vbusp_clk:59,dev_mcspi2_bus_clkspiref_clk:[27,42],dev_mcspi2_bus_io_clkspii_clk:[27,42],dev_mcspi2_bus_io_clkspio_clk:[27,42],dev_mcspi2_bus_vbusp_clk:[27,42],dev_mcspi2_clkspiref_clk:59,dev_mcspi2_io_clkspio_clk:59,dev_mcspi2_vbusp_clk:59,dev_mcspi3_bus_clkspiref_clk:[27,42],dev_mcspi3_bus_io_clkspii_clk:[27,42],dev_mcspi3_bus_io_clkspio_clk:[27,42],dev_mcspi3_bus_vbusp_clk:[27,42],dev_mcspi3_clkspiref_clk:59,dev_mcspi3_io_clkspii_clk:59,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:59,dev_mcspi3_io_clkspio_clk:59,dev_mcspi3_vbusp_clk:59,dev_mcspi4_bus_clkspiref_clk:[27,42],dev_mcspi4_bus_io_clkspii_clk:27,dev_mcspi4_bus_io_clkspio_clk:27,dev_mcspi4_bus_vbusp_clk:[27,42],dev_mcspi4_clkspiref_clk:59,dev_mcspi4_io_clkspii_clk:59,dev_mcspi4_io_clkspio_clk:59,dev_mcspi4_vbusp_clk:59,dev_mcspi5_clkspiref_clk:59,dev_mcspi5_io_clkspio_clk:59,dev_mcspi5_vbusp_clk:59,dev_mcspi6_clkspiref_clk:59,dev_mcspi6_io_clkspio_clk:59,dev_mcspi6_vbusp_clk:59,dev_mcspi7_clkspiref_clk:59,dev_mcspi7_io_clkspio_clk:59,dev_mcspi7_vbusp_clk:59,dev_mcu_adc0_adc_clk:59,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:59,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:59,dev_mcu_adc0_bus_adc_clk:[27,42],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[27,42],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[27,42],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcu_adc0_bus_sys_clk:[27,42],dev_mcu_adc0_bus_vbus_clk:[27,42],dev_mcu_adc0_sys_clk:59,dev_mcu_adc0_vbus_clk:59,dev_mcu_adc1_adc_clk:59,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:59,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:59,dev_mcu_adc1_bus_adc_clk:[27,42],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[27,42],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[27,42],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcu_adc1_bus_sys_clk:[27,42],dev_mcu_adc1_bus_vbus_clk:[27,42],dev_mcu_adc1_sys_clk:59,dev_mcu_adc1_vbus_clk:59,dev_mcu_armss0_bus_interface_clk:42,dev_mcu_armss0_cpu0_bus_cpu_clk:[27,42],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[27,42],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[27,42],dev_mcu_armss0_cpu0_bus_interface_clk:[27,42],dev_mcu_armss0_cpu0_bus_interface_phas:[27,42],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[27,42],dev_mcu_armss0_cpu1_bus_cpu_clk:[27,42],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[27,42],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[27,42],dev_mcu_armss0_cpu1_bus_interface_clk:[27,42],dev_mcu_armss0_cpu1_bus_interface_phas:[27,42],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[27,42],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[27,42],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[27,42],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[27,42],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[27,42],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[27,42],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[27,42],dev_mcu_cpsw0_bus_cppi_clk_clk:[27,42],dev_mcu_cpsw0_bus_cpts_genf0_0:42,dev_mcu_cpsw0_bus_cpts_rft_clk:[27,42],dev_mcu_cpsw0_bus_gmii1_mr_clk:[27,42],dev_mcu_cpsw0_bus_gmii1_mt_clk:[27,42],dev_mcu_cpsw0_bus_gmii_rft_clk:[27,42],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[27,42],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[27,42],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[27,42],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[27,42],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[27,42],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[27,42],dev_mcu_cpsw0_cppi_clk_clk:59,dev_mcu_cpsw0_cpts_genf0_0:59,dev_mcu_cpsw0_cpts_rft_clk:59,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:59,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:59,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:59,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:59,dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:59,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:59,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:59,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:59,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:59,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:59,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:59,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:59,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:59,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:59,dev_mcu_cpsw0_gmii1_mr_clk:59,dev_mcu_cpsw0_gmii1_mt_clk:59,dev_mcu_cpsw0_gmii_rft_clk:59,dev_mcu_cpsw0_mdio_mdclk_o_0:59,dev_mcu_cpsw0_rgmii1_rxc_i:59,dev_mcu_cpsw0_rgmii1_txc_i:59,dev_mcu_cpsw0_rgmii1_txc_o:59,dev_mcu_cpsw0_rgmii_mhz_250_clk:59,dev_mcu_cpsw0_rgmii_mhz_50_clk:59,dev_mcu_cpsw0_rgmii_mhz_5_clk:59,dev_mcu_cpsw0_rmii_mhz_50_clk:59,dev_mcu_cpt2_aggr0_bus_vclk_clk:[27,42],dev_mcu_cpt2_aggr0_vclk_clk:59,dev_mcu_ctrl_mmr0_bus_vbusp_clk:[27,42],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[27,42],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[27,42],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[27,42],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[27,42],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[27,42],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[27,42],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[27,42],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[27,42],dev_mcu_dcc0_bus_dcc_input00_clk:[27,42],dev_mcu_dcc0_bus_dcc_input01_clk:[27,42],dev_mcu_dcc0_bus_dcc_input02_clk:[27,42],dev_mcu_dcc0_bus_dcc_input10_clk:[27,42],dev_mcu_dcc0_bus_vbus_clk:[27,42],dev_mcu_dcc0_dcc_clksrc0_clk:59,dev_mcu_dcc0_dcc_clksrc1_clk:59,dev_mcu_dcc0_dcc_clksrc2_clk:59,dev_mcu_dcc0_dcc_clksrc3_clk:59,dev_mcu_dcc0_dcc_clksrc4_clk:59,dev_mcu_dcc0_dcc_clksrc5_clk:59,dev_mcu_dcc0_dcc_clksrc6_clk:59,dev_mcu_dcc0_dcc_clksrc7_clk:59,dev_mcu_dcc0_dcc_input00_clk:59,dev_mcu_dcc0_dcc_input01_clk:59,dev_mcu_dcc0_dcc_input02_clk:59,dev_mcu_dcc0_dcc_input10_clk:59,dev_mcu_dcc0_vbus_clk:59,dev_mcu_dcc1_bus_dcc_clksrc0_clk:[27,42],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[27,42],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[27,42],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[27,42],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[27,42],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[27,42],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[27,42],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[27,42],dev_mcu_dcc1_bus_dcc_input00_clk:[27,42],dev_mcu_dcc1_bus_dcc_input01_clk:[27,42],dev_mcu_dcc1_bus_dcc_input02_clk:[27,42],dev_mcu_dcc1_bus_dcc_input10_clk:[27,42],dev_mcu_dcc1_bus_vbus_clk:[27,42],dev_mcu_dcc1_dcc_clksrc0_clk:59,dev_mcu_dcc1_dcc_clksrc1_clk:59,dev_mcu_dcc1_dcc_clksrc2_clk:59,dev_mcu_dcc1_dcc_clksrc3_clk:59,dev_mcu_dcc1_dcc_clksrc4_clk:59,dev_mcu_dcc1_dcc_clksrc5_clk:59,dev_mcu_dcc1_dcc_clksrc6_clk:59,dev_mcu_dcc1_dcc_clksrc7_clk:59,dev_mcu_dcc1_dcc_input00_clk:59,dev_mcu_dcc1_dcc_input01_clk:59,dev_mcu_dcc1_dcc_input02_clk:59,dev_mcu_dcc1_dcc_input10_clk:59,dev_mcu_dcc1_vbus_clk:59,dev_mcu_dcc2_bus_dcc_clksrc0_clk:[27,42],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[27,42],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[27,42],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[27,42],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[27,42],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[27,42],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[27,42],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[27,42],dev_mcu_dcc2_bus_dcc_input00_clk:[27,42],dev_mcu_dcc2_bus_dcc_input01_clk:[27,42],dev_mcu_dcc2_bus_dcc_input02_clk:[27,42],dev_mcu_dcc2_bus_dcc_input10_clk:[27,42],dev_mcu_dcc2_bus_vbus_clk:[27,42],dev_mcu_dcc2_dcc_clksrc0_clk:59,dev_mcu_dcc2_dcc_clksrc1_clk:59,dev_mcu_dcc2_dcc_clksrc3_clk:59,dev_mcu_dcc2_dcc_clksrc4_clk:59,dev_mcu_dcc2_dcc_clksrc6_clk:59,dev_mcu_dcc2_dcc_clksrc7_clk:59,dev_mcu_dcc2_dcc_input00_clk:59,dev_mcu_dcc2_dcc_input01_clk:59,dev_mcu_dcc2_dcc_input02_clk:59,dev_mcu_dcc2_dcc_input10_clk:59,dev_mcu_dcc2_vbus_clk:59,dev_mcu_debugss0_bus_atb0_clk:[27,42],dev_mcu_debugss0_bus_atb1_clk:[27,42],dev_mcu_debugss0_bus_atb2_clk:[27,42],dev_mcu_debugss0_bus_atb3_clk:[27,42],dev_mcu_debugss0_bus_cfg_clk:[27,42],dev_mcu_debugss0_bus_dbg_clk:[27,42],dev_mcu_debugss0_bus_sys_clk:[27,42],dev_mcu_ecc_aggr0_bus_aggr_clk:[27,42],dev_mcu_ecc_aggr1_bus_aggr_clk:[27,42],dev_mcu_efuse0_bus_efc0_ctl_fclk:42,dev_mcu_efuse0_bus_efc1_ctl_fclk:42,dev_mcu_efuse0_bus_efc2_ctl_fclk:42,dev_mcu_efuse0_bus_efc3_ctl_fclk:42,dev_mcu_efuse0_bus_vbusp_clk_clk:[27,42],dev_mcu_esm0_bus_clk:[27,42],dev_mcu_esm0_clk:59,dev_mcu_fss0_fsas_0_gclk:59,dev_mcu_fss0_hyperbus0_bus_cba_clk:[27,42],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[27,42],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[27,42],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[27,42],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:42,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:42,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:42,dev_mcu_fss0_hyperbus1p0_0_cba_clk:59,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:59,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:59,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:59,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:59,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:59,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:59,dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:42,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:42,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:42,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:42,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:27,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:27,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:27,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:27,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:27,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:27,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:27,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:27,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:27,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:27,dev_mcu_fss0_ospi_0_ospi_dqs_clk:59,dev_mcu_fss0_ospi_0_ospi_hclk_clk:59,dev_mcu_fss0_ospi_0_ospi_iclk_clk:59,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:59,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:59,dev_mcu_fss0_ospi_0_ospi_oclk_clk:59,dev_mcu_fss0_ospi_0_ospi_pclk_clk:59,dev_mcu_fss0_ospi_0_ospi_rclk_clk:59,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:59,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:42,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:42,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:42,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:42,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:27,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:27,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:27,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:27,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:27,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:27,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:27,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:27,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:27,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:27,dev_mcu_fss0_ospi_1_ospi_dqs_clk:59,dev_mcu_fss0_ospi_1_ospi_hclk_clk:59,dev_mcu_fss0_ospi_1_ospi_iclk_clk:59,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:59,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:59,dev_mcu_fss0_ospi_1_ospi_oclk_clk:59,dev_mcu_fss0_ospi_1_ospi_pclk_clk:59,dev_mcu_fss0_ospi_1_ospi_rclk_clk:59,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:59,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:59,dev_mcu_i2c0_bus_clk:[27,42],dev_mcu_i2c0_bus_piscl:42,dev_mcu_i2c0_bus_pisys_clk:[27,42],dev_mcu_i2c0_clk:59,dev_mcu_i2c0_piscl_0:59,dev_mcu_i2c0_pisys_clk:59,dev_mcu_i2c0_porscl_0:59,dev_mcu_i2c1_clk:59,dev_mcu_i2c1_piscl_0:59,dev_mcu_i2c1_pisys_clk:59,dev_mcu_i3c0_i3c_pclk_clk:59,dev_mcu_i3c0_i3c_scl_di:59,dev_mcu_i3c0_i3c_scl_do_0:59,dev_mcu_i3c0_i3c_sclk_clk:59,dev_mcu_i3c1_i3c_pclk_clk:59,dev_mcu_i3c1_i3c_scl_di:59,dev_mcu_i3c1_i3c_scl_do_0:59,dev_mcu_i3c1_i3c_sclk_clk:59,dev_mcu_mcan0_bus_mcanss_cclk_clk:[27,42],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[27,42],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[27,42],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[27,42],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcu_mcan0_bus_mcanss_hclk_clk:[27,42],dev_mcu_mcan0_mcanss_cclk_clk:59,dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:59,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:59,dev_mcu_mcan0_mcanss_hclk_clk:59,dev_mcu_mcan1_bus_mcanss_cclk_clk:[27,42],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[27,42],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[27,42],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[27,42],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcu_mcan1_bus_mcanss_hclk_clk:[27,42],dev_mcu_mcan1_mcanss_cclk_clk:59,dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:59,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:59,dev_mcu_mcan1_mcanss_hclk_clk:59,dev_mcu_mcspi0_bus_clkspiref_clk:[27,42],dev_mcu_mcspi0_bus_io_clkspii_clk:[27,42],dev_mcu_mcspi0_bus_io_clkspio_clk:[27,42],dev_mcu_mcspi0_bus_vbusp_clk:[27,42],dev_mcu_mcspi0_clkspiref_clk:59,dev_mcu_mcspi0_io_clkspio_clk:59,dev_mcu_mcspi0_vbusp_clk:59,dev_mcu_mcspi1_bus_clkspiref_clk:[27,42],dev_mcu_mcspi1_bus_io_clkspii_clk:[27,42],dev_mcu_mcspi1_bus_io_clkspio_clk:[27,42],dev_mcu_mcspi1_bus_vbusp_clk:[27,42],dev_mcu_mcspi1_clkspiref_clk:59,dev_mcu_mcspi1_io_clkspii_clk:59,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:59,dev_mcu_mcspi1_io_clkspio_clk:59,dev_mcu_mcspi1_vbusp_clk:59,dev_mcu_mcspi2_bus_clkspiref_clk:[27,42],dev_mcu_mcspi2_bus_io_clkspii_clk:27,dev_mcu_mcspi2_bus_io_clkspio_clk:27,dev_mcu_mcspi2_bus_vbusp_clk:[27,42],dev_mcu_mcspi2_clkspiref_clk:59,dev_mcu_mcspi2_io_clkspii_clk:59,dev_mcu_mcspi2_io_clkspio_clk:59,dev_mcu_mcspi2_vbusp_clk:59,dev_mcu_msram0_bus_cclk_clk:[27,42],dev_mcu_msram0_bus_vclk_clk:[27,42],dev_mcu_navss0_bus_cpsw0clk:[27,42],dev_mcu_navss0_bus_modss_vd2clk:[27,42],dev_mcu_navss0_bus_pdma_mcu1clk:[27,42],dev_mcu_navss0_bus_udmass_vd2clk:42,dev_mcu_navss0_intaggr_0_sys_clk:59,dev_mcu_navss0_intr_router_0_intr_clk:59,dev_mcu_navss0_mcrc_0_clk:59,dev_mcu_navss0_modss_vd2clk:59,dev_mcu_navss0_proxy_0_clk_clk:59,dev_mcu_navss0_ringacc_0_sys_clk:59,dev_mcu_navss0_udmap_0_sys_clk:59,dev_mcu_navss0_udmass_vd2clk:59,dev_mcu_pbist0_bus_clk1_clk:[27,42],dev_mcu_pbist0_bus_clk2_clk:[27,42],dev_mcu_pbist0_bus_clk4_clk:[27,42],dev_mcu_pdma0_bus_vclk:[27,42],dev_mcu_pdma1_bus_vclk:[27,42],dev_mcu_pll_mmr0_bus_vbusp_clk:[27,42],dev_mcu_psram0_bus_clk_clk:[27,42],dev_mcu_r5fss0_core0_cpu_clk:59,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:59,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:59,dev_mcu_r5fss0_core0_interface_clk:59,dev_mcu_r5fss0_core1_cpu_clk:59,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:59,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:59,dev_mcu_r5fss0_core1_interface_clk:59,dev_mcu_rom0_bus_clk_clk:[27,42],dev_mcu_rti0_bus_rti_clk:[27,42],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_mcu_rti0_bus_vbusp_clk:[27,42],dev_mcu_rti0_rti_clk:59,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_mcu_rti0_vbusp_clk:59,dev_mcu_rti1_bus_rti_clk:[27,42],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_mcu_rti1_bus_vbusp_clk:[27,42],dev_mcu_rti1_rti_clk:59,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_mcu_rti1_vbusp_clk:59,dev_mcu_sa2_ul0_pka_in_clk:59,dev_mcu_sa2_ul0_x1_clk:59,dev_mcu_sa2_ul0_x2_clk:59,dev_mcu_sec_mmr0_bus_vbusp_clk:[27,42],dev_mcu_timer0_bus_timer_hclk_clk:[27,42],dev_mcu_timer0_bus_timer_tclk_clk:[27,42],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[27,42],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:42,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[27,42],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_mcu_timer0_timer_hclk_clk:59,dev_mcu_timer0_timer_pwm_0:59,dev_mcu_timer0_timer_tclk_clk:59,dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:59,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:59,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:59,dev_mcu_timer1_bus_timer_hclk_clk:[27,42],dev_mcu_timer1_bus_timer_tclk_clk:[27,42],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[27,42],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:42,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[27,42],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_mcu_timer1_timer_hclk_clk:59,dev_mcu_timer1_timer_tclk_clk:59,dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm_0:59,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:59,dev_mcu_timer2_bus_timer_hclk_clk:[27,42],dev_mcu_timer2_bus_timer_tclk_clk:[27,42],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[27,42],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:42,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[27,42],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_mcu_timer2_timer_hclk_clk:59,dev_mcu_timer2_timer_pwm_0:59,dev_mcu_timer2_timer_tclk_clk:59,dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:59,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:59,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:59,dev_mcu_timer3_bus_timer_hclk_clk:[27,42],dev_mcu_timer3_bus_timer_tclk_clk:[27,42],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[27,42],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:42,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[27,42],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_mcu_timer3_timer_hclk_clk:59,dev_mcu_timer3_timer_tclk_clk:59,dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm_0:59,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:59,dev_mcu_timer4_timer_hclk_clk:59,dev_mcu_timer4_timer_pwm_0:59,dev_mcu_timer4_timer_tclk_clk:59,dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:59,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:59,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:59,dev_mcu_timer5_timer_hclk_clk:59,dev_mcu_timer5_timer_tclk_clk:59,dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm_0:59,dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:59,dev_mcu_timer6_timer_hclk_clk:59,dev_mcu_timer6_timer_pwm_0:59,dev_mcu_timer6_timer_tclk_clk:59,dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:59,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:59,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:59,dev_mcu_timer7_timer_hclk_clk:59,dev_mcu_timer7_timer_tclk_clk:59,dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm_0:59,dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:59,dev_mcu_timer8_timer_hclk_clk:59,dev_mcu_timer8_timer_pwm_0:59,dev_mcu_timer8_timer_tclk_clk:59,dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:59,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:59,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:59,dev_mcu_timer9_timer_hclk_clk:59,dev_mcu_timer9_timer_tclk_clk:59,dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm_0:59,dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:59,dev_mcu_uart0_bus_fclk_clk:[27,42],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[27,42],dev_mcu_uart0_bus_vbusp_clk:[27,42],dev_mcu_uart0_fclk_clk:59,dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:59,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:59,dev_mcu_uart0_vbusp_clk:59,dev_mlb0_mlbss_amlb_clk:59,dev_mlb0_mlbss_hclk_clk:59,dev_mlb0_mlbss_mlb_clk:59,dev_mlb0_mlbss_pclk_clk:59,dev_mlb0_mlbss_sclk_clk:59,dev_mmcsd0_bus_emmcsdss_vbus_clk:[27,42],dev_mmcsd0_bus_emmcsdss_xin_clk:[27,42],dev_mmcsd0_emmcss_io_clk_0:59,dev_mmcsd0_emmcss_vbus_clk:59,dev_mmcsd0_emmcss_xin_clk:59,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:59,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:59,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:59,dev_mmcsd1_bus_emmcsdss_vbus_clk:[27,42],dev_mmcsd1_bus_emmcsdss_xin_clk:[27,42],dev_mmcsd1_emmcsdss_io_clk_i_0:59,dev_mmcsd1_emmcsdss_io_clk_o_0:59,dev_mmcsd1_emmcsdss_vbus_clk:59,dev_mmcsd1_emmcsdss_xin_clk:59,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:59,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:59,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:59,dev_mmcsd2_emmcsdss_io_clk_i_0:59,dev_mmcsd2_emmcsdss_io_clk_o_0:59,dev_mmcsd2_emmcsdss_vbus_clk:59,dev_mmcsd2_emmcsdss_xin_clk:59,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:59,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:59,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:59,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:59,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:42,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:42,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:42,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:42,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:42,dev_navss0_bus_cpts0_genf2_0:42,dev_navss0_bus_cpts0_genf3_0:42,dev_navss0_bus_cpts0_genf4_0:42,dev_navss0_bus_cpts0_genf5_0:42,dev_navss0_bus_icss_g0clk:[27,42],dev_navss0_bus_icss_g1clk:[27,42],dev_navss0_bus_icss_g2clk:[27,42],dev_navss0_bus_modss_vd2clk:42,dev_navss0_bus_msmc0clk:[27,42],dev_navss0_bus_nbss_vclk:[27,42],dev_navss0_bus_nbss_vd2clk:[27,42],dev_navss0_bus_pdma_main1clk:[27,42],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[27,42],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[27,42],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[27,42],dev_navss0_bus_udmass_vd2clk:42,dev_navss0_cpts_0_rclk:59,dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:59,dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:59,dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:59,dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:59,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:59,dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:59,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:59,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:59,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:59,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:59,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:59,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:59,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:59,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:59,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:59,dev_navss0_cpts_0_ts_genf0:59,dev_navss0_cpts_0_ts_genf1:59,dev_navss0_cpts_0_vbusp_gclk:59,dev_navss0_dti_0_clk_clk:59,dev_navss0_dti_0_ext0_dti_clk_clk:59,dev_navss0_dti_0_ext1_dti_clk_clk:59,dev_navss0_dti_0_ext2_dti_clk_clk:59,dev_navss0_dti_0_ext3_dti_clk_clk:59,dev_navss0_intr_router_0_intr_clk:59,dev_navss0_mailbox_0_vclk_clk:59,dev_navss0_mailbox_10_vclk_clk:59,dev_navss0_mailbox_11_vclk_clk:59,dev_navss0_mailbox_1_vclk_clk:59,dev_navss0_mailbox_2_vclk_clk:59,dev_navss0_mailbox_3_vclk_clk:59,dev_navss0_mailbox_4_vclk_clk:59,dev_navss0_mailbox_5_vclk_clk:59,dev_navss0_mailbox_6_vclk_clk:59,dev_navss0_mailbox_7_vclk_clk:59,dev_navss0_mailbox_8_vclk_clk:59,dev_navss0_mailbox_9_vclk_clk:59,dev_navss0_mcrc_0_clk:59,dev_navss0_modss_intaggr_0_sys_clk:59,dev_navss0_modss_intaggr_1_sys_clk:59,dev_navss0_modss_vd2clk:59,dev_navss0_proxy_0_clk_clk:59,dev_navss0_ringacc_0_sys_clk:59,dev_navss0_spinlock_0_clk:59,dev_navss0_tbu_0_clk_clk:59,dev_navss0_tcu_0_clk_clk:59,dev_navss0_timermgr_0_eon_tick_evt:59,dev_navss0_timermgr_0_vclk_clk:59,dev_navss0_timermgr_1_eon_tick_evt:59,dev_navss0_timermgr_1_vclk_clk:59,dev_navss0_udmap_0_sys_clk:59,dev_navss0_udmass_intaggr_0_sys_clk:59,dev_navss0_udmass_vd2clk:59,dev_navss0_virtss_vd2clk:59,dev_navss512l_main_0_cpts0_genf2_0:59,dev_navss512l_main_0_cpts0_genf3_0:59,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:42,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:27,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:42,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:27,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[27,42],dev_pbist0_bus_clk1_clk:[27,42],dev_pbist0_bus_clk2_clk:[27,42],dev_pbist0_bus_clk4_clk:[27,42],dev_pbist1_bus_clk1_clk:[27,42],dev_pbist1_bus_clk2_clk:[27,42],dev_pbist1_bus_clk4_clk:[27,42],dev_pcie0_bus_pcie_cba_clk:[27,42],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[27,42],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[27,42],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[27,42],dev_pcie0_bus_pcie_txi0_clk:[27,42],dev_pcie0_bus_pcie_txr0_clk:[27,42],dev_pcie0_bus_pcie_txr1_clk:[27,42],dev_pcie0_pcie_cba_clk:59,dev_pcie0_pcie_cpts_rclk_clk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:59,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:59,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:59,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:59,dev_pcie0_pcie_lane0_refclk:59,dev_pcie0_pcie_lane0_rxclk:59,dev_pcie0_pcie_lane0_rxfclk:59,dev_pcie0_pcie_lane0_txclk:59,dev_pcie0_pcie_lane0_txfclk:59,dev_pcie0_pcie_lane0_txmclk:59,dev_pcie0_pcie_lane1_refclk:59,dev_pcie0_pcie_lane1_rxclk:59,dev_pcie0_pcie_lane1_rxfclk:59,dev_pcie0_pcie_lane1_txclk:59,dev_pcie0_pcie_lane1_txfclk:59,dev_pcie0_pcie_lane1_txmclk:59,dev_pcie0_pcie_pm_clk:59,dev_pcie1_bus_pcie_cba_clk:[27,42],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[27,42],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[27,42],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[27,42],dev_pcie1_bus_pcie_txi0_clk:[27,42],dev_pcie1_bus_pcie_txr0_clk:[27,42],dev_pcie1_pcie_cba_clk:59,dev_pcie1_pcie_cpts_rclk_clk:59,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:59,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:59,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:59,dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:59,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:59,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:59,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:59,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:59,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:59,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:59,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:59,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:59,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:59,dev_pcie1_pcie_lane0_refclk:59,dev_pcie1_pcie_lane0_rxclk:59,dev_pcie1_pcie_lane0_rxfclk:59,dev_pcie1_pcie_lane0_txclk:59,dev_pcie1_pcie_lane0_txfclk:59,dev_pcie1_pcie_lane0_txmclk:59,dev_pcie1_pcie_lane1_refclk:59,dev_pcie1_pcie_lane1_rxclk:59,dev_pcie1_pcie_lane1_rxfclk:59,dev_pcie1_pcie_lane1_txclk:59,dev_pcie1_pcie_lane1_txfclk:59,dev_pcie1_pcie_lane1_txmclk:59,dev_pcie1_pcie_pm_clk:59,dev_pcie2_pcie_cba_clk:59,dev_pcie2_pcie_cpts_rclk_clk:59,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:59,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:59,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:59,dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:59,dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:59,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:59,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:59,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:59,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:59,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:59,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:59,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:59,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:59,dev_pcie2_pcie_lane0_refclk:59,dev_pcie2_pcie_lane0_rxclk:59,dev_pcie2_pcie_lane0_rxfclk:59,dev_pcie2_pcie_lane0_txclk:59,dev_pcie2_pcie_lane0_txfclk:59,dev_pcie2_pcie_lane0_txmclk:59,dev_pcie2_pcie_lane1_refclk:59,dev_pcie2_pcie_lane1_rxclk:59,dev_pcie2_pcie_lane1_rxfclk:59,dev_pcie2_pcie_lane1_txclk:59,dev_pcie2_pcie_lane1_txfclk:59,dev_pcie2_pcie_lane1_txmclk:59,dev_pcie2_pcie_pm_clk:59,dev_pcie3_pcie_cba_clk:59,dev_pcie3_pcie_cpts_rclk_clk:59,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:59,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:59,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:59,dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:59,dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:59,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:59,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:59,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:59,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:59,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:59,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:59,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:59,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:59,dev_pcie3_pcie_lane0_refclk:59,dev_pcie3_pcie_lane0_rxclk:59,dev_pcie3_pcie_lane0_rxfclk:59,dev_pcie3_pcie_lane0_txclk:59,dev_pcie3_pcie_lane0_txfclk:59,dev_pcie3_pcie_lane0_txmclk:59,dev_pcie3_pcie_lane1_refclk:59,dev_pcie3_pcie_lane1_rxclk:59,dev_pcie3_pcie_lane1_rxfclk:59,dev_pcie3_pcie_lane1_txclk:59,dev_pcie3_pcie_lane1_txfclk:59,dev_pcie3_pcie_lane1_txmclk:59,dev_pcie3_pcie_pm_clk:59,dev_pdma0_bus_vclk:[27,42],dev_pdma1_bus_vclk:[27,42],dev_pdma_debug0_bus_vclk:[27,42],dev_pll_mmr0_bus_vbusp_clk:[27,42],dev_pllctrl0_bus_pll_clkout_clk:[27,42],dev_pllctrl0_bus_pll_refclk_clk:[27,42],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_pllctrl0_bus_vbus_slv_refclk_clk:[27,42],dev_pru_icssg0_bus_core_clk:[27,42],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[27,42],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_pru_icssg0_bus_iep_clk:[27,42],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[27,42],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[27,42],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[27,42],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:42,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:42,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:42,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:42,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[27,42],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[27,42],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[27,42],dev_pru_icssg0_bus_uclk_clk:[27,42],dev_pru_icssg0_bus_vclk_clk:[27,42],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[27,42],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[27,42],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[27,42],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[27,42],dev_pru_icssg0_core_clk:59,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:59,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_pru_icssg0_iep_clk:59,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:59,dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:59,dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:59,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:59,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:59,dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:59,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:59,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:59,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:59,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:59,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:59,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:59,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:59,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:59,dev_pru_icssg0_pr1_mdio_mdclk_o_0:59,dev_pru_icssg0_pr1_rgmii0_rxc_i_0:59,dev_pru_icssg0_pr1_rgmii0_txc_i_0:59,dev_pru_icssg0_pr1_rgmii0_txc_o_0:59,dev_pru_icssg0_pr1_rgmii1_rxc_i_0:59,dev_pru_icssg0_pr1_rgmii1_txc_i_0:59,dev_pru_icssg0_pr1_rgmii1_txc_o_0:59,dev_pru_icssg0_rgmii_mhz_250_clk:59,dev_pru_icssg0_rgmii_mhz_50_clk:59,dev_pru_icssg0_rgmii_mhz_5_clk:59,dev_pru_icssg0_uclk_clk:59,dev_pru_icssg0_vclk_clk:59,dev_pru_icssg1_bus_core_clk:[27,42],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[27,42],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_pru_icssg1_bus_iep_clk:[27,42],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[27,42],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[27,42],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[27,42],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:42,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:42,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:42,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:42,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[27,42],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[27,42],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[27,42],dev_pru_icssg1_bus_uclk_clk:[27,42],dev_pru_icssg1_bus_vclk_clk:[27,42],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[27,42],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[27,42],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[27,42],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[27,42],dev_pru_icssg1_core_clk:59,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:59,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_pru_icssg1_iep_clk:59,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:59,dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:59,dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:59,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:59,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:59,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:59,dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:59,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:59,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:59,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:59,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:59,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:59,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:59,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:59,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:59,dev_pru_icssg1_pr1_mdio_mdclk_o_0:59,dev_pru_icssg1_pr1_rgmii0_rxc_i_0:59,dev_pru_icssg1_pr1_rgmii0_txc_i_0:59,dev_pru_icssg1_pr1_rgmii0_txc_o_0:59,dev_pru_icssg1_pr1_rgmii1_rxc_i_0:59,dev_pru_icssg1_pr1_rgmii1_txc_i_0:59,dev_pru_icssg1_pr1_rgmii1_txc_o_0:59,dev_pru_icssg1_rgmii_mhz_250_clk:59,dev_pru_icssg1_rgmii_mhz_50_clk:59,dev_pru_icssg1_rgmii_mhz_5_clk:59,dev_pru_icssg1_serdes0_refclk:59,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:59,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:59,dev_pru_icssg1_serdes0_rxclk:59,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:59,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:59,dev_pru_icssg1_serdes0_rxfclk:59,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:59,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:59,dev_pru_icssg1_serdes0_txclk:59,dev_pru_icssg1_serdes0_txfclk:59,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:59,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:59,dev_pru_icssg1_serdes0_txmclk:59,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:59,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:59,dev_pru_icssg1_serdes1_refclk:59,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:59,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:59,dev_pru_icssg1_serdes1_rxclk:59,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:59,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:59,dev_pru_icssg1_serdes1_rxfclk:59,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:59,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:59,dev_pru_icssg1_serdes1_txclk:59,dev_pru_icssg1_serdes1_txfclk:59,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:59,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:59,dev_pru_icssg1_serdes1_txmclk:59,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:59,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:59,dev_pru_icssg1_uclk_clk:59,dev_pru_icssg1_vclk_clk:59,dev_pru_icssg2_bus_core_clk:[27,42],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[27,42],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_pru_icssg2_bus_iep_clk:[27,42],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[27,42],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[27,42],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[27,42],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:42,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:42,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:42,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:42,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[27,42],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[27,42],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[27,42],dev_pru_icssg2_bus_uclk_clk:[27,42],dev_pru_icssg2_bus_vclk_clk:[27,42],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[27,42],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[27,42],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[27,42],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[27,42],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[27,42],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[27,42],dev_psc0_bus_clk:[27,42],dev_psc0_bus_slow_clk:[27,42],dev_psc0_clk:59,dev_psc0_slow_clk:59,dev_psramecc0_bus_clk_clk:[27,42],dev_pulsar_sl_main_0_interface0_phase_0:59,dev_pulsar_sl_main_0_interface1_phase_0:59,dev_pulsar_sl_main_1_interface0_phase_0:59,dev_pulsar_sl_main_1_interface1_phase_0:59,dev_pulsar_sl_mcu_0_interface0_phase_0:59,dev_pulsar_sl_mcu_0_interface0_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:59,dev_pulsar_sl_mcu_0_interface1_phase_0:59,dev_pulsar_sl_mcu_0_interface1_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:59,dev_r5fss0_core0_cpu_clk:59,dev_r5fss0_core0_interface_clk:59,dev_r5fss0_core1_cpu_clk:59,dev_r5fss0_core1_interface_clk:59,dev_r5fss0_introuter0_intr_clk:59,dev_r5fss1_core0_cpu_clk:59,dev_r5fss1_core0_interface_clk:59,dev_r5fss1_core1_cpu_clk:59,dev_r5fss1_core1_interface_clk:59,dev_r5fss1_introuter0_intr_clk:59,dev_rti0_bus_rti_clk:[27,42],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[27,42],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[27,42],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[27,42],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_rti0_bus_vbusp_clk:[27,42],dev_rti0_rti_clk:59,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:59,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:59,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:59,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:59,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_rti0_vbusp_clk:59,dev_rti15_rti_clk:59,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:59,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:59,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:59,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:59,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_rti15_vbusp_clk:59,dev_rti16_rti_clk:59,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:59,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:59,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:59,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:59,dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_rti16_vbusp_clk:59,dev_rti1_bus_rti_clk:[27,42],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[27,42],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[27,42],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[27,42],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_rti1_bus_vbusp_clk:[27,42],dev_rti1_rti_clk:59,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:59,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:59,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:59,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:59,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_rti1_vbusp_clk:59,dev_rti24_rti_clk:59,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:59,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:59,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:59,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:59,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_rti24_vbusp_clk:59,dev_rti25_rti_clk:59,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:59,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:59,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:59,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:59,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_rti25_vbusp_clk:59,dev_rti28_rti_clk:59,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:59,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:59,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:59,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:59,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_rti28_vbusp_clk:59,dev_rti29_rti_clk:59,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:59,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:59,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:59,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:59,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_rti29_vbusp_clk:59,dev_rti2_bus_rti_clk:[27,42],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[27,42],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[27,42],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[27,42],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_rti2_bus_vbusp_clk:[27,42],dev_rti30_rti_clk:59,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:59,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:59,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:59,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:59,dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_rti30_vbusp_clk:59,dev_rti31_rti_clk:59,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:59,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:59,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:59,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:59,dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:59,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:59,dev_rti31_vbusp_clk:59,dev_rti3_bus_rti_clk:[27,42],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[27,42],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[27,42],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[27,42],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_rti3_bus_vbusp_clk:[27,42],dev_sa2_ul0_bus_pka_in_clk:[27,42],dev_sa2_ul0_bus_x1_clk:[27,42],dev_sa2_ul0_bus_x2_clk:[27,42],dev_sa2_ul0_pka_in_clk:59,dev_sa2_ul0_x1_clk:59,dev_sa2_ul0_x2_clk:59,dev_serdes0_bus_clk:[27,42],dev_serdes0_bus_ip2_ln0_txrclk:[27,42],dev_serdes0_bus_ip3_ln0_txrclk:[27,42],dev_serdes0_bus_li_refclk:[27,42],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[27,42],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[27,42],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[27,42],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_serdes0_bus_ln0_rxclk:[27,42],dev_serdes0_bus_ln0_txclk:[27,42],dev_serdes0_bus_refclkpn:42,dev_serdes0_bus_refclkpp:42,dev_serdes1_bus_clk:[27,42],dev_serdes1_bus_ip1_ln0_txrclk:[27,42],dev_serdes1_bus_ip2_ln0_txrclk:[27,42],dev_serdes1_bus_ip3_ln0_txrclk:[27,42],dev_serdes1_bus_ln0_rxclk:[27,42],dev_serdes1_bus_ln0_txclk:[27,42],dev_serdes1_bus_refclkpn:42,dev_serdes1_bus_refclkpp:42,dev_serdes1_bus_ri_refclk:[27,42],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[27,42],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[27,42],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[27,42],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_serdes_10g0_clk:59,dev_serdes_10g0_core_ref_clk:59,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:59,dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:59,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:59,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:59,dev_serdes_10g0_ip1_ln0_refclk:59,dev_serdes_10g0_ip1_ln0_rxclk:59,dev_serdes_10g0_ip1_ln0_rxfclk:59,dev_serdes_10g0_ip1_ln0_txclk:59,dev_serdes_10g0_ip1_ln0_txfclk:59,dev_serdes_10g0_ip1_ln0_txmclk:59,dev_serdes_10g0_ip1_ln1_refclk:59,dev_serdes_10g0_ip1_ln1_rxclk:59,dev_serdes_10g0_ip1_ln1_rxfclk:59,dev_serdes_10g0_ip1_ln1_txclk:59,dev_serdes_10g0_ip1_ln1_txfclk:59,dev_serdes_10g0_ip1_ln1_txmclk:59,dev_serdes_10g0_ip1_ln2_refclk:59,dev_serdes_10g0_ip1_ln2_rxclk:59,dev_serdes_10g0_ip1_ln2_rxfclk:59,dev_serdes_10g0_ip1_ln2_txclk:59,dev_serdes_10g0_ip1_ln2_txfclk:59,dev_serdes_10g0_ip1_ln2_txmclk:59,dev_serdes_10g0_ip1_ln3_refclk:59,dev_serdes_10g0_ip1_ln3_rxclk:59,dev_serdes_10g0_ip1_ln3_rxfclk:59,dev_serdes_10g0_ip1_ln3_txclk:59,dev_serdes_10g0_ip1_ln3_txfclk:59,dev_serdes_10g0_ip1_ln3_txmclk:59,dev_serdes_10g0_ip3_ln0_refclk:59,dev_serdes_10g0_ip3_ln0_rxclk:59,dev_serdes_10g0_ip3_ln0_rxfclk:59,dev_serdes_10g0_ip3_ln0_txclk:59,dev_serdes_10g0_ip3_ln0_txfclk:59,dev_serdes_10g0_ip3_ln0_txmclk:59,dev_serdes_10g0_ip3_ln1_refclk:59,dev_serdes_10g0_ip3_ln1_rxclk:59,dev_serdes_10g0_ip3_ln1_rxfclk:59,dev_serdes_10g0_ip3_ln1_txclk:59,dev_serdes_10g0_ip3_ln1_txfclk:59,dev_serdes_10g0_ip3_ln1_txmclk:59,dev_serdes_10g0_ip3_ln2_refclk:59,dev_serdes_10g0_ip3_ln2_rxclk:59,dev_serdes_10g0_ip3_ln2_rxfclk:59,dev_serdes_10g0_ip3_ln2_txclk:59,dev_serdes_10g0_ip3_ln2_txfclk:59,dev_serdes_10g0_ip3_ln2_txmclk:59,dev_serdes_10g0_ip3_ln3_refclk:59,dev_serdes_10g0_ip3_ln3_rxclk:59,dev_serdes_10g0_ip3_ln3_rxfclk:59,dev_serdes_10g0_ip3_ln3_txclk:59,dev_serdes_10g0_ip3_ln3_txfclk:59,dev_serdes_10g0_ip3_ln3_txmclk:59,dev_serdes_10g0_ref_out_clk:59,dev_serdes_16g0_clk:59,dev_serdes_16g0_cmn_refclk1_m_0:59,dev_serdes_16g0_cmn_refclk1_p_0:59,dev_serdes_16g0_core_ref1_clk:59,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:59,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:59,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:59,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:59,dev_serdes_16g0_core_ref_clk:59,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:59,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:59,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:59,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:59,dev_serdes_16g0_ip1_ln0_refclk:59,dev_serdes_16g0_ip1_ln0_rxclk:59,dev_serdes_16g0_ip1_ln0_rxfclk:59,dev_serdes_16g0_ip1_ln0_txclk:59,dev_serdes_16g0_ip1_ln0_txfclk:59,dev_serdes_16g0_ip1_ln0_txmclk:59,dev_serdes_16g0_ip1_ln1_refclk:59,dev_serdes_16g0_ip1_ln1_rxclk:59,dev_serdes_16g0_ip1_ln1_rxfclk:59,dev_serdes_16g0_ip1_ln1_txclk:59,dev_serdes_16g0_ip1_ln1_txfclk:59,dev_serdes_16g0_ip1_ln1_txmclk:59,dev_serdes_16g0_ip2_ln0_refclk:59,dev_serdes_16g0_ip2_ln0_rxclk:59,dev_serdes_16g0_ip2_ln0_rxfclk:59,dev_serdes_16g0_ip2_ln0_txclk:59,dev_serdes_16g0_ip2_ln0_txfclk:59,dev_serdes_16g0_ip2_ln0_txmclk:59,dev_serdes_16g0_ip2_ln1_refclk:59,dev_serdes_16g0_ip2_ln1_rxclk:59,dev_serdes_16g0_ip2_ln1_rxfclk:59,dev_serdes_16g0_ip2_ln1_txclk:59,dev_serdes_16g0_ip2_ln1_txfclk:59,dev_serdes_16g0_ip2_ln1_txmclk:59,dev_serdes_16g0_ip3_ln1_refclk:59,dev_serdes_16g0_ip3_ln1_rxclk:59,dev_serdes_16g0_ip3_ln1_rxfclk:59,dev_serdes_16g0_ip3_ln1_txclk:59,dev_serdes_16g0_ip3_ln1_txfclk:59,dev_serdes_16g0_ip3_ln1_txmclk:59,dev_serdes_16g0_ref1_out_clk:59,dev_serdes_16g0_ref_out_clk:59,dev_serdes_16g1_clk:59,dev_serdes_16g1_cmn_refclk1_m_0:59,dev_serdes_16g1_cmn_refclk1_p_0:59,dev_serdes_16g1_core_ref1_clk:59,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:59,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:59,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:59,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:59,dev_serdes_16g1_core_ref_clk:59,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:59,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:59,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:59,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:59,dev_serdes_16g1_ip1_ln0_refclk:59,dev_serdes_16g1_ip1_ln0_rxclk:59,dev_serdes_16g1_ip1_ln0_rxfclk:59,dev_serdes_16g1_ip1_ln0_txclk:59,dev_serdes_16g1_ip1_ln0_txfclk:59,dev_serdes_16g1_ip1_ln0_txmclk:59,dev_serdes_16g1_ip1_ln1_refclk:59,dev_serdes_16g1_ip1_ln1_rxclk:59,dev_serdes_16g1_ip1_ln1_rxfclk:59,dev_serdes_16g1_ip1_ln1_txclk:59,dev_serdes_16g1_ip1_ln1_txfclk:59,dev_serdes_16g1_ip1_ln1_txmclk:59,dev_serdes_16g1_ip2_ln0_refclk:59,dev_serdes_16g1_ip2_ln0_rxclk:59,dev_serdes_16g1_ip2_ln0_rxfclk:59,dev_serdes_16g1_ip2_ln0_txclk:59,dev_serdes_16g1_ip2_ln0_txfclk:59,dev_serdes_16g1_ip2_ln0_txmclk:59,dev_serdes_16g1_ip2_ln1_refclk:59,dev_serdes_16g1_ip2_ln1_rxclk:59,dev_serdes_16g1_ip2_ln1_rxfclk:59,dev_serdes_16g1_ip2_ln1_txclk:59,dev_serdes_16g1_ip2_ln1_txfclk:59,dev_serdes_16g1_ip2_ln1_txmclk:59,dev_serdes_16g1_ip3_ln1_refclk:59,dev_serdes_16g1_ip3_ln1_rxclk:59,dev_serdes_16g1_ip3_ln1_rxfclk:59,dev_serdes_16g1_ip3_ln1_txclk:59,dev_serdes_16g1_ip3_ln1_txfclk:59,dev_serdes_16g1_ip3_ln1_txmclk:59,dev_serdes_16g1_ip4_ln0_refclk:59,dev_serdes_16g1_ip4_ln0_rxclk:59,dev_serdes_16g1_ip4_ln0_rxfclk:59,dev_serdes_16g1_ip4_ln0_txclk:59,dev_serdes_16g1_ip4_ln0_txfclk:59,dev_serdes_16g1_ip4_ln0_txmclk:59,dev_serdes_16g1_ip4_ln1_refclk:59,dev_serdes_16g1_ip4_ln1_rxclk:59,dev_serdes_16g1_ip4_ln1_rxfclk:59,dev_serdes_16g1_ip4_ln1_txclk:59,dev_serdes_16g1_ip4_ln1_txfclk:59,dev_serdes_16g1_ip4_ln1_txmclk:59,dev_serdes_16g1_ref1_out_clk:59,dev_serdes_16g1_ref_out_clk:59,dev_serdes_16g2_clk:59,dev_serdes_16g2_cmn_refclk1_m_0:59,dev_serdes_16g2_cmn_refclk1_p_0:59,dev_serdes_16g2_core_ref1_clk:59,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:59,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:59,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:59,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:59,dev_serdes_16g2_core_ref_clk:59,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:59,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:59,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:59,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:59,dev_serdes_16g2_ip2_ln0_refclk:59,dev_serdes_16g2_ip2_ln0_rxclk:59,dev_serdes_16g2_ip2_ln0_rxfclk:59,dev_serdes_16g2_ip2_ln0_txclk:59,dev_serdes_16g2_ip2_ln0_txfclk:59,dev_serdes_16g2_ip2_ln0_txmclk:59,dev_serdes_16g2_ip2_ln1_refclk:59,dev_serdes_16g2_ip2_ln1_rxclk:59,dev_serdes_16g2_ip2_ln1_rxfclk:59,dev_serdes_16g2_ip2_ln1_txclk:59,dev_serdes_16g2_ip2_ln1_txfclk:59,dev_serdes_16g2_ip2_ln1_txmclk:59,dev_serdes_16g2_ip3_ln1_refclk:59,dev_serdes_16g2_ip3_ln1_rxclk:59,dev_serdes_16g2_ip3_ln1_rxfclk:59,dev_serdes_16g2_ip3_ln1_txclk:59,dev_serdes_16g2_ip3_ln1_txfclk:59,dev_serdes_16g2_ip3_ln1_txmclk:59,dev_serdes_16g2_ip4_ln0_refclk:59,dev_serdes_16g2_ip4_ln0_rxclk:59,dev_serdes_16g2_ip4_ln0_rxfclk:59,dev_serdes_16g2_ip4_ln0_txclk:59,dev_serdes_16g2_ip4_ln0_txfclk:59,dev_serdes_16g2_ip4_ln0_txmclk:59,dev_serdes_16g2_ip4_ln1_refclk:59,dev_serdes_16g2_ip4_ln1_rxclk:59,dev_serdes_16g2_ip4_ln1_rxfclk:59,dev_serdes_16g2_ip4_ln1_txclk:59,dev_serdes_16g2_ip4_ln1_txfclk:59,dev_serdes_16g2_ip4_ln1_txmclk:59,dev_serdes_16g2_ref1_out_clk:59,dev_serdes_16g2_ref_out_clk:59,dev_serdes_16g3_clk:59,dev_serdes_16g3_cmn_refclk1_m_0:59,dev_serdes_16g3_cmn_refclk1_p_0:59,dev_serdes_16g3_core_ref1_clk:59,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:59,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:59,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:59,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:59,dev_serdes_16g3_core_ref_clk:59,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:59,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:59,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:59,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:59,dev_serdes_16g3_ip2_ln0_refclk:59,dev_serdes_16g3_ip2_ln0_rxclk:59,dev_serdes_16g3_ip2_ln0_rxfclk:59,dev_serdes_16g3_ip2_ln0_txclk:59,dev_serdes_16g3_ip2_ln0_txfclk:59,dev_serdes_16g3_ip2_ln0_txmclk:59,dev_serdes_16g3_ip2_ln1_refclk:59,dev_serdes_16g3_ip2_ln1_rxclk:59,dev_serdes_16g3_ip2_ln1_rxfclk:59,dev_serdes_16g3_ip2_ln1_txclk:59,dev_serdes_16g3_ip2_ln1_txfclk:59,dev_serdes_16g3_ip2_ln1_txmclk:59,dev_serdes_16g3_ip3_ln1_refclk:59,dev_serdes_16g3_ip3_ln1_rxclk:59,dev_serdes_16g3_ip3_ln1_rxfclk:59,dev_serdes_16g3_ip3_ln1_txclk:59,dev_serdes_16g3_ip3_ln1_txfclk:59,dev_serdes_16g3_ip3_ln1_txmclk:59,dev_serdes_16g3_ref1_out_clk:59,dev_serdes_16g3_ref_out_clk:59,dev_stm0_atb_clk:59,dev_stm0_bus_atb_clk:[27,42],dev_stm0_bus_core_clk:[27,42],dev_stm0_bus_vbusp_clk:[27,42],dev_stm0_core_clk:59,dev_stm0_vbusp_clk:59,dev_timer0_bus_timer_hclk_clk:[27,42],dev_timer0_bus_timer_tclk_clk:[27,42],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer0_timer_hclk_clk:59,dev_timer0_timer_pwm_0:59,dev_timer0_timer_tclk_clk:59,dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:59,dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:59,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:59,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:59,dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:59,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:59,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:59,dev_timer10_bus_timer_hclk_clk:[27,42],dev_timer10_bus_timer_tclk_clk:[27,42],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer10_timer_hclk_clk:59,dev_timer10_timer_pwm_0:59,dev_timer10_timer_tclk_clk:59,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:59,dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:59,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:59,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:59,dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:59,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:59,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:59,dev_timer11_bus_timer_hclk_clk:[27,42],dev_timer11_bus_timer_tclk_clk:[27,42],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer11_timer_hclk_clk:59,dev_timer11_timer_tclk_clk:59,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm_0:59,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:59,dev_timer12_timer_hclk_clk:59,dev_timer12_timer_pwm_0:59,dev_timer12_timer_tclk_clk:59,dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:59,dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:59,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:59,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:59,dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:59,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:59,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:59,dev_timer13_timer_hclk_clk:59,dev_timer13_timer_tclk_clk:59,dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm_0:59,dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:59,dev_timer14_timer_hclk_clk:59,dev_timer14_timer_pwm_0:59,dev_timer14_timer_tclk_clk:59,dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:59,dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:59,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:59,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:59,dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:59,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:59,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:59,dev_timer15_timer_hclk_clk:59,dev_timer15_timer_tclk_clk:59,dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm_0:59,dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:59,dev_timer16_timer_hclk_clk:59,dev_timer16_timer_pwm_0:59,dev_timer16_timer_tclk_clk:59,dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:59,dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:59,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:59,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:59,dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:59,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:59,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:59,dev_timer17_timer_hclk_clk:59,dev_timer17_timer_tclk_clk:59,dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm_0:59,dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:59,dev_timer18_timer_hclk_clk:59,dev_timer18_timer_pwm_0:59,dev_timer18_timer_tclk_clk:59,dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:59,dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:59,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:59,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:59,dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:59,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:59,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:59,dev_timer19_timer_hclk_clk:59,dev_timer19_timer_tclk_clk:59,dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm_0:59,dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:59,dev_timer1_bus_timer_hclk_clk:[27,42],dev_timer1_bus_timer_tclk_clk:[27,42],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer1_timer_hclk_clk:59,dev_timer1_timer_tclk_clk:59,dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm_0:59,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:59,dev_timer2_bus_timer_hclk_clk:[27,42],dev_timer2_bus_timer_tclk_clk:[27,42],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer2_timer_hclk_clk:59,dev_timer2_timer_pwm_0:59,dev_timer2_timer_tclk_clk:59,dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:59,dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:59,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:59,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:59,dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:59,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:59,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:59,dev_timer3_bus_timer_hclk_clk:[27,42],dev_timer3_bus_timer_tclk_clk:[27,42],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer3_timer_hclk_clk:59,dev_timer3_timer_tclk_clk:59,dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm_0:59,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:59,dev_timer4_bus_timer_hclk_clk:[27,42],dev_timer4_bus_timer_tclk_clk:[27,42],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer4_timer_hclk_clk:59,dev_timer4_timer_pwm_0:59,dev_timer4_timer_tclk_clk:59,dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:59,dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:59,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:59,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:59,dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:59,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:59,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:59,dev_timer5_bus_timer_hclk_clk:[27,42],dev_timer5_bus_timer_tclk_clk:[27,42],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer5_timer_hclk_clk:59,dev_timer5_timer_tclk_clk:59,dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm_0:59,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:59,dev_timer6_bus_timer_hclk_clk:[27,42],dev_timer6_bus_timer_tclk_clk:[27,42],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer6_timer_hclk_clk:59,dev_timer6_timer_pwm_0:59,dev_timer6_timer_tclk_clk:59,dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:59,dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:59,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:59,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:59,dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:59,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:59,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:59,dev_timer7_bus_timer_hclk_clk:[27,42],dev_timer7_bus_timer_tclk_clk:[27,42],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer7_timer_hclk_clk:59,dev_timer7_timer_tclk_clk:59,dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm_0:59,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:59,dev_timer8_bus_timer_hclk_clk:[27,42],dev_timer8_bus_timer_tclk_clk:[27,42],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer8_timer_hclk_clk:59,dev_timer8_timer_pwm_0:59,dev_timer8_timer_tclk_clk:59,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:59,dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:59,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:59,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:59,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:59,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:59,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:59,dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:59,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:59,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:59,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:59,dev_timer9_bus_timer_hclk_clk:[27,42],dev_timer9_bus_timer_tclk_clk:[27,42],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[27,42],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[27,42],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[27,42],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[27,42],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[27,42],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[27,42],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[27,42],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[27,42],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[27,42],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:42,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:42,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:42,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:42,dev_timer9_timer_hclk_clk:59,dev_timer9_timer_tclk_clk:59,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm_0:59,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:59,dev_timesync_intrtr0_bus_intr_clk:[27,42],dev_timesync_intrtr0_intr_clk:59,dev_uart0_bus_fclk_clk:[27,42],dev_uart0_bus_vbusp_clk:[27,42],dev_uart0_fclk_clk:59,dev_uart0_vbusp_clk:59,dev_uart1_bus_fclk_clk:[27,42],dev_uart1_bus_vbusp_clk:[27,42],dev_uart1_fclk_clk:59,dev_uart1_vbusp_clk:59,dev_uart2_bus_fclk_clk:[27,42],dev_uart2_bus_vbusp_clk:[27,42],dev_uart2_fclk_clk:59,dev_uart2_vbusp_clk:59,dev_uart3_fclk_clk:59,dev_uart3_vbusp_clk:59,dev_uart4_fclk_clk:59,dev_uart4_vbusp_clk:59,dev_uart5_fclk_clk:59,dev_uart5_vbusp_clk:59,dev_uart6_fclk_clk:59,dev_uart6_vbusp_clk:59,dev_uart7_fclk_clk:59,dev_uart7_vbusp_clk:59,dev_uart8_fclk_clk:59,dev_uart8_vbusp_clk:59,dev_uart9_fclk_clk:59,dev_uart9_vbusp_clk:59,dev_ufs0_ufshci_hclk_clk:59,dev_ufs0_ufshci_mclk_clk:59,dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:59,dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:59,dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:59,dev_ufs0_ufshci_mphy_refclk_0:59,dev_usb0_aclk_clk:59,dev_usb0_buf_clk:59,dev_usb0_clk_lpm_clk:59,dev_usb0_pclk_clk:59,dev_usb0_pipe_refclk:59,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:59,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:59,dev_usb0_pipe_rxclk:59,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:59,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:59,dev_usb0_pipe_rxfclk:59,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:59,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:59,dev_usb0_pipe_txclk:59,dev_usb0_pipe_txfclk:59,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:59,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:59,dev_usb0_pipe_txmclk:59,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:59,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:59,dev_usb0_usb2_apb_pclk_clk:59,dev_usb0_usb2_refclock_clk:59,dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:59,dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:59,dev_usb1_aclk_clk:59,dev_usb1_buf_clk:59,dev_usb1_clk_lpm_clk:59,dev_usb1_pclk_clk:59,dev_usb1_pipe_refclk:59,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:59,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:59,dev_usb1_pipe_rxclk:59,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:59,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:59,dev_usb1_pipe_rxfclk:59,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:59,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:59,dev_usb1_pipe_txclk:59,dev_usb1_pipe_txfclk:59,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:59,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:59,dev_usb1_pipe_txmclk:59,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:59,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:59,dev_usb1_usb2_apb_pclk_clk:59,dev_usb1_usb2_refclock_clk:59,dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:59,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:59,dev_usb3ss0_bus_bus_clk:[27,42],dev_usb3ss0_bus_hsic_clk_clk:[27,42],dev_usb3ss0_bus_phy2_refclk960m_clk:[27,42],dev_usb3ss0_bus_pipe3_txb_clk:[27,42],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:42,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:27,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[27,42],dev_usb3ss0_bus_ref_clk:[27,42],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[27,42],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:42,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:27,dev_usb3ss0_bus_susp_clk:[27,42],dev_usb3ss0_bus_utmi_clk_clk:[27,42],dev_usb3ss1_bus_bus_clk:[27,42],dev_usb3ss1_bus_hsic_clk_clk:[27,42],dev_usb3ss1_bus_phy2_refclk960m_clk:[27,42],dev_usb3ss1_bus_pipe3_txb_clk:[27,42],dev_usb3ss1_bus_ref_clk:[27,42],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[27,42],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:42,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:27,dev_usb3ss1_bus_susp_clk:[27,42],dev_usb3ss1_bus_utmi_clk_clk:[27,42],dev_vpac_top_main_0_clk:59,dev_vpac_top_main_0_pll_dco_clk:59,dev_vpfe0_ccd_pclk_clk:59,dev_vpfe0_vpfe_clk:59,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[27,42],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[27,42],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[27,42],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[27,42],dev_wkup_ddpa0_ddpa_clk:59,dev_wkup_dmsc0_bus_dap_clk:42,dev_wkup_dmsc0_bus_ext_clk:42,dev_wkup_dmsc0_bus_func_32k_rc_clk:42,dev_wkup_dmsc0_bus_func_32k_rt_clk:42,dev_wkup_dmsc0_bus_func_mosc_clk:42,dev_wkup_dmsc0_bus_sec_efc_fclk:42,dev_wkup_dmsc0_bus_vbus_clk:42,dev_wkup_ecc_aggr0_bus_aggr_clk:[27,42],dev_wkup_esm0_bus_clk:[27,42],dev_wkup_esm0_clk:59,dev_wkup_gpio0_bus_mmr_clk:[27,42],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[27,42],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[27,42],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[27,42],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[27,42],dev_wkup_gpio0_mmr_clk:59,dev_wkup_gpio1_mmr_clk:59,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[27,42],dev_wkup_gpiomux_intrtr0_intr_clk:59,dev_wkup_i2c0_bus_clk:[27,42],dev_wkup_i2c0_bus_piscl:42,dev_wkup_i2c0_bus_pisys_clk:[27,42],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[27,42],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_wkup_i2c0_clk:59,dev_wkup_i2c0_piscl_0:59,dev_wkup_i2c0_pisys_clk:59,dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:59,dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:59,dev_wkup_i2c0_porscl_0:59,dev_wkup_pllctrl0_bus_pll_clkout_clk:[27,42],dev_wkup_pllctrl0_bus_pll_refclk_clk:[27,42],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[27,42],dev_wkup_porz_sync0_clk_12m_rc_clk:59,dev_wkup_psc0_bus_clk:[27,42],dev_wkup_psc0_bus_slow_clk:[27,42],dev_wkup_psc0_clk:59,dev_wkup_psc0_slow_clk:59,dev_wkup_uart0_bus_fclk_clk:[27,42],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:42,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[27,42],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:27,dev_wkup_uart0_bus_vbusp_clk:[27,42],dev_wkup_uart0_fclk_clk:59,dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:59,dev_wkup_uart0_vbusp_clk:59,dev_wkup_vtm0_bus_fix_ref_clk:[27,42],dev_wkup_vtm0_bus_vbusp_clk:[27,42],dev_wkup_vtm0_fix_ref2_clk:59,dev_wkup_vtm0_fix_ref_clk:59,dev_wkup_vtm0_vbusp_clk:59,devgrp:[21,22,23,26],devgrp_00:[41,57,72,73],devgrp_01:[41,57,72,73],devgrp_02:73,devgrp_03:73,devgrp_04:73,devgrp_05:73,devgrp_06:73,devgrp_al:73,devgrp_boardcfg:26,devgrp_devic:26,devgrp_t:[20,21,22,23,73],devgrp_valid:26,devic:[4,5,7,8,9,10,11,12,13,14,15,17,18,19,20,23,26,31,38,39,47,54,55,58,63,70,76,78,79,81],device_id:[5,26],device_off:26,device_on:26,devstat:[21,33,49,65],diagram:[0,2,77],dies:13,differ:[0,2,5,11,18,19,20,21,22,31,33,47,49,63,65,74,75,76,77],differenti:[2,76],direct:[27,40,42,56,59,71,76,79],directli:[2,8,11,12,74],directori:19,dirstring_typ:19,disabl:[5,6,8,10,12,13,19,20,26,76],disable_main_nav_secure_proxi:20,discard:[11,18],discoveri:22,discuss:[20,73],dispc_intr_req_0:[32,48],dispc_intr_req_1:[32,48],disregard:2,distinguish:[13,19],distinguished_nam:19,div2:13,div3:13,div4:13,divid:[5,11,13,21],dkek:23,dkek_allowed_host:23,dkek_config:23,dma:[0,2,12,58,74],dma_event_intr:[32,48,64],dmsc:[0,3,9,11,16,18,22,23,28,29,30,31,32,35,36,37,43,44,46,47,48,51,52,53,60,61,62,63,64,67,68,69,74],document:[0,13,14,15,17,18,22,23,27,33,40,42,49,56,59,65,71,73,74,75,76,77,80,81],doe:[0,3,5,8,12,19,22,23,73,74,75,76,79],doesn:7,domain:[0,6,8,41,57,72,73],don:73,done:[5,13,33,49,65,74,76],doorbel:11,doubl:20,down:[13,73],driven:[0,13],driver:[5,6,8,10,21,22,26],dru:[22,26],dsi_0_func_intr:64,dsp:[0,6],dss:[33,49,65],dss_inst0_dispc_func_irq_proc0:64,dss_inst0_dispc_func_irq_proc1:64,dss_inst0_dispc_safety_error_irq_proc0:64,dss_inst0_dispc_safety_error_irq_proc1:64,dss_inst0_dispc_secure_irq_proc0:64,dss_inst0_dispc_secure_irq_proc1:64,dst_host_irq:8,dst_id:8,dst_thread:10,dual:22,due:[2,5,6,12,13,20,26,74,75,77],dump:76,durat:13,dure:[12,19,22,26,33,39,41,49,55,57,65,72,73,75],each:[0,2,5,8,11,13,16,18,20,21,22,23,26,29,30,36,37,44,46,52,53,61,62,68,69,73,74,75,76,77,79],earli:26,earlier:73,earliest:26,eas:[27,42,59],easili:[26,75],eavesdropp:79,ecap_int:[32,48,64],ecc:[0,79],ecc_intr_err_pend:64,edit:22,effect:[23,26,73],effici:0,efus:[0,13,15,74,75,77],egress:79,einval:5,either:[2,11,13],element:[8,11,20,22,23],elm_porocpsinterrupt_lvl:[32,48,64],els:5,elsiz:11,emailaddress:19,emmcsdss_intr:[32,48,64],emmcss_intr:64,empti:[3,5,6,7,13,20,21,22,23],emu_ctrl:12,emu_ctrl_fre:12,emu_ctrl_soft:12,emul:12,enabl:[0,2,3,5,6,8,10,11,12,13,15,17,19,20,21,23,26,76,79],encod:[11,13,19,22,74],encrypt:[14,20,21,22,23,74,75],end:[3,5,19,22,26,30,46,62,73],end_address:16,endian:[13,19],enforc:[13,75,77,79,80],engin:[0,74,79],enodev:5,ensur:[0,5,19,20,21,22,23,77],entir:73,entiti:[0,5,6,10,13,20,22,23,31,38,40,47,54,56,63,70,71,76],entitl:0,entri:[11,12,22,75],enumer:[2,19,21,22,27,42,59],eoe:[12,32,48,64],epwm_etint:[32,48,64],epwm_tripzint:[32,48,64],eqep_int:[32,48,64],equal:[5,10,73],equival:0,eras:14,err_level:64,errataid:11,error:[7,9,11,12,22,26,32,40,48,56,64,71],esd:22,esm_int_cfg_lvl:64,esm_int_hi_lvl:64,esm_int_low_lvl:64,esm_pls_event0:[32,48,64],esm_pls_event1:[32,48,64],esm_pls_event2:[32,48,64],especi:26,essenti:[3,5,6,7,13,20,21,22,23],establish:[13,77],etc:[0,7,26,73,76],evalu:5,even:[2,11,12,23,31,47,63,73,74,75],event:[0,8,9,11,12,13,21,22,26],event_pend_intr:[32,48,64],everi:[0,13,22,76],everyon:[30,46,62],everyth:73,evnt_pend:64,exact:[20,33,49,65],exactli:20,exampl:[2,3,6,7,19,20,21,22,73,76,79],exceed:5,except:[3,13,76],exchang:6,exclus:[6,26,73,77],exclusive_busi:26,exclusive_devic:26,execut:[0,5,8,11,13,26,75],exist:[9,10,11,12,21,22],exit:22,exp_intr:[32,48],expans:[9,10],expect:[2,20,21,22,73,75],explain:13,explicitli:[21,22,77],expon:26,expos:74,extboot_statu:3,extend:[0,3,4,5,12,19,20,26,58,78,81],extens:[2,17,18,77,80],extern:[5,12,18,21],extra:5,extract:[17,75],extrem:[3,13,22],fact:6,factor:20,factori:[74,75],fail:[5,6,13,16,18,21,22,26],failur:[2,5,13,16,22],fals:[15,22,30,46,62],famili:[0,5,6,13,22,75,76,79,81],familiar:[73,74],faq:[78,81],far:[3,8],fast:[13,26],faster:[22,41,57,72],fault:20,favour:76,fdepth:[12,26],fdq0:26,fdq1:26,fdq2:26,fdq3:26,featur:[0,2,5,20,22,79],fed:74,fenc:[20,22],fetch:[3,12,26],few:[0,19],field:[2,5,6,8,10,13,14,16,17,18,20,22,23,26,73,74,75,77],fieldvalid:19,fifo:12,figur:77,file:22,fill:[17,18,19],filter:26,finalstatu:5,find:[5,8],finer:5,firewal:[2,3,4,8,9,10,11,12,20,22,23,26,58,74,78,79,81],firmwar:[0,2,3,5,6,8,13,14,16,17,18,21,22,26,29,30,32,33,35,36,37,39,44,46,48,49,51,52,53,55,61,62,64,65,67,68,69,73,74,75,76,79,80],first:[2,13,21,22,23,73,80],fix:[20,21,22,23,75,77],flag:[5,6,19,21,22,23,41,57,72,74],flagsvalid:19,flat:23,flexbl:[17,18],flexibl:77,flow:[5,22,26,32,48,64,73,77,80],flow_index:12,flow_start:12,flowid_cnt:12,flowid_start:12,flush:13,fly:8,follow:[2,3,8,11,12,13,16,18,19,20,21,22,23,26,27,33,39,42,49,55,59,65,73,74,76,77,79,80],forc:13,form:[22,30,46,62],format:[0,2,10,13,17,18,19,20,21,22,23,73,76],formula:11,forward:5,found:[5,22,26,76],foundpar:5,fraction:[20,33,49,65],framework:19,free:[8,12,13],freed:[8,10],freeli:79,freq:[5,33,49,65],freq_hz:5,frequenc:[2,21,26,33,49,65],from:[2,3,5,6,8,10,11,12,13,15,16,17,18,19,20,21,22,23,26,27,30,33,42,46,49,59,62,65,74,75,76,77,79,80],ftbool:20,full:[3,5,6,7,13,19,20,21,22,23,73,77,79],fulli:10,further:[18,40,56,71,73,75,79],futur:[2,9,10,19,20,23,26],fwl:76,fwl_id:16,gain:79,gcfg:[12,26],gen_ign_bootvector:13,gen_level:64,gener:[0,6,8,11,12,14,16,22,26,41,57,72,73,74,75,77,79,81],generic_debug:26,get:[2,3,5,6,21,26,73],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:13,get_processor_control:13,get_processor_wake_reason:13,get_reset_cfg:26,gevt:[32,48,64],gic500ss_main_0:[40,56],gic_output_waker_gic_pwr0_wake_request:64,give:[2,5,9,13,33,49,65],given:[5,21,73,74],glitch:[13,21],global:[8,11,26],global_ev:8,global_soft_lock:15,goe:[2,13],going:13,gpio:[22,32,48],gpio_bank:[32,48,64],gpmc_sinterrupt:[32,48,64],gpu:65,gpu_0:[30,31,40,46,47,56,62,63,71],gpu_1:[31,40,47,56],gpu_irq:[32,48],grant:[8,11,12],granular:[13,26,27,42,59,75],greater:[5,10,11,12,22],group:[20,23,26,58,78,81],gtc_push_ev:[32,48,64],guarante:[5,22,26],guid:[0,13,22,30,46,62,79],guidanc:73,guidelin:22,had:[0,13],halt:13,hand:13,handl:[0,6,8,12,13,19,26,30,46,62],handler:[21,22,26],handover_processor:13,handshak:6,happen:2,hard:13,hardwar:[0,3,5,6,12,13,15,18,73,74,76],has:[0,2,5,6,13,15,18,22,23,26,27,42,59,73,74,75,76,77,79],hash:[19,77,80],have:[0,2,3,5,8,10,13,20,22,23,26,27,30,41,42,46,57,59,62,72,74,75,76,79],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,20,21,22,23],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,21,22,23,74,76],help:[13,22,76],henceforth:0,here:[13,23,27,42,59,73,77],heterogen:0,hex:[19,76],hfosc:[21,33,49,65],hidden:19,hierarchi:20,high:[2,3,11,12,20,21,23,73,77,79],high_prior:[40,56,71],higher:13,highli:20,hlo:[8,73],hold:[5,13],holder:19,hole:20,home:22,hop:8,host:[0,2,3,5,6,8,9,10,11,12,13,16,19,20,21,22,26,29,30,32,34,35,37,40,44,46,48,50,51,53,56,58,61,62,64,66,67,69,71,74,75,79],host_cfg:22,host_cfg_entri:22,host_hierarchi:23,host_hierarchy_entri:23,host_id:[13,22,23,34,50,66],host_id_al:[22,31,47],host_perm:23,host_system_error:64,how:[0,6,12,13,19,20,21,22,23,26,75,77,79],howev:[0,2,6,11,13,18,20,21,22,26,27,42,59,77],hpb_intr:64,hsdiv0:65,hsdiv1:[33,49,65],hsdiv2:[33,49,65],hsdiv3:[33,49,65],hsdiv4:[33,49,65],hsdiv5:65,hsdiv6:65,hsdiv7:65,hsdiv8:65,html:22,http:[19,22],huge:26,human:[3,26],hw_key_hide_flag:19,hw_read_lock:15,hw_write_lock:15,hypervisor:11,hypothet:[5,13],i00_lvl:[32,48],i01_lvl:[32,48],i02_lvl:[32,48],i03_lvl:[32,48],i04_lvl:[32,48],i05_lvl:[32,48],i06_lvl:[32,48],i07_lvl:[32,48],i08_lvl:[32,48],i09_lvl:[32,48],i10_lvl:[32,48],i11_lvl:[32,48],i12_lvl:[32,48],i13_lvl:[32,48],i14_lvl:[32,48],i15_lvl:[32,48],i2023:11,i2c:73,i3c__int:64,ia_global_ev:26,ia_id:8,ia_vint:26,ia_vint_status_bit:26,icss:[6,31,47],icssg0_rx:[36,52],icssg0_tx:[36,52],icssg1_rx:[36,52],icssg1_tx:[36,52],icssg2_rx:[36,52],icssg2_tx:[36,52],icssg:[30,46,63],icssg_0:[31,40,47,56,63,71],icssg_1:[31,40,47,56],icssg_2:[31,40,47,56],identif:[31,40,47,56,63,71,73],identifi:[2,5,6,13,17,19,21,22,26,30,46,58,62,74,76],ids:[26,76],iec:19,ignor:[5,6,11,12,15,23,26,74],imag:[3,77,80],image_address_hi:13,image_address_lo:13,image_s:13,images:19,immedi:[7,20,26],impact:[13,26,73],implement:[0,2,3,5,6,7,8,11,13,20,21,22,23,27,42,59,76],impli:[13,21,27,30,42,46,59,62,73,75],improv:77,in_intr:[32,48,64],inact:20,includ:[0,2,5,6,8,12,19,73,76],inclus:22,incom:[27,42,59],increas:[11,73,77,80],indefinit:79,independ:[3,6,13,23,75,77],index:[8,9,10,11,12,15,16,22,26,29,32,35,37,44,48,51,53,61,64,67,69],indic:[2,3,5,6,12,13,15,16,18,19,23,26,31,47,63,73],individu:[9,11,12,33,49,65,75],infifo_level:64,info:[3,12,16,26],inform:[0,3,5,6,8,9,10,11,12,13,14,15,17,19,22,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76],infrastructur:3,ingress:79,ingroup_level:64,init:[26,33,41,49,57,65,72],init_err:[32,48],initalvector:19,initi:[2,3,5,19,23,26,41,57,72,74,76,77,80],initialvector:[19,77],inlin:22,inline_sort:22,input:[5,8,11,12,14,21,22,26,27,29,33,35,36,37,42,44,49,51,52,53,59,61,65,67,68,69,74,80],insecur:20,insert:2,insid:[26,74],instal:7,instanc:[13,14,21,22,73,79],instead:[5,22,73,74,75,77,80],instrument:[0,4,19,81],insur:6,int_cal_l:[32,48],intact:2,intaggr_levi_pend:64,intaggr_vintr_pend:[32,48,64],integ:19,integ_check:2,integr:[20,22,23,77,80],intend:[3,31,47,63],intent:[2,16],intention:20,interact:[0,3,13],interchang:0,interconnect:[19,30,46,62,76],interest:[5,26,73],interfac:[0,4,13,17,26,32,48,64,74,76,81],intern:[5,8,11,12,13,16,22,30,46,62],interpret:[0,2,5,12,19,26,81],interrupt:[0,2,8,13,26,58],intput:22,intr:[32,48,64],intr_224:71,intr_225:71,intr_226:71,intr_227:71,intr_64:71,intr_65:71,intr_66:71,intr_67:71,intr_done_level:[32,48,64],intr_pend:[32,48,64],intr_spi:[32,48,64],intr_wwd:64,introduc:[0,73,76],introduct:81,invalid:[5,12,15,19,20,22,26,32,48,64,73],invalid_st:26,invas:13,invoc:13,invok:[6,13,21,73,74],involv:[13,18,21,22],invovl:13,io_tbu0_ras_intr:64,ir_input:26,ir_inst:22,ir_output:26,irq:[4,6,11,12,26,40,56,64,71,76],irq_dst_host_irq:26,irq_dst_id:26,irq_global_ev:26,irq_ia_id:26,irq_ia_init:26,irq_ia_map_vint:26,irq_ia_oes_get:26,irq_ia_oes_set:26,irq_ia_unmap_vint:26,irq_init:26,irq_ir_cfg:26,irq_ir_clr:26,irq_ir_init:26,irq_releaes_respons:8,irq_releas:[8,26],irq_secondary_host:26,irq_set:[8,26],irq_set_respons:8,irq_src_id:26,irq_src_index:26,irq_vint:26,irq_vint_status_bit_index:26,irrespect:75,isc:11,island:[31,47,63],iso:19,isol:[6,20,21,23],issu:[5,7,74],iter:[11,13],iterationcnt:[19,77],itm:[20,26],its:[2,5,9,11,12,19,74,79],itself:[13,79],itu:19,j721e:[22,26,79,81],j721e_dev_a72ss0:[59,60,72],j721e_dev_a72ss0_core0:[59,60,72],j721e_dev_a72ss0_core1:[59,60,72],j721e_dev_aasrc0:[59,60,64,72],j721e_dev_atl0:[59,60,72],j721e_dev_board0:[59,60,72],j721e_dev_c66ss0_core0:[59,60,64,72],j721e_dev_c66ss0_introuter0:[59,60,64,70,72],j721e_dev_c66ss0_pbist0:[60,72],j721e_dev_c66ss1_core0:[59,60,64,72],j721e_dev_c66ss1_introuter0:[59,60,64,70,72],j721e_dev_c66ss1_pbist0:[60,72],j721e_dev_c71ss0:[59,60,72],j721e_dev_c71ss0_mma:[59,60,72],j721e_dev_c71x_0_pbist_vd:[60,72],j721e_dev_cmpevent_intrtr0:[59,60,64,70,72],j721e_dev_compute_cluster0_cfg_wrap:[59,60,72],j721e_dev_compute_cluster0_clec:[59,60,64,72],j721e_dev_compute_cluster0_core_cor:[59,60,72],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[59,60,72],j721e_dev_compute_cluster0_debug_wrap:[59,60,72],j721e_dev_compute_cluster0_divh2_divh0:[60,72],j721e_dev_compute_cluster0_divp_tft0:[60,72],j721e_dev_compute_cluster0_dmsc_wrap:[59,60,72],j721e_dev_compute_cluster0_en_msmc_domain:[59,60,72],j721e_dev_compute_cluster0_gic500ss:[59,60,64,72],j721e_dev_compute_cluster0_pbist_wrap:[59,60,72],j721e_dev_compute_cluster_j7es_tb_vdc_main_0:[60,64,72],j721e_dev_cpsw0:[59,60,64,72],j721e_dev_cpt2_aggr0:[59,60,72],j721e_dev_cpt2_aggr1:[59,60,72],j721e_dev_cpt2_aggr2:[59,60,72],j721e_dev_csi_psilss0:[59,60,72],j721e_dev_csi_rx_if0:[59,60,64,72],j721e_dev_csi_rx_if1:[59,60,64,72],j721e_dev_csi_tx_if0:[59,60,64,72],j721e_dev_dcc0:[59,60,64,72],j721e_dev_dcc10:[59,60,64,72],j721e_dev_dcc11:[59,60,64,72],j721e_dev_dcc12:[59,60,64,72],j721e_dev_dcc1:[59,60,64,72],j721e_dev_dcc2:[59,60,64,72],j721e_dev_dcc3:[59,60,64,72],j721e_dev_dcc4:[59,60,64,72],j721e_dev_dcc5:[59,60,64,72],j721e_dev_dcc6:[59,60,64,72],j721e_dev_dcc7:[59,60,64,72],j721e_dev_dcc8:[59,60,64,72],j721e_dev_dcc9:[59,60,64,72],j721e_dev_ddr0:[59,60,64,72],j721e_dev_debugss_wrap0:[59,60,72],j721e_dev_decoder0:[59,60,64,72],j721e_dev_dmpac0_sde_0:[59,60,72],j721e_dev_dmpac_top_main_0:[59,60,72],j721e_dev_dmsc_wkup_0:[60,72],j721e_dev_dphy_rx0:[59,60,72],j721e_dev_dphy_rx1:[59,60,72],j721e_dev_dphy_tx0:[59,60,72],j721e_dev_dss0:[59,60,64,72],j721e_dev_dss_dsi0:[59,60,64,72],j721e_dev_dss_edp0:[59,60,64,72],j721e_dev_ecap0:[59,60,64,72],j721e_dev_ecap1:[59,60,64,72],j721e_dev_ecap2:[59,60,64,72],j721e_dev_ehrpwm0:[59,60,64,72],j721e_dev_ehrpwm1:[59,60,64,72],j721e_dev_ehrpwm2:[59,60,64,72],j721e_dev_ehrpwm3:[59,60,64,72],j721e_dev_ehrpwm4:[59,60,64,72],j721e_dev_ehrpwm5:[59,60,64,72],j721e_dev_elm0:[59,60,64,72],j721e_dev_emif_data_0_vd:[60,72],j721e_dev_encoder0:[59,60,64,72],j721e_dev_eqep0:[59,60,64,72],j721e_dev_eqep1:[59,60,64,72],j721e_dev_eqep2:[59,60,64,72],j721e_dev_esm0:[59,60,64,72],j721e_dev_fss_mcu_0:[60,72],j721e_dev_gpio0:[59,60,64,72],j721e_dev_gpio1:[59,60,64,72],j721e_dev_gpio2:[59,60,64,72],j721e_dev_gpio3:[59,60,64,72],j721e_dev_gpio4:[59,60,64,72],j721e_dev_gpio5:[59,60,64,72],j721e_dev_gpio6:[59,60,64,72],j721e_dev_gpio7:[59,60,64,72],j721e_dev_gpiomux_intrtr0:[59,60,64,70,72],j721e_dev_gpmc0:[59,60,64,72],j721e_dev_gpu0_dft_pbist_0:[60,72],j721e_dev_gpu0_gpu_0:[59,60,72],j721e_dev_gpu0_gpucore_0:[60,72],j721e_dev_gtc0:[59,60,64,72],j721e_dev_i2c0:[59,60,64,72],j721e_dev_i2c1:[59,60,64,72],j721e_dev_i2c2:[59,60,64,72],j721e_dev_i2c3:[59,60,64,72],j721e_dev_i2c4:[59,60,64,72],j721e_dev_i2c5:[59,60,64,72],j721e_dev_i2c6:[59,60,64,72],j721e_dev_i3c0:[59,60,64,72],j721e_dev_j7_lascar_gpu_wrap_main_0:[60,72],j721e_dev_k3_c66_corepac_main_0:[60,72],j721e_dev_k3_c66_corepac_main_1:[60,72],j721e_dev_led0:[59,60,72],j721e_dev_main2mcu_lvl_intrtr0:[59,60,64,70,72],j721e_dev_main2mcu_pls_intrtr0:[59,60,64,70,72],j721e_dev_main2wkupmcu_vd:[60,72],j721e_dev_mcan0:[59,60,64,72],j721e_dev_mcan10:[59,60,64,72],j721e_dev_mcan11:[59,60,64,72],j721e_dev_mcan12:[59,60,64,72],j721e_dev_mcan13:[59,60,64,72],j721e_dev_mcan1:[59,60,64,72],j721e_dev_mcan2:[59,60,64,72],j721e_dev_mcan3:[59,60,64,72],j721e_dev_mcan4:[59,60,64,72],j721e_dev_mcan5:[59,60,64,72],j721e_dev_mcan6:[59,60,64,72],j721e_dev_mcan7:[59,60,64,72],j721e_dev_mcan8:[59,60,64,72],j721e_dev_mcan9:[59,60,64,72],j721e_dev_mcasp0:[59,60,64,72],j721e_dev_mcasp10:[59,60,64,72],j721e_dev_mcasp11:[59,60,64,72],j721e_dev_mcasp1:[59,60,64,72],j721e_dev_mcasp2:[59,60,64,72],j721e_dev_mcasp3:[59,60,64,72],j721e_dev_mcasp4:[59,60,64,72],j721e_dev_mcasp5:[59,60,64,72],j721e_dev_mcasp6:[59,60,64,72],j721e_dev_mcasp7:[59,60,64,72],j721e_dev_mcasp8:[59,60,64,72],j721e_dev_mcasp9:[59,60,64,72],j721e_dev_mcspi0:[59,60,64,72],j721e_dev_mcspi1:[59,60,64,72],j721e_dev_mcspi2:[59,60,64,72],j721e_dev_mcspi3:[59,60,64,72],j721e_dev_mcspi4:[59,60,64,72],j721e_dev_mcspi5:[59,60,64,72],j721e_dev_mcspi6:[59,60,64,72],j721e_dev_mcspi7:[59,60,64,72],j721e_dev_mcu_adc0:[59,60,64,72],j721e_dev_mcu_adc1:[59,60,64,72],j721e_dev_mcu_cpsw0:[59,60,64,72],j721e_dev_mcu_cpt2_aggr0:[59,60,72],j721e_dev_mcu_dcc0:[59,60,64,72],j721e_dev_mcu_dcc1:[59,60,64,72],j721e_dev_mcu_dcc2:[59,60,64,72],j721e_dev_mcu_esm0:[59,60,64,72],j721e_dev_mcu_fss0_fsas_0:[59,60,64,72],j721e_dev_mcu_fss0_hyperbus1p0_0:[59,60,64,72],j721e_dev_mcu_fss0_ospi_0:[59,60,64,72],j721e_dev_mcu_fss0_ospi_1:[59,60,64,72],j721e_dev_mcu_i2c0:[59,60,64,72],j721e_dev_mcu_i2c1:[59,60,64,72],j721e_dev_mcu_i3c0:[59,60,64,72],j721e_dev_mcu_i3c1:[59,60,64,72],j721e_dev_mcu_mcan0:[59,60,64,72],j721e_dev_mcu_mcan1:[59,60,64,72],j721e_dev_mcu_mcspi0:[59,60,64,72],j721e_dev_mcu_mcspi1:[59,60,64,72],j721e_dev_mcu_mcspi2:[59,60,64,72],j721e_dev_mcu_navss0_intaggr_0:[59,60,64,70,72],j721e_dev_mcu_navss0_intr_router_0:[59,60,64,70,72],j721e_dev_mcu_navss0_mcrc_0:[59,60,64,72],j721e_dev_mcu_navss0_modss:[59,60,72],j721e_dev_mcu_navss0_proxy_0:[59,60,67,70,72],j721e_dev_mcu_navss0_ringacc_0:[59,60,64,69,70,72],j721e_dev_mcu_navss0_udmap_0:[59,60,61,64,70,72],j721e_dev_mcu_navss0_udmass:[59,60,72],j721e_dev_mcu_pbist0:[60,72],j721e_dev_mcu_pbist1:[60,72],j721e_dev_mcu_r5fss0_core0:[59,60,64,72],j721e_dev_mcu_r5fss0_core1:[59,60,64,72],j721e_dev_mcu_rti0:[59,60,72],j721e_dev_mcu_rti1:[59,60,72],j721e_dev_mcu_sa2_ul0:[59,60,64,72,79],j721e_dev_mcu_timer0:[59,60,64,72],j721e_dev_mcu_timer1:[59,60,64,72],j721e_dev_mcu_timer2:[59,60,64,72],j721e_dev_mcu_timer3:[59,60,64,72],j721e_dev_mcu_timer4:[59,60,64,72],j721e_dev_mcu_timer5:[59,60,64,72],j721e_dev_mcu_timer6:[59,60,64,72],j721e_dev_mcu_timer7:[59,60,64,72],j721e_dev_mcu_timer8:[59,60,64,72],j721e_dev_mcu_timer9:[59,60,64,72],j721e_dev_mcu_uart0:[59,60,64,72],j721e_dev_mlb0:[59,60,64,72],j721e_dev_mmcsd0:[59,60,64,72],j721e_dev_mmcsd1:[59,60,64,72],j721e_dev_mmcsd2:[59,60,64,72],j721e_dev_navss0_cpts_0:[59,60,64,72],j721e_dev_navss0_dti_0:[59,60,72],j721e_dev_navss0_intr_router_0:[59,60,64,70,72],j721e_dev_navss0_mailbox_0:[59,60,64,72],j721e_dev_navss0_mailbox_10:[59,60,64,72],j721e_dev_navss0_mailbox_11:[59,60,64,72],j721e_dev_navss0_mailbox_1:[59,60,64,72],j721e_dev_navss0_mailbox_2:[59,60,64,72],j721e_dev_navss0_mailbox_3:[59,60,64,72],j721e_dev_navss0_mailbox_4:[59,60,64,72],j721e_dev_navss0_mailbox_5:[59,60,64,72],j721e_dev_navss0_mailbox_6:[59,60,64,72],j721e_dev_navss0_mailbox_7:[59,60,64,72],j721e_dev_navss0_mailbox_8:[59,60,64,72],j721e_dev_navss0_mailbox_9:[59,60,64,72],j721e_dev_navss0_mcrc_0:[59,60,64,72],j721e_dev_navss0_modss:[59,60,72],j721e_dev_navss0_modss_intaggr_0:[59,60,64,70,72],j721e_dev_navss0_modss_intaggr_1:[59,60,64,70,72],j721e_dev_navss0_proxy_0:[59,60,67,70,72],j721e_dev_navss0_ringacc_0:[59,60,64,69,70,72],j721e_dev_navss0_spinlock_0:[59,60,72],j721e_dev_navss0_tbu_0:[59,60,64,72],j721e_dev_navss0_tcu_0:[59,60,64,72],j721e_dev_navss0_timermgr_0:[59,60,72],j721e_dev_navss0_timermgr_1:[59,60,72],j721e_dev_navss0_udmap_0:[59,60,61,64,70,72],j721e_dev_navss0_udmass:[59,60,72],j721e_dev_navss0_udmass_intaggr_0:[59,60,64,70,72],j721e_dev_navss0_virtss:[59,60,72],j721e_dev_navss512l_main_0:[59,60,64,68,72],j721e_dev_navss_mcu_j7_mcu_0:[60,68,72],j721e_dev_pbist0:[60,72],j721e_dev_pbist10:[60,72],j721e_dev_pbist1:[60,72],j721e_dev_pbist2:[60,72],j721e_dev_pbist3:[60,72],j721e_dev_pbist4:[60,72],j721e_dev_pbist5:[60,72],j721e_dev_pbist6:[60,72],j721e_dev_pbist7:[60,72],j721e_dev_pbist9:[60,72],j721e_dev_pcie0:[59,60,64,72],j721e_dev_pcie1:[59,60,64,72],j721e_dev_pcie2:[59,60,64,72],j721e_dev_pcie3:[59,60,64,72],j721e_dev_pru_icssg0:[59,60,64,72],j721e_dev_pru_icssg1:[59,60,64,72],j721e_dev_psc0:[59,60,72],j721e_dev_pulsar_sl_main_0:[59,60,72],j721e_dev_pulsar_sl_main_1:[59,60,72],j721e_dev_pulsar_sl_mcu_0:[59,60,72],j721e_dev_r5fss0_core0:[59,60,64,72],j721e_dev_r5fss0_core1:[59,60,64,72],j721e_dev_r5fss0_introuter0:[59,60,64,70,72],j721e_dev_r5fss1_core0:[59,60,64,72],j721e_dev_r5fss1_core1:[59,60,64,72],j721e_dev_r5fss1_introuter0:[59,60,64,70,72],j721e_dev_rti0:[59,60,72],j721e_dev_rti15:[59,60,72],j721e_dev_rti16:[59,60,72],j721e_dev_rti1:[59,60,72],j721e_dev_rti24:[59,60,64,72],j721e_dev_rti25:[59,60,64,72],j721e_dev_rti28:[59,60,72],j721e_dev_rti29:[59,60,72],j721e_dev_rti30:[59,60,72],j721e_dev_rti31:[59,60,72],j721e_dev_sa2_ul0:[59,60,64,72,79],j721e_dev_serdes_10g0:[59,60,72],j721e_dev_serdes_16g0:[59,60,72],j721e_dev_serdes_16g1:[59,60,72],j721e_dev_serdes_16g2:[59,60,72],j721e_dev_serdes_16g3:[59,60,72],j721e_dev_stm0:[59,60,72],j721e_dev_timer0:[59,60,64,72],j721e_dev_timer10:[59,60,64,72],j721e_dev_timer11:[59,60,64,72],j721e_dev_timer12:[59,60,64,72],j721e_dev_timer13:[59,60,64,72],j721e_dev_timer14:[59,60,64,72],j721e_dev_timer15:[59,60,64,72],j721e_dev_timer16:[59,60,64,72],j721e_dev_timer17:[59,60,64,72],j721e_dev_timer18:[59,60,64,72],j721e_dev_timer19:[59,60,64,72],j721e_dev_timer1:[59,60,64,72],j721e_dev_timer2:[59,60,64,72],j721e_dev_timer3:[59,60,64,72],j721e_dev_timer4:[59,60,64,72],j721e_dev_timer5:[59,60,64,72],j721e_dev_timer6:[59,60,64,72],j721e_dev_timer7:[59,60,64,72],j721e_dev_timer8:[59,60,64,72],j721e_dev_timer9:[59,60,64,72],j721e_dev_timesync_intrtr0:[59,60,64,70,72],j721e_dev_uart0:[59,60,64,72],j721e_dev_uart1:[59,60,64,72],j721e_dev_uart2:[59,60,64,72],j721e_dev_uart3:[59,60,64,72],j721e_dev_uart4:[59,60,64,72],j721e_dev_uart5:[59,60,64,72],j721e_dev_uart6:[59,60,64,72],j721e_dev_uart7:[59,60,64,72],j721e_dev_uart8:[59,60,64,72],j721e_dev_uart9:[59,60,64,72],j721e_dev_ufs0:[59,60,64,72],j721e_dev_usb0:[59,60,64,72],j721e_dev_usb1:[59,60,64,72],j721e_dev_vpac_top_main_0:[59,60,72],j721e_dev_vpfe0:[59,60,64,72],j721e_dev_wkup_ddpa0:[59,60,72],j721e_dev_wkup_esm0:[59,60,64,72],j721e_dev_wkup_gpio0:[59,60,64,72],j721e_dev_wkup_gpio1:[59,60,64,72],j721e_dev_wkup_gpiomux_intrtr0:[59,60,64,70,72],j721e_dev_wkup_i2c0:[59,60,64,72],j721e_dev_wkup_porz_sync0:[59,60,72],j721e_dev_wkup_psc0:[59,60,72],j721e_dev_wkup_uart0:[59,60,64,72],j721e_dev_wkup_vtm0:[59,60,64,72],j721e_dev_wkupmcu2main_vd:[60,72],j7_main_sec_mmr_main_0:66,j7_mcu_sec_mmr_mcu_0:66,jitter:5,job:8,json:22,jtag:[17,19,20],judgement:13,judici:22,just:[13,31,47,63,79],kdf:14,kdf_context_len:14,kdf_label_and_context:14,kdf_label_and_context_len_max:14,kdf_label_len:14,keep:[2,3,6,22,26],kei:[0,2,14,17,18,19,20,21,22,75,77,79,80],kek:[4,19,20,78,81],kept:5,keystor:[18,58],knob:[13,18],know:[3,5,73],knowledg:0,known:[10,22,29,44,61],l2_access_latency_valu:13,l2_pipeline_latency_valu:13,l2flush_don:13,l2flushreq:13,label:[14,74],lack:[0,5],larg:73,larger:5,last:[6,13,19,21,22],latenc:[13,73],later:[3,73,77],latest:22,layer:[2,25,81],layout:2,least:13,leav:2,left:[8,12,26],legal:12,length:[2,14,18,19,22,74,77,80],less:5,lesser:73,let:[3,13],level:[2,13,19,23],levent_in:[32,48],like:[2,6,7,13,18,79],limit:[2,5,13,14,18,20,22,73,74,76,79],line:[6,19],link:[3,31,36,47,52,63,68,76],linux:[0,2],list:[2,5,9,11,12,13,14,16,18,20,22,26,73,74,76,79,80],lite:2,littl:13,load:[3,6,13,77,80],local:[11,22,26],local_rm_boardcfg:22,locat:[2,9,11,12,13,19,20,21,22,23,34,50,66,77,80],lock:[19,21,75],lockstep:13,lockstep_permit:13,log2:11,log:[13,21,22,26],log_output_consol:22,log_output_fil:22,logic:[13,73],longer:13,look:[2,33,49,65],loop:[5,13,21],lost:6,low:[2,3,6,11,12,20,21,22,23],low_prior:[40,56,71],lower:[13,19,26,74],lpsc:26,lpsc_main_debug_err_intr:[32,48],lpsc_main_infra_err_intr:[32,48],lpsc_per_common_err_intr:[32,48],lsb:[2,11,18,22],machin:[26,31,47,63],macro:20,made:[5,20,22,31,47,63,74],magic:[22,23],mai:[2,5,12,13,19,21,31,47,63,73,79],main2mcu:22,main:[19,20,21,22,23,31,33,47,49,63,65],main_0_c6x_0_nonsecur:62,main_0_c6x_0_secur:62,main_0_c6x_1_nonsecur:62,main_0_c6x_1_secur:62,main_0_c7x_0_nonsecur:62,main_0_c7x_0_secur:62,main_0_icssg_0:62,main_0_r5_0:[63,71],main_0_r5_0_nonsecur:62,main_0_r5_0_secur:62,main_0_r5_1:[63,71],main_0_r5_1_nonsecur:62,main_0_r5_1_secur:62,main_0_r5_2:[63,71],main_0_r5_3:[63,71],main_1_r5_0:[63,71],main_1_r5_0_nonsecur:62,main_1_r5_0_secur:62,main_1_r5_1:[63,71],main_1_r5_1_nonsecur:62,main_1_r5_1_secur:62,main_1_r5_2:[63,71],main_1_r5_3:[63,71],main_isolation_en:20,main_isolation_hostid:20,maintain:[0,2,33,49,65,74,75,76],major:[2,3,20,26],make:[2,5,8,9,11,12,13,19,21,22,23,73],manag:[3,14,15,16,19,20,24,27,28,30,31,42,43,46,47,58,59,60,62,63,74,81],mandatori:[2,17,18,23,31,40,47,56,63,71],mani:[5,6,12,13,21,26],manipul:8,manner:[2,16,73,74],manual:[6,13,76],manufactur:74,map:[8,10,11,12,21,22,23,26,27,42,59,75,76],mark:[2,5,13,23,27,29,32,35,36,37,42,44,48,51,52,53,59,61,64,67,68,69,74,75,76],mask:[15,75],maskabl:13,master:[13,23,30,46,62],match:[5,13,20,22],materi:74,max:5,max_cpu_cor:19,max_freq_hz:5,max_hz:5,maximum:[2,5,11,12,14,18,20,22,75],mcanss_ext_ts_rollover_lvl_int:64,mcanss_mcan_lvl_int:64,mcu0:[33,49],mcu:[20,22,23,31,41,47,57,63,72],mcu_0_r5_0:[63,71],mcu_0_r5_1:[63,71],mcu_0_r5_2:[63,71],mcu_0_r5_3:[63,71],mcu_armss0_cpu0:[40,56],mcu_armss0_cpu1:[40,56],mcu_cpsw:65,mcu_navss0_ringacc0:[37,53],mcu_navss0_ringacc_0:69,mcu_navss0_udmap0:[29,32,44,48],mcu_navss0_udmap_0:[61,64],mcu_per:65,mcu_pulsar:65,mcu_r5fss0_core0:[66,71],mcu_r5fss0_core1:[66,71],mcu_sec_mmr0:[34,50],mdio_pend:64,mean:[3,6,13,19,20,22,26],meant:[5,13],meanwhil:3,mechan:[2,12,22],mek:[77,80],member:[19,23],memori:[2,3,16,20,21,22,23,31,47,63,74,75,77,79,80],memset:5,mention:73,messag:[0,13,26,27,28,29,32,33,35,36,37,40,42,43,44,48,49,51,52,53,56,59,60,61,64,65,67,68,69,71,74,75,76,80,81],method:[17,18,76],mevt:[32,48,64],mhz:[33,49,65],micro:13,might:[5,13,31,47,63],milli:13,millisecond:77,min:5,min_freq_hz:5,min_hz:5,mind:[3,6,31,47,63],minim:11,minimum:[5,13],minor:[3,20,26,80],misc_lvl:[32,48],misconfigur:20,mismatch:20,mitig:[0,74],mix:73,mlbss_mlb_ahb_int:64,mlbss_mlb_int:64,mmr:[21,23,45,75,79],mmr_idx:15,mmr_val:15,mmra:79,mmu:[0,2,13],mode:[2,11,13,26,73,74,77,80],modif:75,modifi:[5,6,11,18,26,28,43,60,75,79,80],modul:[0,2,5,20,21,26,33,49,65,79],module_get:26,module_put:26,moduleclockparentchang:5,moment:[9,10],monitor:[26,32,37,48,53,64,69],monoton:6,more:[0,2,12,17,19,21,22,26,30,41,46,57,62,72,73,75,76,79],most:[5,11,18,22,75],motiv:73,mount:[27,42,59],move:[19,21],movement:0,mpk:[77,80],mpu:[2,20],msb:[2,11,18],msd:26,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:26,msg_param_v:26,msg_receiv:26,msmc0_rx:[36,52],msmc0_tx:[36,52],msmc:20,msmc_cache_s:[3,20],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,multi:5,multipl:[0,2,5,6,21,22,26,74,75,76,77,79,80],multipli:5,must:[2,3,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,73,74,75,76,77,79,80],mutual:73,mux:[8,27,42,59],n_permission_reg:16,nack:[5,10,12,16,21,22],nak:[2,5,6,13,20],name:[5,6,8,9,10,11,12,13,14,15,16,17,19,20,26,27,28,29,30,31,32,33,34,35,36,37,38,40,41,42,43,44,46,47,48,49,50,51,52,53,54,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73],natur:2,nav:20,nav_id:[9,10,11,12],navig:[0,2,9,10,11,12],navss0_ringacc0:[37,53],navss0_ringacc_0:69,navss0_udmap0:[29,32,44,48],navss0_udmap_0:[61,64],navss:[16,26,76],navss_main_cpsw9_rx:68,navss_main_cpsw9_tx:68,navss_main_csi_rx:68,navss_main_csi_tx:68,navss_main_dmpac_tc0_cc_rx:68,navss_main_dmpac_tc0_cc_tx:68,navss_main_icssg0_rx:68,navss_main_icssg0_tx:68,navss_main_icssg1_rx:68,navss_main_icssg1_tx:68,navss_main_msmc0_rx:68,navss_main_msmc0_tx:68,navss_main_pdma_main_aasrc_rx:68,navss_main_pdma_main_aasrc_tx:68,navss_main_pdma_main_debug_ccmcu_rx:68,navss_main_pdma_main_debug_mainc66_rx:68,navss_main_pdma_main_mcan_rx:68,navss_main_pdma_main_mcan_tx:68,navss_main_pdma_main_mcasp_g0_rx:68,navss_main_pdma_main_mcasp_g0_tx:68,navss_main_pdma_main_mcasp_g1_rx:68,navss_main_pdma_main_mcasp_g1_tx:68,navss_main_pdma_main_misc_g0_rx:68,navss_main_pdma_main_misc_g0_tx:68,navss_main_pdma_main_misc_g1_rx:68,navss_main_pdma_main_misc_g1_tx:68,navss_main_pdma_main_misc_g2_rx:68,navss_main_pdma_main_misc_g2_tx:68,navss_main_pdma_main_misc_g3_rx:68,navss_main_pdma_main_misc_g3_tx:68,navss_main_pdma_main_usart_g0_rx:68,navss_main_pdma_main_usart_g0_tx:68,navss_main_pdma_main_usart_g1_rx:68,navss_main_pdma_main_usart_g1_tx:68,navss_main_pdma_main_usart_g2_rx:68,navss_main_pdma_main_usart_g2_tx:68,navss_main_saul0_rx:68,navss_main_saul0_tx:68,navss_main_udmap0_rx:68,navss_main_udmap0_tx:68,navss_main_vpac_tc0_cc_rx:68,navss_main_vpac_tc0_cc_tx:68,navss_main_vpac_tc1_cc_rx:68,navss_main_vpac_tc1_cc_tx:68,navss_mcu_pdma_adc_rx:68,navss_mcu_pdma_adc_tx:68,navss_mcu_pdma_cpsw0_rx:68,navss_mcu_pdma_cpsw0_tx:68,navss_mcu_pdma_mcu0_rx:68,navss_mcu_pdma_mcu0_tx:68,navss_mcu_pdma_mcu1_rx:68,navss_mcu_pdma_mcu1_tx:68,navss_mcu_pdma_mcu2_rx:68,navss_mcu_pdma_mcu2_tx:68,navss_mcu_saul0_rx:68,navss_mcu_saul0_tx:68,navss_mcu_udmap0_rx:68,navss_mcu_udmap0_tx:68,necessari:[13,23,26,75],need:[2,3,9,10,11,13,18,19,20,21,22,73,77,80],never:75,newer:5,next:[2,21,22,75],nich:22,nist:74,nmfi_en:13,nobmp:19,non:[10,11,12,13,15,19,22,23,30,31,41,46,47,57,62,63,72,74,75,76],none:[20,22,30,46,62,76,79],norepli:19,normal:[3,5,6,7,8,9,10,11,12,13,14,16,19,20,21,22,23,77],notat:19,note:[5,8,13,18,26,27,29,34,42,44,50,59,61,66,76],notif:[2,3,20,21,22,23],notifi:[3,22,40,56,71],notify_resp:[40,56,71],now:[15,19,21,22,73,77],num:5,num_match_iter:13,num_par:5,num_parents32:5,num_resourc:22,num_wait_iter:13,number:[2,3,5,6,8,11,12,13,14,15,16,18,21,22,23,26,38,40,45,54,56,70,71,73,75,79],numpar:5,nvic:[32,48],obtain:[17,19,74,76,79],occup:11,occur:[12,13,18,26,76],ocmc:[20,22,23],oct:19,octet:19,oes_reg_index:26,ofc:21,off:[5,6,13,26],offer:[2,75,77],offici:21,offset:[12,13,26],often:[2,75],oid:19,old:5,older:5,onc:[5,6,18,21,22,26,33,49,65,74,75],one:[0,5,11,13,14,15,18,20,21,22,23,27,42,59,73,74,75,76,77,79],onetim:0,onli:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,26,73,74,75,76,77,79,80],onto:20,open:[19,22,79],oper:[0,2,5,6,10,12,13,15,16,18,19,21,22,23,26,73,74,75,77,80],optim:73,option:[0,2,5,8,11,12,13,18,19,20,22,23,27,41,42,57,59,72,74],order:[2,6,11,12,13,20,21,22,23,26,29,44,61,73,76,79,80],order_id:11,orderid:[11,12],organ:[27,42,59,73,75,77],origin:[5,11,12,21,77],origpar:5,osal:26,ospi_lvl_intr:64,otfa_intr_err_pend:64,otg_lvl:[32,48],otgirq:64,other:[0,2,5,6,8,11,12,13,15,17,18,19,20,22,23,26,73,74,75,76,79,80],otherwis:[2,5,8,12,22],otp:[4,20,58,78,81],otp_config:23,otp_entri:23,out:[6,13,74,76,77,80],outer:19,outfifo_level:64,outgo:[27,42,59],outgroup_level:64,outl_intr:[32,48,64],outp:64,output:[5,8,12,19,22,26,27,42,59,77,80],output_binary_fil:22,outsid:[78,81],over:[2,13,26,73],overal:[6,13,20,22],overhead:13,overlap:[22,29,32,35,37,44,48,51,53,61,64,67,69],overrid:[13,76],overridden:76,overview:[2,79],own:[5,10,11,12,13,20,22,29,30,44,46,61,62,74,75,76,79],owner:[10,11,12,22,26,30,46,62,75,76,79],owner_index:16,owner_permission_bit:16,owner_privid:16,ownership:[13,16,73,79],packet:[12,26],pad:[77,80],page:0,pair:[26,79],parallel:0,paramet:[2,3,5,6,7,13,14,15,16,17,18,19,20,21,22,23,27,28,29,32,35,36,37,42,43,44,48,51,52,53,59,60,61,64,67,68,69,77],paramt:20,parent32:5,parent:[5,26,27,42,59],pars:26,parser:19,part:[11,12,13,19,21,26,29,32,35,36,37,44,48,51,52,53,61,64,67,68,69,73],particular:[27,28,42,43,59,60],partit:[0,26],pass:[5,6,9,11,12,19,20,21,22,23],patch:[3,26],patch_vers:3,path:[5,40,56,71,76],paus:[12,26],payload:[2,18,19,80],pcie0_pend:[32,48],pcie10_pend:[32,48],pcie11_pend:[32,48],pcie12_pend:[32,48],pcie13_pend:[32,48],pcie14_pend:[32,48],pcie1_pend:[32,48],pcie2_pend:[32,48],pcie3_pend:[32,48],pcie4_pend:[32,48],pcie5_pend:[32,48],pcie6_pend:[32,48],pcie7_pend:[32,48],pcie8_pend:[32,48],pcie9_pend:[32,48],pcie_cpts_comp:[32,48,64],pcie_cpts_genf0:[32,48,64],pcie_cpts_hw1_push:[32,48,64],pcie_cpts_hw2_push:[32,48,64],pcie_cpts_pend:[32,48,64],pcie_cpts_sync:[32,48,64],pcie_downstream_puls:64,pcie_error_puls:64,pcie_flr_puls:64,pcie_hot_reset_puls:64,pcie_legacy_puls:64,pcie_link_state_puls:64,pcie_local_level:64,pcie_phy_level:64,pcie_ptm_valid_puls:64,pcie_pwr_state_puls:64,pd_get:26,pd_init:26,pd_inv_dep_data:26,pd_put:26,pd_rstdne_timeout:26,pd_trans_timeout:26,pdma_cpsw0_rx:[36,52],pdma_cpsw0_tx:[36,52],pdma_debug_cc_rx:[36,52],pdma_debug_main_rx:[36,52],pdma_debug_mcu_rx:[36,52],pdma_main0_mcasp0_rx:[36,52],pdma_main0_mcasp0_tx:[36,52],pdma_main0_mcasp1_rx:[36,52],pdma_main0_mcasp1_tx:[36,52],pdma_main0_mcasp2_rx:[36,52],pdma_main0_mcasp2_tx:[36,52],pdma_main1_spi0_rx:[36,52],pdma_main1_spi0_tx:[36,52],pdma_main1_spi1_rx:[36,52],pdma_main1_spi1_tx:[36,52],pdma_main1_spi2_rx:[36,52],pdma_main1_spi2_tx:[36,52],pdma_main1_spi3_rx:[36,52],pdma_main1_spi3_tx:[36,52],pdma_main1_spi4_rx:[36,52],pdma_main1_spi4_tx:[36,52],pdma_main1_usart0_rx:[36,52],pdma_main1_usart0_tx:[36,52],pdma_main1_usart1_rx:[36,52],pdma_main1_usart1_tx:[36,52],pdma_main1_usart2_rx:[36,52],pdma_main1_usart2_tx:[36,52],pdma_mcu0_adc12_rx:[36,52],pdma_mcu0_adc12_tx:[36,52],pdma_mcu1_mcan0_rx:[36,52],pdma_mcu1_mcan0_tx:[36,52],pdma_mcu1_mcan1_rx:[36,52],pdma_mcu1_mcan1_tx:[36,52],pdma_mcu1_spi0_rx:[36,52],pdma_mcu1_spi0_tx:[36,52],pdma_mcu1_spi1_rx:[36,52],pdma_mcu1_spi1_tx:[36,52],pdma_mcu1_spi2_rx:[36,52],pdma_mcu1_spi2_tx:[36,52],pdma_mcu1_usart0_rx:[36,52],pdma_mcu1_usart0_tx:[36,52],peer:26,pend:6,pend_intr:[32,48,64],per0:[33,49,65],per1:[33,49,65],per:[2,11,12,13,20,21,22,23,26,27,42,45,59,74,76],perf_ctrl:12,perf_ctrl_timeout_cnt:12,perform:[2,10,11,12,13,15,16,17,18,19,21,22,23,26,73,74,75,76,77,79],peripher:[0,8,21,22,41,57,72,73],perman:75,permiss:[11,16,23,30,46,62,75,79],permit:[13,20,28,31,34,38,40,41,43,47,50,54,56,57,60,63,66,70,71,72,73],perspect:[27,42,59,76],physic:[2,3,13,17,20,21,22,23,34,50,66,73],pick:19,piec:[3,75],pin:21,pinmux:21,pipelin:13,piyali:22,pka:[0,79],pkh:77,pktdma:[0,2],place:[2,5,10,13,19,20,22,23,77],placement:2,plain:[13,20,22],pleas:[6,13,18,19,20,21,22,23,73,75,76,79,80],pll:[21,58],pllfrac2_ssmod_16fft_main_0:65,pllfrac2_ssmod_16fft_main_13:65,pllfrac2_ssmod_16fft_main_14:65,pllfrac2_ssmod_16fft_main_15:65,pllfrac2_ssmod_16fft_main_16:65,pllfrac2_ssmod_16fft_main_17:65,pllfrac2_ssmod_16fft_main_18:65,pllfrac2_ssmod_16fft_main_19:65,pllfrac2_ssmod_16fft_main_1:65,pllfrac2_ssmod_16fft_main_23:65,pllfrac2_ssmod_16fft_main_25:65,pllfrac2_ssmod_16fft_main_2:65,pllfrac2_ssmod_16fft_main_3:65,pllfrac2_ssmod_16fft_main_4:65,pllfrac2_ssmod_16fft_main_5:65,pllfrac2_ssmod_16fft_main_6:65,pllfrac2_ssmod_16fft_main_7:65,pllfrac2_ssmod_16fft_main_8:65,pllfrac2_ssmod_16fft_mcu_0:65,pllfrac2_ssmod_16fft_mcu_1:65,pllfrac2_ssmod_16fft_mcu_2:65,pllfracf_ssmod_16fft_main_12:65,plu:12,pm_bcfg_hash:19,pm_dev_init:26,pm_init:26,pmboardcfghash:[19,77],pme_gen_lvl:[32,48],pmmc:5,point:[3,18,21,22,26,73],pointer:[5,11,12,20,21,22,23,77],pointrpend:[32,48,64],polic:[2,13],polici:79,poll:[5,18],pool:13,popul:[2,17,21,22,23,74,77,80],por:75,port:[17,18,19,76],portion:[22,23,79],posit:26,possess:74,possibl:[3,5,6,11,13,22,74],post:[22,26],potenti:26,power:[0,3,6,13,20,24,27,28,42,43,59,60,81],powerdomain:26,pr1_edc0_latch0_in:[32,48,64],pr1_edc0_latch1_in:[32,48,64],pr1_edc0_sync0_out:[32,48,64],pr1_edc0_sync1_out:[32,48,64],pr1_edc1_latch0_in:[32,48,64],pr1_edc1_latch1_in:[32,48,64],pr1_edc1_sync0_out:[32,48,64],pr1_edc1_sync1_out:[32,48,64],pr1_host_intr_pend:[32,48,64],pr1_host_intr_req:[32,48,64],pr1_iep0_cap_intr_req:[32,48,64],pr1_iep0_cmp_intr_req:[32,48,64],pr1_iep1_cap_intr_req:[32,48,64],pr1_iep1_cmp_intr_req:[32,48,64],pr1_rx_sof_intr_req:[32,48,64],pr1_slv_intr:[32,48,64],pr1_tx_sof_intr_req:[32,48,64],precaut:20,preclud:22,predefin:[73,75],prefix:2,prepar:2,prepend:2,present:[2,3,5,12,18,23,26,74],preserv:19,presum:20,prevent:[6,13,15,21,22,73,75,76,79],previou:73,previous:13,prf:74,primari:[2,17,18,22,23,73,79],primer:[78,81],print:26,print_freq:5,printf:5,prior:[5,6,8,12,13,26],prioriti:[2,12,20,22,26],priv:[16,26],privat:[77,80],privid:74,priviledg:2,privileg:[2,19,30,46,62,76],privilig:74,probabl:13,proc_access_list:23,proc_access_mast:23,proc_access_secondari:23,proc_id:13,procedur:74,proceess:17,process:[0,2,3,5,6,8,9,11,12,13,16,17,18,20,23,31,38,40,47,54,56,63,70,71,75,80],processor:[0,2,4,8,19,20,22,31,40,47,56,58,63,71],processor_access_list:23,processor_acl_list:23,processor_id:[13,23],produc:74,product:[21,73],profil:20,program:[2,6,8,9,10,11,12,16,19,21,22,26,33,49,65],programm:[11,15,75],programmed_st:[5,6],progress:26,project:22,prompt:19,proper:[2,21],properli:[21,26],protect:[0,21,23,73,74,75,76,77,80],protocol:[2,12],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77],proxi:[0,2,4,5,8,10,12,16,20,23,26,58,76],proxy_cfg:[9,26],proxy_cfg_respons:9,proxy_init:26,proxy_oes_get:26,proxy_oes_set:26,psc:[21,26],psc_inv_data:26,pseudo:[5,74],pseudorandom:74,psi:[0,2,4,12,26,58],psil:[10,79],psil_dru_dst_offset:26,psil_dst_thread:26,psil_init:26,psil_pair:26,psil_read:26,psil_src_thread:26,psil_src_thread_p:26,psil_thread:26,psil_thread_cfg_reg_addr:26,psil_thread_cfg_reg_val_hi:26,psil_thread_cfg_reg_val_lo:26,psil_thread_dis:26,psil_thread_en:26,psil_to:12,psil_to_tout:12,psil_to_tout_cnt:12,psil_unpair:26,psil_writ:26,psinfo:26,psuedo:5,pub_boardcfg_rm_tisci:22,pulsar_0:[30,46,62],pulsar_1:[30,46,62],purpos:[13,19,26,31,47,63,74,75,77,79],put:26,qmode:11,qos:12,queri:[5,15,16,22,75],query_freq_resp:5,question:16,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,20,21,22,23,26],quick:73,quietli:[11,12],quirk:0,r5_0:[31,40,47,56,63],r5_1:[31,40,47,56,63],r5_2:[31,40,47,56],r5_3:[31,40,47,56],r5_cl0_c0:[34,50],r5_cl0_c1:[34,50],r5f:65,r5fss0_core0:[66,71],r5fss0_core1:[66,71],r5fss1_core0:[66,71],r5fss1_core1:[66,71],ra_init:26,ra_inst:22,ram:[3,9,13],random:[19,74,77,80],randomli:74,randomstr:[19,77],rang:[3,5,9,11,12,18,20,26,29,31,32,35,36,37,38,44,47,48,51,52,53,54,61,64,67,68,69,70],range_num:22,range_num_sec:22,range_start:22,range_start_sec:22,rapidli:5,rare:5,rat:13,rat_exp_intr:64,rate:[5,13],rather:5,rational:13,raw:77,rchan_rcfg:12,rchan_rcq:12,rchan_rflow_rng:12,rchan_rpri_ctrl:12,rchan_rst_sch:12,rchan_thrd_id:10,read:[2,3,9,11,12,13,14,18,21,23,26,30,33,40,46,49,56,62,65,71,73,74,76,79],readabl:[3,26,27,42,59],readback:76,readi:[3,13],real:[5,8,10,11,12,22],realli:73,reamin:23,reason:[7,11,13,20,21,22,73,75],reboot:[7,26,74,75],rec_intr_pend:[32,48,64],receipt:[21,23],receiv:[2,3,5,10,20,23,26,29,32,44,48,61,64,74],recept:22,recommend:[20,21,22,73,74],reconfigur:[20,21],record:11,recov:13,recoveri:[7,13,23],reduc:[22,23,77],ref:[8,10,11,12,22],refer:[0,2,5,6,13,20,21,22,23,30,33,46,49,62,65,73,75,76,79,80],reflect:[21,22],refresh:75,regard:[0,2,6,12],regardless:5,region:[0,9,10,11,12,26,75,79],regist:[2,5,8,9,11,12,13,14,15,16,18,19,21,22,26,33,49,65,74,75],regular:[20,22],reject:[12,20,22,29,32,35,37,44,48,51,53,61,64,67,69],rel:5,relat:[12,74,79],relationship:3,releas:[2,6,22,74,79],release_processor:13,relev:[13,19,73],reli:77,relinquish:13,reloc:3,remain:[3,5,18,21,73,76,77],remot:10,remov:20,repeat:[18,73],replac:[11,19],report:[13,22,26],repres:[5,22,26,27,28,31,34,38,40,42,43,47,50,54,56,59,60,63,66,70,71],represent:19,reprogram:76,req:19,req_distinguished_nam:19,request:[3,5,6,7,10,14,15,16,17,20,21,22,23,26,29,32,35,36,37,44,48,51,52,53,61,64,67,68,69,74],request_processor:13,requir:[0,2,5,6,8,11,13,16,17,18,19,20,21,22,23,26,29,32,35,36,37,44,48,51,52,53,61,64,67,68,69,73,74,76,77,79,80],requisit:5,resasg:22,resasg_entri:22,resasg_entries_s:22,resasg_firewall_cfg:26,resasg_fwl_ch:26,resasg_fwl_id:26,resasg_subtype_global_event_sevt:[38,54,70],resasg_subtype_global_event_trigg:[38,54,70],resasg_subtype_ia_vint:[38,54,70],resasg_subtype_ir_output:[38,54,70],resasg_subtype_proxy_proxi:[38,54,70],resasg_subtype_ra_error_o:[38,54,70],resasg_subtype_ra_gp:[38,54,70],resasg_subtype_ra_monitor:[38,54,70],resasg_subtype_ra_udmap_rx:[38,54,70],resasg_subtype_ra_udmap_rx_h:[38,54,70],resasg_subtype_ra_udmap_rx_uh:70,resasg_subtype_ra_udmap_tx:[38,54,70],resasg_subtype_ra_udmap_tx_ext:[38,54,70],resasg_subtype_ra_udmap_tx_h:[38,54,70],resasg_subtype_ra_udmap_tx_uh:70,resasg_subtype_ra_virtid:[38,54,70],resasg_subtype_udmap_global_config:[38,54,70],resasg_subtype_udmap_invalid_flow_o:[38,54,70],resasg_subtype_udmap_rx_chan:[38,54,70],resasg_subtype_udmap_rx_flow_common:[38,54,70],resasg_subtype_udmap_rx_hchan:[38,54,70],resasg_subtype_udmap_rx_uhchan:70,resasg_subtype_udmap_tx_chan:[38,54,70],resasg_subtype_udmap_tx_echan:[38,54,70],resasg_subtype_udmap_tx_hchan:[38,54,70],resasg_subtype_udmap_tx_uhchan:70,resasg_utyp:26,resasg_validate_host:26,resasg_validate_resourc:26,resend:18,resent:18,reserv:[2,3,5,6,11,12,13,19,21,22,26,29,32,35,36,37,44,48,51,52,53,61,64,67,68,69,79],reserved_cfg_entri:23,reset:[2,4,5,6,13,18,19,26,75,80],resetdon:26,resetvec:19,resid:8,resourc:[0,3,6,16,20,24,28,29,30,31,32,35,37,41,43,44,46,47,48,51,53,57,58,60,61,62,64,67,69,72,73,81],resource_get:26,resource_get_range_num:26,resource_get_range_start:26,resource_get_secondary_host:26,resource_get_subtyp:26,resource_get_typ:26,respect:77,respfreq_hz:5,respon:15,respond:[3,5],respons:[0,3,5,6,7,10,13,14,16,17,18,20,21,22,23,26,40,56,71,73,74,75],rest:[2,13,76,77],restor:[5,13],restrict:[12,26,76,79],result:[2,5,8,9,11,12,22,26,74,76],ret:5,retain:74,retent:[5,6,26],retention_get:26,retention_put:26,retriev:[3,6,11,16,22,26],reus:19,rev:22,revers:5,review:18,revis:[22,23,75,77,80],rflow_rf:12,rflow_rfa:12,rflow_rfb:12,rflow_rfc:12,rflow_rfd:12,rflow_rff:12,rflow_rfg:12,rflow_rfh:12,rflowfwstat:12,rflowfwstat_pend:12,rgx:63,right:[5,22],ring:[0,2,4,8,12,20,26,32,48,58,64,76],ring_ba_hi:11,ring_ba_lo:11,ring_ba_lo_hi:26,ring_ba_lo_lo:26,ring_configur:26,ring_control2:11,ring_count_hi:26,ring_count_lo:26,ring_get_cfg:26,ring_mod:26,ring_mon_cfg:[11,26],ring_mon_cfg_respons:11,ring_monitor_mod:26,ring_monitor_queu:26,ring_monitor_sourc:26,ring_oes_get:26,ring_oes_set:26,ring_orderid:[11,26],ring_siz:[11,26],ring_validate_index:26,ring_virtid:26,ringacc:11,ringacc_control:11,ringacc_data0:11,ringacc_data1:11,ringacc_occ_j:11,ringacc_queu:11,rm_bcfg_hash:19,rm_boardcfg:22,rm_core_init:26,rm_init:26,rmboardcfghash:[19,77],role:20,rollback:[0,19,77,80],rom:[17,19,21,33,49,65,77],root:[0,2,17,20,22,75,76,77],round:20,rout:[12,22,26],router:[0,2,8,22],routin:74,row:[45,75],row_idx:15,row_mask:15,row_soft_lock:15,row_val:15,rsa:0,rsdv2:19,rsdv3:19,rsvd1:19,rsvd2:19,rsvd3:19,rsvd:[2,23],rto:[0,2],rule:[19,22],rules_fil:22,run:[0,3,5,18,22,73,74,75,76],runtim:[4,18,22,26,41,57,58,72,80],rwcd:[30,46,62],rwd:[30,46,62],rx_atyp:12,rx_burst_siz:12,rx_chan:[29,44,61],rx_chan_typ:12,rx_desc_typ:12,rx_dest_qnum:12,rx_dest_tag_hi:12,rx_dest_tag_hi_sel:12,rx_dest_tag_lo:12,rx_dest_tag_lo_sel:12,rx_einfo_pres:12,rx_error_handl:12,rx_fdq0_sz0_qnum:12,rx_fdq0_sz1_qnum:12,rx_fdq0_sz2_qnum:12,rx_fdq0_sz3_qnum:12,rx_fdq1_qnum:12,rx_fdq1_sz0_qnum:12,rx_fdq2_qnum:12,rx_fdq2_sz0_qnum:12,rx_fdq3_qnum:12,rx_fdq3_sz0_qnum:12,rx_fetch_siz:12,rx_hchan:[29,44,61],rx_ignore_long:12,rx_ignore_short:12,rx_orderid:12,rx_pause_on_err:12,rx_prioriti:12,rx_ps_locat:12,rx_psinfo_pres:12,rx_qo:12,rx_sched_prior:12,rx_size_thresh0:12,rx_size_thresh1:12,rx_size_thresh2:12,rx_size_thresh_en:12,rx_sop_offset:12,rx_src_tag_hi:12,rx_src_tag_hi_sel:12,rx_src_tag_lo:12,rx_src_tag_lo_sel:12,rx_uhchan:61,rxcq_qnum:12,sa2:2,sa2ul:[14,78,81],sa2ul_dkek_key_len:14,sa2ul_inst:14,sa_ul_pka:[32,48,64],sa_ul_trng:[32,48,64],salt:[19,77],same:[0,2,5,6,11,18,22,23,26,31,47,63,74,75,77],sane:13,satisfi:5,saul0_rx:[36,52],saul0_tx:[36,52],save:11,scalabl:22,scale:20,scaling_factor:20,scaling_profil:20,scan:13,scenario:[0,13],schedul:[12,22,26],scheme:73,sci:[2,15,16,17,20,21,23,26],script:22,sdbg_debug_ctrl:19,sdk:2,search:5,sec:18,sec_bcfg_enc_iv:19,sec_bcfg_enc_r:19,sec_bcfg_hash:19,sec_bcfg_key_derive_index:19,sec_bcfg_key_derive_salt:19,sec_bcfg_ver:19,sec_boot_ctrl:19,sec_debug_core_sel:19,secboardcfghash:[19,77],secboardcfgv:[19,77],second:[13,22],secondari:[8,22,26],secondary_host:[8,22],secproxi:20,secreci:74,secret:[19,21,23],section:[2,11,12,13,19,22,27,29,30,32,35,36,37,42,44,46,48,51,52,53,59,61,62,64,67,68,69,73,74,76,79,80],secur:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,20,21,22,24,28,30,31,43,46,47,58,60,62,63,74,75,76,78,79,81],see:[3,5,6,12,13,14,17,18,19,22,23,26,40,56,71,74,75,76,77],select:[5,11,20,26],selector:[12,26],self:13,send:[2,3,5,11,20,21,22,23,26,76],send_receive_with_timeout:5,sender:2,sensit:[73,79],sent:[2,3,5,20,21,22,23,26,33,49,65,76,77],separ:[0,2,11,13,20,22,23,74,77],seq:2,sequenc:[2,3,5,19,21,22,41,57,72,73],serv:[20,22],servic:[2,22,23,73,79],set:[0,2,3,5,6,7,9,10,11,12,15,18,19,20,21,22,23,26,33,41,49,57,65,72,73,74,75,76,77,79],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:26,set_processor_config:[13,19],set_processor_control:13,set_processor_suspend_readi:13,setup:[5,9,13,75],sever:3,sevt:[32,48,64],sfals:8,sgx544:[31,47],sha2:[0,19,77,80],shall:[13,73],share:[3,6,22,29,44,61,74],shatyp:19,shavalu:19,shift:12,should:[2,5,13,17,18,19,22,26,34,50,66,73],show:[19,22,77],shown:[2,19,22,76,77,80],shutdown:13,side:[14,73,74,75],sign:[17,18,20,21,22,23,78,81],signatur:18,significand:26,silicon:21,similar:[2,13,73,76],similarli:5,simpl:16,simplest:73,simplifi:5,simutan:20,sinc:[2,6,13,20,21,73],singl:[0,22,26,74,75,77],situat:74,size:[3,11,13,14,18,19,20,21,22,23,26,74],size_byt:11,sizeof:[5,20],slave:[2,76],slight:0,slightli:6,slot:[30,46,62],small:5,smaller:75,smpk:19,snapshot:5,snippet:5,snoop:13,soc:[0,2,3,5,6,8,9,10,11,12,13,18,19,20,21,22,23,26,28,29,31,32,33,34,35,36,37,38,39,40,41,43,44,45,47,48,49,50,51,52,53,54,55,56,57,60,61,63,64,65,66,67,68,69,70,71,72,73,75,76,79,81],soc_doc_am6_public_host_desc_host_list:20,soc_events_in:64,soc_events_in_64:71,soc_events_in_65:71,soc_events_in_66:71,soc_events_in_67:71,soc_events_in_68:71,soc_events_in_69:71,soc_events_in_70:71,soc_events_in_71:71,soc_events_in_72:71,soc_events_in_732:71,soc_events_in_733:71,soc_events_in_734:71,soc_events_in_735:71,soc_events_in_73:71,soc_events_out_level:64,soc_phys_addr_t:16,soc_uid:17,soft:75,softwar:[0,3,7,18,20,21,22,73,74,75,76,77,79,80],some:[5,6,8,9,11,12,13,20,28,29,31,32,35,36,37,43,44,47,48,51,52,53,60,61,63,64,67,68,69,76,80],soon:74,sop:26,sort:22,sound:73,sourc:[5,6,8,10,11,12,26,27,42,59,77],space:5,span:[73,76],special:[6,27,42,59],specif:[0,2,3,5,6,12,14,15,17,19,20,21,22,26,29,32,35,36,37,41,44,48,51,52,53,57,61,64,67,68,69,72,73,74,75,76,81],specifi:[8,10,11,12,13,15,16,17,18,19,20,21,22,23,26,27,28,31,42,43,47,59,60,63,75,77],spectrum:5,speed:73,spi:[32,48,64],spi_64:71,spi_65:71,spi_66:71,spi_67:71,spi_68:71,spi_69:71,spi_70:71,spi_71:71,spi_72:71,spi_732:71,spi_733:71,spi_734:71,spi_735:71,spi_73:71,split:13,spread:5,sproxi:[40,56,71],sproxy_priv:[30,46,62],sr1:[76,81],sr2:81,sram:[3,20,22,23],src_id:8,src_index:8,src_thread:10,ss_device_id:26,ssc:5,ssclk_mode_div_clk_mode_valu:13,stabil:0,stabl:13,stack:0,stage:[13,41,57,72,73],stai:6,standalon:[23,75],standard:[0,2,8,9,10,11,12,13,21,22,23,26,76],standbywfil2:13,start:[3,6,10,12,13,15,16,19,21,22,26,30,38,46,54,62,70,73],start_address:16,start_resourc:22,startup:[3,13,16,73],stat_pend:64,state:[0,3,5,6,11,13,21,22,26,73,75],state_on:6,state_retent:6,statu:[3,5,8,9,11,12,26,31,47,63,75,79],status_flags_1:13,status_flags_1_clr_all_wait:13,status_flags_1_clr_any_wait:13,status_flags_1_set_all_wait:13,status_flags_1_set_any_wait:13,steer:[8,22],step:[11,18,21,22,73,77,80],still:[2,5,21,22],stop:13,storag:22,store:[2,5,12,14,21,23,74,75],str:3,stream:0,stricter:79,string:[3,19,26,74,77,80],strongli:[21,73],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23],structur:[13,19,77],strue:8,sub:3,sub_vers:3,subhdr:[20,22,23],subject:8,subordin:[11,12],subsect:[2,76],subsequ:[18,22,23],subset:[12,73],substructur:[21,22],subsystem:[0,2,8,9,10,11,12,26,27,28,42,43,59,60,79],subtyp:[22,26,38,54,70],subvers:26,succe:[5,20],succeed:2,succes:16,success:[2,5,6,10,13,18,19,77,80],successfulli:16,suffic:5,superset:77,superstructur:20,supervisor:[10,11,12,20,23],supervisor_host_id:23,supervisori:23,suppli:[27,42,59,76,77],support:[0,2,5,11,12,13,14,17,18,19,20,21,22,26,75,77,79,80],suppress:[12,26],sure:[8,12,13,21,22,73],suspend:13,swrev:19,swrv:19,symmetr:[0,74],synchron:11,syntax:19,sysfw:[0,13,19,22,73,77,78,81],sysfw_boardcfg_rul:22,sysfw_boardcfg_valid:22,sysfw_boot_seq:19,sysfw_hs_boardcfg:19,sysfw_image_integr:19,sysfw_image_load:19,sysfw_vers:26,system:[0,3,4,5,6,8,10,13,14,16,17,18,21,22,26,29,30,31,32,33,35,36,37,39,44,46,47,48,49,51,52,53,55,61,62,63,64,65,67,68,69,73,74,75,76,79,80,81],sz0:26,sz1:26,sz2:26,sz3:26,tabl:[2,8,11,12,19,20,21,22,27,30,33,42,46,49,59,62,65,77,79],taddr:10,tag:[12,26],take:[0,10,11,20,22,26,29,30,32,35,36,37,44,46,48,51,52,53,61,62,64,67,68,69,73,75,76],taken:[2,21],target:[5,9,17,18,19,26,77,80],target_err:[32,48],target_freq_hz:5,task:[11,20],tchan_tcfg:12,tchan_tcq:12,tchan_tcredit:12,tchan_tfifo_depth:12,tchan_thrd_id:10,tchan_tpri_ctrl:12,tchan_tst_sch:12,tcm_rstbase:13,tcu_cmd_sync_ns_intr:64,tcu_cmd_sync_s_intr:64,tcu_event_q_ns_intr:64,tcu_event_q_s_intr:64,tcu_global_ns_intr:64,tcu_global_s_intr:64,tcu_ras_intr:64,tdtype:12,te_init:13,teardown:[12,26],technic:[6,13,76],technolog:19,term:73,termin:[5,22],test_image_enc_iv:19,test_image_enc_r:19,test_image_key_derive_index:19,test_image_key_derive_salt:19,test_image_length:19,test_image_sha512:19,tester:74,texa:[0,4,19,81],text:[20,22],than:[5,10,11,12,22,73],thei:[2,5,11,12,22,26,75,76,77],them:[26,27,29,42,44,59,61],themselv:13,theorit:18,therefor:[10,11,20,22,75],therm_lvl_gt_th1_intr:64,therm_lvl_gt_th2_intr:64,therm_lvl_lt_th0_intr:64,thi:[0,2,3,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,80],thing:[31,47,63],those:3,though:[23,31,47,63,73],thrd_id:10,thread:[2,22,23,26,79],three:16,threshold:[11,26,40,56,71],through:[2,8,10,11,12,17,18,21,22,23,74,75,76,79],throughout:26,throughput:74,thu:[8,20,22],thumb:13,ti_bcfg_info:19,ti_enc_info:19,ti_load_info:19,tied:[17,75],till:21,time:[6,8,10,11,12,13,15,18,21,22,23,30,46,62,73,74,75],timedout:13,timeout:[12,13,26],timer_pwm:64,tisci:[0,18,19,26,27,28,29,30,32,35,36,37,42,43,44,46,48,51,52,53,59,60,61,62,64,67,68,69,75,76,80],tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,20,21,22,23],tisci_msg_:2,tisci_msg_board_config:[20,22,26,73],tisci_msg_board_config_pm:[20,21,73],tisci_msg_board_config_pm_handl:21,tisci_msg_board_config_pm_req:21,tisci_msg_board_config_pm_resp:21,tisci_msg_board_config_req:20,tisci_msg_board_config_resp:20,tisci_msg_board_config_rm:[22,73],tisci_msg_board_config_rm_handl:22,tisci_msg_board_config_rm_req:22,tisci_msg_board_config_rm_resp:22,tisci_msg_board_config_secur:[23,73,77],tisci_msg_board_config_security_req:23,tisci_msg_board_config_security_resp:23,tisci_msg_boot_notification_req:3,tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[76,79],tisci_msg_data:5,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:16,tisci_msg_fwl_change_owner_info_resp:16,tisci_msg_fwl_get_firewall_region_req:16,tisci_msg_fwl_get_firewall_region_resp:16,tisci_msg_fwl_set_firewall_region_req:16,tisci_msg_fwl_set_firewall_region_resp:16,tisci_msg_get_clock:21,tisci_msg_get_clock_par:21,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:21,tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:21,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:76,tisci_msg_get_num_clock_par:21,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:75,tisci_msg_get_otp_row_lock_status_req:15,tisci_msg_get_otp_row_lock_status_resp:15,tisci_msg_get_soc_uid_req:17,tisci_msg_get_soc_uid_resp:17,tisci_msg_lock_otp_row:75,tisci_msg_lock_otp_row_req:15,tisci_msg_lock_otp_row_resp:15,tisci_msg_open_debug_fwls_req:17,tisci_msg_open_debug_fwls_resp:17,tisci_msg_pm_board_config_pm:21,tisci_msg_proc_auth_boot:80,tisci_msg_proc_auth_boot_req:13,tisci_msg_proc_auth_boot_resp:13,tisci_msg_proc_get_status_req:13,tisci_msg_proc_get_status_resp:13,tisci_msg_proc_handover_req:13,tisci_msg_proc_handover_resp:13,tisci_msg_proc_release_req:13,tisci_msg_proc_release_resp:13,tisci_msg_proc_request_req:13,tisci_msg_proc_request_resp:13,tisci_msg_proc_set_config_req:13,tisci_msg_proc_set_config_resp:13,tisci_msg_proc_set_control_req:13,tisci_msg_proc_set_control_resp:13,tisci_msg_proc_status_wait_req:13,tisci_msg_proc_status_wait_resp:13,tisci_msg_query_freq:[21,33,49,65],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_otp_mmr:75,tisci_msg_read_otp_mmr_req:15,tisci_msg_read_otp_mmr_resp:15,tisci_msg_receiv:26,tisci_msg_rm_board_config_rm:22,tisci_msg_rm_get_resource_rang:22,tisci_msg_rm_get_resource_range_req:22,tisci_msg_rm_get_resource_range_resp:22,tisci_msg_rm_irq_releas:22,tisci_msg_rm_irq_release_req:8,tisci_msg_rm_irq_release_resp:8,tisci_msg_rm_irq_set:22,tisci_msg_rm_irq_set_req:8,tisci_msg_rm_irq_set_resp:8,tisci_msg_rm_proxy_cfg:22,tisci_msg_rm_proxy_cfg_req:9,tisci_msg_rm_proxy_cfg_resp:9,tisci_msg_rm_psil_pair:[22,79],tisci_msg_rm_psil_pair_req:10,tisci_msg_rm_psil_pair_resp:10,tisci_msg_rm_psil_read:22,tisci_msg_rm_psil_read_req:10,tisci_msg_rm_psil_read_resp:10,tisci_msg_rm_psil_unpair:22,tisci_msg_rm_psil_unpair_req:10,tisci_msg_rm_psil_unpair_resp:10,tisci_msg_rm_psil_writ:[22,79],tisci_msg_rm_psil_write_req:10,tisci_msg_rm_psil_write_resp:10,tisci_msg_rm_ring_cfg:22,tisci_msg_rm_ring_cfg_req:11,tisci_msg_rm_ring_cfg_resp:11,tisci_msg_rm_ring_mon_cfg:22,tisci_msg_rm_ring_mon_cfg_req:11,tisci_msg_rm_ring_mon_cfg_resp:11,tisci_msg_rm_udmap_flow_cfg:22,tisci_msg_rm_udmap_flow_cfg_req:12,tisci_msg_rm_udmap_flow_cfg_resp:12,tisci_msg_rm_udmap_flow_deleg:[29,44,61],tisci_msg_rm_udmap_flow_delegate_req:12,tisci_msg_rm_udmap_flow_delegate_resp:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:22,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:12,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:12,tisci_msg_rm_udmap_gcfg_cfg:22,tisci_msg_rm_udmap_gcfg_cfg_req:12,tisci_msg_rm_udmap_gcfg_cfg_resp:12,tisci_msg_rm_udmap_rx_ch_cfg:22,tisci_msg_rm_udmap_rx_ch_cfg_req:12,tisci_msg_rm_udmap_rx_ch_cfg_resp:12,tisci_msg_rm_udmap_tx_ch_cfg:22,tisci_msg_rm_udmap_tx_ch_cfg_req:12,tisci_msg_rm_udmap_tx_ch_cfg_resp:12,tisci_msg_sa2ul_get_dkek:74,tisci_msg_sa2ul_get_dkek_req:14,tisci_msg_sa2ul_get_dkek_resp:14,tisci_msg_sa2ul_release_dkek:74,tisci_msg_sa2ul_release_dkek_req:14,tisci_msg_sa2ul_release_dkek_resp:14,tisci_msg_sa2ul_set_dkek:74,tisci_msg_sa2ul_set_dkek_req:14,tisci_msg_sa2ul_set_dkek_resp:14,tisci_msg_sender_host_id:26,tisci_msg_set_clock:21,tisci_msg_set_clock_par:21,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:21,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:21,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[21,33,49,65],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[76,79],tisci_msg_soft_lock_otp_write_glob:75,tisci_msg_soft_lock_otp_write_global_req:15,tisci_msg_soft_lock_otp_write_global_resp:15,tisci_msg_sys_reset:21,tisci_msg_sys_reset_req:7,tisci_msg_sys_reset_resp:7,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:8,tisci_msg_value_rm_dst_id_valid:8,tisci_msg_value_rm_global_event_valid:8,tisci_msg_value_rm_ia_id_valid:8,tisci_msg_value_rm_mon_data0_val_valid:11,tisci_msg_value_rm_mon_data1_val_valid:11,tisci_msg_value_rm_mon_mode_dis:11,tisci_msg_value_rm_mon_mode_push_pop:11,tisci_msg_value_rm_mon_mode_starv:11,tisci_msg_value_rm_mon_mode_threshold:11,tisci_msg_value_rm_mon_mode_valid:11,tisci_msg_value_rm_mon_mode_watermark:11,tisci_msg_value_rm_mon_queue_valid:11,tisci_msg_value_rm_mon_source_valid:11,tisci_msg_value_rm_mon_src_accum_q_s:11,tisci_msg_value_rm_mon_src_elem_cnt:11,tisci_msg_value_rm_mon_src_head_pkt_s:11,tisci_msg_value_rm_ring_addr_hi_valid:11,tisci_msg_value_rm_ring_addr_lo_valid:11,tisci_msg_value_rm_ring_asel_valid:11,tisci_msg_value_rm_ring_count_valid:11,tisci_msg_value_rm_ring_mode_credenti:11,tisci_msg_value_rm_ring_mode_messag:11,tisci_msg_value_rm_ring_mode_qm:11,tisci_msg_value_rm_ring_mode_r:11,tisci_msg_value_rm_ring_mode_valid:11,tisci_msg_value_rm_ring_order_id_valid:11,tisci_msg_value_rm_ring_size_128b:11,tisci_msg_value_rm_ring_size_16b:11,tisci_msg_value_rm_ring_size_256b:11,tisci_msg_value_rm_ring_size_32b:11,tisci_msg_value_rm_ring_size_4b:11,tisci_msg_value_rm_ring_size_64b:11,tisci_msg_value_rm_ring_size_8b:11,tisci_msg_value_rm_ring_size_valid:11,tisci_msg_value_rm_ring_virtid_valid:11,tisci_msg_value_rm_udmap_ch_atype_intermedi:12,tisci_msg_value_rm_udmap_ch_atype_phi:12,tisci_msg_value_rm_udmap_ch_atype_valid:12,tisci_msg_value_rm_udmap_ch_atype_virtu:12,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_valid:12,tisci_msg_value_rm_udmap_ch_chan_type_valid:12,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:12,tisci_msg_value_rm_udmap_ch_fetch_size_max:12,tisci_msg_value_rm_udmap_ch_fetch_size_valid:12,tisci_msg_value_rm_udmap_ch_order_id_max:12,tisci_msg_value_rm_udmap_ch_order_id_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:12,tisci_msg_value_rm_udmap_ch_pause_on_error_en:12,tisci_msg_value_rm_udmap_ch_priority_max:12,tisci_msg_value_rm_udmap_ch_priority_valid:12,tisci_msg_value_rm_udmap_ch_qos_max:12,tisci_msg_value_rm_udmap_ch_qos_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:12,tisci_msg_value_rm_udmap_ch_sched_prior_high:12,tisci_msg_value_rm_udmap_ch_sched_prior_low:12,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:12,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:12,tisci_msg_value_rm_udmap_ch_sched_priority_valid:12,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:12,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:12,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:12,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:12,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_block_v:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:12,tisci_msg_value_rm_udmap_ch_type_packet:12,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:12,tisci_msg_value_rm_udmap_flow_delegate_clear:12,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:12,tisci_msg_value_rm_udmap_flow_delegate_host_valid:12,tisci_msg_value_rm_udmap_flow_desc_type_valid:12,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:12,tisci_msg_value_rm_udmap_flow_einfo_present_valid:12,tisci_msg_value_rm_udmap_flow_error_handling_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_ps_location_valid:12,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:12,tisci_msg_value_rm_udmap_flow_sop_offset_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:12,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:12,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:12,tisci_msg_value_rm_udmap_rx_ch_packet_except:12,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:12,tisci_msg_value_rm_udmap_rx_flow_desc_host:12,tisci_msg_value_rm_udmap_rx_flow_desc_mono:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:12,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_err_drop:12,tisci_msg_value_rm_udmap_rx_flow_err_retri:12,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:12,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:12,tisci_msg_value_rm_udmap_rx_flow_sop_max:12,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_src_select_non:12,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:12,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:12,tisci_msg_value_rm_unused_secondary_host:22,tisci_msg_value_rm_vint_status_bit_index_valid:8,tisci_msg_value_rm_vint_valid:8,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_otp_row:75,tisci_msg_write_otp_row_req:15,tisci_msg_write_otp_row_resp:15,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todo:77,togeth:12,toler:[5,20],tool:22,top:[13,23],topic:[0,81],total:[11,13,14,22,45,74,79],trace:[0,8,20,76,81],trace_data_vers:26,trace_dst:20,trace_dst_en:20,trace_dst_itm:20,trace_dst_mem:20,trace_dst_uart0:20,trace_src:20,trace_src_bas:20,trace_src_en:20,trace_src_pm:20,trace_src_rm:20,trace_src_sec:20,trace_src_supr:20,trace_src_us:20,track:[2,73],tradit:0,transact:[18,74,76],transfer:[2,12,16,76],transit:[6,26,79],translat:8,transmit:[2,10,26,32,48,64],transmitt:2,travers:76,treatment:12,tree:[21,23],tremend:0,tri:13,tricki:74,trigger:[8,32,48,64],tripl:20,trivial:13,trm:[12,13,16,30,46,62,76,79],trng:79,trust:[0,2,17,18,20,75,77],tune:23,turn:[6,26],tweak:[21,33,49,65],two:[2,13,18,20,22,73,75,76,77],tx_atyp:12,tx_burst_siz:12,tx_chan:[29,44,61],tx_chan_typ:12,tx_credit_count:12,tx_echan:[29,44,61],tx_fetch_siz:12,tx_filt_einfo:12,tx_filt_psword:12,tx_hchan:[29,44,61],tx_orderid:12,tx_pause_on_err:12,tx_prioriti:12,tx_qo:12,tx_sched_prior:12,tx_supr_tdpkt:12,tx_tdtype:12,tx_uhchan:61,txcq_qnum:12,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,20,21,22,23,26,29,36,37,44,52,53,58,61,68,69,73,77],typic:[5,6,7,11,13,31,47,63,73],u16:[2,3,8,9,10,11,12,16,19,20,21,22,23],u32:[2,3,5,6,8,9,10,11,12,13,15,16,17,19,20,21,22,23,26],u64:[5,17,19],uart0:20,uart:[21,26,73],udma:[0,32,48,64,76],udma_ch_atyp:26,udma_ch_burst_s:26,udma_ch_cq_qnum:26,udma_ch_fetch_s:26,udma_ch_orderid:26,udma_ch_pause_on_err:26,udma_ch_prior:26,udma_ch_qo:26,udma_ch_sched_prior:26,udma_ch_thread_id:26,udma_ch_typ:26,udma_flow_desc_typ:26,udma_flow_dest_tag_sel:26,udma_flow_rx_dest_qnum:26,udma_flow_rx_einfo_pres:26,udma_flow_rx_error_handl:26,udma_flow_rx_fdq0_sz0_qnum:26,udma_flow_rx_fdq0_sz1_qnum:26,udma_flow_rx_fdq0_sz2_qnum:26,udma_flow_rx_fdq0_sz3_qnum:26,udma_flow_rx_fdq1_qnum:26,udma_flow_rx_fdq2_qnum:26,udma_flow_rx_fdq3_qnum:26,udma_flow_rx_ps_loc:26,udma_flow_rx_psinfo_pres:26,udma_flow_rx_size_thresh_en:26,udma_flow_rx_sop_offset:26,udma_flow_src_tag_sel:26,udma_rx_ch_flow_id_count:26,udma_rx_ch_flow_id_start:26,udma_rx_ch_ignore_long:26,udma_rx_ch_ignore_short:26,udma_tx_ch_credit_count:26,udma_tx_ch_fdepth:26,udma_tx_ch_filt_einfo:26,udma_tx_ch_filt_psword:26,udma_tx_ch_supr_tdpkt:26,udma_tx_ch_tdtyp:26,udma_utc_ctrl:22,udmap0_cfgstrm_tx:[36,52,68],udmap0_rx:[36,52],udmap0_trstrm_tx:[36,52,68],udmap0_tx:[36,52],udmap:[2,4,8,10,11,22,26],udmap_flow_cfg:26,udmap_flow_get_cfg:26,udmap_flow_sz_cfg:26,udmap_flow_sz_get_cfg:26,udmap_gcfg_cfg:[12,26],udmap_gcfg_cfg_respons:12,udmap_gcfg_get_cfg:26,udmap_init:26,udmap_oes_get:26,udmap_oes_set:26,udmap_rx:[36,37,52,53,69],udmap_rx_ch_cfg:26,udmap_rx_ch_get_cfg:26,udmap_rx_ch_set_thrd_id:26,udmap_rx_h:[37,53,69],udmap_rx_uh:69,udmap_tx:[36,37,52,53,69],udmap_tx_ch_cfg:26,udmap_tx_ch_get_cfg:26,udmap_tx_ch_set_thrd_id:26,udmap_tx_ext:[37,53,69],udmap_tx_h:[37,53,69],udmap_tx_uh:69,ufs_intr:64,uid:19,uid_len_word:17,uint32_t:5,unawar:2,undefin:[22,76],under:[2,21,22,76],underli:[5,75,76],understand:[2,3,23,73],understood:[33,49,65],unifi:0,uniqu:[0,17,18,19,20,21,22,26,30,38,46,54,62,70,74],unit:[0,12,20],unknown:12,unless:5,unlock:[0,17,18,19,21],unmap:[8,26],unown:79,unpair:[26,79],unprivileg:76,unrel:76,unsign:[20,22,77],unsuccess:18,until:[3,13,18,21,22,23,26,74,75,77,80],unus:[5,9,10,16,22,23,26],updat:[21,22,77,79],upfront:73,upon:[22,23,73],upper:[11,19,26],upto:13,url:22,usag:[2,14,16,26,74],usart_irq:[32,48,64],use:[2,3,6,9,10,11,12,13,19,20,22,23,26,29,31,32,35,36,37,41,44,47,48,51,52,53,57,61,63,64,67,68,69,72,73,74,75,76,77,79],use_dkek:74,useabl:[31,47],usecas:[3,5,13,19,20,21,33,49,65,80],used:[0,2,3,5,6,7,8,9,10,11,12,13,16,17,18,19,20,21,22,23,26,27,31,32,35,36,37,41,42,47,48,51,52,53,57,59,63,64,67,68,69,72,73,74,75,77,79,80],useful:26,user:[0,2,5,7,12,13,19,20,21,22,26,27,28,30,33,42,43,46,49,59,60,62,65,73,74],uses:[2,3,8,19,74],using:[0,10,12,13,16,17,18,20,21,22,26,29,44,61,73,74,75,76,77,80],usual:[2,5],utc:26,utc_chan_start:12,util:[0,8,10,26,41,57,72],v3_ca:19,valid:[2,3,5,10,13,19,20,26,29,32,35,36,37,44,48,51,52,53,61,64,67,68,69,73],valid_param:[8,9,10,11,12,26],valid_param_hi:26,valid_param_lo:26,valu:[2,3,5,7,8,9,10,11,12,13,14,15,18,19,20,21,22,23,26,29,32,33,35,36,37,41,44,45,48,49,51,52,53,57,61,64,65,67,68,69,72,74,75,76,79,80],vari:[6,13,22,73,75],variabl:22,variant:19,variat:0,variou:[0,2,5,6,13,18,19,23,26,73,76,77,79,80],vector:[13,19,77,80],veri:[5,13],verifi:[2,10,12,18,19,21,22,77,80],version:[3,5,19,20,22,23,26,77],via:[0,2,3,5,8,9,10,11,12,13,14,17,18,20,22,23,27,28,42,43,59,60,76],video:65,view:[0,5,6],vint:[8,32,48,64],vint_status_bit_index:8,virt:[11,26],virtid:11,virtual:[0,8,22,26,31,47,63],vision:65,voltag:73,wai:[2,19,26,74,77],wait:[18,26],wake:6,wake_arm:26,wake_handl:26,wakeup:[13,26,41,57,72],wakeupss:20,want:7,warm:[7,75],warn:[2,13],well:[2,5,11,18,20,21,22,23,26,77],wfe:13,wfi:13,what:[5,8,10,20,22,33,49,65,73],whatev:2,when:[2,3,5,6,7,8,9,11,12,13,18,19,20,22,23,26,33,49,65,73,74,76,77,80],whenev:22,where:[5,8,9,11,12,18,19,21,22,30,46,62,73,74,79,80],wherev:74,whether:[2,9,11,12,19,22,23],which:[0,2,5,6,8,10,11,12,13,19,20,21,22,23,26,27,31,33,40,42,47,49,56,59,63,65,71,73,74,75,79],who:[11,12,22,23,74],whole:[21,22],whose:[10,22],wide:[5,7,11,21,23,26],wider:73,width:[10,75],wildcard:23,within:[5,6,8,9,10,11,12,13,18,22,23,26,29,32,35,37,44,48,51,53,61,64,67,69],without:2,wkup:21,word:[10,12,17,18,22,26,76],work:[12,22,75],workaround:[0,11],worst:13,would:[5,13,20,21,22,27,42,59,79],wrap:[2,11],writabl:76,write:[2,3,9,11,12,13,18,23,26,30,40,46,56,62,71,74,79],write_host:[23,75],writeback:[20,22],writer:75,written:[10,11,15,18,26,74,75],www:19,x509:[4,13,17,18,77,80],x509_extens:19,xmit_intr_pend:[32,48,64],xyz:[27,42,59],yes:13,yet:[5,8,18,19],you:[2,73],your:[5,6,13],zero:[2,5,8,11,12,13,15,16,18,19,21,22,77,80]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Board Configuration","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","Device Group Primer","Using Derived KEK on HS devices","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","SA2UL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","TISCI User Guide"],titleterms:{"default":[33,49,65],"function":20,"static":22,Are:76,IDs:[26,28,29,31,32,34,35,36,37,41,43,44,47,48,50,51,52,53,57,60,61,63,64,66,67,68,69,72],Used:[5,6],Using:[74,75],a72ss0:59,a72ss0_core0:59,a72ss0_core1:59,aasrc0:59,abi:20,acceler:[11,22,37,53,69],access:[13,23,41,57,72,79],action:26,after:[21,22],aggreg:[32,48,64],all:[73,76],alloc:[40,56,71],am65x:[45,58],am65x_sr2:[29,32,35,36,37,38],am6:[27,28,30,31,33,34,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57],ani:76,api:[3,5,6,7,13,14,15,16,17,20,21,22,23,75],approach:74,arm:13,armv8:13,arrai:23,assign:[22,38,54,70],atl0:59,authent:13,avail:79,background:[16,76],base:[22,30,32,46,48,62,64],baseport:26,between:76,binari:80,board0:[27,42,59],board:[19,20,21,22,23,24,38,54,70,77],boardcfg:20,boardcfg_control:20,boardcfg_dbg_cfg:20,boardcfg_dbg_dst_port:20,boardcfg_dbg_src:20,boardcfg_host_hierarchi:23,boardcfg_msmc:20,boardcfg_pm:21,boardcfg_proc:23,boardcfg_rm:22,boardcfg_rm_host_cfg:22,boardcfg_rm_host_cfg_entri:22,boardcfg_rm_resasg:22,boardcfg_rm_resasg_entri:22,boardcfg_secproxi:20,book:13,boot:[13,19,77,80],buffer:26,c66ss0_core0:59,c66ss0_introuter0:[59,64],c66ss0_pbist0:59,c66ss1_core0:59,c66ss1_introuter0:[59,64],c66ss1_pbist0:59,c6x:13,c71ss0:59,c71ss0_mma:59,c71x_0_pbist_vd:59,c7x:13,cal0:[27,42],calcul:2,can:76,caveat:74,cbass0:[27,42],cbass_debug0:[27,42],cbass_fw0:[27,42],cbass_infra0:[27,42],ccdebugss0:[27,42],central:0,certif:[19,77],chang:16,channel:[12,29,30,44,46,61,62],chapter:[1,4,24,25,58,78],check:2,clock:[2,5,21,27,42,59],cmpevent_intrtr0:[27,32,42,48,59,64],command:18,commun:2,compar:74,comparison:74,compat:5,compil:20,compute_cluster0_cfg_wrap:59,compute_cluster0_clec:59,compute_cluster0_core_cor:59,compute_cluster0_ddr32ss_emif0_ew:59,compute_cluster0_debug_wrap:59,compute_cluster0_dmsc_wrap:59,compute_cluster0_en_msmc_domain:59,compute_cluster0_gic500ss:59,compute_cluster0_pbist_wrap:59,compute_cluster_a53_0:[27,42],compute_cluster_a53_1:[27,42],compute_cluster_a53_2:[27,42],compute_cluster_a53_3:[27,42],compute_cluster_cpac0:[27,42],compute_cluster_cpac1:[27,42],compute_cluster_cpac_pbist0:[27,42],compute_cluster_cpac_pbist1:[27,42],compute_cluster_j7es_tb_vdc_main_0:59,compute_cluster_msmc0:[27,42],compute_cluster_pbist0:[27,42],config:[20,21,22,23],configur:[5,6,9,10,11,12,13,16,19,20,21,22,23,24,26,38,54,70,75,76,77],consol:20,control:[2,5,6,13],core:[21,22,77],cpsw0:59,cpt2_aggr0:[27,42,59],cpt2_aggr1:59,cpt2_aggr2:59,cpt2_probe_vbusm_main_cal0_0:[27,42],cpt2_probe_vbusm_main_dss_2:[27,42],cpt2_probe_vbusm_main_navddrhi_5:[27,42],cpt2_probe_vbusm_main_navddrlo_6:[27,42],cpt2_probe_vbusm_main_navsramhi_3:[27,42],cpt2_probe_vbusm_main_navsramlo_4:[27,42],cpt2_probe_vbusm_mcu_export_slv_0:[27,42],cpt2_probe_vbusm_mcu_fss_s0_2:[27,42],cpt2_probe_vbusm_mcu_fss_s1_3:[27,42],cpt2_probe_vbusm_mcu_sram_slv_1:[27,42],csi_psilss0:59,csi_rx_if0:59,csi_rx_if1:59,csi_tx_if0:59,ctrl_mmr0:[27,42],data:[3,5,6,7,10,18,20,21,22,23,25,26],dcc0:[27,42,59],dcc10:59,dcc11:59,dcc12:59,dcc1:[27,42,59],dcc2:[27,42,59],dcc3:[27,42,59],dcc4:[27,42,59],dcc5:[27,42,59],dcc6:[27,42,59],dcc7:[27,42,59],dcc8:59,dcc9:59,ddr0:59,ddrss0:[27,42],debug:[17,19,20,26,76],debugss0:[27,42],debugss_wrap0:[27,42,59],debugsuspendrtr0:[27,42],decoder0:59,definit:[13,73],deleg:12,deriv:[14,23,74],descript:[8,9,10,11,12,13,14,15,16,17,28,29,30,31,32,34,35,36,37,38,40,41,43,44,46,47,48,50,51,52,53,54,56,57,60,61,62,63,64,66,67,68,69,70,71,72],design:[20,22],destin:[32,36,48,52,64,68],detail:[20,22],develop:77,devgrp:[41,57,72,73],devic:[0,2,6,21,22,27,28,29,32,33,35,36,37,41,42,43,44,48,49,51,52,53,57,59,60,61,64,65,67,68,69,72,73,74,75,77,80],dftss0:[27,42],directli:76,dkek:[14,74],dma:[22,29,44,61],dmpac0_sde_0:59,dmpac_top_main_0:59,dmsc:[21,76],dmsc_wkup_0:59,document:[3,4,5,6,7,19,58],domain:26,dphy_rx0:59,dphy_rx1:59,dphy_tx0:59,dsp:13,dss0:[27,42,59],dss_dsi0:59,dss_edp0:59,dummy_ip_lpsc_debug2dmsc_vd:[27,42],dummy_ip_lpsc_dmsc_vd:[27,42],dummy_ip_lpsc_emif_data_vd:[27,42],dummy_ip_lpsc_main2mcu_vd:[27,42],dummy_ip_lpsc_mcu2main_infra_vd:[27,42],dummy_ip_lpsc_mcu2main_vd:[27,42],dummy_ip_lpsc_mcu2wkup_vd:[27,42],dummy_ip_lpsc_wkup2main_infra_vd:[27,42],dummy_ip_lpsc_wkup2mcu_vd:[27,42],dure:[18,77],ecap0:[27,42,59],ecap1:59,ecap2:59,ecc_aggr0:[27,42],ecc_aggr1:[27,42],ecc_aggr2:[27,42],efuse0:[27,42],ehrpwm0:[27,42,59],ehrpwm1:[27,42,59],ehrpwm2:[27,42,59],ehrpwm3:[27,42,59],ehrpwm4:[27,42,59],ehrpwm5:[27,42,59],elig:2,elm0:[27,42,59],emif_data_0_vd:59,enabl:73,encoder0:59,encrypt:[19,77,80],entiti:2,entri:23,enumer:[20,23,28,31,34,40,41,43,47,50,56,57,60,63,66,71,72],eqep0:[27,42,59],eqep1:[27,42,59],eqep2:[27,42,59],esm0:[27,42,59],event:[32,48,64],exampl:[5,13],extend:[15,23,45,75],extens:19,famili:58,faq:76,field:[9,11,12,19],firewal:[16,17,30,46,62,76],firmwar:[19,20,23,77],flag:[2,13],flow:[12,29,44,61],foreground:76,format:[26,77],foundat:[0,2],frequenc:5,fss_mcu_0:[27,59],further:0,gener:[2,3,4,13],get:[13,14,15,16,17,18,22],gic0:[27,42],global:[12,15,32,48,64],goal:20,gpio0:[27,42,59],gpio1:[27,42,59],gpio2:59,gpio3:59,gpio4:59,gpio5:59,gpio6:59,gpio7:59,gpiomux_intrtr0:[27,32,42,48,59,64],gpmc0:[27,42,59],gpu0:[27,42],gpu0_dft_pbist_0:59,gpu0_gpu_0:59,gpu0_gpucore_0:59,group:[21,22,41,57,72,73],gs80prg_mcu_wrap_wkup_0:[27,42],gs80prg_soc_wrap_wkup_0:[27,42],gtc0:[27,42,59],guid:[78,81],handov:13,hardwar:75,header:[2,20],hierarchi:23,high:22,host:[23,31,47,63,76],how:76,i2c0:[27,42,59],i2c1:[27,42,59],i2c2:[27,42,59],i2c3:[27,42,59],i2c4:59,i2c5:59,i2c6:59,i3c0:59,icemelter_wkup_0:[27,42],identifi:[27,42,59],ids:[30,46,62],imag:[13,19],includ:77,increment:73,index:5,indic:[29,35,37,44,51,53,61,67,69],inform:[16,45,77],init:[21,22],initi:[16,21,22,73],input:[32,48,64],instrument:2,integr:[2,19],interfac:[2,18],interpret:25,interrupt:[22,32,48,64],introduct:[0,1,5,6,8,9,10,11,12,13,17,18,19,21,22,28,29,30,31,32,34,35,36,37,38,39,40,41,43,44,45,46,47,48,50,51,52,53,54,55,56,57,60,61,62,63,64,66,67,68,69,70,71,72,73,79],irq:[8,22],issu:76,j721e:[58,59,60,61,62,63,64,65,66,67,68,69,70,71,72],j7_lascar_gpu_wrap_main_0:59,jtag:18,k3_arm_atb_funnel_3_32_mcu_0:[27,42],k3_c66_corepac_main_0:59,k3_c66_corepac_main_1:59,k3_led_main_0:[27,42],keep:13,kei:74,kek:[14,23,74],keystor:[39,55],know:76,larg:5,layer:26,led0:59,level:22,list:[23,27,30,42,46,59,62],load:19,locat:26,lock:15,macro:[5,6],magic:20,main2mcu_lvl_intrtr0:[27,32,42,48,59,64],main2mcu_pls_intrtr0:[27,32,42,48,59,64],main2wkupmcu_vd:59,main:[41,57,72],main_sec_proxy0:[40,56],manag:[0,2,4,5,8,9,10,11,12,13,21,22,23,26,32,48,64,76],mcan0:59,mcan10:59,mcan11:59,mcan12:59,mcan13:59,mcan1:59,mcan2:59,mcan3:59,mcan4:59,mcan5:59,mcan6:59,mcan7:59,mcan8:59,mcan9:59,mcasp0:[27,42,59],mcasp10:59,mcasp11:59,mcasp1:[27,42,59],mcasp2:[27,42,59],mcasp3:59,mcasp4:59,mcasp5:59,mcasp6:59,mcasp7:59,mcasp8:59,mcasp9:59,mcspi0:[27,42,59],mcspi1:[27,42,59],mcspi2:[27,42,59],mcspi3:[27,42,59],mcspi4:[27,42,59],mcspi5:59,mcspi6:59,mcspi7:59,mcu_adc0:[27,42,59],mcu_adc1:[27,42,59],mcu_armss0:[27,42],mcu_armss0_cpu0:[27,42],mcu_armss0_cpu1:[27,42],mcu_cbass0:[27,42],mcu_cbass_debug0:[27,42],mcu_cbass_fw0:[27,42],mcu_cpsw0:[27,42,59],mcu_cpt2_aggr0:[27,42,59],mcu_ctrl_mmr0:[27,42],mcu_dcc0:[27,42,59],mcu_dcc1:[27,42,59],mcu_dcc2:[27,42,59],mcu_debugss0:[27,42],mcu_ecc_aggr0:[27,42],mcu_ecc_aggr1:[27,42],mcu_efuse0:[27,42],mcu_esm0:[27,42,59],mcu_fss0_fsas_0:[27,42,59],mcu_fss0_hyperbus0:[27,42],mcu_fss0_hyperbus1p0_0:59,mcu_fss0_ospi_0:[27,42,59],mcu_fss0_ospi_1:[27,42,59],mcu_i2c0:[27,42,59],mcu_i2c1:59,mcu_i3c0:59,mcu_i3c1:59,mcu_mcan0:[27,42,59],mcu_mcan1:[27,42,59],mcu_mcspi0:[27,42,59],mcu_mcspi1:[27,42,59],mcu_mcspi2:[27,42,59],mcu_msram0:[27,42],mcu_navss0:[27,42],mcu_navss0_intaggr_0:[59,64],mcu_navss0_intr_aggr_0:[27,32,42,48],mcu_navss0_intr_router_0:[27,32,42,48,59,64],mcu_navss0_mcrc0:[27,42],mcu_navss0_mcrc_0:59,mcu_navss0_modss:59,mcu_navss0_proxy0:[27,42],mcu_navss0_proxy_0:59,mcu_navss0_ringacc0:[27,42],mcu_navss0_ringacc_0:59,mcu_navss0_sec_proxy_0:71,mcu_navss0_udmap0:[27,42],mcu_navss0_udmap_0:59,mcu_navss0_udmass:59,mcu_pbist0:[27,42,59],mcu_pbist1:59,mcu_pdma0:[27,42],mcu_pdma1:[27,42],mcu_pll_mmr0:[27,42],mcu_psram0:[27,42],mcu_r5fss0_core0:59,mcu_r5fss0_core1:59,mcu_rom0:[27,42],mcu_rti0:[27,42,59],mcu_rti1:[27,42,59],mcu_sa2_ul0:59,mcu_sec_mmr0:[27,42],mcu_sec_proxy0:[40,56],mcu_timer0:[27,42,59],mcu_timer1:[27,42,59],mcu_timer2:[27,42,59],mcu_timer3:[27,42,59],mcu_timer4:59,mcu_timer5:59,mcu_timer6:59,mcu_timer7:59,mcu_timer8:59,mcu_timer9:59,mcu_uart0:[27,42,59],mcu_wakeup:[41,57,72],memori:26,messag:[2,3,4,5,6,7,8,9,10,11,12,14,15,16,17,20,21,22,23,77],method:74,mlb0:59,mmcsd0:[27,42,59],mmcsd1:[27,42,59],mmcsd2:59,mmr:15,model:73,monitor:11,msmc:3,multiplex:5,mux:5,mx_efuse_main_chain_main_0:[27,42],mx_efuse_mcu_chain_mcu_0:[27,42],mx_wakeup_reset_sync_wkup_0:[27,42],navss0:[27,42],navss0_cpts0:[27,42],navss0_cpts_0:59,navss0_dti_0:59,navss0_intr_router_0:[27,32,42,48,59,64],navss0_mailbox0_cluster0:[27,42],navss0_mailbox0_cluster10:[27,42],navss0_mailbox0_cluster11:[27,42],navss0_mailbox0_cluster1:[27,42],navss0_mailbox0_cluster2:[27,42],navss0_mailbox0_cluster3:[27,42],navss0_mailbox0_cluster4:[27,42],navss0_mailbox0_cluster5:[27,42],navss0_mailbox0_cluster6:[27,42],navss0_mailbox0_cluster7:[27,42],navss0_mailbox0_cluster8:[27,42],navss0_mailbox0_cluster9:[27,42],navss0_mailbox_0:59,navss0_mailbox_10:59,navss0_mailbox_11:59,navss0_mailbox_1:59,navss0_mailbox_2:59,navss0_mailbox_3:59,navss0_mailbox_4:59,navss0_mailbox_5:59,navss0_mailbox_6:59,navss0_mailbox_7:59,navss0_mailbox_8:59,navss0_mailbox_9:59,navss0_mcrc0:[27,42],navss0_mcrc_0:59,navss0_modss:59,navss0_modss_inta0:[27,32,42,48],navss0_modss_inta1:[27,32,42,48],navss0_modss_intaggr_0:[59,64],navss0_modss_intaggr_1:[59,64],navss0_proxy0:[27,42],navss0_proxy_0:59,navss0_pvu0:[27,42],navss0_pvu1:[27,42],navss0_ringacc0:[27,42],navss0_ringacc_0:59,navss0_sec_proxy_0:71,navss0_spinlock_0:59,navss0_tbu_0:59,navss0_tcu_0:59,navss0_timer_mgr0:[27,42],navss0_timer_mgr1:[27,42],navss0_timermgr_0:59,navss0_timermgr_1:59,navss0_udmap0:[27,42],navss0_udmap_0:59,navss0_udmass:59,navss0_udmass_inta0:[27,32,42,48],navss0_udmass_intaggr_0:[59,64],navss0_virtss:59,navss512l_main_0:59,navss_mcu_j7_mcu_0:59,non:2,note:14,number:20,object:[3,5,6,7],oldi_tx_core_main_0:[27,42],open:[17,18],optim:77,option:26,osal:[21,22],otp:[15,23,45,75],outer:77,output:[32,48,64],outsid:79,overlap:76,overview:26,owner:16,ownership:76,pair:10,paramet:[8,9,10,11,12,45],part:22,path:2,payload:77,pbist0:[27,42,59],pbist10:59,pbist1:[27,42,59],pbist2:59,pbist3:59,pbist4:59,pbist5:59,pbist6:59,pbist7:59,pbist9:59,pcie0:[27,42,59],pcie1:[27,42,59],pcie2:59,pcie3:59,pdma0:[27,42],pdma1:[27,42],pdma_debug0:[27,42],per:[40,56,71],permiss:76,pll:[33,49,65],pll_mmr0:[27,42],pllctrl0:[27,42],popul:19,power:[2,4,5,21,26],pre:22,primer:73,priv:[30,46,62,76],procedu:77,procedur:[11,77],process:22,processor:[13,23,34,50,66],program:[5,74,75,76],programm:76,protocol:18,proxi:[9,22,35,36,40,51,52,56,67,68,71],pru_icssg0:[27,42,59],pru_icssg1:[27,42,59],pru_icssg2:[27,42],psc0:[27,42,59],psi:[10,36,52,68],psil:22,psramecc0:[27,42],pulsar_sl_main_0:59,pulsar_sl_main_1:59,pulsar_sl_mcu_0:59,queri:3,r5fss0_core0:59,r5fss0_core1:59,r5fss0_introuter0:[59,64],r5fss1_core0:59,r5fss1_core1:59,r5fss1_introuter0:[59,64],rang:22,read:[0,10,15,75],receiv:[12,18,21,22],refer:19,region:[16,30,46,62,76],regist:[10,76],relationship:76,releas:[8,13,14],request:[2,9,11,12,13],reserv:23,reset:[7,11],resourc:[2,4,8,9,10,11,12,22,26,38,54,70,76,79],respons:[2,8,9,11,12],revis:[19,20],ring:[11,22,37,53,69],rout:8,router:[32,48,64],row:[15,23],rti0:[27,42,59],rti15:59,rti16:59,rti1:[27,42,59],rti24:59,rti25:59,rti28:59,rti29:59,rti2:[27,42],rti30:59,rti31:59,rti3:[27,42],runtim:[17,39,55],sa2_ul0:[27,42,59],sa2ul:[74,79],same:76,sampl:19,sci:22,secur:[0,2,4,18,19,23,26,40,56,71,77,80],sequenc:13,serdes0:[27,42],serdes1:[27,42],serdes_10g0:59,serdes_16g0:59,serdes_16g1:59,serdes_16g2:59,serdes_16g3:59,set:[8,13,14,16],sign:[77,80],size:[12,39,55],soc:[17,27,42,58,59],soft:15,softwar:19,sourc:[32,36,48,52,64,68],specif:[13,58],specifi:76,sr1:58,sr2:58,statu:[13,15],stm0:[27,42,59],structur:[3,5,6,7,10,20,21,22,23],sub:26,substructur:[20,23],subsystem:[21,22],suppli:74,support:76,sysfw:79,system:[2,7,19,20,23,77],templat:19,texa:2,thi:[5,6],thread:[10,36,40,52,56,68,71],threshold:12,time:[20,77],timeout:18,timer0:[27,42,59],timer10:[27,42,59],timer11:[27,42,59],timer12:59,timer13:59,timer14:59,timer15:59,timer16:59,timer17:59,timer18:59,timer19:59,timer1:[27,42,59],timer2:[27,42,59],timer3:[27,42,59],timer4:[27,42,59],timer5:[27,42,59],timer6:[27,42,59],timer7:[27,42,59],timer8:[27,42,59],timer9:[27,42,59],timesync_intrtr0:[27,32,42,48,59,64],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,20,21,22,23,74,77,81],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:16,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:16,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:15,tisci_msg_get_soc_uid:17,tisci_msg_lock_otp_row:15,tisci_msg_open_debug_fwl:17,tisci_msg_proc_auth_boot:13,tisci_msg_proc_get_statu:13,tisci_msg_proc_handov:13,tisci_msg_proc_releas:13,tisci_msg_proc_request:13,tisci_msg_proc_set_config:13,tisci_msg_proc_set_control:13,tisci_msg_proc_wait_statu:13,tisci_msg_query_freq:5,tisci_msg_query_msmc:3,tisci_msg_read_otp_mmr:15,tisci_msg_rm_irq_releas:8,tisci_msg_rm_irq_set:8,tisci_msg_rm_proxy_cfg:9,tisci_msg_rm_psil_pair:10,tisci_msg_rm_psil_read:10,tisci_msg_rm_psil_unpair:10,tisci_msg_rm_psil_writ:10,tisci_msg_rm_ring_cfg:11,tisci_msg_rm_ring_mon_cfg:11,tisci_msg_rm_udmap_flow_cfg:12,tisci_msg_rm_udmap_flow_deleg:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:12,tisci_msg_rm_udmap_gcfg_cfg:12,tisci_msg_rm_udmap_rx_ch_cfg:12,tisci_msg_rm_udmap_tx_ch_cfg:12,tisci_msg_sa2ul_get_dkek:14,tisci_msg_sa2ul_release_dkek:14,tisci_msg_sa2ul_set_dkek:14,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:16,tisci_msg_soft_lock_otp_write_glob:15,tisci_msg_sys_reset:7,tisci_msg_vers:3,tisci_msg_write_otp_row:15,topic:78,trace:[25,26],transfer:18,transmit:[12,18],transport:2,two:74,type:[38,54,70],uart0:[27,42,59],uart1:[27,42,59],uart2:[27,42,59],uart3:59,uart4:59,uart5:59,uart6:59,uart7:59,uart8:59,uart9:59,udmap:12,ufs0:59,uid:[17,18],unencrypt:80,unpair:10,usag:[3,5,6,7,8,9,10,11,12,13,15,20,21,22,23,73],usb0:59,usb1:59,usb3ss0:[27,42],usb3ss1:[27,42],user:[76,78,81],valid:[8,9,11,12,21,22],valu:73,vdc_data_vbusm_32b_ref_mcu2wkup:[27,42],vdc_data_vbusm_32b_ref_wkup2mcu:[27,42],vdc_data_vbusm_64b_ref_main2mcu:[27,42],vdc_data_vbusm_64b_ref_mcu2main:[27,42],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[27,42],vdc_infra_vbusp_32b_ref_mcu2main_infra:[27,42],vdc_infra_vbusp_32b_ref_wkup2main_infra:[27,42],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[27,42],vdc_nav_psil_128b_ref_main2mcu:[27,42],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[27,42],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[27,42],via:74,virtual:[32,48,64],vpac_top_main_0:59,vpfe0:59,wait:13,what:76,which:76,wise:[27,42,59],without:5,wkup_cbass0:[27,42],wkup_cbass_fw0:[27,42],wkup_ctrl_mmr0:[27,42],wkup_ddpa0:59,wkup_dmsc0:[27,42],wkup_dmsc0_cortex_m3_0:[27,42],wkup_ecc_aggr0:[27,42],wkup_esm0:[27,42,59],wkup_gpio0:[27,42,59],wkup_gpio1:59,wkup_gpiomux_intrtr0:[27,32,42,48,59,64],wkup_i2c0:[27,42,59],wkup_pllctrl0:[27,42],wkup_porz_sync0:59,wkup_psc0:[27,42,59],wkup_uart0:[27,42,59],wkup_vtm0:[27,42,59],wkupmcu2main_vd:59,write:[10,15,75,76],x509:19}})