
clock_7seg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c58  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08003d64  08003d64  00013d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e40  08003e40  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08003e40  08003e40  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003e40  08003e40  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e40  08003e40  00013e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e44  08003e44  00013e44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08003e48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  20000090  08003ed8  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  08003ed8  000201c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cead  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000203b  00000000  00000000  0002cf66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d40  00000000  00000000  0002efa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c48  00000000  00000000  0002fce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000183ab  00000000  00000000  00030930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d949  00000000  00000000  00048cdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ca9b  00000000  00000000  00056624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e30bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b00  00000000  00000000  000e3114  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	08003d4c 	.word	0x08003d4c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	08003d4c 	.word	0x08003d4c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//Прерывание от TMR1
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM1) //проверяем какой таймер вызвал колбек
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	4a40      	ldr	r2, [pc, #256]	; (800026c <HAL_TIM_PeriodElapsedCallback+0x110>)
 800016a:	4293      	cmp	r3, r2
 800016c:	d178      	bne.n	8000260 <HAL_TIM_PeriodElapsedCallback+0x104>
   {
//прерываемя каждую 0,5 мсек.
//	  rtc_get();
	 count++;
 800016e:	4b40      	ldr	r3, [pc, #256]	; (8000270 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	3301      	adds	r3, #1
 8000174:	4a3e      	ldr	r2, [pc, #248]	; (8000270 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000176:	6013      	str	r3, [r2, #0]
//Вывод цифры на индикатор
	  GPIOB->ODR &= 0b0000111111111111;		//гасим все разряды
 8000178:	4b3e      	ldr	r3, [pc, #248]	; (8000274 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800017a:	68db      	ldr	r3, [r3, #12]
 800017c:	4a3d      	ldr	r2, [pc, #244]	; (8000274 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800017e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000182:	60d3      	str	r3, [r2, #12]
//	  GPIOB->ODR |= 0b0100111111111111;
	  GPIOB->ODR |= num_ind[c_num];			//
 8000184:	4b3c      	ldr	r3, [pc, #240]	; (8000278 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000186:	681b      	ldr	r3, [r3, #0]
 8000188:	4a3c      	ldr	r2, [pc, #240]	; (800027c <HAL_TIM_PeriodElapsedCallback+0x120>)
 800018a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800018e:	4b39      	ldr	r3, [pc, #228]	; (8000274 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000190:	68db      	ldr	r3, [r3, #12]
 8000192:	4611      	mov	r1, r2
 8000194:	4a37      	ldr	r2, [pc, #220]	; (8000274 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000196:	430b      	orrs	r3, r1
 8000198:	60d3      	str	r3, [r2, #12]

	  GPIOA->ODR &= 0b1111111110000000;		//сбрасываем младшие 7 бит А в 0
 800019a:	4b39      	ldr	r3, [pc, #228]	; (8000280 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800019c:	68da      	ldr	r2, [r3, #12]
 800019e:	4938      	ldr	r1, [pc, #224]	; (8000280 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80001a0:	f64f 7380 	movw	r3, #65408	; 0xff80
 80001a4:	4013      	ands	r3, r2
 80001a6:	60cb      	str	r3, [r1, #12]
	  GPIOA->ODR |= sgm_out[c_num];			//устанавливаем значения сегментов
 80001a8:	4b33      	ldr	r3, [pc, #204]	; (8000278 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a35      	ldr	r2, [pc, #212]	; (8000284 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80001ae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b2:	4b33      	ldr	r3, [pc, #204]	; (8000280 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80001b4:	68db      	ldr	r3, [r3, #12]
 80001b6:	4611      	mov	r1, r2
 80001b8:	4a31      	ldr	r2, [pc, #196]	; (8000280 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80001ba:	430b      	orrs	r3, r1
 80001bc:	60d3      	str	r3, [r2, #12]
	  c_num++;
 80001be:	4b2e      	ldr	r3, [pc, #184]	; (8000278 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	3301      	adds	r3, #1
 80001c4:	4a2c      	ldr	r2, [pc, #176]	; (8000278 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80001c6:	6013      	str	r3, [r2, #0]
	  if(c_num==4)
 80001c8:	4b2b      	ldr	r3, [pc, #172]	; (8000278 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80001ca:	681b      	ldr	r3, [r3, #0]
 80001cc:	2b04      	cmp	r3, #4
 80001ce:	d102      	bne.n	80001d6 <HAL_TIM_PeriodElapsedCallback+0x7a>
	  {
		  c_num=0;
 80001d0:	4b29      	ldr	r3, [pc, #164]	; (8000278 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
	  }
	  c_key_dr++;
 80001d6:	4b2c      	ldr	r3, [pc, #176]	; (8000288 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	3301      	adds	r3, #1
 80001dc:	4a2a      	ldr	r2, [pc, #168]	; (8000288 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80001de:	6013      	str	r3, [r2, #0]
	  if(c_key_dr>=50)						//опрос кнопок с защитой от дребезга (значение 50 = 25 мсек)
 80001e0:	4b29      	ldr	r3, [pc, #164]	; (8000288 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	2b31      	cmp	r3, #49	; 0x31
 80001e6:	dd3b      	ble.n	8000260 <HAL_TIM_PeriodElapsedCallback+0x104>
	  {
		  keyscan=GPIOB->IDR;
 80001e8:	4b22      	ldr	r3, [pc, #136]	; (8000274 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80001ea:	689b      	ldr	r3, [r3, #8]
 80001ec:	461a      	mov	r2, r3
 80001ee:	4b27      	ldr	r3, [pc, #156]	; (800028c <HAL_TIM_PeriodElapsedCallback+0x130>)
 80001f0:	601a      	str	r2, [r3, #0]
		  	  if((keyscan & 1) == 0)
 80001f2:	4b26      	ldr	r3, [pc, #152]	; (800028c <HAL_TIM_PeriodElapsedCallback+0x130>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	f003 0301 	and.w	r3, r3, #1
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d103      	bne.n	8000206 <HAL_TIM_PeriodElapsedCallback+0xaa>
		  	  {
		  		key[0]=1;
 80001fe:	4b24      	ldr	r3, [pc, #144]	; (8000290 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8000200:	2201      	movs	r2, #1
 8000202:	601a      	str	r2, [r3, #0]
 8000204:	e002      	b.n	800020c <HAL_TIM_PeriodElapsedCallback+0xb0>
		  	  }
		  	  else
		  	  {
		  		key[0]=0;
 8000206:	4b22      	ldr	r3, [pc, #136]	; (8000290 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8000208:	2200      	movs	r2, #0
 800020a:	601a      	str	r2, [r3, #0]
		  	  }
		  	  if((keyscan & 2) == 0)
 800020c:	4b1f      	ldr	r3, [pc, #124]	; (800028c <HAL_TIM_PeriodElapsedCallback+0x130>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	f003 0302 	and.w	r3, r3, #2
 8000214:	2b00      	cmp	r3, #0
 8000216:	d103      	bne.n	8000220 <HAL_TIM_PeriodElapsedCallback+0xc4>
		  	  {
		  		key[1]=1;
 8000218:	4b1d      	ldr	r3, [pc, #116]	; (8000290 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800021a:	2201      	movs	r2, #1
 800021c:	605a      	str	r2, [r3, #4]
 800021e:	e002      	b.n	8000226 <HAL_TIM_PeriodElapsedCallback+0xca>
		  	  }
		  	  else
		  	  {
		  		key[1]=0;
 8000220:	4b1b      	ldr	r3, [pc, #108]	; (8000290 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8000222:	2200      	movs	r2, #0
 8000224:	605a      	str	r2, [r3, #4]
		  	  }
		  	  if((keyscan & 1024) == 0)
 8000226:	4b19      	ldr	r3, [pc, #100]	; (800028c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800022e:	2b00      	cmp	r3, #0
 8000230:	d103      	bne.n	800023a <HAL_TIM_PeriodElapsedCallback+0xde>
		  	  {
		  		key[2]=1;
 8000232:	4b17      	ldr	r3, [pc, #92]	; (8000290 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8000234:	2201      	movs	r2, #1
 8000236:	609a      	str	r2, [r3, #8]
 8000238:	e002      	b.n	8000240 <HAL_TIM_PeriodElapsedCallback+0xe4>
		  	  }
		  	  else
		  	  {
		  		key[2]=0;
 800023a:	4b15      	ldr	r3, [pc, #84]	; (8000290 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800023c:	2200      	movs	r2, #0
 800023e:	609a      	str	r2, [r3, #8]
		  	  }
		  	  if((keyscan & 2048) == 0)
 8000240:	4b12      	ldr	r3, [pc, #72]	; (800028c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000248:	2b00      	cmp	r3, #0
 800024a:	d103      	bne.n	8000254 <HAL_TIM_PeriodElapsedCallback+0xf8>
		  	  {
		  		key[3]=1;
 800024c:	4b10      	ldr	r3, [pc, #64]	; (8000290 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800024e:	2201      	movs	r2, #1
 8000250:	60da      	str	r2, [r3, #12]
 8000252:	e002      	b.n	800025a <HAL_TIM_PeriodElapsedCallback+0xfe>
		  	  }
		  	  else
		  	  {
		  		key[3]=0;
 8000254:	4b0e      	ldr	r3, [pc, #56]	; (8000290 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8000256:	2200      	movs	r2, #0
 8000258:	60da      	str	r2, [r3, #12]
		  	  }
		c_key_dr=0;
 800025a:	4b0b      	ldr	r3, [pc, #44]	; (8000288 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800025c:	2200      	movs	r2, #0
 800025e:	601a      	str	r2, [r3, #0]
	  }

   }
}
 8000260:	bf00      	nop
 8000262:	370c      	adds	r7, #12
 8000264:	46bd      	mov	sp, r7
 8000266:	bc80      	pop	{r7}
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop
 800026c:	40012c00 	.word	0x40012c00
 8000270:	200000b4 	.word	0x200000b4
 8000274:	40010c00 	.word	0x40010c00
 8000278:	200000b8 	.word	0x200000b8
 800027c:	20000000 	.word	0x20000000
 8000280:	40010800 	.word	0x40010800
 8000284:	200000fc 	.word	0x200000fc
 8000288:	200000bc 	.word	0x200000bc
 800028c:	200000c0 	.word	0x200000c0
 8000290:	200000c4 	.word	0x200000c4

08000294 <rtc_get>:
//
//Вход: null
//Выход:
// переменные int Minutes_H, Minutes_L, Hours_H Hours_L с единицами/десятками часов и минут
void rtc_get(void)
{
 8000294:	b590      	push	{r4, r7, lr}
 8000296:	b095      	sub	sp, #84	; 0x54
 8000298:	af04      	add	r7, sp, #16
	///////////////////////////////////////////////////////////
	//Получаем значение времени из RTC
		  	  	  	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); // RTC_FORMAT_BIN , RTC_FORMAT_BCD
 800029a:	2200      	movs	r2, #0
 800029c:	493c      	ldr	r1, [pc, #240]	; (8000390 <rtc_get+0xfc>)
 800029e:	483d      	ldr	r0, [pc, #244]	; (8000394 <rtc_get+0x100>)
 80002a0:	f001 ff54 	bl	800214c <HAL_RTC_GetTime>
	///////////////////////////////////////////////////////////
	///////////////////////////////////////////////////////////
	//Преобразуем значение времени в BCD формат
		            Minutes_H=sTime.Minutes/10;
 80002a4:	4b3a      	ldr	r3, [pc, #232]	; (8000390 <rtc_get+0xfc>)
 80002a6:	785b      	ldrb	r3, [r3, #1]
 80002a8:	4a3b      	ldr	r2, [pc, #236]	; (8000398 <rtc_get+0x104>)
 80002aa:	fba2 2303 	umull	r2, r3, r2, r3
 80002ae:	08db      	lsrs	r3, r3, #3
 80002b0:	b2db      	uxtb	r3, r3
 80002b2:	461a      	mov	r2, r3
 80002b4:	4b39      	ldr	r3, [pc, #228]	; (800039c <rtc_get+0x108>)
 80002b6:	601a      	str	r2, [r3, #0]
		            Minutes_L=sTime.Minutes-(Minutes_H*10);
 80002b8:	4b35      	ldr	r3, [pc, #212]	; (8000390 <rtc_get+0xfc>)
 80002ba:	785b      	ldrb	r3, [r3, #1]
 80002bc:	4619      	mov	r1, r3
 80002be:	4b37      	ldr	r3, [pc, #220]	; (800039c <rtc_get+0x108>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	f06f 0209 	mvn.w	r2, #9
 80002c6:	fb02 f303 	mul.w	r3, r2, r3
 80002ca:	440b      	add	r3, r1
 80002cc:	4a34      	ldr	r2, [pc, #208]	; (80003a0 <rtc_get+0x10c>)
 80002ce:	6013      	str	r3, [r2, #0]
		            Hours_H=sTime.Hours/10;
 80002d0:	4b2f      	ldr	r3, [pc, #188]	; (8000390 <rtc_get+0xfc>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	4a30      	ldr	r2, [pc, #192]	; (8000398 <rtc_get+0x104>)
 80002d6:	fba2 2303 	umull	r2, r3, r2, r3
 80002da:	08db      	lsrs	r3, r3, #3
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	461a      	mov	r2, r3
 80002e0:	4b30      	ldr	r3, [pc, #192]	; (80003a4 <rtc_get+0x110>)
 80002e2:	601a      	str	r2, [r3, #0]
		            Hours_L=sTime.Hours-(Hours_H*10);
 80002e4:	4b2a      	ldr	r3, [pc, #168]	; (8000390 <rtc_get+0xfc>)
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	4619      	mov	r1, r3
 80002ea:	4b2e      	ldr	r3, [pc, #184]	; (80003a4 <rtc_get+0x110>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	f06f 0209 	mvn.w	r2, #9
 80002f2:	fb02 f303 	mul.w	r3, r2, r3
 80002f6:	440b      	add	r3, r1
 80002f8:	4a2b      	ldr	r2, [pc, #172]	; (80003a8 <rtc_get+0x114>)
 80002fa:	6013      	str	r3, [r2, #0]
	///////////////////////////////////////////////////////////
	///////////////////////////////////////////////////////////
	//Считываем значение даты (нужно для нормальной работы HAL_RTC)
		            HAL_RTC_GetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN);
 80002fc:	2200      	movs	r2, #0
 80002fe:	492b      	ldr	r1, [pc, #172]	; (80003ac <rtc_get+0x118>)
 8000300:	4824      	ldr	r0, [pc, #144]	; (8000394 <rtc_get+0x100>)
 8000302:	f001 fffb 	bl	80022fc <HAL_RTC_GetDate>
	///////////////////////////////////////////////////////////
#ifdef debug_0
	//4 DEBUG
		            char trans_str[64] = {0,};
 8000306:	2300      	movs	r3, #0
 8000308:	603b      	str	r3, [r7, #0]
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	223c      	movs	r2, #60	; 0x3c
 800030e:	2100      	movs	r1, #0
 8000310:	4618      	mov	r0, r3
 8000312:	f003 f8c5 	bl	80034a0 <memset>
	//END 4 DEBUG
	//4 DEBUG
	//Выводим значение часов, минут и секунд в UART1
		            snprintf(trans_str, 63, "Time %d:%d:%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000316:	4b1e      	ldr	r3, [pc, #120]	; (8000390 <rtc_get+0xfc>)
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	4619      	mov	r1, r3
 800031c:	4b1c      	ldr	r3, [pc, #112]	; (8000390 <rtc_get+0xfc>)
 800031e:	785b      	ldrb	r3, [r3, #1]
 8000320:	461a      	mov	r2, r3
 8000322:	4b1b      	ldr	r3, [pc, #108]	; (8000390 <rtc_get+0xfc>)
 8000324:	789b      	ldrb	r3, [r3, #2]
 8000326:	4638      	mov	r0, r7
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	9200      	str	r2, [sp, #0]
 800032c:	460b      	mov	r3, r1
 800032e:	4a20      	ldr	r2, [pc, #128]	; (80003b0 <rtc_get+0x11c>)
 8000330:	213f      	movs	r1, #63	; 0x3f
 8000332:	f003 f8bd 	bl	80034b0 <sniprintf>
		            HAL_UART_Transmit(&huart1, (uint8_t*)trans_str, strlen(trans_str), 1000);
 8000336:	463b      	mov	r3, r7
 8000338:	4618      	mov	r0, r3
 800033a:	f7ff ff07 	bl	800014c <strlen>
 800033e:	4603      	mov	r3, r0
 8000340:	b29a      	uxth	r2, r3
 8000342:	4639      	mov	r1, r7
 8000344:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000348:	481a      	ldr	r0, [pc, #104]	; (80003b4 <rtc_get+0x120>)
 800034a:	f002 ff14 	bl	8003176 <HAL_UART_Transmit>
	//END 4 DEBUG
	//4 DEBUG
	//Выводим BCD значения времени в UART1
		            snprintf(trans_str, 63, "H_H %d H_L %d M_H %d M_L %d\n", Hours_H, Hours_L, Minutes_H,  Minutes_L);
 800034e:	4b15      	ldr	r3, [pc, #84]	; (80003a4 <rtc_get+0x110>)
 8000350:	681c      	ldr	r4, [r3, #0]
 8000352:	4b15      	ldr	r3, [pc, #84]	; (80003a8 <rtc_get+0x114>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a11      	ldr	r2, [pc, #68]	; (800039c <rtc_get+0x108>)
 8000358:	6812      	ldr	r2, [r2, #0]
 800035a:	4911      	ldr	r1, [pc, #68]	; (80003a0 <rtc_get+0x10c>)
 800035c:	6809      	ldr	r1, [r1, #0]
 800035e:	4638      	mov	r0, r7
 8000360:	9102      	str	r1, [sp, #8]
 8000362:	9201      	str	r2, [sp, #4]
 8000364:	9300      	str	r3, [sp, #0]
 8000366:	4623      	mov	r3, r4
 8000368:	4a13      	ldr	r2, [pc, #76]	; (80003b8 <rtc_get+0x124>)
 800036a:	213f      	movs	r1, #63	; 0x3f
 800036c:	f003 f8a0 	bl	80034b0 <sniprintf>
		            HAL_UART_Transmit(&huart1, (uint8_t*)trans_str, strlen(trans_str), 1000);
 8000370:	463b      	mov	r3, r7
 8000372:	4618      	mov	r0, r3
 8000374:	f7ff feea 	bl	800014c <strlen>
 8000378:	4603      	mov	r3, r0
 800037a:	b29a      	uxth	r2, r3
 800037c:	4639      	mov	r1, r7
 800037e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000382:	480c      	ldr	r0, [pc, #48]	; (80003b4 <rtc_get+0x120>)
 8000384:	f002 fef7 	bl	8003176 <HAL_UART_Transmit>
	//4 DEBUG
	//	            snprintf(trans_str, 63, "Date %d-%d-20%d\n", DateToUpdate.Date, DateToUpdate.Month, DateToUpdate.Year);
	//	            HAL_UART_Transmit(&huart1, (uint8_t*)trans_str, strlen(trans_str), 1000);
	//END 4 DEBUG
#endif
}
 8000388:	bf00      	nop
 800038a:	3744      	adds	r7, #68	; 0x44
 800038c:	46bd      	mov	sp, r7
 800038e:	bd90      	pop	{r4, r7, pc}
 8000390:	200000ac 	.word	0x200000ac
 8000394:	20000158 	.word	0x20000158
 8000398:	cccccccd 	.word	0xcccccccd
 800039c:	200000f8 	.word	0x200000f8
 80003a0:	200000f4 	.word	0x200000f4
 80003a4:	200000f0 	.word	0x200000f0
 80003a8:	200000ec 	.word	0x200000ec
 80003ac:	200000b0 	.word	0x200000b0
 80003b0:	08003d64 	.word	0x08003d64
 80003b4:	20000118 	.word	0x20000118
 80003b8:	08003d74 	.word	0x08003d74

080003bc <bcd27seg>:
//
//Вход: BCD цифра
//Выход 7 сегментны йкод цифры
//
uint8_t	bcd27seg (uint8_t bcd)
{
 80003bc:	b480      	push	{r7}
 80003be:	b083      	sub	sp, #12
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	4603      	mov	r3, r0
 80003c4:	71fb      	strb	r3, [r7, #7]
			0b00000111,			//7
			0b01111111,			//8
			0b01101111,			//9
			0b00000000			//ZERRO
	};
	return (sgm_m[bcd]);
 80003c6:	79fb      	ldrb	r3, [r7, #7]
 80003c8:	4a03      	ldr	r2, [pc, #12]	; (80003d8 <bcd27seg+0x1c>)
 80003ca:	5cd3      	ldrb	r3, [r2, r3]
}
 80003cc:	4618      	mov	r0, r3
 80003ce:	370c      	adds	r7, #12
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bc80      	pop	{r7}
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	20000010 	.word	0x20000010

080003dc <dindon>:
//
//
//процедура вывода сигнала каждый час
	void dindon(void)
	{
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
		static int Hours_temp=5;
		if(sTime.Hours != Hours_temp)
 80003e0:	4b0c      	ldr	r3, [pc, #48]	; (8000414 <dindon+0x38>)
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	461a      	mov	r2, r3
 80003e6:	4b0c      	ldr	r3, [pc, #48]	; (8000418 <dindon+0x3c>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d00a      	beq.n	8000404 <dindon+0x28>
		{
			Hours_temp=sTime.Hours;
 80003ee:	4b09      	ldr	r3, [pc, #36]	; (8000414 <dindon+0x38>)
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	461a      	mov	r2, r3
 80003f4:	4b08      	ldr	r3, [pc, #32]	; (8000418 <dindon+0x3c>)
 80003f6:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(DINDON_GPIO_Port,DINDON_Pin,GPIO_PIN_SET);
 80003f8:	2201      	movs	r2, #1
 80003fa:	2180      	movs	r1, #128	; 0x80
 80003fc:	4807      	ldr	r0, [pc, #28]	; (800041c <dindon+0x40>)
 80003fe:	f000 ffa5 	bl	800134c <HAL_GPIO_WritePin>
		else
		{
			HAL_GPIO_WritePin(DINDON_GPIO_Port,DINDON_Pin,GPIO_PIN_RESET);
		}

	}
 8000402:	e004      	b.n	800040e <dindon+0x32>
			HAL_GPIO_WritePin(DINDON_GPIO_Port,DINDON_Pin,GPIO_PIN_RESET);
 8000404:	2200      	movs	r2, #0
 8000406:	2180      	movs	r1, #128	; 0x80
 8000408:	4804      	ldr	r0, [pc, #16]	; (800041c <dindon+0x40>)
 800040a:	f000 ff9f 	bl	800134c <HAL_GPIO_WritePin>
	}
 800040e:	bf00      	nop
 8000410:	bd80      	pop	{r7, pc}
 8000412:	bf00      	nop
 8000414:	200000ac 	.word	0x200000ac
 8000418:	2000001c 	.word	0x2000001c
 800041c:	40010800 	.word	0x40010800

08000420 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000420:	b5b0      	push	{r4, r5, r7, lr}
 8000422:	b098      	sub	sp, #96	; 0x60
 8000424:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000426:	f000 fc9d 	bl	8000d64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800042a:	f000 f999 	bl	8000760 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800042e:	f000 faa3 	bl	8000978 <MX_GPIO_Init>
  MX_RTC_Init();
 8000432:	f000 f9f3 	bl	800081c <MX_RTC_Init>
  MX_USART1_UART_Init();
 8000436:	f000 fa75 	bl	8000924 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800043a:	f000 fa23 	bl	8000884 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1); // передаём в функцию указатель на структуру TIM1
 800043e:	489c      	ldr	r0, [pc, #624]	; (80006b0 <main+0x290>)
 8000440:	f002 faa2 	bl	8002988 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  c_mde=0;
 8000444:	4b9b      	ldr	r3, [pc, #620]	; (80006b4 <main+0x294>)
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
//
//КНОПКИ
//
//нажатие на KEY1 (установка режимов)
//
	  if((key[0]==1) && (key_f[0]==0))
 800044a:	4b9b      	ldr	r3, [pc, #620]	; (80006b8 <main+0x298>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	2b01      	cmp	r3, #1
 8000450:	d10b      	bne.n	800046a <main+0x4a>
 8000452:	4b9a      	ldr	r3, [pc, #616]	; (80006bc <main+0x29c>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	2b00      	cmp	r3, #0
 8000458:	d107      	bne.n	800046a <main+0x4a>
	  {
		  key_f[0]=1;
 800045a:	4b98      	ldr	r3, [pc, #608]	; (80006bc <main+0x29c>)
 800045c:	2201      	movs	r2, #1
 800045e:	601a      	str	r2, [r3, #0]
		  c_mde++;					//переход на следующий режим
 8000460:	4b94      	ldr	r3, [pc, #592]	; (80006b4 <main+0x294>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	3301      	adds	r3, #1
 8000466:	4a93      	ldr	r2, [pc, #588]	; (80006b4 <main+0x294>)
 8000468:	6013      	str	r3, [r2, #0]
	  }
	  if((key[0]==0) && (key_f[0]==1))
 800046a:	4b93      	ldr	r3, [pc, #588]	; (80006b8 <main+0x298>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d106      	bne.n	8000480 <main+0x60>
 8000472:	4b92      	ldr	r3, [pc, #584]	; (80006bc <main+0x29c>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	2b01      	cmp	r3, #1
 8000478:	d102      	bne.n	8000480 <main+0x60>
	  {
		  key_f[0]=0;
 800047a:	4b90      	ldr	r3, [pc, #576]	; (80006bc <main+0x29c>)
 800047c:	2200      	movs	r2, #0
 800047e:	601a      	str	r2, [r3, #0]
	  }
	  if(c_mde==3)					//всего режимов 3
 8000480:	4b8c      	ldr	r3, [pc, #560]	; (80006b4 <main+0x294>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	2b03      	cmp	r3, #3
 8000486:	d102      	bne.n	800048e <main+0x6e>
	  {
		  c_mde=0;					//если переход на 4-й режим, то возврат в режим 0
 8000488:	4b8a      	ldr	r3, [pc, #552]	; (80006b4 <main+0x294>)
 800048a:	2200      	movs	r2, #0
 800048c:	601a      	str	r2, [r3, #0]
	  }
//
//
//нажатие на KEY2 (уменьшение)
//
	  if((key[1]==1) && (key_f[1]==0))
 800048e:	4b8a      	ldr	r3, [pc, #552]	; (80006b8 <main+0x298>)
 8000490:	685b      	ldr	r3, [r3, #4]
 8000492:	2b01      	cmp	r3, #1
 8000494:	d12f      	bne.n	80004f6 <main+0xd6>
 8000496:	4b89      	ldr	r3, [pc, #548]	; (80006bc <main+0x29c>)
 8000498:	685b      	ldr	r3, [r3, #4]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d12b      	bne.n	80004f6 <main+0xd6>
	  {
		  key_f[1]=1;
 800049e:	4b87      	ldr	r3, [pc, #540]	; (80006bc <main+0x29c>)
 80004a0:	2201      	movs	r2, #1
 80004a2:	605a      	str	r2, [r3, #4]
		  if(c_mde==1)				//уменьшение часов
 80004a4:	4b83      	ldr	r3, [pc, #524]	; (80006b4 <main+0x294>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	2b01      	cmp	r3, #1
 80004aa:	d10d      	bne.n	80004c8 <main+0xa8>
		  {
			  if(sTime.Hours > 1)
 80004ac:	4b84      	ldr	r3, [pc, #528]	; (80006c0 <main+0x2a0>)
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d906      	bls.n	80004c2 <main+0xa2>
			  {
				  sTime.Hours--;
 80004b4:	4b82      	ldr	r3, [pc, #520]	; (80006c0 <main+0x2a0>)
 80004b6:	781b      	ldrb	r3, [r3, #0]
 80004b8:	3b01      	subs	r3, #1
 80004ba:	b2da      	uxtb	r2, r3
 80004bc:	4b80      	ldr	r3, [pc, #512]	; (80006c0 <main+0x2a0>)
 80004be:	701a      	strb	r2, [r3, #0]
 80004c0:	e002      	b.n	80004c8 <main+0xa8>
			  }
			  else
			  {
				  sTime.Hours=24;
 80004c2:	4b7f      	ldr	r3, [pc, #508]	; (80006c0 <main+0x2a0>)
 80004c4:	2218      	movs	r2, #24
 80004c6:	701a      	strb	r2, [r3, #0]
			  }
		  }
		  if(c_mde==2)				//уменьшение минут
 80004c8:	4b7a      	ldr	r3, [pc, #488]	; (80006b4 <main+0x294>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	2b02      	cmp	r3, #2
 80004ce:	d10d      	bne.n	80004ec <main+0xcc>
		  {
			  if(sTime.Minutes > 1)
 80004d0:	4b7b      	ldr	r3, [pc, #492]	; (80006c0 <main+0x2a0>)
 80004d2:	785b      	ldrb	r3, [r3, #1]
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	d906      	bls.n	80004e6 <main+0xc6>
			  {
				  sTime.Minutes--;
 80004d8:	4b79      	ldr	r3, [pc, #484]	; (80006c0 <main+0x2a0>)
 80004da:	785b      	ldrb	r3, [r3, #1]
 80004dc:	3b01      	subs	r3, #1
 80004de:	b2da      	uxtb	r2, r3
 80004e0:	4b77      	ldr	r3, [pc, #476]	; (80006c0 <main+0x2a0>)
 80004e2:	705a      	strb	r2, [r3, #1]
 80004e4:	e002      	b.n	80004ec <main+0xcc>
			  }
			  else
			  {
				  sTime.Minutes=59;
 80004e6:	4b76      	ldr	r3, [pc, #472]	; (80006c0 <main+0x2a0>)
 80004e8:	223b      	movs	r2, #59	; 0x3b
 80004ea:	705a      	strb	r2, [r3, #1]
			  }
		  }
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN); // RTC_FORMAT_BIN , RTC_FORMAT_BCD
 80004ec:	2200      	movs	r2, #0
 80004ee:	4974      	ldr	r1, [pc, #464]	; (80006c0 <main+0x2a0>)
 80004f0:	4874      	ldr	r0, [pc, #464]	; (80006c4 <main+0x2a4>)
 80004f2:	f001 fd93 	bl	800201c <HAL_RTC_SetTime>
	  }
	  if((key[1]==0) && (key_f[1]==1))
 80004f6:	4b70      	ldr	r3, [pc, #448]	; (80006b8 <main+0x298>)
 80004f8:	685b      	ldr	r3, [r3, #4]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d106      	bne.n	800050c <main+0xec>
 80004fe:	4b6f      	ldr	r3, [pc, #444]	; (80006bc <main+0x29c>)
 8000500:	685b      	ldr	r3, [r3, #4]
 8000502:	2b01      	cmp	r3, #1
 8000504:	d102      	bne.n	800050c <main+0xec>
	  {
		  key_f[1]=0;
 8000506:	4b6d      	ldr	r3, [pc, #436]	; (80006bc <main+0x29c>)
 8000508:	2200      	movs	r2, #0
 800050a:	605a      	str	r2, [r3, #4]
	  }
//
//
//нажатие на KEY3 (увеличение)
//
	  	  if((key[2]==1) && (key_f[2]==0))
 800050c:	4b6a      	ldr	r3, [pc, #424]	; (80006b8 <main+0x298>)
 800050e:	689b      	ldr	r3, [r3, #8]
 8000510:	2b01      	cmp	r3, #1
 8000512:	d12f      	bne.n	8000574 <main+0x154>
 8000514:	4b69      	ldr	r3, [pc, #420]	; (80006bc <main+0x29c>)
 8000516:	689b      	ldr	r3, [r3, #8]
 8000518:	2b00      	cmp	r3, #0
 800051a:	d12b      	bne.n	8000574 <main+0x154>
	  	  {
	  		  key_f[2]=1;
 800051c:	4b67      	ldr	r3, [pc, #412]	; (80006bc <main+0x29c>)
 800051e:	2201      	movs	r2, #1
 8000520:	609a      	str	r2, [r3, #8]
	  		  if(c_mde==1)				//увеличение часов
 8000522:	4b64      	ldr	r3, [pc, #400]	; (80006b4 <main+0x294>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	2b01      	cmp	r3, #1
 8000528:	d10d      	bne.n	8000546 <main+0x126>
	  		  {
	  			  if(sTime.Hours < 23)
 800052a:	4b65      	ldr	r3, [pc, #404]	; (80006c0 <main+0x2a0>)
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	2b16      	cmp	r3, #22
 8000530:	d806      	bhi.n	8000540 <main+0x120>
	  			  {
	  				  sTime.Hours++;
 8000532:	4b63      	ldr	r3, [pc, #396]	; (80006c0 <main+0x2a0>)
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	3301      	adds	r3, #1
 8000538:	b2da      	uxtb	r2, r3
 800053a:	4b61      	ldr	r3, [pc, #388]	; (80006c0 <main+0x2a0>)
 800053c:	701a      	strb	r2, [r3, #0]
 800053e:	e002      	b.n	8000546 <main+0x126>
	  			  }
	  			  else
	  			  {
	  				  sTime.Hours=0;
 8000540:	4b5f      	ldr	r3, [pc, #380]	; (80006c0 <main+0x2a0>)
 8000542:	2200      	movs	r2, #0
 8000544:	701a      	strb	r2, [r3, #0]
	  			  }
	  		  }
	  		  if(c_mde==2)				//увеличение минут
 8000546:	4b5b      	ldr	r3, [pc, #364]	; (80006b4 <main+0x294>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	2b02      	cmp	r3, #2
 800054c:	d10d      	bne.n	800056a <main+0x14a>
	  		  {
	  			  if(sTime.Minutes < 59)
 800054e:	4b5c      	ldr	r3, [pc, #368]	; (80006c0 <main+0x2a0>)
 8000550:	785b      	ldrb	r3, [r3, #1]
 8000552:	2b3a      	cmp	r3, #58	; 0x3a
 8000554:	d806      	bhi.n	8000564 <main+0x144>
	  			  {
	  				  sTime.Minutes++;
 8000556:	4b5a      	ldr	r3, [pc, #360]	; (80006c0 <main+0x2a0>)
 8000558:	785b      	ldrb	r3, [r3, #1]
 800055a:	3301      	adds	r3, #1
 800055c:	b2da      	uxtb	r2, r3
 800055e:	4b58      	ldr	r3, [pc, #352]	; (80006c0 <main+0x2a0>)
 8000560:	705a      	strb	r2, [r3, #1]
 8000562:	e002      	b.n	800056a <main+0x14a>
	  			  }
	  			  else
	  			  {
	  				  sTime.Minutes=0;
 8000564:	4b56      	ldr	r3, [pc, #344]	; (80006c0 <main+0x2a0>)
 8000566:	2200      	movs	r2, #0
 8000568:	705a      	strb	r2, [r3, #1]
	  			  }
	  		  }
	  		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN); // RTC_FORMAT_BIN , RTC_FORMAT_BCD
 800056a:	2200      	movs	r2, #0
 800056c:	4954      	ldr	r1, [pc, #336]	; (80006c0 <main+0x2a0>)
 800056e:	4855      	ldr	r0, [pc, #340]	; (80006c4 <main+0x2a4>)
 8000570:	f001 fd54 	bl	800201c <HAL_RTC_SetTime>
	  	  }
	  	  if((key[2]==0) && (key_f[2]==1))
 8000574:	4b50      	ldr	r3, [pc, #320]	; (80006b8 <main+0x298>)
 8000576:	689b      	ldr	r3, [r3, #8]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d106      	bne.n	800058a <main+0x16a>
 800057c:	4b4f      	ldr	r3, [pc, #316]	; (80006bc <main+0x29c>)
 800057e:	689b      	ldr	r3, [r3, #8]
 8000580:	2b01      	cmp	r3, #1
 8000582:	d102      	bne.n	800058a <main+0x16a>
	  	  {
	  		  key_f[2]=0;
 8000584:	4b4d      	ldr	r3, [pc, #308]	; (80006bc <main+0x29c>)
 8000586:	2200      	movs	r2, #0
 8000588:	609a      	str	r2, [r3, #8]
	  	  }
//
//
//нажатие на KEY4 (включение/выключение звука)
//
	  	  if((key[3]==1) && (key_f[3]==0))
 800058a:	4b4b      	ldr	r3, [pc, #300]	; (80006b8 <main+0x298>)
 800058c:	68db      	ldr	r3, [r3, #12]
 800058e:	2b01      	cmp	r3, #1
 8000590:	d110      	bne.n	80005b4 <main+0x194>
 8000592:	4b4a      	ldr	r3, [pc, #296]	; (80006bc <main+0x29c>)
 8000594:	68db      	ldr	r3, [r3, #12]
 8000596:	2b00      	cmp	r3, #0
 8000598:	d10c      	bne.n	80005b4 <main+0x194>
	  	  {
	  		  key_f[3]=1;
 800059a:	4b48      	ldr	r3, [pc, #288]	; (80006bc <main+0x29c>)
 800059c:	2201      	movs	r2, #1
 800059e:	60da      	str	r2, [r3, #12]
	  		  dindonf=!dindonf;
 80005a0:	4b49      	ldr	r3, [pc, #292]	; (80006c8 <main+0x2a8>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	bf0c      	ite	eq
 80005a8:	2301      	moveq	r3, #1
 80005aa:	2300      	movne	r3, #0
 80005ac:	b2db      	uxtb	r3, r3
 80005ae:	461a      	mov	r2, r3
 80005b0:	4b45      	ldr	r3, [pc, #276]	; (80006c8 <main+0x2a8>)
 80005b2:	601a      	str	r2, [r3, #0]
	  	  }
	  	  if((key[3]==0) && (key_f[3]==1))
 80005b4:	4b40      	ldr	r3, [pc, #256]	; (80006b8 <main+0x298>)
 80005b6:	68db      	ldr	r3, [r3, #12]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d106      	bne.n	80005ca <main+0x1aa>
 80005bc:	4b3f      	ldr	r3, [pc, #252]	; (80006bc <main+0x29c>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	2b01      	cmp	r3, #1
 80005c2:	d102      	bne.n	80005ca <main+0x1aa>
	  	  {
	  		  key_f[3]=0;
 80005c4:	4b3d      	ldr	r3, [pc, #244]	; (80006bc <main+0x29c>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]
//
//РЕЖИМЫ
//
//мигающие режимы (1,2)
//
  if((count>=500) && (count<1000))
 80005ca:	4b40      	ldr	r3, [pc, #256]	; (80006cc <main+0x2ac>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80005d2:	db28      	blt.n	8000626 <main+0x206>
 80005d4:	4b3d      	ldr	r3, [pc, #244]	; (80006cc <main+0x2ac>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80005dc:	da23      	bge.n	8000626 <main+0x206>
	{
	  if(c_mde==1)							//установка часов
 80005de:	4b35      	ldr	r3, [pc, #212]	; (80006b4 <main+0x294>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d10d      	bne.n	8000602 <main+0x1e2>
	  {
		  sgm_out[3]=bcd27seg(11);			//преобразуем время в 7seg код
 80005e6:	200b      	movs	r0, #11
 80005e8:	f7ff fee8 	bl	80003bc <bcd27seg>
 80005ec:	4603      	mov	r3, r0
 80005ee:	461a      	mov	r2, r3
 80005f0:	4b37      	ldr	r3, [pc, #220]	; (80006d0 <main+0x2b0>)
 80005f2:	60da      	str	r2, [r3, #12]
		  sgm_out[2]=bcd27seg(11);			//--""--
 80005f4:	200b      	movs	r0, #11
 80005f6:	f7ff fee1 	bl	80003bc <bcd27seg>
 80005fa:	4603      	mov	r3, r0
 80005fc:	461a      	mov	r2, r3
 80005fe:	4b34      	ldr	r3, [pc, #208]	; (80006d0 <main+0x2b0>)
 8000600:	609a      	str	r2, [r3, #8]

	  }
	  if(c_mde==2)							//установка минут
 8000602:	4b2c      	ldr	r3, [pc, #176]	; (80006b4 <main+0x294>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	2b02      	cmp	r3, #2
 8000608:	d10d      	bne.n	8000626 <main+0x206>
	  {
		  sgm_out[1]=bcd27seg(11);			//преобразуем время в 7seg код
 800060a:	200b      	movs	r0, #11
 800060c:	f7ff fed6 	bl	80003bc <bcd27seg>
 8000610:	4603      	mov	r3, r0
 8000612:	461a      	mov	r2, r3
 8000614:	4b2e      	ldr	r3, [pc, #184]	; (80006d0 <main+0x2b0>)
 8000616:	605a      	str	r2, [r3, #4]
		  sgm_out[0]=bcd27seg(11);			//--""--
 8000618:	200b      	movs	r0, #11
 800061a:	f7ff fecf 	bl	80003bc <bcd27seg>
 800061e:	4603      	mov	r3, r0
 8000620:	461a      	mov	r2, r3
 8000622:	4b2b      	ldr	r3, [pc, #172]	; (80006d0 <main+0x2b0>)
 8000624:	601a      	str	r2, [r3, #0]

	  }
	}
//
//
	  if(count>=1000)
 8000626:	4b29      	ldr	r3, [pc, #164]	; (80006cc <main+0x2ac>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800062e:	db63      	blt.n	80006f8 <main+0x2d8>
	  {
//1 раз в 0,5 секунды
	  count=0;
 8000630:	4b26      	ldr	r3, [pc, #152]	; (80006cc <main+0x2ac>)
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
      HAL_GPIO_TogglePin(led13_GPIO_Port, led13_Pin); // переключаем пин мигалки в противоположное состояние
 8000636:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800063a:	4826      	ldr	r0, [pc, #152]	; (80006d4 <main+0x2b4>)
 800063c:	f000 fe9e 	bl	800137c <HAL_GPIO_TogglePin>
	  rtc_get();		//получаем текущее время и преобразуем его d BCD Hours_L, Hours_Н, Minutes_L, Minutes_Н
 8000640:	f7ff fe28 	bl	8000294 <rtc_get>
	  sgm_out[3]=bcd27seg(Hours_H);			//преобразуем время в 7seg код
 8000644:	4b24      	ldr	r3, [pc, #144]	; (80006d8 <main+0x2b8>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	b2db      	uxtb	r3, r3
 800064a:	4618      	mov	r0, r3
 800064c:	f7ff feb6 	bl	80003bc <bcd27seg>
 8000650:	4603      	mov	r3, r0
 8000652:	461a      	mov	r2, r3
 8000654:	4b1e      	ldr	r3, [pc, #120]	; (80006d0 <main+0x2b0>)
 8000656:	60da      	str	r2, [r3, #12]
	  sgm_out[2]=bcd27seg(Hours_L);			//--""--
 8000658:	4b20      	ldr	r3, [pc, #128]	; (80006dc <main+0x2bc>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	b2db      	uxtb	r3, r3
 800065e:	4618      	mov	r0, r3
 8000660:	f7ff feac 	bl	80003bc <bcd27seg>
 8000664:	4603      	mov	r3, r0
 8000666:	461a      	mov	r2, r3
 8000668:	4b19      	ldr	r3, [pc, #100]	; (80006d0 <main+0x2b0>)
 800066a:	609a      	str	r2, [r3, #8]
	  sgm_out[1]=bcd27seg(Minutes_H);		//--""--
 800066c:	4b1c      	ldr	r3, [pc, #112]	; (80006e0 <main+0x2c0>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	b2db      	uxtb	r3, r3
 8000672:	4618      	mov	r0, r3
 8000674:	f7ff fea2 	bl	80003bc <bcd27seg>
 8000678:	4603      	mov	r3, r0
 800067a:	461a      	mov	r2, r3
 800067c:	4b14      	ldr	r3, [pc, #80]	; (80006d0 <main+0x2b0>)
 800067e:	605a      	str	r2, [r3, #4]
	  sgm_out[0]=bcd27seg(Minutes_L);		//--""--
 8000680:	4b18      	ldr	r3, [pc, #96]	; (80006e4 <main+0x2c4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	b2db      	uxtb	r3, r3
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff fe98 	bl	80003bc <bcd27seg>
 800068c:	4603      	mov	r3, r0
 800068e:	461a      	mov	r2, r3
 8000690:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <main+0x2b0>)
 8000692:	601a      	str	r2, [r3, #0]
	  	  if(dindonf==1)						//если включени режим вывода звука
 8000694:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <main+0x2a8>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2b01      	cmp	r3, #1
 800069a:	d127      	bne.n	80006ec <main+0x2cc>
	  	  {
	  		  dindon();							//вывод сигнада каждый час
 800069c:	f7ff fe9e 	bl	80003dc <dindon>
	  		  HAL_GPIO_WritePin(LED_SOUND_GPIO_Port,LED_SOUND_Pin,GPIO_PIN_SET);	//индикация режима вывода звука
 80006a0:	2201      	movs	r2, #1
 80006a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006a6:	4810      	ldr	r0, [pc, #64]	; (80006e8 <main+0x2c8>)
 80006a8:	f000 fe50 	bl	800134c <HAL_GPIO_WritePin>
 80006ac:	e024      	b.n	80006f8 <main+0x2d8>
 80006ae:	bf00      	nop
 80006b0:	2000016c 	.word	0x2000016c
 80006b4:	200000e4 	.word	0x200000e4
 80006b8:	200000c4 	.word	0x200000c4
 80006bc:	200000d4 	.word	0x200000d4
 80006c0:	200000ac 	.word	0x200000ac
 80006c4:	20000158 	.word	0x20000158
 80006c8:	200000e8 	.word	0x200000e8
 80006cc:	200000b4 	.word	0x200000b4
 80006d0:	200000fc 	.word	0x200000fc
 80006d4:	40011000 	.word	0x40011000
 80006d8:	200000f0 	.word	0x200000f0
 80006dc:	200000ec 	.word	0x200000ec
 80006e0:	200000f8 	.word	0x200000f8
 80006e4:	200000f4 	.word	0x200000f4
 80006e8:	40010800 	.word	0x40010800
	  	  }
	  	 else
	  	  {
	  		  HAL_GPIO_WritePin(LED_SOUND_GPIO_Port,LED_SOUND_Pin,GPIO_PIN_RESET);	//индикация режима вывода звука
 80006ec:	2200      	movs	r2, #0
 80006ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006f2:	4816      	ldr	r0, [pc, #88]	; (800074c <main+0x32c>)
 80006f4:	f000 fe2a 	bl	800134c <HAL_GPIO_WritePin>
	  	  }
	    }

#ifdef debug_1
	//4 DEBUG
		            char trans_str[80] = {0,};
 80006f8:	2300      	movs	r3, #0
 80006fa:	603b      	str	r3, [r7, #0]
 80006fc:	1d3b      	adds	r3, r7, #4
 80006fe:	224c      	movs	r2, #76	; 0x4c
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f002 fecc 	bl	80034a0 <memset>
	//Выводим значение кнопок
		            snprintf(trans_str, 80, "key[0] = %d key[1] = %d key[2] = %d key[3] = %d keyscan = %d\n", key[0], key[1], key[2], key[3],keyscan);
 8000708:	4b11      	ldr	r3, [pc, #68]	; (8000750 <main+0x330>)
 800070a:	681d      	ldr	r5, [r3, #0]
 800070c:	4b10      	ldr	r3, [pc, #64]	; (8000750 <main+0x330>)
 800070e:	685b      	ldr	r3, [r3, #4]
 8000710:	4a0f      	ldr	r2, [pc, #60]	; (8000750 <main+0x330>)
 8000712:	6892      	ldr	r2, [r2, #8]
 8000714:	490e      	ldr	r1, [pc, #56]	; (8000750 <main+0x330>)
 8000716:	68c9      	ldr	r1, [r1, #12]
 8000718:	480e      	ldr	r0, [pc, #56]	; (8000754 <main+0x334>)
 800071a:	6800      	ldr	r0, [r0, #0]
 800071c:	463c      	mov	r4, r7
 800071e:	9003      	str	r0, [sp, #12]
 8000720:	9102      	str	r1, [sp, #8]
 8000722:	9201      	str	r2, [sp, #4]
 8000724:	9300      	str	r3, [sp, #0]
 8000726:	462b      	mov	r3, r5
 8000728:	4a0b      	ldr	r2, [pc, #44]	; (8000758 <main+0x338>)
 800072a:	2150      	movs	r1, #80	; 0x50
 800072c:	4620      	mov	r0, r4
 800072e:	f002 febf 	bl	80034b0 <sniprintf>
		            HAL_UART_Transmit(&huart1, (uint8_t*)trans_str, strlen(trans_str), 1000);
 8000732:	463b      	mov	r3, r7
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fd09 	bl	800014c <strlen>
 800073a:	4603      	mov	r3, r0
 800073c:	b29a      	uxth	r2, r3
 800073e:	4639      	mov	r1, r7
 8000740:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000744:	4805      	ldr	r0, [pc, #20]	; (800075c <main+0x33c>)
 8000746:	f002 fd16 	bl	8003176 <HAL_UART_Transmit>
  {
 800074a:	e67e      	b.n	800044a <main+0x2a>
 800074c:	40010800 	.word	0x40010800
 8000750:	200000c4 	.word	0x200000c4
 8000754:	200000c0 	.word	0x200000c0
 8000758:	08003d94 	.word	0x08003d94
 800075c:	20000118 	.word	0x20000118

08000760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b094      	sub	sp, #80	; 0x50
 8000764:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000766:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800076a:	2228      	movs	r2, #40	; 0x28
 800076c:	2100      	movs	r1, #0
 800076e:	4618      	mov	r0, r3
 8000770:	f002 fe96 	bl	80034a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000774:	f107 0314 	add.w	r3, r7, #20
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
 8000782:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000784:	1d3b      	adds	r3, r7, #4
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000790:	2305      	movs	r3, #5
 8000792:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000794:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000798:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800079a:	2300      	movs	r3, #0
 800079c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800079e:	2301      	movs	r3, #1
 80007a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007a2:	2301      	movs	r3, #1
 80007a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a6:	2302      	movs	r3, #2
 80007a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80007b0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80007b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007ba:	4618      	mov	r0, r3
 80007bc:	f000 fe04 	bl	80013c8 <HAL_RCC_OscConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80007c6:	f000 f969 	bl	8000a9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ca:	230f      	movs	r3, #15
 80007cc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ce:	2302      	movs	r3, #2
 80007d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007da:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007e0:	f107 0314 	add.w	r3, r7, #20
 80007e4:	2102      	movs	r1, #2
 80007e6:	4618      	mov	r0, r3
 80007e8:	f001 f86e 	bl	80018c8 <HAL_RCC_ClockConfig>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007f2:	f000 f953 	bl	8000a9c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80007f6:	2301      	movs	r3, #1
 80007f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80007fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007fe:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	4618      	mov	r0, r3
 8000804:	f001 f9fa 	bl	8001bfc <HAL_RCCEx_PeriphCLKConfig>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800080e:	f000 f945 	bl	8000a9c <Error_Handler>
  }
}
 8000812:	bf00      	nop
 8000814:	3750      	adds	r7, #80	; 0x50
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
	...

0800081c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	2100      	movs	r1, #0
 8000826:	460a      	mov	r2, r1
 8000828:	801a      	strh	r2, [r3, #0]
 800082a:	460a      	mov	r2, r1
 800082c:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800082e:	2300      	movs	r3, #0
 8000830:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000832:	4b12      	ldr	r3, [pc, #72]	; (800087c <MX_RTC_Init+0x60>)
 8000834:	4a12      	ldr	r2, [pc, #72]	; (8000880 <MX_RTC_Init+0x64>)
 8000836:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000838:	4b10      	ldr	r3, [pc, #64]	; (800087c <MX_RTC_Init+0x60>)
 800083a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800083e:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8000840:	4b0e      	ldr	r3, [pc, #56]	; (800087c <MX_RTC_Init+0x60>)
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000846:	480d      	ldr	r0, [pc, #52]	; (800087c <MX_RTC_Init+0x60>)
 8000848:	f001 fb52 	bl	8001ef0 <HAL_RTC_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8000852:	f000 f923 	bl	8000a9c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 17;
 8000856:	2311      	movs	r3, #17
 8000858:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 10;
 800085a:	230a      	movs	r3, #10
 800085c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800085e:	2300      	movs	r3, #0
 8000860:	71bb      	strb	r3, [r7, #6]

  //if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
  //{
  //  Error_Handler();
  //}
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000862:	2301      	movs	r3, #1
 8000864:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8000866:	2301      	movs	r3, #1
 8000868:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 1;
 800086a:	2301      	movs	r3, #1
 800086c:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 20;
 800086e:	2314      	movs	r3, #20
 8000870:	70fb      	strb	r3, [r7, #3]
  //}
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	20000158 	.word	0x20000158
 8000880:	40002800 	.word	0x40002800

08000884 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b086      	sub	sp, #24
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800088a:	f107 0308 	add.w	r3, r7, #8
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]
 8000894:	609a      	str	r2, [r3, #8]
 8000896:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000898:	463b      	mov	r3, r7
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80008a0:	4b1e      	ldr	r3, [pc, #120]	; (800091c <MX_TIM1_Init+0x98>)
 80008a2:	4a1f      	ldr	r2, [pc, #124]	; (8000920 <MX_TIM1_Init+0x9c>)
 80008a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 719;
 80008a6:	4b1d      	ldr	r3, [pc, #116]	; (800091c <MX_TIM1_Init+0x98>)
 80008a8:	f240 22cf 	movw	r2, #719	; 0x2cf
 80008ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ae:	4b1b      	ldr	r3, [pc, #108]	; (800091c <MX_TIM1_Init+0x98>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50;
 80008b4:	4b19      	ldr	r3, [pc, #100]	; (800091c <MX_TIM1_Init+0x98>)
 80008b6:	2232      	movs	r2, #50	; 0x32
 80008b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ba:	4b18      	ldr	r3, [pc, #96]	; (800091c <MX_TIM1_Init+0x98>)
 80008bc:	2200      	movs	r2, #0
 80008be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80008c0:	4b16      	ldr	r3, [pc, #88]	; (800091c <MX_TIM1_Init+0x98>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c6:	4b15      	ldr	r3, [pc, #84]	; (800091c <MX_TIM1_Init+0x98>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80008cc:	4813      	ldr	r0, [pc, #76]	; (800091c <MX_TIM1_Init+0x98>)
 80008ce:	f002 f80b 	bl	80028e8 <HAL_TIM_Base_Init>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80008d8:	f000 f8e0 	bl	8000a9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008e2:	f107 0308 	add.w	r3, r7, #8
 80008e6:	4619      	mov	r1, r3
 80008e8:	480c      	ldr	r0, [pc, #48]	; (800091c <MX_TIM1_Init+0x98>)
 80008ea:	f002 f9a7 	bl	8002c3c <HAL_TIM_ConfigClockSource>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80008f4:	f000 f8d2 	bl	8000a9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008f8:	2300      	movs	r3, #0
 80008fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008fc:	2300      	movs	r3, #0
 80008fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000900:	463b      	mov	r3, r7
 8000902:	4619      	mov	r1, r3
 8000904:	4805      	ldr	r0, [pc, #20]	; (800091c <MX_TIM1_Init+0x98>)
 8000906:	f002 fb79 	bl	8002ffc <HAL_TIMEx_MasterConfigSynchronization>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000910:	f000 f8c4 	bl	8000a9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000914:	bf00      	nop
 8000916:	3718      	adds	r7, #24
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	2000016c 	.word	0x2000016c
 8000920:	40012c00 	.word	0x40012c00

08000924 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000928:	4b11      	ldr	r3, [pc, #68]	; (8000970 <MX_USART1_UART_Init+0x4c>)
 800092a:	4a12      	ldr	r2, [pc, #72]	; (8000974 <MX_USART1_UART_Init+0x50>)
 800092c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800092e:	4b10      	ldr	r3, [pc, #64]	; (8000970 <MX_USART1_UART_Init+0x4c>)
 8000930:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000934:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000936:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <MX_USART1_UART_Init+0x4c>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800093c:	4b0c      	ldr	r3, [pc, #48]	; (8000970 <MX_USART1_UART_Init+0x4c>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000942:	4b0b      	ldr	r3, [pc, #44]	; (8000970 <MX_USART1_UART_Init+0x4c>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000948:	4b09      	ldr	r3, [pc, #36]	; (8000970 <MX_USART1_UART_Init+0x4c>)
 800094a:	220c      	movs	r2, #12
 800094c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094e:	4b08      	ldr	r3, [pc, #32]	; (8000970 <MX_USART1_UART_Init+0x4c>)
 8000950:	2200      	movs	r2, #0
 8000952:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000954:	4b06      	ldr	r3, [pc, #24]	; (8000970 <MX_USART1_UART_Init+0x4c>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800095a:	4805      	ldr	r0, [pc, #20]	; (8000970 <MX_USART1_UART_Init+0x4c>)
 800095c:	f002 fbbe 	bl	80030dc <HAL_UART_Init>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000966:	f000 f899 	bl	8000a9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	20000118 	.word	0x20000118
 8000974:	40013800 	.word	0x40013800

08000978 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b088      	sub	sp, #32
 800097c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097e:	f107 0310 	add.w	r3, r7, #16
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	605a      	str	r2, [r3, #4]
 8000988:	609a      	str	r2, [r3, #8]
 800098a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098c:	4b3f      	ldr	r3, [pc, #252]	; (8000a8c <MX_GPIO_Init+0x114>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	4a3e      	ldr	r2, [pc, #248]	; (8000a8c <MX_GPIO_Init+0x114>)
 8000992:	f043 0310 	orr.w	r3, r3, #16
 8000996:	6193      	str	r3, [r2, #24]
 8000998:	4b3c      	ldr	r3, [pc, #240]	; (8000a8c <MX_GPIO_Init+0x114>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	f003 0310 	and.w	r3, r3, #16
 80009a0:	60fb      	str	r3, [r7, #12]
 80009a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009a4:	4b39      	ldr	r3, [pc, #228]	; (8000a8c <MX_GPIO_Init+0x114>)
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	4a38      	ldr	r2, [pc, #224]	; (8000a8c <MX_GPIO_Init+0x114>)
 80009aa:	f043 0320 	orr.w	r3, r3, #32
 80009ae:	6193      	str	r3, [r2, #24]
 80009b0:	4b36      	ldr	r3, [pc, #216]	; (8000a8c <MX_GPIO_Init+0x114>)
 80009b2:	699b      	ldr	r3, [r3, #24]
 80009b4:	f003 0320 	and.w	r3, r3, #32
 80009b8:	60bb      	str	r3, [r7, #8]
 80009ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009bc:	4b33      	ldr	r3, [pc, #204]	; (8000a8c <MX_GPIO_Init+0x114>)
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	4a32      	ldr	r2, [pc, #200]	; (8000a8c <MX_GPIO_Init+0x114>)
 80009c2:	f043 0304 	orr.w	r3, r3, #4
 80009c6:	6193      	str	r3, [r2, #24]
 80009c8:	4b30      	ldr	r3, [pc, #192]	; (8000a8c <MX_GPIO_Init+0x114>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	f003 0304 	and.w	r3, r3, #4
 80009d0:	607b      	str	r3, [r7, #4]
 80009d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d4:	4b2d      	ldr	r3, [pc, #180]	; (8000a8c <MX_GPIO_Init+0x114>)
 80009d6:	699b      	ldr	r3, [r3, #24]
 80009d8:	4a2c      	ldr	r2, [pc, #176]	; (8000a8c <MX_GPIO_Init+0x114>)
 80009da:	f043 0308 	orr.w	r3, r3, #8
 80009de:	6193      	str	r3, [r2, #24]
 80009e0:	4b2a      	ldr	r3, [pc, #168]	; (8000a8c <MX_GPIO_Init+0x114>)
 80009e2:	699b      	ldr	r3, [r3, #24]
 80009e4:	f003 0308 	and.w	r3, r3, #8
 80009e8:	603b      	str	r3, [r7, #0]
 80009ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led13_GPIO_Port, led13_Pin, GPIO_PIN_SET);
 80009ec:	2201      	movs	r2, #1
 80009ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009f2:	4827      	ldr	r0, [pc, #156]	; (8000a90 <MX_GPIO_Init+0x118>)
 80009f4:	f000 fcaa 	bl	800134c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_A_Pin|SEG_B_Pin|SEG_C_Pin|SEG_D_Pin
 80009f8:	2200      	movs	r2, #0
 80009fa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80009fe:	4825      	ldr	r0, [pc, #148]	; (8000a94 <MX_GPIO_Init+0x11c>)
 8000a00:	f000 fca4 	bl	800134c <HAL_GPIO_WritePin>
                          |SEG_E_Pin|SEG_F_Pin|SEG_G_Pin|DINDON_Pin
                          |LED_SOUND_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NUM3_Pin|NUM4_Pin|NUM2_Pin|NUM1_Pin, GPIO_PIN_RESET);
 8000a04:	2200      	movs	r2, #0
 8000a06:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000a0a:	4823      	ldr	r0, [pc, #140]	; (8000a98 <MX_GPIO_Init+0x120>)
 8000a0c:	f000 fc9e 	bl	800134c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led13_Pin */
  GPIO_InitStruct.Pin = led13_Pin;
 8000a10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a16:	2301      	movs	r3, #1
 8000a18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(led13_GPIO_Port, &GPIO_InitStruct);
 8000a22:	f107 0310 	add.w	r3, r7, #16
 8000a26:	4619      	mov	r1, r3
 8000a28:	4819      	ldr	r0, [pc, #100]	; (8000a90 <MX_GPIO_Init+0x118>)
 8000a2a:	f000 fb0b 	bl	8001044 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_A_Pin SEG_B_Pin SEG_C_Pin SEG_D_Pin
                           SEG_E_Pin SEG_F_Pin SEG_G_Pin DINDON_Pin
                           LED_SOUND_Pin */
  GPIO_InitStruct.Pin = SEG_A_Pin|SEG_B_Pin|SEG_C_Pin|SEG_D_Pin
 8000a2e:	f240 13ff 	movw	r3, #511	; 0x1ff
 8000a32:	613b      	str	r3, [r7, #16]
                          |SEG_E_Pin|SEG_F_Pin|SEG_G_Pin|DINDON_Pin
                          |LED_SOUND_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a34:	2301      	movs	r3, #1
 8000a36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a40:	f107 0310 	add.w	r3, r7, #16
 8000a44:	4619      	mov	r1, r3
 8000a46:	4813      	ldr	r0, [pc, #76]	; (8000a94 <MX_GPIO_Init+0x11c>)
 8000a48:	f000 fafc 	bl	8001044 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_1_Pin KEY_2_Pin KEY_3_Pin KEY_4_Pin */
  GPIO_InitStruct.Pin = KEY_1_Pin|KEY_2_Pin|KEY_3_Pin|KEY_4_Pin;
 8000a4c:	f640 4303 	movw	r3, #3075	; 0xc03
 8000a50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a56:	2301      	movs	r3, #1
 8000a58:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5a:	f107 0310 	add.w	r3, r7, #16
 8000a5e:	4619      	mov	r1, r3
 8000a60:	480d      	ldr	r0, [pc, #52]	; (8000a98 <MX_GPIO_Init+0x120>)
 8000a62:	f000 faef 	bl	8001044 <HAL_GPIO_Init>

  /*Configure GPIO pins : NUM3_Pin NUM4_Pin NUM2_Pin NUM1_Pin */
  GPIO_InitStruct.Pin = NUM3_Pin|NUM4_Pin|NUM2_Pin|NUM1_Pin;
 8000a66:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000a6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	2300      	movs	r3, #0
 8000a72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a74:	2302      	movs	r3, #2
 8000a76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a78:	f107 0310 	add.w	r3, r7, #16
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4806      	ldr	r0, [pc, #24]	; (8000a98 <MX_GPIO_Init+0x120>)
 8000a80:	f000 fae0 	bl	8001044 <HAL_GPIO_Init>

}
 8000a84:	bf00      	nop
 8000a86:	3720      	adds	r7, #32
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40021000 	.word	0x40021000
 8000a90:	40011000 	.word	0x40011000
 8000a94:	40010800 	.word	0x40010800
 8000a98:	40010c00 	.word	0x40010c00

08000a9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa0:	b672      	cpsid	i
}
 8000aa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa4:	e7fe      	b.n	8000aa4 <Error_Handler+0x8>
	...

08000aa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000aae:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <HAL_MspInit+0x5c>)
 8000ab0:	699b      	ldr	r3, [r3, #24]
 8000ab2:	4a14      	ldr	r2, [pc, #80]	; (8000b04 <HAL_MspInit+0x5c>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6193      	str	r3, [r2, #24]
 8000aba:	4b12      	ldr	r3, [pc, #72]	; (8000b04 <HAL_MspInit+0x5c>)
 8000abc:	699b      	ldr	r3, [r3, #24]
 8000abe:	f003 0301 	and.w	r3, r3, #1
 8000ac2:	60bb      	str	r3, [r7, #8]
 8000ac4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac6:	4b0f      	ldr	r3, [pc, #60]	; (8000b04 <HAL_MspInit+0x5c>)
 8000ac8:	69db      	ldr	r3, [r3, #28]
 8000aca:	4a0e      	ldr	r2, [pc, #56]	; (8000b04 <HAL_MspInit+0x5c>)
 8000acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad0:	61d3      	str	r3, [r2, #28]
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <HAL_MspInit+0x5c>)
 8000ad4:	69db      	ldr	r3, [r3, #28]
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ada:	607b      	str	r3, [r7, #4]
 8000adc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ade:	4b0a      	ldr	r3, [pc, #40]	; (8000b08 <HAL_MspInit+0x60>)
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	4a04      	ldr	r2, [pc, #16]	; (8000b08 <HAL_MspInit+0x60>)
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000afa:	bf00      	nop
 8000afc:	3714      	adds	r7, #20
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bc80      	pop	{r7}
 8000b02:	4770      	bx	lr
 8000b04:	40021000 	.word	0x40021000
 8000b08:	40010000 	.word	0x40010000

08000b0c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a0b      	ldr	r2, [pc, #44]	; (8000b48 <HAL_RTC_MspInit+0x3c>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d110      	bne.n	8000b40 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000b1e:	f000 fc47 	bl	80013b0 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000b22:	4b0a      	ldr	r3, [pc, #40]	; (8000b4c <HAL_RTC_MspInit+0x40>)
 8000b24:	69db      	ldr	r3, [r3, #28]
 8000b26:	4a09      	ldr	r2, [pc, #36]	; (8000b4c <HAL_RTC_MspInit+0x40>)
 8000b28:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000b2c:	61d3      	str	r3, [r2, #28]
 8000b2e:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <HAL_RTC_MspInit+0x40>)
 8000b30:	69db      	ldr	r3, [r3, #28]
 8000b32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b3a:	4b05      	ldr	r3, [pc, #20]	; (8000b50 <HAL_RTC_MspInit+0x44>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000b40:	bf00      	nop
 8000b42:	3710      	adds	r7, #16
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40002800 	.word	0x40002800
 8000b4c:	40021000 	.word	0x40021000
 8000b50:	4242043c 	.word	0x4242043c

08000b54 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a0d      	ldr	r2, [pc, #52]	; (8000b98 <HAL_TIM_Base_MspInit+0x44>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d113      	bne.n	8000b8e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b66:	4b0d      	ldr	r3, [pc, #52]	; (8000b9c <HAL_TIM_Base_MspInit+0x48>)
 8000b68:	699b      	ldr	r3, [r3, #24]
 8000b6a:	4a0c      	ldr	r2, [pc, #48]	; (8000b9c <HAL_TIM_Base_MspInit+0x48>)
 8000b6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000b70:	6193      	str	r3, [r2, #24]
 8000b72:	4b0a      	ldr	r3, [pc, #40]	; (8000b9c <HAL_TIM_Base_MspInit+0x48>)
 8000b74:	699b      	ldr	r3, [r3, #24]
 8000b76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2100      	movs	r1, #0
 8000b82:	2019      	movs	r0, #25
 8000b84:	f000 fa27 	bl	8000fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000b88:	2019      	movs	r0, #25
 8000b8a:	f000 fa40 	bl	800100e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000b8e:	bf00      	nop
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40012c00 	.word	0x40012c00
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b088      	sub	sp, #32
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba8:	f107 0310 	add.w	r3, r7, #16
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a1c      	ldr	r2, [pc, #112]	; (8000c2c <HAL_UART_MspInit+0x8c>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d131      	bne.n	8000c24 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bc0:	4b1b      	ldr	r3, [pc, #108]	; (8000c30 <HAL_UART_MspInit+0x90>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	4a1a      	ldr	r2, [pc, #104]	; (8000c30 <HAL_UART_MspInit+0x90>)
 8000bc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bca:	6193      	str	r3, [r2, #24]
 8000bcc:	4b18      	ldr	r3, [pc, #96]	; (8000c30 <HAL_UART_MspInit+0x90>)
 8000bce:	699b      	ldr	r3, [r3, #24]
 8000bd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd8:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <HAL_UART_MspInit+0x90>)
 8000bda:	699b      	ldr	r3, [r3, #24]
 8000bdc:	4a14      	ldr	r2, [pc, #80]	; (8000c30 <HAL_UART_MspInit+0x90>)
 8000bde:	f043 0304 	orr.w	r3, r3, #4
 8000be2:	6193      	str	r3, [r2, #24]
 8000be4:	4b12      	ldr	r3, [pc, #72]	; (8000c30 <HAL_UART_MspInit+0x90>)
 8000be6:	699b      	ldr	r3, [r3, #24]
 8000be8:	f003 0304 	and.w	r3, r3, #4
 8000bec:	60bb      	str	r3, [r7, #8]
 8000bee:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000bf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bf4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfe:	f107 0310 	add.w	r3, r7, #16
 8000c02:	4619      	mov	r1, r3
 8000c04:	480b      	ldr	r0, [pc, #44]	; (8000c34 <HAL_UART_MspInit+0x94>)
 8000c06:	f000 fa1d 	bl	8001044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c10:	2300      	movs	r3, #0
 8000c12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	2300      	movs	r3, #0
 8000c16:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c18:	f107 0310 	add.w	r3, r7, #16
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4805      	ldr	r0, [pc, #20]	; (8000c34 <HAL_UART_MspInit+0x94>)
 8000c20:	f000 fa10 	bl	8001044 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000c24:	bf00      	nop
 8000c26:	3720      	adds	r7, #32
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	40013800 	.word	0x40013800
 8000c30:	40021000 	.word	0x40021000
 8000c34:	40010800 	.word	0x40010800

08000c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bc80      	pop	{r7}
 8000c42:	4770      	bx	lr

08000c44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c48:	e7fe      	b.n	8000c48 <HardFault_Handler+0x4>

08000c4a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c4e:	e7fe      	b.n	8000c4e <MemManage_Handler+0x4>

08000c50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c54:	e7fe      	b.n	8000c54 <BusFault_Handler+0x4>

08000c56 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c56:	b480      	push	{r7}
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c5a:	e7fe      	b.n	8000c5a <UsageFault_Handler+0x4>

08000c5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c60:	bf00      	nop
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bc80      	pop	{r7}
 8000c66:	4770      	bx	lr

08000c68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr

08000c74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr

08000c80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c84:	f000 f8b4 	bl	8000df0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c90:	4802      	ldr	r0, [pc, #8]	; (8000c9c <TIM1_UP_IRQHandler+0x10>)
 8000c92:	f001 fecb 	bl	8002a2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	2000016c 	.word	0x2000016c

08000ca0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ca8:	4a14      	ldr	r2, [pc, #80]	; (8000cfc <_sbrk+0x5c>)
 8000caa:	4b15      	ldr	r3, [pc, #84]	; (8000d00 <_sbrk+0x60>)
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cb4:	4b13      	ldr	r3, [pc, #76]	; (8000d04 <_sbrk+0x64>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d102      	bne.n	8000cc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cbc:	4b11      	ldr	r3, [pc, #68]	; (8000d04 <_sbrk+0x64>)
 8000cbe:	4a12      	ldr	r2, [pc, #72]	; (8000d08 <_sbrk+0x68>)
 8000cc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cc2:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <_sbrk+0x64>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d207      	bcs.n	8000ce0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cd0:	f002 fbbc 	bl	800344c <__errno>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	220c      	movs	r2, #12
 8000cd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cde:	e009      	b.n	8000cf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ce0:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <_sbrk+0x64>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ce6:	4b07      	ldr	r3, [pc, #28]	; (8000d04 <_sbrk+0x64>)
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4413      	add	r3, r2
 8000cee:	4a05      	ldr	r2, [pc, #20]	; (8000d04 <_sbrk+0x64>)
 8000cf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3718      	adds	r7, #24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	20005000 	.word	0x20005000
 8000d00:	00000400 	.word	0x00000400
 8000d04:	2000010c 	.word	0x2000010c
 8000d08:	200001c8 	.word	0x200001c8

08000d0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc80      	pop	{r7}
 8000d16:	4770      	bx	lr

08000d18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000d18:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000d1a:	e003      	b.n	8000d24 <LoopCopyDataInit>

08000d1c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000d1c:	4b0b      	ldr	r3, [pc, #44]	; (8000d4c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000d1e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000d20:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000d22:	3104      	adds	r1, #4

08000d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000d24:	480a      	ldr	r0, [pc, #40]	; (8000d50 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000d26:	4b0b      	ldr	r3, [pc, #44]	; (8000d54 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000d28:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000d2a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000d2c:	d3f6      	bcc.n	8000d1c <CopyDataInit>
  ldr r2, =_sbss
 8000d2e:	4a0a      	ldr	r2, [pc, #40]	; (8000d58 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000d30:	e002      	b.n	8000d38 <LoopFillZerobss>

08000d32 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000d32:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000d34:	f842 3b04 	str.w	r3, [r2], #4

08000d38 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000d38:	4b08      	ldr	r3, [pc, #32]	; (8000d5c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000d3a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000d3c:	d3f9      	bcc.n	8000d32 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d3e:	f7ff ffe5 	bl	8000d0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d42:	f002 fb89 	bl	8003458 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d46:	f7ff fb6b 	bl	8000420 <main>
  bx lr
 8000d4a:	4770      	bx	lr
  ldr r3, =_sidata
 8000d4c:	08003e48 	.word	0x08003e48
  ldr r0, =_sdata
 8000d50:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000d54:	20000090 	.word	0x20000090
  ldr r2, =_sbss
 8000d58:	20000090 	.word	0x20000090
  ldr r3, = _ebss
 8000d5c:	200001c8 	.word	0x200001c8

08000d60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d60:	e7fe      	b.n	8000d60 <ADC1_2_IRQHandler>
	...

08000d64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d68:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <HAL_Init+0x28>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a07      	ldr	r2, [pc, #28]	; (8000d8c <HAL_Init+0x28>)
 8000d6e:	f043 0310 	orr.w	r3, r3, #16
 8000d72:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d74:	2003      	movs	r0, #3
 8000d76:	f000 f923 	bl	8000fc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f000 f808 	bl	8000d90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d80:	f7ff fe92 	bl	8000aa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40022000 	.word	0x40022000

08000d90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d98:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <HAL_InitTick+0x54>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b12      	ldr	r3, [pc, #72]	; (8000de8 <HAL_InitTick+0x58>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	4619      	mov	r1, r3
 8000da2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000da6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 f93b 	bl	800102a <HAL_SYSTICK_Config>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e00e      	b.n	8000ddc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2b0f      	cmp	r3, #15
 8000dc2:	d80a      	bhi.n	8000dda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	6879      	ldr	r1, [r7, #4]
 8000dc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000dcc:	f000 f903 	bl	8000fd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dd0:	4a06      	ldr	r2, [pc, #24]	; (8000dec <HAL_InitTick+0x5c>)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	e000      	b.n	8000ddc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000020 	.word	0x20000020
 8000de8:	20000028 	.word	0x20000028
 8000dec:	20000024 	.word	0x20000024

08000df0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000df4:	4b05      	ldr	r3, [pc, #20]	; (8000e0c <HAL_IncTick+0x1c>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4b05      	ldr	r3, [pc, #20]	; (8000e10 <HAL_IncTick+0x20>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4413      	add	r3, r2
 8000e00:	4a03      	ldr	r2, [pc, #12]	; (8000e10 <HAL_IncTick+0x20>)
 8000e02:	6013      	str	r3, [r2, #0]
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr
 8000e0c:	20000028 	.word	0x20000028
 8000e10:	200001b4 	.word	0x200001b4

08000e14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  return uwTick;
 8000e18:	4b02      	ldr	r3, [pc, #8]	; (8000e24 <HAL_GetTick+0x10>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr
 8000e24:	200001b4 	.word	0x200001b4

08000e28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b085      	sub	sp, #20
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e38:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <__NVIC_SetPriorityGrouping+0x44>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e3e:	68ba      	ldr	r2, [r7, #8]
 8000e40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e44:	4013      	ands	r3, r2
 8000e46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e5a:	4a04      	ldr	r2, [pc, #16]	; (8000e6c <__NVIC_SetPriorityGrouping+0x44>)
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	60d3      	str	r3, [r2, #12]
}
 8000e60:	bf00      	nop
 8000e62:	3714      	adds	r7, #20
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bc80      	pop	{r7}
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e74:	4b04      	ldr	r3, [pc, #16]	; (8000e88 <__NVIC_GetPriorityGrouping+0x18>)
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	0a1b      	lsrs	r3, r3, #8
 8000e7a:	f003 0307 	and.w	r3, r3, #7
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bc80      	pop	{r7}
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	db0b      	blt.n	8000eb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	f003 021f 	and.w	r2, r3, #31
 8000ea4:	4906      	ldr	r1, [pc, #24]	; (8000ec0 <__NVIC_EnableIRQ+0x34>)
 8000ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eaa:	095b      	lsrs	r3, r3, #5
 8000eac:	2001      	movs	r0, #1
 8000eae:	fa00 f202 	lsl.w	r2, r0, r2
 8000eb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	e000e100 	.word	0xe000e100

08000ec4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	6039      	str	r1, [r7, #0]
 8000ece:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	db0a      	blt.n	8000eee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	b2da      	uxtb	r2, r3
 8000edc:	490c      	ldr	r1, [pc, #48]	; (8000f10 <__NVIC_SetPriority+0x4c>)
 8000ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee2:	0112      	lsls	r2, r2, #4
 8000ee4:	b2d2      	uxtb	r2, r2
 8000ee6:	440b      	add	r3, r1
 8000ee8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eec:	e00a      	b.n	8000f04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	4908      	ldr	r1, [pc, #32]	; (8000f14 <__NVIC_SetPriority+0x50>)
 8000ef4:	79fb      	ldrb	r3, [r7, #7]
 8000ef6:	f003 030f 	and.w	r3, r3, #15
 8000efa:	3b04      	subs	r3, #4
 8000efc:	0112      	lsls	r2, r2, #4
 8000efe:	b2d2      	uxtb	r2, r2
 8000f00:	440b      	add	r3, r1
 8000f02:	761a      	strb	r2, [r3, #24]
}
 8000f04:	bf00      	nop
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bc80      	pop	{r7}
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	e000e100 	.word	0xe000e100
 8000f14:	e000ed00 	.word	0xe000ed00

08000f18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b089      	sub	sp, #36	; 0x24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f003 0307 	and.w	r3, r3, #7
 8000f2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	f1c3 0307 	rsb	r3, r3, #7
 8000f32:	2b04      	cmp	r3, #4
 8000f34:	bf28      	it	cs
 8000f36:	2304      	movcs	r3, #4
 8000f38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	3304      	adds	r3, #4
 8000f3e:	2b06      	cmp	r3, #6
 8000f40:	d902      	bls.n	8000f48 <NVIC_EncodePriority+0x30>
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	3b03      	subs	r3, #3
 8000f46:	e000      	b.n	8000f4a <NVIC_EncodePriority+0x32>
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	43da      	mvns	r2, r3
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	401a      	ands	r2, r3
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6a:	43d9      	mvns	r1, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f70:	4313      	orrs	r3, r2
         );
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3724      	adds	r7, #36	; 0x24
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr

08000f7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	3b01      	subs	r3, #1
 8000f88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f8c:	d301      	bcc.n	8000f92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e00f      	b.n	8000fb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f92:	4a0a      	ldr	r2, [pc, #40]	; (8000fbc <SysTick_Config+0x40>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3b01      	subs	r3, #1
 8000f98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f9a:	210f      	movs	r1, #15
 8000f9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fa0:	f7ff ff90 	bl	8000ec4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fa4:	4b05      	ldr	r3, [pc, #20]	; (8000fbc <SysTick_Config+0x40>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000faa:	4b04      	ldr	r3, [pc, #16]	; (8000fbc <SysTick_Config+0x40>)
 8000fac:	2207      	movs	r2, #7
 8000fae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	e000e010 	.word	0xe000e010

08000fc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f7ff ff2d 	bl	8000e28 <__NVIC_SetPriorityGrouping>
}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b086      	sub	sp, #24
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	4603      	mov	r3, r0
 8000fde:	60b9      	str	r1, [r7, #8]
 8000fe0:	607a      	str	r2, [r7, #4]
 8000fe2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fe8:	f7ff ff42 	bl	8000e70 <__NVIC_GetPriorityGrouping>
 8000fec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	68b9      	ldr	r1, [r7, #8]
 8000ff2:	6978      	ldr	r0, [r7, #20]
 8000ff4:	f7ff ff90 	bl	8000f18 <NVIC_EncodePriority>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff ff5f 	bl	8000ec4 <__NVIC_SetPriority>
}
 8001006:	bf00      	nop
 8001008:	3718      	adds	r7, #24
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	4603      	mov	r3, r0
 8001016:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff ff35 	bl	8000e8c <__NVIC_EnableIRQ>
}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	b082      	sub	sp, #8
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff ffa2 	bl	8000f7c <SysTick_Config>
 8001038:	4603      	mov	r3, r0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001044:	b480      	push	{r7}
 8001046:	b08b      	sub	sp, #44	; 0x2c
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800104e:	2300      	movs	r3, #0
 8001050:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001052:	2300      	movs	r3, #0
 8001054:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001056:	e169      	b.n	800132c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001058:	2201      	movs	r2, #1
 800105a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	69fa      	ldr	r2, [r7, #28]
 8001068:	4013      	ands	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	429a      	cmp	r2, r3
 8001072:	f040 8158 	bne.w	8001326 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	4a9a      	ldr	r2, [pc, #616]	; (80012e4 <HAL_GPIO_Init+0x2a0>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d05e      	beq.n	800113e <HAL_GPIO_Init+0xfa>
 8001080:	4a98      	ldr	r2, [pc, #608]	; (80012e4 <HAL_GPIO_Init+0x2a0>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d875      	bhi.n	8001172 <HAL_GPIO_Init+0x12e>
 8001086:	4a98      	ldr	r2, [pc, #608]	; (80012e8 <HAL_GPIO_Init+0x2a4>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d058      	beq.n	800113e <HAL_GPIO_Init+0xfa>
 800108c:	4a96      	ldr	r2, [pc, #600]	; (80012e8 <HAL_GPIO_Init+0x2a4>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d86f      	bhi.n	8001172 <HAL_GPIO_Init+0x12e>
 8001092:	4a96      	ldr	r2, [pc, #600]	; (80012ec <HAL_GPIO_Init+0x2a8>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d052      	beq.n	800113e <HAL_GPIO_Init+0xfa>
 8001098:	4a94      	ldr	r2, [pc, #592]	; (80012ec <HAL_GPIO_Init+0x2a8>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d869      	bhi.n	8001172 <HAL_GPIO_Init+0x12e>
 800109e:	4a94      	ldr	r2, [pc, #592]	; (80012f0 <HAL_GPIO_Init+0x2ac>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d04c      	beq.n	800113e <HAL_GPIO_Init+0xfa>
 80010a4:	4a92      	ldr	r2, [pc, #584]	; (80012f0 <HAL_GPIO_Init+0x2ac>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d863      	bhi.n	8001172 <HAL_GPIO_Init+0x12e>
 80010aa:	4a92      	ldr	r2, [pc, #584]	; (80012f4 <HAL_GPIO_Init+0x2b0>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d046      	beq.n	800113e <HAL_GPIO_Init+0xfa>
 80010b0:	4a90      	ldr	r2, [pc, #576]	; (80012f4 <HAL_GPIO_Init+0x2b0>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d85d      	bhi.n	8001172 <HAL_GPIO_Init+0x12e>
 80010b6:	2b12      	cmp	r3, #18
 80010b8:	d82a      	bhi.n	8001110 <HAL_GPIO_Init+0xcc>
 80010ba:	2b12      	cmp	r3, #18
 80010bc:	d859      	bhi.n	8001172 <HAL_GPIO_Init+0x12e>
 80010be:	a201      	add	r2, pc, #4	; (adr r2, 80010c4 <HAL_GPIO_Init+0x80>)
 80010c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c4:	0800113f 	.word	0x0800113f
 80010c8:	08001119 	.word	0x08001119
 80010cc:	0800112b 	.word	0x0800112b
 80010d0:	0800116d 	.word	0x0800116d
 80010d4:	08001173 	.word	0x08001173
 80010d8:	08001173 	.word	0x08001173
 80010dc:	08001173 	.word	0x08001173
 80010e0:	08001173 	.word	0x08001173
 80010e4:	08001173 	.word	0x08001173
 80010e8:	08001173 	.word	0x08001173
 80010ec:	08001173 	.word	0x08001173
 80010f0:	08001173 	.word	0x08001173
 80010f4:	08001173 	.word	0x08001173
 80010f8:	08001173 	.word	0x08001173
 80010fc:	08001173 	.word	0x08001173
 8001100:	08001173 	.word	0x08001173
 8001104:	08001173 	.word	0x08001173
 8001108:	08001121 	.word	0x08001121
 800110c:	08001135 	.word	0x08001135
 8001110:	4a79      	ldr	r2, [pc, #484]	; (80012f8 <HAL_GPIO_Init+0x2b4>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d013      	beq.n	800113e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001116:	e02c      	b.n	8001172 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	623b      	str	r3, [r7, #32]
          break;
 800111e:	e029      	b.n	8001174 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	3304      	adds	r3, #4
 8001126:	623b      	str	r3, [r7, #32]
          break;
 8001128:	e024      	b.n	8001174 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	68db      	ldr	r3, [r3, #12]
 800112e:	3308      	adds	r3, #8
 8001130:	623b      	str	r3, [r7, #32]
          break;
 8001132:	e01f      	b.n	8001174 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	330c      	adds	r3, #12
 800113a:	623b      	str	r3, [r7, #32]
          break;
 800113c:	e01a      	b.n	8001174 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d102      	bne.n	800114c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001146:	2304      	movs	r3, #4
 8001148:	623b      	str	r3, [r7, #32]
          break;
 800114a:	e013      	b.n	8001174 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d105      	bne.n	8001160 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001154:	2308      	movs	r3, #8
 8001156:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	69fa      	ldr	r2, [r7, #28]
 800115c:	611a      	str	r2, [r3, #16]
          break;
 800115e:	e009      	b.n	8001174 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001160:	2308      	movs	r3, #8
 8001162:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	69fa      	ldr	r2, [r7, #28]
 8001168:	615a      	str	r2, [r3, #20]
          break;
 800116a:	e003      	b.n	8001174 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800116c:	2300      	movs	r3, #0
 800116e:	623b      	str	r3, [r7, #32]
          break;
 8001170:	e000      	b.n	8001174 <HAL_GPIO_Init+0x130>
          break;
 8001172:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	2bff      	cmp	r3, #255	; 0xff
 8001178:	d801      	bhi.n	800117e <HAL_GPIO_Init+0x13a>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	e001      	b.n	8001182 <HAL_GPIO_Init+0x13e>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	3304      	adds	r3, #4
 8001182:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	2bff      	cmp	r3, #255	; 0xff
 8001188:	d802      	bhi.n	8001190 <HAL_GPIO_Init+0x14c>
 800118a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	e002      	b.n	8001196 <HAL_GPIO_Init+0x152>
 8001190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001192:	3b08      	subs	r3, #8
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	210f      	movs	r1, #15
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	fa01 f303 	lsl.w	r3, r1, r3
 80011a4:	43db      	mvns	r3, r3
 80011a6:	401a      	ands	r2, r3
 80011a8:	6a39      	ldr	r1, [r7, #32]
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	fa01 f303 	lsl.w	r3, r1, r3
 80011b0:	431a      	orrs	r2, r3
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	f000 80b1 	beq.w	8001326 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011c4:	4b4d      	ldr	r3, [pc, #308]	; (80012fc <HAL_GPIO_Init+0x2b8>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	4a4c      	ldr	r2, [pc, #304]	; (80012fc <HAL_GPIO_Init+0x2b8>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	6193      	str	r3, [r2, #24]
 80011d0:	4b4a      	ldr	r3, [pc, #296]	; (80012fc <HAL_GPIO_Init+0x2b8>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80011dc:	4a48      	ldr	r2, [pc, #288]	; (8001300 <HAL_GPIO_Init+0x2bc>)
 80011de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e0:	089b      	lsrs	r3, r3, #2
 80011e2:	3302      	adds	r3, #2
 80011e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ec:	f003 0303 	and.w	r3, r3, #3
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	220f      	movs	r2, #15
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	43db      	mvns	r3, r3
 80011fa:	68fa      	ldr	r2, [r7, #12]
 80011fc:	4013      	ands	r3, r2
 80011fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	4a40      	ldr	r2, [pc, #256]	; (8001304 <HAL_GPIO_Init+0x2c0>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d013      	beq.n	8001230 <HAL_GPIO_Init+0x1ec>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4a3f      	ldr	r2, [pc, #252]	; (8001308 <HAL_GPIO_Init+0x2c4>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d00d      	beq.n	800122c <HAL_GPIO_Init+0x1e8>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4a3e      	ldr	r2, [pc, #248]	; (800130c <HAL_GPIO_Init+0x2c8>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d007      	beq.n	8001228 <HAL_GPIO_Init+0x1e4>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4a3d      	ldr	r2, [pc, #244]	; (8001310 <HAL_GPIO_Init+0x2cc>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d101      	bne.n	8001224 <HAL_GPIO_Init+0x1e0>
 8001220:	2303      	movs	r3, #3
 8001222:	e006      	b.n	8001232 <HAL_GPIO_Init+0x1ee>
 8001224:	2304      	movs	r3, #4
 8001226:	e004      	b.n	8001232 <HAL_GPIO_Init+0x1ee>
 8001228:	2302      	movs	r3, #2
 800122a:	e002      	b.n	8001232 <HAL_GPIO_Init+0x1ee>
 800122c:	2301      	movs	r3, #1
 800122e:	e000      	b.n	8001232 <HAL_GPIO_Init+0x1ee>
 8001230:	2300      	movs	r3, #0
 8001232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001234:	f002 0203 	and.w	r2, r2, #3
 8001238:	0092      	lsls	r2, r2, #2
 800123a:	4093      	lsls	r3, r2
 800123c:	68fa      	ldr	r2, [r7, #12]
 800123e:	4313      	orrs	r3, r2
 8001240:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001242:	492f      	ldr	r1, [pc, #188]	; (8001300 <HAL_GPIO_Init+0x2bc>)
 8001244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001246:	089b      	lsrs	r3, r3, #2
 8001248:	3302      	adds	r3, #2
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d006      	beq.n	800126a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800125c:	4b2d      	ldr	r3, [pc, #180]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	492c      	ldr	r1, [pc, #176]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 8001262:	69bb      	ldr	r3, [r7, #24]
 8001264:	4313      	orrs	r3, r2
 8001266:	600b      	str	r3, [r1, #0]
 8001268:	e006      	b.n	8001278 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800126a:	4b2a      	ldr	r3, [pc, #168]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	43db      	mvns	r3, r3
 8001272:	4928      	ldr	r1, [pc, #160]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 8001274:	4013      	ands	r3, r2
 8001276:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d006      	beq.n	8001292 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001284:	4b23      	ldr	r3, [pc, #140]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 8001286:	685a      	ldr	r2, [r3, #4]
 8001288:	4922      	ldr	r1, [pc, #136]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	4313      	orrs	r3, r2
 800128e:	604b      	str	r3, [r1, #4]
 8001290:	e006      	b.n	80012a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001292:	4b20      	ldr	r3, [pc, #128]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 8001294:	685a      	ldr	r2, [r3, #4]
 8001296:	69bb      	ldr	r3, [r7, #24]
 8001298:	43db      	mvns	r3, r3
 800129a:	491e      	ldr	r1, [pc, #120]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 800129c:	4013      	ands	r3, r2
 800129e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d006      	beq.n	80012ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012ac:	4b19      	ldr	r3, [pc, #100]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	4918      	ldr	r1, [pc, #96]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	608b      	str	r3, [r1, #8]
 80012b8:	e006      	b.n	80012c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012ba:	4b16      	ldr	r3, [pc, #88]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 80012bc:	689a      	ldr	r2, [r3, #8]
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	43db      	mvns	r3, r3
 80012c2:	4914      	ldr	r1, [pc, #80]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 80012c4:	4013      	ands	r3, r2
 80012c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d021      	beq.n	8001318 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012d4:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 80012d6:	68da      	ldr	r2, [r3, #12]
 80012d8:	490e      	ldr	r1, [pc, #56]	; (8001314 <HAL_GPIO_Init+0x2d0>)
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	4313      	orrs	r3, r2
 80012de:	60cb      	str	r3, [r1, #12]
 80012e0:	e021      	b.n	8001326 <HAL_GPIO_Init+0x2e2>
 80012e2:	bf00      	nop
 80012e4:	10320000 	.word	0x10320000
 80012e8:	10310000 	.word	0x10310000
 80012ec:	10220000 	.word	0x10220000
 80012f0:	10210000 	.word	0x10210000
 80012f4:	10120000 	.word	0x10120000
 80012f8:	10110000 	.word	0x10110000
 80012fc:	40021000 	.word	0x40021000
 8001300:	40010000 	.word	0x40010000
 8001304:	40010800 	.word	0x40010800
 8001308:	40010c00 	.word	0x40010c00
 800130c:	40011000 	.word	0x40011000
 8001310:	40011400 	.word	0x40011400
 8001314:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001318:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <HAL_GPIO_Init+0x304>)
 800131a:	68da      	ldr	r2, [r3, #12]
 800131c:	69bb      	ldr	r3, [r7, #24]
 800131e:	43db      	mvns	r3, r3
 8001320:	4909      	ldr	r1, [pc, #36]	; (8001348 <HAL_GPIO_Init+0x304>)
 8001322:	4013      	ands	r3, r2
 8001324:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001328:	3301      	adds	r3, #1
 800132a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001332:	fa22 f303 	lsr.w	r3, r2, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	f47f ae8e 	bne.w	8001058 <HAL_GPIO_Init+0x14>
  }
}
 800133c:	bf00      	nop
 800133e:	bf00      	nop
 8001340:	372c      	adds	r7, #44	; 0x2c
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr
 8001348:	40010400 	.word	0x40010400

0800134c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	807b      	strh	r3, [r7, #2]
 8001358:	4613      	mov	r3, r2
 800135a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800135c:	787b      	ldrb	r3, [r7, #1]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d003      	beq.n	800136a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001362:	887a      	ldrh	r2, [r7, #2]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001368:	e003      	b.n	8001372 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800136a:	887b      	ldrh	r3, [r7, #2]
 800136c:	041a      	lsls	r2, r3, #16
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	611a      	str	r2, [r3, #16]
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr

0800137c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	460b      	mov	r3, r1
 8001386:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800138e:	887a      	ldrh	r2, [r7, #2]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4013      	ands	r3, r2
 8001394:	041a      	lsls	r2, r3, #16
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	43d9      	mvns	r1, r3
 800139a:	887b      	ldrh	r3, [r7, #2]
 800139c:	400b      	ands	r3, r1
 800139e:	431a      	orrs	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	611a      	str	r2, [r3, #16]
}
 80013a4:	bf00      	nop
 80013a6:	3714      	adds	r7, #20
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bc80      	pop	{r7}
 80013ac:	4770      	bx	lr
	...

080013b0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80013b4:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <HAL_PWR_EnableBkUpAccess+0x14>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	601a      	str	r2, [r3, #0]
}
 80013ba:	bf00      	nop
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	420e0020 	.word	0x420e0020

080013c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d101      	bne.n	80013da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e26c      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	f000 8087 	beq.w	80014f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013e8:	4b92      	ldr	r3, [pc, #584]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 030c 	and.w	r3, r3, #12
 80013f0:	2b04      	cmp	r3, #4
 80013f2:	d00c      	beq.n	800140e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013f4:	4b8f      	ldr	r3, [pc, #572]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f003 030c 	and.w	r3, r3, #12
 80013fc:	2b08      	cmp	r3, #8
 80013fe:	d112      	bne.n	8001426 <HAL_RCC_OscConfig+0x5e>
 8001400:	4b8c      	ldr	r3, [pc, #560]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001408:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800140c:	d10b      	bne.n	8001426 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800140e:	4b89      	ldr	r3, [pc, #548]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d06c      	beq.n	80014f4 <HAL_RCC_OscConfig+0x12c>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d168      	bne.n	80014f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e246      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800142e:	d106      	bne.n	800143e <HAL_RCC_OscConfig+0x76>
 8001430:	4b80      	ldr	r3, [pc, #512]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a7f      	ldr	r2, [pc, #508]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001436:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800143a:	6013      	str	r3, [r2, #0]
 800143c:	e02e      	b.n	800149c <HAL_RCC_OscConfig+0xd4>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d10c      	bne.n	8001460 <HAL_RCC_OscConfig+0x98>
 8001446:	4b7b      	ldr	r3, [pc, #492]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a7a      	ldr	r2, [pc, #488]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 800144c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001450:	6013      	str	r3, [r2, #0]
 8001452:	4b78      	ldr	r3, [pc, #480]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a77      	ldr	r2, [pc, #476]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001458:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800145c:	6013      	str	r3, [r2, #0]
 800145e:	e01d      	b.n	800149c <HAL_RCC_OscConfig+0xd4>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001468:	d10c      	bne.n	8001484 <HAL_RCC_OscConfig+0xbc>
 800146a:	4b72      	ldr	r3, [pc, #456]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a71      	ldr	r2, [pc, #452]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001470:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001474:	6013      	str	r3, [r2, #0]
 8001476:	4b6f      	ldr	r3, [pc, #444]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a6e      	ldr	r2, [pc, #440]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 800147c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001480:	6013      	str	r3, [r2, #0]
 8001482:	e00b      	b.n	800149c <HAL_RCC_OscConfig+0xd4>
 8001484:	4b6b      	ldr	r3, [pc, #428]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a6a      	ldr	r2, [pc, #424]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 800148a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800148e:	6013      	str	r3, [r2, #0]
 8001490:	4b68      	ldr	r3, [pc, #416]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a67      	ldr	r2, [pc, #412]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001496:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800149a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d013      	beq.n	80014cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a4:	f7ff fcb6 	bl	8000e14 <HAL_GetTick>
 80014a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014aa:	e008      	b.n	80014be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014ac:	f7ff fcb2 	bl	8000e14 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b64      	cmp	r3, #100	; 0x64
 80014b8:	d901      	bls.n	80014be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e1fa      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014be:	4b5d      	ldr	r3, [pc, #372]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d0f0      	beq.n	80014ac <HAL_RCC_OscConfig+0xe4>
 80014ca:	e014      	b.n	80014f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014cc:	f7ff fca2 	bl	8000e14 <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014d4:	f7ff fc9e 	bl	8000e14 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b64      	cmp	r3, #100	; 0x64
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e1e6      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014e6:	4b53      	ldr	r3, [pc, #332]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1f0      	bne.n	80014d4 <HAL_RCC_OscConfig+0x10c>
 80014f2:	e000      	b.n	80014f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d063      	beq.n	80015ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001502:	4b4c      	ldr	r3, [pc, #304]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f003 030c 	and.w	r3, r3, #12
 800150a:	2b00      	cmp	r3, #0
 800150c:	d00b      	beq.n	8001526 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800150e:	4b49      	ldr	r3, [pc, #292]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	f003 030c 	and.w	r3, r3, #12
 8001516:	2b08      	cmp	r3, #8
 8001518:	d11c      	bne.n	8001554 <HAL_RCC_OscConfig+0x18c>
 800151a:	4b46      	ldr	r3, [pc, #280]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d116      	bne.n	8001554 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001526:	4b43      	ldr	r3, [pc, #268]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b00      	cmp	r3, #0
 8001530:	d005      	beq.n	800153e <HAL_RCC_OscConfig+0x176>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	691b      	ldr	r3, [r3, #16]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d001      	beq.n	800153e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e1ba      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800153e:	4b3d      	ldr	r3, [pc, #244]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	695b      	ldr	r3, [r3, #20]
 800154a:	00db      	lsls	r3, r3, #3
 800154c:	4939      	ldr	r1, [pc, #228]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 800154e:	4313      	orrs	r3, r2
 8001550:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001552:	e03a      	b.n	80015ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	691b      	ldr	r3, [r3, #16]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d020      	beq.n	800159e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800155c:	4b36      	ldr	r3, [pc, #216]	; (8001638 <HAL_RCC_OscConfig+0x270>)
 800155e:	2201      	movs	r2, #1
 8001560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001562:	f7ff fc57 	bl	8000e14 <HAL_GetTick>
 8001566:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001568:	e008      	b.n	800157c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800156a:	f7ff fc53 	bl	8000e14 <HAL_GetTick>
 800156e:	4602      	mov	r2, r0
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	2b02      	cmp	r3, #2
 8001576:	d901      	bls.n	800157c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001578:	2303      	movs	r3, #3
 800157a:	e19b      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800157c:	4b2d      	ldr	r3, [pc, #180]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f003 0302 	and.w	r3, r3, #2
 8001584:	2b00      	cmp	r3, #0
 8001586:	d0f0      	beq.n	800156a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001588:	4b2a      	ldr	r3, [pc, #168]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	695b      	ldr	r3, [r3, #20]
 8001594:	00db      	lsls	r3, r3, #3
 8001596:	4927      	ldr	r1, [pc, #156]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001598:	4313      	orrs	r3, r2
 800159a:	600b      	str	r3, [r1, #0]
 800159c:	e015      	b.n	80015ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800159e:	4b26      	ldr	r3, [pc, #152]	; (8001638 <HAL_RCC_OscConfig+0x270>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a4:	f7ff fc36 	bl	8000e14 <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015ac:	f7ff fc32 	bl	8000e14 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e17a      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015be:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1f0      	bne.n	80015ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0308 	and.w	r3, r3, #8
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d03a      	beq.n	800164c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d019      	beq.n	8001612 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015de:	4b17      	ldr	r3, [pc, #92]	; (800163c <HAL_RCC_OscConfig+0x274>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e4:	f7ff fc16 	bl	8000e14 <HAL_GetTick>
 80015e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ea:	e008      	b.n	80015fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015ec:	f7ff fc12 	bl	8000e14 <HAL_GetTick>
 80015f0:	4602      	mov	r2, r0
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d901      	bls.n	80015fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e15a      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015fe:	4b0d      	ldr	r3, [pc, #52]	; (8001634 <HAL_RCC_OscConfig+0x26c>)
 8001600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	2b00      	cmp	r3, #0
 8001608:	d0f0      	beq.n	80015ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800160a:	2001      	movs	r0, #1
 800160c:	f000 fad8 	bl	8001bc0 <RCC_Delay>
 8001610:	e01c      	b.n	800164c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001612:	4b0a      	ldr	r3, [pc, #40]	; (800163c <HAL_RCC_OscConfig+0x274>)
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001618:	f7ff fbfc 	bl	8000e14 <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800161e:	e00f      	b.n	8001640 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001620:	f7ff fbf8 	bl	8000e14 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b02      	cmp	r3, #2
 800162c:	d908      	bls.n	8001640 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e140      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
 8001632:	bf00      	nop
 8001634:	40021000 	.word	0x40021000
 8001638:	42420000 	.word	0x42420000
 800163c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001640:	4b9e      	ldr	r3, [pc, #632]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001644:	f003 0302 	and.w	r3, r3, #2
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1e9      	bne.n	8001620 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0304 	and.w	r3, r3, #4
 8001654:	2b00      	cmp	r3, #0
 8001656:	f000 80a6 	beq.w	80017a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800165a:	2300      	movs	r3, #0
 800165c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800165e:	4b97      	ldr	r3, [pc, #604]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d10d      	bne.n	8001686 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800166a:	4b94      	ldr	r3, [pc, #592]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	4a93      	ldr	r2, [pc, #588]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001670:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001674:	61d3      	str	r3, [r2, #28]
 8001676:	4b91      	ldr	r3, [pc, #580]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001678:	69db      	ldr	r3, [r3, #28]
 800167a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001682:	2301      	movs	r3, #1
 8001684:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001686:	4b8e      	ldr	r3, [pc, #568]	; (80018c0 <HAL_RCC_OscConfig+0x4f8>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800168e:	2b00      	cmp	r3, #0
 8001690:	d118      	bne.n	80016c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001692:	4b8b      	ldr	r3, [pc, #556]	; (80018c0 <HAL_RCC_OscConfig+0x4f8>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a8a      	ldr	r2, [pc, #552]	; (80018c0 <HAL_RCC_OscConfig+0x4f8>)
 8001698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800169c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800169e:	f7ff fbb9 	bl	8000e14 <HAL_GetTick>
 80016a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a4:	e008      	b.n	80016b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016a6:	f7ff fbb5 	bl	8000e14 <HAL_GetTick>
 80016aa:	4602      	mov	r2, r0
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	2b64      	cmp	r3, #100	; 0x64
 80016b2:	d901      	bls.n	80016b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e0fd      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016b8:	4b81      	ldr	r3, [pc, #516]	; (80018c0 <HAL_RCC_OscConfig+0x4f8>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d0f0      	beq.n	80016a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d106      	bne.n	80016da <HAL_RCC_OscConfig+0x312>
 80016cc:	4b7b      	ldr	r3, [pc, #492]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 80016ce:	6a1b      	ldr	r3, [r3, #32]
 80016d0:	4a7a      	ldr	r2, [pc, #488]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	6213      	str	r3, [r2, #32]
 80016d8:	e02d      	b.n	8001736 <HAL_RCC_OscConfig+0x36e>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d10c      	bne.n	80016fc <HAL_RCC_OscConfig+0x334>
 80016e2:	4b76      	ldr	r3, [pc, #472]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 80016e4:	6a1b      	ldr	r3, [r3, #32]
 80016e6:	4a75      	ldr	r2, [pc, #468]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 80016e8:	f023 0301 	bic.w	r3, r3, #1
 80016ec:	6213      	str	r3, [r2, #32]
 80016ee:	4b73      	ldr	r3, [pc, #460]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 80016f0:	6a1b      	ldr	r3, [r3, #32]
 80016f2:	4a72      	ldr	r2, [pc, #456]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 80016f4:	f023 0304 	bic.w	r3, r3, #4
 80016f8:	6213      	str	r3, [r2, #32]
 80016fa:	e01c      	b.n	8001736 <HAL_RCC_OscConfig+0x36e>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	2b05      	cmp	r3, #5
 8001702:	d10c      	bne.n	800171e <HAL_RCC_OscConfig+0x356>
 8001704:	4b6d      	ldr	r3, [pc, #436]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001706:	6a1b      	ldr	r3, [r3, #32]
 8001708:	4a6c      	ldr	r2, [pc, #432]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 800170a:	f043 0304 	orr.w	r3, r3, #4
 800170e:	6213      	str	r3, [r2, #32]
 8001710:	4b6a      	ldr	r3, [pc, #424]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001712:	6a1b      	ldr	r3, [r3, #32]
 8001714:	4a69      	ldr	r2, [pc, #420]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001716:	f043 0301 	orr.w	r3, r3, #1
 800171a:	6213      	str	r3, [r2, #32]
 800171c:	e00b      	b.n	8001736 <HAL_RCC_OscConfig+0x36e>
 800171e:	4b67      	ldr	r3, [pc, #412]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001720:	6a1b      	ldr	r3, [r3, #32]
 8001722:	4a66      	ldr	r2, [pc, #408]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001724:	f023 0301 	bic.w	r3, r3, #1
 8001728:	6213      	str	r3, [r2, #32]
 800172a:	4b64      	ldr	r3, [pc, #400]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 800172c:	6a1b      	ldr	r3, [r3, #32]
 800172e:	4a63      	ldr	r2, [pc, #396]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001730:	f023 0304 	bic.w	r3, r3, #4
 8001734:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d015      	beq.n	800176a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800173e:	f7ff fb69 	bl	8000e14 <HAL_GetTick>
 8001742:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001744:	e00a      	b.n	800175c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001746:	f7ff fb65 	bl	8000e14 <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	f241 3288 	movw	r2, #5000	; 0x1388
 8001754:	4293      	cmp	r3, r2
 8001756:	d901      	bls.n	800175c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e0ab      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800175c:	4b57      	ldr	r3, [pc, #348]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 800175e:	6a1b      	ldr	r3, [r3, #32]
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d0ee      	beq.n	8001746 <HAL_RCC_OscConfig+0x37e>
 8001768:	e014      	b.n	8001794 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800176a:	f7ff fb53 	bl	8000e14 <HAL_GetTick>
 800176e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001770:	e00a      	b.n	8001788 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001772:	f7ff fb4f 	bl	8000e14 <HAL_GetTick>
 8001776:	4602      	mov	r2, r0
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001780:	4293      	cmp	r3, r2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e095      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001788:	4b4c      	ldr	r3, [pc, #304]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 800178a:	6a1b      	ldr	r3, [r3, #32]
 800178c:	f003 0302 	and.w	r3, r3, #2
 8001790:	2b00      	cmp	r3, #0
 8001792:	d1ee      	bne.n	8001772 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001794:	7dfb      	ldrb	r3, [r7, #23]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d105      	bne.n	80017a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800179a:	4b48      	ldr	r3, [pc, #288]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	4a47      	ldr	r2, [pc, #284]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 80017a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	69db      	ldr	r3, [r3, #28]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f000 8081 	beq.w	80018b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017b0:	4b42      	ldr	r3, [pc, #264]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f003 030c 	and.w	r3, r3, #12
 80017b8:	2b08      	cmp	r3, #8
 80017ba:	d061      	beq.n	8001880 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	69db      	ldr	r3, [r3, #28]
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	d146      	bne.n	8001852 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c4:	4b3f      	ldr	r3, [pc, #252]	; (80018c4 <HAL_RCC_OscConfig+0x4fc>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ca:	f7ff fb23 	bl	8000e14 <HAL_GetTick>
 80017ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017d0:	e008      	b.n	80017e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017d2:	f7ff fb1f 	bl	8000e14 <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d901      	bls.n	80017e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80017e0:	2303      	movs	r3, #3
 80017e2:	e067      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017e4:	4b35      	ldr	r3, [pc, #212]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d1f0      	bne.n	80017d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017f8:	d108      	bne.n	800180c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017fa:	4b30      	ldr	r3, [pc, #192]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	492d      	ldr	r1, [pc, #180]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001808:	4313      	orrs	r3, r2
 800180a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800180c:	4b2b      	ldr	r3, [pc, #172]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6a19      	ldr	r1, [r3, #32]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181c:	430b      	orrs	r3, r1
 800181e:	4927      	ldr	r1, [pc, #156]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001820:	4313      	orrs	r3, r2
 8001822:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001824:	4b27      	ldr	r3, [pc, #156]	; (80018c4 <HAL_RCC_OscConfig+0x4fc>)
 8001826:	2201      	movs	r2, #1
 8001828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182a:	f7ff faf3 	bl	8000e14 <HAL_GetTick>
 800182e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001830:	e008      	b.n	8001844 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001832:	f7ff faef 	bl	8000e14 <HAL_GetTick>
 8001836:	4602      	mov	r2, r0
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b02      	cmp	r3, #2
 800183e:	d901      	bls.n	8001844 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e037      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001844:	4b1d      	ldr	r3, [pc, #116]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0f0      	beq.n	8001832 <HAL_RCC_OscConfig+0x46a>
 8001850:	e02f      	b.n	80018b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001852:	4b1c      	ldr	r3, [pc, #112]	; (80018c4 <HAL_RCC_OscConfig+0x4fc>)
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001858:	f7ff fadc 	bl	8000e14 <HAL_GetTick>
 800185c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800185e:	e008      	b.n	8001872 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001860:	f7ff fad8 	bl	8000e14 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b02      	cmp	r3, #2
 800186c:	d901      	bls.n	8001872 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e020      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001872:	4b12      	ldr	r3, [pc, #72]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1f0      	bne.n	8001860 <HAL_RCC_OscConfig+0x498>
 800187e:	e018      	b.n	80018b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	69db      	ldr	r3, [r3, #28]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d101      	bne.n	800188c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e013      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800188c:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <HAL_RCC_OscConfig+0x4f4>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a1b      	ldr	r3, [r3, #32]
 800189c:	429a      	cmp	r2, r3
 800189e:	d106      	bne.n	80018ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d001      	beq.n	80018b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e000      	b.n	80018b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80018b2:	2300      	movs	r3, #0
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40021000 	.word	0x40021000
 80018c0:	40007000 	.word	0x40007000
 80018c4:	42420060 	.word	0x42420060

080018c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d101      	bne.n	80018dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e0d0      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018dc:	4b6a      	ldr	r3, [pc, #424]	; (8001a88 <HAL_RCC_ClockConfig+0x1c0>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0307 	and.w	r3, r3, #7
 80018e4:	683a      	ldr	r2, [r7, #0]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d910      	bls.n	800190c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ea:	4b67      	ldr	r3, [pc, #412]	; (8001a88 <HAL_RCC_ClockConfig+0x1c0>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f023 0207 	bic.w	r2, r3, #7
 80018f2:	4965      	ldr	r1, [pc, #404]	; (8001a88 <HAL_RCC_ClockConfig+0x1c0>)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fa:	4b63      	ldr	r3, [pc, #396]	; (8001a88 <HAL_RCC_ClockConfig+0x1c0>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0307 	and.w	r3, r3, #7
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	429a      	cmp	r2, r3
 8001906:	d001      	beq.n	800190c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e0b8      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0302 	and.w	r3, r3, #2
 8001914:	2b00      	cmp	r3, #0
 8001916:	d020      	beq.n	800195a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0304 	and.w	r3, r3, #4
 8001920:	2b00      	cmp	r3, #0
 8001922:	d005      	beq.n	8001930 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001924:	4b59      	ldr	r3, [pc, #356]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	4a58      	ldr	r2, [pc, #352]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 800192a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800192e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0308 	and.w	r3, r3, #8
 8001938:	2b00      	cmp	r3, #0
 800193a:	d005      	beq.n	8001948 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800193c:	4b53      	ldr	r3, [pc, #332]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	4a52      	ldr	r2, [pc, #328]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 8001942:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001946:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001948:	4b50      	ldr	r3, [pc, #320]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	494d      	ldr	r1, [pc, #308]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 8001956:	4313      	orrs	r3, r2
 8001958:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	2b00      	cmp	r3, #0
 8001964:	d040      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	2b01      	cmp	r3, #1
 800196c:	d107      	bne.n	800197e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800196e:	4b47      	ldr	r3, [pc, #284]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d115      	bne.n	80019a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e07f      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	2b02      	cmp	r3, #2
 8001984:	d107      	bne.n	8001996 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001986:	4b41      	ldr	r3, [pc, #260]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d109      	bne.n	80019a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e073      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001996:	4b3d      	ldr	r3, [pc, #244]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d101      	bne.n	80019a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e06b      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019a6:	4b39      	ldr	r3, [pc, #228]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f023 0203 	bic.w	r2, r3, #3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	4936      	ldr	r1, [pc, #216]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 80019b4:	4313      	orrs	r3, r2
 80019b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019b8:	f7ff fa2c 	bl	8000e14 <HAL_GetTick>
 80019bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019be:	e00a      	b.n	80019d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c0:	f7ff fa28 	bl	8000e14 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e053      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019d6:	4b2d      	ldr	r3, [pc, #180]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f003 020c 	and.w	r2, r3, #12
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d1eb      	bne.n	80019c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019e8:	4b27      	ldr	r3, [pc, #156]	; (8001a88 <HAL_RCC_ClockConfig+0x1c0>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0307 	and.w	r3, r3, #7
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d210      	bcs.n	8001a18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019f6:	4b24      	ldr	r3, [pc, #144]	; (8001a88 <HAL_RCC_ClockConfig+0x1c0>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f023 0207 	bic.w	r2, r3, #7
 80019fe:	4922      	ldr	r1, [pc, #136]	; (8001a88 <HAL_RCC_ClockConfig+0x1c0>)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a06:	4b20      	ldr	r3, [pc, #128]	; (8001a88 <HAL_RCC_ClockConfig+0x1c0>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0307 	and.w	r3, r3, #7
 8001a0e:	683a      	ldr	r2, [r7, #0]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d001      	beq.n	8001a18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e032      	b.n	8001a7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0304 	and.w	r3, r3, #4
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d008      	beq.n	8001a36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a24:	4b19      	ldr	r3, [pc, #100]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	4916      	ldr	r1, [pc, #88]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 8001a32:	4313      	orrs	r3, r2
 8001a34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d009      	beq.n	8001a56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a42:	4b12      	ldr	r3, [pc, #72]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	00db      	lsls	r3, r3, #3
 8001a50:	490e      	ldr	r1, [pc, #56]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 8001a52:	4313      	orrs	r3, r2
 8001a54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a56:	f000 f821 	bl	8001a9c <HAL_RCC_GetSysClockFreq>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <HAL_RCC_ClockConfig+0x1c4>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	091b      	lsrs	r3, r3, #4
 8001a62:	f003 030f 	and.w	r3, r3, #15
 8001a66:	490a      	ldr	r1, [pc, #40]	; (8001a90 <HAL_RCC_ClockConfig+0x1c8>)
 8001a68:	5ccb      	ldrb	r3, [r1, r3]
 8001a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a6e:	4a09      	ldr	r2, [pc, #36]	; (8001a94 <HAL_RCC_ClockConfig+0x1cc>)
 8001a70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a72:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <HAL_RCC_ClockConfig+0x1d0>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff f98a 	bl	8000d90 <HAL_InitTick>

  return HAL_OK;
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40022000 	.word	0x40022000
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	08003df4 	.word	0x08003df4
 8001a94:	20000020 	.word	0x20000020
 8001a98:	20000024 	.word	0x20000024

08001a9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a9c:	b490      	push	{r4, r7}
 8001a9e:	b08a      	sub	sp, #40	; 0x28
 8001aa0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001aa2:	4b2a      	ldr	r3, [pc, #168]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001aa4:	1d3c      	adds	r4, r7, #4
 8001aa6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001aa8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001aac:	f240 2301 	movw	r3, #513	; 0x201
 8001ab0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61bb      	str	r3, [r7, #24]
 8001aba:	2300      	movs	r3, #0
 8001abc:	627b      	str	r3, [r7, #36]	; 0x24
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ac6:	4b22      	ldr	r3, [pc, #136]	; (8001b50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f003 030c 	and.w	r3, r3, #12
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	d002      	beq.n	8001adc <HAL_RCC_GetSysClockFreq+0x40>
 8001ad6:	2b08      	cmp	r3, #8
 8001ad8:	d003      	beq.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x46>
 8001ada:	e02d      	b.n	8001b38 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001adc:	4b1d      	ldr	r3, [pc, #116]	; (8001b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ade:	623b      	str	r3, [r7, #32]
      break;
 8001ae0:	e02d      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	0c9b      	lsrs	r3, r3, #18
 8001ae6:	f003 030f 	and.w	r3, r3, #15
 8001aea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001aee:	4413      	add	r3, r2
 8001af0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001af4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d013      	beq.n	8001b28 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b00:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	0c5b      	lsrs	r3, r3, #17
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001b0e:	4413      	add	r3, r2
 8001b10:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001b14:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	4a0e      	ldr	r2, [pc, #56]	; (8001b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b1a:	fb02 f203 	mul.w	r2, r2, r3
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b24:	627b      	str	r3, [r7, #36]	; 0x24
 8001b26:	e004      	b.n	8001b32 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	4a0b      	ldr	r2, [pc, #44]	; (8001b58 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b2c:	fb02 f303 	mul.w	r3, r2, r3
 8001b30:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b34:	623b      	str	r3, [r7, #32]
      break;
 8001b36:	e002      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b38:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b3a:	623b      	str	r3, [r7, #32]
      break;
 8001b3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b3e:	6a3b      	ldr	r3, [r7, #32]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3728      	adds	r7, #40	; 0x28
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bc90      	pop	{r4, r7}
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	08003dd4 	.word	0x08003dd4
 8001b50:	40021000 	.word	0x40021000
 8001b54:	007a1200 	.word	0x007a1200
 8001b58:	003d0900 	.word	0x003d0900

08001b5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b60:	4b02      	ldr	r3, [pc, #8]	; (8001b6c <HAL_RCC_GetHCLKFreq+0x10>)
 8001b62:	681b      	ldr	r3, [r3, #0]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr
 8001b6c:	20000020 	.word	0x20000020

08001b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b74:	f7ff fff2 	bl	8001b5c <HAL_RCC_GetHCLKFreq>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	0a1b      	lsrs	r3, r3, #8
 8001b80:	f003 0307 	and.w	r3, r3, #7
 8001b84:	4903      	ldr	r1, [pc, #12]	; (8001b94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b86:	5ccb      	ldrb	r3, [r1, r3]
 8001b88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40021000 	.word	0x40021000
 8001b94:	08003e04 	.word	0x08003e04

08001b98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b9c:	f7ff ffde 	bl	8001b5c <HAL_RCC_GetHCLKFreq>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	4b05      	ldr	r3, [pc, #20]	; (8001bb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	0adb      	lsrs	r3, r3, #11
 8001ba8:	f003 0307 	and.w	r3, r3, #7
 8001bac:	4903      	ldr	r1, [pc, #12]	; (8001bbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bae:	5ccb      	ldrb	r3, [r1, r3]
 8001bb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	08003e04 	.word	0x08003e04

08001bc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001bc8:	4b0a      	ldr	r3, [pc, #40]	; (8001bf4 <RCC_Delay+0x34>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a0a      	ldr	r2, [pc, #40]	; (8001bf8 <RCC_Delay+0x38>)
 8001bce:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd2:	0a5b      	lsrs	r3, r3, #9
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	fb02 f303 	mul.w	r3, r2, r3
 8001bda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001bdc:	bf00      	nop
  }
  while (Delay --);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	1e5a      	subs	r2, r3, #1
 8001be2:	60fa      	str	r2, [r7, #12]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d1f9      	bne.n	8001bdc <RCC_Delay+0x1c>
}
 8001be8:	bf00      	nop
 8001bea:	bf00      	nop
 8001bec:	3714      	adds	r7, #20
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr
 8001bf4:	20000020 	.word	0x20000020
 8001bf8:	10624dd3 	.word	0x10624dd3

08001bfc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001c04:	2300      	movs	r3, #0
 8001c06:	613b      	str	r3, [r7, #16]
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0301 	and.w	r3, r3, #1
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d07d      	beq.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c1c:	4b4f      	ldr	r3, [pc, #316]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c1e:	69db      	ldr	r3, [r3, #28]
 8001c20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d10d      	bne.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c28:	4b4c      	ldr	r3, [pc, #304]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c2a:	69db      	ldr	r3, [r3, #28]
 8001c2c:	4a4b      	ldr	r2, [pc, #300]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c32:	61d3      	str	r3, [r2, #28]
 8001c34:	4b49      	ldr	r3, [pc, #292]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c36:	69db      	ldr	r3, [r3, #28]
 8001c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3c:	60bb      	str	r3, [r7, #8]
 8001c3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c40:	2301      	movs	r3, #1
 8001c42:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c44:	4b46      	ldr	r3, [pc, #280]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d118      	bne.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c50:	4b43      	ldr	r3, [pc, #268]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a42      	ldr	r2, [pc, #264]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001c56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c5a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c5c:	f7ff f8da 	bl	8000e14 <HAL_GetTick>
 8001c60:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c62:	e008      	b.n	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c64:	f7ff f8d6 	bl	8000e14 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b64      	cmp	r3, #100	; 0x64
 8001c70:	d901      	bls.n	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e06d      	b.n	8001d52 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c76:	4b3a      	ldr	r3, [pc, #232]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d0f0      	beq.n	8001c64 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001c82:	4b36      	ldr	r3, [pc, #216]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c84:	6a1b      	ldr	r3, [r3, #32]
 8001c86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c8a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d02e      	beq.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d027      	beq.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ca0:	4b2e      	ldr	r3, [pc, #184]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ca8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001caa:	4b2e      	ldr	r3, [pc, #184]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001cac:	2201      	movs	r2, #1
 8001cae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001cb0:	4b2c      	ldr	r3, [pc, #176]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001cb6:	4a29      	ldr	r2, [pc, #164]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d014      	beq.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc6:	f7ff f8a5 	bl	8000e14 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ccc:	e00a      	b.n	8001ce4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cce:	f7ff f8a1 	bl	8000e14 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e036      	b.n	8001d52 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ce4:	4b1d      	ldr	r3, [pc, #116]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d0ee      	beq.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001cf0:	4b1a      	ldr	r3, [pc, #104]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	4917      	ldr	r1, [pc, #92]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d02:	7dfb      	ldrb	r3, [r7, #23]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d105      	bne.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d08:	4b14      	ldr	r3, [pc, #80]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d0a:	69db      	ldr	r3, [r3, #28]
 8001d0c:	4a13      	ldr	r2, [pc, #76]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d12:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d008      	beq.n	8001d32 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001d20:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	490b      	ldr	r1, [pc, #44]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0310 	and.w	r3, r3, #16
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d008      	beq.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001d3e:	4b07      	ldr	r3, [pc, #28]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	4904      	ldr	r1, [pc, #16]	; (8001d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3718      	adds	r7, #24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	40007000 	.word	0x40007000
 8001d64:	42420440 	.word	0x42420440

08001d68 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001d68:	b590      	push	{r4, r7, lr}
 8001d6a:	b08d      	sub	sp, #52	; 0x34
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001d70:	4b5a      	ldr	r3, [pc, #360]	; (8001edc <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8001d72:	f107 040c 	add.w	r4, r7, #12
 8001d76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001d7c:	f240 2301 	movw	r3, #513	; 0x201
 8001d80:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001d82:	2300      	movs	r3, #0
 8001d84:	627b      	str	r3, [r7, #36]	; 0x24
 8001d86:	2300      	movs	r3, #0
 8001d88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
 8001d92:	2300      	movs	r3, #0
 8001d94:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2b10      	cmp	r3, #16
 8001d9a:	d00a      	beq.n	8001db2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b10      	cmp	r3, #16
 8001da0:	f200 8091 	bhi.w	8001ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d04c      	beq.n	8001e44 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d07c      	beq.n	8001eaa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001db0:	e089      	b.n	8001ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8001db2:	4b4b      	ldr	r3, [pc, #300]	; (8001ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001db8:	4b49      	ldr	r3, [pc, #292]	; (8001ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f000 8082 	beq.w	8001eca <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	0c9b      	lsrs	r3, r3, #18
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001dd2:	4413      	add	r3, r2
 8001dd4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001dd8:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d018      	beq.n	8001e16 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001de4:	4b3e      	ldr	r3, [pc, #248]	; (8001ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	0c5b      	lsrs	r3, r3, #17
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001df2:	4413      	add	r3, r2
 8001df4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001df8:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d00d      	beq.n	8001e20 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001e04:	4a37      	ldr	r2, [pc, #220]	; (8001ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8001e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e08:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e0c:	6a3b      	ldr	r3, [r7, #32]
 8001e0e:	fb02 f303 	mul.w	r3, r2, r3
 8001e12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e14:	e004      	b.n	8001e20 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e16:	6a3b      	ldr	r3, [r7, #32]
 8001e18:	4a33      	ldr	r2, [pc, #204]	; (8001ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8001e1a:	fb02 f303 	mul.w	r3, r2, r3
 8001e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001e20:	4b2f      	ldr	r3, [pc, #188]	; (8001ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e2c:	d102      	bne.n	8001e34 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8001e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e30:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001e32:	e04a      	b.n	8001eca <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8001e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	4a2c      	ldr	r2, [pc, #176]	; (8001eec <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8001e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e3e:	085b      	lsrs	r3, r3, #1
 8001e40:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001e42:	e042      	b.n	8001eca <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8001e44:	4b26      	ldr	r3, [pc, #152]	; (8001ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001e46:	6a1b      	ldr	r3, [r3, #32]
 8001e48:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e54:	d108      	bne.n	8001e68 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	f003 0302 	and.w	r3, r3, #2
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d003      	beq.n	8001e68 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8001e60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e64:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e66:	e01f      	b.n	8001ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e72:	d109      	bne.n	8001e88 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8001e74:	4b1a      	ldr	r3, [pc, #104]	; (8001ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e78:	f003 0302 	and.w	r3, r3, #2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d003      	beq.n	8001e88 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8001e80:	f649 4340 	movw	r3, #40000	; 0x9c40
 8001e84:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e86:	e00f      	b.n	8001ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001e92:	d11c      	bne.n	8001ece <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8001e94:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d016      	beq.n	8001ece <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8001ea0:	f24f 4324 	movw	r3, #62500	; 0xf424
 8001ea4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001ea6:	e012      	b.n	8001ece <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8001ea8:	e011      	b.n	8001ece <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001eaa:	f7ff fe75 	bl	8001b98 <HAL_RCC_GetPCLK2Freq>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	0b9b      	lsrs	r3, r3, #14
 8001eb6:	f003 0303 	and.w	r3, r3, #3
 8001eba:	3301      	adds	r3, #1
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001ec4:	e004      	b.n	8001ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001ec6:	bf00      	nop
 8001ec8:	e002      	b.n	8001ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001eca:	bf00      	nop
 8001ecc:	e000      	b.n	8001ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001ece:	bf00      	nop
    }
  }
  return (frequency);
 8001ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3734      	adds	r7, #52	; 0x34
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd90      	pop	{r4, r7, pc}
 8001eda:	bf00      	nop
 8001edc:	08003de4 	.word	0x08003de4
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	007a1200 	.word	0x007a1200
 8001ee8:	003d0900 	.word	0x003d0900
 8001eec:	aaaaaaab 	.word	0xaaaaaaab

08001ef0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e084      	b.n	8002010 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	7c5b      	ldrb	r3, [r3, #17]
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d105      	bne.n	8001f1c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f7fe fdf8 	bl	8000b0c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2202      	movs	r2, #2
 8001f20:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 fa3e 	bl	80023a4 <HAL_RTC_WaitForSynchro>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d004      	beq.n	8001f38 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2204      	movs	r2, #4
 8001f32:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e06b      	b.n	8002010 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 faf7 	bl	800252c <RTC_EnterInitMode>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d004      	beq.n	8001f4e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2204      	movs	r2, #4
 8001f48:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e060      	b.n	8002010 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	685a      	ldr	r2, [r3, #4]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f022 0207 	bic.w	r2, r2, #7
 8001f5c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d005      	beq.n	8001f72 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8001f66:	4b2c      	ldr	r3, [pc, #176]	; (8002018 <HAL_RTC_Init+0x128>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	4a2b      	ldr	r2, [pc, #172]	; (8002018 <HAL_RTC_Init+0x128>)
 8001f6c:	f023 0301 	bic.w	r3, r3, #1
 8001f70:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001f72:	4b29      	ldr	r3, [pc, #164]	; (8002018 <HAL_RTC_Init+0x128>)
 8001f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f76:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	4926      	ldr	r1, [pc, #152]	; (8002018 <HAL_RTC_Init+0x128>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f8c:	d003      	beq.n	8001f96 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	e00e      	b.n	8001fb4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001f96:	2001      	movs	r0, #1
 8001f98:	f7ff fee6 	bl	8001d68 <HAL_RCCEx_GetPeriphCLKFreq>
 8001f9c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d104      	bne.n	8001fae <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2204      	movs	r2, #4
 8001fa8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e030      	b.n	8002010 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f023 010f 	bic.w	r1, r3, #15
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	0c1a      	lsrs	r2, r3, #16
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	0c1b      	lsrs	r3, r3, #16
 8001fd2:	041b      	lsls	r3, r3, #16
 8001fd4:	68fa      	ldr	r2, [r7, #12]
 8001fd6:	b291      	uxth	r1, r2
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	6812      	ldr	r2, [r2, #0]
 8001fdc:	430b      	orrs	r3, r1
 8001fde:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 facb 	bl	800257c <RTC_ExitInitMode>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d004      	beq.n	8001ff6 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2204      	movs	r2, #4
 8001ff0:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e00c      	b.n	8002010 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2201      	movs	r2, #1
 8002000:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800200e:	2300      	movs	r3, #0
  }
}
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40006c00 	.word	0x40006c00

0800201c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800201c:	b590      	push	{r4, r7, lr}
 800201e:	b087      	sub	sp, #28
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8002028:	2300      	movs	r3, #0
 800202a:	617b      	str	r3, [r7, #20]
 800202c:	2300      	movs	r3, #0
 800202e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d002      	beq.n	800203c <HAL_RTC_SetTime+0x20>
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d101      	bne.n	8002040 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e080      	b.n	8002142 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	7c1b      	ldrb	r3, [r3, #16]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d101      	bne.n	800204c <HAL_RTC_SetTime+0x30>
 8002048:	2302      	movs	r3, #2
 800204a:	e07a      	b.n	8002142 <HAL_RTC_SetTime+0x126>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2201      	movs	r2, #1
 8002050:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2202      	movs	r2, #2
 8002056:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d113      	bne.n	8002086 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	461a      	mov	r2, r3
 8002064:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8002068:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	785b      	ldrb	r3, [r3, #1]
 8002070:	4619      	mov	r1, r3
 8002072:	460b      	mov	r3, r1
 8002074:	011b      	lsls	r3, r3, #4
 8002076:	1a5b      	subs	r3, r3, r1
 8002078:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800207a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800207c:	68ba      	ldr	r2, [r7, #8]
 800207e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002080:	4413      	add	r3, r2
 8002082:	617b      	str	r3, [r7, #20]
 8002084:	e01e      	b.n	80020c4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f000 fabb 	bl	8002606 <RTC_Bcd2ToByte>
 8002090:	4603      	mov	r3, r0
 8002092:	461a      	mov	r2, r3
 8002094:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8002098:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	785b      	ldrb	r3, [r3, #1]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f000 fab0 	bl	8002606 <RTC_Bcd2ToByte>
 80020a6:	4603      	mov	r3, r0
 80020a8:	461a      	mov	r2, r3
 80020aa:	4613      	mov	r3, r2
 80020ac:	011b      	lsls	r3, r3, #4
 80020ae:	1a9b      	subs	r3, r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80020b2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	789b      	ldrb	r3, [r3, #2]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f000 faa4 	bl	8002606 <RTC_Bcd2ToByte>
 80020be:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80020c0:	4423      	add	r3, r4
 80020c2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80020c4:	6979      	ldr	r1, [r7, #20]
 80020c6:	68f8      	ldr	r0, [r7, #12]
 80020c8:	f000 f9c9 	bl	800245e <RTC_WriteTimeCounter>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d007      	beq.n	80020e2 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2204      	movs	r2, #4
 80020d6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2200      	movs	r2, #0
 80020dc:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e02f      	b.n	8002142 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	685a      	ldr	r2, [r3, #4]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f022 0205 	bic.w	r2, r2, #5
 80020f0:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80020f2:	68f8      	ldr	r0, [r7, #12]
 80020f4:	f000 f9da 	bl	80024ac <RTC_ReadAlarmCounter>
 80020f8:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002100:	d018      	beq.n	8002134 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	429a      	cmp	r2, r3
 8002108:	d214      	bcs.n	8002134 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8002110:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002114:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002116:	6939      	ldr	r1, [r7, #16]
 8002118:	68f8      	ldr	r0, [r7, #12]
 800211a:	f000 f9e0 	bl	80024de <RTC_WriteAlarmCounter>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d007      	beq.n	8002134 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2204      	movs	r2, #4
 8002128:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2200      	movs	r2, #0
 800212e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e006      	b.n	8002142 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2201      	movs	r2, #1
 8002138:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2200      	movs	r2, #0
 800213e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8002140:	2300      	movs	r3, #0
  }
}
 8002142:	4618      	mov	r0, r3
 8002144:	371c      	adds	r7, #28
 8002146:	46bd      	mov	sp, r7
 8002148:	bd90      	pop	{r4, r7, pc}
	...

0800214c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b088      	sub	sp, #32
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8002158:	2300      	movs	r3, #0
 800215a:	61bb      	str	r3, [r7, #24]
 800215c:	2300      	movs	r3, #0
 800215e:	61fb      	str	r3, [r7, #28]
 8002160:	2300      	movs	r3, #0
 8002162:	617b      	str	r3, [r7, #20]
 8002164:	2300      	movs	r3, #0
 8002166:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d002      	beq.n	8002174 <HAL_RTC_GetTime+0x28>
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d101      	bne.n	8002178 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e0b5      	b.n	80022e4 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f003 0304 	and.w	r3, r3, #4
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e0ac      	b.n	80022e4 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	f000 f937 	bl	80023fe <RTC_ReadTimeCounter>
 8002190:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	4a55      	ldr	r2, [pc, #340]	; (80022ec <HAL_RTC_GetTime+0x1a0>)
 8002196:	fba2 2303 	umull	r2, r3, r2, r3
 800219a:	0adb      	lsrs	r3, r3, #11
 800219c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	4b52      	ldr	r3, [pc, #328]	; (80022ec <HAL_RTC_GetTime+0x1a0>)
 80021a2:	fba3 1302 	umull	r1, r3, r3, r2
 80021a6:	0adb      	lsrs	r3, r3, #11
 80021a8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80021ac:	fb01 f303 	mul.w	r3, r1, r3
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	4a4f      	ldr	r2, [pc, #316]	; (80022f0 <HAL_RTC_GetTime+0x1a4>)
 80021b4:	fba2 2303 	umull	r2, r3, r2, r3
 80021b8:	095b      	lsrs	r3, r3, #5
 80021ba:	b2da      	uxtb	r2, r3
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	4a4a      	ldr	r2, [pc, #296]	; (80022ec <HAL_RTC_GetTime+0x1a0>)
 80021c4:	fba2 1203 	umull	r1, r2, r2, r3
 80021c8:	0ad2      	lsrs	r2, r2, #11
 80021ca:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80021ce:	fb01 f202 	mul.w	r2, r1, r2
 80021d2:	1a9a      	subs	r2, r3, r2
 80021d4:	4b46      	ldr	r3, [pc, #280]	; (80022f0 <HAL_RTC_GetTime+0x1a4>)
 80021d6:	fba3 1302 	umull	r1, r3, r3, r2
 80021da:	0959      	lsrs	r1, r3, #5
 80021dc:	460b      	mov	r3, r1
 80021de:	011b      	lsls	r3, r3, #4
 80021e0:	1a5b      	subs	r3, r3, r1
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	1ad1      	subs	r1, r2, r3
 80021e6:	b2ca      	uxtb	r2, r1
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	2b17      	cmp	r3, #23
 80021f0:	d955      	bls.n	800229e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	4a3f      	ldr	r2, [pc, #252]	; (80022f4 <HAL_RTC_GetTime+0x1a8>)
 80021f6:	fba2 2303 	umull	r2, r3, r2, r3
 80021fa:	091b      	lsrs	r3, r3, #4
 80021fc:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80021fe:	6939      	ldr	r1, [r7, #16]
 8002200:	4b3c      	ldr	r3, [pc, #240]	; (80022f4 <HAL_RTC_GetTime+0x1a8>)
 8002202:	fba3 2301 	umull	r2, r3, r3, r1
 8002206:	091a      	lsrs	r2, r3, #4
 8002208:	4613      	mov	r3, r2
 800220a:	005b      	lsls	r3, r3, #1
 800220c:	4413      	add	r3, r2
 800220e:	00db      	lsls	r3, r3, #3
 8002210:	1aca      	subs	r2, r1, r3
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002218:	68f8      	ldr	r0, [r7, #12]
 800221a:	f000 f947 	bl	80024ac <RTC_ReadAlarmCounter>
 800221e:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002226:	d008      	beq.n	800223a <HAL_RTC_GetTime+0xee>
 8002228:	69fa      	ldr	r2, [r7, #28]
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	429a      	cmp	r2, r3
 800222e:	d904      	bls.n	800223a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8002230:	69fa      	ldr	r2, [r7, #28]
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	61fb      	str	r3, [r7, #28]
 8002238:	e002      	b.n	8002240 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800223a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800223e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	4a2d      	ldr	r2, [pc, #180]	; (80022f8 <HAL_RTC_GetTime+0x1ac>)
 8002244:	fb02 f303 	mul.w	r3, r2, r3
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800224e:	69b9      	ldr	r1, [r7, #24]
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f000 f904 	bl	800245e <RTC_WriteTimeCounter>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e041      	b.n	80022e4 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002266:	d00c      	beq.n	8002282 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8002268:	69fa      	ldr	r2, [r7, #28]
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	4413      	add	r3, r2
 800226e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002270:	69f9      	ldr	r1, [r7, #28]
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	f000 f933 	bl	80024de <RTC_WriteAlarmCounter>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00a      	beq.n	8002294 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e030      	b.n	80022e4 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002282:	69f9      	ldr	r1, [r7, #28]
 8002284:	68f8      	ldr	r0, [r7, #12]
 8002286:	f000 f92a 	bl	80024de <RTC_WriteAlarmCounter>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e027      	b.n	80022e4 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8002294:	6979      	ldr	r1, [r7, #20]
 8002296:	68f8      	ldr	r0, [r7, #12]
 8002298:	f000 f9d2 	bl	8002640 <RTC_DateUpdate>
 800229c:	e003      	b.n	80022a6 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d01a      	beq.n	80022e2 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f000 f98b 	bl	80025cc <RTC_ByteToBcd2>
 80022b6:	4603      	mov	r3, r0
 80022b8:	461a      	mov	r2, r3
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	785b      	ldrb	r3, [r3, #1]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f000 f982 	bl	80025cc <RTC_ByteToBcd2>
 80022c8:	4603      	mov	r3, r0
 80022ca:	461a      	mov	r2, r3
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	789b      	ldrb	r3, [r3, #2]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f000 f979 	bl	80025cc <RTC_ByteToBcd2>
 80022da:	4603      	mov	r3, r0
 80022dc:	461a      	mov	r2, r3
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3720      	adds	r7, #32
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	91a2b3c5 	.word	0x91a2b3c5
 80022f0:	88888889 	.word	0x88888889
 80022f4:	aaaaaaab 	.word	0xaaaaaaab
 80022f8:	00015180 	.word	0x00015180

080022fc <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8002308:	f107 0314 	add.w	r3, r7, #20
 800230c:	2100      	movs	r1, #0
 800230e:	460a      	mov	r2, r1
 8002310:	801a      	strh	r2, [r3, #0]
 8002312:	460a      	mov	r2, r1
 8002314:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d002      	beq.n	8002322 <HAL_RTC_GetDate+0x26>
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d101      	bne.n	8002326 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e03a      	b.n	800239c <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8002326:	f107 0314 	add.w	r3, r7, #20
 800232a:	2200      	movs	r2, #0
 800232c:	4619      	mov	r1, r3
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f7ff ff0c 	bl	800214c <HAL_RTC_GetTime>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e02e      	b.n	800239c <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	7b1a      	ldrb	r2, [r3, #12]
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	7bda      	ldrb	r2, [r3, #15]
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	7b5a      	ldrb	r2, [r3, #13]
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	7b9a      	ldrb	r2, [r3, #14]
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d01a      	beq.n	800239a <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	78db      	ldrb	r3, [r3, #3]
 8002368:	4618      	mov	r0, r3
 800236a:	f000 f92f 	bl	80025cc <RTC_ByteToBcd2>
 800236e:	4603      	mov	r3, r0
 8002370:	461a      	mov	r2, r3
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	785b      	ldrb	r3, [r3, #1]
 800237a:	4618      	mov	r0, r3
 800237c:	f000 f926 	bl	80025cc <RTC_ByteToBcd2>
 8002380:	4603      	mov	r3, r0
 8002382:	461a      	mov	r2, r3
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	789b      	ldrb	r3, [r3, #2]
 800238c:	4618      	mov	r0, r3
 800238e:	f000 f91d 	bl	80025cc <RTC_ByteToBcd2>
 8002392:	4603      	mov	r3, r0
 8002394:	461a      	mov	r2, r3
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800239a:	2300      	movs	r3, #0
}
 800239c:	4618      	mov	r0, r3
 800239e:	3718      	adds	r7, #24
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023ac:	2300      	movs	r3, #0
 80023ae:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d101      	bne.n	80023ba <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e01d      	b.n	80023f6 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f022 0208 	bic.w	r2, r2, #8
 80023c8:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80023ca:	f7fe fd23 	bl	8000e14 <HAL_GetTick>
 80023ce:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80023d0:	e009      	b.n	80023e6 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80023d2:	f7fe fd1f 	bl	8000e14 <HAL_GetTick>
 80023d6:	4602      	mov	r2, r0
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023e0:	d901      	bls.n	80023e6 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e007      	b.n	80023f6 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f003 0308 	and.w	r3, r3, #8
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d0ee      	beq.n	80023d2 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80023fe:	b480      	push	{r7}
 8002400:	b087      	sub	sp, #28
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8002406:	2300      	movs	r3, #0
 8002408:	827b      	strh	r3, [r7, #18]
 800240a:	2300      	movs	r3, #0
 800240c:	823b      	strh	r3, [r7, #16]
 800240e:	2300      	movs	r3, #0
 8002410:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8002412:	2300      	movs	r3, #0
 8002414:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	69db      	ldr	r3, [r3, #28]
 8002424:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800242e:	8a7a      	ldrh	r2, [r7, #18]
 8002430:	8a3b      	ldrh	r3, [r7, #16]
 8002432:	429a      	cmp	r2, r3
 8002434:	d008      	beq.n	8002448 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8002436:	8a3b      	ldrh	r3, [r7, #16]
 8002438:	041a      	lsls	r2, r3, #16
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	69db      	ldr	r3, [r3, #28]
 8002440:	b29b      	uxth	r3, r3
 8002442:	4313      	orrs	r3, r2
 8002444:	617b      	str	r3, [r7, #20]
 8002446:	e004      	b.n	8002452 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8002448:	8a7b      	ldrh	r3, [r7, #18]
 800244a:	041a      	lsls	r2, r3, #16
 800244c:	89fb      	ldrh	r3, [r7, #14]
 800244e:	4313      	orrs	r3, r2
 8002450:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8002452:	697b      	ldr	r3, [r7, #20]
}
 8002454:	4618      	mov	r0, r3
 8002456:	371c      	adds	r7, #28
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr

0800245e <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b084      	sub	sp, #16
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
 8002466:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002468:	2300      	movs	r3, #0
 800246a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f000 f85d 	bl	800252c <RTC_EnterInitMode>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d002      	beq.n	800247e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	73fb      	strb	r3, [r7, #15]
 800247c:	e011      	b.n	80024a2 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	683a      	ldr	r2, [r7, #0]
 8002484:	0c12      	lsrs	r2, r2, #16
 8002486:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	683a      	ldr	r2, [r7, #0]
 800248e:	b292      	uxth	r2, r2
 8002490:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f000 f872 	bl	800257c <RTC_ExitInitMode>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3710      	adds	r7, #16
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	81fb      	strh	r3, [r7, #14]
 80024b8:	2300      	movs	r3, #0
 80024ba:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ca:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80024cc:	89fb      	ldrh	r3, [r7, #14]
 80024ce:	041a      	lsls	r2, r3, #16
 80024d0:	89bb      	ldrh	r3, [r7, #12]
 80024d2:	4313      	orrs	r3, r2
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3714      	adds	r7, #20
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr

080024de <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b084      	sub	sp, #16
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
 80024e6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	f000 f81d 	bl	800252c <RTC_EnterInitMode>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d002      	beq.n	80024fe <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	73fb      	strb	r3, [r7, #15]
 80024fc:	e011      	b.n	8002522 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	0c12      	lsrs	r2, r2, #16
 8002506:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	b292      	uxth	r2, r2
 8002510:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 f832 	bl	800257c <RTC_ExitInitMode>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002522:	7bfb      	ldrb	r3, [r7, #15]
}
 8002524:	4618      	mov	r0, r3
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002534:	2300      	movs	r3, #0
 8002536:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8002538:	f7fe fc6c 	bl	8000e14 <HAL_GetTick>
 800253c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800253e:	e009      	b.n	8002554 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002540:	f7fe fc68 	bl	8000e14 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800254e:	d901      	bls.n	8002554 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e00f      	b.n	8002574 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f003 0320 	and.w	r3, r3, #32
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0ee      	beq.n	8002540 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	685a      	ldr	r2, [r3, #4]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f042 0210 	orr.w	r2, r2, #16
 8002570:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002584:	2300      	movs	r3, #0
 8002586:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	685a      	ldr	r2, [r3, #4]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 0210 	bic.w	r2, r2, #16
 8002596:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002598:	f7fe fc3c 	bl	8000e14 <HAL_GetTick>
 800259c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800259e:	e009      	b.n	80025b4 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80025a0:	f7fe fc38 	bl	8000e14 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025ae:	d901      	bls.n	80025b4 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e007      	b.n	80025c4 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f003 0320 	and.w	r3, r3, #32
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0ee      	beq.n	80025a0 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80025da:	e005      	b.n	80025e8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	3301      	adds	r3, #1
 80025e0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	3b0a      	subs	r3, #10
 80025e6:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80025e8:	79fb      	ldrb	r3, [r7, #7]
 80025ea:	2b09      	cmp	r3, #9
 80025ec:	d8f6      	bhi.n	80025dc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	011b      	lsls	r3, r3, #4
 80025f4:	b2da      	uxtb	r2, r3
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	b2db      	uxtb	r3, r3
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3714      	adds	r7, #20
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr

08002606 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002606:	b480      	push	{r7}
 8002608:	b085      	sub	sp, #20
 800260a:	af00      	add	r7, sp, #0
 800260c:	4603      	mov	r3, r0
 800260e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002610:	2300      	movs	r3, #0
 8002612:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	091b      	lsrs	r3, r3, #4
 8002618:	b2db      	uxtb	r3, r3
 800261a:	461a      	mov	r2, r3
 800261c:	4613      	mov	r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	4413      	add	r3, r2
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002626:	79fb      	ldrb	r3, [r7, #7]
 8002628:	f003 030f 	and.w	r3, r3, #15
 800262c:	b2da      	uxtb	r2, r3
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	b2db      	uxtb	r3, r3
 8002632:	4413      	add	r3, r2
 8002634:	b2db      	uxtb	r3, r3
}
 8002636:	4618      	mov	r0, r3
 8002638:	3714      	adds	r7, #20
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr

08002640 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800264a:	2300      	movs	r3, #0
 800264c:	617b      	str	r3, [r7, #20]
 800264e:	2300      	movs	r3, #0
 8002650:	613b      	str	r3, [r7, #16]
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8002656:	2300      	movs	r3, #0
 8002658:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	7bdb      	ldrb	r3, [r3, #15]
 800265e:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	7b5b      	ldrb	r3, [r3, #13]
 8002664:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	7b9b      	ldrb	r3, [r3, #14]
 800266a:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800266c:	2300      	movs	r3, #0
 800266e:	60bb      	str	r3, [r7, #8]
 8002670:	e06f      	b.n	8002752 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d011      	beq.n	800269c <RTC_DateUpdate+0x5c>
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	2b03      	cmp	r3, #3
 800267c:	d00e      	beq.n	800269c <RTC_DateUpdate+0x5c>
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	2b05      	cmp	r3, #5
 8002682:	d00b      	beq.n	800269c <RTC_DateUpdate+0x5c>
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	2b07      	cmp	r3, #7
 8002688:	d008      	beq.n	800269c <RTC_DateUpdate+0x5c>
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	2b08      	cmp	r3, #8
 800268e:	d005      	beq.n	800269c <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	2b0a      	cmp	r3, #10
 8002694:	d002      	beq.n	800269c <RTC_DateUpdate+0x5c>
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	2b0c      	cmp	r3, #12
 800269a:	d117      	bne.n	80026cc <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2b1e      	cmp	r3, #30
 80026a0:	d803      	bhi.n	80026aa <RTC_DateUpdate+0x6a>
      {
        day++;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	3301      	adds	r3, #1
 80026a6:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80026a8:	e050      	b.n	800274c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	2b0c      	cmp	r3, #12
 80026ae:	d005      	beq.n	80026bc <RTC_DateUpdate+0x7c>
        {
          month++;
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	3301      	adds	r3, #1
 80026b4:	613b      	str	r3, [r7, #16]
          day = 1U;
 80026b6:	2301      	movs	r3, #1
 80026b8:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80026ba:	e047      	b.n	800274c <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80026bc:	2301      	movs	r3, #1
 80026be:	613b      	str	r3, [r7, #16]
          day = 1U;
 80026c0:	2301      	movs	r3, #1
 80026c2:	60fb      	str	r3, [r7, #12]
          year++;
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	3301      	adds	r3, #1
 80026c8:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80026ca:	e03f      	b.n	800274c <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	2b04      	cmp	r3, #4
 80026d0:	d008      	beq.n	80026e4 <RTC_DateUpdate+0xa4>
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	2b06      	cmp	r3, #6
 80026d6:	d005      	beq.n	80026e4 <RTC_DateUpdate+0xa4>
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	2b09      	cmp	r3, #9
 80026dc:	d002      	beq.n	80026e4 <RTC_DateUpdate+0xa4>
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	2b0b      	cmp	r3, #11
 80026e2:	d10c      	bne.n	80026fe <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2b1d      	cmp	r3, #29
 80026e8:	d803      	bhi.n	80026f2 <RTC_DateUpdate+0xb2>
      {
        day++;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	3301      	adds	r3, #1
 80026ee:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80026f0:	e02c      	b.n	800274c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	3301      	adds	r3, #1
 80026f6:	613b      	str	r3, [r7, #16]
        day = 1U;
 80026f8:	2301      	movs	r3, #1
 80026fa:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80026fc:	e026      	b.n	800274c <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	2b02      	cmp	r3, #2
 8002702:	d123      	bne.n	800274c <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2b1b      	cmp	r3, #27
 8002708:	d803      	bhi.n	8002712 <RTC_DateUpdate+0xd2>
      {
        day++;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	3301      	adds	r3, #1
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	e01c      	b.n	800274c <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2b1c      	cmp	r3, #28
 8002716:	d111      	bne.n	800273c <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	b29b      	uxth	r3, r3
 800271c:	4618      	mov	r0, r3
 800271e:	f000 f839 	bl	8002794 <RTC_IsLeapYear>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d003      	beq.n	8002730 <RTC_DateUpdate+0xf0>
        {
          day++;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	3301      	adds	r3, #1
 800272c:	60fb      	str	r3, [r7, #12]
 800272e:	e00d      	b.n	800274c <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	3301      	adds	r3, #1
 8002734:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002736:	2301      	movs	r3, #1
 8002738:	60fb      	str	r3, [r7, #12]
 800273a:	e007      	b.n	800274c <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2b1d      	cmp	r3, #29
 8002740:	d104      	bne.n	800274c <RTC_DateUpdate+0x10c>
      {
        month++;
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	3301      	adds	r3, #1
 8002746:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002748:	2301      	movs	r3, #1
 800274a:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	3301      	adds	r3, #1
 8002750:	60bb      	str	r3, [r7, #8]
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	429a      	cmp	r2, r3
 8002758:	d38b      	bcc.n	8002672 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	b2da      	uxtb	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	b2da      	uxtb	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	b2da      	uxtb	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	b2db      	uxtb	r3, r3
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	b2d2      	uxtb	r2, r2
 800277a:	4619      	mov	r1, r3
 800277c:	6978      	ldr	r0, [r7, #20]
 800277e:	f000 f83b 	bl	80027f8 <RTC_WeekDayNum>
 8002782:	4603      	mov	r3, r0
 8002784:	461a      	mov	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	731a      	strb	r2, [r3, #12]
}
 800278a:	bf00      	nop
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
	...

08002794 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800279e:	88fb      	ldrh	r3, [r7, #6]
 80027a0:	f003 0303 	and.w	r3, r3, #3
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80027aa:	2300      	movs	r3, #0
 80027ac:	e01d      	b.n	80027ea <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80027ae:	88fb      	ldrh	r3, [r7, #6]
 80027b0:	4a10      	ldr	r2, [pc, #64]	; (80027f4 <RTC_IsLeapYear+0x60>)
 80027b2:	fba2 1203 	umull	r1, r2, r2, r3
 80027b6:	0952      	lsrs	r2, r2, #5
 80027b8:	2164      	movs	r1, #100	; 0x64
 80027ba:	fb01 f202 	mul.w	r2, r1, r2
 80027be:	1a9b      	subs	r3, r3, r2
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e00f      	b.n	80027ea <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80027ca:	88fb      	ldrh	r3, [r7, #6]
 80027cc:	4a09      	ldr	r2, [pc, #36]	; (80027f4 <RTC_IsLeapYear+0x60>)
 80027ce:	fba2 1203 	umull	r1, r2, r2, r3
 80027d2:	09d2      	lsrs	r2, r2, #7
 80027d4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80027d8:	fb01 f202 	mul.w	r2, r1, r2
 80027dc:	1a9b      	subs	r3, r3, r2
 80027de:	b29b      	uxth	r3, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d101      	bne.n	80027e8 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e000      	b.n	80027ea <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80027e8:	2300      	movs	r3, #0
  }
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr
 80027f4:	51eb851f 	.word	0x51eb851f

080027f8 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	460b      	mov	r3, r1
 8002802:	70fb      	strb	r3, [r7, #3]
 8002804:	4613      	mov	r3, r2
 8002806:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002808:	2300      	movs	r3, #0
 800280a:	60bb      	str	r3, [r7, #8]
 800280c:	2300      	movs	r3, #0
 800280e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002816:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002818:	78fb      	ldrb	r3, [r7, #3]
 800281a:	2b02      	cmp	r3, #2
 800281c:	d82d      	bhi.n	800287a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800281e:	78fa      	ldrb	r2, [r7, #3]
 8002820:	4613      	mov	r3, r2
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	4413      	add	r3, r2
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	1a9b      	subs	r3, r3, r2
 800282a:	4a2c      	ldr	r2, [pc, #176]	; (80028dc <RTC_WeekDayNum+0xe4>)
 800282c:	fba2 2303 	umull	r2, r3, r2, r3
 8002830:	085a      	lsrs	r2, r3, #1
 8002832:	78bb      	ldrb	r3, [r7, #2]
 8002834:	441a      	add	r2, r3
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	441a      	add	r2, r3
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	3b01      	subs	r3, #1
 800283e:	089b      	lsrs	r3, r3, #2
 8002840:	441a      	add	r2, r3
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	3b01      	subs	r3, #1
 8002846:	4926      	ldr	r1, [pc, #152]	; (80028e0 <RTC_WeekDayNum+0xe8>)
 8002848:	fba1 1303 	umull	r1, r3, r1, r3
 800284c:	095b      	lsrs	r3, r3, #5
 800284e:	1ad2      	subs	r2, r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	3b01      	subs	r3, #1
 8002854:	4922      	ldr	r1, [pc, #136]	; (80028e0 <RTC_WeekDayNum+0xe8>)
 8002856:	fba1 1303 	umull	r1, r3, r1, r3
 800285a:	09db      	lsrs	r3, r3, #7
 800285c:	4413      	add	r3, r2
 800285e:	1d1a      	adds	r2, r3, #4
 8002860:	4b20      	ldr	r3, [pc, #128]	; (80028e4 <RTC_WeekDayNum+0xec>)
 8002862:	fba3 1302 	umull	r1, r3, r3, r2
 8002866:	1ad1      	subs	r1, r2, r3
 8002868:	0849      	lsrs	r1, r1, #1
 800286a:	440b      	add	r3, r1
 800286c:	0899      	lsrs	r1, r3, #2
 800286e:	460b      	mov	r3, r1
 8002870:	00db      	lsls	r3, r3, #3
 8002872:	1a5b      	subs	r3, r3, r1
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	60fb      	str	r3, [r7, #12]
 8002878:	e029      	b.n	80028ce <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800287a:	78fa      	ldrb	r2, [r7, #3]
 800287c:	4613      	mov	r3, r2
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	4413      	add	r3, r2
 8002882:	00db      	lsls	r3, r3, #3
 8002884:	1a9b      	subs	r3, r3, r2
 8002886:	4a15      	ldr	r2, [pc, #84]	; (80028dc <RTC_WeekDayNum+0xe4>)
 8002888:	fba2 2303 	umull	r2, r3, r2, r3
 800288c:	085a      	lsrs	r2, r3, #1
 800288e:	78bb      	ldrb	r3, [r7, #2]
 8002890:	441a      	add	r2, r3
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	441a      	add	r2, r3
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	089b      	lsrs	r3, r3, #2
 800289a:	441a      	add	r2, r3
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	4910      	ldr	r1, [pc, #64]	; (80028e0 <RTC_WeekDayNum+0xe8>)
 80028a0:	fba1 1303 	umull	r1, r3, r1, r3
 80028a4:	095b      	lsrs	r3, r3, #5
 80028a6:	1ad2      	subs	r2, r2, r3
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	490d      	ldr	r1, [pc, #52]	; (80028e0 <RTC_WeekDayNum+0xe8>)
 80028ac:	fba1 1303 	umull	r1, r3, r1, r3
 80028b0:	09db      	lsrs	r3, r3, #7
 80028b2:	4413      	add	r3, r2
 80028b4:	1c9a      	adds	r2, r3, #2
 80028b6:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <RTC_WeekDayNum+0xec>)
 80028b8:	fba3 1302 	umull	r1, r3, r3, r2
 80028bc:	1ad1      	subs	r1, r2, r3
 80028be:	0849      	lsrs	r1, r1, #1
 80028c0:	440b      	add	r3, r1
 80028c2:	0899      	lsrs	r1, r3, #2
 80028c4:	460b      	mov	r3, r1
 80028c6:	00db      	lsls	r3, r3, #3
 80028c8:	1a5b      	subs	r3, r3, r1
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	b2db      	uxtb	r3, r3
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3714      	adds	r7, #20
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bc80      	pop	{r7}
 80028da:	4770      	bx	lr
 80028dc:	38e38e39 	.word	0x38e38e39
 80028e0:	51eb851f 	.word	0x51eb851f
 80028e4:	24924925 	.word	0x24924925

080028e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d101      	bne.n	80028fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e041      	b.n	800297e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002900:	b2db      	uxtb	r3, r3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d106      	bne.n	8002914 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7fe f920 	bl	8000b54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2202      	movs	r2, #2
 8002918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3304      	adds	r3, #4
 8002924:	4619      	mov	r1, r3
 8002926:	4610      	mov	r0, r2
 8002928:	f000 fa70 	bl	8002e0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
	...

08002988 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b01      	cmp	r3, #1
 800299a:	d001      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e03a      	b.n	8002a16 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2202      	movs	r2, #2
 80029a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	68da      	ldr	r2, [r3, #12]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 0201 	orr.w	r2, r2, #1
 80029b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a18      	ldr	r2, [pc, #96]	; (8002a20 <HAL_TIM_Base_Start_IT+0x98>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d00e      	beq.n	80029e0 <HAL_TIM_Base_Start_IT+0x58>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ca:	d009      	beq.n	80029e0 <HAL_TIM_Base_Start_IT+0x58>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a14      	ldr	r2, [pc, #80]	; (8002a24 <HAL_TIM_Base_Start_IT+0x9c>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d004      	beq.n	80029e0 <HAL_TIM_Base_Start_IT+0x58>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a13      	ldr	r2, [pc, #76]	; (8002a28 <HAL_TIM_Base_Start_IT+0xa0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d111      	bne.n	8002a04 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2b06      	cmp	r3, #6
 80029f0:	d010      	beq.n	8002a14 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f042 0201 	orr.w	r2, r2, #1
 8002a00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a02:	e007      	b.n	8002a14 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f042 0201 	orr.w	r2, r2, #1
 8002a12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3714      	adds	r7, #20
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bc80      	pop	{r7}
 8002a1e:	4770      	bx	lr
 8002a20:	40012c00 	.word	0x40012c00
 8002a24:	40000400 	.word	0x40000400
 8002a28:	40000800 	.word	0x40000800

08002a2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d122      	bne.n	8002a88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	f003 0302 	and.w	r3, r3, #2
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d11b      	bne.n	8002a88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f06f 0202 	mvn.w	r2, #2
 8002a58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f9b1 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
 8002a74:	e005      	b.n	8002a82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 f9a4 	bl	8002dc4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 f9b3 	bl	8002de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	f003 0304 	and.w	r3, r3, #4
 8002a92:	2b04      	cmp	r3, #4
 8002a94:	d122      	bne.n	8002adc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f003 0304 	and.w	r3, r3, #4
 8002aa0:	2b04      	cmp	r3, #4
 8002aa2:	d11b      	bne.n	8002adc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f06f 0204 	mvn.w	r2, #4
 8002aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2202      	movs	r2, #2
 8002ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d003      	beq.n	8002aca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 f987 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
 8002ac8:	e005      	b.n	8002ad6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f97a 	bl	8002dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 f989 	bl	8002de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	f003 0308 	and.w	r3, r3, #8
 8002ae6:	2b08      	cmp	r3, #8
 8002ae8:	d122      	bne.n	8002b30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	f003 0308 	and.w	r3, r3, #8
 8002af4:	2b08      	cmp	r3, #8
 8002af6:	d11b      	bne.n	8002b30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f06f 0208 	mvn.w	r2, #8
 8002b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2204      	movs	r2, #4
 8002b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	69db      	ldr	r3, [r3, #28]
 8002b0e:	f003 0303 	and.w	r3, r3, #3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f000 f95d 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
 8002b1c:	e005      	b.n	8002b2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 f950 	bl	8002dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 f95f 	bl	8002de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	f003 0310 	and.w	r3, r3, #16
 8002b3a:	2b10      	cmp	r3, #16
 8002b3c:	d122      	bne.n	8002b84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	f003 0310 	and.w	r3, r3, #16
 8002b48:	2b10      	cmp	r3, #16
 8002b4a:	d11b      	bne.n	8002b84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f06f 0210 	mvn.w	r2, #16
 8002b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2208      	movs	r2, #8
 8002b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d003      	beq.n	8002b72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f000 f933 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
 8002b70:	e005      	b.n	8002b7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 f926 	bl	8002dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f000 f935 	bl	8002de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	691b      	ldr	r3, [r3, #16]
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d10e      	bne.n	8002bb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d107      	bne.n	8002bb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f06f 0201 	mvn.w	r2, #1
 8002ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f7fd fad6 	bl	800015c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bba:	2b80      	cmp	r3, #128	; 0x80
 8002bbc:	d10e      	bne.n	8002bdc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bc8:	2b80      	cmp	r3, #128	; 0x80
 8002bca:	d107      	bne.n	8002bdc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 fa77 	bl	80030ca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	691b      	ldr	r3, [r3, #16]
 8002be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be6:	2b40      	cmp	r3, #64	; 0x40
 8002be8:	d10e      	bne.n	8002c08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bf4:	2b40      	cmp	r3, #64	; 0x40
 8002bf6:	d107      	bne.n	8002c08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f000 f8f9 	bl	8002dfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	691b      	ldr	r3, [r3, #16]
 8002c0e:	f003 0320 	and.w	r3, r3, #32
 8002c12:	2b20      	cmp	r3, #32
 8002c14:	d10e      	bne.n	8002c34 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	f003 0320 	and.w	r3, r3, #32
 8002c20:	2b20      	cmp	r3, #32
 8002c22:	d107      	bne.n	8002c34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f06f 0220 	mvn.w	r2, #32
 8002c2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 fa42 	bl	80030b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c34:	bf00      	nop
 8002c36:	3708      	adds	r7, #8
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d101      	bne.n	8002c54 <HAL_TIM_ConfigClockSource+0x18>
 8002c50:	2302      	movs	r3, #2
 8002c52:	e0b3      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x180>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2202      	movs	r2, #2
 8002c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002c72:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c7a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c8c:	d03e      	beq.n	8002d0c <HAL_TIM_ConfigClockSource+0xd0>
 8002c8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c92:	f200 8087 	bhi.w	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002c96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c9a:	f000 8085 	beq.w	8002da8 <HAL_TIM_ConfigClockSource+0x16c>
 8002c9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ca2:	d87f      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002ca4:	2b70      	cmp	r3, #112	; 0x70
 8002ca6:	d01a      	beq.n	8002cde <HAL_TIM_ConfigClockSource+0xa2>
 8002ca8:	2b70      	cmp	r3, #112	; 0x70
 8002caa:	d87b      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002cac:	2b60      	cmp	r3, #96	; 0x60
 8002cae:	d050      	beq.n	8002d52 <HAL_TIM_ConfigClockSource+0x116>
 8002cb0:	2b60      	cmp	r3, #96	; 0x60
 8002cb2:	d877      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002cb4:	2b50      	cmp	r3, #80	; 0x50
 8002cb6:	d03c      	beq.n	8002d32 <HAL_TIM_ConfigClockSource+0xf6>
 8002cb8:	2b50      	cmp	r3, #80	; 0x50
 8002cba:	d873      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002cbc:	2b40      	cmp	r3, #64	; 0x40
 8002cbe:	d058      	beq.n	8002d72 <HAL_TIM_ConfigClockSource+0x136>
 8002cc0:	2b40      	cmp	r3, #64	; 0x40
 8002cc2:	d86f      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002cc4:	2b30      	cmp	r3, #48	; 0x30
 8002cc6:	d064      	beq.n	8002d92 <HAL_TIM_ConfigClockSource+0x156>
 8002cc8:	2b30      	cmp	r3, #48	; 0x30
 8002cca:	d86b      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002ccc:	2b20      	cmp	r3, #32
 8002cce:	d060      	beq.n	8002d92 <HAL_TIM_ConfigClockSource+0x156>
 8002cd0:	2b20      	cmp	r3, #32
 8002cd2:	d867      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d05c      	beq.n	8002d92 <HAL_TIM_ConfigClockSource+0x156>
 8002cd8:	2b10      	cmp	r3, #16
 8002cda:	d05a      	beq.n	8002d92 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002cdc:	e062      	b.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6818      	ldr	r0, [r3, #0]
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	6899      	ldr	r1, [r3, #8]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f000 f966 	bl	8002fbe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002d00:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	609a      	str	r2, [r3, #8]
      break;
 8002d0a:	e04e      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6818      	ldr	r0, [r3, #0]
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	6899      	ldr	r1, [r3, #8]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	f000 f94f 	bl	8002fbe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	689a      	ldr	r2, [r3, #8]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d2e:	609a      	str	r2, [r3, #8]
      break;
 8002d30:	e03b      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6818      	ldr	r0, [r3, #0]
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	6859      	ldr	r1, [r3, #4]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	f000 f8c6 	bl	8002ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2150      	movs	r1, #80	; 0x50
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f000 f91d 	bl	8002f8a <TIM_ITRx_SetConfig>
      break;
 8002d50:	e02b      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6818      	ldr	r0, [r3, #0]
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	6859      	ldr	r1, [r3, #4]
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	f000 f8e4 	bl	8002f2c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2160      	movs	r1, #96	; 0x60
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 f90d 	bl	8002f8a <TIM_ITRx_SetConfig>
      break;
 8002d70:	e01b      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6818      	ldr	r0, [r3, #0]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	6859      	ldr	r1, [r3, #4]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	f000 f8a6 	bl	8002ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2140      	movs	r1, #64	; 0x40
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f000 f8fd 	bl	8002f8a <TIM_ITRx_SetConfig>
      break;
 8002d90:	e00b      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	4610      	mov	r0, r2
 8002d9e:	f000 f8f4 	bl	8002f8a <TIM_ITRx_SetConfig>
        break;
 8002da2:	e002      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002da4:	bf00      	nop
 8002da6:	e000      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002da8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002dba:	2300      	movs	r3, #0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr

08002dd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b083      	sub	sp, #12
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002dde:	bf00      	nop
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr

08002de8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr

08002dfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b083      	sub	sp, #12
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bc80      	pop	{r7}
 8002e0a:	4770      	bx	lr

08002e0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a29      	ldr	r2, [pc, #164]	; (8002ec4 <TIM_Base_SetConfig+0xb8>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d00b      	beq.n	8002e3c <TIM_Base_SetConfig+0x30>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e2a:	d007      	beq.n	8002e3c <TIM_Base_SetConfig+0x30>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a26      	ldr	r2, [pc, #152]	; (8002ec8 <TIM_Base_SetConfig+0xbc>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d003      	beq.n	8002e3c <TIM_Base_SetConfig+0x30>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a25      	ldr	r2, [pc, #148]	; (8002ecc <TIM_Base_SetConfig+0xc0>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d108      	bne.n	8002e4e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a1c      	ldr	r2, [pc, #112]	; (8002ec4 <TIM_Base_SetConfig+0xb8>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d00b      	beq.n	8002e6e <TIM_Base_SetConfig+0x62>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e5c:	d007      	beq.n	8002e6e <TIM_Base_SetConfig+0x62>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a19      	ldr	r2, [pc, #100]	; (8002ec8 <TIM_Base_SetConfig+0xbc>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d003      	beq.n	8002e6e <TIM_Base_SetConfig+0x62>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a18      	ldr	r2, [pc, #96]	; (8002ecc <TIM_Base_SetConfig+0xc0>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d108      	bne.n	8002e80 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a07      	ldr	r2, [pc, #28]	; (8002ec4 <TIM_Base_SetConfig+0xb8>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d103      	bne.n	8002eb4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	691a      	ldr	r2, [r3, #16]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	615a      	str	r2, [r3, #20]
}
 8002eba:	bf00      	nop
 8002ebc:	3714      	adds	r7, #20
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr
 8002ec4:	40012c00 	.word	0x40012c00
 8002ec8:	40000400 	.word	0x40000400
 8002ecc:	40000800 	.word	0x40000800

08002ed0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b087      	sub	sp, #28
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	f023 0201 	bic.w	r2, r3, #1
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002efa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	f023 030a 	bic.w	r3, r3, #10
 8002f0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	621a      	str	r2, [r3, #32]
}
 8002f22:	bf00      	nop
 8002f24:	371c      	adds	r7, #28
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bc80      	pop	{r7}
 8002f2a:	4770      	bx	lr

08002f2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b087      	sub	sp, #28
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	f023 0210 	bic.w	r2, r3, #16
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f56:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	031b      	lsls	r3, r3, #12
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f68:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	011b      	lsls	r3, r3, #4
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	621a      	str	r2, [r3, #32]
}
 8002f80:	bf00      	nop
 8002f82:	371c      	adds	r7, #28
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bc80      	pop	{r7}
 8002f88:	4770      	bx	lr

08002f8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b085      	sub	sp, #20
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
 8002f92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fa0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fa2:	683a      	ldr	r2, [r7, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f043 0307 	orr.w	r3, r3, #7
 8002fac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	609a      	str	r2, [r3, #8]
}
 8002fb4:	bf00      	nop
 8002fb6:	3714      	adds	r7, #20
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bc80      	pop	{r7}
 8002fbc:	4770      	bx	lr

08002fbe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b087      	sub	sp, #28
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	60f8      	str	r0, [r7, #12]
 8002fc6:	60b9      	str	r1, [r7, #8]
 8002fc8:	607a      	str	r2, [r7, #4]
 8002fca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fd8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	021a      	lsls	r2, r3, #8
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	431a      	orrs	r2, r3
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	609a      	str	r2, [r3, #8]
}
 8002ff2:	bf00      	nop
 8002ff4:	371c      	adds	r7, #28
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr

08002ffc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003010:	2302      	movs	r3, #2
 8003012:	e046      	b.n	80030a2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2202      	movs	r2, #2
 8003020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800303a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	4313      	orrs	r3, r2
 8003044:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a16      	ldr	r2, [pc, #88]	; (80030ac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d00e      	beq.n	8003076 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003060:	d009      	beq.n	8003076 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a12      	ldr	r2, [pc, #72]	; (80030b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d004      	beq.n	8003076 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a10      	ldr	r2, [pc, #64]	; (80030b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d10c      	bne.n	8003090 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800307c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	4313      	orrs	r3, r2
 8003086:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68ba      	ldr	r2, [r7, #8]
 800308e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3714      	adds	r7, #20
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bc80      	pop	{r7}
 80030aa:	4770      	bx	lr
 80030ac:	40012c00 	.word	0x40012c00
 80030b0:	40000400 	.word	0x40000400
 80030b4:	40000800 	.word	0x40000800

080030b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr

080030ca <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030ca:	b480      	push	{r7}
 80030cc:	b083      	sub	sp, #12
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bc80      	pop	{r7}
 80030da:	4770      	bx	lr

080030dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e03f      	b.n	800316e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d106      	bne.n	8003108 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7fd fd4c 	bl	8000ba0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2224      	movs	r2, #36	; 0x24
 800310c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68da      	ldr	r2, [r3, #12]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800311e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 f905 	bl	8003330 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	691a      	ldr	r2, [r3, #16]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003134:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	695a      	ldr	r2, [r3, #20]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003144:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68da      	ldr	r2, [r3, #12]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003154:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2220      	movs	r2, #32
 8003160:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2220      	movs	r2, #32
 8003168:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b08a      	sub	sp, #40	; 0x28
 800317a:	af02      	add	r7, sp, #8
 800317c:	60f8      	str	r0, [r7, #12]
 800317e:	60b9      	str	r1, [r7, #8]
 8003180:	603b      	str	r3, [r7, #0]
 8003182:	4613      	mov	r3, r2
 8003184:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003186:	2300      	movs	r3, #0
 8003188:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b20      	cmp	r3, #32
 8003194:	d17c      	bne.n	8003290 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d002      	beq.n	80031a2 <HAL_UART_Transmit+0x2c>
 800319c:	88fb      	ldrh	r3, [r7, #6]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e075      	b.n	8003292 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d101      	bne.n	80031b4 <HAL_UART_Transmit+0x3e>
 80031b0:	2302      	movs	r3, #2
 80031b2:	e06e      	b.n	8003292 <HAL_UART_Transmit+0x11c>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2221      	movs	r2, #33	; 0x21
 80031c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80031ca:	f7fd fe23 	bl	8000e14 <HAL_GetTick>
 80031ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	88fa      	ldrh	r2, [r7, #6]
 80031d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	88fa      	ldrh	r2, [r7, #6]
 80031da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031e4:	d108      	bne.n	80031f8 <HAL_UART_Transmit+0x82>
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d104      	bne.n	80031f8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80031ee:	2300      	movs	r3, #0
 80031f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	61bb      	str	r3, [r7, #24]
 80031f6:	e003      	b.n	8003200 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031fc:	2300      	movs	r3, #0
 80031fe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003208:	e02a      	b.n	8003260 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	2200      	movs	r2, #0
 8003212:	2180      	movs	r1, #128	; 0x80
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f000 f840 	bl	800329a <UART_WaitOnFlagUntilTimeout>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d001      	beq.n	8003224 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e036      	b.n	8003292 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d10b      	bne.n	8003242 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	881b      	ldrh	r3, [r3, #0]
 800322e:	461a      	mov	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003238:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	3302      	adds	r3, #2
 800323e:	61bb      	str	r3, [r7, #24]
 8003240:	e007      	b.n	8003252 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	781a      	ldrb	r2, [r3, #0]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	3301      	adds	r3, #1
 8003250:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003256:	b29b      	uxth	r3, r3
 8003258:	3b01      	subs	r3, #1
 800325a:	b29a      	uxth	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003264:	b29b      	uxth	r3, r3
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1cf      	bne.n	800320a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	9300      	str	r3, [sp, #0]
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	2200      	movs	r2, #0
 8003272:	2140      	movs	r1, #64	; 0x40
 8003274:	68f8      	ldr	r0, [r7, #12]
 8003276:	f000 f810 	bl	800329a <UART_WaitOnFlagUntilTimeout>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e006      	b.n	8003292 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800328c:	2300      	movs	r3, #0
 800328e:	e000      	b.n	8003292 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003290:	2302      	movs	r3, #2
  }
}
 8003292:	4618      	mov	r0, r3
 8003294:	3720      	adds	r7, #32
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}

0800329a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800329a:	b580      	push	{r7, lr}
 800329c:	b084      	sub	sp, #16
 800329e:	af00      	add	r7, sp, #0
 80032a0:	60f8      	str	r0, [r7, #12]
 80032a2:	60b9      	str	r1, [r7, #8]
 80032a4:	603b      	str	r3, [r7, #0]
 80032a6:	4613      	mov	r3, r2
 80032a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032aa:	e02c      	b.n	8003306 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032b2:	d028      	beq.n	8003306 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d007      	beq.n	80032ca <UART_WaitOnFlagUntilTimeout+0x30>
 80032ba:	f7fd fdab 	bl	8000e14 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	69ba      	ldr	r2, [r7, #24]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d21d      	bcs.n	8003306 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68da      	ldr	r2, [r3, #12]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80032d8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	695a      	ldr	r2, [r3, #20]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f022 0201 	bic.w	r2, r2, #1
 80032e8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2220      	movs	r2, #32
 80032ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2220      	movs	r2, #32
 80032f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e00f      	b.n	8003326 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	4013      	ands	r3, r2
 8003310:	68ba      	ldr	r2, [r7, #8]
 8003312:	429a      	cmp	r2, r3
 8003314:	bf0c      	ite	eq
 8003316:	2301      	moveq	r3, #1
 8003318:	2300      	movne	r3, #0
 800331a:	b2db      	uxtb	r3, r3
 800331c:	461a      	mov	r2, r3
 800331e:	79fb      	ldrb	r3, [r7, #7]
 8003320:	429a      	cmp	r2, r3
 8003322:	d0c3      	beq.n	80032ac <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68da      	ldr	r2, [r3, #12]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689a      	ldr	r2, [r3, #8]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	431a      	orrs	r2, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	695b      	ldr	r3, [r3, #20]
 800335c:	4313      	orrs	r3, r2
 800335e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800336a:	f023 030c 	bic.w	r3, r3, #12
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6812      	ldr	r2, [r2, #0]
 8003372:	68b9      	ldr	r1, [r7, #8]
 8003374:	430b      	orrs	r3, r1
 8003376:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	699a      	ldr	r2, [r3, #24]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	430a      	orrs	r2, r1
 800338c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a2c      	ldr	r2, [pc, #176]	; (8003444 <UART_SetConfig+0x114>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d103      	bne.n	80033a0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003398:	f7fe fbfe 	bl	8001b98 <HAL_RCC_GetPCLK2Freq>
 800339c:	60f8      	str	r0, [r7, #12]
 800339e:	e002      	b.n	80033a6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80033a0:	f7fe fbe6 	bl	8001b70 <HAL_RCC_GetPCLK1Freq>
 80033a4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	4613      	mov	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4413      	add	r3, r2
 80033ae:	009a      	lsls	r2, r3, #2
 80033b0:	441a      	add	r2, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033bc:	4a22      	ldr	r2, [pc, #136]	; (8003448 <UART_SetConfig+0x118>)
 80033be:	fba2 2303 	umull	r2, r3, r2, r3
 80033c2:	095b      	lsrs	r3, r3, #5
 80033c4:	0119      	lsls	r1, r3, #4
 80033c6:	68fa      	ldr	r2, [r7, #12]
 80033c8:	4613      	mov	r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	4413      	add	r3, r2
 80033ce:	009a      	lsls	r2, r3, #2
 80033d0:	441a      	add	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80033dc:	4b1a      	ldr	r3, [pc, #104]	; (8003448 <UART_SetConfig+0x118>)
 80033de:	fba3 0302 	umull	r0, r3, r3, r2
 80033e2:	095b      	lsrs	r3, r3, #5
 80033e4:	2064      	movs	r0, #100	; 0x64
 80033e6:	fb00 f303 	mul.w	r3, r0, r3
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	3332      	adds	r3, #50	; 0x32
 80033f0:	4a15      	ldr	r2, [pc, #84]	; (8003448 <UART_SetConfig+0x118>)
 80033f2:	fba2 2303 	umull	r2, r3, r2, r3
 80033f6:	095b      	lsrs	r3, r3, #5
 80033f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033fc:	4419      	add	r1, r3
 80033fe:	68fa      	ldr	r2, [r7, #12]
 8003400:	4613      	mov	r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	4413      	add	r3, r2
 8003406:	009a      	lsls	r2, r3, #2
 8003408:	441a      	add	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	fbb2 f2f3 	udiv	r2, r2, r3
 8003414:	4b0c      	ldr	r3, [pc, #48]	; (8003448 <UART_SetConfig+0x118>)
 8003416:	fba3 0302 	umull	r0, r3, r3, r2
 800341a:	095b      	lsrs	r3, r3, #5
 800341c:	2064      	movs	r0, #100	; 0x64
 800341e:	fb00 f303 	mul.w	r3, r0, r3
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	011b      	lsls	r3, r3, #4
 8003426:	3332      	adds	r3, #50	; 0x32
 8003428:	4a07      	ldr	r2, [pc, #28]	; (8003448 <UART_SetConfig+0x118>)
 800342a:	fba2 2303 	umull	r2, r3, r2, r3
 800342e:	095b      	lsrs	r3, r3, #5
 8003430:	f003 020f 	and.w	r2, r3, #15
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	440a      	add	r2, r1
 800343a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800343c:	bf00      	nop
 800343e:	3710      	adds	r7, #16
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	40013800 	.word	0x40013800
 8003448:	51eb851f 	.word	0x51eb851f

0800344c <__errno>:
 800344c:	4b01      	ldr	r3, [pc, #4]	; (8003454 <__errno+0x8>)
 800344e:	6818      	ldr	r0, [r3, #0]
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	2000002c 	.word	0x2000002c

08003458 <__libc_init_array>:
 8003458:	b570      	push	{r4, r5, r6, lr}
 800345a:	2600      	movs	r6, #0
 800345c:	4d0c      	ldr	r5, [pc, #48]	; (8003490 <__libc_init_array+0x38>)
 800345e:	4c0d      	ldr	r4, [pc, #52]	; (8003494 <__libc_init_array+0x3c>)
 8003460:	1b64      	subs	r4, r4, r5
 8003462:	10a4      	asrs	r4, r4, #2
 8003464:	42a6      	cmp	r6, r4
 8003466:	d109      	bne.n	800347c <__libc_init_array+0x24>
 8003468:	f000 fc70 	bl	8003d4c <_init>
 800346c:	2600      	movs	r6, #0
 800346e:	4d0a      	ldr	r5, [pc, #40]	; (8003498 <__libc_init_array+0x40>)
 8003470:	4c0a      	ldr	r4, [pc, #40]	; (800349c <__libc_init_array+0x44>)
 8003472:	1b64      	subs	r4, r4, r5
 8003474:	10a4      	asrs	r4, r4, #2
 8003476:	42a6      	cmp	r6, r4
 8003478:	d105      	bne.n	8003486 <__libc_init_array+0x2e>
 800347a:	bd70      	pop	{r4, r5, r6, pc}
 800347c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003480:	4798      	blx	r3
 8003482:	3601      	adds	r6, #1
 8003484:	e7ee      	b.n	8003464 <__libc_init_array+0xc>
 8003486:	f855 3b04 	ldr.w	r3, [r5], #4
 800348a:	4798      	blx	r3
 800348c:	3601      	adds	r6, #1
 800348e:	e7f2      	b.n	8003476 <__libc_init_array+0x1e>
 8003490:	08003e40 	.word	0x08003e40
 8003494:	08003e40 	.word	0x08003e40
 8003498:	08003e40 	.word	0x08003e40
 800349c:	08003e44 	.word	0x08003e44

080034a0 <memset>:
 80034a0:	4603      	mov	r3, r0
 80034a2:	4402      	add	r2, r0
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d100      	bne.n	80034aa <memset+0xa>
 80034a8:	4770      	bx	lr
 80034aa:	f803 1b01 	strb.w	r1, [r3], #1
 80034ae:	e7f9      	b.n	80034a4 <memset+0x4>

080034b0 <sniprintf>:
 80034b0:	b40c      	push	{r2, r3}
 80034b2:	b530      	push	{r4, r5, lr}
 80034b4:	4b17      	ldr	r3, [pc, #92]	; (8003514 <sniprintf+0x64>)
 80034b6:	1e0c      	subs	r4, r1, #0
 80034b8:	681d      	ldr	r5, [r3, #0]
 80034ba:	b09d      	sub	sp, #116	; 0x74
 80034bc:	da08      	bge.n	80034d0 <sniprintf+0x20>
 80034be:	238b      	movs	r3, #139	; 0x8b
 80034c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034c4:	602b      	str	r3, [r5, #0]
 80034c6:	b01d      	add	sp, #116	; 0x74
 80034c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80034cc:	b002      	add	sp, #8
 80034ce:	4770      	bx	lr
 80034d0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80034d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80034d8:	bf0c      	ite	eq
 80034da:	4623      	moveq	r3, r4
 80034dc:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80034e0:	9304      	str	r3, [sp, #16]
 80034e2:	9307      	str	r3, [sp, #28]
 80034e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034e8:	9002      	str	r0, [sp, #8]
 80034ea:	9006      	str	r0, [sp, #24]
 80034ec:	f8ad 3016 	strh.w	r3, [sp, #22]
 80034f0:	4628      	mov	r0, r5
 80034f2:	ab21      	add	r3, sp, #132	; 0x84
 80034f4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80034f6:	a902      	add	r1, sp, #8
 80034f8:	9301      	str	r3, [sp, #4]
 80034fa:	f000 f869 	bl	80035d0 <_svfiprintf_r>
 80034fe:	1c43      	adds	r3, r0, #1
 8003500:	bfbc      	itt	lt
 8003502:	238b      	movlt	r3, #139	; 0x8b
 8003504:	602b      	strlt	r3, [r5, #0]
 8003506:	2c00      	cmp	r4, #0
 8003508:	d0dd      	beq.n	80034c6 <sniprintf+0x16>
 800350a:	2200      	movs	r2, #0
 800350c:	9b02      	ldr	r3, [sp, #8]
 800350e:	701a      	strb	r2, [r3, #0]
 8003510:	e7d9      	b.n	80034c6 <sniprintf+0x16>
 8003512:	bf00      	nop
 8003514:	2000002c 	.word	0x2000002c

08003518 <__ssputs_r>:
 8003518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800351c:	688e      	ldr	r6, [r1, #8]
 800351e:	4682      	mov	sl, r0
 8003520:	429e      	cmp	r6, r3
 8003522:	460c      	mov	r4, r1
 8003524:	4690      	mov	r8, r2
 8003526:	461f      	mov	r7, r3
 8003528:	d838      	bhi.n	800359c <__ssputs_r+0x84>
 800352a:	898a      	ldrh	r2, [r1, #12]
 800352c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003530:	d032      	beq.n	8003598 <__ssputs_r+0x80>
 8003532:	6825      	ldr	r5, [r4, #0]
 8003534:	6909      	ldr	r1, [r1, #16]
 8003536:	3301      	adds	r3, #1
 8003538:	eba5 0901 	sub.w	r9, r5, r1
 800353c:	6965      	ldr	r5, [r4, #20]
 800353e:	444b      	add	r3, r9
 8003540:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003544:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003548:	106d      	asrs	r5, r5, #1
 800354a:	429d      	cmp	r5, r3
 800354c:	bf38      	it	cc
 800354e:	461d      	movcc	r5, r3
 8003550:	0553      	lsls	r3, r2, #21
 8003552:	d531      	bpl.n	80035b8 <__ssputs_r+0xa0>
 8003554:	4629      	mov	r1, r5
 8003556:	f000 fb53 	bl	8003c00 <_malloc_r>
 800355a:	4606      	mov	r6, r0
 800355c:	b950      	cbnz	r0, 8003574 <__ssputs_r+0x5c>
 800355e:	230c      	movs	r3, #12
 8003560:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003564:	f8ca 3000 	str.w	r3, [sl]
 8003568:	89a3      	ldrh	r3, [r4, #12]
 800356a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800356e:	81a3      	strh	r3, [r4, #12]
 8003570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003574:	464a      	mov	r2, r9
 8003576:	6921      	ldr	r1, [r4, #16]
 8003578:	f000 face 	bl	8003b18 <memcpy>
 800357c:	89a3      	ldrh	r3, [r4, #12]
 800357e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003582:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003586:	81a3      	strh	r3, [r4, #12]
 8003588:	6126      	str	r6, [r4, #16]
 800358a:	444e      	add	r6, r9
 800358c:	6026      	str	r6, [r4, #0]
 800358e:	463e      	mov	r6, r7
 8003590:	6165      	str	r5, [r4, #20]
 8003592:	eba5 0509 	sub.w	r5, r5, r9
 8003596:	60a5      	str	r5, [r4, #8]
 8003598:	42be      	cmp	r6, r7
 800359a:	d900      	bls.n	800359e <__ssputs_r+0x86>
 800359c:	463e      	mov	r6, r7
 800359e:	4632      	mov	r2, r6
 80035a0:	4641      	mov	r1, r8
 80035a2:	6820      	ldr	r0, [r4, #0]
 80035a4:	f000 fac6 	bl	8003b34 <memmove>
 80035a8:	68a3      	ldr	r3, [r4, #8]
 80035aa:	6822      	ldr	r2, [r4, #0]
 80035ac:	1b9b      	subs	r3, r3, r6
 80035ae:	4432      	add	r2, r6
 80035b0:	2000      	movs	r0, #0
 80035b2:	60a3      	str	r3, [r4, #8]
 80035b4:	6022      	str	r2, [r4, #0]
 80035b6:	e7db      	b.n	8003570 <__ssputs_r+0x58>
 80035b8:	462a      	mov	r2, r5
 80035ba:	f000 fb7b 	bl	8003cb4 <_realloc_r>
 80035be:	4606      	mov	r6, r0
 80035c0:	2800      	cmp	r0, #0
 80035c2:	d1e1      	bne.n	8003588 <__ssputs_r+0x70>
 80035c4:	4650      	mov	r0, sl
 80035c6:	6921      	ldr	r1, [r4, #16]
 80035c8:	f000 face 	bl	8003b68 <_free_r>
 80035cc:	e7c7      	b.n	800355e <__ssputs_r+0x46>
	...

080035d0 <_svfiprintf_r>:
 80035d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035d4:	4698      	mov	r8, r3
 80035d6:	898b      	ldrh	r3, [r1, #12]
 80035d8:	4607      	mov	r7, r0
 80035da:	061b      	lsls	r3, r3, #24
 80035dc:	460d      	mov	r5, r1
 80035de:	4614      	mov	r4, r2
 80035e0:	b09d      	sub	sp, #116	; 0x74
 80035e2:	d50e      	bpl.n	8003602 <_svfiprintf_r+0x32>
 80035e4:	690b      	ldr	r3, [r1, #16]
 80035e6:	b963      	cbnz	r3, 8003602 <_svfiprintf_r+0x32>
 80035e8:	2140      	movs	r1, #64	; 0x40
 80035ea:	f000 fb09 	bl	8003c00 <_malloc_r>
 80035ee:	6028      	str	r0, [r5, #0]
 80035f0:	6128      	str	r0, [r5, #16]
 80035f2:	b920      	cbnz	r0, 80035fe <_svfiprintf_r+0x2e>
 80035f4:	230c      	movs	r3, #12
 80035f6:	603b      	str	r3, [r7, #0]
 80035f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80035fc:	e0d1      	b.n	80037a2 <_svfiprintf_r+0x1d2>
 80035fe:	2340      	movs	r3, #64	; 0x40
 8003600:	616b      	str	r3, [r5, #20]
 8003602:	2300      	movs	r3, #0
 8003604:	9309      	str	r3, [sp, #36]	; 0x24
 8003606:	2320      	movs	r3, #32
 8003608:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800360c:	2330      	movs	r3, #48	; 0x30
 800360e:	f04f 0901 	mov.w	r9, #1
 8003612:	f8cd 800c 	str.w	r8, [sp, #12]
 8003616:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80037bc <_svfiprintf_r+0x1ec>
 800361a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800361e:	4623      	mov	r3, r4
 8003620:	469a      	mov	sl, r3
 8003622:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003626:	b10a      	cbz	r2, 800362c <_svfiprintf_r+0x5c>
 8003628:	2a25      	cmp	r2, #37	; 0x25
 800362a:	d1f9      	bne.n	8003620 <_svfiprintf_r+0x50>
 800362c:	ebba 0b04 	subs.w	fp, sl, r4
 8003630:	d00b      	beq.n	800364a <_svfiprintf_r+0x7a>
 8003632:	465b      	mov	r3, fp
 8003634:	4622      	mov	r2, r4
 8003636:	4629      	mov	r1, r5
 8003638:	4638      	mov	r0, r7
 800363a:	f7ff ff6d 	bl	8003518 <__ssputs_r>
 800363e:	3001      	adds	r0, #1
 8003640:	f000 80aa 	beq.w	8003798 <_svfiprintf_r+0x1c8>
 8003644:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003646:	445a      	add	r2, fp
 8003648:	9209      	str	r2, [sp, #36]	; 0x24
 800364a:	f89a 3000 	ldrb.w	r3, [sl]
 800364e:	2b00      	cmp	r3, #0
 8003650:	f000 80a2 	beq.w	8003798 <_svfiprintf_r+0x1c8>
 8003654:	2300      	movs	r3, #0
 8003656:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800365a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800365e:	f10a 0a01 	add.w	sl, sl, #1
 8003662:	9304      	str	r3, [sp, #16]
 8003664:	9307      	str	r3, [sp, #28]
 8003666:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800366a:	931a      	str	r3, [sp, #104]	; 0x68
 800366c:	4654      	mov	r4, sl
 800366e:	2205      	movs	r2, #5
 8003670:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003674:	4851      	ldr	r0, [pc, #324]	; (80037bc <_svfiprintf_r+0x1ec>)
 8003676:	f000 fa41 	bl	8003afc <memchr>
 800367a:	9a04      	ldr	r2, [sp, #16]
 800367c:	b9d8      	cbnz	r0, 80036b6 <_svfiprintf_r+0xe6>
 800367e:	06d0      	lsls	r0, r2, #27
 8003680:	bf44      	itt	mi
 8003682:	2320      	movmi	r3, #32
 8003684:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003688:	0711      	lsls	r1, r2, #28
 800368a:	bf44      	itt	mi
 800368c:	232b      	movmi	r3, #43	; 0x2b
 800368e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003692:	f89a 3000 	ldrb.w	r3, [sl]
 8003696:	2b2a      	cmp	r3, #42	; 0x2a
 8003698:	d015      	beq.n	80036c6 <_svfiprintf_r+0xf6>
 800369a:	4654      	mov	r4, sl
 800369c:	2000      	movs	r0, #0
 800369e:	f04f 0c0a 	mov.w	ip, #10
 80036a2:	9a07      	ldr	r2, [sp, #28]
 80036a4:	4621      	mov	r1, r4
 80036a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036aa:	3b30      	subs	r3, #48	; 0x30
 80036ac:	2b09      	cmp	r3, #9
 80036ae:	d94e      	bls.n	800374e <_svfiprintf_r+0x17e>
 80036b0:	b1b0      	cbz	r0, 80036e0 <_svfiprintf_r+0x110>
 80036b2:	9207      	str	r2, [sp, #28]
 80036b4:	e014      	b.n	80036e0 <_svfiprintf_r+0x110>
 80036b6:	eba0 0308 	sub.w	r3, r0, r8
 80036ba:	fa09 f303 	lsl.w	r3, r9, r3
 80036be:	4313      	orrs	r3, r2
 80036c0:	46a2      	mov	sl, r4
 80036c2:	9304      	str	r3, [sp, #16]
 80036c4:	e7d2      	b.n	800366c <_svfiprintf_r+0x9c>
 80036c6:	9b03      	ldr	r3, [sp, #12]
 80036c8:	1d19      	adds	r1, r3, #4
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	9103      	str	r1, [sp, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	bfbb      	ittet	lt
 80036d2:	425b      	neglt	r3, r3
 80036d4:	f042 0202 	orrlt.w	r2, r2, #2
 80036d8:	9307      	strge	r3, [sp, #28]
 80036da:	9307      	strlt	r3, [sp, #28]
 80036dc:	bfb8      	it	lt
 80036de:	9204      	strlt	r2, [sp, #16]
 80036e0:	7823      	ldrb	r3, [r4, #0]
 80036e2:	2b2e      	cmp	r3, #46	; 0x2e
 80036e4:	d10c      	bne.n	8003700 <_svfiprintf_r+0x130>
 80036e6:	7863      	ldrb	r3, [r4, #1]
 80036e8:	2b2a      	cmp	r3, #42	; 0x2a
 80036ea:	d135      	bne.n	8003758 <_svfiprintf_r+0x188>
 80036ec:	9b03      	ldr	r3, [sp, #12]
 80036ee:	3402      	adds	r4, #2
 80036f0:	1d1a      	adds	r2, r3, #4
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	9203      	str	r2, [sp, #12]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	bfb8      	it	lt
 80036fa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80036fe:	9305      	str	r3, [sp, #20]
 8003700:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80037cc <_svfiprintf_r+0x1fc>
 8003704:	2203      	movs	r2, #3
 8003706:	4650      	mov	r0, sl
 8003708:	7821      	ldrb	r1, [r4, #0]
 800370a:	f000 f9f7 	bl	8003afc <memchr>
 800370e:	b140      	cbz	r0, 8003722 <_svfiprintf_r+0x152>
 8003710:	2340      	movs	r3, #64	; 0x40
 8003712:	eba0 000a 	sub.w	r0, r0, sl
 8003716:	fa03 f000 	lsl.w	r0, r3, r0
 800371a:	9b04      	ldr	r3, [sp, #16]
 800371c:	3401      	adds	r4, #1
 800371e:	4303      	orrs	r3, r0
 8003720:	9304      	str	r3, [sp, #16]
 8003722:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003726:	2206      	movs	r2, #6
 8003728:	4825      	ldr	r0, [pc, #148]	; (80037c0 <_svfiprintf_r+0x1f0>)
 800372a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800372e:	f000 f9e5 	bl	8003afc <memchr>
 8003732:	2800      	cmp	r0, #0
 8003734:	d038      	beq.n	80037a8 <_svfiprintf_r+0x1d8>
 8003736:	4b23      	ldr	r3, [pc, #140]	; (80037c4 <_svfiprintf_r+0x1f4>)
 8003738:	bb1b      	cbnz	r3, 8003782 <_svfiprintf_r+0x1b2>
 800373a:	9b03      	ldr	r3, [sp, #12]
 800373c:	3307      	adds	r3, #7
 800373e:	f023 0307 	bic.w	r3, r3, #7
 8003742:	3308      	adds	r3, #8
 8003744:	9303      	str	r3, [sp, #12]
 8003746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003748:	4433      	add	r3, r6
 800374a:	9309      	str	r3, [sp, #36]	; 0x24
 800374c:	e767      	b.n	800361e <_svfiprintf_r+0x4e>
 800374e:	460c      	mov	r4, r1
 8003750:	2001      	movs	r0, #1
 8003752:	fb0c 3202 	mla	r2, ip, r2, r3
 8003756:	e7a5      	b.n	80036a4 <_svfiprintf_r+0xd4>
 8003758:	2300      	movs	r3, #0
 800375a:	f04f 0c0a 	mov.w	ip, #10
 800375e:	4619      	mov	r1, r3
 8003760:	3401      	adds	r4, #1
 8003762:	9305      	str	r3, [sp, #20]
 8003764:	4620      	mov	r0, r4
 8003766:	f810 2b01 	ldrb.w	r2, [r0], #1
 800376a:	3a30      	subs	r2, #48	; 0x30
 800376c:	2a09      	cmp	r2, #9
 800376e:	d903      	bls.n	8003778 <_svfiprintf_r+0x1a8>
 8003770:	2b00      	cmp	r3, #0
 8003772:	d0c5      	beq.n	8003700 <_svfiprintf_r+0x130>
 8003774:	9105      	str	r1, [sp, #20]
 8003776:	e7c3      	b.n	8003700 <_svfiprintf_r+0x130>
 8003778:	4604      	mov	r4, r0
 800377a:	2301      	movs	r3, #1
 800377c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003780:	e7f0      	b.n	8003764 <_svfiprintf_r+0x194>
 8003782:	ab03      	add	r3, sp, #12
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	462a      	mov	r2, r5
 8003788:	4638      	mov	r0, r7
 800378a:	4b0f      	ldr	r3, [pc, #60]	; (80037c8 <_svfiprintf_r+0x1f8>)
 800378c:	a904      	add	r1, sp, #16
 800378e:	f3af 8000 	nop.w
 8003792:	1c42      	adds	r2, r0, #1
 8003794:	4606      	mov	r6, r0
 8003796:	d1d6      	bne.n	8003746 <_svfiprintf_r+0x176>
 8003798:	89ab      	ldrh	r3, [r5, #12]
 800379a:	065b      	lsls	r3, r3, #25
 800379c:	f53f af2c 	bmi.w	80035f8 <_svfiprintf_r+0x28>
 80037a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80037a2:	b01d      	add	sp, #116	; 0x74
 80037a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037a8:	ab03      	add	r3, sp, #12
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	462a      	mov	r2, r5
 80037ae:	4638      	mov	r0, r7
 80037b0:	4b05      	ldr	r3, [pc, #20]	; (80037c8 <_svfiprintf_r+0x1f8>)
 80037b2:	a904      	add	r1, sp, #16
 80037b4:	f000 f87c 	bl	80038b0 <_printf_i>
 80037b8:	e7eb      	b.n	8003792 <_svfiprintf_r+0x1c2>
 80037ba:	bf00      	nop
 80037bc:	08003e0c 	.word	0x08003e0c
 80037c0:	08003e16 	.word	0x08003e16
 80037c4:	00000000 	.word	0x00000000
 80037c8:	08003519 	.word	0x08003519
 80037cc:	08003e12 	.word	0x08003e12

080037d0 <_printf_common>:
 80037d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037d4:	4616      	mov	r6, r2
 80037d6:	4699      	mov	r9, r3
 80037d8:	688a      	ldr	r2, [r1, #8]
 80037da:	690b      	ldr	r3, [r1, #16]
 80037dc:	4607      	mov	r7, r0
 80037de:	4293      	cmp	r3, r2
 80037e0:	bfb8      	it	lt
 80037e2:	4613      	movlt	r3, r2
 80037e4:	6033      	str	r3, [r6, #0]
 80037e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80037ea:	460c      	mov	r4, r1
 80037ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80037f0:	b10a      	cbz	r2, 80037f6 <_printf_common+0x26>
 80037f2:	3301      	adds	r3, #1
 80037f4:	6033      	str	r3, [r6, #0]
 80037f6:	6823      	ldr	r3, [r4, #0]
 80037f8:	0699      	lsls	r1, r3, #26
 80037fa:	bf42      	ittt	mi
 80037fc:	6833      	ldrmi	r3, [r6, #0]
 80037fe:	3302      	addmi	r3, #2
 8003800:	6033      	strmi	r3, [r6, #0]
 8003802:	6825      	ldr	r5, [r4, #0]
 8003804:	f015 0506 	ands.w	r5, r5, #6
 8003808:	d106      	bne.n	8003818 <_printf_common+0x48>
 800380a:	f104 0a19 	add.w	sl, r4, #25
 800380e:	68e3      	ldr	r3, [r4, #12]
 8003810:	6832      	ldr	r2, [r6, #0]
 8003812:	1a9b      	subs	r3, r3, r2
 8003814:	42ab      	cmp	r3, r5
 8003816:	dc28      	bgt.n	800386a <_printf_common+0x9a>
 8003818:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800381c:	1e13      	subs	r3, r2, #0
 800381e:	6822      	ldr	r2, [r4, #0]
 8003820:	bf18      	it	ne
 8003822:	2301      	movne	r3, #1
 8003824:	0692      	lsls	r2, r2, #26
 8003826:	d42d      	bmi.n	8003884 <_printf_common+0xb4>
 8003828:	4649      	mov	r1, r9
 800382a:	4638      	mov	r0, r7
 800382c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003830:	47c0      	blx	r8
 8003832:	3001      	adds	r0, #1
 8003834:	d020      	beq.n	8003878 <_printf_common+0xa8>
 8003836:	6823      	ldr	r3, [r4, #0]
 8003838:	68e5      	ldr	r5, [r4, #12]
 800383a:	f003 0306 	and.w	r3, r3, #6
 800383e:	2b04      	cmp	r3, #4
 8003840:	bf18      	it	ne
 8003842:	2500      	movne	r5, #0
 8003844:	6832      	ldr	r2, [r6, #0]
 8003846:	f04f 0600 	mov.w	r6, #0
 800384a:	68a3      	ldr	r3, [r4, #8]
 800384c:	bf08      	it	eq
 800384e:	1aad      	subeq	r5, r5, r2
 8003850:	6922      	ldr	r2, [r4, #16]
 8003852:	bf08      	it	eq
 8003854:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003858:	4293      	cmp	r3, r2
 800385a:	bfc4      	itt	gt
 800385c:	1a9b      	subgt	r3, r3, r2
 800385e:	18ed      	addgt	r5, r5, r3
 8003860:	341a      	adds	r4, #26
 8003862:	42b5      	cmp	r5, r6
 8003864:	d11a      	bne.n	800389c <_printf_common+0xcc>
 8003866:	2000      	movs	r0, #0
 8003868:	e008      	b.n	800387c <_printf_common+0xac>
 800386a:	2301      	movs	r3, #1
 800386c:	4652      	mov	r2, sl
 800386e:	4649      	mov	r1, r9
 8003870:	4638      	mov	r0, r7
 8003872:	47c0      	blx	r8
 8003874:	3001      	adds	r0, #1
 8003876:	d103      	bne.n	8003880 <_printf_common+0xb0>
 8003878:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800387c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003880:	3501      	adds	r5, #1
 8003882:	e7c4      	b.n	800380e <_printf_common+0x3e>
 8003884:	2030      	movs	r0, #48	; 0x30
 8003886:	18e1      	adds	r1, r4, r3
 8003888:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800388c:	1c5a      	adds	r2, r3, #1
 800388e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003892:	4422      	add	r2, r4
 8003894:	3302      	adds	r3, #2
 8003896:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800389a:	e7c5      	b.n	8003828 <_printf_common+0x58>
 800389c:	2301      	movs	r3, #1
 800389e:	4622      	mov	r2, r4
 80038a0:	4649      	mov	r1, r9
 80038a2:	4638      	mov	r0, r7
 80038a4:	47c0      	blx	r8
 80038a6:	3001      	adds	r0, #1
 80038a8:	d0e6      	beq.n	8003878 <_printf_common+0xa8>
 80038aa:	3601      	adds	r6, #1
 80038ac:	e7d9      	b.n	8003862 <_printf_common+0x92>
	...

080038b0 <_printf_i>:
 80038b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038b4:	460c      	mov	r4, r1
 80038b6:	7e27      	ldrb	r7, [r4, #24]
 80038b8:	4691      	mov	r9, r2
 80038ba:	2f78      	cmp	r7, #120	; 0x78
 80038bc:	4680      	mov	r8, r0
 80038be:	469a      	mov	sl, r3
 80038c0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80038c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80038c6:	d807      	bhi.n	80038d8 <_printf_i+0x28>
 80038c8:	2f62      	cmp	r7, #98	; 0x62
 80038ca:	d80a      	bhi.n	80038e2 <_printf_i+0x32>
 80038cc:	2f00      	cmp	r7, #0
 80038ce:	f000 80d9 	beq.w	8003a84 <_printf_i+0x1d4>
 80038d2:	2f58      	cmp	r7, #88	; 0x58
 80038d4:	f000 80a4 	beq.w	8003a20 <_printf_i+0x170>
 80038d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80038dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80038e0:	e03a      	b.n	8003958 <_printf_i+0xa8>
 80038e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80038e6:	2b15      	cmp	r3, #21
 80038e8:	d8f6      	bhi.n	80038d8 <_printf_i+0x28>
 80038ea:	a001      	add	r0, pc, #4	; (adr r0, 80038f0 <_printf_i+0x40>)
 80038ec:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80038f0:	08003949 	.word	0x08003949
 80038f4:	0800395d 	.word	0x0800395d
 80038f8:	080038d9 	.word	0x080038d9
 80038fc:	080038d9 	.word	0x080038d9
 8003900:	080038d9 	.word	0x080038d9
 8003904:	080038d9 	.word	0x080038d9
 8003908:	0800395d 	.word	0x0800395d
 800390c:	080038d9 	.word	0x080038d9
 8003910:	080038d9 	.word	0x080038d9
 8003914:	080038d9 	.word	0x080038d9
 8003918:	080038d9 	.word	0x080038d9
 800391c:	08003a6b 	.word	0x08003a6b
 8003920:	0800398d 	.word	0x0800398d
 8003924:	08003a4d 	.word	0x08003a4d
 8003928:	080038d9 	.word	0x080038d9
 800392c:	080038d9 	.word	0x080038d9
 8003930:	08003a8d 	.word	0x08003a8d
 8003934:	080038d9 	.word	0x080038d9
 8003938:	0800398d 	.word	0x0800398d
 800393c:	080038d9 	.word	0x080038d9
 8003940:	080038d9 	.word	0x080038d9
 8003944:	08003a55 	.word	0x08003a55
 8003948:	680b      	ldr	r3, [r1, #0]
 800394a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800394e:	1d1a      	adds	r2, r3, #4
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	600a      	str	r2, [r1, #0]
 8003954:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003958:	2301      	movs	r3, #1
 800395a:	e0a4      	b.n	8003aa6 <_printf_i+0x1f6>
 800395c:	6825      	ldr	r5, [r4, #0]
 800395e:	6808      	ldr	r0, [r1, #0]
 8003960:	062e      	lsls	r6, r5, #24
 8003962:	f100 0304 	add.w	r3, r0, #4
 8003966:	d50a      	bpl.n	800397e <_printf_i+0xce>
 8003968:	6805      	ldr	r5, [r0, #0]
 800396a:	600b      	str	r3, [r1, #0]
 800396c:	2d00      	cmp	r5, #0
 800396e:	da03      	bge.n	8003978 <_printf_i+0xc8>
 8003970:	232d      	movs	r3, #45	; 0x2d
 8003972:	426d      	negs	r5, r5
 8003974:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003978:	230a      	movs	r3, #10
 800397a:	485e      	ldr	r0, [pc, #376]	; (8003af4 <_printf_i+0x244>)
 800397c:	e019      	b.n	80039b2 <_printf_i+0x102>
 800397e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003982:	6805      	ldr	r5, [r0, #0]
 8003984:	600b      	str	r3, [r1, #0]
 8003986:	bf18      	it	ne
 8003988:	b22d      	sxthne	r5, r5
 800398a:	e7ef      	b.n	800396c <_printf_i+0xbc>
 800398c:	680b      	ldr	r3, [r1, #0]
 800398e:	6825      	ldr	r5, [r4, #0]
 8003990:	1d18      	adds	r0, r3, #4
 8003992:	6008      	str	r0, [r1, #0]
 8003994:	0628      	lsls	r0, r5, #24
 8003996:	d501      	bpl.n	800399c <_printf_i+0xec>
 8003998:	681d      	ldr	r5, [r3, #0]
 800399a:	e002      	b.n	80039a2 <_printf_i+0xf2>
 800399c:	0669      	lsls	r1, r5, #25
 800399e:	d5fb      	bpl.n	8003998 <_printf_i+0xe8>
 80039a0:	881d      	ldrh	r5, [r3, #0]
 80039a2:	2f6f      	cmp	r7, #111	; 0x6f
 80039a4:	bf0c      	ite	eq
 80039a6:	2308      	moveq	r3, #8
 80039a8:	230a      	movne	r3, #10
 80039aa:	4852      	ldr	r0, [pc, #328]	; (8003af4 <_printf_i+0x244>)
 80039ac:	2100      	movs	r1, #0
 80039ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80039b2:	6866      	ldr	r6, [r4, #4]
 80039b4:	2e00      	cmp	r6, #0
 80039b6:	bfa8      	it	ge
 80039b8:	6821      	ldrge	r1, [r4, #0]
 80039ba:	60a6      	str	r6, [r4, #8]
 80039bc:	bfa4      	itt	ge
 80039be:	f021 0104 	bicge.w	r1, r1, #4
 80039c2:	6021      	strge	r1, [r4, #0]
 80039c4:	b90d      	cbnz	r5, 80039ca <_printf_i+0x11a>
 80039c6:	2e00      	cmp	r6, #0
 80039c8:	d04d      	beq.n	8003a66 <_printf_i+0x1b6>
 80039ca:	4616      	mov	r6, r2
 80039cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80039d0:	fb03 5711 	mls	r7, r3, r1, r5
 80039d4:	5dc7      	ldrb	r7, [r0, r7]
 80039d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80039da:	462f      	mov	r7, r5
 80039dc:	42bb      	cmp	r3, r7
 80039de:	460d      	mov	r5, r1
 80039e0:	d9f4      	bls.n	80039cc <_printf_i+0x11c>
 80039e2:	2b08      	cmp	r3, #8
 80039e4:	d10b      	bne.n	80039fe <_printf_i+0x14e>
 80039e6:	6823      	ldr	r3, [r4, #0]
 80039e8:	07df      	lsls	r7, r3, #31
 80039ea:	d508      	bpl.n	80039fe <_printf_i+0x14e>
 80039ec:	6923      	ldr	r3, [r4, #16]
 80039ee:	6861      	ldr	r1, [r4, #4]
 80039f0:	4299      	cmp	r1, r3
 80039f2:	bfde      	ittt	le
 80039f4:	2330      	movle	r3, #48	; 0x30
 80039f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039fa:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80039fe:	1b92      	subs	r2, r2, r6
 8003a00:	6122      	str	r2, [r4, #16]
 8003a02:	464b      	mov	r3, r9
 8003a04:	4621      	mov	r1, r4
 8003a06:	4640      	mov	r0, r8
 8003a08:	f8cd a000 	str.w	sl, [sp]
 8003a0c:	aa03      	add	r2, sp, #12
 8003a0e:	f7ff fedf 	bl	80037d0 <_printf_common>
 8003a12:	3001      	adds	r0, #1
 8003a14:	d14c      	bne.n	8003ab0 <_printf_i+0x200>
 8003a16:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a1a:	b004      	add	sp, #16
 8003a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a20:	4834      	ldr	r0, [pc, #208]	; (8003af4 <_printf_i+0x244>)
 8003a22:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003a26:	680e      	ldr	r6, [r1, #0]
 8003a28:	6823      	ldr	r3, [r4, #0]
 8003a2a:	f856 5b04 	ldr.w	r5, [r6], #4
 8003a2e:	061f      	lsls	r7, r3, #24
 8003a30:	600e      	str	r6, [r1, #0]
 8003a32:	d514      	bpl.n	8003a5e <_printf_i+0x1ae>
 8003a34:	07d9      	lsls	r1, r3, #31
 8003a36:	bf44      	itt	mi
 8003a38:	f043 0320 	orrmi.w	r3, r3, #32
 8003a3c:	6023      	strmi	r3, [r4, #0]
 8003a3e:	b91d      	cbnz	r5, 8003a48 <_printf_i+0x198>
 8003a40:	6823      	ldr	r3, [r4, #0]
 8003a42:	f023 0320 	bic.w	r3, r3, #32
 8003a46:	6023      	str	r3, [r4, #0]
 8003a48:	2310      	movs	r3, #16
 8003a4a:	e7af      	b.n	80039ac <_printf_i+0xfc>
 8003a4c:	6823      	ldr	r3, [r4, #0]
 8003a4e:	f043 0320 	orr.w	r3, r3, #32
 8003a52:	6023      	str	r3, [r4, #0]
 8003a54:	2378      	movs	r3, #120	; 0x78
 8003a56:	4828      	ldr	r0, [pc, #160]	; (8003af8 <_printf_i+0x248>)
 8003a58:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003a5c:	e7e3      	b.n	8003a26 <_printf_i+0x176>
 8003a5e:	065e      	lsls	r6, r3, #25
 8003a60:	bf48      	it	mi
 8003a62:	b2ad      	uxthmi	r5, r5
 8003a64:	e7e6      	b.n	8003a34 <_printf_i+0x184>
 8003a66:	4616      	mov	r6, r2
 8003a68:	e7bb      	b.n	80039e2 <_printf_i+0x132>
 8003a6a:	680b      	ldr	r3, [r1, #0]
 8003a6c:	6826      	ldr	r6, [r4, #0]
 8003a6e:	1d1d      	adds	r5, r3, #4
 8003a70:	6960      	ldr	r0, [r4, #20]
 8003a72:	600d      	str	r5, [r1, #0]
 8003a74:	0635      	lsls	r5, r6, #24
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	d501      	bpl.n	8003a7e <_printf_i+0x1ce>
 8003a7a:	6018      	str	r0, [r3, #0]
 8003a7c:	e002      	b.n	8003a84 <_printf_i+0x1d4>
 8003a7e:	0671      	lsls	r1, r6, #25
 8003a80:	d5fb      	bpl.n	8003a7a <_printf_i+0x1ca>
 8003a82:	8018      	strh	r0, [r3, #0]
 8003a84:	2300      	movs	r3, #0
 8003a86:	4616      	mov	r6, r2
 8003a88:	6123      	str	r3, [r4, #16]
 8003a8a:	e7ba      	b.n	8003a02 <_printf_i+0x152>
 8003a8c:	680b      	ldr	r3, [r1, #0]
 8003a8e:	1d1a      	adds	r2, r3, #4
 8003a90:	600a      	str	r2, [r1, #0]
 8003a92:	681e      	ldr	r6, [r3, #0]
 8003a94:	2100      	movs	r1, #0
 8003a96:	4630      	mov	r0, r6
 8003a98:	6862      	ldr	r2, [r4, #4]
 8003a9a:	f000 f82f 	bl	8003afc <memchr>
 8003a9e:	b108      	cbz	r0, 8003aa4 <_printf_i+0x1f4>
 8003aa0:	1b80      	subs	r0, r0, r6
 8003aa2:	6060      	str	r0, [r4, #4]
 8003aa4:	6863      	ldr	r3, [r4, #4]
 8003aa6:	6123      	str	r3, [r4, #16]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003aae:	e7a8      	b.n	8003a02 <_printf_i+0x152>
 8003ab0:	4632      	mov	r2, r6
 8003ab2:	4649      	mov	r1, r9
 8003ab4:	4640      	mov	r0, r8
 8003ab6:	6923      	ldr	r3, [r4, #16]
 8003ab8:	47d0      	blx	sl
 8003aba:	3001      	adds	r0, #1
 8003abc:	d0ab      	beq.n	8003a16 <_printf_i+0x166>
 8003abe:	6823      	ldr	r3, [r4, #0]
 8003ac0:	079b      	lsls	r3, r3, #30
 8003ac2:	d413      	bmi.n	8003aec <_printf_i+0x23c>
 8003ac4:	68e0      	ldr	r0, [r4, #12]
 8003ac6:	9b03      	ldr	r3, [sp, #12]
 8003ac8:	4298      	cmp	r0, r3
 8003aca:	bfb8      	it	lt
 8003acc:	4618      	movlt	r0, r3
 8003ace:	e7a4      	b.n	8003a1a <_printf_i+0x16a>
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	4632      	mov	r2, r6
 8003ad4:	4649      	mov	r1, r9
 8003ad6:	4640      	mov	r0, r8
 8003ad8:	47d0      	blx	sl
 8003ada:	3001      	adds	r0, #1
 8003adc:	d09b      	beq.n	8003a16 <_printf_i+0x166>
 8003ade:	3501      	adds	r5, #1
 8003ae0:	68e3      	ldr	r3, [r4, #12]
 8003ae2:	9903      	ldr	r1, [sp, #12]
 8003ae4:	1a5b      	subs	r3, r3, r1
 8003ae6:	42ab      	cmp	r3, r5
 8003ae8:	dcf2      	bgt.n	8003ad0 <_printf_i+0x220>
 8003aea:	e7eb      	b.n	8003ac4 <_printf_i+0x214>
 8003aec:	2500      	movs	r5, #0
 8003aee:	f104 0619 	add.w	r6, r4, #25
 8003af2:	e7f5      	b.n	8003ae0 <_printf_i+0x230>
 8003af4:	08003e1d 	.word	0x08003e1d
 8003af8:	08003e2e 	.word	0x08003e2e

08003afc <memchr>:
 8003afc:	4603      	mov	r3, r0
 8003afe:	b510      	push	{r4, lr}
 8003b00:	b2c9      	uxtb	r1, r1
 8003b02:	4402      	add	r2, r0
 8003b04:	4293      	cmp	r3, r2
 8003b06:	4618      	mov	r0, r3
 8003b08:	d101      	bne.n	8003b0e <memchr+0x12>
 8003b0a:	2000      	movs	r0, #0
 8003b0c:	e003      	b.n	8003b16 <memchr+0x1a>
 8003b0e:	7804      	ldrb	r4, [r0, #0]
 8003b10:	3301      	adds	r3, #1
 8003b12:	428c      	cmp	r4, r1
 8003b14:	d1f6      	bne.n	8003b04 <memchr+0x8>
 8003b16:	bd10      	pop	{r4, pc}

08003b18 <memcpy>:
 8003b18:	440a      	add	r2, r1
 8003b1a:	4291      	cmp	r1, r2
 8003b1c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003b20:	d100      	bne.n	8003b24 <memcpy+0xc>
 8003b22:	4770      	bx	lr
 8003b24:	b510      	push	{r4, lr}
 8003b26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b2a:	4291      	cmp	r1, r2
 8003b2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b30:	d1f9      	bne.n	8003b26 <memcpy+0xe>
 8003b32:	bd10      	pop	{r4, pc}

08003b34 <memmove>:
 8003b34:	4288      	cmp	r0, r1
 8003b36:	b510      	push	{r4, lr}
 8003b38:	eb01 0402 	add.w	r4, r1, r2
 8003b3c:	d902      	bls.n	8003b44 <memmove+0x10>
 8003b3e:	4284      	cmp	r4, r0
 8003b40:	4623      	mov	r3, r4
 8003b42:	d807      	bhi.n	8003b54 <memmove+0x20>
 8003b44:	1e43      	subs	r3, r0, #1
 8003b46:	42a1      	cmp	r1, r4
 8003b48:	d008      	beq.n	8003b5c <memmove+0x28>
 8003b4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b52:	e7f8      	b.n	8003b46 <memmove+0x12>
 8003b54:	4601      	mov	r1, r0
 8003b56:	4402      	add	r2, r0
 8003b58:	428a      	cmp	r2, r1
 8003b5a:	d100      	bne.n	8003b5e <memmove+0x2a>
 8003b5c:	bd10      	pop	{r4, pc}
 8003b5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003b66:	e7f7      	b.n	8003b58 <memmove+0x24>

08003b68 <_free_r>:
 8003b68:	b538      	push	{r3, r4, r5, lr}
 8003b6a:	4605      	mov	r5, r0
 8003b6c:	2900      	cmp	r1, #0
 8003b6e:	d043      	beq.n	8003bf8 <_free_r+0x90>
 8003b70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b74:	1f0c      	subs	r4, r1, #4
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	bfb8      	it	lt
 8003b7a:	18e4      	addlt	r4, r4, r3
 8003b7c:	f000 f8d0 	bl	8003d20 <__malloc_lock>
 8003b80:	4a1e      	ldr	r2, [pc, #120]	; (8003bfc <_free_r+0x94>)
 8003b82:	6813      	ldr	r3, [r2, #0]
 8003b84:	4610      	mov	r0, r2
 8003b86:	b933      	cbnz	r3, 8003b96 <_free_r+0x2e>
 8003b88:	6063      	str	r3, [r4, #4]
 8003b8a:	6014      	str	r4, [r2, #0]
 8003b8c:	4628      	mov	r0, r5
 8003b8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b92:	f000 b8cb 	b.w	8003d2c <__malloc_unlock>
 8003b96:	42a3      	cmp	r3, r4
 8003b98:	d90a      	bls.n	8003bb0 <_free_r+0x48>
 8003b9a:	6821      	ldr	r1, [r4, #0]
 8003b9c:	1862      	adds	r2, r4, r1
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	bf01      	itttt	eq
 8003ba2:	681a      	ldreq	r2, [r3, #0]
 8003ba4:	685b      	ldreq	r3, [r3, #4]
 8003ba6:	1852      	addeq	r2, r2, r1
 8003ba8:	6022      	streq	r2, [r4, #0]
 8003baa:	6063      	str	r3, [r4, #4]
 8003bac:	6004      	str	r4, [r0, #0]
 8003bae:	e7ed      	b.n	8003b8c <_free_r+0x24>
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	b10b      	cbz	r3, 8003bba <_free_r+0x52>
 8003bb6:	42a3      	cmp	r3, r4
 8003bb8:	d9fa      	bls.n	8003bb0 <_free_r+0x48>
 8003bba:	6811      	ldr	r1, [r2, #0]
 8003bbc:	1850      	adds	r0, r2, r1
 8003bbe:	42a0      	cmp	r0, r4
 8003bc0:	d10b      	bne.n	8003bda <_free_r+0x72>
 8003bc2:	6820      	ldr	r0, [r4, #0]
 8003bc4:	4401      	add	r1, r0
 8003bc6:	1850      	adds	r0, r2, r1
 8003bc8:	4283      	cmp	r3, r0
 8003bca:	6011      	str	r1, [r2, #0]
 8003bcc:	d1de      	bne.n	8003b8c <_free_r+0x24>
 8003bce:	6818      	ldr	r0, [r3, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	4401      	add	r1, r0
 8003bd4:	6011      	str	r1, [r2, #0]
 8003bd6:	6053      	str	r3, [r2, #4]
 8003bd8:	e7d8      	b.n	8003b8c <_free_r+0x24>
 8003bda:	d902      	bls.n	8003be2 <_free_r+0x7a>
 8003bdc:	230c      	movs	r3, #12
 8003bde:	602b      	str	r3, [r5, #0]
 8003be0:	e7d4      	b.n	8003b8c <_free_r+0x24>
 8003be2:	6820      	ldr	r0, [r4, #0]
 8003be4:	1821      	adds	r1, r4, r0
 8003be6:	428b      	cmp	r3, r1
 8003be8:	bf01      	itttt	eq
 8003bea:	6819      	ldreq	r1, [r3, #0]
 8003bec:	685b      	ldreq	r3, [r3, #4]
 8003bee:	1809      	addeq	r1, r1, r0
 8003bf0:	6021      	streq	r1, [r4, #0]
 8003bf2:	6063      	str	r3, [r4, #4]
 8003bf4:	6054      	str	r4, [r2, #4]
 8003bf6:	e7c9      	b.n	8003b8c <_free_r+0x24>
 8003bf8:	bd38      	pop	{r3, r4, r5, pc}
 8003bfa:	bf00      	nop
 8003bfc:	20000110 	.word	0x20000110

08003c00 <_malloc_r>:
 8003c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c02:	1ccd      	adds	r5, r1, #3
 8003c04:	f025 0503 	bic.w	r5, r5, #3
 8003c08:	3508      	adds	r5, #8
 8003c0a:	2d0c      	cmp	r5, #12
 8003c0c:	bf38      	it	cc
 8003c0e:	250c      	movcc	r5, #12
 8003c10:	2d00      	cmp	r5, #0
 8003c12:	4606      	mov	r6, r0
 8003c14:	db01      	blt.n	8003c1a <_malloc_r+0x1a>
 8003c16:	42a9      	cmp	r1, r5
 8003c18:	d903      	bls.n	8003c22 <_malloc_r+0x22>
 8003c1a:	230c      	movs	r3, #12
 8003c1c:	6033      	str	r3, [r6, #0]
 8003c1e:	2000      	movs	r0, #0
 8003c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c22:	f000 f87d 	bl	8003d20 <__malloc_lock>
 8003c26:	4921      	ldr	r1, [pc, #132]	; (8003cac <_malloc_r+0xac>)
 8003c28:	680a      	ldr	r2, [r1, #0]
 8003c2a:	4614      	mov	r4, r2
 8003c2c:	b99c      	cbnz	r4, 8003c56 <_malloc_r+0x56>
 8003c2e:	4f20      	ldr	r7, [pc, #128]	; (8003cb0 <_malloc_r+0xb0>)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	b923      	cbnz	r3, 8003c3e <_malloc_r+0x3e>
 8003c34:	4621      	mov	r1, r4
 8003c36:	4630      	mov	r0, r6
 8003c38:	f000 f862 	bl	8003d00 <_sbrk_r>
 8003c3c:	6038      	str	r0, [r7, #0]
 8003c3e:	4629      	mov	r1, r5
 8003c40:	4630      	mov	r0, r6
 8003c42:	f000 f85d 	bl	8003d00 <_sbrk_r>
 8003c46:	1c43      	adds	r3, r0, #1
 8003c48:	d123      	bne.n	8003c92 <_malloc_r+0x92>
 8003c4a:	230c      	movs	r3, #12
 8003c4c:	4630      	mov	r0, r6
 8003c4e:	6033      	str	r3, [r6, #0]
 8003c50:	f000 f86c 	bl	8003d2c <__malloc_unlock>
 8003c54:	e7e3      	b.n	8003c1e <_malloc_r+0x1e>
 8003c56:	6823      	ldr	r3, [r4, #0]
 8003c58:	1b5b      	subs	r3, r3, r5
 8003c5a:	d417      	bmi.n	8003c8c <_malloc_r+0x8c>
 8003c5c:	2b0b      	cmp	r3, #11
 8003c5e:	d903      	bls.n	8003c68 <_malloc_r+0x68>
 8003c60:	6023      	str	r3, [r4, #0]
 8003c62:	441c      	add	r4, r3
 8003c64:	6025      	str	r5, [r4, #0]
 8003c66:	e004      	b.n	8003c72 <_malloc_r+0x72>
 8003c68:	6863      	ldr	r3, [r4, #4]
 8003c6a:	42a2      	cmp	r2, r4
 8003c6c:	bf0c      	ite	eq
 8003c6e:	600b      	streq	r3, [r1, #0]
 8003c70:	6053      	strne	r3, [r2, #4]
 8003c72:	4630      	mov	r0, r6
 8003c74:	f000 f85a 	bl	8003d2c <__malloc_unlock>
 8003c78:	f104 000b 	add.w	r0, r4, #11
 8003c7c:	1d23      	adds	r3, r4, #4
 8003c7e:	f020 0007 	bic.w	r0, r0, #7
 8003c82:	1ac2      	subs	r2, r0, r3
 8003c84:	d0cc      	beq.n	8003c20 <_malloc_r+0x20>
 8003c86:	1a1b      	subs	r3, r3, r0
 8003c88:	50a3      	str	r3, [r4, r2]
 8003c8a:	e7c9      	b.n	8003c20 <_malloc_r+0x20>
 8003c8c:	4622      	mov	r2, r4
 8003c8e:	6864      	ldr	r4, [r4, #4]
 8003c90:	e7cc      	b.n	8003c2c <_malloc_r+0x2c>
 8003c92:	1cc4      	adds	r4, r0, #3
 8003c94:	f024 0403 	bic.w	r4, r4, #3
 8003c98:	42a0      	cmp	r0, r4
 8003c9a:	d0e3      	beq.n	8003c64 <_malloc_r+0x64>
 8003c9c:	1a21      	subs	r1, r4, r0
 8003c9e:	4630      	mov	r0, r6
 8003ca0:	f000 f82e 	bl	8003d00 <_sbrk_r>
 8003ca4:	3001      	adds	r0, #1
 8003ca6:	d1dd      	bne.n	8003c64 <_malloc_r+0x64>
 8003ca8:	e7cf      	b.n	8003c4a <_malloc_r+0x4a>
 8003caa:	bf00      	nop
 8003cac:	20000110 	.word	0x20000110
 8003cb0:	20000114 	.word	0x20000114

08003cb4 <_realloc_r>:
 8003cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cb6:	4607      	mov	r7, r0
 8003cb8:	4614      	mov	r4, r2
 8003cba:	460e      	mov	r6, r1
 8003cbc:	b921      	cbnz	r1, 8003cc8 <_realloc_r+0x14>
 8003cbe:	4611      	mov	r1, r2
 8003cc0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003cc4:	f7ff bf9c 	b.w	8003c00 <_malloc_r>
 8003cc8:	b922      	cbnz	r2, 8003cd4 <_realloc_r+0x20>
 8003cca:	f7ff ff4d 	bl	8003b68 <_free_r>
 8003cce:	4625      	mov	r5, r4
 8003cd0:	4628      	mov	r0, r5
 8003cd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cd4:	f000 f830 	bl	8003d38 <_malloc_usable_size_r>
 8003cd8:	42a0      	cmp	r0, r4
 8003cda:	d20f      	bcs.n	8003cfc <_realloc_r+0x48>
 8003cdc:	4621      	mov	r1, r4
 8003cde:	4638      	mov	r0, r7
 8003ce0:	f7ff ff8e 	bl	8003c00 <_malloc_r>
 8003ce4:	4605      	mov	r5, r0
 8003ce6:	2800      	cmp	r0, #0
 8003ce8:	d0f2      	beq.n	8003cd0 <_realloc_r+0x1c>
 8003cea:	4631      	mov	r1, r6
 8003cec:	4622      	mov	r2, r4
 8003cee:	f7ff ff13 	bl	8003b18 <memcpy>
 8003cf2:	4631      	mov	r1, r6
 8003cf4:	4638      	mov	r0, r7
 8003cf6:	f7ff ff37 	bl	8003b68 <_free_r>
 8003cfa:	e7e9      	b.n	8003cd0 <_realloc_r+0x1c>
 8003cfc:	4635      	mov	r5, r6
 8003cfe:	e7e7      	b.n	8003cd0 <_realloc_r+0x1c>

08003d00 <_sbrk_r>:
 8003d00:	b538      	push	{r3, r4, r5, lr}
 8003d02:	2300      	movs	r3, #0
 8003d04:	4d05      	ldr	r5, [pc, #20]	; (8003d1c <_sbrk_r+0x1c>)
 8003d06:	4604      	mov	r4, r0
 8003d08:	4608      	mov	r0, r1
 8003d0a:	602b      	str	r3, [r5, #0]
 8003d0c:	f7fc ffc8 	bl	8000ca0 <_sbrk>
 8003d10:	1c43      	adds	r3, r0, #1
 8003d12:	d102      	bne.n	8003d1a <_sbrk_r+0x1a>
 8003d14:	682b      	ldr	r3, [r5, #0]
 8003d16:	b103      	cbz	r3, 8003d1a <_sbrk_r+0x1a>
 8003d18:	6023      	str	r3, [r4, #0]
 8003d1a:	bd38      	pop	{r3, r4, r5, pc}
 8003d1c:	200001b8 	.word	0x200001b8

08003d20 <__malloc_lock>:
 8003d20:	4801      	ldr	r0, [pc, #4]	; (8003d28 <__malloc_lock+0x8>)
 8003d22:	f000 b811 	b.w	8003d48 <__retarget_lock_acquire_recursive>
 8003d26:	bf00      	nop
 8003d28:	200001c0 	.word	0x200001c0

08003d2c <__malloc_unlock>:
 8003d2c:	4801      	ldr	r0, [pc, #4]	; (8003d34 <__malloc_unlock+0x8>)
 8003d2e:	f000 b80c 	b.w	8003d4a <__retarget_lock_release_recursive>
 8003d32:	bf00      	nop
 8003d34:	200001c0 	.word	0x200001c0

08003d38 <_malloc_usable_size_r>:
 8003d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d3c:	1f18      	subs	r0, r3, #4
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	bfbc      	itt	lt
 8003d42:	580b      	ldrlt	r3, [r1, r0]
 8003d44:	18c0      	addlt	r0, r0, r3
 8003d46:	4770      	bx	lr

08003d48 <__retarget_lock_acquire_recursive>:
 8003d48:	4770      	bx	lr

08003d4a <__retarget_lock_release_recursive>:
 8003d4a:	4770      	bx	lr

08003d4c <_init>:
 8003d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d4e:	bf00      	nop
 8003d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d52:	bc08      	pop	{r3}
 8003d54:	469e      	mov	lr, r3
 8003d56:	4770      	bx	lr

08003d58 <_fini>:
 8003d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d5a:	bf00      	nop
 8003d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d5e:	bc08      	pop	{r3}
 8003d60:	469e      	mov	lr, r3
 8003d62:	4770      	bx	lr
