// Seed: 2412211054
module module_0 (
    output uwire id_0,
    output wor   id_1,
    input  wor   id_2
);
  id_4(
      .id_0(!1), .id_1(1)
  );
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output logic id_2,
    input supply0 id_3,
    output wand id_4
);
  reg id_6, id_7;
  module_0(
      id_0, id_4, id_3
  );
  tri1 id_8, id_9;
  always begin
    id_2 <= id_7;
  end
  supply1 id_10 = 1'b0;
  id_11(
      .id_0(("")), .id_1(id_4)
  );
  wire id_12, id_13, id_14;
  assign id_8 = id_3;
  assign id_8 = 1'b0;
  wire id_15;
endmodule
