Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=w0_r1_w2_same_addr_dcache -define TEST41'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_88/.SRvSof/ncvlog_2020_04_28_02_05_36.vsof
file: ../uvm/top.sv
        expected.bus_req_proc_num = i;
                                    |
ncvlog: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_88/cov_work/scope/test/ies.vsof
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		cpu_pkg
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.memory
		worklib.lrs_arbiter
		worklib.blk_hit_proc_md
		worklib.addr_segregator_proc
		worklib.free_blk_md
		worklib.access_blk_proc_md
		worklib.blk_to_be_accessed_md
		worklib.main_func_lv2
		worklib.cache_block_lv2
		worklib.lru_block_lv2
		worklib.cache_controller_lv2
		worklib.cache_wrapper_lv2
		worklib.lru_block_lv1
		worklib.mesi_fsm_lv1
		worklib.cache_controller_lv1_dl
		worklib.blk_hit_snoop_md
		worklib.addr_segregator_snoop
		worklib.access_blk_snoop_md
		worklib.blk_to_be_accessed_snoop_md
		worklib.main_func_lv1_dl
		worklib.cache_block_lv1_dl
		worklib.cache_wrapper_lv1_dl
		worklib.cache_controller_lv1_il
		worklib.main_func_lv1_il
		worklib.cache_block_lv1_il
		worklib.cache_wrapper_lv1_il
		worklib.cache_lv1_unicore
		worklib.cache_lv1_multicore
		worklib.cache_top
		worklib.top
	Total FSMs extracted = 0
        expected.bus_req_proc_num = i;
                                    |
ncelab: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	Building instance overlay tables: ...........
class sbus_packet_c extends uvm_sequence_item;
                  |
ncelab: *W,COVUCC (../uvm/sbus_packet_c.sv,12|18): Block and Expression coverage types are not supported inside SystemVerilog classes. Use CCF command to enable type-based block coverage. There may also be other such classes in the design.
......... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
ncelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
    integer i;
            |
ncelab: *W,COVUTA (../design/common/access_blk_proc_md.sv,31|12): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory, and array of enum. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
    wire [MESI_WID - 1 : 0] cache_mesi [ASSOC - 1 : 0];
                                     |
ncelab: *W,COVMDD (../design/common/access_blk_proc_md.sv,32|37): Toggle coverage for bit, logic, reg, wire, and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage on for these types specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	Building instance specific data structures.
ncelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                     128      30
		Interfaces:                    9       3
		Verilog packages:              5       5
		Resolved nets:                 0       3
		Registers:                 21113   13105
		Scalar wires:                340       -
		Expanded wires:              472      20
		Vectored wires:              496       -
		Named events:                 64      51
		Always blocks:               386     188
		Initial blocks:              809     352
		Parallel blocks:              30      31
		Cont. assignments:           366     104
		Pseudo assignments:           29      23
		Assertions:                   62      41
		Covergroup Instances:          0       4
		SV Class declarations:       327     441
		SV Class specializations:    649     649
		Simulation timescale:        1ns
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_88/.SRvSof/ncsim_2020_04_28_02_05_39.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'w0_r1_w2_same_addr_dcache' because it is not registered with the factory.
UVM_FATAL @ 0: reporter [INVTST] Requested test from command line +UVM_TESTNAME=w0_r1_w2_same_addr_dcache not found.

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    1
UVM_WARNING :    1
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[BDTYP]     1
[INVTST]     1
[TOP]     1
Simulation complete via $finish(1) at time 0 FS + 0
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_report_object.svh:292     $finish;
ncsim> exit
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_88/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/model_dir/icc_7bfd3f05_07401767.ucm
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_88/cov_work/scope/test/icc_7bfd3f05_07401767.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_88/cov_work/scope/test/ies.vsof
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_02_05_36.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_02_05_36.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 18 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.33667.1/vm_scan_28_2_5_42.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.33667.1/vm_scan_28_2_5_42.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.33667.1/vm_scan_28_2_5_42.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 3 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.33667.2/vm_scan_28_2_5_43.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.33667.2/vm_scan_28_2_5_43.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.33667.2/vm_scan_28_2_5_43.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
