Source Block: hdl/library/axi_dmac/src_axi_mm.v@103:113@HdlStmAssign
wire req_ready_ag;
wire req_valid_ag;
wire bl_ready_ag;
wire bl_valid_ag;

assign data_id = id;
assign response_id = id;

assign measured_last_burst_length = req_last_burst_length;

reg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;

Diff Content:
- 108 assign data_id = id;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/src_axi_mm.v@101:111

wire address_enabled;
wire req_ready_ag;
wire req_valid_ag;
wire bl_ready_ag;
wire bl_valid_ag;

assign data_id = id;
assign response_id = id;

assign measured_last_burst_length = req_last_burst_length;

Clone Blocks 2:
hdl/library/axi_dmac/src_axi_mm.v@104:114
wire req_valid_ag;
wire bl_ready_ag;
wire bl_valid_ag;

assign data_id = id;
assign response_id = id;

assign measured_last_burst_length = req_last_burst_length;

reg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;
reg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];

