{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701786595208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701786595209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:29:54 2023 " "Processing started: Tue Dec  5 21:29:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701786595209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701786595209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tubes-sisdig -c tubes-sisdig " "Command: quartus_sta tubes-sisdig -c tubes-sisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701786595209 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701786595442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701786595812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701786595812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786595852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786595852 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "137 " "The Timing Analyzer is analyzing 137 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701786595991 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tubes-sisdig.sdc " "Synopsys Design Constraints File file not found: 'tubes-sisdig.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701786596031 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786596031 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786596036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786596036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786596036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786596036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786596036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " "create_clock -period 1.000 -name xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786596036 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786596036 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701786596045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786596046 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701786596047 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701786596064 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701786596144 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701786596144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.307 " "Worst-case setup slack is -12.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.307           -2308.402 i_clk  " "  -12.307           -2308.402 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.950            -174.667 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "   -6.950            -174.667 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.880            -188.523 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "   -5.880            -188.523 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.645            -142.688 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "   -5.645            -142.688 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.348             -19.184 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "   -5.348             -19.184 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.248             -10.787 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "   -2.248             -10.787 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786596146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "    0.155               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.197               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 i_clk  " "    0.452               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "    0.572               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "    0.659               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.706               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786596157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786596162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786596167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -658.767 i_clk  " "   -3.000            -658.767 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303              -3.058 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "   -0.303              -3.058 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "    0.180               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.363               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "    0.372               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.419               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786596170 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701786596454 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786596454 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701786596462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701786596480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701786596726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786596826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701786596848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701786596848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.278 " "Worst-case setup slack is -11.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.278           -2129.490 i_clk  " "  -11.278           -2129.490 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.799            -163.283 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "   -6.799            -163.283 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.345            -174.609 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "   -5.345            -174.609 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.093            -128.705 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "   -5.093            -128.705 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.963             -18.329 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "   -4.963             -18.329 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.403             -10.927 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "   -2.403             -10.927 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786596854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.054 " "Worst-case hold slack is 0.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "    0.054               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.301               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 i_clk  " "    0.401               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "    0.487               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "    0.586               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.763               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786596869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786596876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786596885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -658.767 i_clk  " "   -3.000            -658.767 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402              -2.575 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "   -0.402              -2.575 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "   -0.015              -0.015 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.162               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "    0.178               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.374               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786596892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786596892 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701786597173 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786597173 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701786597183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786597302 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701786597307 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701786597307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.295 " "Worst-case setup slack is -5.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.295            -863.039 i_clk  " "   -5.295            -863.039 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.864             -53.056 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "   -2.864             -53.056 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.978             -55.135 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "   -1.978             -55.135 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.923             -44.178 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "   -1.923             -44.178 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670              -5.195 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "   -1.670              -5.195 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572              -2.322 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "   -0.572              -2.322 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786597315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.113 " "Worst-case hold slack is -0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.113 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "   -0.113              -0.113 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 i_clk  " "    0.148               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.235               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "    0.250               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "    0.259               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.377               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786597329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786597340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786597350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -472.284 i_clk  " "   -3.000            -472.284 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "    0.049               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.264               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "    0.283               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.324               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "    0.384               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786597358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786597358 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701786597677 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786597677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701786598009 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701786598010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701786598137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:29:58 2023 " "Processing ended: Tue Dec  5 21:29:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701786598137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701786598137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701786598137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701786598137 ""}
