vendor_name = ModelSim
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/FFD.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register_tb.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check_tb.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/adder.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/fulladder.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/register.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter_tb.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control_tb.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/db/projeto_lic.cbx.xml
design_name = counter
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, counter, 1
instance = comp, \d_flag~output , d_flag~output, counter, 1
instance = comp, \p_flag~output , p_flag~output, counter, 1
instance = comp, \clk~input , clk~input, counter, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, counter, 1
instance = comp, \u_reg|u_FFD0|Q~0 , u_reg|u_FFD0|Q~0, counter, 1
instance = comp, \clr~input , clr~input, counter, 1
instance = comp, \u_reg|u_FFD0|Q , u_reg|u_FFD0|Q, counter, 1
instance = comp, \u_adder|u_full_adder1|S , u_adder|u_full_adder1|S, counter, 1
instance = comp, \u_reg|u_FFD1|Q , u_reg|u_FFD1|Q, counter, 1
instance = comp, \u_adder|u_full_adder2|S , u_adder|u_full_adder2|S, counter, 1
instance = comp, \u_reg|u_FFD2|Q , u_reg|u_FFD2|Q, counter, 1
instance = comp, \u_adder|u_full_adder3|S , u_adder|u_full_adder3|S, counter, 1
instance = comp, \u_reg|u_FFD3|Q , u_reg|u_FFD3|Q, counter, 1
instance = comp, \d_flag~0 , d_flag~0, counter, 1
instance = comp, \p_flag~0 , p_flag~0, counter, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, counter, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, counter, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, counter, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
