
*** Running vivado
    with args -log PWF_complete.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PWF_complete.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source PWF_complete.tcl -notrace
Command: synth_design -top PWF_complete -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38048
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1442.301 ; gain = 412.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PWF_complete' [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/Christoffer/project_PWF/project_PWF.srcs/sources_1/new/PWF_complete.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PWF_complete' (0#1) [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/Christoffer/project_PWF/project_PWF.srcs/sources_1/new/PWF_complete.vhd:43]
WARNING: [Synth 8-3848] Net AN in module/entity PWF_complete does not have driver. [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/Christoffer/project_PWF/project_PWF.srcs/sources_1/new/PWF_complete.vhd:38]
WARNING: [Synth 8-3848] Net D in module/entity PWF_complete does not have driver. [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/Christoffer/project_PWF/project_PWF.srcs/sources_1/new/PWF_complete.vhd:38]
WARNING: [Synth 8-3848] Net LED in module/entity PWF_complete does not have driver. [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/Christoffer/project_PWF/project_PWF.srcs/sources_1/new/PWF_complete.vhd:38]
WARNING: [Synth 8-3330] design PWF_complete has an empty top module
WARNING: [Synth 8-7129] Port AN[7] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[6] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[5] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[4] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[3] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[2] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[1] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[0] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[7] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[6] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[5] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[4] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[3] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[2] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[1] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[0] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reset in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnL in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnV in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnR in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnD in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnC in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module PWF_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module PWF_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1532.363 ; gain = 502.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1532.363 ; gain = 502.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1532.363 ; gain = 502.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1532.363 ; gain = 502.461
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
