// Seed: 1073600183
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout logic [7:0] id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
  assign id_4[1] = id_1 == id_7;
  wire id_9;
  initial
    assert (id_4 ==? 1'b0)
    else;
endmodule
module module_2 (
    output wor id_0,
    output supply0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output wire id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input wor id_8
);
  assign id_6 = id_7;
  module_0 modCall_1 ();
  assign id_0 = 1;
  assign id_2 = -1 == id_8;
endmodule
