attach ./modelgen_0.so
load ../vams/vsine.so

verilog

`modelgen
module test_expcap0(p, n, cp, cn);
	electrical p, n, cp, cn;
	(*desc="dd"*) real dd;
	analog begin
		dd = ddt(V(cp,cn));
		I(p,n) <+ exp(ddt(V(cp,cn)));
	end
endmodule

!make test_expcap0.so > /dev/null
attach ./test_expcap0.so

parameter v=0

test_expcap0 #() dut(0,3,1,0);
vsine #(.mag(1), .dc(v), .ampl(1)) v1(1, 0);
resistor #(1) R2(3  0);

 * loss(dut._b_ddt_1_p_ddt_1_n) i(dut._b_ddt_1_p_ddt_1_n) dd(dut) iter(0)
print tran dd(dut) iter(0)
tran 1
print tran v nodes iter(0)
options numdgt 20
options noincmode nobypass
tran 0 1
options incmode bypass
tran 0 1
options numdgt 5
print ac vm(3) vp(3)
ac 1 10 * 2
status notime
