Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Apr 04 17:27:45 2018
| Host         : Asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    63 |
| Minimum Number of register sites lost to control set restrictions |   125 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |             152 |           42 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            3054 |          788 |
| Yes          | No                    | Yes                    |              66 |           13 |
| Yes          | Yes                   | No                     |             405 |          105 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|    Clock Signal    |                                             Enable Signal                                             |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_out_OBUF_BUFG |                                                                                                       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                        |                1 |              1 |
|  wr_clk_BUFG       |                                                                                                       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                        |                1 |              1 |
|  wr_clk_BUFG       |                                                                                                       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                             |                1 |              1 |
|  clk_out_OBUF_BUFG |                                                                                                       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                               |                1 |              1 |
|  clk_IBUF_BUFG     | UUT/calc_i/floating_point_0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_a_tdata   |                                                                                                                                                                     |                1 |              2 |
|  clk_out_OBUF_BUFG |                                                                                                       |                                                                                                                                                                     |                1 |              2 |
|  wr_clk_BUFG       |                                                                                                       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                       |                1 |              2 |
|  wr_clk_BUFG       |                                                                                                       |                                                                                                                                                                     |                1 |              2 |
|  clk_out_OBUF_BUFG |                                                                                                       | reset_IBUF                                                                                                                                                          |                1 |              2 |
|  clk_out_OBUF_BUFG |                                                                                                       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                       |                1 |              3 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[45]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[49]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[49]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[45]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                  |                3 |              8 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                         |                2 |              8 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[50]_0                                   |                3 |              8 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]           |                2 |              8 |
|  wr_clk_BUFG       |                                                                                                       | reset_IBUF                                                                                                                                                          |                5 |              8 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[50]_0                                   |                3 |              8 |
|  clk_IBUF_BUFG     |                                                                                                       |                                                                                                                                                                     |                7 |             10 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]                                                 |                4 |             12 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]                                                 |                5 |             12 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0 |                3 |             15 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_0 |                5 |             16 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[49]_i_1_n_0 |                2 |             16 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_0 |                4 |             16 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[49]_i_1_n_0 |                2 |             16 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/sclr_i                                                                                                                       |                4 |             16 |
|  clk_IBUF_BUFG     | UUT/calc_i/floating_point_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_a_tdata   |                                                                                                                                                                     |                6 |             21 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/STATE_DELAY/i_pipe/SR[0]                                                      |                9 |             22 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                        |                5 |             22 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/STATE_DELAY/i_pipe/SR[0]                                                      |                6 |             22 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0                                                   |                7 |             24 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0                                                   |               10 |             24 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/sclr_i                                                                                                                       |                5 |             26 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/sclr_i                                                                                                                       |                6 |             26 |
|  clk_out_OBUF_BUFG | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                     | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                               |                6 |             30 |
|  clk_IBUF_BUFG     | UUT/calc_i/floating_point_0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_c_tdata   |                                                                                                                                                                     |                7 |             32 |
|  clk_IBUF_BUFG     | UUT/calc_i/floating_point_0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_b_tdata_0 |                                                                                                                                                                     |                7 |             32 |
|  clk_IBUF_BUFG     | UUT/calc_i/floating_point_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata       |                                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG     | UUT/calc_i/floating_point_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata       |                                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG     | UUT/calc_i/floating_point_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_b_tdata_0 |                                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG     | UUT/calc_i/floating_point_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_c_tdata   |                                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[50]_0                                                   |                5 |             32 |
|  clk_IBUF_BUFG     | aclken3                                                                                               | UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[50]_0                                                   |                5 |             32 |
|  wr_clk_BUFG       | Temp[1][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |               17 |             32 |
|  wr_clk_BUFG       | Temp[2][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |               17 |             32 |
|  wr_clk_BUFG       | Temp[3][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |               14 |             32 |
|  wr_clk_BUFG       | Temp[4][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |               15 |             32 |
|  wr_clk_BUFG       | Temp[5][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |               10 |             32 |
|  wr_clk_BUFG       | Temp[6][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |               15 |             32 |
|  wr_clk_BUFG       | Temp[7][31]_i_1_n_0                                                                                   |                                                                                                                                                                     |               14 |             32 |
|  wr_clk_BUFG       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/sel                      | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                           |                7 |             36 |
|  clk_IBUF_BUFG     |                                                                                                       | reset_IBUF                                                                                                                                                          |               12 |             37 |
|  clk_out_OBUF_BUFG |                                                                                                       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                               |                9 |             48 |
|  wr_clk_BUFG       |                                                                                                       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                           |                9 |             48 |
|  clk_IBUF_BUFG     | UUT/E[0]                                                                                              |                                                                                                                                                                     |               17 |             64 |
|  clk_IBUF_BUFG     | B[31]_i_1_n_0                                                                                         |                                                                                                                                                                     |               14 |             64 |
|  clk_IBUF_BUFG     | UUT/E_reg[31][0]                                                                                      |                                                                                                                                                                     |               14 |             64 |
|  wr_clk_BUFG       | p_0_in                                                                                                |                                                                                                                                                                     |               52 |             96 |
|  wr_clk_BUFG       | TempOld[1][31]_i_1_n_0                                                                                |                                                                                                                                                                     |               53 |            256 |
|  clk_IBUF_BUFG     | aclken3                                                                                               |                                                                                                                                                                     |              519 |           2236 |
+--------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


