==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'dct/matrixmath.c' ... 
@I [HLS-10] Analyzing design file 'dct/dct.c' ... 
dct/dct.c:15:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(Tinv,X,temp);
                             ^~~~
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:16:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, T, Y);
                                    ^
dct/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
dct/dct.c:20:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(T,X,temp);
                             ^
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:21:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, Tinv, Y);
                                    ^~~~
dct/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
4 warnings generated.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (dct/matrixmath.c:44) in function 'MAT_Multiply2' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (dct/matrixmath.c:19) in function 'MAT_Multiply' for pipelining.
@I [XFORM-501] Unrolling loop 'Product' (dct/matrixmath.c:55) in function 'MAT_Multiply2' completely.
@I [XFORM-501] Unrolling loop 'Product' (dct/matrixmath.c:24) in function 'MAT_Multiply' completely.
@I [XFORM-101] Partitioning array 'Tinv'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'A_cached_row' (dct/matrixmath.c:36) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.0' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.1' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.2' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.3' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.4' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.5' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.6' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.7' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-721] Changing loop 'Loop_LoadRow_proc' (dct/matrixmath.c:11) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (dct/matrixmath.c:18) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (dct/matrixmath.c:40) to a process function for dataflow in function 'MAT_Multiply2'.
@I [XFORM-721] Changing loop 'Loop_Col_proc' (dct/matrixmath.c:44) to a process function for dataflow in function 'MAT_Multiply2'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply' (dct/matrixmath.c:4), detected/extracted 2 process function(s):
	 'MAT_Multiply_Loop_LoadRow_proc'
	 'MAT_Multiply_Loop_Row_proc'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply2' (dct/matrixmath.c:31), detected/extracted 2 process function(s):
	 'MAT_Multiply2_Loop_Row_proc'
	 'MAT_Multiply2_Loop_Col_proc2'.
@I [XFORM-712] Applying dataflow to function 'DCT' (dct/dct.c:7), detected/extracted 1 process function(s):
	 'Block__proc'.
@I [XFORM-401] Performing if-conversion on hyperblock from (dct/matrixmath.c:41:2) to (dct/matrixmath.c:40:28) in function 'MAT_Multiply2_Loop_Row_proc'... converting 9 basic blocks.
@I [XFORM-541] Flattening a loop nest 'Row' (dct/matrixmath.c:18:3) in function 'MAT_Multiply_Loop_Row_proc'.
@I [XFORM-541] Flattening a loop nest 'Row' (dct/matrixmath.c:40:3) in function 'MAT_Multiply2_Loop_Row_proc'.
@I [XFORM-541] Flattening a loop nest 'LoadRow' (dct/matrixmath.c:11:31) in function 'MAT_Multiply_Loop_LoadRow_proc'.
@I [HLS-111] Elapsed time: 87.203 seconds; current memory usage: 149 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'DCT' ...
@W [SYN-103] Legalizing function name 'DCT_Block__proc' to 'DCT_Block_proc'.
@W [SYN-107] Renaming port name 'DCT/function' to 'DCT/function_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'LoadRow_LoadCol'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 11.094 seconds; current memory usage: 172 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.109 seconds; current memory usage: 172 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_Col'.
@W [SCHED-69] Unable to schedule 'load' operation ('A_0_load_2') on array 'A_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 47.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.25 seconds; current memory usage: 171 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.313 seconds; current memory usage: 172 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.375 seconds; current memory usage: 172 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.157 seconds; current memory usage: 172 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_RowCaching'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.234 seconds; current memory usage: 172 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.125 seconds; current memory usage: 172 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply2_Loop_Col_proc2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 46.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.281 seconds; current memory usage: 171 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2_Loop_Col_proc2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.141 seconds; current memory usage: 171 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.186 seconds; current memory usage: 171 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.111 seconds; current memory usage: 171 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 171 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.204 seconds; current memory usage: 171 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.203 seconds; current memory usage: 171 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.109 seconds; current memory usage: 171 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_Loop_LoadRow_proc'.
@I [HLS-111] Elapsed time: 2.875 seconds; current memory usage: 187 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'DCT_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'DCT_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'DCT_mux_8to1_sel3_32_1': 10 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_Loop_Row_proc'.
@I [HLS-111] Elapsed time: 4.421 seconds; current memory usage: 189 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply'.
@I [HLS-111] Elapsed time: 1.36 seconds; current memory usage: 191 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply2_Loop_Row_proc'.
@I [HLS-111] Elapsed time: 1.047 seconds; current memory usage: 192 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply2_Loop_Col_proc2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'DCT_fadd_32ns_32ns_32_5_full_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'DCT_fmul_32ns_32ns_32_4_max_dsp': 8 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply2_Loop_Col_proc2'.
@I [HLS-111] Elapsed time: 1.234 seconds; current memory usage: 193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply2'.
@I [HLS-111] Elapsed time: 0.922 seconds; current memory usage: 193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_Block_proc'.
@I [HLS-111] Elapsed time: 0.421 seconds; current memory usage: 195 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'DCT/X' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'DCT/function_r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'DCT/Y' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'DCT'.
@I [HLS-111] Elapsed time: 0.517 seconds; current memory usage: 195 MB.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_7_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_6_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_5_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_4_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_3_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_2_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_1_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_0_loc_channel' using Shift Registers.
@W [RTMG-274] Memory 'DCT_Block_proc_Tinv_0' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_Tinv_0_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_Tinv_1' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_Tinv_1_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_Tinv_2' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_Tinv_2_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_Tinv_3' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_Tinv_3_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_Tinv_4' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_Tinv_4_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_Tinv_5' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_Tinv_5_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_Tinv_6' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_Tinv_6_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_Tinv_7' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_Tinv_7_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_T_0' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_T_0_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_T_1' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_T_1_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_T_2' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_T_2_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_T_3' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_T_3_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_T_4' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_T_4_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_T_5' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_T_5_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_T_6' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_T_6_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc_T_7' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc_T_7_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'DCT_Block_proc_temp_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'DCT'.
@I [WVHDL-304] Generating RTL VHDL for 'DCT'.
@I [WVLOG-307] Generating RTL Verilog for 'DCT'.
@I [HLS-112] Total elapsed time: 129.844 seconds; peak memory usage: 195 MB.
@I [LIC-101] Checked in feature [HLS]
