00:15:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Documents\GitHub\ECE4810J_FA2021\Lab1\temp_xsdb_launch_script.tcl
00:15:01 INFO  : Platform repository initialization has completed.
00:15:02 INFO  : Registering command handlers for Vitis TCF services
00:15:05 INFO  : XSCT server has started successfully.
00:15:06 INFO  : plnx-install-location is set to ''
00:15:06 INFO  : Successfully done setting XSCT server connection channel  
00:15:06 INFO  : Successfully done query RDI_DATADIR 
00:15:06 INFO  : Successfully done setting workspace for the tool. 
13:02:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Documents\GitHub\ECE4810J_FA2021\Lab1\temp_xsdb_launch_script.tcl
13:02:56 INFO  : Platform repository initialization has completed.
13:02:57 INFO  : Registering command handlers for Vitis TCF services
13:02:59 INFO  : XSCT server has started successfully.
13:02:59 INFO  : plnx-install-location is set to ''
13:03:00 INFO  : Successfully done setting XSCT server connection channel  
13:03:00 INFO  : Successfully done query RDI_DATADIR 
13:03:00 INFO  : Successfully done setting workspace for the tool. 
13:04:35 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0
13:04:35 INFO  : Result from executing command 'getPlatforms': 
13:04:35 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:04:35 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_0' is added to custom repositories.
13:04:46 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_0' is added to custom repositories.
13:10:06 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0
13:10:06 INFO  : Result from executing command 'getPlatforms': 
13:10:06 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_0' is added to custom repositories.
13:10:17 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_0' is added to custom repositories.
13:11:33 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0
13:11:33 INFO  : Result from executing command 'getPlatforms': Zynq_CPU_wrapper_hw_platform_0|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/Zynq_CPU_wrapper_hw_platform_0.xpfm
13:11:33 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
13:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Documents\GitHub\ECE4810J_FA2021\Lab1\temp_xsdb_launch_script.tcl
13:27:59 INFO  : Platform repository initialization has completed.
13:28:00 INFO  : XSCT server has started successfully.
13:28:00 INFO  : plnx-install-location is set to ''
13:28:00 INFO  : Successfully done setting XSCT server connection channel  
13:28:00 INFO  : Successfully done setting workspace for the tool. 
13:28:02 INFO  : Successfully done query RDI_DATADIR 
13:28:03 INFO  : Registering command handlers for Vitis TCF services
13:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:45 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:35:51 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0
13:35:51 INFO  : Result from executing command 'getPlatforms': 
13:35:51 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:35:51 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_0' is added to custom repositories.
13:36:00 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_0' is added to custom repositories.
13:36:38 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0
13:36:38 INFO  : Result from executing command 'getPlatforms': Zynq_CPU_wrapper_hw_platform_0|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/Zynq_CPU_wrapper_hw_platform_0.xpfm
13:36:38 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
13:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:13 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0
13:39:13 INFO  : Result from executing command 'getPlatforms': 
13:39:14 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_0' is added to custom repositories.
13:39:25 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_0' is added to custom repositories.
13:40:23 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0
13:40:23 INFO  : Result from executing command 'getPlatforms': Zynq_CPU_wrapper_hw_platform_0|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/Zynq_CPU_wrapper_hw_platform_0.xpfm
13:40:24 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
13:41:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:42 ERROR : (XSDB Server)

13:54:38 ERROR : (XSDB Server)

14:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}' command is executed.
14:02:35 INFO  : Device configured successfully with "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_0.bit"
12:29:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Documents\GitHub\ECE4810J_FA2021\Lab1\temp_xsdb_launch_script.tcl
12:29:39 INFO  : Platform repository initialization has completed.
12:29:41 INFO  : XSCT server has started successfully.
12:29:42 INFO  : Successfully done setting XSCT server connection channel  
12:29:42 INFO  : plnx-install-location is set to ''
12:29:42 INFO  : Successfully done setting workspace for the tool. 
12:29:48 INFO  : Successfully done query RDI_DATADIR 
12:29:50 INFO  : Registering command handlers for Vitis TCF services
12:30:55 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
12:31:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/hw/Zynq_CPU_wrapper_hw_platform_0.xsa is already opened

12:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Documents\GitHub\ECE4810J_FA2021\Lab1\temp_xsdb_launch_script.tcl
12:40:25 INFO  : Platform repository initialization has completed.
12:40:27 INFO  : Registering command handlers for Vitis TCF services
12:40:29 INFO  : XSCT server has started successfully.
12:40:30 INFO  : plnx-install-location is set to ''
12:40:30 INFO  : Successfully done setting XSCT server connection channel  
12:40:30 INFO  : Successfully done query RDI_DATADIR 
12:40:30 INFO  : Successfully done setting workspace for the tool. 
12:40:36 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
12:40:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/hw/Zynq_CPU_wrapper_hw_platform_0.xsa is already opened

16:05:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Documents\GitHub\ECE4810J_FA2021\Lab1\temp_xsdb_launch_script.tcl
16:05:49 INFO  : Platform repository initialization has completed.
16:05:51 INFO  : XSCT server has started successfully.
16:05:51 INFO  : plnx-install-location is set to ''
16:05:51 INFO  : Successfully done setting XSCT server connection channel  
16:05:51 INFO  : Successfully done setting workspace for the tool. 
16:05:52 INFO  : Successfully done query RDI_DATADIR 
16:05:52 INFO  : Registering command handlers for Vitis TCF services
16:06:53 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
16:06:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/hw/Zynq_CPU_wrapper_hw_platform_0.xsa is already opened

16:13:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}' command is executed.
16:13:23 INFO  : Device configured successfully with "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_0.bit"
16:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A70235A' is selected.
16:13:32 INFO  : 'jtag frequency' command is executed.
16:13:32 INFO  : Context for 'APU' is selected.
16:13:32 INFO  : System reset is completed.
16:13:35 INFO  : 'after 3000' command is executed.
16:13:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}' command is executed.
16:13:38 INFO  : Device configured successfully with "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_0.bit"
16:13:38 INFO  : Context for 'APU' is selected.
16:13:38 INFO  : Hardware design and registers information is loaded from 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/hw/Zynq_CPU_wrapper_hw_platform_0.xsa'.
16:13:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:38 INFO  : Context for 'APU' is selected.
16:13:38 INFO  : Sourcing of 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/_ide/psinit/ps7_init.tcl' is done.
16:13:39 INFO  : 'ps7_init' command is executed.
16:13:39 INFO  : 'ps7_post_config' command is executed.
16:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:39 INFO  : The application 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}
fpga -file D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_0.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/hw/Zynq_CPU_wrapper_hw_platform_0.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:39 INFO  : 'con' command is executed.
16:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:39 INFO  : Disconnected from the channel tcfchan#2.
16:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A70235A' is selected.
16:14:08 INFO  : 'jtag frequency' command is executed.
16:14:08 INFO  : Context for 'APU' is selected.
16:14:08 INFO  : System reset is completed.
16:14:11 INFO  : 'after 3000' command is executed.
16:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}' command is executed.
16:14:13 INFO  : Device configured successfully with "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_0.bit"
16:14:13 INFO  : Context for 'APU' is selected.
16:14:16 INFO  : Hardware design and registers information is loaded from 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/hw/Zynq_CPU_wrapper_hw_platform_0.xsa'.
16:14:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:16 INFO  : Context for 'APU' is selected.
16:14:16 INFO  : Sourcing of 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/_ide/psinit/ps7_init.tcl' is done.
16:14:16 INFO  : 'ps7_init' command is executed.
16:14:16 INFO  : 'ps7_post_config' command is executed.
16:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:17 INFO  : The application 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}
fpga -file D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_0.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/hw/Zynq_CPU_wrapper_hw_platform_0.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:17 INFO  : 'con' command is executed.
16:14:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:14:17 INFO  : Disconnected from the channel tcfchan#3.
00:23:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Documents\GitHub\ECE4810J_FA2021\Lab1\temp_xsdb_launch_script.tcl
00:23:51 INFO  : Platform repository initialization has completed.
00:23:53 INFO  : XSCT server has started successfully.
00:23:53 INFO  : plnx-install-location is set to ''
00:23:53 INFO  : Successfully done setting XSCT server connection channel  
00:23:53 INFO  : Successfully done setting workspace for the tool. 
00:23:54 INFO  : Registering command handlers for Vitis TCF services
00:23:54 INFO  : Successfully done query RDI_DATADIR 
00:26:04 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1
00:26:04 INFO  : Result from executing command 'getPlatforms': Zynq_CPU_wrapper_hw_platform_0|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/Zynq_CPU_wrapper_hw_platform_0.xpfm
00:26:04 WARN  : An unexpected exception occurred in the module 'platform project logging'
00:26:04 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_1' is added to custom repositories.
00:26:15 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_1' is added to custom repositories.
00:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:45 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
00:28:45 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
00:28:45 WARN  : Failed to closehw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
00:28:45 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
00:28:45 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
00:28:45 ERROR : Failed to update application flags from BSP for 'hello_rtl_multiplier'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:28:46 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_rtl_multiplier'
00:28:46 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
00:28:46 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
00:28:46 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
00:28:46 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
00:28:46 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
00:28:46 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
00:58:01 INFO  : Result from executing command 'removePlatformRepo': 
00:58:09 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
00:58:09 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
01:06:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
01:06:27 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
01:14:02 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
01:14:02 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
01:15:26 WARN  : Failed to update project references for project hello_world
01:15:26 WARN  : Failed to update project references for project hello_world_system
01:16:12 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1
01:16:12 INFO  : Result from executing command 'getPlatforms': Zynq_CPU_wrapper_hw_platform_0|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/Zynq_CPU_wrapper_hw_platform_0.xpfm
01:16:12 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_1' is added to custom repositories.
01:16:19 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_1' is added to custom repositories.
01:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:34 ERROR : (XSDB Server)

01:17:51 ERROR : (XSDB Server)

01:24:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Documents\GitHub\ECE4810J_FA2021\Lab1\temp_xsdb_launch_script.tcl
01:24:17 INFO  : Platform repository initialization has completed.
01:24:17 INFO  : XSCT server has started successfully.
01:24:17 INFO  : plnx-install-location is set to ''
01:24:17 INFO  : Successfully done setting XSCT server connection channel  
01:24:17 INFO  : Successfully done setting workspace for the tool. 
01:24:27 INFO  : Registering command handlers for Vitis TCF services
01:24:30 INFO  : Successfully done query RDI_DATADIR 
01:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}' command is executed.
01:24:54 INFO  : Device configured successfully with "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_1.bit"
01:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A70235A' is selected.
01:25:13 INFO  : 'jtag frequency' command is executed.
01:25:13 INFO  : Context for 'APU' is selected.
01:25:13 INFO  : System reset is completed.
01:25:16 INFO  : 'after 3000' command is executed.
01:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}' command is executed.
01:25:18 INFO  : Device configured successfully with "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_1.bit"
01:25:19 INFO  : Context for 'APU' is selected.
01:25:19 INFO  : Hardware design and registers information is loaded from 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa'.
01:25:19 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:19 INFO  : Context for 'APU' is selected.
01:25:19 INFO  : Sourcing of 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/psinit/ps7_init.tcl' is done.
01:25:19 INFO  : 'ps7_init' command is executed.
01:25:19 INFO  : 'ps7_post_config' command is executed.
01:25:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}
fpga -file D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

01:25:19 INFO  : Disconnected from the channel tcfchan#1.
01:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A70235A' is selected.
01:25:34 INFO  : 'jtag frequency' command is executed.
01:25:34 INFO  : Context for 'APU' is selected.
01:25:34 INFO  : System reset is completed.
01:25:37 INFO  : 'after 3000' command is executed.
01:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}' command is executed.
01:25:39 INFO  : Device configured successfully with "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_1.bit"
01:25:40 INFO  : Context for 'APU' is selected.
01:25:44 INFO  : Hardware design and registers information is loaded from 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa'.
01:25:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:44 INFO  : Context for 'APU' is selected.
01:25:44 INFO  : Sourcing of 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/psinit/ps7_init.tcl' is done.
01:25:44 INFO  : 'ps7_init' command is executed.
01:25:44 INFO  : 'ps7_post_config' command is executed.
01:25:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}
fpga -file D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

01:25:45 INFO  : Disconnected from the channel tcfchan#2.
01:26:11 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
01:26:11 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
01:26:11 WARN  : Failed to closehw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
01:26:11 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
01:26:11 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
01:26:11 ERROR : Failed to update application flags from BSP for 'hello_rtl_multiplier'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:26:13 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_rtl_multiplier'
01:26:13 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
01:26:13 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
01:26:14 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
01:26:14 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
01:26:14 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
01:26:14 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
01:30:12 INFO  : Result from executing command 'removePlatformRepo': 
01:30:22 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
01:30:22 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
01:31:26 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
01:31:26 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
01:34:06 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
01:34:06 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
01:34:38 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
01:34:38 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
01:36:28 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
01:36:28 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
01:52:47 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
01:52:47 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
01:54:58 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
01:54:58 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
10:09:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Documents\GitHub\ECE4810J_FA2021\Lab1\temp_xsdb_launch_script.tcl
10:09:21 INFO  : Platform repository initialization has completed.
10:09:22 INFO  : XSCT server has started successfully.
10:09:22 INFO  : plnx-install-location is set to ''
10:09:22 INFO  : Successfully done setting XSCT server connection channel  
10:09:22 INFO  : Successfully done setting workspace for the tool. 
10:09:26 INFO  : Successfully done query RDI_DATADIR 
10:09:26 INFO  : Registering command handlers for Vitis TCF services
10:11:59 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1
10:11:59 INFO  : Result from executing command 'getPlatforms': Zynq_CPU_wrapper_hw_platform_0|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/Zynq_CPU_wrapper_hw_platform_0.xpfm
10:11:59 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:12:00 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_1' is added to custom repositories.
10:12:17 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_1' is added to custom repositories.
10:13:09 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
10:13:09 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
10:13:09 WARN  : Failed to closehw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:13:09 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
10:13:09 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:13:09 ERROR : Failed to update application flags from BSP for 'hello_rtl_multiplier'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
10:13:11 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_rtl_multiplier'
10:13:11 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
10:13:11 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:13:11 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
10:13:11 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:13:11 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;hello_rtl_multiplier;hello_rtl_multiplier_system
10:13:11 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:15:38 INFO  : Result from executing command 'removePlatformRepo': 
10:16:13 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
10:16:13 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
10:27:04 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
10:27:04 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
10:28:02 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
10:28:02 ERROR : Failed to get platform details for the project 'hello_rtl_multiplier'. Cannot sync application flags.
10:48:39 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1
10:48:39 INFO  : Result from executing command 'getPlatforms': Zynq_CPU_wrapper_hw_platform_0|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/Zynq_CPU_wrapper_hw_platform_0.xpfm
10:48:40 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
11:08:03 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_multiplier'...
11:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:13:29 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
11:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:51 ERROR : (XSDB Server)

11:17:58 ERROR : (XSDB Server)

11:18:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:18:15 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
11:18:23 ERROR : (XSDB Server)

11:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:21:36 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
11:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:25:45 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
11:28:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Documents\GitHub\ECE4810J_FA2021\Lab1\temp_xsdb_launch_script.tcl
11:28:59 INFO  : Platform repository initialization has completed.
11:29:01 INFO  : XSCT server has started successfully.
11:29:01 INFO  : Successfully done setting XSCT server connection channel  
11:29:01 INFO  : plnx-install-location is set to ''
11:29:01 INFO  : Successfully done setting workspace for the tool. 
11:29:05 INFO  : Successfully done query RDI_DATADIR 
11:29:07 INFO  : Registering command handlers for Vitis TCF services
11:29:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A70235A' is selected.
11:29:42 INFO  : 'jtag frequency' command is executed.
11:29:42 INFO  : Context for 'APU' is selected.
11:29:42 INFO  : System reset is completed.
11:29:45 INFO  : 'after 3000' command is executed.
11:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}' command is executed.
11:29:48 INFO  : Device configured successfully with "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_1.bit"
11:29:48 INFO  : Context for 'APU' is selected.
11:29:48 INFO  : Hardware design and registers information is loaded from 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa'.
11:29:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:48 INFO  : Context for 'APU' is selected.
11:29:48 INFO  : Sourcing of 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/psinit/ps7_init.tcl' is done.
11:29:48 INFO  : 'ps7_init' command is executed.
11:29:48 INFO  : 'ps7_post_config' command is executed.
11:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:48 INFO  : The application 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/Debug/hello_rtl_multiplier.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}
fpga -file D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/hw/Zynq_CPU_wrapper_hw_platform_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_multiplier/Debug/hello_rtl_multiplier.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:49 INFO  : 'con' command is executed.
11:29:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:49 INFO  : Disconnected from the channel tcfchan#1.
14:11:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Documents\GitHub\ECE4810J_FA2021\Lab1\temp_xsdb_launch_script.tcl
14:11:36 INFO  : XSCT server has started successfully.
14:11:36 INFO  : plnx-install-location is set to ''
14:11:36 INFO  : Successfully done setting XSCT server connection channel  
14:11:36 INFO  : Successfully done setting workspace for the tool. 
14:11:40 INFO  : Platform repository initialization has completed.
14:11:40 INFO  : Successfully done query RDI_DATADIR 
14:11:41 INFO  : Registering command handlers for Vitis TCF services
14:13:39 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;Zynq_CPU_wrapper_hw_platform_2
14:13:39 INFO  : Result from executing command 'getPlatforms': Zynq_CPU_wrapper_hw_platform_0|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/Zynq_CPU_wrapper_hw_platform_0.xpfm;Zynq_CPU_wrapper_hw_platform_1|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/Zynq_CPU_wrapper_hw_platform_1.xpfm
14:13:39 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:13:40 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_2' is added to custom repositories.
14:13:50 INFO  : Platform 'Zynq_CPU_wrapper_hw_platform_2' is added to custom repositories.
14:14:54 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_divider'...
14:14:54 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;Zynq_CPU_wrapper_hw_platform_2;hello_rtl_divider;hello_rtl_divider_system
14:14:54 WARN  : Failed to closehw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:14:55 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;Zynq_CPU_wrapper_hw_platform_2;hello_rtl_divider;hello_rtl_divider_system
14:14:55 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:14:55 ERROR : Failed to update application flags from BSP for 'hello_rtl_divider'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
14:14:56 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_rtl_divider'
14:14:56 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;Zynq_CPU_wrapper_hw_platform_2;hello_rtl_divider;hello_rtl_divider_system
14:14:56 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:14:56 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;Zynq_CPU_wrapper_hw_platform_2;hello_rtl_divider;hello_rtl_divider_system
14:14:56 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:14:56 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;Zynq_CPU_wrapper_hw_platform_2;hello_rtl_divider;hello_rtl_divider_system
14:14:56 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:24:04 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_divider'...
14:24:04 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;Zynq_CPU_wrapper_hw_platform_2;hello_rtl_divider;hello_rtl_divider_system
14:24:04 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:24:04 ERROR : Failed to update application flags from BSP for 'hello_rtl_divider'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
14:24:05 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_rtl_divider'
14:24:05 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;Zynq_CPU_wrapper_hw_platform_2;hello_rtl_divider;hello_rtl_divider_system
14:24:05 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:24:05 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;Zynq_CPU_wrapper_hw_platform_2;hello_rtl_divider;hello_rtl_divider_system
14:24:05 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:24:05 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;Zynq_CPU_wrapper_hw_platform_2;hello_rtl_divider;hello_rtl_divider_system
14:24:05 ERROR : Failed to openhw "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa"
Reason: D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:27:24 INFO  : Result from executing command 'getProjects': Zynq_CPU_wrapper_hw_platform_0;Zynq_CPU_wrapper_hw_platform_1;Zynq_CPU_wrapper_hw_platform_2
14:27:24 INFO  : Result from executing command 'getPlatforms': Zynq_CPU_wrapper_hw_platform_0|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_0/export/Zynq_CPU_wrapper_hw_platform_0/Zynq_CPU_wrapper_hw_platform_0.xpfm;Zynq_CPU_wrapper_hw_platform_1|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_1/export/Zynq_CPU_wrapper_hw_platform_1/Zynq_CPU_wrapper_hw_platform_1.xpfm;Zynq_CPU_wrapper_hw_platform_2|D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/Zynq_CPU_wrapper_hw_platform_2.xpfm
14:27:25 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_divider'...
14:32:03 INFO  : Checking for BSP changes to sync application flags for project 'hello_rtl_divider'...
14:49:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A70235A' is selected.
14:49:01 INFO  : 'jtag frequency' command is executed.
14:49:01 INFO  : Context for 'APU' is selected.
14:49:01 INFO  : System reset is completed.
14:49:04 INFO  : 'after 3000' command is executed.
14:49:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}' command is executed.
14:49:07 INFO  : Device configured successfully with "D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_divider/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_2.bit"
14:49:07 INFO  : Context for 'APU' is selected.
14:49:07 INFO  : Hardware design and registers information is loaded from 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa'.
14:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:07 INFO  : Context for 'APU' is selected.
14:49:07 INFO  : Sourcing of 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_divider/_ide/psinit/ps7_init.tcl' is done.
14:49:08 INFO  : 'ps7_init' command is executed.
14:49:08 INFO  : 'ps7_post_config' command is executed.
14:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:08 INFO  : The application 'D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_divider/Debug/hello_rtl_divider.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A70235A" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017A70235A-23727093-0"}
fpga -file D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_divider/_ide/bitstream/Zynq_CPU_wrapper_hw_platform_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Documents/GitHub/ECE4810J_FA2021/Lab1/Zynq_CPU_wrapper_hw_platform_2/export/Zynq_CPU_wrapper_hw_platform_2/hw/Zynq_CPU_wrapper_hw_platform_2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_divider/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Documents/GitHub/ECE4810J_FA2021/Lab1/hello_rtl_divider/Debug/hello_rtl_divider.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:08 INFO  : 'con' command is executed.
14:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:08 INFO  : Disconnected from the channel tcfchan#6.
