<stg><name>digitrec</name>


<trans_list>

<trans id="316" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32">
<![CDATA[
:0  %knn_set_0_0_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_0_V_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32">
<![CDATA[
:1  %knn_set_0_1_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_1_V_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32">
<![CDATA[
:2  %knn_set_0_2_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_2_V_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32">
<![CDATA[
:3  %knn_set_1_0_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_0_V_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32">
<![CDATA[
:4  %knn_set_1_1_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_1_V_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32">
<![CDATA[
:5  %knn_set_1_2_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_2_V_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32">
<![CDATA[
:6  %knn_set_2_0_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_0_V_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32">
<![CDATA[
:7  %knn_set_2_1_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_1_V_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32">
<![CDATA[
:8  %knn_set_2_2_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_2_V_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32">
<![CDATA[
:9  %knn_set_3_0_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_3_0_V_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32">
<![CDATA[
:10  %knn_set_3_1_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_3_1_V_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32">
<![CDATA[
:11  %knn_set_3_2_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_3_2_V_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32">
<![CDATA[
:12  %knn_set_4_0_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_4_0_V_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32">
<![CDATA[
:13  %knn_set_4_1_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_4_1_V_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32">
<![CDATA[
:14  %knn_set_4_2_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_4_2_V_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32">
<![CDATA[
:15  %knn_set_5_0_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_5_0_V_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="32">
<![CDATA[
:16  %knn_set_5_1_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_5_1_V_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32">
<![CDATA[
:17  %knn_set_5_2_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_5_2_V_0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32">
<![CDATA[
:18  %knn_set_6_0_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_6_0_V_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="32">
<![CDATA[
:19  %knn_set_6_1_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_6_1_V_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32">
<![CDATA[
:20  %knn_set_6_2_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_6_2_V_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32">
<![CDATA[
:21  %knn_set_7_0_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_7_0_V_0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32">
<![CDATA[
:22  %knn_set_7_1_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_7_1_V_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32">
<![CDATA[
:23  %knn_set_7_2_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_7_2_V_0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="32">
<![CDATA[
:24  %knn_set_8_0_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_8_0_V_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32">
<![CDATA[
:25  %knn_set_8_1_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_8_1_V_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32">
<![CDATA[
:26  %knn_set_8_2_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_8_2_V_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32">
<![CDATA[
:27  %knn_set_9_0_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_9_0_V_0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32">
<![CDATA[
:28  %knn_set_9_1_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_9_1_V_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32">
<![CDATA[
:29  %knn_set_9_2_V_0 = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_9_2_V_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:30  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

]]></Node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:1  %knn_set_0_0_V_0_lo = load i6* %knn_set_0_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_0_0_V_0_lo"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:2  %knn_set_0_1_V_0_lo = load i6* %knn_set_0_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_0_1_V_0_lo"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:3  %knn_set_0_2_V_0_lo = load i6* %knn_set_0_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_0_2_V_0_lo"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:4  %knn_set_1_0_V_0_lo = load i6* %knn_set_1_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_1_0_V_0_lo"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:5  %knn_set_1_1_V_0_lo = load i6* %knn_set_1_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_1_1_V_0_lo"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:6  %knn_set_1_2_V_0_lo = load i6* %knn_set_1_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_1_2_V_0_lo"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:7  %knn_set_2_0_V_0_lo = load i6* %knn_set_2_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_2_0_V_0_lo"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:8  %knn_set_2_1_V_0_lo = load i6* %knn_set_2_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_2_1_V_0_lo"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:9  %knn_set_2_2_V_0_lo = load i6* %knn_set_2_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_2_2_V_0_lo"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:10  %knn_set_3_0_V_0_lo = load i6* %knn_set_3_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_3_0_V_0_lo"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:11  %knn_set_3_1_V_0_lo = load i6* %knn_set_3_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_3_1_V_0_lo"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:12  %knn_set_3_2_V_0_lo = load i6* %knn_set_3_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_3_2_V_0_lo"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:13  %knn_set_4_0_V_0_lo = load i6* %knn_set_4_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_4_0_V_0_lo"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:14  %knn_set_4_1_V_0_lo = load i6* %knn_set_4_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_4_1_V_0_lo"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:15  %knn_set_4_2_V_0_lo = load i6* %knn_set_4_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_4_2_V_0_lo"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:16  %knn_set_5_0_V_0_lo = load i6* %knn_set_5_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_5_0_V_0_lo"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:17  %knn_set_5_1_V_0_lo = load i6* %knn_set_5_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_5_1_V_0_lo"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:18  %knn_set_5_2_V_0_lo = load i6* %knn_set_5_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_5_2_V_0_lo"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:19  %knn_set_6_0_V_0_lo = load i6* %knn_set_6_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_6_0_V_0_lo"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:20  %knn_set_6_1_V_0_lo = load i6* %knn_set_6_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_6_1_V_0_lo"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:21  %knn_set_6_2_V_0_lo = load i6* %knn_set_6_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_6_2_V_0_lo"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:22  %knn_set_7_0_V_0_lo = load i6* %knn_set_7_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_7_0_V_0_lo"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:23  %knn_set_7_1_V_0_lo = load i6* %knn_set_7_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_7_1_V_0_lo"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:24  %knn_set_7_2_V_0_lo = load i6* %knn_set_7_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_7_2_V_0_lo"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:25  %knn_set_8_0_V_0_lo = load i6* %knn_set_8_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_8_0_V_0_lo"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:26  %knn_set_8_1_V_0_lo = load i6* %knn_set_8_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_8_1_V_0_lo"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:27  %knn_set_8_2_V_0_lo = load i6* %knn_set_8_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_8_2_V_0_lo"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:28  %knn_set_9_0_V_0_lo = load i6* %knn_set_9_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_9_0_V_0_lo"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:29  %knn_set_9_1_V_0_lo = load i6* %knn_set_9_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_9_1_V_0_lo"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:30  %knn_set_9_2_V_0_lo = load i6* %knn_set_9_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_9_2_V_0_lo"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:31  %icmp_ln51 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:32  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:33  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:34  br i1 %icmp_ln51, label %.preheader.preheader, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader14:0  %k_0 = phi i2 [ %k, %.preheader14.backedge ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:1  %icmp_ln52 = icmp eq i2 %k_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:3  %k = add i2 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %icmp_ln52, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
:0  switch i4 %i_0, label %branch9 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]

]]></Node>
<StgValue><ssdm name="switch_ln54"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6">
<![CDATA[
branch8:0  %knn_set_8_0_V_0_lo_1 = load i6* %knn_set_8_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_8_0_V_0_lo_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6">
<![CDATA[
branch8:1  %knn_set_8_1_V_0_lo_1 = load i6* %knn_set_8_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_8_1_V_0_lo_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6">
<![CDATA[
branch8:2  %knn_set_8_2_V_0_lo_1 = load i6* %knn_set_8_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_8_2_V_0_lo_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch8:3  %knn_set_8_0_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_8_0_V_0_lo_1, i6 %knn_set_8_0_V_0_lo_1, i6 %knn_set_8_0_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_8_0_V_4"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch8:4  %knn_set_8_1_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_8_1_V_0_lo_1, i6 -14, i6 %knn_set_8_1_V_0_lo_1, i6 %knn_set_8_1_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_8_1_V_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch8:5  %knn_set_8_2_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_8_2_V_0_lo_1, i6 %knn_set_8_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_8_2_V_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch8:6  store i6 %knn_set_8_2_V_4, i6* %knn_set_8_2_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch8:7  store i6 %knn_set_8_1_V_4, i6* %knn_set_8_1_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch8:8  store i6 %knn_set_8_0_V_4, i6* %knn_set_8_0_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch8:9  br label %.preheader14.backedge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6">
<![CDATA[
branch7:0  %knn_set_7_0_V_0_lo_1 = load i6* %knn_set_7_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_7_0_V_0_lo_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6">
<![CDATA[
branch7:1  %knn_set_7_1_V_0_lo_1 = load i6* %knn_set_7_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_7_1_V_0_lo_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6">
<![CDATA[
branch7:2  %knn_set_7_2_V_0_lo_1 = load i6* %knn_set_7_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_7_2_V_0_lo_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch7:3  %knn_set_7_0_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_7_0_V_0_lo_1, i6 %knn_set_7_0_V_0_lo_1, i6 %knn_set_7_0_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_7_0_V_4"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch7:4  %knn_set_7_1_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_7_1_V_0_lo_1, i6 -14, i6 %knn_set_7_1_V_0_lo_1, i6 %knn_set_7_1_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_7_1_V_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch7:5  %knn_set_7_2_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_7_2_V_0_lo_1, i6 %knn_set_7_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_7_2_V_4"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch7:6  store i6 %knn_set_7_2_V_4, i6* %knn_set_7_2_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch7:7  store i6 %knn_set_7_1_V_4, i6* %knn_set_7_1_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch7:8  store i6 %knn_set_7_0_V_4, i6* %knn_set_7_0_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch7:9  br label %.preheader14.backedge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6">
<![CDATA[
branch6:0  %knn_set_6_0_V_0_lo_1 = load i6* %knn_set_6_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_6_0_V_0_lo_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6">
<![CDATA[
branch6:1  %knn_set_6_1_V_0_lo_1 = load i6* %knn_set_6_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_6_1_V_0_lo_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="6">
<![CDATA[
branch6:2  %knn_set_6_2_V_0_lo_1 = load i6* %knn_set_6_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_6_2_V_0_lo_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch6:3  %knn_set_6_0_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_6_0_V_0_lo_1, i6 %knn_set_6_0_V_0_lo_1, i6 %knn_set_6_0_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_6_0_V_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch6:4  %knn_set_6_1_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_6_1_V_0_lo_1, i6 -14, i6 %knn_set_6_1_V_0_lo_1, i6 %knn_set_6_1_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_6_1_V_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch6:5  %knn_set_6_2_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_6_2_V_0_lo_1, i6 %knn_set_6_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_6_2_V_4"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch6:6  store i6 %knn_set_6_2_V_4, i6* %knn_set_6_2_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch6:7  store i6 %knn_set_6_1_V_4, i6* %knn_set_6_1_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch6:8  store i6 %knn_set_6_0_V_4, i6* %knn_set_6_0_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch6:9  br label %.preheader14.backedge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6">
<![CDATA[
branch5:0  %knn_set_5_0_V_0_lo_1 = load i6* %knn_set_5_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_5_0_V_0_lo_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6">
<![CDATA[
branch5:1  %knn_set_5_1_V_0_lo_1 = load i6* %knn_set_5_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_5_1_V_0_lo_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6">
<![CDATA[
branch5:2  %knn_set_5_2_V_0_lo_1 = load i6* %knn_set_5_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_5_2_V_0_lo_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch5:3  %knn_set_5_0_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_5_0_V_0_lo_1, i6 %knn_set_5_0_V_0_lo_1, i6 %knn_set_5_0_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_5_0_V_4"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch5:4  %knn_set_5_1_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_5_1_V_0_lo_1, i6 -14, i6 %knn_set_5_1_V_0_lo_1, i6 %knn_set_5_1_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_5_1_V_4"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch5:5  %knn_set_5_2_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_5_2_V_0_lo_1, i6 %knn_set_5_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_5_2_V_4"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch5:6  store i6 %knn_set_5_2_V_4, i6* %knn_set_5_2_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch5:7  store i6 %knn_set_5_1_V_4, i6* %knn_set_5_1_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch5:8  store i6 %knn_set_5_0_V_4, i6* %knn_set_5_0_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch5:9  br label %.preheader14.backedge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6">
<![CDATA[
branch4:0  %knn_set_4_0_V_0_lo_1 = load i6* %knn_set_4_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_4_0_V_0_lo_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6">
<![CDATA[
branch4:1  %knn_set_4_1_V_0_lo_1 = load i6* %knn_set_4_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_4_1_V_0_lo_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6">
<![CDATA[
branch4:2  %knn_set_4_2_V_0_lo_1 = load i6* %knn_set_4_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_4_2_V_0_lo_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch4:3  %knn_set_4_0_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_4_0_V_0_lo_1, i6 %knn_set_4_0_V_0_lo_1, i6 %knn_set_4_0_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_4_0_V_4"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch4:4  %knn_set_4_1_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_4_1_V_0_lo_1, i6 -14, i6 %knn_set_4_1_V_0_lo_1, i6 %knn_set_4_1_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_4_1_V_4"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch4:5  %knn_set_4_2_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_4_2_V_0_lo_1, i6 %knn_set_4_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_4_2_V_4"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch4:6  store i6 %knn_set_4_2_V_4, i6* %knn_set_4_2_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch4:7  store i6 %knn_set_4_1_V_4, i6* %knn_set_4_1_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch4:8  store i6 %knn_set_4_0_V_4, i6* %knn_set_4_0_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch4:9  br label %.preheader14.backedge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6">
<![CDATA[
branch3:0  %knn_set_3_0_V_0_lo_1 = load i6* %knn_set_3_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_3_0_V_0_lo_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6">
<![CDATA[
branch3:1  %knn_set_3_1_V_0_lo_1 = load i6* %knn_set_3_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_3_1_V_0_lo_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6">
<![CDATA[
branch3:2  %knn_set_3_2_V_0_lo_1 = load i6* %knn_set_3_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_3_2_V_0_lo_1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch3:3  %knn_set_3_0_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_3_0_V_0_lo_1, i6 %knn_set_3_0_V_0_lo_1, i6 %knn_set_3_0_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_3_0_V_4"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch3:4  %knn_set_3_1_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_3_1_V_0_lo_1, i6 -14, i6 %knn_set_3_1_V_0_lo_1, i6 %knn_set_3_1_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_3_1_V_4"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch3:5  %knn_set_3_2_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_3_2_V_0_lo_1, i6 %knn_set_3_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_3_2_V_4"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch3:6  store i6 %knn_set_3_2_V_4, i6* %knn_set_3_2_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch3:7  store i6 %knn_set_3_1_V_4, i6* %knn_set_3_1_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch3:8  store i6 %knn_set_3_0_V_4, i6* %knn_set_3_0_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch3:9  br label %.preheader14.backedge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6">
<![CDATA[
branch2:0  %knn_set_2_0_V_0_lo_1 = load i6* %knn_set_2_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_2_0_V_0_lo_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6">
<![CDATA[
branch2:1  %knn_set_2_1_V_0_lo_1 = load i6* %knn_set_2_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_2_1_V_0_lo_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6">
<![CDATA[
branch2:2  %knn_set_2_2_V_0_lo_1 = load i6* %knn_set_2_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_2_2_V_0_lo_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch2:3  %knn_set_2_0_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_2_0_V_0_lo_1, i6 %knn_set_2_0_V_0_lo_1, i6 %knn_set_2_0_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_2_0_V_4"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch2:4  %knn_set_2_1_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_2_1_V_0_lo_1, i6 -14, i6 %knn_set_2_1_V_0_lo_1, i6 %knn_set_2_1_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_2_1_V_4"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch2:5  %knn_set_2_2_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_2_2_V_0_lo_1, i6 %knn_set_2_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_2_2_V_4"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch2:6  store i6 %knn_set_2_2_V_4, i6* %knn_set_2_2_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch2:7  store i6 %knn_set_2_1_V_4, i6* %knn_set_2_1_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch2:8  store i6 %knn_set_2_0_V_4, i6* %knn_set_2_0_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch2:9  br label %.preheader14.backedge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6">
<![CDATA[
branch1:0  %knn_set_1_0_V_0_lo_1 = load i6* %knn_set_1_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_1_0_V_0_lo_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="6">
<![CDATA[
branch1:1  %knn_set_1_1_V_0_lo_1 = load i6* %knn_set_1_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_1_1_V_0_lo_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6">
<![CDATA[
branch1:2  %knn_set_1_2_V_0_lo_1 = load i6* %knn_set_1_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_1_2_V_0_lo_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch1:3  %knn_set_1_0_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_1_0_V_0_lo_1, i6 %knn_set_1_0_V_0_lo_1, i6 %knn_set_1_0_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_1_0_V_4"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch1:4  %knn_set_1_1_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_1_1_V_0_lo_1, i6 -14, i6 %knn_set_1_1_V_0_lo_1, i6 %knn_set_1_1_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_1_1_V_4"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch1:5  %knn_set_1_2_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_1_2_V_0_lo_1, i6 %knn_set_1_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_1_2_V_4"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch1:6  store i6 %knn_set_1_2_V_4, i6* %knn_set_1_2_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch1:7  store i6 %knn_set_1_1_V_4, i6* %knn_set_1_1_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch1:8  store i6 %knn_set_1_0_V_4, i6* %knn_set_1_0_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch1:9  br label %.preheader14.backedge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6">
<![CDATA[
branch0:0  %knn_set_0_0_V_0_lo_1 = load i6* %knn_set_0_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_0_0_V_0_lo_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6">
<![CDATA[
branch0:1  %knn_set_0_1_V_0_lo_1 = load i6* %knn_set_0_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_0_1_V_0_lo_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6">
<![CDATA[
branch0:2  %knn_set_0_2_V_0_lo_1 = load i6* %knn_set_0_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_0_2_V_0_lo_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch0:3  %knn_set_0_0_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_0_0_V_0_lo_1, i6 %knn_set_0_0_V_0_lo_1, i6 %knn_set_0_0_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_0_0_V_4"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch0:4  %knn_set_0_1_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_1_V_0_lo_1, i6 -14, i6 %knn_set_0_1_V_0_lo_1, i6 %knn_set_0_1_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_0_1_V_4"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch0:5  %knn_set_0_2_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_2_V_0_lo_1, i6 %knn_set_0_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_0_2_V_4"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch0:6  store i6 %knn_set_0_2_V_4, i6* %knn_set_0_2_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch0:7  store i6 %knn_set_0_1_V_4, i6* %knn_set_0_1_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch0:8  store i6 %knn_set_0_0_V_4, i6* %knn_set_0_0_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch0:9  br label %.preheader14.backedge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
<literal name="i_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="6">
<![CDATA[
branch9:0  %knn_set_9_0_V_0_lo_1 = load i6* %knn_set_9_0_V_0

]]></Node>
<StgValue><ssdm name="knn_set_9_0_V_0_lo_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
<literal name="i_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6">
<![CDATA[
branch9:1  %knn_set_9_1_V_0_lo_1 = load i6* %knn_set_9_1_V_0

]]></Node>
<StgValue><ssdm name="knn_set_9_1_V_0_lo_1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
<literal name="i_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6">
<![CDATA[
branch9:2  %knn_set_9_2_V_0_lo_1 = load i6* %knn_set_9_2_V_0

]]></Node>
<StgValue><ssdm name="knn_set_9_2_V_0_lo_1"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
<literal name="i_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch9:3  %knn_set_9_0_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_9_0_V_0_lo_1, i6 %knn_set_9_0_V_0_lo_1, i6 %knn_set_9_0_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_9_0_V_4"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
<literal name="i_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch9:4  %knn_set_9_1_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_9_1_V_0_lo_1, i6 -14, i6 %knn_set_9_1_V_0_lo_1, i6 %knn_set_9_1_V_0_lo_1, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_9_1_V_4"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
<literal name="i_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch9:5  %knn_set_9_2_V_4 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_9_2_V_0_lo_1, i6 %knn_set_9_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)

]]></Node>
<StgValue><ssdm name="knn_set_9_2_V_4"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
<literal name="i_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch9:6  store i6 %knn_set_9_2_V_4, i6* %knn_set_9_2_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
<literal name="i_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch9:7  store i6 %knn_set_9_1_V_4, i6* %knn_set_9_1_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
<literal name="i_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6">
<![CDATA[
branch9:8  store i6 %knn_set_9_0_V_4, i6* %knn_set_9_0_V_0

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
<literal name="i_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch9:9  br label %.preheader14.backedge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.backedge:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %knn_set_9_2_V_3 = phi i6 [ %knn_set_9_2_V, %2 ], [ %knn_set_9_2_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_9_2_V_3"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:1  %knn_set_9_1_V_3 = phi i6 [ %knn_set_9_1_V, %2 ], [ %knn_set_9_1_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_9_1_V_3"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:2  %knn_set_9_0_V_3 = phi i6 [ %knn_set_9_0_V, %2 ], [ %knn_set_9_0_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_9_0_V_3"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:3  %knn_set_8_2_V_3 = phi i6 [ %knn_set_8_2_V, %2 ], [ %knn_set_8_2_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_8_2_V_3"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:4  %knn_set_8_1_V_3 = phi i6 [ %knn_set_8_1_V, %2 ], [ %knn_set_8_1_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_8_1_V_3"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:5  %knn_set_8_0_V_3 = phi i6 [ %knn_set_8_0_V, %2 ], [ %knn_set_8_0_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_8_0_V_3"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:6  %knn_set_7_2_V_3 = phi i6 [ %knn_set_7_2_V, %2 ], [ %knn_set_7_2_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_7_2_V_3"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:7  %knn_set_7_1_V_3 = phi i6 [ %knn_set_7_1_V, %2 ], [ %knn_set_7_1_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_7_1_V_3"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:8  %knn_set_7_0_V_3 = phi i6 [ %knn_set_7_0_V, %2 ], [ %knn_set_7_0_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_7_0_V_3"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:9  %knn_set_6_2_V_3 = phi i6 [ %knn_set_6_2_V, %2 ], [ %knn_set_6_2_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_6_2_V_3"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:10  %knn_set_6_1_V_3 = phi i6 [ %knn_set_6_1_V, %2 ], [ %knn_set_6_1_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_6_1_V_3"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:11  %knn_set_6_0_V_3 = phi i6 [ %knn_set_6_0_V, %2 ], [ %knn_set_6_0_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_6_0_V_3"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:12  %knn_set_5_2_V_3 = phi i6 [ %knn_set_5_2_V, %2 ], [ %knn_set_5_2_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_5_2_V_3"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:13  %knn_set_5_1_V_3 = phi i6 [ %knn_set_5_1_V, %2 ], [ %knn_set_5_1_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_5_1_V_3"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:14  %knn_set_5_0_V_3 = phi i6 [ %knn_set_5_0_V, %2 ], [ %knn_set_5_0_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_5_0_V_3"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:15  %knn_set_4_2_V_3 = phi i6 [ %knn_set_4_2_V, %2 ], [ %knn_set_4_2_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_4_2_V_3"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:16  %knn_set_4_1_V_3 = phi i6 [ %knn_set_4_1_V, %2 ], [ %knn_set_4_1_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_4_1_V_3"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:17  %knn_set_4_0_V_3 = phi i6 [ %knn_set_4_0_V, %2 ], [ %knn_set_4_0_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_4_0_V_3"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:18  %knn_set_3_2_V_3 = phi i6 [ %knn_set_3_2_V, %2 ], [ %knn_set_3_2_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_3_2_V_3"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:19  %knn_set_3_1_V_3 = phi i6 [ %knn_set_3_1_V, %2 ], [ %knn_set_3_1_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_3_1_V_3"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:20  %knn_set_3_0_V_3 = phi i6 [ %knn_set_3_0_V, %2 ], [ %knn_set_3_0_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_3_0_V_3"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:21  %knn_set_2_2_V_3 = phi i6 [ %knn_set_2_2_V, %2 ], [ %knn_set_2_2_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_2_V_3"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:22  %knn_set_2_1_V_3 = phi i6 [ %knn_set_2_1_V, %2 ], [ %knn_set_2_1_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_1_V_3"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:23  %knn_set_2_0_V_3 = phi i6 [ %knn_set_2_0_V, %2 ], [ %knn_set_2_0_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_0_V_3"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:24  %knn_set_1_2_V_3 = phi i6 [ %knn_set_1_2_V, %2 ], [ %knn_set_1_2_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_2_V_3"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:25  %knn_set_1_1_V_3 = phi i6 [ %knn_set_1_1_V, %2 ], [ %knn_set_1_1_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_1_V_3"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:26  %knn_set_1_0_V_3 = phi i6 [ %knn_set_1_0_V, %2 ], [ %knn_set_1_0_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_0_V_3"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:27  %knn_set_0_2_V_3 = phi i6 [ %knn_set_0_2_V, %2 ], [ %knn_set_0_2_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_2_V_3"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:28  %knn_set_0_1_V_3 = phi i6 [ %knn_set_0_1_V, %2 ], [ %knn_set_0_1_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_1_V_3"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:29  %knn_set_0_0_V_3 = phi i6 [ %knn_set_0_0_V, %2 ], [ %knn_set_0_0_V_0_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_0_V_3"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader:30  %i4_0 = phi i11 [ %i_4, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:31  %icmp_ln57 = icmp eq i11 %i4_0, -248

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:32  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:33  %i_4 = add i11 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:34  br i1 %icmp_ln57, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln61 = zext i11 %i4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="46" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %training_data_V_0_ad = getelementptr [1800 x i46]* @training_data_V_0, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="training_data_V_0_ad"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="46" op_0_bw="11">
<![CDATA[
:3  %training_data_V_0_lo = load i46* %training_data_V_0_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_0_lo"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="46" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %training_data_V_1_ad = getelementptr [1800 x i46]* @training_data_V_1, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="training_data_V_1_ad"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="46" op_0_bw="11">
<![CDATA[
:10  %training_data_V_1_lo = load i46* %training_data_V_1_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_1_lo"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="47" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %training_data_V_2_ad = getelementptr [1800 x i47]* @training_data_V_2, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="training_data_V_2_ad"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="47" op_0_bw="11">
<![CDATA[
:17  %training_data_V_2_lo = load i47* %training_data_V_2_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_2_lo"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="47" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %training_data_V_3_ad = getelementptr [1800 x i47]* @training_data_V_3, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="training_data_V_3_ad"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="47" op_0_bw="11">
<![CDATA[
:24  %training_data_V_3_lo = load i47* %training_data_V_3_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_3_lo"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="46" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %training_data_V_4_ad = getelementptr [1800 x i46]* @training_data_V_4, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="training_data_V_4_ad"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="46" op_0_bw="11">
<![CDATA[
:31  %training_data_V_4_lo = load i46* %training_data_V_4_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_4_lo"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="45" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %training_data_V_5_ad = getelementptr [1800 x i45]* @training_data_V_5, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="training_data_V_5_ad"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="45" op_0_bw="11">
<![CDATA[
:38  %training_data_V_5_lo = load i45* %training_data_V_5_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_5_lo"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %training_data_V_6_ad = getelementptr [1800 x i48]* @training_data_V_6, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="training_data_V_6_ad"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="48" op_0_bw="11">
<![CDATA[
:45  %training_data_V_6_lo = load i48* %training_data_V_6_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_6_lo"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="42" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %training_data_V_7_ad = getelementptr [1800 x i42]* @training_data_V_7, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="training_data_V_7_ad"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="42" op_0_bw="11">
<![CDATA[
:51  %training_data_V_7_lo = load i42* %training_data_V_7_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_7_lo"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="45" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %training_data_V_8_ad = getelementptr [1800 x i45]* @training_data_V_8, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="training_data_V_8_ad"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="45" op_0_bw="11">
<![CDATA[
:58  %training_data_V_8_lo = load i45* %training_data_V_8_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_8_lo"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %training_data_V_9_ad = getelementptr [1800 x i41]* @training_data_V_9, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="training_data_V_9_ad"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="41" op_0_bw="11">
<![CDATA[
:65  %training_data_V_9_lo = load i41* %training_data_V_9_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_9_lo"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6">
<![CDATA[
:0  %agg_result_V_s = call fastcc i4 @knn_vote(i6 %knn_set_0_0_V_3, i6 %knn_set_0_1_V_3, i6 %knn_set_0_2_V_3, i6 %knn_set_1_0_V_3, i6 %knn_set_1_1_V_3, i6 %knn_set_1_2_V_3, i6 %knn_set_2_0_V_3, i6 %knn_set_2_1_V_3, i6 %knn_set_2_2_V_3, i6 %knn_set_3_0_V_3, i6 %knn_set_3_1_V_3, i6 %knn_set_3_2_V_3, i6 %knn_set_4_0_V_3, i6 %knn_set_4_1_V_3, i6 %knn_set_4_2_V_3, i6 %knn_set_5_0_V_3, i6 %knn_set_5_1_V_3, i6 %knn_set_5_2_V_3, i6 %knn_set_6_0_V_3, i6 %knn_set_6_1_V_3, i6 %knn_set_6_2_V_3, i6 %knn_set_7_0_V_3, i6 %knn_set_7_1_V_3, i6 %knn_set_7_2_V_3, i6 %knn_set_8_0_V_3, i6 %knn_set_8_1_V_3, i6 %knn_set_8_2_V_3, i6 %knn_set_9_0_V_3, i6 %knn_set_9_1_V_3, i6 %knn_set_9_2_V_3)

]]></Node>
<StgValue><ssdm name="agg_result_V_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="243" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="46" op_0_bw="11">
<![CDATA[
:3  %training_data_V_0_lo = load i46* %training_data_V_0_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_0_lo"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="48" op_0_bw="46">
<![CDATA[
:4  %zext_ln63 = zext i46 %training_data_V_0_lo to i48

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:5  %call_ret = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63, i6 %knn_set_0_0_V_3, i6 %knn_set_0_0_V_3, i6 %knn_set_0_1_V_3, i6 %knn_set_0_1_V_3, i6 %knn_set_0_2_V_3, i6 %knn_set_0_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="46" op_0_bw="11">
<![CDATA[
:10  %training_data_V_1_lo = load i46* %training_data_V_1_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_1_lo"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="48" op_0_bw="46">
<![CDATA[
:11  %zext_ln63_1 = zext i46 %training_data_V_1_lo to i48

]]></Node>
<StgValue><ssdm name="zext_ln63_1"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:12  %call_ret1 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_1, i6 %knn_set_1_0_V_3, i6 %knn_set_1_0_V_3, i6 %knn_set_1_1_V_3, i6 %knn_set_1_1_V_3, i6 %knn_set_1_2_V_3, i6 %knn_set_1_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="47" op_0_bw="11">
<![CDATA[
:17  %training_data_V_2_lo = load i47* %training_data_V_2_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_2_lo"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="48" op_0_bw="47">
<![CDATA[
:18  %zext_ln63_2 = zext i47 %training_data_V_2_lo to i48

]]></Node>
<StgValue><ssdm name="zext_ln63_2"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:19  %call_ret2 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_2, i6 %knn_set_2_0_V_3, i6 %knn_set_2_0_V_3, i6 %knn_set_2_1_V_3, i6 %knn_set_2_1_V_3, i6 %knn_set_2_2_V_3, i6 %knn_set_2_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="47" op_0_bw="11">
<![CDATA[
:24  %training_data_V_3_lo = load i47* %training_data_V_3_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_3_lo"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="48" op_0_bw="47">
<![CDATA[
:25  %zext_ln63_3 = zext i47 %training_data_V_3_lo to i48

]]></Node>
<StgValue><ssdm name="zext_ln63_3"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:26  %call_ret3 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_3, i6 %knn_set_3_0_V_3, i6 %knn_set_3_0_V_3, i6 %knn_set_3_1_V_3, i6 %knn_set_3_1_V_3, i6 %knn_set_3_2_V_3, i6 %knn_set_3_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="46" op_0_bw="11">
<![CDATA[
:31  %training_data_V_4_lo = load i46* %training_data_V_4_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_4_lo"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="48" op_0_bw="46">
<![CDATA[
:32  %zext_ln63_4 = zext i46 %training_data_V_4_lo to i48

]]></Node>
<StgValue><ssdm name="zext_ln63_4"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:33  %call_ret4 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_4, i6 %knn_set_4_0_V_3, i6 %knn_set_4_0_V_3, i6 %knn_set_4_1_V_3, i6 %knn_set_4_1_V_3, i6 %knn_set_4_2_V_3, i6 %knn_set_4_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="45" op_0_bw="11">
<![CDATA[
:38  %training_data_V_5_lo = load i45* %training_data_V_5_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_5_lo"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="48" op_0_bw="45">
<![CDATA[
:39  %zext_ln63_5 = zext i45 %training_data_V_5_lo to i48

]]></Node>
<StgValue><ssdm name="zext_ln63_5"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:40  %call_ret5 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_5, i6 %knn_set_5_0_V_3, i6 %knn_set_5_0_V_3, i6 %knn_set_5_1_V_3, i6 %knn_set_5_1_V_3, i6 %knn_set_5_2_V_3, i6 %knn_set_5_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="48" op_0_bw="11">
<![CDATA[
:45  %training_data_V_6_lo = load i48* %training_data_V_6_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_6_lo"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:46  %call_ret6 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_6_lo, i6 %knn_set_6_0_V_3, i6 %knn_set_6_0_V_3, i6 %knn_set_6_1_V_3, i6 %knn_set_6_1_V_3, i6 %knn_set_6_2_V_3, i6 %knn_set_6_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="42" op_0_bw="11">
<![CDATA[
:51  %training_data_V_7_lo = load i42* %training_data_V_7_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_7_lo"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="48" op_0_bw="42">
<![CDATA[
:52  %zext_ln63_6 = zext i42 %training_data_V_7_lo to i48

]]></Node>
<StgValue><ssdm name="zext_ln63_6"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:53  %call_ret7 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_6, i6 %knn_set_7_0_V_3, i6 %knn_set_7_0_V_3, i6 %knn_set_7_1_V_3, i6 %knn_set_7_1_V_3, i6 %knn_set_7_2_V_3, i6 %knn_set_7_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="45" op_0_bw="11">
<![CDATA[
:58  %training_data_V_8_lo = load i45* %training_data_V_8_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_8_lo"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="48" op_0_bw="45">
<![CDATA[
:59  %zext_ln63_7 = zext i45 %training_data_V_8_lo to i48

]]></Node>
<StgValue><ssdm name="zext_ln63_7"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:60  %call_ret8 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_7, i6 %knn_set_8_0_V_3, i6 %knn_set_8_0_V_3, i6 %knn_set_8_1_V_3, i6 %knn_set_8_1_V_3, i6 %knn_set_8_2_V_3, i6 %knn_set_8_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="41" op_0_bw="11">
<![CDATA[
:65  %training_data_V_9_lo = load i41* %training_data_V_9_ad, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_9_lo"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="48" op_0_bw="41">
<![CDATA[
:66  %zext_ln63_8 = zext i41 %training_data_V_9_lo to i48

]]></Node>
<StgValue><ssdm name="zext_ln63_8"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:67  %call_ret9 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_8, i6 %knn_set_9_0_V_3, i6 %knn_set_9_0_V_3, i6 %knn_set_9_1_V_3, i6 %knn_set_9_1_V_3, i6 %knn_set_9_2_V_3, i6 %knn_set_9_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:5  %call_ret = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63, i6 %knn_set_0_0_V_3, i6 %knn_set_0_0_V_3, i6 %knn_set_0_1_V_3, i6 %knn_set_0_1_V_3, i6 %knn_set_0_2_V_3, i6 %knn_set_0_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="18">
<![CDATA[
:6  %knn_set_0_0_V = extractvalue { i6, i6, i6 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="knn_set_0_0_V"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="18">
<![CDATA[
:7  %knn_set_0_1_V = extractvalue { i6, i6, i6 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="knn_set_0_1_V"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="18">
<![CDATA[
:8  %knn_set_0_2_V = extractvalue { i6, i6, i6 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="knn_set_0_2_V"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:12  %call_ret1 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_1, i6 %knn_set_1_0_V_3, i6 %knn_set_1_0_V_3, i6 %knn_set_1_1_V_3, i6 %knn_set_1_1_V_3, i6 %knn_set_1_2_V_3, i6 %knn_set_1_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="18">
<![CDATA[
:13  %knn_set_1_0_V = extractvalue { i6, i6, i6 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="knn_set_1_0_V"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="18">
<![CDATA[
:14  %knn_set_1_1_V = extractvalue { i6, i6, i6 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="knn_set_1_1_V"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="18">
<![CDATA[
:15  %knn_set_1_2_V = extractvalue { i6, i6, i6 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="knn_set_1_2_V"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:19  %call_ret2 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_2, i6 %knn_set_2_0_V_3, i6 %knn_set_2_0_V_3, i6 %knn_set_2_1_V_3, i6 %knn_set_2_1_V_3, i6 %knn_set_2_2_V_3, i6 %knn_set_2_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="18">
<![CDATA[
:20  %knn_set_2_0_V = extractvalue { i6, i6, i6 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="knn_set_2_0_V"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="18">
<![CDATA[
:21  %knn_set_2_1_V = extractvalue { i6, i6, i6 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="knn_set_2_1_V"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="18">
<![CDATA[
:22  %knn_set_2_2_V = extractvalue { i6, i6, i6 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="knn_set_2_2_V"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:26  %call_ret3 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_3, i6 %knn_set_3_0_V_3, i6 %knn_set_3_0_V_3, i6 %knn_set_3_1_V_3, i6 %knn_set_3_1_V_3, i6 %knn_set_3_2_V_3, i6 %knn_set_3_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="18">
<![CDATA[
:27  %knn_set_3_0_V = extractvalue { i6, i6, i6 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="knn_set_3_0_V"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="18">
<![CDATA[
:28  %knn_set_3_1_V = extractvalue { i6, i6, i6 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="knn_set_3_1_V"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="18">
<![CDATA[
:29  %knn_set_3_2_V = extractvalue { i6, i6, i6 } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="knn_set_3_2_V"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:33  %call_ret4 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_4, i6 %knn_set_4_0_V_3, i6 %knn_set_4_0_V_3, i6 %knn_set_4_1_V_3, i6 %knn_set_4_1_V_3, i6 %knn_set_4_2_V_3, i6 %knn_set_4_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="18">
<![CDATA[
:34  %knn_set_4_0_V = extractvalue { i6, i6, i6 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="knn_set_4_0_V"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="18">
<![CDATA[
:35  %knn_set_4_1_V = extractvalue { i6, i6, i6 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="knn_set_4_1_V"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="18">
<![CDATA[
:36  %knn_set_4_2_V = extractvalue { i6, i6, i6 } %call_ret4, 2

]]></Node>
<StgValue><ssdm name="knn_set_4_2_V"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:40  %call_ret5 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_5, i6 %knn_set_5_0_V_3, i6 %knn_set_5_0_V_3, i6 %knn_set_5_1_V_3, i6 %knn_set_5_1_V_3, i6 %knn_set_5_2_V_3, i6 %knn_set_5_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="18">
<![CDATA[
:41  %knn_set_5_0_V = extractvalue { i6, i6, i6 } %call_ret5, 0

]]></Node>
<StgValue><ssdm name="knn_set_5_0_V"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="18">
<![CDATA[
:42  %knn_set_5_1_V = extractvalue { i6, i6, i6 } %call_ret5, 1

]]></Node>
<StgValue><ssdm name="knn_set_5_1_V"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="18">
<![CDATA[
:43  %knn_set_5_2_V = extractvalue { i6, i6, i6 } %call_ret5, 2

]]></Node>
<StgValue><ssdm name="knn_set_5_2_V"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:46  %call_ret6 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_6_lo, i6 %knn_set_6_0_V_3, i6 %knn_set_6_0_V_3, i6 %knn_set_6_1_V_3, i6 %knn_set_6_1_V_3, i6 %knn_set_6_2_V_3, i6 %knn_set_6_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="18">
<![CDATA[
:47  %knn_set_6_0_V = extractvalue { i6, i6, i6 } %call_ret6, 0

]]></Node>
<StgValue><ssdm name="knn_set_6_0_V"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="18">
<![CDATA[
:48  %knn_set_6_1_V = extractvalue { i6, i6, i6 } %call_ret6, 1

]]></Node>
<StgValue><ssdm name="knn_set_6_1_V"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="18">
<![CDATA[
:49  %knn_set_6_2_V = extractvalue { i6, i6, i6 } %call_ret6, 2

]]></Node>
<StgValue><ssdm name="knn_set_6_2_V"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:53  %call_ret7 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_6, i6 %knn_set_7_0_V_3, i6 %knn_set_7_0_V_3, i6 %knn_set_7_1_V_3, i6 %knn_set_7_1_V_3, i6 %knn_set_7_2_V_3, i6 %knn_set_7_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="18">
<![CDATA[
:54  %knn_set_7_0_V = extractvalue { i6, i6, i6 } %call_ret7, 0

]]></Node>
<StgValue><ssdm name="knn_set_7_0_V"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="18">
<![CDATA[
:55  %knn_set_7_1_V = extractvalue { i6, i6, i6 } %call_ret7, 1

]]></Node>
<StgValue><ssdm name="knn_set_7_1_V"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="18">
<![CDATA[
:56  %knn_set_7_2_V = extractvalue { i6, i6, i6 } %call_ret7, 2

]]></Node>
<StgValue><ssdm name="knn_set_7_2_V"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:60  %call_ret8 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_7, i6 %knn_set_8_0_V_3, i6 %knn_set_8_0_V_3, i6 %knn_set_8_1_V_3, i6 %knn_set_8_1_V_3, i6 %knn_set_8_2_V_3, i6 %knn_set_8_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="18">
<![CDATA[
:61  %knn_set_8_0_V = extractvalue { i6, i6, i6 } %call_ret8, 0

]]></Node>
<StgValue><ssdm name="knn_set_8_0_V"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="18">
<![CDATA[
:62  %knn_set_8_1_V = extractvalue { i6, i6, i6 } %call_ret8, 1

]]></Node>
<StgValue><ssdm name="knn_set_8_1_V"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="18">
<![CDATA[
:63  %knn_set_8_2_V = extractvalue { i6, i6, i6 } %call_ret8, 2

]]></Node>
<StgValue><ssdm name="knn_set_8_2_V"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6">
<![CDATA[
:67  %call_ret9 = call fastcc { i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %zext_ln63_8, i6 %knn_set_9_0_V_3, i6 %knn_set_9_0_V_3, i6 %knn_set_9_1_V_3, i6 %knn_set_9_1_V_3, i6 %knn_set_9_2_V_3, i6 %knn_set_9_2_V_3)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="18">
<![CDATA[
:68  %knn_set_9_0_V = extractvalue { i6, i6, i6 } %call_ret9, 0

]]></Node>
<StgValue><ssdm name="knn_set_9_0_V"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="18">
<![CDATA[
:69  %knn_set_9_1_V = extractvalue { i6, i6, i6 } %call_ret9, 1

]]></Node>
<StgValue><ssdm name="knn_set_9_1_V"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="18">
<![CDATA[
:70  %knn_set_9_2_V = extractvalue { i6, i6, i6 } %call_ret9, 2

]]></Node>
<StgValue><ssdm name="knn_set_9_2_V"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
:71  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="314" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6">
<![CDATA[
:0  %agg_result_V_s = call fastcc i4 @knn_vote(i6 %knn_set_0_0_V_3, i6 %knn_set_0_1_V_3, i6 %knn_set_0_2_V_3, i6 %knn_set_1_0_V_3, i6 %knn_set_1_1_V_3, i6 %knn_set_1_2_V_3, i6 %knn_set_2_0_V_3, i6 %knn_set_2_1_V_3, i6 %knn_set_2_2_V_3, i6 %knn_set_3_0_V_3, i6 %knn_set_3_1_V_3, i6 %knn_set_3_2_V_3, i6 %knn_set_4_0_V_3, i6 %knn_set_4_1_V_3, i6 %knn_set_4_2_V_3, i6 %knn_set_5_0_V_3, i6 %knn_set_5_1_V_3, i6 %knn_set_5_2_V_3, i6 %knn_set_6_0_V_3, i6 %knn_set_6_1_V_3, i6 %knn_set_6_2_V_3, i6 %knn_set_7_0_V_3, i6 %knn_set_7_1_V_3, i6 %knn_set_7_2_V_3, i6 %knn_set_8_0_V_3, i6 %knn_set_8_1_V_3, i6 %knn_set_8_2_V_3, i6 %knn_set_9_0_V_3, i6 %knn_set_9_1_V_3, i6 %knn_set_9_2_V_3)

]]></Node>
<StgValue><ssdm name="agg_result_V_s"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="4">
<![CDATA[
:1  ret i4 %agg_result_V_s

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
