-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mlp_mlp_Pipeline_FWD_O is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv7_i_i : IN STD_LOGIC_VECTOR (15 downto 0);
    layer1_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    layer1_out_ce0 : OUT STD_LOGIC;
    layer1_out_we0 : OUT STD_LOGIC;
    layer1_out_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    P_L0_b_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    P_L0_b_ce0 : OUT STD_LOGIC;
    P_L0_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    P_L0_W_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    P_L0_W_0_ce0 : OUT STD_LOGIC;
    P_L0_W_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    C_C0_z_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_C0_z_ce0 : OUT STD_LOGIC;
    C_C0_z_we0 : OUT STD_LOGIC;
    C_C0_z_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of mlp_mlp_Pipeline_FWD_O is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln35_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal conv7_i_i_cast_fu_146_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv7_i_i_cast_reg_474 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln35_fu_170_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_reg_483 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_reg_483_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln44_fu_185_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln44_reg_499 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln44_fu_202_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln44_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_512 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_518 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_523 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_8_reg_528 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal o_fu_84 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln35_fu_164_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_o_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal P_L0_b_ce0_local : STD_LOGIC;
    signal P_L0_W_0_ce0_local : STD_LOGIC;
    signal C_C0_z_we0_local : STD_LOGIC;
    signal z_o_3_fu_439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal C_C0_z_ce0_local : STD_LOGIC;
    signal layer1_out_we0_local : STD_LOGIC;
    signal select_ln10_fu_458_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal layer1_out_ce0_local : STD_LOGIC;
    signal mul_ln44_fu_185_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_190_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln44_1_fu_198_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln44_fu_216_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_269_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_255_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln44_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_o_1_fu_246_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln44_fu_287_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal z_o_2_fu_291_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_297_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_fu_305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln44_1_fu_311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_2_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_3_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_317_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_1_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_1_fu_347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln44_2_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln44_3_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_2_fu_373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_fu_339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_3_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_1_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_4_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_1_fu_359_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln44_5_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_5_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln44_4_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln44_6_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_2_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_2_fu_425_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln10_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_fu_448_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mlp_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mlp_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_16s_16s_32_1_1_U1 : component mlp_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => P_L0_W_0_q0,
        din1 => mul_ln44_fu_185_p1,
        dout => mul_ln44_fu_185_p2);

    flow_control_loop_pipe_sequential_init_U : component mlp_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    o_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln35_fu_158_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    o_fu_84 <= add_ln35_fu_164_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    o_fu_84 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln44_reg_504 <= add_ln44_fu_202_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                conv7_i_i_cast_reg_474 <= conv7_i_i_cast_fu_146_p1;
                icmp_ln44_reg_518 <= icmp_ln44_fu_220_p2;
                mul_ln44_reg_499 <= mul_ln44_fu_185_p2;
                tmp_7_reg_523 <= add_ln44_fu_202_p2(31 downto 27);
                tmp_8_reg_528 <= add_ln44_fu_202_p2(31 downto 26);
                tmp_reg_512 <= add_ln44_fu_202_p2(31 downto 31);
                    zext_ln35_reg_483(7 downto 0) <= zext_ln35_fu_170_p1(7 downto 0);
                    zext_ln35_reg_483_pp0_iter1_reg(7 downto 0) <= zext_ln35_reg_483(7 downto 0);
            end if;
        end if;
    end process;
    zext_ln35_reg_483(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    zext_ln35_reg_483_pp0_iter1_reg(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_C0_z_address0 <= zext_ln35_reg_483_pp0_iter1_reg(7 - 1 downto 0);
    C_C0_z_ce0 <= C_C0_z_ce0_local;

    C_C0_z_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_C0_z_ce0_local <= ap_const_logic_1;
        else 
            C_C0_z_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_C0_z_d0 <= z_o_3_fu_439_p3;
    C_C0_z_we0 <= C_C0_z_we0_local;

    C_C0_z_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_C0_z_we0_local <= ap_const_logic_1;
        else 
            C_C0_z_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    P_L0_W_0_address0 <= zext_ln35_fu_170_p1(7 - 1 downto 0);
    P_L0_W_0_ce0 <= P_L0_W_0_ce0_local;

    P_L0_W_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            P_L0_W_0_ce0_local <= ap_const_logic_1;
        else 
            P_L0_W_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    P_L0_b_address0 <= zext_ln35_fu_170_p1(7 - 1 downto 0);
    P_L0_b_ce0 <= P_L0_b_ce0_local;

    P_L0_b_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            P_L0_b_ce0_local <= ap_const_logic_1;
        else 
            P_L0_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln35_fu_164_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_o_1) + unsigned(ap_const_lv8_1));
    add_ln44_fu_202_p2 <= std_logic_vector(signed(sext_ln44_1_fu_198_p1) + signed(mul_ln44_fu_185_p2));
    and_ln44_1_fu_311_p2 <= (xor_ln44_fu_305_p2 and tmp_2_fu_262_p3);
    and_ln44_2_fu_353_p2 <= (xor_ln44_1_fu_347_p2 and icmp_ln44_1_fu_324_p2);
    and_ln44_3_fu_367_p2 <= (icmp_ln44_2_fu_329_p2 and and_ln44_1_fu_311_p2);
    and_ln44_4_fu_401_p2 <= (xor_ln44_4_fu_396_p2 and or_ln44_1_fu_390_p2);
    and_ln44_5_fu_407_p2 <= (tmp_4_fu_297_p3 and select_ln44_1_fu_359_p3);
    and_ln44_6_fu_419_p2 <= (xor_ln44_5_fu_413_p2 and empty_fu_379_p2);
    and_ln44_fu_281_p2 <= (tmp_1_fu_255_p3 and or_ln44_fu_276_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln35_fu_158_p2)
    begin
        if (((icmp_ln35_fu_158_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_o_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, o_fu_84, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_o_1 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_o_1 <= o_fu_84;
        end if; 
    end process;

        conv7_i_i_cast_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv7_i_i),32));

    empty_fu_379_p2 <= (xor_ln44_2_fu_373_p2 and tmp_reg_512);
    icmp_ln10_fu_452_p2 <= "1" when (signed(z_o_3_fu_439_p3) > signed(ap_const_lv16_0)) else "0";
    icmp_ln35_fu_158_p2 <= "1" when (ap_sig_allocacmp_o_1 = ap_const_lv8_80) else "0";
    icmp_ln44_1_fu_324_p2 <= "1" when (tmp_7_reg_523 = ap_const_lv5_1F) else "0";
    icmp_ln44_2_fu_329_p2 <= "1" when (tmp_8_reg_528 = ap_const_lv6_3F) else "0";
    icmp_ln44_3_fu_334_p2 <= "1" when (tmp_8_reg_528 = ap_const_lv6_0) else "0";
    icmp_ln44_fu_220_p2 <= "0" when (trunc_ln44_fu_216_p1 = ap_const_lv9_0) else "1";
    layer1_out_address0 <= zext_ln35_reg_483_pp0_iter1_reg(7 - 1 downto 0);
    layer1_out_ce0 <= layer1_out_ce0_local;

    layer1_out_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer1_out_ce0_local <= ap_const_logic_1;
        else 
            layer1_out_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer1_out_d0 <= select_ln10_fu_458_p3;
    layer1_out_we0 <= layer1_out_we0_local;

    layer1_out_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer1_out_we0_local <= ap_const_logic_1;
        else 
            layer1_out_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln44_fu_185_p1 <= conv7_i_i_cast_reg_474(16 - 1 downto 0);
    or_ln44_1_fu_390_p2 <= (xor_ln44_3_fu_384_p2 or tmp_4_fu_297_p3);
    or_ln44_2_fu_433_p2 <= (and_ln44_6_fu_419_p2 or and_ln44_4_fu_401_p2);
    or_ln44_fu_276_p2 <= (tmp_3_fu_269_p3 or icmp_ln44_reg_518);
    select_ln10_fu_458_p3 <= 
        trunc_ln39_fu_448_p1 when (icmp_ln10_fu_452_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln44_1_fu_359_p3 <= 
        and_ln44_2_fu_353_p2 when (and_ln44_1_fu_311_p2(0) = '1') else 
        icmp_ln44_2_fu_329_p2;
    select_ln44_2_fu_425_p3 <= 
        ap_const_lv16_7FFF when (and_ln44_4_fu_401_p2(0) = '1') else 
        ap_const_lv16_8000;
    select_ln44_fu_339_p3 <= 
        icmp_ln44_2_fu_329_p2 when (and_ln44_1_fu_311_p2(0) = '1') else 
        icmp_ln44_3_fu_334_p2;
        sext_ln44_1_fu_198_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_190_p3),32));

    shl_ln_fu_190_p3 <= (P_L0_b_q0 & ap_const_lv10_0);
    tmp_1_fu_255_p3 <= mul_ln44_reg_499(9 downto 9);
    tmp_2_fu_262_p3 <= add_ln44_reg_504(25 downto 25);
    tmp_3_fu_269_p3 <= add_ln44_reg_504(10 downto 10);
    tmp_4_fu_297_p3 <= z_o_2_fu_291_p2(15 downto 15);
    tmp_5_fu_317_p3 <= add_ln44_reg_504(26 downto 26);
    trunc_ln39_fu_448_p1 <= z_o_3_fu_439_p3(15 - 1 downto 0);
    trunc_ln44_fu_216_p1 <= mul_ln44_fu_185_p2(9 - 1 downto 0);
    xor_ln44_1_fu_347_p2 <= (tmp_5_fu_317_p3 xor ap_const_lv1_1);
    xor_ln44_2_fu_373_p2 <= (ap_const_lv1_1 xor and_ln44_3_fu_367_p2);
    xor_ln44_3_fu_384_p2 <= (select_ln44_fu_339_p3 xor ap_const_lv1_1);
    xor_ln44_4_fu_396_p2 <= (tmp_reg_512 xor ap_const_lv1_1);
    xor_ln44_5_fu_413_p2 <= (ap_const_lv1_1 xor and_ln44_5_fu_407_p2);
    xor_ln44_fu_305_p2 <= (tmp_4_fu_297_p3 xor ap_const_lv1_1);
    z_o_1_fu_246_p4 <= add_ln44_reg_504(25 downto 10);
    z_o_2_fu_291_p2 <= std_logic_vector(unsigned(z_o_1_fu_246_p4) + unsigned(zext_ln44_fu_287_p1));
    z_o_3_fu_439_p3 <= 
        select_ln44_2_fu_425_p3 when (or_ln44_2_fu_433_p2(0) = '1') else 
        z_o_2_fu_291_p2;
    zext_ln35_fu_170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_o_1),64));
    zext_ln44_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln44_fu_281_p2),16));
end behav;
