Fitter Place Stage Report for quartus_compile
Thu Mar 16 08:54:43 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Fitter RAM Summary
  6. Fitter Physical RAM Information
  7. Fitter DSP Block Usage Summary
  8. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                             ;
+-------------------------------------------------------------+---------------------+-------+
; Resource                                                    ; Usage               ; %     ;
+-------------------------------------------------------------+---------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 940 / 427,200       ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 940                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,176 / 427,200     ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 278                 ;       ;
;         [b] ALMs used for LUT logic                         ; 208                 ;       ;
;         [c] ALMs used for registers                         ; 530                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 160                 ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 421 / 427,200       ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 185 / 427,200       ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                   ;       ;
;         [c] Due to LAB input limits                         ; 1                   ;       ;
;         [d] Due to virtual I/Os                             ; 184                 ;       ;
;                                                             ;                     ;       ;
; Difficulty packing design                                   ; Low                 ;       ;
;                                                             ;                     ;       ;
; Total LABs:  partially or completely used                   ; 186 / 42,720        ; < 1 % ;
;     -- Logic LABs                                           ; 170                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 16                  ;       ;
;                                                             ;                     ;       ;
; Combinational ALUT usage for logic                          ; 867                 ;       ;
;     -- 7 input functions                                    ; 1                   ;       ;
;     -- 6 input functions                                    ; 192                 ;       ;
;     -- 5 input functions                                    ; 172                 ;       ;
;     -- 4 input functions                                    ; 124                 ;       ;
;     -- <=3 input functions                                  ; 378                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 885                 ;       ;
; Memory ALUT usage                                           ; 192                 ;       ;
;     -- 64-address deep                                      ; 0                   ;       ;
;     -- 32-address deep                                      ; 192                 ;       ;
;                                                             ;                     ;       ;
;                                                             ;                     ;       ;
; Dedicated logic registers                                   ; 1,826               ;       ;
;     -- By type:                                             ;                     ;       ;
;         -- Primary logic registers                          ; 1,615 / 854,400     ; < 1 % ;
;         -- Secondary logic registers                        ; 211 / 854,400       ; < 1 % ;
;     -- By function:                                         ;                     ;       ;
;         -- Design implementation registers                  ; 1,826               ;       ;
;         -- Routing optimization registers                   ; 0                   ;       ;
;                                                             ;                     ;       ;
; ALMs adjustment for power estimation                        ; 189                 ;       ;
;                                                             ;                     ;       ;
; Virtual pins                                                ; 368                 ;       ;
; I/O pins                                                    ; 0 / 928             ; 0 %   ;
;     -- Clock pins                                           ; 0 / 52              ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 203             ; 0 %   ;
;                                                             ;                     ;       ;
; M20K blocks                                                 ; 2 / 2,713           ; < 1 % ;
; Total MLAB memory bits                                      ; 6,144               ;       ;
; Total block memory bits                                     ; 256 / 55,562,240    ; < 1 % ;
; Total block memory implementation bits                      ; 40,960 / 55,562,240 ; < 1 % ;
;                                                             ;                     ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 2 / 1,518           ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                   ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 2                   ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                   ;       ;
;                                                             ;                     ;       ;
; IOPLLs                                                      ; 0 / 16              ; 0 %   ;
; FPLLs                                                       ; 0 / 32              ; 0 %   ;
; Global signals                                              ; 1                   ;       ;
;     -- Global clocks                                        ; 1 / 32              ; 3 %   ;
;     -- Regional clocks                                      ; 0 / 16              ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 384             ; 0 %   ;
; JTAGs                                                       ; 0 / 1               ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %   ;
; CRC blocks                                                  ; 0 / 1               ; 0 %   ;
; Remote update blocks                                        ; 0 / 1               ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1               ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 4               ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 96              ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 96              ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 96              ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 96              ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 96              ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 96              ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 32              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 16              ; 0 %   ;
; Maximum fan-out                                             ; 2216                ;       ;
; Highest non-global fan-out                                  ; 325                 ;       ;
; Total fan-out                                               ; 11805               ;       ;
; Average fan-out                                             ; 3.61                ;       ;
+-------------------------------------------------------------+---------------------+-------+
The Fitter Resource Usage Summary report displays a detailed analysis of logic utilization based on calculations of ALM usage. Refer to <a class="xref" href="https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#mapIdTopics/mwh1465496451103.htm" target="_blank">Fitter Resource Usage Summary Report</a> in the <i>Intel® Quartus® Prime Pro Edition Help</i> for more information.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                  ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                           ; 939.5 (191.5)        ; 1175.5 (154.5)                   ; 420.0 (147.0)                                     ; 184.0 (184.0)                    ; 160.0 (0.0)          ; 867 (0)             ; 1826 (369)                ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 368          ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; quartus_compile                                                  ; altera_work  ;
;    |example_inst|                                                                                                           ; 748.0 (1.0)          ; 1021.0 (1.0)                     ; 273.0 (0.0)                                       ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 867 (2)             ; 1457 (0)                  ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; example                                                          ; example      ;
;       |example_internal_inst|                                                                                               ; 747.0 (0.0)          ; 1020.0 (0.0)                     ; 273.0 (0.0)                                       ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 865 (0)             ; 1457 (0)                  ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; example_internal                                                 ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                       ; 64.3 (0.0)           ; 108.2 (0.0)                      ; 43.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 265 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                     ; example_internal_ic_15164838281812161745                         ; N/A          ;
;             |a[0].a|                                                                                                        ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_arb2                                                         ; N/A          ;
;             |dp[0].dp|                                                                                                      ; 30.8 (30.8)          ; 30.8 (30.8)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[1].dp|                                                                                                      ; 3.1 (3.1)            ; 24.3 (24.3)                      ; 21.3 (21.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[2].dp|                                                                                                      ; 5.7 (5.7)            ; 24.7 (24.7)                      ; 19.0 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |m[0].m_endp|                                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ic_host_endpoint                                             ; N/A          ;
;             |m[1].m_endp|                                                                                                   ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ic_host_endpoint                                             ; N/A          ;
;             |s.s_endp|                                                                                                      ; 23.1 (0.0)           ; 25.8 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_ic_agent_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                        ; 23.1 (17.4)          ; 25.8 (18.3)                      ; 2.7 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 78 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_ic_agent_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                               ; 5.7 (5.7)            ; 7.5 (7.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; N/A          ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_ic_to_avm                                                    ; N/A          ;
;          |example_internal|                                                                                                 ; 682.4 (0.3)          ; 911.5 (0.3)                      ; 229.1 (0.0)                                       ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 846 (1)             ; 1191 (0)                  ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal                                                                                                                                                                                                                                                                                                                                                                                                                                               ; example_function_wrapper                                         ; N/A          ;
;             |theexample_function|                                                                                           ; 681.9 (0.0)          ; 911.2 (0.0)                      ; 229.3 (0.0)                                       ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 845 (0)             ; 1191 (0)                  ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function                                                                                                                                                                                                                                                                                                                                                                                                                           ; example_function                                                 ; N/A          ;
;                |thebb_example_B1_start|                                                                                     ; 129.5 (0.0)          ; 171.7 (0.0)                      ; 42.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 251 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start                                                                                                                                                                                                                                                                                                                                                                                                    ; example_bb_B1_start                                              ; N/A          ;
;                   |thebb_example_B1_start_stall_region|                                                                     ; 129.5 (0.7)          ; 171.7 (0.7)                      ; 42.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (1)             ; 251 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                ; example_bb_B1_start_stall_region                                 ; N/A          ;
;                      |theexample_B1_start_merge_reg|                                                                        ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|theexample_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                  ; example_B1_start_merge_reg                                       ; N/A          ;
;                      |thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|                                        ; 5.2 (0.0)            ; 47.7 (0.0)                       ; 42.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x                                                                                                                                                                                                                                                                                                  ; example_i_iord_bl_call_unnamed_example2_example0                 ; N/A          ;
;                         |theiord|                                                                                           ; 5.2 (0.0)            ; 47.7 (0.0)                       ; 42.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord                                                                                                                                                                                                                                                                                          ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                      ; 5.2 (0.0)            ; 47.7 (0.3)                       ; 42.5 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                 ; 5.2 (5.2)            ; 47.3 (47.3)                      ; 42.2 (42.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 125 (125)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                    ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4|                                        ; 61.7 (0.0)           ; 61.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4                                                                                                                                                                                                                                                                                                  ; example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0      ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example1|                                     ; 61.7 (61.7)          ; 61.7 (61.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example1                                                                                                                                                                                                                                    ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|                                        ; 60.2 (0.0)           ; 60.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5                                                                                                                                                                                                                                                                                                  ; example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0      ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|                                     ; 60.2 (60.2)          ; 60.2 (60.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1                                                                                                                                                                                                                                    ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|                                                 ; 0.6 (0.0)            ; 1.0 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1                                                                                                                                                                                                                                                                                                           ; example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0               ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|                                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg                                                                                                                                                                                                                                                  ; example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg           ; N/A          ;
;                |thebb_example_B2|                                                                                           ; 541.7 (0.0)          ; 714.6 (0.0)                      ; 173.0 (0.0)                                       ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 703 (0)             ; 894 (0)                   ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2                                                                                                                                                                                                                                                                                                                                                                                                          ; example_bb_B2                                                    ; N/A          ;
;                   |thebb_example_B2_stall_region|                                                                           ; 539.2 (5.8)          ; 712.3 (6.0)                      ; 173.2 (0.2)                                       ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 699 (10)            ; 893 (4)                   ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                            ; example_bb_B2_stall_region                                       ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                            ; 20.5 (0.0)           ; 27.5 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                              ; 20.5 (0.0)           ; 27.5 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                  ; 20.5 (0.0)           ; 27.5 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                  ; 20.5 (2.7)           ; 27.5 (3.3)                       ; 7.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (4)              ; 47 (3)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                          ; 6.5 (6.5)            ; 8.0 (6.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                    ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                     ; altera_syncram_he72                                              ; N/A          ;
;                                        |altsyncram1|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                         ; altsyncram_sjb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                        ; 7.8 (8.0)            ; 10.2 (8.7)                       ; 2.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                         ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                             ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theexample_B2_merge_reg_aunroll_x|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theexample_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                          ; example_B2_merge_reg                                             ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_example5_example3|                                                         ; 150.8 (0.0)          ; 196.2 (0.0)                      ; 45.4 (0.0)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 139 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3                                                                                                                                                                                                                                                                                                                               ; example_i_llvm_fpga_mem_unnamed_5_example0                       ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_example5_example1|                                                      ; 150.5 (0.0)          ; 181.7 (0.0)                      ; 31.2 (0.0)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1                                                                                                                                                                                                                                                                                  ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                 ; 150.5 (14.8)         ; 181.7 (14.8)                     ; 31.2 (0.0)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 138 (45)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read                                                                                                                                                                                                                                                                   ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                   ; 33.5 (0.0)           ; 43.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                               ; 33.5 (1.8)           ; 43.0 (2.8)                       ; 9.5 (1.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                       ; 5.5 (5.5)            ; 8.0 (6.5)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                   ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                     ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_na42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 5.2 (5.2)            ; 7.5 (6.0)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                      ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                      ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                  ; 54.8 (0.0)           ; 64.2 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                               ; 54.8 (3.8)           ; 64.2 (5.2)                       ; 9.3 (1.3)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                       ; 4.8 (5.0)            ; 6.5 (5.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                   ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                     ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                          ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 5.3 (5.0)            ; 8.0 (6.5)                        ; 2.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                      ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                      ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                    ; 26.5 (0.0)           ; 32.7 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                      ; 26.5 (5.2)           ; 32.7 (5.2)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                      ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                              ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                     ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                              ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                ; 5.0 (5.0)            ; 6.2 (5.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                      ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                      ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                    ; 20.5 (0.0)           ; 27.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                      ; 20.5 (4.2)           ; 27.0 (5.0)                       ; 6.5 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                      ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                              ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                     ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                              ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                ; 5.3 (5.3)            ; 7.5 (6.0)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                      ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                      ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_example5_example0|                                                         ; 0.2 (0.2)            ; 14.5 (14.5)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thereaddata_reg_unnamed_example5_example0                                                                                                                                                                                                                                                                                     ; example_readdata_reg_unnamed_5_example0                          ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_example6_example4|                                                         ; 151.8 (0.0)          ; 195.4 (0.0)                      ; 43.6 (0.0)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 139 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4                                                                                                                                                                                                                                                                                                                               ; example_i_llvm_fpga_mem_unnamed_6_example0                       ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_example6_example1|                                                      ; 151.0 (0.0)          ; 184.7 (0.0)                      ; 33.7 (0.0)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1                                                                                                                                                                                                                                                                                  ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                 ; 151.0 (14.5)         ; 184.7 (16.0)                     ; 33.7 (1.5)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 138 (45)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read                                                                                                                                                                                                                                                                   ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                   ; 34.0 (0.0)           ; 43.7 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                               ; 34.0 (2.2)           ; 43.7 (2.7)                       ; 9.7 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                       ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                   ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                     ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_na42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 4.8 (5.0)            ; 7.7 (6.2)                        ; 2.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                      ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                      ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                  ; 55.5 (0.0)           ; 64.9 (0.0)                       ; 9.4 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                               ; 55.5 (3.8)           ; 64.9 (4.2)                       ; 9.4 (0.3)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                       ; 5.3 (5.0)            ; 6.5 (5.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                   ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                     ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                          ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 5.3 (5.5)            ; 8.5 (7.0)                        ; 3.2 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                      ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                      ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                    ; 26.3 (0.0)           ; 33.3 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                      ; 26.3 (5.8)           ; 33.3 (6.0)                       ; 7.0 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                      ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                              ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                     ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                              ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 4.3 (4.5)            ; 6.5 (5.0)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                      ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                      ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                    ; 20.7 (0.0)           ; 26.8 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                      ; 20.7 (4.0)           ; 26.8 (4.5)                       ; 6.2 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                      ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                              ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                     ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                              ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                      ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                      ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                          ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_example6_example1|                                                         ; 0.8 (0.8)            ; 10.7 (10.7)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thereaddata_reg_unnamed_example6_example1                                                                                                                                                                                                                                                                                     ; example_readdata_reg_unnamed_6_example1                          ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|                                     ; 129.4 (0.0)          ; 153.3 (0.0)                      ; 23.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 240 (0)             ; 199 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x                                                                                                                                                                                                                                                                                                           ; example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1             ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|                   ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x                                                                                                                                                                                                                           ; example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1                                                                                                                                                     ; acl_enable_sink                                                  ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|                            ; 129.1 (65.8)         ; 152.8 (65.8)                     ; 23.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 239 (165)           ; 199 (12)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x                                                                                                                                                                                                                                    ; example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0       ; N/A          ;
;                            |thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|                                               ; 16.2 (0.0)           ; 25.5 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14                                                                                                                                                                                   ; example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0                    ; N/A          ;
;                               |thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|                                             ; 16.2 (16.2)          ; 25.5 (25.5)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1                                                                                                                                   ; acl_ffwddst                                                      ; N/A          ;
;                            |thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|                                               ; 12.0 (0.0)           ; 26.1 (0.0)                       ; 14.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16                                                                                                                                                                                   ; example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0                    ; N/A          ;
;                               |thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|                                             ; 12.0 (12.0)          ; 26.1 (26.1)                      ; 14.1 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1                                                                                                                                   ; acl_ffwddst                                                      ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going_example6|                                                    ; 3.4 (0.0)            ; 4.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6                                                                                                                                                                                        ; example_i_llvm_fpga_pipeline_keep_going_0                        ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going_example1|                                                 ; 3.4 (0.0)            ; 4.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1                                                                                                                                            ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop2                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                     ; 1.8 (0.0)            ; 2.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                           ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|staging_reg                                                                                                                           ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_011_pop7_example12|                                                    ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12                                                                                                                                                                                        ; example_i_llvm_fpga_pop_i32_i_011_pop7_0                         ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_011_pop7_example1|                                                  ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12|thei_llvm_fpga_pop_i32_i_011_pop7_example1                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_cleanups_pop10_example2|                                                  ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2                                                                                                                                                                                      ; example_i_llvm_fpga_pop_i4_cleanups_pop10_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_cleanups_pop10_example1|                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2|thei_llvm_fpga_pop_i4_cleanups_pop10_example1                                                                                                                                        ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_initerations_pop9_example7|                                               ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7                                                                                                                                                                                   ; example_i_llvm_fpga_pop_i4_initerations_pop9_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_initerations_pop9_example1|                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7|thei_llvm_fpga_pop_i4_initerations_pop9_example1                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20|                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20                                                                                                                                                                               ; example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example1|                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example1                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration_example11|                                               ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11                                                                                                                                                                                   ; example_i_llvm_fpga_push_i1_lastiniteration_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration_example1|                                             ; 2.2 (0.7)            ; 2.2 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|fifo                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond_example24|                                                   ; 12.0 (0.0)           ; 12.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24                                                                                                                                                                                       ; example_i_llvm_fpga_push_i1_notexitcond_0                        ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond_example1|                                                 ; 12.0 (0.0)           ; 12.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                     ; 12.0 (0.8)           ; 12.0 (0.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                  ; 10.7 (10.7)          ; 11.2 (11.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo                                                                                                                                 ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_011_push7_example19|                                                  ; 9.3 (0.0)            ; 9.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19                                                                                                                                                                                      ; example_i_llvm_fpga_push_i32_i_011_push7_0                       ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_011_push7_example1|                                                ; 9.3 (0.7)            ; 9.7 (0.7)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                     ; 8.7 (8.7)            ; 9.0 (9.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|fifo                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups_push10_example27|                                               ; 1.4 (0.0)            ; 1.8 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27                                                                                                                                                                                   ; example_i_llvm_fpga_push_i4_cleanups_push10_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups_push10_example1|                                             ; 1.4 (0.7)            ; 1.8 (0.7)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|fifo                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations_push9_example9|                                             ; 1.2 (0.0)            ; 1.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9                                                                                                                                                                                 ; example_i_llvm_fpga_push_i4_initerations_push9_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations_push9_example1|                                          ; 1.2 (0.7)            ; 1.8 (0.7)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1                                                                                                                              ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                     ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|                                         ; 2.4 (0.0)            ; 2.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29                                                                                                                                                                             ; example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|                                       ; 2.4 (0.0)            ; 2.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                     ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|fifo                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                      |thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|                                       ; 62.6 (0.0)           ; 106.8 (0.0)                      ; 44.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 107 (0)             ; 218 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x                                                                                                                                                                                                                                                                                                             ; example_i_sfc_s_c1_in_for_body_s_c1_enter_example6               ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|                     ; 17.1 (2.5)           ; 21.2 (2.5)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (3)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x                                                                                                                                                                                                                               ; example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|        ; 6.8 (0.0)            ; 10.5 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x                                                                                                                                       ; example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|                         ; 6.8 (0.0)            ; 10.5 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0                                                                   ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                               ; 6.8 (1.5)            ; 10.5 (2.5)                       ; 3.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (3)              ; 17 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                 ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                       ; 5.5 (5.0)            ; 6.5 (5.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|              ; 7.8 (0.0)            ; 8.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector                                                                                                                                             ; example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|           ; 7.8 (7.8)            ; 8.2 (8.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector                                                           ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|                              ; 45.5 (27.6)          ; 85.7 (48.2)                      ; 40.2 (20.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (43)             ; 189 (109)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x                                                                                                                                                                                                                                        ; example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0         ; N/A          ;
;                            |oneIsNaN_uid52_i_cmp3_example3_delay|                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|oneIsNaN_uid52_i_cmp3_example3_delay                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |rPostExc_uid80_i_cmp3_example3_delay|                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|rPostExc_uid80_i_cmp3_example3_delay                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |r_uid79_i_cmp3_example3_delay|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|r_uid79_i_cmp3_example3_delay                                                                                                                                                                                                          ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist2_sync_together16_aunroll_x_in_c1_eni5_4_tpl_6|                                           ; -0.3 (-0.3)          ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist2_sync_together16_aunroll_x_in_c1_eni5_4_tpl_6                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist3_sync_together16_aunroll_x_in_c1_eni5_5_tpl_6|                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist3_sync_together16_aunroll_x_in_c1_eni5_5_tpl_6                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_add_example5|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_add_example5                                                                                                                                                                                                                      ; example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65 ; N/A          ;
;                            |thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8|                                       ; 0.3 (0.0)            ; 12.2 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8                                                                                                                                                                               ; example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0           ; N/A          ;
;                               |thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example1|                                    ; 0.3 (0.3)            ; 12.2 (12.2)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example1                                                                                                                      ; acl_ffwdsrc                                                      ; N/A          ;
;                            |thei_llvm_fpga_pop_f32_s_010_pop8_example4|                                                     ; 8.3 (0.0)            ; 8.9 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4                                                                                                                                                                                             ; example_i_llvm_fpga_pop_f32_s_010_pop8_0                         ; N/A          ;
;                               |thei_llvm_fpga_pop_f32_s_010_pop8_example1|                                                  ; 8.3 (8.3)            ; 8.9 (8.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4|thei_llvm_fpga_pop_f32_s_010_pop8_example1                                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_f32_s_010_push8_example7|                                                   ; 8.6 (0.0)            ; 12.3 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7                                                                                                                                                                                           ; example_i_llvm_fpga_push_f32_s_010_push8_0                       ; N/A          ;
;                               |thei_llvm_fpga_push_f32_s_010_push8_example1|                                                ; 8.6 (0.0)            ; 12.3 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                              ; 8.6 (8.6)            ; 12.3 (12.3)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg                                                                                                                                  ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_sub_example2|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2                                                                                                                                                                                                                      ; example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5 ; N/A          ;
;                      |theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo| ; 16.7 (0.0)           ; 26.2 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                              ; 16.7 (0.0)           ; 26.2 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo                                                                                                                                                                                                                                                                  ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                  ; 16.7 (0.0)           ; 26.2 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                  ; 16.7 (2.2)           ; 26.2 (3.7)                       ; 9.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                         ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                          ; 6.0 (6.0)            ; 7.5 (6.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                          ; altera_syncram_de72                                              ; N/A          ;
;                                        |altsyncram1|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                              ; altsyncram_ojb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                        ; 6.5 (6.7)            ; 9.5 (8.0)                        ; 3.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                         ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                             ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                   |theexample_B2_branch|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|theexample_B2_branch                                                                                                                                                                                                                                                                                                                                                                                     ; example_B2_branch                                                ; N/A          ;
;                   |theexample_B2_merge|                                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|theexample_B2_merge                                                                                                                                                                                                                                                                                                                                                                                      ; example_B2_merge                                                 ; N/A          ;
;                |thebb_example_B2_sr_1_aunroll_x|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                           ; example_bb_B2_sr_1                                               ; N/A          ;
;                |thebb_example_B3|                                                                                           ; 5.1 (0.0)            ; 20.3 (0.0)                       ; 15.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3                                                                                                                                                                                                                                                                                                                                                                                                          ; example_bb_B3                                                    ; N/A          ;
;                   |thebb_example_B3_stall_region|                                                                           ; 5.1 (0.0)            ; 20.3 (0.0)                       ; 15.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                            ; example_bb_B3_stall_region                                       ; N/A          ;
;                      |thei_iowr_bl_return_example_unnamed_example10_example1|                                               ; 1.4 (0.0)            ; 1.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1                                                                                                                                                                                                                                                                                                                     ; example_i_iowr_bl_return_unnamed_example10_example0              ; N/A          ;
;                         |theiowr|                                                                                           ; 1.4 (0.0)            ; 1.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr                                                                                                                                                                                                                                                                                                             ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                      ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                   ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|                                               ; 1.2 (0.0)            ; 16.9 (0.0)                       ; 15.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0                                                                                                                                                                                                                                                                                                                     ; example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0             ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|                                            ; 1.2 (1.2)            ; 16.9 (16.9)                      ; 15.6 (15.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1                                                                                                                                                                                                                                                              ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_example2|                                                  ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2                                                                                                                                                                                                                                                                                                                        ; example_i_llvm_fpga_push_token_i1_throttle_push_0                ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_example1|                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1                                                                                                                                                                                                                                                                    ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo                                                                                                                                                                                                                                                               ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_example_B3_sr_0_aunroll_x|                                                                            ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                           ; example_bb_B3_sr_0                                               ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_example6_sr|                                                             ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr                                                                                                                                                                                                                                                                                                                                                                            ; example_i_llvm_fpga_pipeline_keep_going_6_sr                     ; N/A          ;
;                |theloop_limiter_example0|                                                                                   ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0                                                                                                                                                                                                                                                                                                                                                                                                  ; example_loop_limiter_0                                           ; N/A          ;
;                   |thelimiter|                                                                                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                       ; acl_loop_limiter                                                 ; N/A          ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                   ;
+-------------------------------------------------------+---------------------------+---------------------------+
; Statistic                                             ; |                         ; example_inst              ;
+-------------------------------------------------------+---------------------------+---------------------------+
; ALMs needed [=A-B+C]                                  ; 939.5 / 427200 ( < 1 % )  ; 748.0 / 427200 ( < 1 % )  ;
;     [A] ALMs used in final placement                  ; 1175.5 / 427200 ( < 1 % ) ; 1021.0 / 427200 ( < 1 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 420.0 / 427200 ( < 1 % )  ; 273.0 / 427200 ( < 1 % )  ;
;     [C] Estimate of ALMs unavailable                  ; 184.0 / 427200 ( < 1 % )  ; 0.0 / 427200 ( 0 % )      ;
; ALMs used for memory                                  ; 160.0                     ; 160.0                     ;
; Combinational ALUTs                                   ; 867                       ; 867                       ;
; Dedicated Logic Registers                             ; 1826 / 1708800 ( < 1 % )  ; 1457 / 1708800 ( < 1 % )  ;
; I/O Registers                                         ; 0                         ; 0                         ;
; Block Memory Bits                                     ; 256                       ; 256                       ;
; M20Ks                                                 ; 2 / 2713 ( < 1 % )        ; 2 / 2713 ( < 1 % )        ;
; DSP Blocks                                            ; 2 / 1518 ( < 1 % )        ; 2 / 1518 ( < 1 % )        ;
; Pins                                                  ; 0                         ; 0                         ;
; Virtual Pins                                          ; 368                       ; 0                         ;
; IOPLLs                                                ; 0                         ; 0                         ;
;                                                       ;                           ;                           ;
; Region Placement                                      ; -                         ; -                         ;
;                                                       ;                           ;                           ;
; Partition Ports                                       ;                           ;                           ;
;     -- Input Ports                                    ; 0                         ; 196                       ;
;     -- Output Ports                                   ; 0                         ; 172                       ;
;                                                       ;                           ;                           ;
; Connections                                           ;                           ;                           ;
;     -- Input Connections                              ; 2625                      ; 172                       ;
;     -- Registered Input Connections                   ; 778                       ; 94                        ;
;     -- Output Connections                             ; 172                       ; 2625                      ;
;     -- Registered Output Connections                  ; 172                       ; 1973                      ;
;                                                       ;                           ;                           ;
; Internal Connections                                  ;                           ;                           ;
;     -- Total Connections                              ; 3539                      ; 11385                     ;
;     -- Registered Connections                         ; 1124                      ; 7516                      ;
;                                                       ;                           ;                           ;
; External Connections                                  ;                           ;                           ;
;     -- |                                              ; 0                         ; 2797                      ;
;     -- example_inst                                   ; 2797                      ; 0                         ;
+-------------------------------------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                   ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                               ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                   ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 3            ; 64           ; 3            ; yes                    ; no                      ; yes                    ; yes                     ; 192  ; 64                          ; 2                           ; 64                          ; 3                           ; 192                 ; 1           ; 0     ; None ; M20K_X106_Y126_N0                                                      ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X94_Y124_N0, LAB_X94_Y125_N0                                       ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X101_Y121_N0, LAB_X101_Y118_N0, LAB_X101_Y117_N0, LAB_X101_Y116_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X96_Y127_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X94_Y122_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X92_Y124_N0, LAB_X92_Y125_N0                                       ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X105_Y122_N0, LAB_X105_Y119_N0, LAB_X105_Y118_N0, LAB_X105_Y117_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X105_Y128_N0                                                       ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X96_Y123_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM        ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64   ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X106_Y125_N0                                                      ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------+-------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                                                                                                ;
+-----------------------+-------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X106_Y125_N0     ; 64                      ; 0.3                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y126_N0     ; 192                     ; 0.9                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                            ;
+-----------------------+-------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+------------------------------------------+
; Fitter DSP Block Usage Summary           ;
+----------------------------+-------------+
; Statistic                  ; Number Used ;
+----------------------------+-------------+
; Floating Point Adder       ; 2           ;
; Total number of DSP blocks ; 2           ;
;                            ;             ;
+----------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Thu Mar 16 08:51:23 2023
    Info: System process ID: 233790
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/example/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:23
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:17
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:55
Info (11888): Total time spent on timing analysis during Placement is 1.98 seconds.


