// Seed: 468802030
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri id_4,
    output wor id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8
);
  always @(id_7, posedge id_2) id_4 = id_0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wor id_2
);
  static id_4(
      1 & 1'h0, 1 == id_1, 1
  );
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.type_3 = 0;
  wire id_5;
endmodule
