<div class="cust-job-tuple layout-wrapper lay-2 sjw__tuple "><div class=" row1"><h2><a class="title " title="Lead Design Verification-IP/SoC" href="https://www.naukri.com/job-listings-lead-design-verification-ip-soc-advlogics-hyderabad-pune-bengaluru-8-to-13-years-160725027199" target="_blank" rel="noopener noreferrer">Lead Design Verification-IP/SoC</a></h2><span class="imagewrap "><img src="https://img.naukimg.com/logo_images/groups/v1/11620792.gif" class="logoImage" loading="lazy"></span></div><div class=" row2"><span class=" comp-dtls-wrap"><a class=" comp-name " title="Advlogics" href="https://www.naukri.com/advlogics-jobs-careers-124656990" target="_blank">Advlogics</a></span></div><div class=" row3"><div class="job-details "><span class="exp-wrap"><span class="ni-job-tuple-icon ni-job-tuple-icon-srp-experience exp"><span title="8-13 Yrs " class="expwdth">8-13 Yrs</span></span></span><span class="loc-wrap ver-line"><span class="ni-job-tuple-icon ni-job-tuple-icon-srp-location loc"><span title="Hyderabad, Pune, Bengaluru " class="locWdth">Hyderabad, Pune, Bengaluru</span></span></span></div></div><div class=" row4"><span class="job-desc ni-job-tuple-icon ni-job-tuple-icon-srp-description"> Role OverviewAs a Lead Design Verification Engineer, you will own verification strateg...</span></div><div class=" row5"><ul class="tags-gt "><li class="dot-gt tag-li ">Design Verification</li><li class="dot-gt tag-li ">SOC Verification</li><li class="dot-gt tag-li ">UVM</li><li class="dot-gt tag-li ">System Verilog</li><li class="dot-gt tag-li ">Ip Verification</li><li class="dot-gt tag-li ">ASIC Verification</li><li class="dot-gt tag-li ">Verilog</li><li class="dot-gt tag-li ">System</li></ul></div><div class=" row6">  <span class="job-post-day ">1 week ago</span><span class="ni-job-tuple-icon ni-job-tuple-icon-srpSaveUnfilled un-saved save-job-tag">save</span></div></div>