# CMOS-Inverter-
◦ Implemented a CMOS inverter & observed voltage transfer characteristics for evaluating noise margins using Cadence Virtuoso
◦ Simulated designed CMOS inverter for different sizes & observed effect of sizing on rise & fall time delays using Cadence Virtuoso
