============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 20 2020  01:57:17 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Pin                    Type         Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clock_name)       launch                                         0 R 
in_reg_reg[2][0]/CP                                       0             0 R 
in_reg_reg[2][0]/Q       HS65_LS_DFPRQX35      23 85.7  123  +258     258 F 
S0[2].U0/e0[0] 
  U_S20_add_90_9/A[1] 
    g202/A0                                                    +0     258   
    g202/CO              HS65_LS_HA1X9          1  7.8   34  +115     373 F 
    g201/A0                                                    +0     373   
    g201/CO              HS65_LS_FA1X9          1  7.8   43  +120     494 F 
    g200/A0                                                    +0     494   
    g200/CO              HS65_LS_FA1X9          1  7.8   46  +125     618 F 
    g199/A0                                                    +0     618   
    g199/CO              HS65_LS_FA1X9          1  7.8   46  +126     744 F 
    g198/A0                                                    +0     744   
    g198/CO              HS65_LS_FA1X9          1  6.6   44  +122     867 F 
    g197/A0                                                    +0     867   
    g197/CO              HS65_LS_FA1X4          1  6.6   66  +157    1024 F 
    g196/A0                                                    +0    1024   
    g196/CO              HS65_LS_FA1X4          1  6.6   64  +168    1193 F 
    g195/A0                                                    +0    1193   
    g195/CO              HS65_LS_FA1X4          1  6.6   63  +167    1360 F 
    g194/A0                                                    +0    1360   
    g194/S0              HS65_LS_FA1X4          2  7.7   70  +236    1596 R 
  U_S20_add_90_9/Z[9] 
  U_S21_add_90_9/A[9] 
    g98/A                                                      +0    1596   
    g98/Z                HS65_LS_XOR2X9         9 42.8  157  +199    1795 R 
  U_S21_add_90_9/Z[9] 
  csa_tree_U_S63_add_90_9_groupi/in_0[9] 
    g827/CI                                                    +0    1795   
    g827/S0              HS65_LS_FA1X4          1  5.4   58  +268    2062 R 
    g814/CI                                                    +0    2062   
    g814/S0              HS65_LS_FA1X4          1  6.4   64  +229    2291 R 
    g302/B0                                                    +0    2291   
    g302/S0              HS65_LS_FA1X4          1  5.4   57  +231    2522 R 
  csa_tree_U_S63_add_90_9_groupi/out_0[9] 
  csa_tree_U_S65_add_90_9_groupi/in_0[9] 
    g1144/CI                                                   +0    2522   
    g1144/S0             HS65_LS_FA1X4          1  5.4   58  +224    2746 R 
    g1132/CI                                                   +0    2746   
    g1132/S0             HS65_LS_FA1X4          1  6.4   61  +204    2950 F 
    g282/B0                                                    +0    2950   
    g282/CO              HS65_LS_FA1X4          1  6.6   64  +167    3117 F 
    g281/A0                                                    +0    3117   
    g281/CO              HS65_LS_FA1X4          1  6.6   64  +167    3284 F 
    g280/A0                                                    +0    3284   
    g280/CO              HS65_LS_FA1X4          1  6.6   64  +167    3451 F 
    g279/A0                                                    +0    3451   
    g279/CO              HS65_LS_FA1X4          1  6.6   64  +167    3618 F 
    g278/A0                                                    +0    3618   
    g278/CO              HS65_LS_FA1X4          1  6.6   64  +167    3786 F 
    g277/A0                                                    +0    3786   
    g277/CO              HS65_LS_FA1X4          1  6.6   64  +167    3953 F 
    g276/A0                                                    +0    3953   
    g276/CO              HS65_LS_FA1X4          1  6.3   62  +166    4118 F 
    g275/A                                                     +0    4119   
    g275/Z               HS65_LSS_XOR3X2        1  3.6   92  +155    4273 F 
  csa_tree_U_S65_add_90_9_groupi/out_0[16] 
S0[2].U0/f7[10] 
reg_f7_reg[2][9]/D  <<<  HS65_LS_DFPHQX9                       +0    4274   
reg_f7_reg[2][9]/CP      setup                            0  +185    4459 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)       capture                                     5249 R 
                         adjustments                         -100    5149   
----------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :     690ps 
Start-point  : in_reg_reg[2][0]/CP
End-point    : reg_f7_reg[2][9]/D
