// Seed: 748499795
module module_0 (
    output wor  id_0,
    output tri0 id_1,
    input  tri  id_2,
    output tri  id_3
);
  assign module_1.type_30 = 0;
  tri0 id_5;
  assign id_3 = id_5;
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    output wand id_5,
    input uwire id_6,
    input wand id_7,
    output supply1 id_8,
    input wire id_9,
    output logic id_10,
    input supply0 id_11,
    input supply0 id_12,
    input wire id_13,
    input tri1 id_14,
    input wor id_15,
    output uwire id_16,
    input tri id_17,
    input wand id_18
);
  wire id_20, id_21, id_22;
  wire id_23;
  final id_10 <= 1;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_2,
      id_8
  );
  id_24(
      .id_0(id_8), .id_1(1), .id_2(1), .id_3(id_13 + 1 - 1)
  );
endmodule
