# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: imports/san-adapter/zedboard_master.xdc

# Block Designs: bd/Zynq7/Zynq7.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==Zynq7 || ORIG_REF_NAME==Zynq7} -quiet] -quiet

# IP: bd/Zynq7/ip/Zynq7_processing_system7_0_1/Zynq7_processing_system7_0_1.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==Zynq7_processing_system7_0_1 || ORIG_REF_NAME==Zynq7_processing_system7_0_1} -quiet] -quiet

# IP: bd/Zynq7/ip/Zynq7_axi_dma_0_0/Zynq7_axi_dma_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==Zynq7_axi_dma_0_0 || ORIG_REF_NAME==Zynq7_axi_dma_0_0} -quiet] -quiet

# IP: bd/Zynq7/ip/Zynq7_axi_smc_0/Zynq7_axi_smc_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==Zynq7_axi_smc_0 || ORIG_REF_NAME==Zynq7_axi_smc_0} -quiet] -quiet

# IP: bd/Zynq7/ip/Zynq7_rst_ps7_0_100M_0/Zynq7_rst_ps7_0_100M_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==Zynq7_rst_ps7_0_100M_0 || ORIG_REF_NAME==Zynq7_rst_ps7_0_100M_0} -quiet] -quiet

# IP: bd/Zynq7/ip/Zynq7_ps7_0_axi_periph_0/Zynq7_ps7_0_axi_periph_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==Zynq7_ps7_0_axi_periph_0 || ORIG_REF_NAME==Zynq7_ps7_0_axi_periph_0} -quiet] -quiet

# IP: bd/Zynq7/ip/Zynq7_axis_data_fifo_0_0/Zynq7_axis_data_fifo_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==Zynq7_axis_data_fifo_0_0 || ORIG_REF_NAME==Zynq7_axis_data_fifo_0_0} -quiet] -quiet

# IP: bd/Zynq7/ip/Zynq7_xlconcat_0_0/Zynq7_xlconcat_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==Zynq7_xlconcat_0_0 || ORIG_REF_NAME==Zynq7_xlconcat_0_0} -quiet] -quiet

# IP: bd/Zynq7/ip/Zynq7_auto_pc_0/Zynq7_auto_pc_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==Zynq7_auto_pc_0 || ORIG_REF_NAME==Zynq7_auto_pc_0} -quiet] -quiet

# XDC: bd/Zynq7/Zynq7_ooc.xdc
