vlib work
vlib activehdl

vlib activehdl/xil_defaultlib

vmap xil_defaultlib activehdl/xil_defaultlib

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_18_1.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_38_2.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_45_3.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_57_5.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_67_6.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_78_7.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_82_8.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_86_9.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_flow_control_loop_pipe_sequential_init.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_hls_deadlock_idx0_monitor.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_mux_83_1_1_1.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_mux_164_1_1_1.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_mux_245_1_1_1.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_mux_325_1_1_1.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a_regslice_both.v" \
"../../../../project_crc.gen/sources_1/bd/design_2/ipshared/902d/hdl/verilog/crc24a.v" \
"../../../bd/design_2/ip/design_2_crc24a_0_0/sim/design_2_crc24a_0_0.v" \
"../../../bd/design_2/sim/design_2.v" \


vlog -work xil_defaultlib \
"glbl.v"

