# Reading D:/libero11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 D:/libero11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 11:10:49 on Nov 07,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YH/Desktop/RS422/RS4221107/hdl/single_recive.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity single_recive
# -- Compiling architecture architecture_single_recive of single_recive
# End time: 11:10:49 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 11:10:49 on Nov 07,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YH/Desktop/RS422/RS4221107/stimulus/Test_recive.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Test_recive
# -- Compiling architecture behavioral of Test_recive
# End time: 11:10:49 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.Test_recive 
# Start time: 11:10:50 on Nov 07,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.test_recive(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading presynth.single_recive(architecture_single_recive)
# ** Fatal: (vsim-3817) Port "send_end" of entity "single_recive" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /test_recive/single_recive_0 File: C:/Users/YH/Desktop/RS422/RS4221107/hdl/single_recive.vhd Line: 28
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 16
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 D:/libero11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 11:13:43 on Nov 07,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YH/Desktop/RS422/RS4221107/hdl/single_recive.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity single_recive
# -- Compiling architecture architecture_single_recive of single_recive
# End time: 11:13:44 on Nov 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 11:13:44 on Nov 07,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YH/Desktop/RS422/RS4221107/stimulus/Test_recive.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Test_recive
# -- Compiling architecture behavioral of Test_recive
# End time: 11:13:44 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.Test_recive 
# Start time: 11:10:50 on Nov 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.test_recive(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading presynth.single_recive(architecture_single_recive)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: YH  Hostname: LAPTOP-4PVSALH1  ProcessID: 820
#           Attempting to use alternate WLF file "./wlftd9mngb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd9mngb
restart
run
add wave -position insertpoint  \
sim:/test_recive/SYSCLK \
sim:/test_recive/NSYSRESET \
sim:/test_recive/rx_uart_in \
sim:/test_recive/send_end_in \
sim:/test_recive/SYSCLK_PERIOD
restart
run
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/test_recive/single_recive_0/sys_clk \
sim:/test_recive/single_recive_0/sys_rest \
sim:/test_recive/single_recive_0/rx_uart \
sim:/test_recive/single_recive_0/send_end \
sim:/test_recive/single_recive_0/data_recive \
sim:/test_recive/single_recive_0/idle_recive \
sim:/test_recive/single_recive_0/recive \
sim:/test_recive/single_recive_0/cnt \
sim:/test_recive/single_recive_0/parity_check \
sim:/test_recive/single_recive_0/rx_fall \
sim:/test_recive/single_recive_0/rx_down \
sim:/test_recive/single_recive_0/rx_fall2 \
sim:/test_recive/single_recive_0/rx_fall1
add wave -position insertpoint  \
sim:/test_recive/single_recive_0/sys_clk \
sim:/test_recive/single_recive_0/sys_rest \
sim:/test_recive/single_recive_0/rx_uart \
sim:/test_recive/single_recive_0/send_end \
sim:/test_recive/single_recive_0/data_recive \
sim:/test_recive/single_recive_0/idle_recive \
sim:/test_recive/single_recive_0/recive \
sim:/test_recive/single_recive_0/cnt \
sim:/test_recive/single_recive_0/parity_check \
sim:/test_recive/single_recive_0/rx_fall \
sim:/test_recive/single_recive_0/rx_down \
sim:/test_recive/single_recive_0/rx_fall2 \
sim:/test_recive/single_recive_0/rx_fall1
restart
run
view -new wave
# -new not supported on PE
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 D:/libero11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 11:15:46 on Nov 07,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YH/Desktop/RS422/RS4221107/hdl/single_recive.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity single_recive
# -- Compiling architecture architecture_single_recive of single_recive
# End time: 11:15:46 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 11:15:46 on Nov 07,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YH/Desktop/RS422/RS4221107/stimulus/Test_recive.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Test_recive
# -- Compiling architecture behavioral of Test_recive
# End time: 11:15:46 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:15:48 on Nov 07,2024, Elapsed time: 0:04:58
# Errors: 3, Warnings: 2
# vsim -L proasic3 -L presynth -t 1ps presynth.Test_recive 
# Start time: 11:15:48 on Nov 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.test_recive(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading presynth.single_recive(architecture_single_recive)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: YH  Hostname: LAPTOP-4PVSALH1  ProcessID: 820
#           Attempting to use alternate WLF file "./wlftdff7q8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdff7q8
add wave -position insertpoint  \
sim:/test_recive/single_recive_0/sys_clk \
sim:/test_recive/single_recive_0/sys_rest \
sim:/test_recive/single_recive_0/rx_uart \
sim:/test_recive/single_recive_0/send_end \
sim:/test_recive/single_recive_0/data_recive \
sim:/test_recive/single_recive_0/idle_recive \
sim:/test_recive/single_recive_0/recive \
sim:/test_recive/single_recive_0/cnt \
sim:/test_recive/single_recive_0/parity_check \
sim:/test_recive/single_recive_0/rx_fall \
sim:/test_recive/single_recive_0/rx_down \
sim:/test_recive/single_recive_0/rx_fall2 \
sim:/test_recive/single_recive_0/rx_fall1
restart
run
# End time: 13:06:14 on Nov 07,2024, Elapsed time: 1:50:26
# Errors: 0, Warnings: 2
