Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/nikhilsamrat/fpgalink/ipcore_dir/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <fifo_a> of entity <fifo>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/uart_tx.vhd" into library work
Parsing entity <uart_tx>.
Parsing architecture <Behavioral> of entity <uart_tx>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/uart_rx.vhd" into library work
Parsing entity <uart_rx>.
Parsing architecture <Behavioral> of entity <uart_rx>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/harness.vhdl" into library work
Parsing entity <swled>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/encrypter.vhdl" into library work
Parsing entity <encrypter>.
Parsing architecture <Behavioral> of entity <encrypter>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/decrypter.vhdl" into library work
Parsing entity <decrypter>.
Parsing architecture <Behavioral> of entity <decrypter>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/baudrate_gen.vhd" into library work
Parsing entity <baudrate_gen>.
Parsing architecture <Behavioral> of entity <baudrate_gen>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/uart.vhd" into library work
Parsing entity <uart>.
Parsing architecture <Structural> of entity <uart>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/debouncer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/comm_fpga_fx2.vhdl" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <rtl> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" into library work
Parsing architecture <rtl> of entity <swled>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/top_level.vhdl" into library work
Parsing entity <top_level>.
Parsing architecture <structural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <structural>) from library <work>.

Elaborating entity <uart> (architecture <Structural>) from library <work>.

Elaborating entity <baudrate_gen> (architecture <Behavioral>) from library <work>.

Elaborating entity <uart_rx> (architecture <Behavioral>) from library <work>.

Elaborating entity <uart_tx> (architecture <Behavioral>) from library <work>.

Elaborating entity <fifo> (architecture <fifo_a>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/nikhilsamrat/fpgalink/uart.vhd" Line 121: Assignment to flag ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/nikhilsamrat/fpgalink/uart.vhd" Line 64: Net <rd_en> does not have a driver.

Elaborating entity <comm_fpga_fx2> (architecture <rtl>) from library <work>.

Elaborating entity <debouncer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <swled> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" Line 74: Using initial value "01001000101011101100000000101111" for ack1 since it is never assigned
WARNING:HDLCompiler:871 - "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" Line 75: Using initial value "00000101010111111101001001011010" for ack2 since it is never assigned
WARNING:HDLCompiler:871 - "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" Line 77: Using initial value '0' for e_reset since it is never assigned
WARNING:HDLCompiler:871 - "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" Line 78: Using initial value '0' for d_reset since it is never assigned

Elaborating entity <encrypter> (architecture <Behavioral>) from library <work>.

Elaborating entity <decrypter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" Line 478: Assignment to flags ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/nikhilsamrat/fpgalink/top_level.vhdl".
INFO:Xst:3210 - "/home/nikhilsamrat/fpgalink/top_level.vhdl" line 118: Output port <Bwr_en> of the instance <i_uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nikhilsamrat/fpgalink/top_level.vhdl" line 118: Output port <Brd_en> of the instance <i_uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nikhilsamrat/fpgalink/top_level.vhdl" line 118: Output port <Bfull> of the instance <i_uart> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <fx2Addr_out<0>> created at line 27
    Summary:
	inferred   1 Tristate(s).
Unit <top_level> synthesized.

Synthesizing Unit <uart>.
    Related source file is "/home/nikhilsamrat/fpgalink/uart.vhd".
INFO:Xst:3210 - "/home/nikhilsamrat/fpgalink/uart.vhd" line 76: Output port <txdone> of the instance <i_tx> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <wr_en>.
    Found 1-bit register for signal <Bfull>.
    Found 1-bit register for signal <Bempty>.
    Found 8-bit register for signal <din>.
    Found 1-bit register for signal <Bwr_en>.
    WARNING:Xst:2404 -  FFs/Latches <Brd_en<0:0>> (without init value) have a constant value of 0 in block <uart>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <uart> synthesized.

Synthesizing Unit <baudrate_gen>.
    Related source file is "/home/nikhilsamrat/fpgalink/baudrate_gen.vhd".
    Found 32-bit register for signal <sample_counter>.
    Found 1-bit register for signal <sample>.
    Found 32-bit adder for signal <sample_counter[31]_GND_8_o_add_1_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <baudrate_gen> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "/home/nikhilsamrat/fpgalink/uart_rx.vhd".
    Found 32-bit register for signal <tickcntr>.
    Found 3-bit register for signal <bitcntr>.
    Found 8-bit register for signal <rxd_byte>.
    Found 2-bit register for signal <rx_Cstate>.
    Found finite state machine <FSM_0> for signal <rx_Cstate>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bitcntr[2]_GND_9_o_add_16_OUT> created at line 1241.
    Found 32-bit adder for signal <tickcntr[31]_GND_9_o_add_29_OUT> created at line 92.
    Found 32-bit 4-to-1 multiplexer for signal <tickcntr_N> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "/home/nikhilsamrat/fpgalink/uart_tx.vhd".
    Found 1-bit register for signal <bit_2tx>.
    Found 32-bit register for signal <tickcntr>.
    Found 3-bit register for signal <bitcntr>.
    Found 8-bit register for signal <byte_2tx>.
    Found 2-bit register for signal <tx_Cstate>.
    Found finite state machine <FSM_1> for signal <tx_Cstate>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bitcntr[2]_GND_10_o_add_17_OUT> created at line 1241.
    Found 32-bit adder for signal <tickcntr[31]_GND_10_o_add_30_OUT> created at line 104.
    Found 32-bit 4-to-1 multiplexer for signal <tickcntr_N> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/nikhilsamrat/fpgalink/comm_fpga_fx2.vhdl".
    Found 17-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_14_o_GND_14_o_sub_21_OUT<16:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fifoOp<1>> created at line 106
    Found 1-bit tristate buffer for signal <fifoOp<0>> created at line 106
    Found 1-bit tristate buffer for signal <fx2PktEnd_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2FifoSel_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 233
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred  12 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "/home/nikhilsamrat/fpgalink/debouncer.vhd".
        wait_cycles = "11110100001000111111"
    Found 1-bit register for signal <oldbutton>.
    Found 1-bit register for signal <button_deb>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_28_o_add_0_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <swled>.
    Related source file is "/home/nikhilsamrat/fpgalink/harness.vhdl".
    Found 1-bit register for signal <reset>.
    Found 30-bit register for signal <tim>.
    Found 5-bit register for signal <Y>.
    Found 5-bit register for signal <X>.
    Found 3-bit register for signal <Z>.
    Found 8-bit register for signal <outreg0>.
    Found 32-bit register for signal <temp2>.
    Found 1-bit register for signal <e_enable>.
    Found 1-bit register for signal <f2h>.
    Found 8-bit register for signal <tmp2>.
    Found 1-bit register for signal <h2f>.
    Found 32-bit register for signal <temp1>.
    Found 30-bit register for signal <sleep>.
    Found 9-bit register for signal <counter>.
    Found 1-bit register for signal <d_enable>.
    Found 64-bit register for signal <temp>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <pop>.
    Found 8-bit register for signal <reg0>.
    Found finite state machine <FSM_3> for signal <Z>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 30                                             |
    | Inputs             | 9                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | _n1171 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_29_o_GND_29_o_sub_29_OUT> created at line 173.
    Found 6-bit subtractor for signal <GND_29_o_GND_29_o_sub_153_OUT> created at line 272.
    Found 5-bit adder for signal <Y[4]_GND_29_o_add_9_OUT> created at line 161.
    Found 8-bit adder for signal <n0728> created at line 165.
    Found 9-bit adder for signal <n0732> created at line 173.
    Found 9-bit adder for signal <counter[8]_GND_29_o_add_78_OUT> created at line 181.
    Found 30-bit adder for signal <sleep[29]_GND_29_o_add_105_OUT> created at line 213.
    Found 9-bit adder for signal <n0787> created at line 272.
    Found 9-bit adder for signal <n0790> created at line 346.
    Found 9-bit adder for signal <n0793> created at line 363.
    Found 5-bit adder for signal <X[4]_GND_29_o_add_435_OUT> created at line 381.
    Found 4-bit adder for signal <_n1002> created at line 434.
    Found 30-bit adder for signal <tim[29]_GND_29_o_add_510_OUT> created at line 439.
    Found 3-bit subtractor for signal <GND_29_o_GND_29_o_sub_400_OUT<2:0>> created at line 362.
    Found 1-bit 64-to-1 multiplexer for signal <GND_29_o_temp[63]_Mux_354_o> created at line 346.
    Found 1-bit 8-to-1 multiplexer for signal <GND_29_o_sw_in[7]_Mux_360_o> created at line 350.
    Found 1-bit 8-to-1 multiplexer for signal <GND_29_o_sw_in[7]_Mux_398_o> created at line 362.
    Found 1-bit 4-to-1 multiplexer for signal <_n1038> created at line 434.
    Found 1-bit 8-to-1 multiplexer for signal <_n1064> created at line 434.
    Found 1-bit 8-to-1 multiplexer for signal <_n1087> created at line 434.
    Found 30-bit comparator greater for signal <GND_29_o_tim[29]_LessThan_1_o> created at line 144
    Found 5-bit comparator greater for signal <X[4]_GND_29_o_LessThan_11_o> created at line 162
    Found 5-bit comparator greater for signal <X[4]_GND_29_o_LessThan_28_o> created at line 169
    Found 5-bit comparator greater for signal <GND_29_o_Y[4]_LessThan_76_o> created at line 176
    Found 30-bit comparator greater for signal <GND_29_o_sleep[29]_LessThan_78_o> created at line 180
    Found 30-bit comparator greater for signal <sleep[29]_GND_29_o_LessThan_105_o> created at line 211
    Found 5-bit comparator greater for signal <X[4]_PWR_19_o_LessThan_152_o> created at line 255
    Found 30-bit comparator greater for signal <tim[29]_GND_29_o_LessThan_265_o> created at line 344
    Found 6-bit comparator greater for signal <GND_29_o_GND_29_o_LessThan_357_o> created at line 349
    Found 3-bit comparator greater for signal <GND_29_o_temp[2]_LessThan_416_o> created at line 363
    Found 3-bit comparator greater for signal <GND_29_o_temp[10]_LessThan_417_o> created at line 363
    Found 3-bit comparator greater for signal <GND_29_o_temp[18]_LessThan_418_o> created at line 363
    Found 3-bit comparator greater for signal <GND_29_o_temp[26]_LessThan_419_o> created at line 363
    Found 3-bit comparator greater for signal <GND_29_o_temp[34]_LessThan_420_o> created at line 363
    Found 3-bit comparator greater for signal <GND_29_o_temp[42]_LessThan_421_o> created at line 363
    Found 3-bit comparator greater for signal <GND_29_o_temp[50]_LessThan_422_o> created at line 363
    Found 3-bit comparator greater for signal <GND_29_o_temp[58]_LessThan_423_o> created at line 363
    Found 30-bit comparator greater for signal <tim[29]_GND_29_o_LessThan_510_o> created at line 438
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 238 D-type flip-flop(s).
	inferred  18 Comparator(s).
	inferred 300 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <swled> synthesized.

Synthesizing Unit <encrypter>.
    Related source file is "/home/nikhilsamrat/fpgalink/encrypter.vhdl".
    Found 6-bit register for signal <N1>.
    Found 4-bit register for signal <T>.
    Found 32-bit register for signal <X>.
    Found 32-bit register for signal <C>.
    Found 1-bit register for signal <done>.
    Found 4-bit adder for signal <T[3]_GND_30_o_add_8_OUT> created at line 72.
    Found 6-bit adder for signal <N1[5]_GND_30_o_add_13_OUT> created at line 78.
    Found 5-bit subtractor for signal <GND_30_o_GND_30_o_sub_6_OUT<4:0>> created at line 70.
    Found 6-bit comparator greater for signal <N1[5]_GND_30_o_LessThan_1_o> created at line 59
    Found 6-bit comparator greater for signal <N1[5]_PWR_20_o_LessThan_5_o> created at line 69
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <encrypter> synthesized.

Synthesizing Unit <decrypter>.
    Related source file is "/home/nikhilsamrat/fpgalink/decrypter.vhdl".
    Found 6-bit register for signal <N1>.
    Found 4-bit register for signal <T>.
    Found 32-bit register for signal <X>.
    Found 32-bit register for signal <P>.
    Found 1-bit register for signal <done>.
    Found 4-bit adder for signal <T[3]_PWR_22_o_add_9_OUT> created at line 72.
    Found 6-bit adder for signal <N1[5]_GND_33_o_add_14_OUT> created at line 78.
    Found 5-bit subtractor for signal <GND_33_o_GND_33_o_sub_7_OUT<4:0>> created at line 70.
    Found 6-bit comparator greater for signal <N1[5]_GND_33_o_LessThan_1_o> created at line 58
    Found 6-bit comparator greater for signal <N1[5]_PWR_22_o_LessThan_6_o> created at line 69
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <decrypter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 30
 17-bit subtractor                                     : 1
 20-bit adder                                          : 4
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 3
 4-bit adder                                           : 3
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 5
# Registers                                            : 58
 1-bit register                                        : 25
 17-bit register                                       : 1
 20-bit register                                       : 4
 3-bit register                                        : 2
 30-bit register                                       : 2
 32-bit register                                       : 9
 4-bit register                                        : 2
 5-bit register                                        : 2
 6-bit register                                        : 2
 64-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 6
 9-bit register                                        : 1
# Comparators                                          : 22
 3-bit comparator greater                              : 8
 30-bit comparator greater                             : 5
 5-bit comparator greater                              : 4
 6-bit comparator greater                              : 5
# Multiplexers                                         : 352
 1-bit 2-to-1 multiplexer                              : 285
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 64-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 4
 17-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 16
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 17
 64-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 7
# Tristates                                            : 13
 1-bit tristate buffer                                 : 13
# FSMs                                                 : 4
# Xors                                                 : 10
 1-bit xor2                                            : 8
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo.ngc>.
Loading core <fifo> for timing and area information for instance <i_fifo>.

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <decrypter>.
The following registers are absorbed into counter <N1>: 1 register on signal <N1>.
Unit <decrypter> synthesized (advanced).

Synthesizing (advanced) Unit <encrypter>.
The following registers are absorbed into counter <N1>: 1 register on signal <N1>.
The following registers are absorbed into counter <T>: 1 register on signal <T>.
Unit <encrypter> synthesized (advanced).

Synthesizing (advanced) Unit <swled>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <swled> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <bitcntr>: 1 register on signal <bitcntr>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <bitcntr>: 1 register on signal <bitcntr>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 17-bit subtractor                                     : 1
 20-bit adder                                          : 4
 3-bit subtractor                                      : 2
 30-bit adder                                          : 2
 32-bit adder                                          : 3
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 3
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
# Counters                                             : 10
 20-bit up counter                                     : 4
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 523
 Flip-Flops                                            : 523
# Comparators                                          : 22
 3-bit comparator greater                              : 8
 30-bit comparator greater                             : 5
 5-bit comparator greater                              : 4
 6-bit comparator greater                              : 5
# Multiplexers                                         : 349
 1-bit 2-to-1 multiplexer                              : 285
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 64-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 4
 17-bit 2-to-1 multiplexer                             : 3
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 16
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 17
 64-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 4
# Xors                                                 : 10
 1-bit xor2                                            : 8
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_uart/i_tx/FSM_1> on signal <tx_Cstate[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_uart/i_rx/FSM_0> on signal <rx_Cstate[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <swled_app/FSM_3> on signal <Z[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_2> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_reset                | 0000
 s_idle                 | 0001
 s_get_count0           | 0010
 s_get_count1           | 0011
 s_begin_write          | 0100
 s_write                | 0101
 s_end_write_aligned    | 0110
 s_end_write_nonaligned | 0111
 s_read                 | 1000
------------------------------------
WARNING:Xst:2677 - Node <temp_0> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_7> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_8> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_15> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_16> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_23> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_24> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_31> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_32> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_39> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_40> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_47> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_48> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_55> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_56> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_63> of sequential type is unconnected in block <swled>.
INFO:Xst:2261 - The FF/Latch <temp2_14> in Unit <swled> is equivalent to the following 8 FFs/Latches, which will be removed : <temp2_15> <temp2_17> <temp2_18> <temp2_19> <temp2_21> <temp2_23> <temp2_27> <temp2_30> 
INFO:Xst:2261 - The FF/Latch <temp2_8> in Unit <swled> is equivalent to the following 14 FFs/Latches, which will be removed : <temp2_9> <temp2_10> <temp2_11> <temp2_12> <temp2_13> <temp2_16> <temp2_20> <temp2_22> <temp2_24> <temp2_25> <temp2_26> <temp2_28> <temp2_29> <temp2_31> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    tickcntr_31 in unit <uart_rx>
    sample_counter_31 in unit <baudrate_gen>
    tickcntr_31 in unit <uart_tx>


Optimizing unit <top_level> ...

Optimizing unit <uart> ...

Optimizing unit <uart_tx> ...

Optimizing unit <baudrate_gen> ...

Optimizing unit <uart_rx> ...

Optimizing unit <swled> ...

Optimizing unit <encrypter> ...

Optimizing unit <decrypter> ...

Optimizing unit <debouncer> ...
WARNING:Xst:2677 - Node <i_uart/Bfull> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_uart/Bwr_en> of sequential type is unconnected in block <top_level>.
WARNING:Xst:1293 - FF/Latch <swled_app/tim_29> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <swled_app/tim_28> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <swled_app/sleep_29> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <swled_app/sleep_28> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <swled_app/sleep_27> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <swled_app/sleep_26> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_21> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <swled_app/encrypt/X_17> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_30> in Unit <top_level> is equivalent to the following 2 FFs/Latches, which will be removed : <swled_app/encrypt/X_18> <swled_app/encrypt/X_14> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_26> in Unit <top_level> is equivalent to the following 2 FFs/Latches, which will be removed : <swled_app/encrypt/X_22> <swled_app/encrypt/X_10> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_31> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <swled_app/encrypt/X_11> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_27> in Unit <top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <swled_app/encrypt/X_23> <swled_app/encrypt/X_19> <swled_app/encrypt/X_15> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_28> in Unit <top_level> is equivalent to the following 5 FFs/Latches, which will be removed : <swled_app/encrypt/X_24> <swled_app/encrypt/X_20> <swled_app/encrypt/X_16> <swled_app/encrypt/X_12> <swled_app/encrypt/X_8> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_29> in Unit <top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <swled_app/encrypt/X_25> <swled_app/encrypt/X_13> <swled_app/encrypt/X_9> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_21> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <swled_app/encrypt/C_17> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_30> in Unit <top_level> is equivalent to the following 2 FFs/Latches, which will be removed : <swled_app/encrypt/C_18> <swled_app/encrypt/C_14> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_26> in Unit <top_level> is equivalent to the following 2 FFs/Latches, which will be removed : <swled_app/encrypt/C_22> <swled_app/encrypt/C_10> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_31> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <swled_app/encrypt/C_11> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_27> in Unit <top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <swled_app/encrypt/C_23> <swled_app/encrypt/C_19> <swled_app/encrypt/C_15> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_28> in Unit <top_level> is equivalent to the following 5 FFs/Latches, which will be removed : <swled_app/encrypt/C_24> <swled_app/encrypt/C_20> <swled_app/encrypt/C_16> <swled_app/encrypt/C_12> <swled_app/encrypt/C_8> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_29> in Unit <top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <swled_app/encrypt/C_25> <swled_app/encrypt/C_13> <swled_app/encrypt/C_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 5.
WARNING:Xst:1426 - The value init of the FF/Latch i_uart/i_tx/tickcntr_31_LD hinder the constant cleaning in the block top_level.
   You should achieve better results by setting this init to 0.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <i_uart/i_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_uart/i_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <i_uart/i_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_uart/i_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
FlipFlop comm_fpga_fx2/state_FSM_FFd4 has been replicated 1 time(s)
FlipFlop swled_app/X_0 has been replicated 2 time(s)
FlipFlop swled_app/X_1 has been replicated 2 time(s)
FlipFlop swled_app/X_2 has been replicated 2 time(s)
FlipFlop swled_app/X_3 has been replicated 2 time(s)
FlipFlop swled_app/X_4 has been replicated 3 time(s)
FlipFlop swled_app/Y_1 has been replicated 1 time(s)
FlipFlop swled_app/Y_3 has been replicated 1 time(s)
FlipFlop swled_app/Y_4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 583
 Flip-Flops                                            : 583

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1984
#      GND                         : 3
#      INV                         : 36
#      LUT1                        : 325
#      LUT2                        : 64
#      LUT3                        : 58
#      LUT4                        : 234
#      LUT5                        : 193
#      LUT6                        : 318
#      MUXCY                       : 381
#      MUXF7                       : 14
#      VCC                         : 2
#      XORCY                       : 356
# FlipFlops/Latches                : 639
#      FD                          : 91
#      FDC                         : 102
#      FDCE                        : 22
#      FDE                         : 215
#      FDP                         : 1
#      FDR                         : 92
#      FDRE                        : 103
#      FDSE                        : 12
#      LD                          : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 39
#      IBUF                        : 16
#      IOBUF                       : 8
#      OBUF                        : 9
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             639  out of  54576     1%  
 Number of Slice LUTs:                 1228  out of  27288     4%  
    Number used as Logic:              1228  out of  27288     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1328
   Number with an unused Flip Flop:     689  out of   1328    51%  
   Number with an unused LUT:           100  out of   1328     7%  
   Number of fully used LUT-FF pairs:   539  out of   1328    40%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    218    18%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 446   |
sys_clk                            | BUFGP                  | 193   |
reset                              | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.779ns (Maximum Frequency: 147.514MHz)
   Minimum input arrival time before clock: 7.939ns
   Maximum output required time after clock: 6.970ns
   Maximum combinational path delay: 7.102ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 6.779ns (frequency: 147.514MHz)
  Total number of paths / destination ports: 29814 / 836
-------------------------------------------------------------------------
Delay:               6.779ns (Levels of Logic = 5)
  Source:            swled_app/X_3 (FF)
  Destination:       swled_app/X_3 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: swled_app/X_3 to swled_app/X_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              95   0.447   1.845  swled_app/X_3 (swled_app/X_3)
     LUT5:I4->O           14   0.205   1.186  swled_app/PWR_19_o_X[4]_equal_459_o<4>1 (swled_app/PWR_19_o_X[4]_equal_459_o)
     LUT3:I0->O            1   0.205   0.580  swled_app/_n1845_inv11 (swled_app/_n1845_inv1)
     LUT6:I5->O            5   0.205   0.943  swled_app/_n1845_inv2 (swled_app/_n1845_inv2)
     LUT6:I3->O            3   0.205   0.651  swled_app/X_3_dpot (swled_app/X_3_dpot)
     LUT4:I3->O            1   0.205   0.000  swled_app/X_3_rstpot (swled_app/X_3_rstpot)
     FD:D                      0.102          swled_app/X_3
    ----------------------------------------
    Total                      6.779ns (1.574ns logic, 5.205ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 5.472ns (frequency: 182.751MHz)
  Total number of paths / destination ports: 9128 / 301
-------------------------------------------------------------------------
Delay:               5.472ns (Levels of Logic = 4)
  Source:            i_uart/i_rx/tickcntr_2 (FF)
  Destination:       i_uart/i_rx/tickcntr_30 (FF)
  Source Clock:      sys_clk rising
  Destination Clock: sys_clk rising

  Data Path: i_uart/i_rx/tickcntr_2 to i_uart/i_rx/tickcntr_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  i_uart/i_rx/tickcntr_2 (i_uart/i_rx/tickcntr_2)
     LUT6:I0->O            1   0.203   0.924  i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o<31>11_SW0 (N250)
     LUT6:I1->O            7   0.203   0.774  i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o<31>16 (i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o<31>1)
     LUT4:I3->O           32   0.205   1.396  i_uart/i_rx/Mmux_tickcntr_N1111 (i_uart/i_rx/Mmux_tickcntr_N111)
     LUT5:I3->O            1   0.203   0.000  i_uart/i_rx/Mmux_tickcntr_N91 (i_uart/i_rx/tickcntr_N<17>)
     FDC:D                     0.102          i_uart/i_rx/tickcntr_17
    ----------------------------------------
    Total                      5.472ns (1.363ns logic, 4.109ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 1081 / 423
-------------------------------------------------------------------------
Offset:              7.939ns (Levels of Logic = 8)
  Source:            fx2GotData_in (PAD)
  Destination:       swled_app/X_3 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to swled_app/X_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.599  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT6:I0->O           19   0.203   1.072  comm_fpga_fx2/Mmux_h2fValid_out11 (h2fValid)
     LUT6:I5->O            4   0.205   0.684  swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT1011 (swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101)
     LUT5:I4->O            1   0.205   0.000  swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81_G (N299)
     MUXF7:I1->O           2   0.140   0.616  swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81 (swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT8)
     MUXF7:S->O            1   0.148   0.684  swled_app/_n1845_inv6_rstpot_SW7 (N182)
     LUT6:I4->O            3   0.203   0.651  swled_app/X_3_dpot (swled_app/X_3_dpot)
     LUT4:I3->O            1   0.205   0.000  swled_app/X_3_rstpot (swled_app/X_3_rstpot)
     FD:D                      0.102          swled_app/X_3
    ----------------------------------------
    Total                      7.939ns (2.633ns logic, 5.306ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 233 / 233
-------------------------------------------------------------------------
Offset:              4.714ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       i_uart/din_7 (FF)
  Destination Clock: sys_clk rising

  Data Path: reset to i_uart/din_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           231   1.222   2.166  reset_IBUF (reset_IBUF)
     LUT2:I0->O            8   0.203   0.802  i_uart/_n0018_inv1 (i_uart/_n0018_inv)
     FDE:CE                    0.322          i_uart/din_0
    ----------------------------------------
    Total                      4.714ns (1.747ns logic, 2.967ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 196 / 22
-------------------------------------------------------------------------
Offset:              6.970ns (Levels of Logic = 3)
  Source:            comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd4 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.447   1.670  comm_fpga_fx2/state_FSM_FFd4 (comm_fpga_fx2/state_FSM_FFd4)
     LUT6:I0->O           18   0.203   1.297  comm_fpga_fx2/driveBus_inv1 (comm_fpga_fx2/driveBus_inv)
     LUT4:I0->O            1   0.203   0.579  comm_fpga_fx2/Mmux_dataOut11 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      6.970ns (3.424ns logic, 3.546ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            i_uart/i_tx/bit_2tx (FF)
  Destination:       uart_tx (PAD)
  Source Clock:      sys_clk rising

  Data Path: i_uart/i_tx/bit_2tx to uart_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  i_uart/i_tx/bit_2tx (i_uart/i_tx/bit_2tx)
     OBUF:I->O                 2.571          uart_tx_OBUF (uart_tx)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 11
-------------------------------------------------------------------------
Delay:               7.102ns (Levels of Logic = 4)
  Source:            fx2GotRoom_in (PAD)
  Destination:       fx2Data_io<7> (PAD)

  Data Path: fx2GotRoom_in to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.028  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT6:I1->O           18   0.203   1.297  comm_fpga_fx2/driveBus_inv1 (comm_fpga_fx2/driveBus_inv)
     LUT4:I0->O            1   0.203   0.579  comm_fpga_fx2/Mmux_dataOut11 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      7.102ns (4.199ns logic, 2.903ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    6.779|         |         |         |
sys_clk        |    6.041|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    3.379|         |         |         |
reset          |         |    5.574|         |         |
sys_clk        |    5.472|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.50 secs
 
--> 


Total memory usage is 401484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :   24 (   0 filtered)

