module ram(

input clk, rst, wr,

input [7:0] din, addr,

output reg [7:0] dout

);

reg [7:0] mem [256];

integer i;

always @(posedge clk) begin

if(rst) begin

for(i = 0; i <256; i++) begin

mem[i] = 0;

end

end

else if(wr) begin

mem[addr] = din;

end


else begin

dout <= mem[addr];

end

end

endmodule
