#include "dolphin/os/OS.h"
#include "dolphin/os/OSContext.h"
#include "dolphin/os/OSInterrupt.h"
#include "dolphin/os/OSThread.h"
#include "dolphin/os/OSTime.h"

typedef u32 OSInterruptMask;

#define OS_INTERRUPTMASK(interrupt) (0x80000000u >> (interrupt))

#define OS_INTERRUPTMASK_MEM_0       OS_INTERRUPTMASK(0)
#define OS_INTERRUPTMASK_MEM_1       OS_INTERRUPTMASK(1)
#define OS_INTERRUPTMASK_MEM_2       OS_INTERRUPTMASK(2)
#define OS_INTERRUPTMASK_MEM_3       OS_INTERRUPTMASK(3)
#define OS_INTERRUPTMASK_MEM_ADDRESS OS_INTERRUPTMASK(4)
#define OS_INTERRUPTMASK_DSP_AI      OS_INTERRUPTMASK(5)
#define OS_INTERRUPTMASK_DSP_ARAM    OS_INTERRUPTMASK(6)
#define OS_INTERRUPTMASK_DSP_DSP     OS_INTERRUPTMASK(7)
#define OS_INTERRUPTMASK_AI_AI       OS_INTERRUPTMASK(8)
#define OS_INTERRUPTMASK_EXI_0_EXI   OS_INTERRUPTMASK(9)
#define OS_INTERRUPTMASK_EXI_0_TC    OS_INTERRUPTMASK(10)
#define OS_INTERRUPTMASK_EXI_0_EXT   OS_INTERRUPTMASK(11)
#define OS_INTERRUPTMASK_EXI_1_EXI   OS_INTERRUPTMASK(12)
#define OS_INTERRUPTMASK_EXI_1_TC    OS_INTERRUPTMASK(13)
#define OS_INTERRUPTMASK_EXI_1_EXT   OS_INTERRUPTMASK(14)
#define OS_INTERRUPTMASK_EXI_2_EXI   OS_INTERRUPTMASK(15)
#define OS_INTERRUPTMASK_EXI_2_TC    OS_INTERRUPTMASK(16)
#define OS_INTERRUPTMASK_PI_CP       OS_INTERRUPTMASK(17)
#define OS_INTERRUPTMASK_PI_PE_TOKEN OS_INTERRUPTMASK(18)
#define OS_INTERRUPTMASK_PI_PE_FINISH OS_INTERRUPTMASK(19)
#define OS_INTERRUPTMASK_PI_SI       OS_INTERRUPTMASK(20)
#define OS_INTERRUPTMASK_PI_DI       OS_INTERRUPTMASK(21)
#define OS_INTERRUPTMASK_PI_RSW      OS_INTERRUPTMASK(22)
#define OS_INTERRUPTMASK_PI_ERROR    OS_INTERRUPTMASK(23)
#define OS_INTERRUPTMASK_PI_VI       OS_INTERRUPTMASK(24)
#define OS_INTERRUPTMASK_PI_DEBUG    OS_INTERRUPTMASK(25)
#define OS_INTERRUPTMASK_PI_HSP      OS_INTERRUPTMASK(26)

#define OS_INTERRUPTMASK_MEM \
    (OS_INTERRUPTMASK_MEM_0 | OS_INTERRUPTMASK_MEM_1 | \
     OS_INTERRUPTMASK_MEM_2 | OS_INTERRUPTMASK_MEM_3 | \
     OS_INTERRUPTMASK_MEM_ADDRESS)
#define OS_INTERRUPTMASK_DSP \
    (OS_INTERRUPTMASK_DSP_AI | OS_INTERRUPTMASK_DSP_ARAM | \
     OS_INTERRUPTMASK_DSP_DSP)
#define OS_INTERRUPTMASK_PI_PE \
    (OS_INTERRUPTMASK_PI_PE_TOKEN | OS_INTERRUPTMASK_PI_PE_FINISH)
#define OS_INTERRUPTMASK_AI OS_INTERRUPTMASK_AI_AI
#define OS_INTERRUPTMASK_EXI \
    (OS_INTERRUPTMASK_EXI_0_EXI | OS_INTERRUPTMASK_EXI_0_TC | \
     OS_INTERRUPTMASK_EXI_0_EXT | OS_INTERRUPTMASK_EXI_1_EXI | \
     OS_INTERRUPTMASK_EXI_1_TC | OS_INTERRUPTMASK_EXI_1_EXT | \
     OS_INTERRUPTMASK_EXI_2_EXI | OS_INTERRUPTMASK_EXI_2_TC)
#define OS_INTERRUPTMASK_PI \
    (OS_INTERRUPTMASK_PI_CP | OS_INTERRUPTMASK_PI_PE_TOKEN | \
     OS_INTERRUPTMASK_PI_PE_FINISH | OS_INTERRUPTMASK_PI_SI | \
     OS_INTERRUPTMASK_PI_DI | OS_INTERRUPTMASK_PI_RSW | \
     OS_INTERRUPTMASK_PI_ERROR | OS_INTERRUPTMASK_PI_VI | \
     OS_INTERRUPTMASK_PI_DEBUG | OS_INTERRUPTMASK_PI_HSP)

#define __OS_INTERRUPT_MEM_0 0
#define __OS_INTERRUPT_MEM_1 1
#define __OS_INTERRUPT_MEM_2 2
#define __OS_INTERRUPT_MEM_3 3
#define __OS_INTERRUPT_MEM_ADDRESS 4
#define __OS_INTERRUPT_DSP_AI 5
#define __OS_INTERRUPT_DSP_ARAM 6
#define __OS_INTERRUPT_DSP_DSP 7
#define __OS_INTERRUPT_AI_AI 8
#define __OS_INTERRUPT_EXI_0_EXI 9
#define __OS_INTERRUPT_EXI_0_TC 10
#define __OS_INTERRUPT_EXI_0_EXT 11
#define __OS_INTERRUPT_EXI_1_EXI 12
#define __OS_INTERRUPT_EXI_1_TC 13
#define __OS_INTERRUPT_EXI_1_EXT 14
#define __OS_INTERRUPT_EXI_2_EXI 15
#define __OS_INTERRUPT_EXI_2_TC 16
#define __OS_INTERRUPT_PI_CP 17
#define __OS_INTERRUPT_PI_PE_TOKEN 18
#define __OS_INTERRUPT_PI_PE_FINISH 19
#define __OS_INTERRUPT_PI_SI 20
#define __OS_INTERRUPT_PI_DI 21
#define __OS_INTERRUPT_PI_RSW 22
#define __OS_INTERRUPT_PI_ERROR 23
#define __OS_INTERRUPT_PI_VI 24
#define __OS_INTERRUPT_PI_DEBUG 25
#define __OS_INTERRUPT_PI_HSP 26

volatile u32 __PIRegs[12] : 0xCC003000;
volatile u16 __MEMRegs[64] : 0xCC004000;
volatile u16 __DSPRegs[32] : 0xCC005000;
volatile u32 __AIRegs[4] : 0xCC006C00;
volatile u32 __EXIRegs[16] : 0xCC006800;

/*
 * InterruptPrioTable lives in .data at 0x803117E8, outside this unit's split:
 *   PI_ERROR, PI_DEBUG, MEM, PI_RSW, PI_VI, PI_PE, PI_HSP,
 *   DSP_ARAM | DSP_DSP | AI | EXI | PI_SI | PI_DI, DSP_AI, PI_CP, 0xFFFFFFFF
 */
/* RULE-EXCEPTION(user-approved): extern-named stand-in for the TU's own InterruptPrioTable — see docs/RULE_EXCEPTIONS.md */
extern OSInterruptMask lbl_803117E8[];
#define InterruptPrioTable lbl_803117E8

extern volatile __OSInterrupt __OSLastInterrupt;
extern volatile OSTime __OSLastInterruptTime;
extern volatile u32 __OSLastInterruptSrr0;
extern __OSInterruptHandler* InterruptHandlerTable_8047A710;
extern void* memset(void*, int, u32);
static void ExternalInterruptHandler(__OSException exception, OSContext* context);

/*
 * The SDK defines __OSGetInterruptHandler in this TU, so -inline auto expands
 * it into __OSDispatchInterrupt; the out-of-line copy is linked from
 * OSInterruptHandlers.c.
 */
/* RULE-EXCEPTION(user-approved): non-emitted inline copy of the real __OSGetInterruptHandler — see docs/RULE_EXCEPTIONS.md */
inline __OSInterruptHandler __OSGetInterruptHandler(__OSInterrupt interrupt)
{
    return InterruptHandlerTable_8047A710[interrupt];
}

void __OSInterruptInit(void)
{
    InterruptHandlerTable_8047A710 = (__OSInterruptHandler*)0x80003040;
    memset(InterruptHandlerTable_8047A710, 0,
           32 * sizeof(__OSInterruptHandler));
    *(OSInterruptMask*)0x800000C4 = 0;
    *(OSInterruptMask*)0x800000C8 = 0;
    __PIRegs[1] = 0xF0;
    __OSMaskInterrupts(OS_INTERRUPTMASK_MEM | OS_INTERRUPTMASK_DSP |
                       OS_INTERRUPTMASK_AI | OS_INTERRUPTMASK_EXI |
                       OS_INTERRUPTMASK_PI);
    __OSSetExceptionHandler(4, (__OSExceptionHandler)ExternalInterruptHandler);
}

static u32 SetInterruptMask(OSInterruptMask mask, OSInterruptMask current)
{
    u32 reg;

    switch (__cntlzw(mask)) {
    case __OS_INTERRUPT_MEM_0:
    case __OS_INTERRUPT_MEM_1:
    case __OS_INTERRUPT_MEM_2:
    case __OS_INTERRUPT_MEM_3:
    case __OS_INTERRUPT_MEM_ADDRESS:
        reg = 0;
        if (!(current & OS_INTERRUPTMASK_MEM_0)) reg |= 0x1;
        if (!(current & OS_INTERRUPTMASK_MEM_1)) reg |= 0x2;
        if (!(current & OS_INTERRUPTMASK_MEM_2)) reg |= 0x4;
        if (!(current & OS_INTERRUPTMASK_MEM_3)) reg |= 0x8;
        if (!(current & OS_INTERRUPTMASK_MEM_ADDRESS)) reg |= 0x10;
        __MEMRegs[14] = (u16)reg;
        mask &= ~OS_INTERRUPTMASK_MEM;
        break;
    case __OS_INTERRUPT_DSP_AI:
    case __OS_INTERRUPT_DSP_ARAM:
    case __OS_INTERRUPT_DSP_DSP:
        reg = __DSPRegs[5];
        reg &= ~0x1F8;
        if (!(current & OS_INTERRUPTMASK_DSP_AI)) reg |= 0x10;
        if (!(current & OS_INTERRUPTMASK_DSP_ARAM)) reg |= 0x40;
        if (!(current & OS_INTERRUPTMASK_DSP_DSP)) reg |= 0x100;
        __DSPRegs[5] = (u16)reg;
        mask &= ~OS_INTERRUPTMASK_DSP;
        break;
    case __OS_INTERRUPT_AI_AI:
        reg = __AIRegs[0];
        reg &= ~0x2C;
        if (!(current & OS_INTERRUPTMASK_AI_AI)) reg |= 0x4;
        __AIRegs[0] = reg;
        mask &= ~OS_INTERRUPTMASK_AI;
        break;
    case __OS_INTERRUPT_EXI_0_EXI:
    case __OS_INTERRUPT_EXI_0_TC:
    case __OS_INTERRUPT_EXI_0_EXT:
        reg = __EXIRegs[0];
        reg &= ~0x2C0F;
        if (!(current & OS_INTERRUPTMASK_EXI_0_EXI)) reg |= 0x1;
        if (!(current & OS_INTERRUPTMASK_EXI_0_TC)) reg |= 0x4;
        if (!(current & OS_INTERRUPTMASK_EXI_0_EXT)) reg |= 0x400;
        __EXIRegs[0] = reg;
        mask &= ~(OS_INTERRUPTMASK_EXI_0_EXI | OS_INTERRUPTMASK_EXI_0_TC |
                  OS_INTERRUPTMASK_EXI_0_EXT);
        break;
    case __OS_INTERRUPT_EXI_1_EXI:
    case __OS_INTERRUPT_EXI_1_TC:
    case __OS_INTERRUPT_EXI_1_EXT:
        reg = __EXIRegs[5];
        reg &= ~0xC0F;
        if (!(current & OS_INTERRUPTMASK_EXI_1_EXI)) reg |= 0x1;
        if (!(current & OS_INTERRUPTMASK_EXI_1_TC)) reg |= 0x4;
        if (!(current & OS_INTERRUPTMASK_EXI_1_EXT)) reg |= 0x400;
        __EXIRegs[5] = reg;
        mask &= ~(OS_INTERRUPTMASK_EXI_1_EXI | OS_INTERRUPTMASK_EXI_1_TC |
                  OS_INTERRUPTMASK_EXI_1_EXT);
        break;
    case __OS_INTERRUPT_EXI_2_EXI:
    case __OS_INTERRUPT_EXI_2_TC:
        reg = __EXIRegs[10];
        reg &= ~0xF;
        if (!(current & OS_INTERRUPTMASK_EXI_2_EXI)) reg |= 0x1;
        if (!(current & OS_INTERRUPTMASK_EXI_2_TC)) reg |= 0x4;
        __EXIRegs[10] = reg;
        mask &= ~(OS_INTERRUPTMASK_EXI_2_EXI | OS_INTERRUPTMASK_EXI_2_TC);
        break;
    case __OS_INTERRUPT_PI_CP:
    case __OS_INTERRUPT_PI_PE_TOKEN:
    case __OS_INTERRUPT_PI_PE_FINISH:
    case __OS_INTERRUPT_PI_SI:
    case __OS_INTERRUPT_PI_DI:
    case __OS_INTERRUPT_PI_RSW:
    case __OS_INTERRUPT_PI_ERROR:
    case __OS_INTERRUPT_PI_VI:
    case __OS_INTERRUPT_PI_DEBUG:
    case __OS_INTERRUPT_PI_HSP:
        reg = 0xF0;
        if (!(current & OS_INTERRUPTMASK_PI_CP)) reg |= 0x800;
        if (!(current & OS_INTERRUPTMASK_PI_SI)) reg |= 0x8;
        if (!(current & OS_INTERRUPTMASK_PI_DI)) reg |= 0x4;
        if (!(current & OS_INTERRUPTMASK_PI_RSW)) reg |= 0x2;
        if (!(current & OS_INTERRUPTMASK_PI_ERROR)) reg |= 0x1;
        if (!(current & OS_INTERRUPTMASK_PI_VI)) reg |= 0x100;
        if (!(current & OS_INTERRUPTMASK_PI_DEBUG)) reg |= 0x1000;
        if (!(current & OS_INTERRUPTMASK_PI_PE_TOKEN)) reg |= 0x200;
        if (!(current & OS_INTERRUPTMASK_PI_PE_FINISH)) reg |= 0x400;
        if (!(current & OS_INTERRUPTMASK_PI_HSP)) reg |= 0x2000;
        __PIRegs[1] = reg;
        mask &= ~OS_INTERRUPTMASK_PI;
        break;
    default:
        break;
    }
    return mask;
}

OSInterruptMask __OSMaskInterrupts(OSInterruptMask global)
{
    BOOL enabled;
    OSInterruptMask prev;
    OSInterruptMask local;
    OSInterruptMask mask;

    enabled = OSDisableInterrupts();
    prev = *(OSInterruptMask*)0x800000C4;
    local = *(OSInterruptMask*)0x800000C8;
    mask = ~(prev | local) & global;
    global |= prev;
    *(OSInterruptMask*)0x800000C4 = global;
    while (mask) mask = SetInterruptMask(mask, global | local);
    OSRestoreInterrupts(enabled);
    return prev;
}

OSInterruptMask __OSUnmaskInterrupts(OSInterruptMask global)
{
    BOOL enabled;
    OSInterruptMask prev;
    OSInterruptMask local;
    OSInterruptMask mask;

    enabled = OSDisableInterrupts();
    prev = *(OSInterruptMask*)0x800000C4;
    local = *(OSInterruptMask*)0x800000C8;
    mask = (prev | local) & global;
    global = prev & ~global;
    *(OSInterruptMask*)0x800000C4 = global;
    while (mask) mask = SetInterruptMask(mask, global | local);
    OSRestoreInterrupts(enabled);
    return prev;
}

void __OSDispatchInterrupt(__OSException exception, OSContext* context)
{
    u32 intsr;
    u32 reg;
    OSInterruptMask cause;
    OSInterruptMask unmasked;
    OSInterruptMask* prio;
    __OSInterrupt interrupt;
    __OSInterruptHandler handler;

    (void)exception;
    intsr = __PIRegs[0];
    intsr &= ~0x00010000;

    if (intsr == 0 || (intsr & __PIRegs[1]) == 0) {
        OSLoadContext(context);
    }

    cause = 0;

    if (intsr & 0x00000080) {
        reg = __MEMRegs[15];
        if (reg & 0x1) cause |= OS_INTERRUPTMASK_MEM_0;
        if (reg & 0x2) cause |= OS_INTERRUPTMASK_MEM_1;
        if (reg & 0x4) cause |= OS_INTERRUPTMASK_MEM_2;
        if (reg & 0x8) cause |= OS_INTERRUPTMASK_MEM_3;
        if (reg & 0x10) cause |= OS_INTERRUPTMASK_MEM_ADDRESS;
    }

    if (intsr & 0x00000040) {
        reg = __DSPRegs[5];
        if (reg & 0x8) cause |= OS_INTERRUPTMASK_DSP_AI;
        if (reg & 0x20) cause |= OS_INTERRUPTMASK_DSP_ARAM;
        if (reg & 0x80) cause |= OS_INTERRUPTMASK_DSP_DSP;
    }

    if (intsr & 0x00000020) {
        reg = __AIRegs[0];
        if (reg & 0x8) cause |= OS_INTERRUPTMASK_AI_AI;
    }

    if (intsr & 0x00000010) {
        reg = __EXIRegs[0];
        if (reg & 0x2) cause |= OS_INTERRUPTMASK_EXI_0_EXI;
        if (reg & 0x8) cause |= OS_INTERRUPTMASK_EXI_0_TC;
        if (reg & 0x800) cause |= OS_INTERRUPTMASK_EXI_0_EXT;
        reg = __EXIRegs[5];
        if (reg & 0x2) cause |= OS_INTERRUPTMASK_EXI_1_EXI;
        if (reg & 0x8) cause |= OS_INTERRUPTMASK_EXI_1_TC;
        if (reg & 0x800) cause |= OS_INTERRUPTMASK_EXI_1_EXT;
        reg = __EXIRegs[10];
        if (reg & 0x2) cause |= OS_INTERRUPTMASK_EXI_2_EXI;
        if (reg & 0x8) cause |= OS_INTERRUPTMASK_EXI_2_TC;
    }

    if (intsr & 0x00002000) cause |= OS_INTERRUPTMASK_PI_HSP;
    if (intsr & 0x00001000) cause |= OS_INTERRUPTMASK_PI_DEBUG;
    if (intsr & 0x00000400) cause |= OS_INTERRUPTMASK_PI_PE_FINISH;
    if (intsr & 0x00000200) cause |= OS_INTERRUPTMASK_PI_PE_TOKEN;
    if (intsr & 0x00000100) cause |= OS_INTERRUPTMASK_PI_VI;
    if (intsr & 0x00000008) cause |= OS_INTERRUPTMASK_PI_SI;
    if (intsr & 0x00000004) cause |= OS_INTERRUPTMASK_PI_DI;
    if (intsr & 0x00000002) cause |= OS_INTERRUPTMASK_PI_RSW;
    if (intsr & 0x00000800) cause |= OS_INTERRUPTMASK_PI_CP;
    if (intsr & 0x00000001) cause |= OS_INTERRUPTMASK_PI_ERROR;

    unmasked = cause & ~(*(OSInterruptMask*)0x800000C4 |
                         *(OSInterruptMask*)0x800000C8);
    if (unmasked) {
        for (prio = InterruptPrioTable;; ++prio) {
            if (unmasked & *prio) {
                interrupt = (__OSInterrupt)__cntlzw(unmasked & *prio);
                break;
            }
        }

        handler = __OSGetInterruptHandler(interrupt);
        if (handler) {
            if (__OS_INTERRUPT_MEM_ADDRESS < interrupt) {
                __OSLastInterrupt = interrupt;
                __OSLastInterruptTime = OSGetTime();
                __OSLastInterruptSrr0 = context->srr0;
            }
            OSDisableScheduler();
            handler(interrupt, context);
            OSEnableScheduler();
            __OSReschedule();
            OSLoadContext(context);
        }
    }

    OSLoadContext(context);
}

/* Hand-written Dolphin SDK asm; evidence: docs/asm_evidence/os_interrupt.md.
 * It saves the remaining GPRs and the GQRs into the context and tail-branches
 * to __OSDispatchInterrupt (a declared branch target). */
static asm void ExternalInterruptHandler(register __OSException exception,
                                         register OSContext* context) {
    nofralloc

    stw     r0, 0x0(context)
    stw     r1, 0x4(context)
    stw     r2, 0x8(context)
    stmw    r6, 0x18(context)
    mfspr   r0, GQR1
    stw     r0, 0x1A8(context)
    mfspr   r0, GQR2
    stw     r0, 0x1AC(context)
    mfspr   r0, GQR3
    stw     r0, 0x1B0(context)
    mfspr   r0, GQR4
    stw     r0, 0x1B4(context)
    mfspr   r0, GQR5
    stw     r0, 0x1B8(context)
    mfspr   r0, GQR6
    stw     r0, 0x1BC(context)
    mfspr   r0, GQR7
    stw     r0, 0x1C0(context)
    stwu    r1, -0x8(r1)
    b       __OSDispatchInterrupt
}
