var g_data = {"name":"./interface.sv","src":"// MICRON TECHNOLOGY, INC. - CONFIDENTIAL AND PROPRIETARY INFORMATION\ninterface DDR4_if #(parameter CONFIGURED_DQ_BITS = 8) ();\n    timeunit 1ps;\n    timeprecision 1ps;\n    import arch_package::*;\n    parameter CONFIGURED_DQS_BITS = (16 == CONFIGURED_DQ_BITS) ? 2 : 1;\n    parameter CONFIGURED_DM_BITS = (16 == CONFIGURED_DQ_BITS) ? 2 : 1;\n    logic[1:0] CK; // CK[0]==CK_c CK[1]==CK_t\n    logic ACT_n;\n    logic RAS_n_A16;\n    logic CAS_n_A15;\n    logic WE_n_A14;\n    logic ALERT_n;\n    logic PARITY;\n    logic RESET_n;\n    logic TEN;\n    logic CS_n;\n    logic CKE;\n    logic ODT;\n    logic[MAX_RANK_BITS-1:0] C;\n    logic[MAX_BANK_GROUP_BITS-1:0] BG;\n    logic[MAX_BANK_BITS-1:0] BA;\n    logic[13:0] ADDR;\n    logic ADDR_17;\n    wire[CONFIGURED_DM_BITS-1:0] DM_n;\n    wire[CONFIGURED_DQ_BITS-1:0] DQ;\n    wire[CONFIGURED_DQS_BITS-1:0] DQS_t;\n    wire[CONFIGURED_DQS_BITS-1:0] DQS_c;\n    logic ZQ;\n    logic PWR;\n    logic VREF_CA;\n    logic VREF_DQ;\nendinterface\n\n","lang":"verilog"};
processSrcData(g_data);