Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
        -verbose
Design : processor
Version: J-2014.09-SP4
Date   : Fri Mar 11 21:13:01 2016
****************************************


Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)


Operating Conditions: tt1p05vn40c   Library: saed32lvt_tt1p05vn40c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
processor              70000             saed32lvt_tt1p05vn40c
regfile                8000              saed32lvt_tt1p05vn40c
ram                    70000             saed32lvt_tt1p05vn40c


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
processor                               162.226 8.65e+03 3.79e+10 4.68e+04 100.0
  ramx (ram)                             50.428 6.75e+03 2.94e+10 3.62e+04  77.4
  regfilex (regfile)                     22.192  828.432 2.70e+09 3.55e+03   7.6
1
