// Seed: 2146683909
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input tri1 id_5
);
  wire id_7, id_8, id_9;
  wire id_10;
  initial begin : LABEL_0
    id_4 = 1'h0;
  end
  wire id_11, id_12 = id_10;
  wire id_13, id_14;
  wire id_15, id_16;
endmodule
macromodule module_1 (
    input wor id_0,
    input tri id_1
    , id_16,
    input wor id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    output uwire id_6,
    output wire void id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10,
    output wor id_11,
    output uwire id_12,
    input wor id_13,
    input uwire id_14
    , id_17
);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_12,
      id_4,
      id_5
  );
  wire id_18, id_19;
  and primCall (id_4, id_14, id_13, id_9, id_17, id_1, id_2, id_10, id_16, id_8, id_0, id_3);
endmodule
