$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module fa_tb $end
  $var wire 1 & A $end
  $var wire 1 ' B $end
  $var wire 1 ( CI $end
  $var wire 1 # S $end
  $var wire 1 $ CO $end
  $scope module fag $end
   $var wire 1 & A $end
   $var wire 1 ' B $end
   $var wire 1 ( CI $end
   $var wire 1 # S $end
   $var wire 1 $ CO $end
   $var wire 1 % T $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
#5
1#
1%
1&
#10
0&
1'
#15
0#
1$
0%
1&
#20
1#
0$
0&
0'
1(
#25
0#
1$
1%
1&
#30
0&
1'
#35
1#
0%
1&
#40
