$comment
	File created using the following command:
		vcd file Aula8.msim.vcd -direction
$end
$date
	Sat Sep 24 10:45:34 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula8_vhd_vec_tst $end
$var wire 1 ! ADD_OUT [7] $end
$var wire 1 " ADD_OUT [6] $end
$var wire 1 # ADD_OUT [5] $end
$var wire 1 $ ADD_OUT [4] $end
$var wire 1 % ADD_OUT [3] $end
$var wire 1 & ADD_OUT [2] $end
$var wire 1 ' ADD_OUT [1] $end
$var wire 1 ( ADD_OUT [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * EQUAL_FLAG $end
$var wire 1 + HabilitaRAM $end
$var wire 1 , HEX0 [6] $end
$var wire 1 - HEX0 [5] $end
$var wire 1 . HEX0 [4] $end
$var wire 1 / HEX0 [3] $end
$var wire 1 0 HEX0 [2] $end
$var wire 1 1 HEX0 [1] $end
$var wire 1 2 HEX0 [0] $end
$var wire 1 3 HEX1 [6] $end
$var wire 1 4 HEX1 [5] $end
$var wire 1 5 HEX1 [4] $end
$var wire 1 6 HEX1 [3] $end
$var wire 1 7 HEX1 [2] $end
$var wire 1 8 HEX1 [1] $end
$var wire 1 9 HEX1 [0] $end
$var wire 1 : HEX2 [6] $end
$var wire 1 ; HEX2 [5] $end
$var wire 1 < HEX2 [4] $end
$var wire 1 = HEX2 [3] $end
$var wire 1 > HEX2 [2] $end
$var wire 1 ? HEX2 [1] $end
$var wire 1 @ HEX2 [0] $end
$var wire 1 A HEX3 [6] $end
$var wire 1 B HEX3 [5] $end
$var wire 1 C HEX3 [4] $end
$var wire 1 D HEX3 [3] $end
$var wire 1 E HEX3 [2] $end
$var wire 1 F HEX3 [1] $end
$var wire 1 G HEX3 [0] $end
$var wire 1 H HEX4 [6] $end
$var wire 1 I HEX4 [5] $end
$var wire 1 J HEX4 [4] $end
$var wire 1 K HEX4 [3] $end
$var wire 1 L HEX4 [2] $end
$var wire 1 M HEX4 [1] $end
$var wire 1 N HEX4 [0] $end
$var wire 1 O HEX5 [6] $end
$var wire 1 P HEX5 [5] $end
$var wire 1 Q HEX5 [4] $end
$var wire 1 R HEX5 [3] $end
$var wire 1 S HEX5 [2] $end
$var wire 1 T HEX5 [1] $end
$var wire 1 U HEX5 [0] $end
$var wire 1 V KEY [3] $end
$var wire 1 W KEY [2] $end
$var wire 1 X KEY [1] $end
$var wire 1 Y KEY [0] $end
$var wire 1 Z LEDR [9] $end
$var wire 1 [ LEDR [8] $end
$var wire 1 \ LEDR [7] $end
$var wire 1 ] LEDR [6] $end
$var wire 1 ^ LEDR [5] $end
$var wire 1 _ LEDR [4] $end
$var wire 1 ` LEDR [3] $end
$var wire 1 a LEDR [2] $end
$var wire 1 b LEDR [1] $end
$var wire 1 c LEDR [0] $end
$var wire 1 d MEM_ADDRESS [8] $end
$var wire 1 e MEM_ADDRESS [7] $end
$var wire 1 f MEM_ADDRESS [6] $end
$var wire 1 g MEM_ADDRESS [5] $end
$var wire 1 h MEM_ADDRESS [4] $end
$var wire 1 i MEM_ADDRESS [3] $end
$var wire 1 j MEM_ADDRESS [2] $end
$var wire 1 k MEM_ADDRESS [1] $end
$var wire 1 l MEM_ADDRESS [0] $end
$var wire 1 m Palavra [11] $end
$var wire 1 n Palavra [10] $end
$var wire 1 o Palavra [9] $end
$var wire 1 p Palavra [8] $end
$var wire 1 q Palavra [7] $end
$var wire 1 r Palavra [6] $end
$var wire 1 s Palavra [5] $end
$var wire 1 t Palavra [4] $end
$var wire 1 u Palavra [3] $end
$var wire 1 v Palavra [2] $end
$var wire 1 w Palavra [1] $end
$var wire 1 x Palavra [0] $end
$var wire 1 y PC_OUT [8] $end
$var wire 1 z PC_OUT [7] $end
$var wire 1 { PC_OUT [6] $end
$var wire 1 | PC_OUT [5] $end
$var wire 1 } PC_OUT [4] $end
$var wire 1 ~ PC_OUT [3] $end
$var wire 1 !! PC_OUT [2] $end
$var wire 1 "! PC_OUT [1] $end
$var wire 1 #! PC_OUT [0] $end
$var wire 1 $! REGA_OUT [7] $end
$var wire 1 %! REGA_OUT [6] $end
$var wire 1 &! REGA_OUT [5] $end
$var wire 1 '! REGA_OUT [4] $end
$var wire 1 (! REGA_OUT [3] $end
$var wire 1 )! REGA_OUT [2] $end
$var wire 1 *! REGA_OUT [1] $end
$var wire 1 +! REGA_OUT [0] $end

$scope module i1 $end
$var wire 1 ,! gnd $end
$var wire 1 -! vcc $end
$var wire 1 .! unknown $end
$var wire 1 /! devoe $end
$var wire 1 0! devclrn $end
$var wire 1 1! devpor $end
$var wire 1 2! ww_devoe $end
$var wire 1 3! ww_devclrn $end
$var wire 1 4! ww_devpor $end
$var wire 1 5! ww_CLOCK_50 $end
$var wire 1 6! ww_KEY [3] $end
$var wire 1 7! ww_KEY [2] $end
$var wire 1 8! ww_KEY [1] $end
$var wire 1 9! ww_KEY [0] $end
$var wire 1 :! ww_PC_OUT [8] $end
$var wire 1 ;! ww_PC_OUT [7] $end
$var wire 1 <! ww_PC_OUT [6] $end
$var wire 1 =! ww_PC_OUT [5] $end
$var wire 1 >! ww_PC_OUT [4] $end
$var wire 1 ?! ww_PC_OUT [3] $end
$var wire 1 @! ww_PC_OUT [2] $end
$var wire 1 A! ww_PC_OUT [1] $end
$var wire 1 B! ww_PC_OUT [0] $end
$var wire 1 C! ww_LEDR [9] $end
$var wire 1 D! ww_LEDR [8] $end
$var wire 1 E! ww_LEDR [7] $end
$var wire 1 F! ww_LEDR [6] $end
$var wire 1 G! ww_LEDR [5] $end
$var wire 1 H! ww_LEDR [4] $end
$var wire 1 I! ww_LEDR [3] $end
$var wire 1 J! ww_LEDR [2] $end
$var wire 1 K! ww_LEDR [1] $end
$var wire 1 L! ww_LEDR [0] $end
$var wire 1 M! ww_REGA_OUT [7] $end
$var wire 1 N! ww_REGA_OUT [6] $end
$var wire 1 O! ww_REGA_OUT [5] $end
$var wire 1 P! ww_REGA_OUT [4] $end
$var wire 1 Q! ww_REGA_OUT [3] $end
$var wire 1 R! ww_REGA_OUT [2] $end
$var wire 1 S! ww_REGA_OUT [1] $end
$var wire 1 T! ww_REGA_OUT [0] $end
$var wire 1 U! ww_Palavra [11] $end
$var wire 1 V! ww_Palavra [10] $end
$var wire 1 W! ww_Palavra [9] $end
$var wire 1 X! ww_Palavra [8] $end
$var wire 1 Y! ww_Palavra [7] $end
$var wire 1 Z! ww_Palavra [6] $end
$var wire 1 [! ww_Palavra [5] $end
$var wire 1 \! ww_Palavra [4] $end
$var wire 1 ]! ww_Palavra [3] $end
$var wire 1 ^! ww_Palavra [2] $end
$var wire 1 _! ww_Palavra [1] $end
$var wire 1 `! ww_Palavra [0] $end
$var wire 1 a! ww_EQUAL_FLAG $end
$var wire 1 b! ww_HabilitaRAM $end
$var wire 1 c! ww_MEM_ADDRESS [8] $end
$var wire 1 d! ww_MEM_ADDRESS [7] $end
$var wire 1 e! ww_MEM_ADDRESS [6] $end
$var wire 1 f! ww_MEM_ADDRESS [5] $end
$var wire 1 g! ww_MEM_ADDRESS [4] $end
$var wire 1 h! ww_MEM_ADDRESS [3] $end
$var wire 1 i! ww_MEM_ADDRESS [2] $end
$var wire 1 j! ww_MEM_ADDRESS [1] $end
$var wire 1 k! ww_MEM_ADDRESS [0] $end
$var wire 1 l! ww_ADD_OUT [7] $end
$var wire 1 m! ww_ADD_OUT [6] $end
$var wire 1 n! ww_ADD_OUT [5] $end
$var wire 1 o! ww_ADD_OUT [4] $end
$var wire 1 p! ww_ADD_OUT [3] $end
$var wire 1 q! ww_ADD_OUT [2] $end
$var wire 1 r! ww_ADD_OUT [1] $end
$var wire 1 s! ww_ADD_OUT [0] $end
$var wire 1 t! ww_HEX0 [6] $end
$var wire 1 u! ww_HEX0 [5] $end
$var wire 1 v! ww_HEX0 [4] $end
$var wire 1 w! ww_HEX0 [3] $end
$var wire 1 x! ww_HEX0 [2] $end
$var wire 1 y! ww_HEX0 [1] $end
$var wire 1 z! ww_HEX0 [0] $end
$var wire 1 {! ww_HEX1 [6] $end
$var wire 1 |! ww_HEX1 [5] $end
$var wire 1 }! ww_HEX1 [4] $end
$var wire 1 ~! ww_HEX1 [3] $end
$var wire 1 !" ww_HEX1 [2] $end
$var wire 1 "" ww_HEX1 [1] $end
$var wire 1 #" ww_HEX1 [0] $end
$var wire 1 $" ww_HEX2 [6] $end
$var wire 1 %" ww_HEX2 [5] $end
$var wire 1 &" ww_HEX2 [4] $end
$var wire 1 '" ww_HEX2 [3] $end
$var wire 1 (" ww_HEX2 [2] $end
$var wire 1 )" ww_HEX2 [1] $end
$var wire 1 *" ww_HEX2 [0] $end
$var wire 1 +" ww_HEX3 [6] $end
$var wire 1 ," ww_HEX3 [5] $end
$var wire 1 -" ww_HEX3 [4] $end
$var wire 1 ." ww_HEX3 [3] $end
$var wire 1 /" ww_HEX3 [2] $end
$var wire 1 0" ww_HEX3 [1] $end
$var wire 1 1" ww_HEX3 [0] $end
$var wire 1 2" ww_HEX4 [6] $end
$var wire 1 3" ww_HEX4 [5] $end
$var wire 1 4" ww_HEX4 [4] $end
$var wire 1 5" ww_HEX4 [3] $end
$var wire 1 6" ww_HEX4 [2] $end
$var wire 1 7" ww_HEX4 [1] $end
$var wire 1 8" ww_HEX4 [0] $end
$var wire 1 9" ww_HEX5 [6] $end
$var wire 1 :" ww_HEX5 [5] $end
$var wire 1 ;" ww_HEX5 [4] $end
$var wire 1 <" ww_HEX5 [3] $end
$var wire 1 =" ww_HEX5 [2] $end
$var wire 1 >" ww_HEX5 [1] $end
$var wire 1 ?" ww_HEX5 [0] $end
$var wire 1 @" \CLOCK_50~input_o\ $end
$var wire 1 A" \KEY[1]~input_o\ $end
$var wire 1 B" \KEY[2]~input_o\ $end
$var wire 1 C" \KEY[3]~input_o\ $end
$var wire 1 D" \KEY[0]~input_o\ $end
$var wire 1 E" \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 F" \processador|incrementaPC|Add0~1_sumout\ $end
$var wire 1 G" \processador|decoderInstru1|saida~0_combout\ $end
$var wire 1 H" \processador|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 I" \processador|decoderInstru1|Equal10~0_combout\ $end
$var wire 1 J" \processador|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 K" \ROM1|memROM~1_combout\ $end
$var wire 1 L" \ROM1|memROM~1_wirecell_combout\ $end
$var wire 1 M" \processador|incrementaPC|Add0~2\ $end
$var wire 1 N" \processador|incrementaPC|Add0~6\ $end
$var wire 1 O" \processador|incrementaPC|Add0~9_sumout\ $end
$var wire 1 P" \processador|incrementaPC|Add0~10\ $end
$var wire 1 Q" \processador|incrementaPC|Add0~13_sumout\ $end
$var wire 1 R" \~GND~combout\ $end
$var wire 1 S" \ROM1|memROM~2_combout\ $end
$var wire 1 T" \processador|incrementaPC|Add0~5_sumout\ $end
$var wire 1 U" \processador|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 V" \ROM1|memROM~0_combout\ $end
$var wire 1 W" \processador|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 X" \processador|decoderInstru1|Equal10~1_combout\ $end
$var wire 1 Y" \RAM1|dado_out~16_combout\ $end
$var wire 1 Z" \processador|decoderInstru1|saida~2_combout\ $end
$var wire 1 [" \RAM1|dado_out[0]~8_combout\ $end
$var wire 1 \" \processador|ULA1|Add1~34_cout\ $end
$var wire 1 ]" \processador|ULA1|Add1~1_sumout\ $end
$var wire 1 ^" \processador|ULA1|saida[0]~0_combout\ $end
$var wire 1 _" \processador|decoderInstru1|saida[5]~1_combout\ $end
$var wire 1 `" \processador|ULA1|Add0~1_sumout\ $end
$var wire 1 a" \processador|REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 b" \RAM1|ram~543_combout\ $end
$var wire 1 c" \RAM1|ram~15_q\ $end
$var wire 1 d" \RAM1|ram~527_combout\ $end
$var wire 1 e" \RAM1|ram~528_combout\ $end
$var wire 1 f" \RAM1|dado_out[1]~9_combout\ $end
$var wire 1 g" \processador|ULA1|Add1~2\ $end
$var wire 1 h" \processador|ULA1|Add1~5_sumout\ $end
$var wire 1 i" \processador|ULA1|saida[1]~1_combout\ $end
$var wire 1 j" \processador|ULA1|Add0~2\ $end
$var wire 1 k" \processador|ULA1|Add0~5_sumout\ $end
$var wire 1 l" \processador|REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 m" \RAM1|ram~16_q\ $end
$var wire 1 n" \RAM1|ram~529_combout\ $end
$var wire 1 o" \RAM1|ram~530_combout\ $end
$var wire 1 p" \RAM1|dado_out[2]~10_combout\ $end
$var wire 1 q" \processador|ULA1|Add0~6\ $end
$var wire 1 r" \processador|ULA1|Add0~9_sumout\ $end
$var wire 1 s" \processador|ULA1|Add1~6\ $end
$var wire 1 t" \processador|ULA1|Add1~9_sumout\ $end
$var wire 1 u" \processador|ULA1|saida[2]~2_combout\ $end
$var wire 1 v" \RAM1|ram~17_q\ $end
$var wire 1 w" \RAM1|ram~531_combout\ $end
$var wire 1 x" \RAM1|ram~532_combout\ $end
$var wire 1 y" \RAM1|dado_out[3]~11_combout\ $end
$var wire 1 z" \processador|ULA1|Add0~10\ $end
$var wire 1 {" \processador|ULA1|Add0~13_sumout\ $end
$var wire 1 |" \processador|decoderInstru1|Equal10~2_combout\ $end
$var wire 1 }" \processador|decoderInstru1|Equal10~3_combout\ $end
$var wire 1 ~" \processador|ULA1|Add1~10\ $end
$var wire 1 !# \processador|ULA1|Add1~13_sumout\ $end
$var wire 1 "# \processador|ULA1|saida[3]~3_combout\ $end
$var wire 1 ## \RAM1|ram~18_q\ $end
$var wire 1 $# \RAM1|ram~533_combout\ $end
$var wire 1 %# \RAM1|ram~534_combout\ $end
$var wire 1 &# \RAM1|dado_out[4]~12_combout\ $end
$var wire 1 '# \processador|ULA1|Add1~14\ $end
$var wire 1 (# \processador|ULA1|Add1~17_sumout\ $end
$var wire 1 )# \processador|ULA1|saida[4]~4_combout\ $end
$var wire 1 *# \processador|ULA1|Add0~14\ $end
$var wire 1 +# \processador|ULA1|Add0~17_sumout\ $end
$var wire 1 ,# \processador|REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 -# \RAM1|ram~19_q\ $end
$var wire 1 .# \RAM1|ram~535_combout\ $end
$var wire 1 /# \RAM1|ram~536_combout\ $end
$var wire 1 0# \RAM1|dado_out[5]~13_combout\ $end
$var wire 1 1# \processador|ULA1|Add0~18\ $end
$var wire 1 2# \processador|ULA1|Add0~21_sumout\ $end
$var wire 1 3# \processador|ULA1|Add1~18\ $end
$var wire 1 4# \processador|ULA1|Add1~21_sumout\ $end
$var wire 1 5# \processador|ULA1|saida[5]~5_combout\ $end
$var wire 1 6# \RAM1|ram~20_q\ $end
$var wire 1 7# \RAM1|ram~537_combout\ $end
$var wire 1 8# \RAM1|ram~538_combout\ $end
$var wire 1 9# \RAM1|dado_out[6]~14_combout\ $end
$var wire 1 :# \processador|ULA1|Add0~22\ $end
$var wire 1 ;# \processador|ULA1|Add0~25_sumout\ $end
$var wire 1 <# \processador|ULA1|Add1~22\ $end
$var wire 1 =# \processador|ULA1|Add1~25_sumout\ $end
$var wire 1 ># \processador|ULA1|saida[6]~6_combout\ $end
$var wire 1 ?# \RAM1|ram~21_q\ $end
$var wire 1 @# \RAM1|ram~539_combout\ $end
$var wire 1 A# \RAM1|ram~540_combout\ $end
$var wire 1 B# \RAM1|dado_out[7]~15_combout\ $end
$var wire 1 C# \processador|ULA1|Add0~26\ $end
$var wire 1 D# \processador|ULA1|Add0~29_sumout\ $end
$var wire 1 E# \processador|ULA1|Add1~26\ $end
$var wire 1 F# \processador|ULA1|Add1~29_sumout\ $end
$var wire 1 G# \processador|ULA1|saida[7]~7_combout\ $end
$var wire 1 H# \RAM1|ram~22_q\ $end
$var wire 1 I# \RAM1|ram~541_combout\ $end
$var wire 1 J# \RAM1|ram~542_combout\ $end
$var wire 1 K# \processador|incrementaPC|Add0~14\ $end
$var wire 1 L# \processador|incrementaPC|Add0~17_sumout\ $end
$var wire 1 M# \processador|incrementaPC|Add0~18\ $end
$var wire 1 N# \processador|incrementaPC|Add0~21_sumout\ $end
$var wire 1 O# \processador|incrementaPC|Add0~22\ $end
$var wire 1 P# \processador|incrementaPC|Add0~25_sumout\ $end
$var wire 1 Q# \processador|incrementaPC|Add0~26\ $end
$var wire 1 R# \processador|incrementaPC|Add0~29_sumout\ $end
$var wire 1 S# \processador|incrementaPC|Add0~30\ $end
$var wire 1 T# \processador|incrementaPC|Add0~33_sumout\ $end
$var wire 1 U# \processador|decoderInstru1|saida[0]~3_combout\ $end
$var wire 1 V# \decoderPosicao|Equal7~5_combout\ $end
$var wire 1 W# \logica_Seven_Seg|H0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 X# \logica_Seven_Seg|H0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 Y# \logica_Seven_Seg|H0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 Z# \logica_Seven_Seg|H0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 [# \logica_Seven_Seg|H0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 \# \logica_Seven_Seg|H0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ]# \logica_Seven_Seg|H0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ^# \decoderPosicao|Equal7~4_combout\ $end
$var wire 1 _# \logica_Seven_Seg|H1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 `# \logica_Seven_Seg|H1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 a# \logica_Seven_Seg|H1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 b# \logica_Seven_Seg|H1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 c# \logica_Seven_Seg|H1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 d# \logica_Seven_Seg|H1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 e# \logica_Seven_Seg|H1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 f# \decoderPosicao|Equal7~3_combout\ $end
$var wire 1 g# \logica_Seven_Seg|H2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 h# \logica_Seven_Seg|H2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 i# \logica_Seven_Seg|H2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 j# \logica_Seven_Seg|H2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 k# \logica_Seven_Seg|H2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 l# \logica_Seven_Seg|H2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 m# \logica_Seven_Seg|H2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 n# \decoderPosicao|Equal7~2_combout\ $end
$var wire 1 o# \logica_Seven_Seg|H3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 p# \logica_Seven_Seg|H3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 q# \logica_Seven_Seg|H3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 r# \logica_Seven_Seg|H3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 s# \logica_Seven_Seg|H3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 t# \logica_Seven_Seg|H3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 u# \logica_Seven_Seg|H3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 v# \decoderPosicao|Equal7~1_combout\ $end
$var wire 1 w# \logica_Seven_Seg|H4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 x# \logica_Seven_Seg|H4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 y# \logica_Seven_Seg|H4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 z# \logica_Seven_Seg|H4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 {# \logica_Seven_Seg|H4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 |# \logica_Seven_Seg|H4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 }# \logica_Seven_Seg|H4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ~# \decoderPosicao|Equal7~0_combout\ $end
$var wire 1 !$ \logica_Seven_Seg|H5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 "$ \logica_Seven_Seg|H5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 #$ \logica_Seven_Seg|H5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 $$ \logica_Seven_Seg|H5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 %$ \logica_Seven_Seg|H5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 &$ \logica_Seven_Seg|H5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 '$ \logica_Seven_Seg|H5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ($ \logica_Seven_Seg|REG4|DOUT\ [3] $end
$var wire 1 )$ \logica_Seven_Seg|REG4|DOUT\ [2] $end
$var wire 1 *$ \logica_Seven_Seg|REG4|DOUT\ [1] $end
$var wire 1 +$ \logica_Seven_Seg|REG4|DOUT\ [0] $end
$var wire 1 ,$ \processador|PC|DOUT\ [8] $end
$var wire 1 -$ \processador|PC|DOUT\ [7] $end
$var wire 1 .$ \processador|PC|DOUT\ [6] $end
$var wire 1 /$ \processador|PC|DOUT\ [5] $end
$var wire 1 0$ \processador|PC|DOUT\ [4] $end
$var wire 1 1$ \processador|PC|DOUT\ [3] $end
$var wire 1 2$ \processador|PC|DOUT\ [2] $end
$var wire 1 3$ \processador|PC|DOUT\ [1] $end
$var wire 1 4$ \processador|PC|DOUT\ [0] $end
$var wire 1 5$ \logica_Seven_Seg|REG5|DOUT\ [3] $end
$var wire 1 6$ \logica_Seven_Seg|REG5|DOUT\ [2] $end
$var wire 1 7$ \logica_Seven_Seg|REG5|DOUT\ [1] $end
$var wire 1 8$ \logica_Seven_Seg|REG5|DOUT\ [0] $end
$var wire 1 9$ \processador|REGA|DOUT\ [7] $end
$var wire 1 :$ \processador|REGA|DOUT\ [6] $end
$var wire 1 ;$ \processador|REGA|DOUT\ [5] $end
$var wire 1 <$ \processador|REGA|DOUT\ [4] $end
$var wire 1 =$ \processador|REGA|DOUT\ [3] $end
$var wire 1 >$ \processador|REGA|DOUT\ [2] $end
$var wire 1 ?$ \processador|REGA|DOUT\ [1] $end
$var wire 1 @$ \processador|REGA|DOUT\ [0] $end
$var wire 1 A$ \logica_Seven_Seg|REG2|DOUT\ [3] $end
$var wire 1 B$ \logica_Seven_Seg|REG2|DOUT\ [2] $end
$var wire 1 C$ \logica_Seven_Seg|REG2|DOUT\ [1] $end
$var wire 1 D$ \logica_Seven_Seg|REG2|DOUT\ [0] $end
$var wire 1 E$ \logica_Seven_Seg|REG0|DOUT\ [3] $end
$var wire 1 F$ \logica_Seven_Seg|REG0|DOUT\ [2] $end
$var wire 1 G$ \logica_Seven_Seg|REG0|DOUT\ [1] $end
$var wire 1 H$ \logica_Seven_Seg|REG0|DOUT\ [0] $end
$var wire 1 I$ \logica_Seven_Seg|REG1|DOUT\ [3] $end
$var wire 1 J$ \logica_Seven_Seg|REG1|DOUT\ [2] $end
$var wire 1 K$ \logica_Seven_Seg|REG1|DOUT\ [1] $end
$var wire 1 L$ \logica_Seven_Seg|REG1|DOUT\ [0] $end
$var wire 1 M$ \logica_Seven_Seg|REG3|DOUT\ [3] $end
$var wire 1 N$ \logica_Seven_Seg|REG3|DOUT\ [2] $end
$var wire 1 O$ \logica_Seven_Seg|REG3|DOUT\ [1] $end
$var wire 1 P$ \logica_Seven_Seg|REG3|DOUT\ [0] $end
$var wire 1 Q$ \logica_Seven_Seg|REG3|ALT_INV_DOUT\ [3] $end
$var wire 1 R$ \logica_Seven_Seg|REG3|ALT_INV_DOUT\ [2] $end
$var wire 1 S$ \logica_Seven_Seg|REG3|ALT_INV_DOUT\ [1] $end
$var wire 1 T$ \logica_Seven_Seg|REG3|ALT_INV_DOUT\ [0] $end
$var wire 1 U$ \logica_Seven_Seg|REG2|ALT_INV_DOUT\ [3] $end
$var wire 1 V$ \logica_Seven_Seg|REG2|ALT_INV_DOUT\ [2] $end
$var wire 1 W$ \logica_Seven_Seg|REG2|ALT_INV_DOUT\ [1] $end
$var wire 1 X$ \logica_Seven_Seg|REG2|ALT_INV_DOUT\ [0] $end
$var wire 1 Y$ \logica_Seven_Seg|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 Z$ \logica_Seven_Seg|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 [$ \logica_Seven_Seg|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 \$ \logica_Seven_Seg|REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 ]$ \logica_Seven_Seg|REG0|ALT_INV_DOUT\ [3] $end
$var wire 1 ^$ \logica_Seven_Seg|REG0|ALT_INV_DOUT\ [2] $end
$var wire 1 _$ \logica_Seven_Seg|REG0|ALT_INV_DOUT\ [1] $end
$var wire 1 `$ \logica_Seven_Seg|REG0|ALT_INV_DOUT\ [0] $end
$var wire 1 a$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 b$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 c$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 d$ \processador|decoderInstru1|ALT_INV_Equal10~0_combout\ $end
$var wire 1 e$ \processador|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 f$ \processador|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 g$ \processador|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 h$ \processador|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 i$ \processador|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 j$ \processador|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 k$ \processador|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 l$ \processador|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 m$ \processador|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 n$ \processador|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 o$ \processador|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 p$ \processador|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 q$ \processador|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 r$ \processador|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 s$ \processador|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 t$ \processador|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 u$ \processador|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 v$ \processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 w$ \processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 x$ \processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 y$ \processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 z$ \processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 {$ \processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 |$ \processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 }$ \processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 ~$ \processador|REGA|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 !% \processador|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 "% \processador|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 #% \processador|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 $% \processador|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 %% \processador|decoderInstru1|ALT_INV_saida~2_combout\ $end
$var wire 1 &% \RAM1|ALT_INV_dado_out~16_combout\ $end
$var wire 1 '% \processador|decoderInstru1|ALT_INV_Equal10~3_combout\ $end
$var wire 1 (% \RAM1|ALT_INV_dado_out[7]~15_combout\ $end
$var wire 1 )% \RAM1|ALT_INV_dado_out[6]~14_combout\ $end
$var wire 1 *% \RAM1|ALT_INV_dado_out[5]~13_combout\ $end
$var wire 1 +% \RAM1|ALT_INV_dado_out[4]~12_combout\ $end
$var wire 1 ,% \processador|decoderInstru1|ALT_INV_Equal10~2_combout\ $end
$var wire 1 -% \RAM1|ALT_INV_dado_out[3]~11_combout\ $end
$var wire 1 .% \RAM1|ALT_INV_dado_out[2]~10_combout\ $end
$var wire 1 /% \RAM1|ALT_INV_dado_out[1]~9_combout\ $end
$var wire 1 0% \RAM1|ALT_INV_dado_out[0]~8_combout\ $end
$var wire 1 1% \processador|decoderInstru1|ALT_INV_Equal10~1_combout\ $end
$var wire 1 2% \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 3% \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 4% \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 5% \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 6% \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 7% \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 8% \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 9% \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 :% \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 ;% \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 <% \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 =% \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 >% \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 ?% \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 @% \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 A% \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 B% \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 C% \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 D% \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 E% \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 F% \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 G% \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 H% \logica_Seven_Seg|REG5|ALT_INV_DOUT\ [3] $end
$var wire 1 I% \logica_Seven_Seg|REG5|ALT_INV_DOUT\ [2] $end
$var wire 1 J% \logica_Seven_Seg|REG5|ALT_INV_DOUT\ [1] $end
$var wire 1 K% \logica_Seven_Seg|REG5|ALT_INV_DOUT\ [0] $end
$var wire 1 L% \logica_Seven_Seg|REG4|ALT_INV_DOUT\ [3] $end
$var wire 1 M% \logica_Seven_Seg|REG4|ALT_INV_DOUT\ [2] $end
$var wire 1 N% \logica_Seven_Seg|REG4|ALT_INV_DOUT\ [1] $end
$var wire 1 O% \logica_Seven_Seg|REG4|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0*
1+
0,!
1-!
x.!
1/!
10!
11!
12!
13!
14!
x5!
0a!
1b!
x@"
xA"
xB"
xC"
1D"
1E"
1F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
1X"
0Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1p"
0q"
0r"
0s"
1t"
0u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
0}"
0~"
1!#
0"#
0##
0$#
0%#
1&#
0'#
1(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
10#
01#
02#
03#
14#
05#
06#
07#
08#
19#
0:#
0;#
0<#
1=#
0>#
0?#
0@#
0A#
1B#
0C#
0D#
0E#
1F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
1]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
1e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
1m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
1u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
1}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
1'$
1a$
1b$
1c$
1d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
1~$
1!%
1"%
1#%
1$%
0%%
1&%
1'%
0(%
0)%
0*%
0+%
1,%
0-%
0.%
0/%
00%
01%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
xV
xW
xX
1Y
x6!
x7!
x8!
19!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
1[!
1\!
0]!
0^!
0_!
0`!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
zl!
zm!
zn!
zo!
zp!
zq!
zr!
zs!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
1{!
0|!
0}!
0~!
0!"
0""
0#"
1$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
0."
0/"
00"
01"
12"
03"
04"
05"
06"
07"
08"
19"
0:"
0;"
0<"
0="
0>"
0?"
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
z!
z"
z#
z$
z%
z&
z'
z(
1,
0-
0.
0/
00
01
02
13
04
05
06
07
08
09
1:
0;
0<
0=
0>
0?
0@
1A
0B
0C
0D
0E
0F
0G
1H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
0U
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
1l
0m
0n
0o
0p
0q
1r
1s
1t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
$end
#30000
0Y
09!
0D"
0E"
#60000
1Y
19!
1D"
1E"
1H"
14$
1@$
1a"
0~$
0t$
0}$
0$%
1K"
0Z"
0F"
1M"
0X"
0_"
1b"
1U#
0`"
1j"
0]"
1g"
1l$
11%
1%%
0b$
1T!
1B!
0h"
1s"
1k"
1T"
0L"
1i"
1u"
1"#
1)#
15#
1>#
1G#
1h"
0s"
0k"
1q"
1r"
0t"
1{"
0!#
0(#
1+#
12#
04#
1;#
0=#
1D#
0F#
0^"
1k$
1+!
1#!
1t"
1e$
1f$
1g$
1h$
1i$
1j$
0k$
1`!
0[!
0\!
0Z!
0i"
0r"
1z"
0t"
0j$
0k!
1i"
0u"
0"#
0)#
05#
0>#
0G#
1j$
1x
0t
0s
0r
1u"
0{"
1*#
0l
0u"
0+#
11#
02#
1:#
0;#
1C#
0D#
#90000
0Y
09!
0D"
0E"
#120000
1Y
19!
1D"
1E"
0H"
04$
13$
1U"
1c"
0G%
0#%
0|$
1}$
1$%
1F"
0M"
0T"
1N"
1_"
0b"
1|"
1Y"
0U#
1d"
0F%
0&%
0,%
1A!
0B!
1O"
1T"
0N"
0f"
0p"
0y"
0&#
00#
09#
0B#
1e"
0#!
1"!
0O"
1(%
1)%
1*%
1+%
1-%
1.%
1/%
0`!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
1_!
1]!
1[!
0h"
1s"
1k"
0q"
1r"
0z"
1t"
1{"
0*#
1!#
1(#
1+#
01#
12#
0:#
14#
1;#
0C#
1=#
1D#
1F#
0x
1w
1u
1s
0(
0'
0&
0%
0$
0#
0"
0!
0e$
0f$
0g$
0h$
0i$
0j$
1k$
1s!
0D#
0;#
02#
0+#
0{"
0r"
0t"
1~"
0i"
1u"
1"#
1)#
15#
1>#
1G#
1j$
1(
0!#
1'#
0u"
1i$
0(#
13#
0"#
1h$
04#
1<#
0)#
1g$
0=#
1E#
05#
1f$
0F#
0>#
1e$
0G#
#150000
0Y
09!
0D"
0E"
#180000
1Y
19!
1D"
1E"
1H"
14$
0@$
0a"
1?$
1l"
0s$
1~$
1t$
0}$
0$%
1V"
0Y"
0F"
1M"
0_"
0|"
1U#
1V#
1`"
0j"
1]"
0g"
1h"
0k"
1q"
0k$
0l$
1,%
1&%
0c$
1S!
0T!
1B!
1r"
0h"
1k"
0q"
0T"
1N"
0e"
1f"
1p"
1y"
1&#
10#
19#
1B#
1^"
1i"
1k$
0+!
1*!
1#!
1O"
0r"
0(%
0)%
0*%
0+%
0-%
0.%
0/%
1`!
0[!
zs!
zr!
zq!
zp!
zo!
zn!
zm!
zl!
0_!
0]!
1f!
1c!
0i"
0b!
1h"
0s"
0k"
1q"
1r"
1t"
0~"
1{"
1!#
0'#
1(#
03#
1+#
12#
14#
0<#
1;#
1=#
0E#
1D#
1F#
1x
0w
0u
0s
z(
z'
z&
z%
z$
z#
z"
z!
1g
1d
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0+
0F#
0=#
04#
0(#
0!#
0r"
1z"
0t"
1i"
1u"
1"#
1)#
15#
1>#
1G#
1j$
1i$
1h$
1g$
1f$
1e$
0{"
1*#
0G#
0>#
05#
0)#
0"#
0u"
0+#
11#
02#
1:#
0;#
1C#
0D#
#210000
0Y
09!
0D"
0E"
#240000
1Y
19!
1D"
1E"
0H"
1J"
04$
12$
03$
0U"
1G$
0_$
1#%
1|$
0{$
1}$
0"%
1$%
1F"
0M"
0O"
1P"
1T"
0N"
1_"
1}"
0V"
1Y"
0U#
0V#
1Y#
1\#
0]#
0&%
1c$
0'%
0A!
1@!
0B!
1O"
0P"
1Q"
0T"
1e"
0f"
0p"
0y"
0&#
00#
09#
0B#
0#!
0"!
1!!
0Q"
1(%
1)%
1*%
1+%
1-%
1.%
1/%
0t!
1u!
1x!
0`!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
1_!
1]!
0f!
0c!
1[!
1b!
0h"
1s"
1k"
0q"
1r"
0z"
1t"
1{"
0*#
1!#
1(#
1+#
01#
12#
0:#
14#
1;#
0C#
1=#
1D#
1F#
10
1-
0,
0x
1w
1u
1s
0(
0'
0&
0%
0$
0#
0"
0!
0g
0d
0e$
0f$
0g$
0h$
0i$
0j$
1k$
1+
1s!
0D#
0;#
02#
0+#
0{"
0r"
0t"
1~"
0i"
1u"
1"#
1)#
15#
1>#
1G#
1j$
1(
0!#
1'#
0u"
1i$
0(#
13#
0"#
1h$
04#
1<#
0)#
1g$
0=#
1E#
05#
1f$
0F#
0>#
1e$
0G#
#270000
0Y
09!
0D"
0E"
#300000
1Y
19!
1D"
1E"
1H"
14$
1@$
1a"
0~$
0t$
0}$
0$%
0K"
1V"
0Y"
0F"
1M"
0_"
0}"
1U#
1^#
0`"
1j"
0]"
1g"
1l$
1'%
1&%
0c$
1b$
1T!
1B!
1h"
0k"
1q"
1T"
1L"
0d"
0e"
1f"
1p"
1y"
1&#
10#
19#
1B#
0^"
0k$
1+!
1#!
1r"
0(%
0)%
0*%
0+%
0-%
0.%
0/%
1F%
1`!
0[!
zs!
zr!
zq!
zp!
zo!
zn!
zm!
zl!
0_!
0]!
1f!
1c!
1i"
1k!
0b!
0h"
1k"
0r"
1z"
1t"
0~"
1{"
1!#
0'#
1(#
03#
1+#
12#
14#
0<#
1;#
1=#
0E#
1D#
1F#
1x
0w
0u
0s
z(
z'
z&
z%
z$
z#
z"
z!
1g
1d
0e$
0f$
0g$
0h$
0i$
0j$
1k$
1l
0+
0F#
0=#
04#
0(#
0!#
0{"
1*#
0i"
1u"
1"#
1)#
15#
1>#
1G#
1i$
1h$
1g$
1f$
1e$
0+#
11#
0G#
0>#
05#
0)#
0"#
02#
1:#
0;#
1C#
0D#
#330000
0Y
09!
0D"
0E"
#360000
1Y
19!
1D"
1E"
0H"
04$
13$
1U"
1L$
1K$
0[$
0\$
0#%
0|$
1}$
1$%
1F"
0M"
0T"
1N"
1_"
1}"
1K"
0V"
1Y"
0U#
0^#
1c#
1d#
0e#
0&%
1c$
0b$
0'%
1A!
0B!
0O"
1P"
1T"
0N"
0L"
1d"
0["
0f"
0p"
0y"
0&#
00#
09#
0B#
0#!
1"!
1O"
0P"
1Q"
1(%
1)%
1*%
1+%
1-%
1.%
1/%
10%
0F%
0{!
1|!
1}!
0`!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
1_!
1]!
0f!
0c!
1[!
0k!
1b!
1["
1e"
1]"
1`"
0j"
1h"
0k"
1r"
0z"
0t"
1~"
1{"
0*#
1!#
1(#
1+#
01#
12#
0:#
14#
1;#
0C#
1=#
1D#
1F#
0Q"
15
14
03
0x
1w
1u
1s
0(
0'
0&
0%
0$
0#
0"
0!
0g
0d
0e$
0f$
0g$
0h$
0i$
1j$
0k$
0l$
00%
0l
1+
0D#
0;#
02#
0+#
0!#
1'#
0{"
1k"
0q"
0]"
0`"
1j"
1^"
1i"
0u"
1"#
1)#
15#
1>#
1G#
1i$
0r"
0(#
13#
1l$
1s!
0"#
0k"
1q"
1h$
0^"
04#
1<#
1(
0)#
1r"
1g$
0=#
1E#
05#
1f$
0F#
0>#
1e$
0G#
#390000
0Y
09!
0D"
0E"
#420000
1Y
19!
1D"
1E"
1H"
14$
0@$
0a"
0?$
0l"
1>$
0r$
1s$
1~$
1t$
0}$
0$%
1S"
1V"
0Y"
0F"
1M"
0_"
0}"
1U#
1f#
1`"
0j"
1]"
0g"
0h"
1k"
0q"
0r"
1z"
1t"
0j$
1k$
0l$
1'%
1&%
0c$
0a$
1R!
0S!
0T!
1B!
1{"
1r"
0z"
1h"
0s"
0k"
0T"
1N"
0d"
0e"
1f"
1p"
1y"
1&#
10#
19#
1B#
1^"
0i"
1u"
0k$
0+!
0*!
1)!
1#!
0O"
1P"
0t"
0{"
0(%
0)%
0*%
0+%
0-%
0.%
0/%
1F%
1`!
0[!
zs!
zr!
zq!
zp!
zo!
zn!
zm!
zl!
0_!
0]!
1f!
1c!
1j!
1i"
1j$
0b!
0h"
1k"
0r"
1z"
1t"
0~"
1{"
1!#
0'#
1(#
03#
1+#
12#
14#
0<#
1;#
1=#
0E#
1D#
1F#
1Q"
1x
0w
0u
0s
z(
z'
z&
z%
z$
z#
z"
z!
1k
1g
1d
0u"
0e$
0f$
0g$
0h$
0i$
0j$
1k$
0+
0F#
0=#
04#
0(#
0!#
0{"
1*#
0i"
1u"
1"#
1)#
15#
1>#
1G#
1i$
1h$
1g$
1f$
1e$
0+#
11#
0G#
0>#
05#
0)#
0"#
02#
1:#
0;#
1C#
0D#
#450000
0Y
09!
0D"
0E"
#480000
1Y
19!
1D"
1E"
0H"
0J"
04$
02$
11$
03$
0U"
1W"
1B$
0V$
0!%
1#%
1|$
0z$
1{$
1}$
1"%
1$%
1F"
0M"
1O"
0P"
0Q"
1K#
1T"
0N"
0S"
0V"
0U#
1Y"
1_"
1}"
0f#
1g#
1j#
1k#
0m#
0'%
0&%
1c$
1a$
1?!
0A!
0@!
0B!
0O"
1L#
1Q"
0K#
0T"
1d"
0["
0f"
0p"
0y"
0&#
00#
09#
0B#
0#!
0"!
0!!
1~
0L#
1(%
1)%
1*%
1+%
1-%
1.%
1/%
10%
0F%
0$"
1&"
1'"
1*"
1[!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
1_!
1]!
0`!
0f!
0c!
0j!
1b!
1["
1e"
0]"
1g"
0`"
1h"
0k"
1r"
0z"
0t"
1~"
1{"
0*#
1!#
1(#
1+#
01#
12#
0:#
14#
1;#
0C#
1=#
1D#
1F#
1@
1=
1<
0:
0x
1w
1u
1s
0(
0'
0&
0%
0$
0#
0"
0!
0k
0g
0d
0e$
0f$
0g$
0h$
0i$
1j$
0k$
1l$
00%
1+
0D#
0;#
02#
0+#
0!#
1'#
0{"
0h"
1s"
1]"
0g"
1`"
0^"
1i"
0u"
1"#
1)#
15#
1>#
1G#
1k$
1i$
1t"
0(#
13#
0l$
1s!
0"#
0i"
1h"
0s"
1h$
0j$
1^"
04#
1<#
0k$
1(
1u"
0)#
0t"
1g$
1i"
0=#
1E#
1j$
05#
1f$
0u"
0F#
0>#
1e$
0G#
#510000
0Y
09!
0D"
0E"
#540000
1Y
19!
1D"
1E"
1H"
14$
1@$
1a"
0~$
0t$
0}$
0$%
0K"
1S"
1V"
0Y"
0F"
1M"
0_"
0}"
1U#
1n#
0`"
1j"
0]"
1g"
1l$
1'%
1&%
0c$
0a$
1b$
1T!
1B!
0h"
1s"
1k"
1T"
1L"
0d"
0e"
1f"
1p"
1y"
1&#
10#
19#
1B#
0^"
1k$
1+!
1#!
1t"
0(%
0)%
0*%
0+%
0-%
0.%
0/%
1F%
1`!
0[!
zs!
zr!
zq!
zp!
zo!
zn!
zm!
zl!
0_!
0]!
1f!
1c!
1j!
0i"
0j$
1k!
0b!
1h"
0s"
0k"
1q"
0r"
1z"
0t"
1{"
1!#
0'#
1(#
03#
1+#
12#
14#
0<#
1;#
1=#
0E#
1D#
1F#
1x
0w
0u
0s
z(
z'
z&
z%
z$
z#
z"
z!
1k
1g
1d
1u"
0e$
0f$
0g$
0h$
0i$
1j$
0k$
1l
0+
0F#
0=#
04#
0(#
0{"
1*#
1r"
1t"
0~"
1i"
0u"
1"#
1)#
15#
1>#
1G#
0j$
1h$
1g$
1f$
1e$
0!#
0+#
11#
0G#
0>#
05#
0)#
1u"
1i$
02#
1:#
0"#
0;#
1C#
0D#
#570000
0Y
09!
0D"
0E"
#600000
1Y
19!
1D"
1E"
0H"
04$
13$
1U"
1P$
1N$
0R$
0T$
0#%
0|$
1}$
1$%
1F"
0M"
0T"
1N"
1_"
1}"
1K"
0S"
0V"
1Y"
0U#
0n#
1p#
1s#
0u#
0&%
1c$
1a$
0b$
0'%
1A!
0B!
1O"
1T"
0N"
0L"
1d"
0["
0f"
0p"
0y"
0&#
00#
09#
0B#
0#!
1"!
0O"
1(%
1)%
1*%
1+%
1-%
1.%
1/%
10%
0F%
0+"
1-"
10"
0`!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
1_!
1]!
0f!
0c!
0j!
1[!
0k!
1b!
1["
1e"
1]"
1`"
0j"
0h"
1s"
1k"
0q"
0r"
0t"
1~"
1{"
0*#
1!#
1(#
1+#
01#
12#
0:#
14#
1;#
0C#
1=#
1D#
1F#
1F
1C
0A
0x
1w
1u
1s
0(
0'
0&
0%
0$
0#
0"
0!
0k
0g
0d
0e$
0f$
0g$
0h$
0i$
1j$
1k$
0l$
00%
0l
1+
0D#
0;#
02#
0+#
0!#
1'#
1r"
0z"
1t"
0k"
0]"
0`"
1j"
1^"
0i"
0u"
1"#
1)#
15#
1>#
1G#
0j$
1i$
0{"
0(#
13#
1l$
1s!
0"#
1u"
1k"
1h$
0^"
04#
1<#
1(
0)#
1g$
0=#
1E#
05#
1f$
0F#
0>#
1e$
0G#
#630000
0Y
09!
0D"
0E"
#660000
1Y
19!
1D"
1E"
1H"
14$
0@$
0a"
1?$
1l"
0s$
1~$
1t$
0}$
0$%
1V"
0Y"
0F"
1M"
1I"
0_"
0}"
1U#
1v#
1`"
0j"
1]"
0g"
1h"
0k"
1q"
0k$
0l$
1'%
0d$
1&%
0c$
1S!
0T!
1B!
0r"
1z"
0h"
1k"
0q"
0T"
1N"
1f"
1y"
1&#
10#
19#
1B#
0e"
1p"
1^"
1i"
1k$
0+!
1*!
1#!
1O"
1r"
0z"
1{"
0.%
0(%
0)%
0*%
0+%
0-%
0/%
1`!
0[!
1i!
zs!
zr!
zq!
zp!
zo!
zn!
zm!
zl!
0_!
0]!
1f!
1c!
0i"
0b!
1h"
0s"
0k"
1q"
1!#
0'#
1(#
03#
1+#
12#
14#
0<#
1;#
1=#
0E#
1D#
1F#
0r"
1z"
0t"
1x
0w
0u
0s
1j
1g
1d
z(
z'
z&
z%
z$
z#
z"
z!
1j$
0e$
0f$
0g$
0h$
0i$
0k$
0+
0{"
1*#
0F#
0=#
04#
0(#
1r"
1t"
0~"
1i"
1"#
1)#
15#
1>#
1G#
0u"
0j$
1h$
1g$
1f$
1e$
0!#
0+#
11#
0G#
0>#
05#
0)#
1u"
1i$
02#
1:#
0"#
0;#
1C#
0D#
#690000
0Y
09!
0D"
0E"
#720000
1Y
19!
1D"
1E"
0H"
1J"
04$
12$
03$
0U"
1)$
1*$
0N%
0M%
1#%
1|$
0{$
1}$
0"%
1$%
1F"
0M"
0O"
1P"
1T"
0N"
1_"
1}"
0I"
0V"
1Y"
0U#
0v#
1x#
0}#
0&%
1c$
1d$
0'%
0A!
1@!
0B!
1O"
0P"
0Q"
1K#
0T"
1e"
0f"
0p"
0y"
0&#
00#
09#
0B#
0#!
0"!
1!!
1L#
1Q"
0K#
1(%
1)%
1*%
1+%
1-%
1.%
1/%
02"
17"
0`!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
1_!
1]!
0f!
0c!
0i!
1[!
1b!
0h"
1s"
1k"
0q"
0r"
0t"
1~"
1{"
0*#
1!#
1(#
1+#
01#
12#
0:#
14#
1;#
0C#
1=#
1D#
1F#
0L#
1M
0H
0x
1w
1u
1s
0(
0'
0&
0%
0$
0#
0"
0!
0j
0g
0d
0e$
0f$
0g$
0h$
0i$
1j$
1k$
1+
1s!
0D#
0;#
02#
0+#
0!#
1'#
1r"
0z"
1t"
0i"
0u"
1"#
1)#
15#
1>#
1G#
0j$
1i$
1(
0{"
0(#
13#
0"#
1u"
1h$
04#
1<#
0)#
1g$
0=#
1E#
05#
1f$
0F#
0>#
1e$
0G#
#750000
0Y
09!
0D"
0E"
#780000
1Y
19!
1D"
1E"
1H"
14$
1@$
1a"
0~$
0t$
0}$
0$%
0K"
1V"
0Y"
0F"
1M"
1I"
0_"
0}"
1U#
1~#
0`"
1j"
0]"
1g"
1l$
1'%
0d$
1&%
0c$
1b$
1T!
1B!
1h"
0k"
1q"
1T"
1L"
0d"
1f"
1y"
1&#
10#
19#
1B#
0e"
1p"
0^"
0k$
1+!
1#!
0r"
1z"
0.%
0(%
0)%
0*%
0+%
0-%
0/%
1F%
1`!
0[!
1i!
zs!
zr!
zq!
zp!
zo!
zn!
zm!
zl!
0_!
0]!
1f!
1c!
1i"
1k!
0b!
0h"
1k"
1!#
0'#
1(#
03#
1+#
12#
14#
0<#
1;#
1=#
0E#
1D#
1F#
1r"
0t"
1*#
1x
0w
0u
0s
1j
1g
1d
z(
z'
z&
z%
z$
z#
z"
z!
1j$
0e$
0f$
0g$
0h$
0i$
1k$
1l
0+
0+#
11#
0F#
0=#
04#
0(#
0i"
1"#
1)#
15#
1>#
1G#
0u"
1h$
1g$
1f$
1e$
02#
1:#
0G#
0>#
05#
0)#
0;#
1C#
0D#
#810000
0Y
09!
0D"
0E"
#840000
1Y
19!
1D"
1E"
0H"
04$
13$
1U"
17$
16$
18$
0K%
0I%
0J%
0#%
0|$
1}$
1$%
1F"
0M"
0T"
1N"
0~#
1G"
0I"
1K"
1S"
0V"
0U#
1$$
1%$
1&$
1c$
0a$
0b$
1d$
1A!
0B!
0O"
1P"
1T"
0N"
0L"
0#!
1"!
1O"
0P"
0Q"
1K#
1:"
1;"
1<"
0`!
0f!
0c!
1j!
0i!
1V!
0k!
1b!
1L#
1Q"
0K#
1R
1Q
1P
0x
1n
1k
0j
0g
0d
0l
1+
0L#
#870000
0Y
09!
0D"
0E"
#900000
1Y
19!
1D"
1E"
0J"
02$
01$
0W"
1!%
1z$
1{$
1"%
0O"
0G"
0Q"
0S"
1Y"
1_"
1|"
0,%
0&%
1a$
0?!
0@!
1d"
0["
0f"
0p"
0y"
0&#
00#
09#
0B#
0!!
0~
1(%
1)%
1*%
1+%
1-%
1.%
1/%
10%
0F%
1[!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
1_!
1]!
0j!
0V!
1["
1e"
1]"
1`"
0j"
1h"
0k"
0r"
1t"
1{"
0*#
0!#
1'#
1(#
1+#
01#
12#
0:#
14#
1;#
0C#
1=#
1D#
1F#
1w
1u
1s
0n
0(
0'
0&
0%
0$
0#
0"
0!
0k
0e$
0f$
0g$
0h$
1i$
0j$
0k$
0l$
00%
0D#
0;#
02#
0(#
13#
0+#
1k"
0q"
0]"
0`"
1j"
1^"
1i"
1u"
0"#
1)#
15#
1>#
1G#
1h$
1r"
0z"
04#
1<#
1l$
1s!
0)#
0k"
1q"
1g$
0^"
0=#
1E#
0{"
1(
05#
0r"
1z"
1f$
0F#
0>#
1{"
1e$
0G#
#930000
0Y
09!
0D"
0E"
#960000
1Y
19!
1D"
1E"
1H"
14$
0@$
0a"
0?$
0l"
0>$
1=$
0q$
1r$
1s$
1~$
1t$
0}$
0$%
1V"
0Y"
0F"
1M"
0_"
0|"
1U#
1V#
1`"
0j"
1]"
0g"
0h"
1k"
0q"
1r"
0z"
0t"
0{"
1*#
1!#
0i$
1j$
1k$
0l$
1,%
1&%
0c$
1Q!
0R!
0S!
0T!
1B!
1+#
1{"
0*#
0r"
1h"
0s"
0k"
0T"
1N"
0e"
1f"
1p"
1y"
1&#
10#
19#
1B#
1^"
0i"
0u"
1"#
0k$
0+!
0*!
0)!
1(!
1#!
1O"
1t"
0~"
0+#
0(%
0)%
0*%
0+%
0-%
0.%
0/%
1`!
0[!
zs!
zr!
zq!
zp!
zo!
zn!
zm!
zl!
0_!
0]!
1f!
1c!
1i"
0j$
0b!
0h"
1k"
1r"
0t"
0{"
1*#
1(#
03#
1+#
12#
14#
0<#
1;#
1=#
0E#
1D#
1F#
0'#
1x
0w
0u
0s
z(
z'
z&
z%
z$
z#
z"
z!
1g
1d
1u"
0e$
0f$
0g$
0h$
1j$
1k$
0+
0(#
0F#
0=#
04#
0+#
11#
0i"
0u"
1)#
15#
1>#
1G#
1g$
1f$
1e$
1h$
02#
1:#
0)#
0G#
0>#
05#
0;#
1C#
0D#
#990000
0Y
09!
0D"
0E"
#1000000
