<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- National Instruments recommends that you do not change this CLIP declaration file outside of the Configure Component-Level IP wizard. You can modify this declaration file on the Component-Level IP page of the FPGA Target Properties dialog box. -->

<CLIPDeclaration Name="BlueMoonAiResourceCore_encrypted">
 <FormatVersion>4.0</FormatVersion>
 <Description></Description>
 <TopLevelEntityAndArchitecture>
  <SynthesisModel>
   <Entity>BlueMoonAiResourceCore</Entity>
   <Architecture>rtl</Architecture>
  </SynthesisModel>
  <SimulationModel>
   <Entity>BlueMoonAiResourceCore</Entity>
   <Architecture>rtl</Architecture>
  </SimulationModel>
 </TopLevelEntityAndArchitecture>
 <SupportedDeviceFamilies>Unlimited</SupportedDeviceFamilies>
 <GenericList>
  <Generic Name="kClkMultiplier">
   <Description></Description>
   <GenericType>integer</GenericType>
   <DefaultValue>1</DefaultValue>
  </Generic>
  <Generic Name="kAiLowCost">
   <Description></Description>
   <GenericType>boolean</GenericType>
   <DefaultValue>true</DefaultValue>
  </Generic>
  <Generic Name="kAiNumChannels">
   <Description></Description>
   <GenericType>integer</GenericType>
   <DefaultValue>16</DefaultValue>
  </Generic>
  <Generic Name="kAiPortWidth">
   <Description></Description>
   <GenericType>integer</GenericType>
   <DefaultValue>16</DefaultValue>
  </Generic>
  <Generic Name="kAiRawPortWidth">
   <Description></Description>
   <GenericType>integer</GenericType>
   <DefaultValue>16</DefaultValue>
  </Generic>
  <Generic Name="kAiMinTimeBetweenConversions">
   <Description></Description>
   <GenericType>integer</GenericType>
   <DefaultValue>200</DefaultValue>
  </Generic>
  <Generic Name="kAiCalEnable">
   <Description></Description>
   <GenericType>boolean</GenericType>
   <DefaultValue>false</DefaultValue>
  </Generic>
 </GenericList>
 <InterfaceList>
  <Interface Name="LabVIEW">
   <InterfaceType>LabVIEW</InterfaceType>
   <SignalList>
    <Signal Name="clk">
     <HDLName>clk</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>ToCLIP</Direction>
     <SignalType>clock</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <FreqInHertz>
      <Max>200.000000M</Max>
      <Min>1.000000M</Min>
     </FreqInHertz>
    </Signal>
    <Signal Name="areset">
     <HDLName>areset</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>ToCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <RequiredClockDomain></RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="cairun">
     <HDLName>cairun</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>ToCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <RequiredClockDomain>clk</RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="caidone">
     <HDLName>caidone</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>FromCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <RequiredClockDomain>clk</RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="caichannellist">
     <HDLName>caichannellist</HDLName>
     <HDLType>std_logic_vector(15 downto 0)</HDLType>
     <Direction>ToCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <U16/>
     </DataType>
     <RequiredClockDomain>clk</RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="caicurrentchannel">
     <HDLName>caicurrentchannel</HDLName>
     <HDLType>std_logic_vector(3 downto 0)</HDLType>
     <Direction>FromCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <FXP>
       <WordLength>4</WordLength>
       <IntegerWordLength>4</IntegerWordLength>
       <Unsigned/>
      </FXP>
     </DataType>
     <RequiredClockDomain>clk</RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="caidataready">
     <HDLName>caidataready</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>FromCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <RequiredClockDomain>clk</RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="caidataout">
     <HDLName>caidataout</HDLName>
     <HDLType>std_logic_vector(15 downto 0)</HDLType>
     <Direction>FromCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <LeaveUndrivenIfNotUsedInLabVIEW/>
     <DataType>
      <U16/>
     </DataType>
     <RequiredClockDomain>clk</RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="aaispics_n">
     <HDLName>aaispics_n</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>FromCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <RequiredClockDomain></RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="aaispiclk">
     <HDLName>aaispiclk</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>FromCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <RequiredClockDomain></RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="aaispimosi">
     <HDLName>aaispimosi</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>FromCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <RequiredClockDomain></RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="aaispimiso">
     <HDLName>aaispimiso</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>ToCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <RequiredClockDomain></RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="acheckchannel">
     <HDLName>acheckchannel</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>FromCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <RequiredClockDomain>clk</RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
   </SignalList>
  </Interface>
 </InterfaceList>
 <ImplementationList>
  <Path Name="BlueMoonAiResourceCore.vhd">
   <TopLevel/>
   <MD5>fc4c0bf57d094f69c45aa6fdb3c2906f</MD5>
   <SimulationFileList>
    <SimulationModelType>Same as synthesis</SimulationModelType>
   </SimulationFileList>
  </Path>
  <Path Name="BlueMoonAiConvertStateMachine.vhe">
   <MD5>0bbb2122334f05d772ac93197eaa5000</MD5>
   <SimulationFileList>
    <SimulationModelType>Same as synthesis</SimulationModelType>
   </SimulationFileList>
  </Path>
  <Path Name="BlueMoonAiFrontEndLogic.vhe">
   <MD5>98004d211bff5353b5d1cbe94ab6a910</MD5>
   <SimulationFileList>
    <SimulationModelType>Same as synthesis</SimulationModelType>
   </SimulationFileList>
  </Path>
  <Path Name="BlueMoonAiLowCostConvertStateMachine.vhe">
   <MD5>ff78c9bfa1686b9425076587b16c5aa7</MD5>
   <SimulationFileList>
    <SimulationModelType>Same as synthesis</SimulationModelType>
   </SimulationFileList>
  </Path>
  <Path Name="BlueMoonAiSpiMaster.vhe">
   <MD5>b74864a51638e6c4f6a589b0466fbd0c</MD5>
   <SimulationFileList>
    <SimulationModelType>Same as synthesis</SimulationModelType>
   </SimulationFileList>
  </Path>
  <Path Name="BlueMoonCreateLogicEnable.vhe">
   <MD5>fb88c9d144d2d01643ae78fa124ca130</MD5>
   <SimulationFileList>
    <SimulationModelType>Same as synthesis</SimulationModelType>
   </SimulationFileList>
  </Path>
  <Path Name="BlueMoonCycleThroughChanList.vhe">
   <MD5>40aec77308a1f1801981f5f6a89c9f52</MD5>
   <SimulationFileList>
    <SimulationModelType>Same as synthesis</SimulationModelType>
   </SimulationFileList>
  </Path>
  <Path Name="BlueMoonSpiMaster.vhe">
   <MD5>aac97e87efd6440e06d4347ea1540668</MD5>
   <SimulationFileList>
    <SimulationModelType>Same as synthesis</SimulationModelType>
   </SimulationFileList>
  </Path>
 </ImplementationList>
 <NumberOfDCMsNeeded>0</NumberOfDCMsNeeded>
 <NumberOfMMCMsNeeded>0</NumberOfMMCMsNeeded>
 <NumberOfBufGsNeeded>0</NumberOfBufGsNeeded>
</CLIPDeclaration>