-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_mul is
generic (
    C_M_AXI_MEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_MEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_MEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_AWUSER_WIDTH-1 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH/8-1 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_WUSER_WIDTH-1 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ARUSER_WIDTH-1 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_RUSER_WIDTH-1 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_mul is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fiat_25519_carry_mul_fiat_25519_carry_mul,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=73,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5066,HLS_SYN_LUT=12616,HLS_VERSION=2023_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (32 downto 0) := "000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (32 downto 0) := "000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (32 downto 0) := "000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (32 downto 0) := "000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (32 downto 0) := "000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (32 downto 0) := "000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (32 downto 0) := "000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (32 downto 0) := "000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (32 downto 0) := "000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (32 downto 0) := "001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (32 downto 0) := "010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (32 downto 0) := "100000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv44_13 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000010011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal out1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arg1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arg2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal mem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal mem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal trunc_ln24_1_reg_2066 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln31_1_reg_2072 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln87_1_reg_2078 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln74_fu_905_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln74_reg_2148 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal lshr_ln74_1_reg_2154 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln68_3_fu_975_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_3_reg_2159 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln68_3_fu_981_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_3_reg_2164 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln74_3_reg_2169 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_4_fu_995_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_4_reg_2174 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_5_fu_1001_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_5_reg_2179 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln68_4_fu_1007_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_4_reg_2184 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_5_fu_1011_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_5_reg_2189 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_8_fu_1015_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_8_reg_2194 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_10_fu_1027_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_10_reg_2199 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln68_7_fu_1033_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_7_reg_2204 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_8_fu_1037_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_8_reg_2209 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_14_fu_1047_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_14_reg_2214 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_16_fu_1059_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_16_reg_2219 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln68_10_fu_1065_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_10_reg_2224 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_11_fu_1069_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_11_reg_2229 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_20_fu_1079_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_20_reg_2234 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_23_fu_1105_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_23_reg_2239 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln68_15_fu_1111_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_15_reg_2244 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_24_fu_1115_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_24_reg_2249 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_29_fu_1141_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_29_reg_2254 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_32_fu_1167_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_32_reg_2259 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_34_fu_1173_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_34_reg_2264 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_35_fu_1179_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_35_reg_2269 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_39_fu_1205_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_39_reg_2274 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_44_fu_1237_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_44_reg_2279 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_45_fu_1243_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_45_reg_2284 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_46_fu_1249_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_46_reg_2289 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_51_fu_1281_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_51_reg_2294 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_55_fu_1313_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_55_reg_2299 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_56_fu_1319_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_56_reg_2304 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_57_fu_1325_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_57_reg_2309 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln75_2_fu_1337_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln75_2_reg_2314 : STD_LOGIC_VECTOR (24 downto 0);
    signal lshr_ln74_5_reg_2320 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal trunc_ln74_7_reg_2325 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln76_1_fu_1542_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln76_1_reg_2330 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_3_fu_1553_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_3_reg_2335 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_4_fu_1565_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_4_reg_2340 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_5_fu_1577_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_5_reg_2345 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln74_1_reg_2350 : STD_LOGIC_VECTOR (38 downto 0);
    signal out1_w_6_fu_1768_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_6_reg_2355 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_7_fu_1780_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_7_reg_2360 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_8_fu_1792_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_8_reg_2365 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_9_fu_1798_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_9_reg_2370 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_fu_1822_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_reg_2380 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal out1_w_1_fu_1855_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_1_reg_2385 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_2_fu_1885_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal out1_w_2_reg_2390 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4_1203340_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4_1203340_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4339_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4339_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3_1218338_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3_1218338_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3337_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3337_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2_1233336_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2_1233336_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2335_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2335_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1_1248334_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1_1248334_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1333_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1333_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1309332_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1309332_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_BREADY : STD_LOGIC;
    signal mem_AWVALID : STD_LOGIC;
    signal mem_AWREADY : STD_LOGIC;
    signal mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_WVALID : STD_LOGIC;
    signal mem_WREADY : STD_LOGIC;
    signal mem_ARVALID : STD_LOGIC;
    signal mem_ARREADY : STD_LOGIC;
    signal mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RVALID : STD_LOGIC;
    signal mem_RREADY : STD_LOGIC;
    signal mem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_BVALID : STD_LOGIC;
    signal mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal sext_ln24_fu_587_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln31_fu_597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln87_fu_1804_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_fu_332_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_9_fu_763_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_fu_332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_8_fu_751_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_1_fu_336_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_1_fu_336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_10_fu_777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_2_fu_340_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_11_fu_797_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_2_fu_340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_3_fu_344_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_3_fu_344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_6_fu_730_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_4_fu_348_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_4_fu_348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_7_fu_740_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_5_fu_352_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_5_fu_352_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_6_fu_356_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_12_fu_810_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_6_fu_356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_7_fu_360_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_13_fu_818_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_7_fu_360_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_8_fu_364_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_8_fu_364_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_9_fu_368_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_14_fu_829_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_9_fu_368_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_10_fu_372_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_10_fu_372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_4_fu_713_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_11_fu_376_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_11_fu_376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_5_fu_721_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_12_fu_380_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_12_fu_380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_13_fu_384_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_13_fu_384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_14_fu_388_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_14_fu_388_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_15_fu_392_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_15_fu_392_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_16_fu_396_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_16_fu_396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_17_fu_400_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_15_fu_841_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_17_fu_400_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_18_fu_404_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_16_fu_848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_18_fu_404_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_19_fu_408_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_19_fu_408_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_20_fu_412_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_17_fu_857_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_20_fu_412_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_21_fu_416_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_21_fu_416_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_2_fu_700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_22_fu_420_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_22_fu_420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_3_fu_706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_23_fu_424_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_23_fu_424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_24_fu_428_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_24_fu_428_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_25_fu_432_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_25_fu_432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_26_fu_436_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_26_fu_436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_27_fu_440_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_27_fu_440_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_28_fu_444_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_28_fu_444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_29_fu_448_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_29_fu_448_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_30_fu_452_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_30_fu_452_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_31_fu_456_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_31_fu_456_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_32_fu_460_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_18_fu_868_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_32_fu_460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_33_fu_464_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_19_fu_874_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_33_fu_464_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_34_fu_468_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_34_fu_468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_35_fu_472_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_20_fu_881_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_35_fu_472_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_36_fu_476_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_36_fu_476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_37_fu_480_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_37_fu_480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_1_fu_695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_38_fu_484_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_38_fu_484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_39_fu_488_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_39_fu_488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_40_fu_492_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_40_fu_492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_41_fu_496_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_41_fu_496_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_42_fu_500_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_42_fu_500_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_43_fu_504_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_43_fu_504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_44_fu_508_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_44_fu_508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_45_fu_512_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_45_fu_512_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_46_fu_516_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_46_fu_516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_47_fu_520_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_47_fu_520_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_48_fu_524_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_48_fu_524_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_49_fu_528_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_49_fu_528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_50_fu_532_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_50_fu_532_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_51_fu_536_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_51_fu_536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_52_fu_540_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_22_fu_896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_52_fu_540_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_53_fu_544_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_53_fu_544_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_54_fu_548_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_54_fu_548_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln74_fu_552_p0 : STD_LOGIC_VECTOR (38 downto 0);
    signal mul_ln74_fu_552_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln68_1_fu_336_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln68_fu_805_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_1_fu_836_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_2_fu_863_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_3_fu_886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal arr_fu_791_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln_fu_909_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln68_2_fu_340_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_fu_332_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_fu_923_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_1_fu_919_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_9_fu_947_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_fu_953_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_4_fu_348_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_6_fu_356_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_2_fu_969_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_8_fu_364_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_3_fu_344_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_7_fu_360_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_5_fu_352_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_9_fu_368_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_13_fu_384_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_19_fu_408_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_15_fu_392_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_17_fu_400_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_9_fu_1021_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_11_fu_376_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_18_fu_404_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_14_fu_388_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_13_fu_1041_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_16_fu_396_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_12_fu_380_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_20_fu_412_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_15_fu_1053_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_10_fu_372_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_34_fu_468_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_30_fu_452_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_19_fu_1073_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_28_fu_444_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_26_fu_436_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_24_fu_428_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_22_fu_420_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_32_fu_460_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_21_fu_1085_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_22_fu_1091_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln68_14_fu_1101_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_13_fu_1097_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln68_31_fu_456_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_33_fu_464_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_29_fu_448_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_27_fu_440_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_27_fu_1121_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_28_fu_1127_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_23_fu_424_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_25_fu_432_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_21_fu_416_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_35_fu_472_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_30_fu_1147_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_31_fu_1153_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln68_18_fu_1137_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_17_fu_1133_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_20_fu_1163_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_19_fu_1159_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln68_47_fu_520_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_53_fu_544_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_49_fu_528_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_43_fu_504_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_37_fu_1185_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_38_fu_1191_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_37_fu_480_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_41_fu_496_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_39_fu_488_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_51_fu_536_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_41_fu_1217_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_45_fu_512_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_40_fu_1211_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_43_fu_1223_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln68_23_fu_1201_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_22_fu_1197_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_25_fu_1233_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_24_fu_1229_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln68_50_fu_532_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_52_fu_540_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_46_fu_516_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_44_fu_508_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_49_fu_1261_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_48_fu_524_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_48_fu_1255_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_50_fu_1267_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_36_fu_476_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_38_fu_484_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_40_fu_492_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_54_fu_548_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_53_fu_1293_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_42_fu_500_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_52_fu_1287_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_54_fu_1299_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln68_28_fu_1277_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_27_fu_1273_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_30_fu_1309_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_29_fu_1305_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_fu_929_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln74_2_fu_937_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln75_1_fu_1331_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_1_fu_933_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln74_2_fu_1355_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_10_fu_1362_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_1_fu_1368_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln74_2_fu_1373_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln74_3_fu_1383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_11_fu_1409_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_6_fu_1387_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_2_fu_1415_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln74_3_fu_1421_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln74_4_fu_1431_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_12_fu_1457_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_11_fu_1435_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_3_fu_1463_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln74_4_fu_1469_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln74_5_fu_1479_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_13_fu_1505_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_17_fu_1483_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_4_fu_1511_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln68_2_fu_1358_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln76_2_fu_1537_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_6_fu_1391_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln74_4_fu_1399_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln77_fu_1547_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_7_fu_1395_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_9_fu_1439_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln74_5_fu_1447_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln78_fu_1559_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_12_fu_1443_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_12_fu_1487_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln74_6_fu_1495_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln79_fu_1571_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_18_fu_1491_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln74_6_fu_1592_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_14_fu_1607_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_25_fu_1595_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_5_fu_1613_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln74_6_fu_1619_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln74_7_fu_1629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_15_fu_1655_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_33_fu_1633_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_6_fu_1661_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln74_7_fu_1667_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln74_8_fu_1677_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_16_fu_1703_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_42_fu_1681_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_7_fu_1709_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln74_8_fu_1715_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal arr_2_fu_1729_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_9_fu_1725_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_8_fu_1747_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln68_16_fu_1599_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln80_fu_1763_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_26_fu_1603_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_21_fu_1637_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln74_8_fu_1645_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln81_fu_1774_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln68_36_fu_1641_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_26_fu_1685_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln74_9_fu_1693_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln82_fu_1786_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_47_fu_1689_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln74_17_fu_1743_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln74_s_fu_1733_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln74_fu_552_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln74_10_fu_1818_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln75_fu_1828_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal add_ln75_fu_1831_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_s_fu_1837_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln75_2_fu_1851_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln75_1_fu_1847_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln76_fu_1861_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln76_fu_1864_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_fu_1870_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln76_2_fu_1882_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln76_1_fu_1878_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal mul_ln68_36_fu_476_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_51_fu_536_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_54_fu_548_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln74_fu_552_p00 : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (61 downto 0);
        arg1_r_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_9_out_ap_vld : OUT STD_LOGIC;
        arg1_r_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_8_out_ap_vld : OUT STD_LOGIC;
        arg1_r_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_7_out_ap_vld : OUT STD_LOGIC;
        arg1_r_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_6_out_ap_vld : OUT STD_LOGIC;
        arg1_r_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_5_out_ap_vld : OUT STD_LOGIC;
        arg1_r_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_4_out_ap_vld : OUT STD_LOGIC;
        arg1_r_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_3_out_ap_vld : OUT STD_LOGIC;
        arg1_r_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_2_out_ap_vld : OUT STD_LOGIC;
        arg1_r_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_1_out_ap_vld : OUT STD_LOGIC;
        arg1_r_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln31 : IN STD_LOGIC_VECTOR (61 downto 0);
        arg2_r_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_9_out_ap_vld : OUT STD_LOGIC;
        arg2_r_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_8_out_ap_vld : OUT STD_LOGIC;
        arg2_r_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_7_out_ap_vld : OUT STD_LOGIC;
        arg2_r_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_6_out_ap_vld : OUT STD_LOGIC;
        arg2_r_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_5_out_ap_vld : OUT STD_LOGIC;
        arg2_r_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_4_out_ap_vld : OUT STD_LOGIC;
        arg2_r_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_3_out_ap_vld : OUT STD_LOGIC;
        arg2_r_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_2_out_ap_vld : OUT STD_LOGIC;
        arg2_r_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_1_out_ap_vld : OUT STD_LOGIC;
        arg2_r_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        arg1_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg2_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add55_4_1203340_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add55_4_1203340_out_ap_vld : OUT STD_LOGIC;
        add55_4339_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add55_4339_out_ap_vld : OUT STD_LOGIC;
        add55_3_1218338_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add55_3_1218338_out_ap_vld : OUT STD_LOGIC;
        add55_3337_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add55_3337_out_ap_vld : OUT STD_LOGIC;
        add55_2_1233336_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add55_2_1233336_out_ap_vld : OUT STD_LOGIC;
        add55_2335_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add55_2335_out_ap_vld : OUT STD_LOGIC;
        add55_1_1248334_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add55_1_1248334_out_ap_vld : OUT STD_LOGIC;
        add55_1333_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add55_1333_out_ap_vld : OUT STD_LOGIC;
        add55_1309332_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add55_1309332_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln87 : IN STD_LOGIC_VECTOR (61 downto 0);
        zext_ln75 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln76 : IN STD_LOGIC_VECTOR (24 downto 0);
        out1_w_2 : IN STD_LOGIC_VECTOR (26 downto 0);
        zext_ln78 : IN STD_LOGIC_VECTOR (24 downto 0);
        zext_ln79 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln80 : IN STD_LOGIC_VECTOR (24 downto 0);
        zext_ln81 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln82 : IN STD_LOGIC_VECTOR (24 downto 0);
        zext_ln83 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln14 : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_mul_mul_39ns_6ns_44_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (38 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component fiat_25519_carry_mul_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        out1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        arg1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        arg2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component fiat_25519_carry_mul_mem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250 : component fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start,
        ap_done => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_done,
        ap_idle => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_idle,
        ap_ready => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_ready,
        m_axi_mem_AWVALID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => mem_RFIFONUM,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln24_1_reg_2066,
        arg1_r_9_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out,
        arg1_r_9_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out_ap_vld,
        arg1_r_8_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out,
        arg1_r_8_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out_ap_vld,
        arg1_r_7_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out,
        arg1_r_7_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out_ap_vld,
        arg1_r_6_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out,
        arg1_r_6_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out_ap_vld,
        arg1_r_5_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out,
        arg1_r_5_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out_ap_vld,
        arg1_r_4_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out,
        arg1_r_4_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out_ap_vld,
        arg1_r_3_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out,
        arg1_r_3_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out_ap_vld,
        arg1_r_2_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out,
        arg1_r_2_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out_ap_vld,
        arg1_r_1_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out,
        arg1_r_1_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out_ap_vld,
        arg1_r_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_out,
        arg1_r_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_out_ap_vld);

    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267 : component fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start,
        ap_done => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_done,
        ap_idle => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_idle,
        ap_ready => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_ready,
        m_axi_mem_AWVALID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => mem_RFIFONUM,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln31 => trunc_ln31_1_reg_2072,
        arg2_r_9_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out,
        arg2_r_9_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out_ap_vld,
        arg2_r_8_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out,
        arg2_r_8_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out_ap_vld,
        arg2_r_7_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out,
        arg2_r_7_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out_ap_vld,
        arg2_r_6_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out,
        arg2_r_6_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out_ap_vld,
        arg2_r_5_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out,
        arg2_r_5_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out_ap_vld,
        arg2_r_4_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out,
        arg2_r_4_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out_ap_vld,
        arg2_r_3_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out,
        arg2_r_3_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out_ap_vld,
        arg2_r_2_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out,
        arg2_r_2_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out_ap_vld,
        arg2_r_1_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out,
        arg2_r_1_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out_ap_vld,
        arg2_r_out => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_out,
        arg2_r_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_out_ap_vld);

    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284 : component fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start,
        ap_done => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_done,
        ap_idle => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_idle,
        ap_ready => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_ready,
        arg1_r_3_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out,
        arg1_r_4_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out,
        arg1_r_5_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out,
        arg1_r_6_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out,
        arg1_r_7_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out,
        arg1_r_8_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out,
        arg1_r_9_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out,
        arg2_r_9_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out,
        arg1_r_2_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out,
        arg1_r_1_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out,
        arg2_r_8_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out,
        arg2_r_7_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out,
        arg2_r_6_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out,
        arg2_r_5_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out,
        arg2_r_4_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out,
        arg2_r_3_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out,
        arg2_r_2_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out,
        arg2_r_1_reload => grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out,
        add55_4_1203340_out => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4_1203340_out,
        add55_4_1203340_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4_1203340_out_ap_vld,
        add55_4339_out => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4339_out,
        add55_4339_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4339_out_ap_vld,
        add55_3_1218338_out => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3_1218338_out,
        add55_3_1218338_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3_1218338_out_ap_vld,
        add55_3337_out => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3337_out,
        add55_3337_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3337_out_ap_vld,
        add55_2_1233336_out => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2_1233336_out,
        add55_2_1233336_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2_1233336_out_ap_vld,
        add55_2335_out => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2335_out,
        add55_2335_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2335_out_ap_vld,
        add55_1_1248334_out => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1_1248334_out,
        add55_1_1248334_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1_1248334_out_ap_vld,
        add55_1333_out => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1333_out,
        add55_1333_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1333_out_ap_vld,
        add55_1309332_out => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1309332_out,
        add55_1309332_out_ap_vld => grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1309332_out_ap_vld);

    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315 : component fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start,
        ap_done => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_done,
        ap_idle => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_idle,
        ap_ready => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_ready,
        m_axi_mem_AWVALID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => mem_AWREADY,
        m_axi_mem_AWADDR => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WVALID,
        m_axi_mem_WREADY => mem_WREADY,
        m_axi_mem_WDATA => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => ap_const_logic_0,
        m_axi_mem_ARADDR => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => ap_const_logic_0,
        m_axi_mem_RREADY => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_RREADY,
        m_axi_mem_RDATA => ap_const_lv32_0,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => ap_const_lv9_0,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => mem_BVALID,
        m_axi_mem_BREADY => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln87 => trunc_ln87_1_reg_2078,
        zext_ln75 => out1_w_reg_2380,
        zext_ln76 => out1_w_1_reg_2385,
        out1_w_2 => out1_w_2_reg_2390,
        zext_ln78 => out1_w_3_reg_2335,
        zext_ln79 => out1_w_4_reg_2340,
        zext_ln80 => out1_w_5_reg_2345,
        zext_ln81 => out1_w_6_reg_2355,
        zext_ln82 => out1_w_7_reg_2360,
        zext_ln83 => out1_w_8_reg_2365,
        zext_ln14 => out1_w_9_reg_2370);

    control_s_axi_U : component fiat_25519_carry_mul_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        out1 => out1,
        arg1 => arg1,
        arg2 => arg2,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mem_m_axi_U : component fiat_25519_carry_mul_mem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_mem_AWVALID,
        AWREADY => m_axi_mem_AWREADY,
        AWADDR => m_axi_mem_AWADDR,
        AWID => m_axi_mem_AWID,
        AWLEN => m_axi_mem_AWLEN,
        AWSIZE => m_axi_mem_AWSIZE,
        AWBURST => m_axi_mem_AWBURST,
        AWLOCK => m_axi_mem_AWLOCK,
        AWCACHE => m_axi_mem_AWCACHE,
        AWPROT => m_axi_mem_AWPROT,
        AWQOS => m_axi_mem_AWQOS,
        AWREGION => m_axi_mem_AWREGION,
        AWUSER => m_axi_mem_AWUSER,
        WVALID => m_axi_mem_WVALID,
        WREADY => m_axi_mem_WREADY,
        WDATA => m_axi_mem_WDATA,
        WSTRB => m_axi_mem_WSTRB,
        WLAST => m_axi_mem_WLAST,
        WID => m_axi_mem_WID,
        WUSER => m_axi_mem_WUSER,
        ARVALID => m_axi_mem_ARVALID,
        ARREADY => m_axi_mem_ARREADY,
        ARADDR => m_axi_mem_ARADDR,
        ARID => m_axi_mem_ARID,
        ARLEN => m_axi_mem_ARLEN,
        ARSIZE => m_axi_mem_ARSIZE,
        ARBURST => m_axi_mem_ARBURST,
        ARLOCK => m_axi_mem_ARLOCK,
        ARCACHE => m_axi_mem_ARCACHE,
        ARPROT => m_axi_mem_ARPROT,
        ARQOS => m_axi_mem_ARQOS,
        ARREGION => m_axi_mem_ARREGION,
        ARUSER => m_axi_mem_ARUSER,
        RVALID => m_axi_mem_RVALID,
        RREADY => m_axi_mem_RREADY,
        RDATA => m_axi_mem_RDATA,
        RLAST => m_axi_mem_RLAST,
        RID => m_axi_mem_RID,
        RUSER => m_axi_mem_RUSER,
        RRESP => m_axi_mem_RRESP,
        BVALID => m_axi_mem_BVALID,
        BREADY => m_axi_mem_BREADY,
        BRESP => m_axi_mem_BRESP,
        BID => m_axi_mem_BID,
        BUSER => m_axi_mem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => mem_ARVALID,
        I_ARREADY => mem_ARREADY,
        I_ARADDR => mem_ARADDR,
        I_ARLEN => mem_ARLEN,
        I_RVALID => mem_RVALID,
        I_RREADY => mem_RREADY,
        I_RDATA => mem_RDATA,
        I_RFIFONUM => mem_RFIFONUM,
        I_AWVALID => mem_AWVALID,
        I_AWREADY => mem_AWREADY,
        I_AWADDR => mem_AWADDR,
        I_AWLEN => mem_AWLEN,
        I_WVALID => mem_WVALID,
        I_WREADY => mem_WREADY,
        I_WDATA => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WDATA,
        I_WSTRB => grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WSTRB,
        I_BVALID => mem_BVALID,
        I_BREADY => mem_BREADY);

    mul_32ns_32ns_64_1_1_U124 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_fu_332_p0,
        din1 => mul_ln68_fu_332_p1,
        dout => mul_ln68_fu_332_p2);

    mul_32ns_32ns_64_1_1_U125 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_1_fu_336_p0,
        din1 => mul_ln68_1_fu_336_p1,
        dout => mul_ln68_1_fu_336_p2);

    mul_32ns_32ns_64_1_1_U126 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_2_fu_340_p0,
        din1 => mul_ln68_2_fu_340_p1,
        dout => mul_ln68_2_fu_340_p2);

    mul_32ns_32ns_64_1_1_U127 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_3_fu_344_p0,
        din1 => mul_ln68_3_fu_344_p1,
        dout => mul_ln68_3_fu_344_p2);

    mul_32ns_32ns_64_1_1_U128 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_4_fu_348_p0,
        din1 => mul_ln68_4_fu_348_p1,
        dout => mul_ln68_4_fu_348_p2);

    mul_32ns_32ns_64_1_1_U129 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_5_fu_352_p0,
        din1 => mul_ln68_5_fu_352_p1,
        dout => mul_ln68_5_fu_352_p2);

    mul_32ns_32ns_64_1_1_U130 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_6_fu_356_p0,
        din1 => mul_ln68_6_fu_356_p1,
        dout => mul_ln68_6_fu_356_p2);

    mul_32ns_32ns_64_1_1_U131 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_7_fu_360_p0,
        din1 => mul_ln68_7_fu_360_p1,
        dout => mul_ln68_7_fu_360_p2);

    mul_32ns_32ns_64_1_1_U132 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_8_fu_364_p0,
        din1 => mul_ln68_8_fu_364_p1,
        dout => mul_ln68_8_fu_364_p2);

    mul_32ns_32ns_64_1_1_U133 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_9_fu_368_p0,
        din1 => mul_ln68_9_fu_368_p1,
        dout => mul_ln68_9_fu_368_p2);

    mul_32ns_32ns_64_1_1_U134 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_10_fu_372_p0,
        din1 => mul_ln68_10_fu_372_p1,
        dout => mul_ln68_10_fu_372_p2);

    mul_32ns_32ns_64_1_1_U135 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_11_fu_376_p0,
        din1 => mul_ln68_11_fu_376_p1,
        dout => mul_ln68_11_fu_376_p2);

    mul_32ns_32ns_64_1_1_U136 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_12_fu_380_p0,
        din1 => mul_ln68_12_fu_380_p1,
        dout => mul_ln68_12_fu_380_p2);

    mul_32ns_32ns_64_1_1_U137 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_13_fu_384_p0,
        din1 => mul_ln68_13_fu_384_p1,
        dout => mul_ln68_13_fu_384_p2);

    mul_32ns_32ns_64_1_1_U138 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_14_fu_388_p0,
        din1 => mul_ln68_14_fu_388_p1,
        dout => mul_ln68_14_fu_388_p2);

    mul_32ns_32ns_64_1_1_U139 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_15_fu_392_p0,
        din1 => mul_ln68_15_fu_392_p1,
        dout => mul_ln68_15_fu_392_p2);

    mul_32ns_32ns_64_1_1_U140 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_16_fu_396_p0,
        din1 => mul_ln68_16_fu_396_p1,
        dout => mul_ln68_16_fu_396_p2);

    mul_32ns_32ns_64_1_1_U141 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_17_fu_400_p0,
        din1 => mul_ln68_17_fu_400_p1,
        dout => mul_ln68_17_fu_400_p2);

    mul_32ns_32ns_64_1_1_U142 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_18_fu_404_p0,
        din1 => mul_ln68_18_fu_404_p1,
        dout => mul_ln68_18_fu_404_p2);

    mul_32ns_32ns_64_1_1_U143 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_19_fu_408_p0,
        din1 => mul_ln68_19_fu_408_p1,
        dout => mul_ln68_19_fu_408_p2);

    mul_32ns_32ns_64_1_1_U144 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_20_fu_412_p0,
        din1 => mul_ln68_20_fu_412_p1,
        dout => mul_ln68_20_fu_412_p2);

    mul_32ns_32ns_64_1_1_U145 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_21_fu_416_p0,
        din1 => mul_ln68_21_fu_416_p1,
        dout => mul_ln68_21_fu_416_p2);

    mul_32ns_32ns_64_1_1_U146 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_22_fu_420_p0,
        din1 => mul_ln68_22_fu_420_p1,
        dout => mul_ln68_22_fu_420_p2);

    mul_32ns_32ns_64_1_1_U147 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_23_fu_424_p0,
        din1 => mul_ln68_23_fu_424_p1,
        dout => mul_ln68_23_fu_424_p2);

    mul_32ns_32ns_64_1_1_U148 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_24_fu_428_p0,
        din1 => mul_ln68_24_fu_428_p1,
        dout => mul_ln68_24_fu_428_p2);

    mul_32ns_32ns_64_1_1_U149 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_25_fu_432_p0,
        din1 => mul_ln68_25_fu_432_p1,
        dout => mul_ln68_25_fu_432_p2);

    mul_32ns_32ns_64_1_1_U150 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_26_fu_436_p0,
        din1 => mul_ln68_26_fu_436_p1,
        dout => mul_ln68_26_fu_436_p2);

    mul_32ns_32ns_64_1_1_U151 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_27_fu_440_p0,
        din1 => mul_ln68_27_fu_440_p1,
        dout => mul_ln68_27_fu_440_p2);

    mul_32ns_32ns_64_1_1_U152 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_28_fu_444_p0,
        din1 => mul_ln68_28_fu_444_p1,
        dout => mul_ln68_28_fu_444_p2);

    mul_32ns_32ns_64_1_1_U153 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_29_fu_448_p0,
        din1 => mul_ln68_29_fu_448_p1,
        dout => mul_ln68_29_fu_448_p2);

    mul_32ns_32ns_64_1_1_U154 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_30_fu_452_p0,
        din1 => mul_ln68_30_fu_452_p1,
        dout => mul_ln68_30_fu_452_p2);

    mul_32ns_32ns_64_1_1_U155 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_31_fu_456_p0,
        din1 => mul_ln68_31_fu_456_p1,
        dout => mul_ln68_31_fu_456_p2);

    mul_32ns_32ns_64_1_1_U156 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_32_fu_460_p0,
        din1 => mul_ln68_32_fu_460_p1,
        dout => mul_ln68_32_fu_460_p2);

    mul_32ns_32ns_64_1_1_U157 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_33_fu_464_p0,
        din1 => mul_ln68_33_fu_464_p1,
        dout => mul_ln68_33_fu_464_p2);

    mul_32ns_32ns_64_1_1_U158 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_34_fu_468_p0,
        din1 => mul_ln68_34_fu_468_p1,
        dout => mul_ln68_34_fu_468_p2);

    mul_32ns_32ns_64_1_1_U159 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_35_fu_472_p0,
        din1 => mul_ln68_35_fu_472_p1,
        dout => mul_ln68_35_fu_472_p2);

    mul_32ns_32ns_64_1_1_U160 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_36_fu_476_p0,
        din1 => mul_ln68_36_fu_476_p1,
        dout => mul_ln68_36_fu_476_p2);

    mul_32ns_32ns_64_1_1_U161 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_37_fu_480_p0,
        din1 => mul_ln68_37_fu_480_p1,
        dout => mul_ln68_37_fu_480_p2);

    mul_32ns_32ns_64_1_1_U162 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_38_fu_484_p0,
        din1 => mul_ln68_38_fu_484_p1,
        dout => mul_ln68_38_fu_484_p2);

    mul_32ns_32ns_64_1_1_U163 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_39_fu_488_p0,
        din1 => mul_ln68_39_fu_488_p1,
        dout => mul_ln68_39_fu_488_p2);

    mul_32ns_32ns_64_1_1_U164 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_40_fu_492_p0,
        din1 => mul_ln68_40_fu_492_p1,
        dout => mul_ln68_40_fu_492_p2);

    mul_32ns_32ns_64_1_1_U165 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_41_fu_496_p0,
        din1 => mul_ln68_41_fu_496_p1,
        dout => mul_ln68_41_fu_496_p2);

    mul_32ns_32ns_64_1_1_U166 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_42_fu_500_p0,
        din1 => mul_ln68_42_fu_500_p1,
        dout => mul_ln68_42_fu_500_p2);

    mul_32ns_32ns_64_1_1_U167 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_43_fu_504_p0,
        din1 => mul_ln68_43_fu_504_p1,
        dout => mul_ln68_43_fu_504_p2);

    mul_32ns_32ns_64_1_1_U168 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_44_fu_508_p0,
        din1 => mul_ln68_44_fu_508_p1,
        dout => mul_ln68_44_fu_508_p2);

    mul_32ns_32ns_64_1_1_U169 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_45_fu_512_p0,
        din1 => mul_ln68_45_fu_512_p1,
        dout => mul_ln68_45_fu_512_p2);

    mul_32ns_32ns_64_1_1_U170 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_46_fu_516_p0,
        din1 => mul_ln68_46_fu_516_p1,
        dout => mul_ln68_46_fu_516_p2);

    mul_32ns_32ns_64_1_1_U171 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_47_fu_520_p0,
        din1 => mul_ln68_47_fu_520_p1,
        dout => mul_ln68_47_fu_520_p2);

    mul_32ns_32ns_64_1_1_U172 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_48_fu_524_p0,
        din1 => mul_ln68_48_fu_524_p1,
        dout => mul_ln68_48_fu_524_p2);

    mul_32ns_32ns_64_1_1_U173 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_49_fu_528_p0,
        din1 => mul_ln68_49_fu_528_p1,
        dout => mul_ln68_49_fu_528_p2);

    mul_32ns_32ns_64_1_1_U174 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_50_fu_532_p0,
        din1 => mul_ln68_50_fu_532_p1,
        dout => mul_ln68_50_fu_532_p2);

    mul_32ns_32ns_64_1_1_U175 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_51_fu_536_p0,
        din1 => mul_ln68_51_fu_536_p1,
        dout => mul_ln68_51_fu_536_p2);

    mul_32ns_32ns_64_1_1_U176 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_52_fu_540_p0,
        din1 => mul_ln68_52_fu_540_p1,
        dout => mul_ln68_52_fu_540_p2);

    mul_32ns_32ns_64_1_1_U177 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_53_fu_544_p0,
        din1 => mul_ln68_53_fu_544_p1,
        dout => mul_ln68_53_fu_544_p2);

    mul_32ns_32ns_64_1_1_U178 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_54_fu_548_p0,
        din1 => mul_ln68_54_fu_548_p1,
        dout => mul_ln68_54_fu_548_p2);

    mul_39ns_6ns_44_1_1_U179 : component fiat_25519_carry_mul_mul_39ns_6ns_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 39,
        din1_WIDTH => 6,
        dout_WIDTH => 44)
    port map (
        din0 => mul_ln74_fu_552_p0,
        din1 => mul_ln74_fu_552_p1,
        dout => mul_ln74_fu_552_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                add_ln68_10_reg_2199 <= add_ln68_10_fu_1027_p2;
                add_ln68_14_reg_2214 <= add_ln68_14_fu_1047_p2;
                add_ln68_16_reg_2219 <= add_ln68_16_fu_1059_p2;
                add_ln68_20_reg_2234 <= add_ln68_20_fu_1079_p2;
                add_ln68_23_reg_2239 <= add_ln68_23_fu_1105_p2;
                add_ln68_24_reg_2249 <= add_ln68_24_fu_1115_p2;
                add_ln68_29_reg_2254 <= add_ln68_29_fu_1141_p2;
                add_ln68_32_reg_2259 <= add_ln68_32_fu_1167_p2;
                add_ln68_34_reg_2264 <= add_ln68_34_fu_1173_p2;
                add_ln68_35_reg_2269 <= add_ln68_35_fu_1179_p2;
                add_ln68_39_reg_2274 <= add_ln68_39_fu_1205_p2;
                add_ln68_3_reg_2159 <= add_ln68_3_fu_975_p2;
                add_ln68_44_reg_2279 <= add_ln68_44_fu_1237_p2;
                add_ln68_45_reg_2284 <= add_ln68_45_fu_1243_p2;
                add_ln68_46_reg_2289 <= add_ln68_46_fu_1249_p2;
                add_ln68_4_reg_2174 <= add_ln68_4_fu_995_p2;
                add_ln68_51_reg_2294 <= add_ln68_51_fu_1281_p2;
                add_ln68_55_reg_2299 <= add_ln68_55_fu_1313_p2;
                add_ln68_56_reg_2304 <= add_ln68_56_fu_1319_p2;
                add_ln68_57_reg_2309 <= add_ln68_57_fu_1325_p2;
                add_ln68_5_reg_2179 <= add_ln68_5_fu_1001_p2;
                add_ln68_8_reg_2194 <= add_ln68_8_fu_1015_p2;
                add_ln75_2_reg_2314 <= add_ln75_2_fu_1337_p2;
                lshr_ln74_1_reg_2154 <= add_ln74_fu_953_p2(63 downto 25);
                trunc_ln68_10_reg_2224 <= trunc_ln68_10_fu_1065_p1;
                trunc_ln68_11_reg_2229 <= trunc_ln68_11_fu_1069_p1;
                trunc_ln68_15_reg_2244 <= trunc_ln68_15_fu_1111_p1;
                trunc_ln68_3_reg_2164 <= trunc_ln68_3_fu_981_p1;
                trunc_ln68_4_reg_2184 <= trunc_ln68_4_fu_1007_p1;
                trunc_ln68_5_reg_2189 <= trunc_ln68_5_fu_1011_p1;
                trunc_ln68_7_reg_2204 <= trunc_ln68_7_fu_1033_p1;
                trunc_ln68_8_reg_2209 <= trunc_ln68_8_fu_1037_p1;
                trunc_ln74_3_reg_2169 <= add_ln74_fu_953_p2(50 downto 25);
                trunc_ln74_reg_2148 <= trunc_ln74_fu_905_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                add_ln76_1_reg_2330 <= add_ln76_1_fu_1542_p2;
                lshr_ln74_5_reg_2320 <= add_ln74_4_fu_1511_p2(63 downto 25);
                out1_w_3_reg_2335 <= out1_w_3_fu_1553_p2;
                out1_w_4_reg_2340 <= out1_w_4_fu_1565_p2;
                out1_w_5_reg_2345 <= out1_w_5_fu_1577_p2;
                trunc_ln74_7_reg_2325 <= add_ln74_4_fu_1511_p2(50 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                out1_w_1_reg_2385 <= out1_w_1_fu_1855_p2;
                out1_w_2_reg_2390 <= out1_w_2_fu_1885_p2;
                out1_w_reg_2380 <= out1_w_fu_1822_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                out1_w_6_reg_2355 <= out1_w_6_fu_1768_p2;
                out1_w_7_reg_2360 <= out1_w_7_fu_1780_p2;
                out1_w_8_reg_2365 <= out1_w_8_fu_1792_p2;
                out1_w_9_reg_2370 <= out1_w_9_fu_1798_p2;
                trunc_ln74_1_reg_2350 <= add_ln74_8_fu_1747_p2(63 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln24_1_reg_2066 <= arg1(63 downto 2);
                trunc_ln31_1_reg_2072 <= arg2(63 downto 2);
                trunc_ln87_1_reg_2078 <= out1(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state26, ap_CS_fsm_state33, grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_done, grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_done, grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_done, grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_done, mem_AWREADY, mem_ARREADY, mem_BVALID, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state28)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln68_10_fu_1027_p2 <= std_logic_vector(unsigned(add_ln68_9_fu_1021_p2) + unsigned(mul_ln68_11_fu_376_p2));
    add_ln68_11_fu_1435_p2 <= std_logic_vector(unsigned(add_ln68_10_reg_2199) + unsigned(add_ln68_8_reg_2194));
    add_ln68_12_fu_1443_p2 <= std_logic_vector(unsigned(trunc_ln68_8_reg_2209) + unsigned(trunc_ln68_7_reg_2204));
    add_ln68_13_fu_1041_p2 <= std_logic_vector(unsigned(mul_ln68_18_fu_404_p2) + unsigned(mul_ln68_14_fu_388_p2));
    add_ln68_14_fu_1047_p2 <= std_logic_vector(unsigned(add_ln68_13_fu_1041_p2) + unsigned(mul_ln68_16_fu_396_p2));
    add_ln68_15_fu_1053_p2 <= std_logic_vector(unsigned(mul_ln68_12_fu_380_p2) + unsigned(mul_ln68_20_fu_412_p2));
    add_ln68_16_fu_1059_p2 <= std_logic_vector(unsigned(add_ln68_15_fu_1053_p2) + unsigned(mul_ln68_10_fu_372_p2));
    add_ln68_17_fu_1483_p2 <= std_logic_vector(unsigned(add_ln68_16_reg_2219) + unsigned(add_ln68_14_reg_2214));
    add_ln68_18_fu_1491_p2 <= std_logic_vector(unsigned(trunc_ln68_11_reg_2229) + unsigned(trunc_ln68_10_reg_2224));
    add_ln68_19_fu_1073_p2 <= std_logic_vector(unsigned(mul_ln68_34_fu_468_p2) + unsigned(mul_ln68_30_fu_452_p2));
    add_ln68_20_fu_1079_p2 <= std_logic_vector(unsigned(add_ln68_19_fu_1073_p2) + unsigned(mul_ln68_28_fu_444_p2));
    add_ln68_21_fu_1085_p2 <= std_logic_vector(unsigned(mul_ln68_26_fu_436_p2) + unsigned(mul_ln68_24_fu_428_p2));
    add_ln68_22_fu_1091_p2 <= std_logic_vector(unsigned(mul_ln68_22_fu_420_p2) + unsigned(mul_ln68_32_fu_460_p2));
    add_ln68_23_fu_1105_p2 <= std_logic_vector(unsigned(add_ln68_22_fu_1091_p2) + unsigned(add_ln68_21_fu_1085_p2));
    add_ln68_24_fu_1115_p2 <= std_logic_vector(unsigned(trunc_ln68_14_fu_1101_p1) + unsigned(trunc_ln68_13_fu_1097_p1));
    add_ln68_25_fu_1595_p2 <= std_logic_vector(unsigned(add_ln68_23_reg_2239) + unsigned(add_ln68_20_reg_2234));
    add_ln68_26_fu_1603_p2 <= std_logic_vector(unsigned(add_ln68_24_reg_2249) + unsigned(trunc_ln68_15_reg_2244));
    add_ln68_27_fu_1121_p2 <= std_logic_vector(unsigned(mul_ln68_31_fu_456_p2) + unsigned(mul_ln68_33_fu_464_p2));
    add_ln68_28_fu_1127_p2 <= std_logic_vector(unsigned(mul_ln68_29_fu_448_p2) + unsigned(mul_ln68_27_fu_440_p2));
    add_ln68_29_fu_1141_p2 <= std_logic_vector(unsigned(add_ln68_28_fu_1127_p2) + unsigned(add_ln68_27_fu_1121_p2));
    add_ln68_2_fu_969_p2 <= std_logic_vector(unsigned(mul_ln68_4_fu_348_p2) + unsigned(mul_ln68_6_fu_356_p2));
    add_ln68_30_fu_1147_p2 <= std_logic_vector(unsigned(mul_ln68_23_fu_424_p2) + unsigned(mul_ln68_25_fu_432_p2));
    add_ln68_31_fu_1153_p2 <= std_logic_vector(unsigned(mul_ln68_21_fu_416_p2) + unsigned(mul_ln68_35_fu_472_p2));
    add_ln68_32_fu_1167_p2 <= std_logic_vector(unsigned(add_ln68_31_fu_1153_p2) + unsigned(add_ln68_30_fu_1147_p2));
    add_ln68_33_fu_1633_p2 <= std_logic_vector(unsigned(add_ln68_32_reg_2259) + unsigned(add_ln68_29_reg_2254));
    add_ln68_34_fu_1173_p2 <= std_logic_vector(unsigned(trunc_ln68_18_fu_1137_p1) + unsigned(trunc_ln68_17_fu_1133_p1));
    add_ln68_35_fu_1179_p2 <= std_logic_vector(unsigned(trunc_ln68_20_fu_1163_p1) + unsigned(trunc_ln68_19_fu_1159_p1));
    add_ln68_36_fu_1641_p2 <= std_logic_vector(unsigned(add_ln68_35_reg_2269) + unsigned(add_ln68_34_reg_2264));
    add_ln68_37_fu_1185_p2 <= std_logic_vector(unsigned(mul_ln68_47_fu_520_p2) + unsigned(mul_ln68_53_fu_544_p2));
    add_ln68_38_fu_1191_p2 <= std_logic_vector(unsigned(mul_ln68_49_fu_528_p2) + unsigned(mul_ln68_43_fu_504_p2));
    add_ln68_39_fu_1205_p2 <= std_logic_vector(unsigned(add_ln68_38_fu_1191_p2) + unsigned(add_ln68_37_fu_1185_p2));
    add_ln68_3_fu_975_p2 <= std_logic_vector(unsigned(add_ln68_2_fu_969_p2) + unsigned(mul_ln68_8_fu_364_p2));
    add_ln68_40_fu_1211_p2 <= std_logic_vector(unsigned(mul_ln68_37_fu_480_p2) + unsigned(mul_ln68_41_fu_496_p2));
    add_ln68_41_fu_1217_p2 <= std_logic_vector(unsigned(mul_ln68_39_fu_488_p2) + unsigned(mul_ln68_51_fu_536_p2));
    add_ln68_42_fu_1681_p2 <= std_logic_vector(unsigned(add_ln68_44_reg_2279) + unsigned(add_ln68_39_reg_2274));
    add_ln68_43_fu_1223_p2 <= std_logic_vector(unsigned(add_ln68_41_fu_1217_p2) + unsigned(mul_ln68_45_fu_512_p2));
    add_ln68_44_fu_1237_p2 <= std_logic_vector(unsigned(add_ln68_43_fu_1223_p2) + unsigned(add_ln68_40_fu_1211_p2));
    add_ln68_45_fu_1243_p2 <= std_logic_vector(unsigned(trunc_ln68_23_fu_1201_p1) + unsigned(trunc_ln68_22_fu_1197_p1));
    add_ln68_46_fu_1249_p2 <= std_logic_vector(unsigned(trunc_ln68_25_fu_1233_p1) + unsigned(trunc_ln68_24_fu_1229_p1));
    add_ln68_47_fu_1689_p2 <= std_logic_vector(unsigned(add_ln68_46_reg_2289) + unsigned(add_ln68_45_reg_2284));
    add_ln68_48_fu_1255_p2 <= std_logic_vector(unsigned(mul_ln68_50_fu_532_p2) + unsigned(mul_ln68_52_fu_540_p2));
    add_ln68_49_fu_1261_p2 <= std_logic_vector(unsigned(mul_ln68_46_fu_516_p2) + unsigned(mul_ln68_44_fu_508_p2));
    add_ln68_4_fu_995_p2 <= std_logic_vector(unsigned(mul_ln68_3_fu_344_p2) + unsigned(mul_ln68_7_fu_360_p2));
    add_ln68_50_fu_1267_p2 <= std_logic_vector(unsigned(add_ln68_49_fu_1261_p2) + unsigned(mul_ln68_48_fu_524_p2));
    add_ln68_51_fu_1281_p2 <= std_logic_vector(unsigned(add_ln68_50_fu_1267_p2) + unsigned(add_ln68_48_fu_1255_p2));
    add_ln68_52_fu_1287_p2 <= std_logic_vector(unsigned(mul_ln68_36_fu_476_p2) + unsigned(mul_ln68_38_fu_484_p2));
    add_ln68_53_fu_1293_p2 <= std_logic_vector(unsigned(mul_ln68_40_fu_492_p2) + unsigned(mul_ln68_54_fu_548_p2));
    add_ln68_54_fu_1299_p2 <= std_logic_vector(unsigned(add_ln68_53_fu_1293_p2) + unsigned(mul_ln68_42_fu_500_p2));
    add_ln68_55_fu_1313_p2 <= std_logic_vector(unsigned(add_ln68_54_fu_1299_p2) + unsigned(add_ln68_52_fu_1287_p2));
    add_ln68_56_fu_1319_p2 <= std_logic_vector(unsigned(trunc_ln68_28_fu_1277_p1) + unsigned(trunc_ln68_27_fu_1273_p1));
    add_ln68_57_fu_1325_p2 <= std_logic_vector(unsigned(trunc_ln68_30_fu_1309_p1) + unsigned(trunc_ln68_29_fu_1305_p1));
    add_ln68_5_fu_1001_p2 <= std_logic_vector(unsigned(mul_ln68_5_fu_352_p2) + unsigned(mul_ln68_9_fu_368_p2));
    add_ln68_6_fu_1387_p2 <= std_logic_vector(unsigned(add_ln68_5_reg_2179) + unsigned(add_ln68_4_reg_2174));
    add_ln68_7_fu_1395_p2 <= std_logic_vector(unsigned(trunc_ln68_5_reg_2189) + unsigned(trunc_ln68_4_reg_2184));
    add_ln68_8_fu_1015_p2 <= std_logic_vector(unsigned(mul_ln68_13_fu_384_p2) + unsigned(mul_ln68_19_fu_408_p2));
    add_ln68_9_fu_1021_p2 <= std_logic_vector(unsigned(mul_ln68_15_fu_392_p2) + unsigned(mul_ln68_17_fu_400_p2));
    add_ln68_fu_923_p2 <= std_logic_vector(unsigned(mul_ln68_2_fu_340_p2) + unsigned(mul_ln68_fu_332_p2));
    add_ln74_10_fu_1362_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3_1218338_out) + unsigned(zext_ln74_2_fu_1355_p1));
    add_ln74_11_fu_1409_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3337_out) + unsigned(zext_ln74_3_fu_1383_p1));
    add_ln74_12_fu_1457_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2_1233336_out) + unsigned(zext_ln74_4_fu_1431_p1));
    add_ln74_13_fu_1505_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2335_out) + unsigned(zext_ln74_5_fu_1479_p1));
    add_ln74_14_fu_1607_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1_1248334_out) + unsigned(zext_ln74_6_fu_1592_p1));
    add_ln74_15_fu_1655_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1333_out) + unsigned(zext_ln74_7_fu_1629_p1));
    add_ln74_16_fu_1703_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1309332_out) + unsigned(zext_ln74_8_fu_1677_p1));
    add_ln74_17_fu_1743_p2 <= std_logic_vector(unsigned(add_ln68_57_reg_2309) + unsigned(add_ln68_56_reg_2304));
    add_ln74_1_fu_1368_p2 <= std_logic_vector(unsigned(add_ln74_10_fu_1362_p2) + unsigned(add_ln68_3_reg_2159));
    add_ln74_2_fu_1415_p2 <= std_logic_vector(unsigned(add_ln74_11_fu_1409_p2) + unsigned(add_ln68_6_fu_1387_p2));
    add_ln74_3_fu_1463_p2 <= std_logic_vector(unsigned(add_ln74_12_fu_1457_p2) + unsigned(add_ln68_11_fu_1435_p2));
    add_ln74_4_fu_1511_p2 <= std_logic_vector(unsigned(add_ln74_13_fu_1505_p2) + unsigned(add_ln68_17_fu_1483_p2));
    add_ln74_5_fu_1613_p2 <= std_logic_vector(unsigned(add_ln74_14_fu_1607_p2) + unsigned(add_ln68_25_fu_1595_p2));
    add_ln74_6_fu_1661_p2 <= std_logic_vector(unsigned(add_ln74_15_fu_1655_p2) + unsigned(add_ln68_33_fu_1633_p2));
    add_ln74_7_fu_1709_p2 <= std_logic_vector(unsigned(add_ln74_16_fu_1703_p2) + unsigned(add_ln68_42_fu_1681_p2));
    add_ln74_8_fu_1747_p2 <= std_logic_vector(unsigned(arr_2_fu_1729_p2) + unsigned(zext_ln74_9_fu_1725_p1));
    add_ln74_9_fu_947_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4339_out) + unsigned(zext_ln74_1_fu_919_p1));
    add_ln74_fu_953_p2 <= std_logic_vector(unsigned(add_ln74_9_fu_947_p2) + unsigned(add_ln68_fu_923_p2));
    add_ln75_1_fu_1331_p2 <= std_logic_vector(unsigned(trunc_ln68_fu_929_p1) + unsigned(trunc_ln74_2_fu_937_p4));
    add_ln75_2_fu_1337_p2 <= std_logic_vector(unsigned(add_ln75_1_fu_1331_p2) + unsigned(trunc_ln68_1_fu_933_p1));
    add_ln75_fu_1831_p2 <= std_logic_vector(unsigned(mul_ln74_fu_552_p2) + unsigned(zext_ln75_fu_1828_p1));
    add_ln76_1_fu_1542_p2 <= std_logic_vector(unsigned(add_ln76_2_fu_1537_p2) + unsigned(trunc_ln68_3_reg_2164));
    add_ln76_2_fu_1537_p2 <= std_logic_vector(unsigned(trunc_ln68_2_fu_1358_p1) + unsigned(trunc_ln74_3_reg_2169));
    add_ln76_fu_1864_p2 <= std_logic_vector(unsigned(zext_ln75_1_fu_1847_p1) + unsigned(zext_ln76_fu_1861_p1));
    add_ln77_fu_1547_p2 <= std_logic_vector(unsigned(trunc_ln68_6_fu_1391_p1) + unsigned(trunc_ln74_4_fu_1399_p4));
    add_ln78_fu_1559_p2 <= std_logic_vector(unsigned(trunc_ln68_9_fu_1439_p1) + unsigned(trunc_ln74_5_fu_1447_p4));
    add_ln79_fu_1571_p2 <= std_logic_vector(unsigned(trunc_ln68_12_fu_1487_p1) + unsigned(trunc_ln74_6_fu_1495_p4));
    add_ln80_fu_1763_p2 <= std_logic_vector(unsigned(trunc_ln68_16_fu_1599_p1) + unsigned(trunc_ln74_7_reg_2325));
    add_ln81_fu_1774_p2 <= std_logic_vector(unsigned(trunc_ln68_21_fu_1637_p1) + unsigned(trunc_ln74_8_fu_1645_p4));
    add_ln82_fu_1786_p2 <= std_logic_vector(unsigned(trunc_ln68_26_fu_1685_p1) + unsigned(trunc_ln74_9_fu_1693_p4));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_done)
    begin
        if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(mem_ARREADY)
    begin
        if ((mem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_done)
    begin
        if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_done)
    begin
        if ((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(mem_AWREADY)
    begin
        if ((mem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_done)
    begin
        if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(mem_ARREADY)
    begin
        if ((mem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(mem_BVALID)
    begin
        if ((mem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state33, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state33, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    arr_2_fu_1729_p2 <= std_logic_vector(unsigned(add_ln68_55_reg_2299) + unsigned(add_ln68_51_reg_2294));
    arr_fu_791_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4_1203340_out) + unsigned(mul_ln68_1_fu_336_p2));
    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg;
    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg;
    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg;
    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start <= grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg;
    lshr_ln74_2_fu_1373_p4 <= add_ln74_1_fu_1368_p2(63 downto 26);
    lshr_ln74_3_fu_1421_p4 <= add_ln74_2_fu_1415_p2(63 downto 25);
    lshr_ln74_4_fu_1469_p4 <= add_ln74_3_fu_1463_p2(63 downto 26);
    lshr_ln74_6_fu_1619_p4 <= add_ln74_5_fu_1613_p2(63 downto 26);
    lshr_ln74_7_fu_1667_p4 <= add_ln74_6_fu_1661_p2(63 downto 25);
    lshr_ln74_8_fu_1715_p4 <= add_ln74_7_fu_1709_p2(63 downto 26);
    lshr_ln_fu_909_p4 <= arr_fu_791_p2(63 downto 26);

    mem_ARADDR_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state12, grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARADDR, grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARADDR, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state21, sext_ln24_fu_587_p1, sext_ln31_fu_597_p1)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            mem_ARADDR <= sext_ln31_fu_597_p1;
        elsif (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARADDR <= sext_ln24_fu_587_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            mem_ARADDR <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARADDR <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARADDR;
        else 
            mem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARLEN_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state12, grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARLEN, grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARLEN, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if ((((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            mem_ARLEN <= ap_const_lv32_A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            mem_ARLEN <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARLEN <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARLEN;
        else 
            mem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state12, grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARVALID, grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARVALID, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if ((((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            mem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            mem_ARVALID <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARVALID <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARVALID;
        else 
            mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_AWADDR_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state27, grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWADDR, mem_AWREADY, ap_CS_fsm_state28, sext_ln87_fu_1804_p1)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            mem_AWADDR <= sext_ln87_fu_1804_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            mem_AWADDR <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWADDR;
        else 
            mem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWLEN_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state27, grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWLEN, mem_AWREADY, ap_CS_fsm_state28)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            mem_AWLEN <= ap_const_lv32_A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            mem_AWLEN <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWLEN;
        else 
            mem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWVALID_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state27, grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWVALID, mem_AWREADY, ap_CS_fsm_state28)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            mem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            mem_AWVALID <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWVALID;
        else 
            mem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_BREADY_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state27, grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_BREADY, mem_BVALID, ap_CS_fsm_state28)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            mem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            mem_BREADY <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_BREADY;
        else 
            mem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_RREADY_assign_proc : process(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_RREADY, grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            mem_RREADY <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_RREADY <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_RREADY;
        else 
            mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_WVALID_assign_proc : process(ap_CS_fsm_state27, grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WVALID, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            mem_WVALID <= grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WVALID;
        else 
            mem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_blk_n_AR_assign_proc : process(m_axi_mem_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_blk_n_AR <= m_axi_mem_ARREADY;
        else 
            mem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_AW_assign_proc : process(m_axi_mem_AWREADY, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            mem_blk_n_AW <= m_axi_mem_AWREADY;
        else 
            mem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_B_assign_proc : process(m_axi_mem_BVALID, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            mem_blk_n_B <= m_axi_mem_BVALID;
        else 
            mem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    mul_ln68_10_fu_372_p0 <= zext_ln68_9_fu_763_p1(32 - 1 downto 0);
    mul_ln68_10_fu_372_p1 <= zext_ln68_4_fu_713_p1(32 - 1 downto 0);
    mul_ln68_11_fu_376_p0 <= zext_ln68_9_fu_763_p1(32 - 1 downto 0);
    mul_ln68_11_fu_376_p1 <= zext_ln68_5_fu_721_p1(32 - 1 downto 0);
    mul_ln68_12_fu_380_p0 <= zext_ln68_11_fu_797_p1(32 - 1 downto 0);
    mul_ln68_12_fu_380_p1 <= zext_ln68_5_fu_721_p1(32 - 1 downto 0);
    mul_ln68_13_fu_384_p0 <= zext_ln68_12_fu_810_p1(32 - 1 downto 0);
    mul_ln68_13_fu_384_p1 <= zext_ln68_6_fu_730_p1(32 - 1 downto 0);
    mul_ln68_14_fu_388_p0 <= zext_ln68_13_fu_818_p1(32 - 1 downto 0);
    mul_ln68_14_fu_388_p1 <= zext_ln68_6_fu_730_p1(32 - 1 downto 0);
    mul_ln68_15_fu_392_p0 <= zext_ln68_13_fu_818_p1(32 - 1 downto 0);
    mul_ln68_15_fu_392_p1 <= zext_ln68_7_fu_740_p1(32 - 1 downto 0);
    mul_ln68_16_fu_396_p0 <= zext_ln68_14_fu_829_p1(32 - 1 downto 0);
    mul_ln68_16_fu_396_p1 <= zext_ln68_7_fu_740_p1(32 - 1 downto 0);
    mul_ln68_17_fu_400_p0 <= zext_ln68_15_fu_841_p1(32 - 1 downto 0);
    mul_ln68_17_fu_400_p1 <= zext_ln68_8_fu_751_p1(32 - 1 downto 0);
    mul_ln68_18_fu_404_p0 <= zext_ln68_16_fu_848_p1(32 - 1 downto 0);
    mul_ln68_18_fu_404_p1 <= zext_ln68_8_fu_751_p1(32 - 1 downto 0);
    mul_ln68_19_fu_408_p0 <= zext_ln68_16_fu_848_p1(32 - 1 downto 0);
    mul_ln68_19_fu_408_p1 <= zext_ln68_10_fu_777_p1(32 - 1 downto 0);
    mul_ln68_1_fu_336_p0 <= zext_ln68_9_fu_763_p1(32 - 1 downto 0);
    mul_ln68_1_fu_336_p1 <= zext_ln68_10_fu_777_p1(32 - 1 downto 0);
    mul_ln68_20_fu_412_p0 <= zext_ln68_17_fu_857_p1(32 - 1 downto 0);
    mul_ln68_20_fu_412_p1 <= zext_ln68_10_fu_777_p1(32 - 1 downto 0);
    mul_ln68_21_fu_416_p0 <= zext_ln68_9_fu_763_p1(32 - 1 downto 0);
    mul_ln68_21_fu_416_p1 <= zext_ln68_2_fu_700_p1(32 - 1 downto 0);
    mul_ln68_22_fu_420_p0 <= zext_ln68_9_fu_763_p1(32 - 1 downto 0);
    mul_ln68_22_fu_420_p1 <= zext_ln68_3_fu_706_p1(32 - 1 downto 0);
    mul_ln68_23_fu_424_p0 <= zext_ln68_11_fu_797_p1(32 - 1 downto 0);
    mul_ln68_23_fu_424_p1 <= zext_ln68_3_fu_706_p1(32 - 1 downto 0);
    mul_ln68_24_fu_428_p0 <= zext_ln68_12_fu_810_p1(32 - 1 downto 0);
    mul_ln68_24_fu_428_p1 <= zext_ln68_4_fu_713_p1(32 - 1 downto 0);
    mul_ln68_25_fu_432_p0 <= zext_ln68_13_fu_818_p1(32 - 1 downto 0);
    mul_ln68_25_fu_432_p1 <= zext_ln68_4_fu_713_p1(32 - 1 downto 0);
    mul_ln68_26_fu_436_p0 <= zext_ln68_13_fu_818_p1(32 - 1 downto 0);
    mul_ln68_26_fu_436_p1 <= zext_ln68_5_fu_721_p1(32 - 1 downto 0);
    mul_ln68_27_fu_440_p0 <= zext_ln68_14_fu_829_p1(32 - 1 downto 0);
    mul_ln68_27_fu_440_p1 <= zext_ln68_5_fu_721_p1(32 - 1 downto 0);
    mul_ln68_28_fu_444_p0 <= zext_ln68_15_fu_841_p1(32 - 1 downto 0);
    mul_ln68_28_fu_444_p1 <= zext_ln68_6_fu_730_p1(32 - 1 downto 0);
    mul_ln68_29_fu_448_p0 <= zext_ln68_16_fu_848_p1(32 - 1 downto 0);
    mul_ln68_29_fu_448_p1 <= zext_ln68_6_fu_730_p1(32 - 1 downto 0);
    mul_ln68_2_fu_340_p0 <= zext_ln68_11_fu_797_p1(32 - 1 downto 0);
    mul_ln68_2_fu_340_p1 <= zext_ln68_10_fu_777_p1(32 - 1 downto 0);
    mul_ln68_30_fu_452_p0 <= zext_ln68_16_fu_848_p1(32 - 1 downto 0);
    mul_ln68_30_fu_452_p1 <= zext_ln68_7_fu_740_p1(32 - 1 downto 0);
    mul_ln68_31_fu_456_p0 <= zext_ln68_17_fu_857_p1(32 - 1 downto 0);
    mul_ln68_31_fu_456_p1 <= zext_ln68_7_fu_740_p1(32 - 1 downto 0);
    mul_ln68_32_fu_460_p0 <= zext_ln68_18_fu_868_p1(32 - 1 downto 0);
    mul_ln68_32_fu_460_p1 <= zext_ln68_8_fu_751_p1(32 - 1 downto 0);
    mul_ln68_33_fu_464_p0 <= zext_ln68_19_fu_874_p1(32 - 1 downto 0);
    mul_ln68_33_fu_464_p1 <= zext_ln68_8_fu_751_p1(32 - 1 downto 0);
    mul_ln68_34_fu_468_p0 <= zext_ln68_19_fu_874_p1(32 - 1 downto 0);
    mul_ln68_34_fu_468_p1 <= zext_ln68_10_fu_777_p1(32 - 1 downto 0);
    mul_ln68_35_fu_472_p0 <= zext_ln68_20_fu_881_p1(32 - 1 downto 0);
    mul_ln68_35_fu_472_p1 <= zext_ln68_10_fu_777_p1(32 - 1 downto 0);
    mul_ln68_36_fu_476_p0 <= zext_ln68_9_fu_763_p1(32 - 1 downto 0);
    mul_ln68_36_fu_476_p1 <= mul_ln68_36_fu_476_p10(32 - 1 downto 0);
    mul_ln68_36_fu_476_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out),64));
    mul_ln68_37_fu_480_p0 <= zext_ln68_9_fu_763_p1(32 - 1 downto 0);
    mul_ln68_37_fu_480_p1 <= zext_ln68_1_fu_695_p1(32 - 1 downto 0);
    mul_ln68_38_fu_484_p0 <= zext_ln68_11_fu_797_p1(32 - 1 downto 0);
    mul_ln68_38_fu_484_p1 <= zext_ln68_1_fu_695_p1(32 - 1 downto 0);
    mul_ln68_39_fu_488_p0 <= zext_ln68_12_fu_810_p1(32 - 1 downto 0);
    mul_ln68_39_fu_488_p1 <= zext_ln68_2_fu_700_p1(32 - 1 downto 0);
    mul_ln68_3_fu_344_p0 <= zext_ln68_9_fu_763_p1(32 - 1 downto 0);
    mul_ln68_3_fu_344_p1 <= zext_ln68_6_fu_730_p1(32 - 1 downto 0);
    mul_ln68_40_fu_492_p0 <= zext_ln68_13_fu_818_p1(32 - 1 downto 0);
    mul_ln68_40_fu_492_p1 <= zext_ln68_2_fu_700_p1(32 - 1 downto 0);
    mul_ln68_41_fu_496_p0 <= zext_ln68_13_fu_818_p1(32 - 1 downto 0);
    mul_ln68_41_fu_496_p1 <= zext_ln68_3_fu_706_p1(32 - 1 downto 0);
    mul_ln68_42_fu_500_p0 <= zext_ln68_14_fu_829_p1(32 - 1 downto 0);
    mul_ln68_42_fu_500_p1 <= zext_ln68_3_fu_706_p1(32 - 1 downto 0);
    mul_ln68_43_fu_504_p0 <= zext_ln68_15_fu_841_p1(32 - 1 downto 0);
    mul_ln68_43_fu_504_p1 <= zext_ln68_4_fu_713_p1(32 - 1 downto 0);
    mul_ln68_44_fu_508_p0 <= zext_ln68_16_fu_848_p1(32 - 1 downto 0);
    mul_ln68_44_fu_508_p1 <= zext_ln68_4_fu_713_p1(32 - 1 downto 0);
    mul_ln68_45_fu_512_p0 <= zext_ln68_16_fu_848_p1(32 - 1 downto 0);
    mul_ln68_45_fu_512_p1 <= zext_ln68_5_fu_721_p1(32 - 1 downto 0);
    mul_ln68_46_fu_516_p0 <= zext_ln68_17_fu_857_p1(32 - 1 downto 0);
    mul_ln68_46_fu_516_p1 <= zext_ln68_5_fu_721_p1(32 - 1 downto 0);
    mul_ln68_47_fu_520_p0 <= zext_ln68_18_fu_868_p1(32 - 1 downto 0);
    mul_ln68_47_fu_520_p1 <= zext_ln68_6_fu_730_p1(32 - 1 downto 0);
    mul_ln68_48_fu_524_p0 <= zext_ln68_19_fu_874_p1(32 - 1 downto 0);
    mul_ln68_48_fu_524_p1 <= zext_ln68_6_fu_730_p1(32 - 1 downto 0);
    mul_ln68_49_fu_528_p0 <= zext_ln68_19_fu_874_p1(32 - 1 downto 0);
    mul_ln68_49_fu_528_p1 <= zext_ln68_7_fu_740_p1(32 - 1 downto 0);
    mul_ln68_4_fu_348_p0 <= zext_ln68_9_fu_763_p1(32 - 1 downto 0);
    mul_ln68_4_fu_348_p1 <= zext_ln68_7_fu_740_p1(32 - 1 downto 0);
    mul_ln68_50_fu_532_p0 <= zext_ln68_20_fu_881_p1(32 - 1 downto 0);
    mul_ln68_50_fu_532_p1 <= zext_ln68_7_fu_740_p1(32 - 1 downto 0);
    mul_ln68_51_fu_536_p0 <= mul_ln68_51_fu_536_p00(32 - 1 downto 0);
    mul_ln68_51_fu_536_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln68_3_fu_886_p2),64));
    mul_ln68_51_fu_536_p1 <= zext_ln68_8_fu_751_p1(32 - 1 downto 0);
    mul_ln68_52_fu_540_p0 <= zext_ln68_22_fu_896_p1(32 - 1 downto 0);
    mul_ln68_52_fu_540_p1 <= zext_ln68_8_fu_751_p1(32 - 1 downto 0);
    mul_ln68_53_fu_544_p0 <= zext_ln68_22_fu_896_p1(32 - 1 downto 0);
    mul_ln68_53_fu_544_p1 <= zext_ln68_10_fu_777_p1(32 - 1 downto 0);
    mul_ln68_54_fu_548_p0 <= mul_ln68_54_fu_548_p00(32 - 1 downto 0);
    mul_ln68_54_fu_548_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out),64));
    mul_ln68_54_fu_548_p1 <= zext_ln68_10_fu_777_p1(32 - 1 downto 0);
    mul_ln68_5_fu_352_p0 <= zext_ln68_11_fu_797_p1(32 - 1 downto 0);
    mul_ln68_5_fu_352_p1 <= zext_ln68_7_fu_740_p1(32 - 1 downto 0);
    mul_ln68_6_fu_356_p0 <= zext_ln68_12_fu_810_p1(32 - 1 downto 0);
    mul_ln68_6_fu_356_p1 <= zext_ln68_8_fu_751_p1(32 - 1 downto 0);
    mul_ln68_7_fu_360_p0 <= zext_ln68_13_fu_818_p1(32 - 1 downto 0);
    mul_ln68_7_fu_360_p1 <= zext_ln68_8_fu_751_p1(32 - 1 downto 0);
    mul_ln68_8_fu_364_p0 <= zext_ln68_13_fu_818_p1(32 - 1 downto 0);
    mul_ln68_8_fu_364_p1 <= zext_ln68_10_fu_777_p1(32 - 1 downto 0);
    mul_ln68_9_fu_368_p0 <= zext_ln68_14_fu_829_p1(32 - 1 downto 0);
    mul_ln68_9_fu_368_p1 <= zext_ln68_10_fu_777_p1(32 - 1 downto 0);
    mul_ln68_fu_332_p0 <= zext_ln68_9_fu_763_p1(32 - 1 downto 0);
    mul_ln68_fu_332_p1 <= zext_ln68_8_fu_751_p1(32 - 1 downto 0);
    mul_ln74_fu_552_p0 <= mul_ln74_fu_552_p00(39 - 1 downto 0);
    mul_ln74_fu_552_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln74_1_reg_2350),44));
    mul_ln74_fu_552_p1 <= ap_const_lv44_13(6 - 1 downto 0);
    out1_w_1_fu_1855_p2 <= std_logic_vector(unsigned(zext_ln75_2_fu_1851_p1) + unsigned(add_ln75_2_reg_2314));
    out1_w_2_fu_1885_p2 <= std_logic_vector(unsigned(zext_ln76_2_fu_1882_p1) + unsigned(zext_ln76_1_fu_1878_p1));
    out1_w_3_fu_1553_p2 <= std_logic_vector(unsigned(add_ln77_fu_1547_p2) + unsigned(add_ln68_7_fu_1395_p2));
    out1_w_4_fu_1565_p2 <= std_logic_vector(unsigned(add_ln78_fu_1559_p2) + unsigned(add_ln68_12_fu_1443_p2));
    out1_w_5_fu_1577_p2 <= std_logic_vector(unsigned(add_ln79_fu_1571_p2) + unsigned(add_ln68_18_fu_1491_p2));
    out1_w_6_fu_1768_p2 <= std_logic_vector(unsigned(add_ln80_fu_1763_p2) + unsigned(add_ln68_26_fu_1603_p2));
    out1_w_7_fu_1780_p2 <= std_logic_vector(unsigned(add_ln81_fu_1774_p2) + unsigned(add_ln68_36_fu_1641_p2));
    out1_w_8_fu_1792_p2 <= std_logic_vector(unsigned(add_ln82_fu_1786_p2) + unsigned(add_ln68_47_fu_1689_p2));
    out1_w_9_fu_1798_p2 <= std_logic_vector(unsigned(add_ln74_17_fu_1743_p2) + unsigned(trunc_ln74_s_fu_1733_p4));
    out1_w_fu_1822_p2 <= std_logic_vector(unsigned(trunc_ln74_10_fu_1818_p1) + unsigned(trunc_ln74_reg_2148));
        sext_ln24_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln24_1_reg_2066),64));

        sext_ln31_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln31_1_reg_2072),64));

        sext_ln87_fu_1804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln87_1_reg_2078),64));

    shl_ln68_1_fu_836_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_2_fu_863_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_3_fu_886_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_fu_805_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_fu_1870_p3 <= add_ln76_fu_1864_p2(25 downto 25);
    tmp_s_fu_1837_p4 <= add_ln75_fu_1831_p2(43 downto 26);
    trunc_ln68_10_fu_1065_p1 <= add_ln68_14_fu_1047_p2(25 - 1 downto 0);
    trunc_ln68_11_fu_1069_p1 <= add_ln68_16_fu_1059_p2(25 - 1 downto 0);
    trunc_ln68_12_fu_1487_p1 <= grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2335_out(25 - 1 downto 0);
    trunc_ln68_13_fu_1097_p1 <= add_ln68_21_fu_1085_p2(26 - 1 downto 0);
    trunc_ln68_14_fu_1101_p1 <= add_ln68_22_fu_1091_p2(26 - 1 downto 0);
    trunc_ln68_15_fu_1111_p1 <= add_ln68_20_fu_1079_p2(26 - 1 downto 0);
    trunc_ln68_16_fu_1599_p1 <= grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1_1248334_out(26 - 1 downto 0);
    trunc_ln68_17_fu_1133_p1 <= add_ln68_27_fu_1121_p2(25 - 1 downto 0);
    trunc_ln68_18_fu_1137_p1 <= add_ln68_28_fu_1127_p2(25 - 1 downto 0);
    trunc_ln68_19_fu_1159_p1 <= add_ln68_30_fu_1147_p2(25 - 1 downto 0);
    trunc_ln68_1_fu_933_p1 <= add_ln68_fu_923_p2(25 - 1 downto 0);
    trunc_ln68_20_fu_1163_p1 <= add_ln68_31_fu_1153_p2(25 - 1 downto 0);
    trunc_ln68_21_fu_1637_p1 <= grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1333_out(25 - 1 downto 0);
    trunc_ln68_22_fu_1197_p1 <= add_ln68_37_fu_1185_p2(26 - 1 downto 0);
    trunc_ln68_23_fu_1201_p1 <= add_ln68_38_fu_1191_p2(26 - 1 downto 0);
    trunc_ln68_24_fu_1229_p1 <= add_ln68_40_fu_1211_p2(26 - 1 downto 0);
    trunc_ln68_25_fu_1233_p1 <= add_ln68_43_fu_1223_p2(26 - 1 downto 0);
    trunc_ln68_26_fu_1685_p1 <= grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1309332_out(26 - 1 downto 0);
    trunc_ln68_27_fu_1273_p1 <= add_ln68_48_fu_1255_p2(25 - 1 downto 0);
    trunc_ln68_28_fu_1277_p1 <= add_ln68_50_fu_1267_p2(25 - 1 downto 0);
    trunc_ln68_29_fu_1305_p1 <= add_ln68_52_fu_1287_p2(25 - 1 downto 0);
    trunc_ln68_2_fu_1358_p1 <= grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3_1218338_out(26 - 1 downto 0);
    trunc_ln68_30_fu_1309_p1 <= add_ln68_54_fu_1299_p2(25 - 1 downto 0);
    trunc_ln68_3_fu_981_p1 <= add_ln68_3_fu_975_p2(26 - 1 downto 0);
    trunc_ln68_4_fu_1007_p1 <= add_ln68_4_fu_995_p2(25 - 1 downto 0);
    trunc_ln68_5_fu_1011_p1 <= add_ln68_5_fu_1001_p2(25 - 1 downto 0);
    trunc_ln68_6_fu_1391_p1 <= grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3337_out(25 - 1 downto 0);
    trunc_ln68_7_fu_1033_p1 <= add_ln68_8_fu_1015_p2(26 - 1 downto 0);
    trunc_ln68_8_fu_1037_p1 <= add_ln68_10_fu_1027_p2(26 - 1 downto 0);
    trunc_ln68_9_fu_1439_p1 <= grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2_1233336_out(26 - 1 downto 0);
    trunc_ln68_fu_929_p1 <= grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4339_out(25 - 1 downto 0);
    trunc_ln74_10_fu_1818_p1 <= mul_ln74_fu_552_p2(26 - 1 downto 0);
    trunc_ln74_2_fu_937_p4 <= arr_fu_791_p2(50 downto 26);
    trunc_ln74_4_fu_1399_p4 <= add_ln74_1_fu_1368_p2(50 downto 26);
    trunc_ln74_5_fu_1447_p4 <= add_ln74_2_fu_1415_p2(50 downto 25);
    trunc_ln74_6_fu_1495_p4 <= add_ln74_3_fu_1463_p2(50 downto 26);
    trunc_ln74_8_fu_1645_p4 <= add_ln74_5_fu_1613_p2(50 downto 26);
    trunc_ln74_9_fu_1693_p4 <= add_ln74_6_fu_1661_p2(50 downto 25);
    trunc_ln74_fu_905_p1 <= arr_fu_791_p2(26 - 1 downto 0);
    trunc_ln74_s_fu_1733_p4 <= add_ln74_7_fu_1709_p2(50 downto 26);
    zext_ln68_10_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_out),64));
    zext_ln68_11_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out),64));
    zext_ln68_12_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln68_fu_805_p2),64));
    zext_ln68_13_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out),64));
    zext_ln68_14_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out),64));
    zext_ln68_15_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln68_1_fu_836_p2),64));
    zext_ln68_16_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out),64));
    zext_ln68_17_fu_857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out),64));
    zext_ln68_18_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln68_2_fu_863_p2),64));
    zext_ln68_19_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out),64));
    zext_ln68_1_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out),64));
    zext_ln68_20_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out),64));
    zext_ln68_22_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out),64));
    zext_ln68_2_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out),64));
    zext_ln68_3_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out),64));
    zext_ln68_4_fu_713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out),64));
    zext_ln68_5_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out),64));
    zext_ln68_6_fu_730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out),64));
    zext_ln68_7_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out),64));
    zext_ln68_8_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out),64));
    zext_ln68_9_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_out),64));
    zext_ln74_1_fu_919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_909_p4),64));
    zext_ln74_2_fu_1355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln74_1_reg_2154),64));
    zext_ln74_3_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln74_2_fu_1373_p4),64));
    zext_ln74_4_fu_1431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln74_3_fu_1421_p4),64));
    zext_ln74_5_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln74_4_fu_1469_p4),64));
    zext_ln74_6_fu_1592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln74_5_reg_2320),64));
    zext_ln74_7_fu_1629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln74_6_fu_1619_p4),64));
    zext_ln74_8_fu_1677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln74_7_fu_1667_p4),64));
    zext_ln74_9_fu_1725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln74_8_fu_1715_p4),64));
    zext_ln75_1_fu_1847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1837_p4),26));
    zext_ln75_2_fu_1851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1837_p4),25));
    zext_ln75_fu_1828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln74_reg_2148),44));
    zext_ln76_1_fu_1878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1870_p3),27));
    zext_ln76_2_fu_1882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln76_1_reg_2330),27));
    zext_ln76_fu_1861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln75_2_reg_2314),26));
end behav;
