
f303_flash-read-write.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000335c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080034fc  080034fc  000134fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800358c  0800358c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800358c  0800358c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800358c  0800358c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800358c  0800358c  0001358c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003590  08003590  00013590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003594  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  20000070  08003604  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000250  08003604  00020250  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009281  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bb8  00000000  00000000  00029321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  0002aee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006f8  00000000  00000000  0002b680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002000e  00000000  00000000  0002bd78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009993  00000000  00000000  0004bd86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c0b98  00000000  00000000  00055719  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001162b1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002148  00000000  00000000  00116304  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080034e4 	.word	0x080034e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080034e4 	.word	0x080034e4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <myprintf>:
extern void    FLASH_PageErase(uint32_t PageAddress);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void myprintf(const char *fmt, ...) {
 8000290:	b40f      	push	{r0, r1, r2, r3}
 8000292:	b580      	push	{r7, lr}
 8000294:	b082      	sub	sp, #8
 8000296:	af00      	add	r7, sp, #0
	static char buffer[256];
	va_list args;
	va_start(args, fmt);
 8000298:	f107 0314 	add.w	r3, r7, #20
 800029c:	603b      	str	r3, [r7, #0]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	693a      	ldr	r2, [r7, #16]
 80002a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002a6:	480b      	ldr	r0, [pc, #44]	; (80002d4 <myprintf+0x44>)
 80002a8:	f002 fd00 	bl	8002cac <vsniprintf>
	va_end(args);

	int len = strlen(buffer);
 80002ac:	4809      	ldr	r0, [pc, #36]	; (80002d4 <myprintf+0x44>)
 80002ae:	f7ff ff97 	bl	80001e0 <strlen>
 80002b2:	4603      	mov	r3, r0
 80002b4:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) buffer, len, -1);
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	b29a      	uxth	r2, r3
 80002ba:	f04f 33ff 	mov.w	r3, #4294967295
 80002be:	4905      	ldr	r1, [pc, #20]	; (80002d4 <myprintf+0x44>)
 80002c0:	4805      	ldr	r0, [pc, #20]	; (80002d8 <myprintf+0x48>)
 80002c2:	f002 f8c3 	bl	800244c <HAL_UART_Transmit>

}
 80002c6:	bf00      	nop
 80002c8:	3708      	adds	r7, #8
 80002ca:	46bd      	mov	sp, r7
 80002cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80002d0:	b004      	add	sp, #16
 80002d2:	4770      	bx	lr
 80002d4:	2000008c 	.word	0x2000008c
 80002d8:	20000198 	.word	0x20000198

080002dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b084      	sub	sp, #16
 80002e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e2:	f000 f9cf 	bl	8000684 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e6:	f000 f82b 	bl	8000340 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ea:	f000 f8ab 	bl	8000444 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002ee:	f000 f879 	bl	80003e4 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t number = 12;
 80002f2:	230c      	movs	r3, #12
 80002f4:	60fb      	str	r3, [r7, #12]
  uint32_t address =  0x0807F800;
 80002f6:	4b0f      	ldr	r3, [pc, #60]	; (8000334 <main+0x58>)
 80002f8:	60bb      	str	r3, [r7, #8]
  uint32_t reg = 0;
 80002fa:	2300      	movs	r3, #0
 80002fc:	607b      	str	r3, [r7, #4]

  if(HAL_FLASH_Unlock() != HAL_OK){
 80002fe:	f000 fb0d 	bl	800091c <HAL_FLASH_Unlock>
 8000302:	4603      	mov	r3, r0
 8000304:	2b00      	cmp	r3, #0
 8000306:	d003      	beq.n	8000310 <main+0x34>
	  while (1){
		  myprintf("Mistakes were made\n");
 8000308:	480b      	ldr	r0, [pc, #44]	; (8000338 <main+0x5c>)
 800030a:	f7ff ffc1 	bl	8000290 <myprintf>
 800030e:	e7fb      	b.n	8000308 <main+0x2c>
	  }
  }

  FLASH_PageErase(address);
 8000310:	68b8      	ldr	r0, [r7, #8]
 8000312:	f000 fb39 	bl	8000988 <FLASH_PageErase>

  //*(__IO uint32_t *) address = number;
  //HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, number);

  __asm( "STR %[result], [%[intermediate]]"
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	601b      	str	r3, [r3, #0]
 800031a:	60fb      	str	r3, [r7, #12]
		  : [result] "=r" (number)
			: [intermediate] "r" (address));

  HAL_FLASH_Lock();
 800031c:	f000 fb24 	bl	8000968 <HAL_FLASH_Lock>

  const volatile uint32_t *readData=(const volatile uint32_t *) address;
 8000320:	68bb      	ldr	r3, [r7, #8]
 8000322:	603b      	str	r3, [r7, #0]

  myprintf("すごい%i\n", *readData);
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	4619      	mov	r1, r3
 800032a:	4804      	ldr	r0, [pc, #16]	; (800033c <main+0x60>)
 800032c:	f7ff ffb0 	bl	8000290 <myprintf>

  while (1)
 8000330:	e7fe      	b.n	8000330 <main+0x54>
 8000332:	bf00      	nop
 8000334:	0807f800 	.word	0x0807f800
 8000338:	080034fc 	.word	0x080034fc
 800033c:	08003510 	.word	0x08003510

08000340 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b0a6      	sub	sp, #152	; 0x98
 8000344:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000346:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800034a:	2228      	movs	r2, #40	; 0x28
 800034c:	2100      	movs	r1, #0
 800034e:	4618      	mov	r0, r3
 8000350:	f002 fc78 	bl	8002c44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000354:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000358:	2200      	movs	r2, #0
 800035a:	601a      	str	r2, [r3, #0]
 800035c:	605a      	str	r2, [r3, #4]
 800035e:	609a      	str	r2, [r3, #8]
 8000360:	60da      	str	r2, [r3, #12]
 8000362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000364:	1d3b      	adds	r3, r7, #4
 8000366:	2258      	movs	r2, #88	; 0x58
 8000368:	2100      	movs	r1, #0
 800036a:	4618      	mov	r0, r3
 800036c:	f002 fc6a 	bl	8002c44 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000370:	2302      	movs	r3, #2
 8000372:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000374:	2301      	movs	r3, #1
 8000376:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000378:	2310      	movs	r3, #16
 800037a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800037e:	2300      	movs	r3, #0
 8000380:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000384:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000388:	4618      	mov	r0, r3
 800038a:	f000 fca7 	bl	8000cdc <HAL_RCC_OscConfig>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	d001      	beq.n	8000398 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000394:	f000 f86e 	bl	8000474 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000398:	230f      	movs	r3, #15
 800039a:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800039c:	2300      	movs	r3, #0
 800039e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003a0:	2300      	movs	r3, #0
 80003a2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003a4:	2300      	movs	r3, #0
 80003a6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003a8:	2300      	movs	r3, #0
 80003aa:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003ac:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80003b0:	2100      	movs	r1, #0
 80003b2:	4618      	mov	r0, r3
 80003b4:	f001 fba8 	bl	8001b08 <HAL_RCC_ClockConfig>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003be:	f000 f859 	bl	8000474 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80003c2:	2302      	movs	r3, #2
 80003c4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80003c6:	2300      	movs	r3, #0
 80003c8:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	4618      	mov	r0, r3
 80003ce:	f001 fdd1 	bl	8001f74 <HAL_RCCEx_PeriphCLKConfig>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80003d8:	f000 f84c 	bl	8000474 <Error_Handler>
  }
}
 80003dc:	bf00      	nop
 80003de:	3798      	adds	r7, #152	; 0x98
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}

080003e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003e8:	4b14      	ldr	r3, [pc, #80]	; (800043c <MX_USART2_UART_Init+0x58>)
 80003ea:	4a15      	ldr	r2, [pc, #84]	; (8000440 <MX_USART2_UART_Init+0x5c>)
 80003ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80003ee:	4b13      	ldr	r3, [pc, #76]	; (800043c <MX_USART2_UART_Init+0x58>)
 80003f0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80003f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003f6:	4b11      	ldr	r3, [pc, #68]	; (800043c <MX_USART2_UART_Init+0x58>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003fc:	4b0f      	ldr	r3, [pc, #60]	; (800043c <MX_USART2_UART_Init+0x58>)
 80003fe:	2200      	movs	r2, #0
 8000400:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000402:	4b0e      	ldr	r3, [pc, #56]	; (800043c <MX_USART2_UART_Init+0x58>)
 8000404:	2200      	movs	r2, #0
 8000406:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000408:	4b0c      	ldr	r3, [pc, #48]	; (800043c <MX_USART2_UART_Init+0x58>)
 800040a:	220c      	movs	r2, #12
 800040c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800040e:	4b0b      	ldr	r3, [pc, #44]	; (800043c <MX_USART2_UART_Init+0x58>)
 8000410:	2200      	movs	r2, #0
 8000412:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000414:	4b09      	ldr	r3, [pc, #36]	; (800043c <MX_USART2_UART_Init+0x58>)
 8000416:	2200      	movs	r2, #0
 8000418:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800041a:	4b08      	ldr	r3, [pc, #32]	; (800043c <MX_USART2_UART_Init+0x58>)
 800041c:	2200      	movs	r2, #0
 800041e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000420:	4b06      	ldr	r3, [pc, #24]	; (800043c <MX_USART2_UART_Init+0x58>)
 8000422:	2200      	movs	r2, #0
 8000424:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000426:	4805      	ldr	r0, [pc, #20]	; (800043c <MX_USART2_UART_Init+0x58>)
 8000428:	f001 ffc2 	bl	80023b0 <HAL_UART_Init>
 800042c:	4603      	mov	r3, r0
 800042e:	2b00      	cmp	r3, #0
 8000430:	d001      	beq.n	8000436 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000432:	f000 f81f 	bl	8000474 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000436:	bf00      	nop
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	20000198 	.word	0x20000198
 8000440:	40004400 	.word	0x40004400

08000444 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800044a:	4b09      	ldr	r3, [pc, #36]	; (8000470 <MX_GPIO_Init+0x2c>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	4a08      	ldr	r2, [pc, #32]	; (8000470 <MX_GPIO_Init+0x2c>)
 8000450:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000454:	6153      	str	r3, [r2, #20]
 8000456:	4b06      	ldr	r3, [pc, #24]	; (8000470 <MX_GPIO_Init+0x2c>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800045e:	607b      	str	r3, [r7, #4]
 8000460:	687b      	ldr	r3, [r7, #4]

}
 8000462:	bf00      	nop
 8000464:	370c      	adds	r7, #12
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop
 8000470:	40021000 	.word	0x40021000

08000474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000478:	b672      	cpsid	i
}
 800047a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800047c:	e7fe      	b.n	800047c <Error_Handler+0x8>
	...

08000480 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000486:	4b0f      	ldr	r3, [pc, #60]	; (80004c4 <HAL_MspInit+0x44>)
 8000488:	699b      	ldr	r3, [r3, #24]
 800048a:	4a0e      	ldr	r2, [pc, #56]	; (80004c4 <HAL_MspInit+0x44>)
 800048c:	f043 0301 	orr.w	r3, r3, #1
 8000490:	6193      	str	r3, [r2, #24]
 8000492:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <HAL_MspInit+0x44>)
 8000494:	699b      	ldr	r3, [r3, #24]
 8000496:	f003 0301 	and.w	r3, r3, #1
 800049a:	607b      	str	r3, [r7, #4]
 800049c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800049e:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <HAL_MspInit+0x44>)
 80004a0:	69db      	ldr	r3, [r3, #28]
 80004a2:	4a08      	ldr	r2, [pc, #32]	; (80004c4 <HAL_MspInit+0x44>)
 80004a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004a8:	61d3      	str	r3, [r2, #28]
 80004aa:	4b06      	ldr	r3, [pc, #24]	; (80004c4 <HAL_MspInit+0x44>)
 80004ac:	69db      	ldr	r3, [r3, #28]
 80004ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004b2:	603b      	str	r3, [r7, #0]
 80004b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004b6:	bf00      	nop
 80004b8:	370c      	adds	r7, #12
 80004ba:	46bd      	mov	sp, r7
 80004bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop
 80004c4:	40021000 	.word	0x40021000

080004c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b08a      	sub	sp, #40	; 0x28
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d0:	f107 0314 	add.w	r3, r7, #20
 80004d4:	2200      	movs	r2, #0
 80004d6:	601a      	str	r2, [r3, #0]
 80004d8:	605a      	str	r2, [r3, #4]
 80004da:	609a      	str	r2, [r3, #8]
 80004dc:	60da      	str	r2, [r3, #12]
 80004de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4a17      	ldr	r2, [pc, #92]	; (8000544 <HAL_UART_MspInit+0x7c>)
 80004e6:	4293      	cmp	r3, r2
 80004e8:	d128      	bne.n	800053c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004ea:	4b17      	ldr	r3, [pc, #92]	; (8000548 <HAL_UART_MspInit+0x80>)
 80004ec:	69db      	ldr	r3, [r3, #28]
 80004ee:	4a16      	ldr	r2, [pc, #88]	; (8000548 <HAL_UART_MspInit+0x80>)
 80004f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004f4:	61d3      	str	r3, [r2, #28]
 80004f6:	4b14      	ldr	r3, [pc, #80]	; (8000548 <HAL_UART_MspInit+0x80>)
 80004f8:	69db      	ldr	r3, [r3, #28]
 80004fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004fe:	613b      	str	r3, [r7, #16]
 8000500:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000502:	4b11      	ldr	r3, [pc, #68]	; (8000548 <HAL_UART_MspInit+0x80>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	4a10      	ldr	r2, [pc, #64]	; (8000548 <HAL_UART_MspInit+0x80>)
 8000508:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800050c:	6153      	str	r3, [r2, #20]
 800050e:	4b0e      	ldr	r3, [pc, #56]	; (8000548 <HAL_UART_MspInit+0x80>)
 8000510:	695b      	ldr	r3, [r3, #20]
 8000512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800051a:	230c      	movs	r3, #12
 800051c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800051e:	2302      	movs	r3, #2
 8000520:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000522:	2300      	movs	r3, #0
 8000524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000526:	2303      	movs	r3, #3
 8000528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800052a:	2307      	movs	r3, #7
 800052c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800052e:	f107 0314 	add.w	r3, r7, #20
 8000532:	4619      	mov	r1, r3
 8000534:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000538:	f000 fa46 	bl	80009c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800053c:	bf00      	nop
 800053e:	3728      	adds	r7, #40	; 0x28
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	40004400 	.word	0x40004400
 8000548:	40021000 	.word	0x40021000

0800054c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000550:	e7fe      	b.n	8000550 <NMI_Handler+0x4>

08000552 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000552:	b480      	push	{r7}
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000556:	e7fe      	b.n	8000556 <HardFault_Handler+0x4>

08000558 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800055c:	e7fe      	b.n	800055c <MemManage_Handler+0x4>

0800055e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800055e:	b480      	push	{r7}
 8000560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000562:	e7fe      	b.n	8000562 <BusFault_Handler+0x4>

08000564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000568:	e7fe      	b.n	8000568 <UsageFault_Handler+0x4>

0800056a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800056a:	b480      	push	{r7}
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800056e:	bf00      	nop
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr

08000578 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800057c:	bf00      	nop
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr

08000586 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr

08000594 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000598:	f000 f8ba 	bl	8000710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800059c:	bf00      	nop
 800059e:	bd80      	pop	{r7, pc}

080005a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b086      	sub	sp, #24
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005a8:	4a14      	ldr	r2, [pc, #80]	; (80005fc <_sbrk+0x5c>)
 80005aa:	4b15      	ldr	r3, [pc, #84]	; (8000600 <_sbrk+0x60>)
 80005ac:	1ad3      	subs	r3, r2, r3
 80005ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005b4:	4b13      	ldr	r3, [pc, #76]	; (8000604 <_sbrk+0x64>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d102      	bne.n	80005c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005bc:	4b11      	ldr	r3, [pc, #68]	; (8000604 <_sbrk+0x64>)
 80005be:	4a12      	ldr	r2, [pc, #72]	; (8000608 <_sbrk+0x68>)
 80005c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005c2:	4b10      	ldr	r3, [pc, #64]	; (8000604 <_sbrk+0x64>)
 80005c4:	681a      	ldr	r2, [r3, #0]
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4413      	add	r3, r2
 80005ca:	693a      	ldr	r2, [r7, #16]
 80005cc:	429a      	cmp	r2, r3
 80005ce:	d207      	bcs.n	80005e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005d0:	f002 fb0e 	bl	8002bf0 <__errno>
 80005d4:	4603      	mov	r3, r0
 80005d6:	220c      	movs	r2, #12
 80005d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005da:	f04f 33ff 	mov.w	r3, #4294967295
 80005de:	e009      	b.n	80005f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005e0:	4b08      	ldr	r3, [pc, #32]	; (8000604 <_sbrk+0x64>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005e6:	4b07      	ldr	r3, [pc, #28]	; (8000604 <_sbrk+0x64>)
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	4413      	add	r3, r2
 80005ee:	4a05      	ldr	r2, [pc, #20]	; (8000604 <_sbrk+0x64>)
 80005f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005f2:	68fb      	ldr	r3, [r7, #12]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3718      	adds	r7, #24
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20010000 	.word	0x20010000
 8000600:	00000400 	.word	0x00000400
 8000604:	2000018c 	.word	0x2000018c
 8000608:	20000250 	.word	0x20000250

0800060c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <SystemInit+0x20>)
 8000612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000616:	4a05      	ldr	r2, [pc, #20]	; (800062c <SystemInit+0x20>)
 8000618:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800061c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000620:	bf00      	nop
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000630:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000668 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000634:	480d      	ldr	r0, [pc, #52]	; (800066c <LoopForever+0x6>)
  ldr r1, =_edata
 8000636:	490e      	ldr	r1, [pc, #56]	; (8000670 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000638:	4a0e      	ldr	r2, [pc, #56]	; (8000674 <LoopForever+0xe>)
  movs r3, #0
 800063a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800063c:	e002      	b.n	8000644 <LoopCopyDataInit>

0800063e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800063e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000642:	3304      	adds	r3, #4

08000644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000648:	d3f9      	bcc.n	800063e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800064a:	4a0b      	ldr	r2, [pc, #44]	; (8000678 <LoopForever+0x12>)
  ldr r4, =_ebss
 800064c:	4c0b      	ldr	r4, [pc, #44]	; (800067c <LoopForever+0x16>)
  movs r3, #0
 800064e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000650:	e001      	b.n	8000656 <LoopFillZerobss>

08000652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000654:	3204      	adds	r2, #4

08000656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000658:	d3fb      	bcc.n	8000652 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800065a:	f7ff ffd7 	bl	800060c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800065e:	f002 facd 	bl	8002bfc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000662:	f7ff fe3b 	bl	80002dc <main>

08000666 <LoopForever>:

LoopForever:
    b LoopForever
 8000666:	e7fe      	b.n	8000666 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000668:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800066c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000670:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000674:	08003594 	.word	0x08003594
  ldr r2, =_sbss
 8000678:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800067c:	20000250 	.word	0x20000250

08000680 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000680:	e7fe      	b.n	8000680 <ADC1_2_IRQHandler>
	...

08000684 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000688:	4b08      	ldr	r3, [pc, #32]	; (80006ac <HAL_Init+0x28>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a07      	ldr	r2, [pc, #28]	; (80006ac <HAL_Init+0x28>)
 800068e:	f043 0310 	orr.w	r3, r3, #16
 8000692:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000694:	2003      	movs	r0, #3
 8000696:	f000 f90d 	bl	80008b4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800069a:	2000      	movs	r0, #0
 800069c:	f000 f808 	bl	80006b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006a0:	f7ff feee 	bl	8000480 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006a4:	2300      	movs	r3, #0
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40022000 	.word	0x40022000

080006b0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006b8:	4b12      	ldr	r3, [pc, #72]	; (8000704 <HAL_InitTick+0x54>)
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	4b12      	ldr	r3, [pc, #72]	; (8000708 <HAL_InitTick+0x58>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	4619      	mov	r1, r3
 80006c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ce:	4618      	mov	r0, r3
 80006d0:	f000 f917 	bl	8000902 <HAL_SYSTICK_Config>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006da:	2301      	movs	r3, #1
 80006dc:	e00e      	b.n	80006fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2b0f      	cmp	r3, #15
 80006e2:	d80a      	bhi.n	80006fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006e4:	2200      	movs	r2, #0
 80006e6:	6879      	ldr	r1, [r7, #4]
 80006e8:	f04f 30ff 	mov.w	r0, #4294967295
 80006ec:	f000 f8ed 	bl	80008ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006f0:	4a06      	ldr	r2, [pc, #24]	; (800070c <HAL_InitTick+0x5c>)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006f6:	2300      	movs	r3, #0
 80006f8:	e000      	b.n	80006fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006fa:	2301      	movs	r3, #1
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000000 	.word	0x20000000
 8000708:	20000008 	.word	0x20000008
 800070c:	20000004 	.word	0x20000004

08000710 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000714:	4b06      	ldr	r3, [pc, #24]	; (8000730 <HAL_IncTick+0x20>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	461a      	mov	r2, r3
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <HAL_IncTick+0x24>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4413      	add	r3, r2
 8000720:	4a04      	ldr	r2, [pc, #16]	; (8000734 <HAL_IncTick+0x24>)
 8000722:	6013      	str	r3, [r2, #0]
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	20000008 	.word	0x20000008
 8000734:	2000021c 	.word	0x2000021c

08000738 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  return uwTick;  
 800073c:	4b03      	ldr	r3, [pc, #12]	; (800074c <HAL_GetTick+0x14>)
 800073e:	681b      	ldr	r3, [r3, #0]
}
 8000740:	4618      	mov	r0, r3
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	2000021c 	.word	0x2000021c

08000750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000750:	b480      	push	{r7}
 8000752:	b085      	sub	sp, #20
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	f003 0307 	and.w	r3, r3, #7
 800075e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000760:	4b0c      	ldr	r3, [pc, #48]	; (8000794 <__NVIC_SetPriorityGrouping+0x44>)
 8000762:	68db      	ldr	r3, [r3, #12]
 8000764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000766:	68ba      	ldr	r2, [r7, #8]
 8000768:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800076c:	4013      	ands	r3, r2
 800076e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000778:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800077c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000782:	4a04      	ldr	r2, [pc, #16]	; (8000794 <__NVIC_SetPriorityGrouping+0x44>)
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	60d3      	str	r3, [r2, #12]
}
 8000788:	bf00      	nop
 800078a:	3714      	adds	r7, #20
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	e000ed00 	.word	0xe000ed00

08000798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800079c:	4b04      	ldr	r3, [pc, #16]	; (80007b0 <__NVIC_GetPriorityGrouping+0x18>)
 800079e:	68db      	ldr	r3, [r3, #12]
 80007a0:	0a1b      	lsrs	r3, r3, #8
 80007a2:	f003 0307 	and.w	r3, r3, #7
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	e000ed00 	.word	0xe000ed00

080007b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	4603      	mov	r3, r0
 80007bc:	6039      	str	r1, [r7, #0]
 80007be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	db0a      	blt.n	80007de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	b2da      	uxtb	r2, r3
 80007cc:	490c      	ldr	r1, [pc, #48]	; (8000800 <__NVIC_SetPriority+0x4c>)
 80007ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d2:	0112      	lsls	r2, r2, #4
 80007d4:	b2d2      	uxtb	r2, r2
 80007d6:	440b      	add	r3, r1
 80007d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007dc:	e00a      	b.n	80007f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	4908      	ldr	r1, [pc, #32]	; (8000804 <__NVIC_SetPriority+0x50>)
 80007e4:	79fb      	ldrb	r3, [r7, #7]
 80007e6:	f003 030f 	and.w	r3, r3, #15
 80007ea:	3b04      	subs	r3, #4
 80007ec:	0112      	lsls	r2, r2, #4
 80007ee:	b2d2      	uxtb	r2, r2
 80007f0:	440b      	add	r3, r1
 80007f2:	761a      	strb	r2, [r3, #24]
}
 80007f4:	bf00      	nop
 80007f6:	370c      	adds	r7, #12
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	e000e100 	.word	0xe000e100
 8000804:	e000ed00 	.word	0xe000ed00

08000808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000808:	b480      	push	{r7}
 800080a:	b089      	sub	sp, #36	; 0x24
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	f003 0307 	and.w	r3, r3, #7
 800081a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800081c:	69fb      	ldr	r3, [r7, #28]
 800081e:	f1c3 0307 	rsb	r3, r3, #7
 8000822:	2b04      	cmp	r3, #4
 8000824:	bf28      	it	cs
 8000826:	2304      	movcs	r3, #4
 8000828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800082a:	69fb      	ldr	r3, [r7, #28]
 800082c:	3304      	adds	r3, #4
 800082e:	2b06      	cmp	r3, #6
 8000830:	d902      	bls.n	8000838 <NVIC_EncodePriority+0x30>
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	3b03      	subs	r3, #3
 8000836:	e000      	b.n	800083a <NVIC_EncodePriority+0x32>
 8000838:	2300      	movs	r3, #0
 800083a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800083c:	f04f 32ff 	mov.w	r2, #4294967295
 8000840:	69bb      	ldr	r3, [r7, #24]
 8000842:	fa02 f303 	lsl.w	r3, r2, r3
 8000846:	43da      	mvns	r2, r3
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	401a      	ands	r2, r3
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000850:	f04f 31ff 	mov.w	r1, #4294967295
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	fa01 f303 	lsl.w	r3, r1, r3
 800085a:	43d9      	mvns	r1, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000860:	4313      	orrs	r3, r2
         );
}
 8000862:	4618      	mov	r0, r3
 8000864:	3724      	adds	r7, #36	; 0x24
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
	...

08000870 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	3b01      	subs	r3, #1
 800087c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000880:	d301      	bcc.n	8000886 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000882:	2301      	movs	r3, #1
 8000884:	e00f      	b.n	80008a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000886:	4a0a      	ldr	r2, [pc, #40]	; (80008b0 <SysTick_Config+0x40>)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	3b01      	subs	r3, #1
 800088c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800088e:	210f      	movs	r1, #15
 8000890:	f04f 30ff 	mov.w	r0, #4294967295
 8000894:	f7ff ff8e 	bl	80007b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000898:	4b05      	ldr	r3, [pc, #20]	; (80008b0 <SysTick_Config+0x40>)
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800089e:	4b04      	ldr	r3, [pc, #16]	; (80008b0 <SysTick_Config+0x40>)
 80008a0:	2207      	movs	r2, #7
 80008a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	e000e010 	.word	0xe000e010

080008b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008bc:	6878      	ldr	r0, [r7, #4]
 80008be:	f7ff ff47 	bl	8000750 <__NVIC_SetPriorityGrouping>
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	b086      	sub	sp, #24
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	4603      	mov	r3, r0
 80008d2:	60b9      	str	r1, [r7, #8]
 80008d4:	607a      	str	r2, [r7, #4]
 80008d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008d8:	2300      	movs	r3, #0
 80008da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008dc:	f7ff ff5c 	bl	8000798 <__NVIC_GetPriorityGrouping>
 80008e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008e2:	687a      	ldr	r2, [r7, #4]
 80008e4:	68b9      	ldr	r1, [r7, #8]
 80008e6:	6978      	ldr	r0, [r7, #20]
 80008e8:	f7ff ff8e 	bl	8000808 <NVIC_EncodePriority>
 80008ec:	4602      	mov	r2, r0
 80008ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008f2:	4611      	mov	r1, r2
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff ff5d 	bl	80007b4 <__NVIC_SetPriority>
}
 80008fa:	bf00      	nop
 80008fc:	3718      	adds	r7, #24
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}

08000902 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	b082      	sub	sp, #8
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800090a:	6878      	ldr	r0, [r7, #4]
 800090c:	f7ff ffb0 	bl	8000870 <SysTick_Config>
 8000910:	4603      	mov	r3, r0
}
 8000912:	4618      	mov	r0, r3
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
	...

0800091c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000922:	2300      	movs	r3, #0
 8000924:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000926:	4b0d      	ldr	r3, [pc, #52]	; (800095c <HAL_FLASH_Unlock+0x40>)
 8000928:	691b      	ldr	r3, [r3, #16]
 800092a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800092e:	2b00      	cmp	r3, #0
 8000930:	d00d      	beq.n	800094e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000932:	4b0a      	ldr	r3, [pc, #40]	; (800095c <HAL_FLASH_Unlock+0x40>)
 8000934:	4a0a      	ldr	r2, [pc, #40]	; (8000960 <HAL_FLASH_Unlock+0x44>)
 8000936:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000938:	4b08      	ldr	r3, [pc, #32]	; (800095c <HAL_FLASH_Unlock+0x40>)
 800093a:	4a0a      	ldr	r2, [pc, #40]	; (8000964 <HAL_FLASH_Unlock+0x48>)
 800093c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800093e:	4b07      	ldr	r3, [pc, #28]	; (800095c <HAL_FLASH_Unlock+0x40>)
 8000940:	691b      	ldr	r3, [r3, #16]
 8000942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800094a:	2301      	movs	r3, #1
 800094c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800094e:	79fb      	ldrb	r3, [r7, #7]
}
 8000950:	4618      	mov	r0, r3
 8000952:	370c      	adds	r7, #12
 8000954:	46bd      	mov	sp, r7
 8000956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095a:	4770      	bx	lr
 800095c:	40022000 	.word	0x40022000
 8000960:	45670123 	.word	0x45670123
 8000964:	cdef89ab 	.word	0xcdef89ab

08000968 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800096c:	4b05      	ldr	r3, [pc, #20]	; (8000984 <HAL_FLASH_Lock+0x1c>)
 800096e:	691b      	ldr	r3, [r3, #16]
 8000970:	4a04      	ldr	r2, [pc, #16]	; (8000984 <HAL_FLASH_Lock+0x1c>)
 8000972:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000976:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8000978:	2300      	movs	r3, #0
}
 800097a:	4618      	mov	r0, r3
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	40022000 	.word	0x40022000

08000988 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000990:	4b0b      	ldr	r3, [pc, #44]	; (80009c0 <FLASH_PageErase+0x38>)
 8000992:	2200      	movs	r2, #0
 8000994:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000996:	4b0b      	ldr	r3, [pc, #44]	; (80009c4 <FLASH_PageErase+0x3c>)
 8000998:	691b      	ldr	r3, [r3, #16]
 800099a:	4a0a      	ldr	r2, [pc, #40]	; (80009c4 <FLASH_PageErase+0x3c>)
 800099c:	f043 0302 	orr.w	r3, r3, #2
 80009a0:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80009a2:	4a08      	ldr	r2, [pc, #32]	; (80009c4 <FLASH_PageErase+0x3c>)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80009a8:	4b06      	ldr	r3, [pc, #24]	; (80009c4 <FLASH_PageErase+0x3c>)
 80009aa:	691b      	ldr	r3, [r3, #16]
 80009ac:	4a05      	ldr	r2, [pc, #20]	; (80009c4 <FLASH_PageErase+0x3c>)
 80009ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009b2:	6113      	str	r3, [r2, #16]
}
 80009b4:	bf00      	nop
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr
 80009c0:	20000220 	.word	0x20000220
 80009c4:	40022000 	.word	0x40022000

080009c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b087      	sub	sp, #28
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009d2:	2300      	movs	r3, #0
 80009d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d6:	e160      	b.n	8000c9a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	2101      	movs	r1, #1
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	fa01 f303 	lsl.w	r3, r1, r3
 80009e4:	4013      	ands	r3, r2
 80009e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	f000 8152 	beq.w	8000c94 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d00b      	beq.n	8000a10 <HAL_GPIO_Init+0x48>
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	2b02      	cmp	r3, #2
 80009fe:	d007      	beq.n	8000a10 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a04:	2b11      	cmp	r3, #17
 8000a06:	d003      	beq.n	8000a10 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	2b12      	cmp	r3, #18
 8000a0e:	d130      	bne.n	8000a72 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	689b      	ldr	r3, [r3, #8]
 8000a14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	005b      	lsls	r3, r3, #1
 8000a1a:	2203      	movs	r2, #3
 8000a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a20:	43db      	mvns	r3, r3
 8000a22:	693a      	ldr	r2, [r7, #16]
 8000a24:	4013      	ands	r3, r2
 8000a26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	68da      	ldr	r2, [r3, #12]
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	005b      	lsls	r3, r3, #1
 8000a30:	fa02 f303 	lsl.w	r3, r2, r3
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	4313      	orrs	r3, r2
 8000a38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	693a      	ldr	r2, [r7, #16]
 8000a3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a46:	2201      	movs	r2, #1
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4e:	43db      	mvns	r3, r3
 8000a50:	693a      	ldr	r2, [r7, #16]
 8000a52:	4013      	ands	r3, r2
 8000a54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	091b      	lsrs	r3, r3, #4
 8000a5c:	f003 0201 	and.w	r2, r3, #1
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	fa02 f303 	lsl.w	r3, r2, r3
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	68db      	ldr	r3, [r3, #12]
 8000a76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	2203      	movs	r2, #3
 8000a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a82:	43db      	mvns	r3, r3
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	4013      	ands	r3, r2
 8000a88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	689a      	ldr	r2, [r3, #8]
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	005b      	lsls	r3, r3, #1
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	2b02      	cmp	r3, #2
 8000aa8:	d003      	beq.n	8000ab2 <HAL_GPIO_Init+0xea>
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	2b12      	cmp	r3, #18
 8000ab0:	d123      	bne.n	8000afa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	08da      	lsrs	r2, r3, #3
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	3208      	adds	r2, #8
 8000aba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000abe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	f003 0307 	and.w	r3, r3, #7
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	220f      	movs	r2, #15
 8000aca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ace:	43db      	mvns	r3, r3
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	691a      	ldr	r2, [r3, #16]
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	f003 0307 	and.w	r3, r3, #7
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	08da      	lsrs	r2, r3, #3
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	3208      	adds	r2, #8
 8000af4:	6939      	ldr	r1, [r7, #16]
 8000af6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	2203      	movs	r2, #3
 8000b06:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0a:	43db      	mvns	r3, r3
 8000b0c:	693a      	ldr	r2, [r7, #16]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	f003 0203 	and.w	r2, r3, #3
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	f000 80ac 	beq.w	8000c94 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b3c:	4b5e      	ldr	r3, [pc, #376]	; (8000cb8 <HAL_GPIO_Init+0x2f0>)
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	4a5d      	ldr	r2, [pc, #372]	; (8000cb8 <HAL_GPIO_Init+0x2f0>)
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	6193      	str	r3, [r2, #24]
 8000b48:	4b5b      	ldr	r3, [pc, #364]	; (8000cb8 <HAL_GPIO_Init+0x2f0>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	f003 0301 	and.w	r3, r3, #1
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b54:	4a59      	ldr	r2, [pc, #356]	; (8000cbc <HAL_GPIO_Init+0x2f4>)
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	089b      	lsrs	r3, r3, #2
 8000b5a:	3302      	adds	r3, #2
 8000b5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	f003 0303 	and.w	r3, r3, #3
 8000b68:	009b      	lsls	r3, r3, #2
 8000b6a:	220f      	movs	r2, #15
 8000b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b70:	43db      	mvns	r3, r3
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	4013      	ands	r3, r2
 8000b76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b7e:	d025      	beq.n	8000bcc <HAL_GPIO_Init+0x204>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4a4f      	ldr	r2, [pc, #316]	; (8000cc0 <HAL_GPIO_Init+0x2f8>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d01f      	beq.n	8000bc8 <HAL_GPIO_Init+0x200>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a4e      	ldr	r2, [pc, #312]	; (8000cc4 <HAL_GPIO_Init+0x2fc>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d019      	beq.n	8000bc4 <HAL_GPIO_Init+0x1fc>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a4d      	ldr	r2, [pc, #308]	; (8000cc8 <HAL_GPIO_Init+0x300>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d013      	beq.n	8000bc0 <HAL_GPIO_Init+0x1f8>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4a4c      	ldr	r2, [pc, #304]	; (8000ccc <HAL_GPIO_Init+0x304>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d00d      	beq.n	8000bbc <HAL_GPIO_Init+0x1f4>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4a4b      	ldr	r2, [pc, #300]	; (8000cd0 <HAL_GPIO_Init+0x308>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d007      	beq.n	8000bb8 <HAL_GPIO_Init+0x1f0>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	4a4a      	ldr	r2, [pc, #296]	; (8000cd4 <HAL_GPIO_Init+0x30c>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d101      	bne.n	8000bb4 <HAL_GPIO_Init+0x1ec>
 8000bb0:	2306      	movs	r3, #6
 8000bb2:	e00c      	b.n	8000bce <HAL_GPIO_Init+0x206>
 8000bb4:	2307      	movs	r3, #7
 8000bb6:	e00a      	b.n	8000bce <HAL_GPIO_Init+0x206>
 8000bb8:	2305      	movs	r3, #5
 8000bba:	e008      	b.n	8000bce <HAL_GPIO_Init+0x206>
 8000bbc:	2304      	movs	r3, #4
 8000bbe:	e006      	b.n	8000bce <HAL_GPIO_Init+0x206>
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	e004      	b.n	8000bce <HAL_GPIO_Init+0x206>
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	e002      	b.n	8000bce <HAL_GPIO_Init+0x206>
 8000bc8:	2301      	movs	r3, #1
 8000bca:	e000      	b.n	8000bce <HAL_GPIO_Init+0x206>
 8000bcc:	2300      	movs	r3, #0
 8000bce:	697a      	ldr	r2, [r7, #20]
 8000bd0:	f002 0203 	and.w	r2, r2, #3
 8000bd4:	0092      	lsls	r2, r2, #2
 8000bd6:	4093      	lsls	r3, r2
 8000bd8:	693a      	ldr	r2, [r7, #16]
 8000bda:	4313      	orrs	r3, r2
 8000bdc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bde:	4937      	ldr	r1, [pc, #220]	; (8000cbc <HAL_GPIO_Init+0x2f4>)
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	089b      	lsrs	r3, r3, #2
 8000be4:	3302      	adds	r3, #2
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bec:	4b3a      	ldr	r3, [pc, #232]	; (8000cd8 <HAL_GPIO_Init+0x310>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	43db      	mvns	r3, r3
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d003      	beq.n	8000c10 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c10:	4a31      	ldr	r2, [pc, #196]	; (8000cd8 <HAL_GPIO_Init+0x310>)
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000c16:	4b30      	ldr	r3, [pc, #192]	; (8000cd8 <HAL_GPIO_Init+0x310>)
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	43db      	mvns	r3, r3
 8000c20:	693a      	ldr	r2, [r7, #16]
 8000c22:	4013      	ands	r3, r2
 8000c24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d003      	beq.n	8000c3a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000c32:	693a      	ldr	r2, [r7, #16]
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c3a:	4a27      	ldr	r2, [pc, #156]	; (8000cd8 <HAL_GPIO_Init+0x310>)
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c40:	4b25      	ldr	r3, [pc, #148]	; (8000cd8 <HAL_GPIO_Init+0x310>)
 8000c42:	689b      	ldr	r3, [r3, #8]
 8000c44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	43db      	mvns	r3, r3
 8000c4a:	693a      	ldr	r2, [r7, #16]
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d003      	beq.n	8000c64 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000c5c:	693a      	ldr	r2, [r7, #16]
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	4313      	orrs	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c64:	4a1c      	ldr	r2, [pc, #112]	; (8000cd8 <HAL_GPIO_Init+0x310>)
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c6a:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <HAL_GPIO_Init+0x310>)
 8000c6c:	68db      	ldr	r3, [r3, #12]
 8000c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	43db      	mvns	r3, r3
 8000c74:	693a      	ldr	r2, [r7, #16]
 8000c76:	4013      	ands	r3, r2
 8000c78:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d003      	beq.n	8000c8e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c8e:	4a12      	ldr	r2, [pc, #72]	; (8000cd8 <HAL_GPIO_Init+0x310>)
 8000c90:	693b      	ldr	r3, [r7, #16]
 8000c92:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	3301      	adds	r3, #1
 8000c98:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	f47f ae97 	bne.w	80009d8 <HAL_GPIO_Init+0x10>
  }
}
 8000caa:	bf00      	nop
 8000cac:	bf00      	nop
 8000cae:	371c      	adds	r7, #28
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	40010000 	.word	0x40010000
 8000cc0:	48000400 	.word	0x48000400
 8000cc4:	48000800 	.word	0x48000800
 8000cc8:	48000c00 	.word	0x48000c00
 8000ccc:	48001000 	.word	0x48001000
 8000cd0:	48001400 	.word	0x48001400
 8000cd4:	48001800 	.word	0x48001800
 8000cd8:	40010400 	.word	0x40010400

08000cdc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	1d3b      	adds	r3, r7, #4
 8000ce6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ce8:	1d3b      	adds	r3, r7, #4
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d102      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	f000 bf01 	b.w	8001af8 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f003 0301 	and.w	r3, r3, #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	f000 8160 	beq.w	8000fc6 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d06:	4bae      	ldr	r3, [pc, #696]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f003 030c 	and.w	r3, r3, #12
 8000d0e:	2b04      	cmp	r3, #4
 8000d10:	d00c      	beq.n	8000d2c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d12:	4bab      	ldr	r3, [pc, #684]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f003 030c 	and.w	r3, r3, #12
 8000d1a:	2b08      	cmp	r3, #8
 8000d1c:	d159      	bne.n	8000dd2 <HAL_RCC_OscConfig+0xf6>
 8000d1e:	4ba8      	ldr	r3, [pc, #672]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000d26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d2a:	d152      	bne.n	8000dd2 <HAL_RCC_OscConfig+0xf6>
 8000d2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d30:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d34:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000d38:	fa93 f3a3 	rbit	r3, r3
 8000d3c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d40:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d44:	fab3 f383 	clz	r3, r3
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	095b      	lsrs	r3, r3, #5
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	f043 0301 	orr.w	r3, r3, #1
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d102      	bne.n	8000d5e <HAL_RCC_OscConfig+0x82>
 8000d58:	4b99      	ldr	r3, [pc, #612]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	e015      	b.n	8000d8a <HAL_RCC_OscConfig+0xae>
 8000d5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d62:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d66:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000d6a:	fa93 f3a3 	rbit	r3, r3
 8000d6e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000d72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d76:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000d7a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000d7e:	fa93 f3a3 	rbit	r3, r3
 8000d82:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000d86:	4b8e      	ldr	r3, [pc, #568]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d8a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d8e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000d92:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000d96:	fa92 f2a2 	rbit	r2, r2
 8000d9a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000d9e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000da2:	fab2 f282 	clz	r2, r2
 8000da6:	b2d2      	uxtb	r2, r2
 8000da8:	f042 0220 	orr.w	r2, r2, #32
 8000dac:	b2d2      	uxtb	r2, r2
 8000dae:	f002 021f 	and.w	r2, r2, #31
 8000db2:	2101      	movs	r1, #1
 8000db4:	fa01 f202 	lsl.w	r2, r1, r2
 8000db8:	4013      	ands	r3, r2
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	f000 8102 	beq.w	8000fc4 <HAL_RCC_OscConfig+0x2e8>
 8000dc0:	1d3b      	adds	r3, r7, #4
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	f040 80fc 	bne.w	8000fc4 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	f000 be93 	b.w	8001af8 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ddc:	d106      	bne.n	8000dec <HAL_RCC_OscConfig+0x110>
 8000dde:	4b78      	ldr	r3, [pc, #480]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a77      	ldr	r2, [pc, #476]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000de4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000de8:	6013      	str	r3, [r2, #0]
 8000dea:	e030      	b.n	8000e4e <HAL_RCC_OscConfig+0x172>
 8000dec:	1d3b      	adds	r3, r7, #4
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d10c      	bne.n	8000e10 <HAL_RCC_OscConfig+0x134>
 8000df6:	4b72      	ldr	r3, [pc, #456]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a71      	ldr	r2, [pc, #452]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000dfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e00:	6013      	str	r3, [r2, #0]
 8000e02:	4b6f      	ldr	r3, [pc, #444]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a6e      	ldr	r2, [pc, #440]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000e08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e0c:	6013      	str	r3, [r2, #0]
 8000e0e:	e01e      	b.n	8000e4e <HAL_RCC_OscConfig+0x172>
 8000e10:	1d3b      	adds	r3, r7, #4
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e1a:	d10c      	bne.n	8000e36 <HAL_RCC_OscConfig+0x15a>
 8000e1c:	4b68      	ldr	r3, [pc, #416]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a67      	ldr	r2, [pc, #412]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000e22:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	4b65      	ldr	r3, [pc, #404]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a64      	ldr	r2, [pc, #400]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000e2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e32:	6013      	str	r3, [r2, #0]
 8000e34:	e00b      	b.n	8000e4e <HAL_RCC_OscConfig+0x172>
 8000e36:	4b62      	ldr	r3, [pc, #392]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a61      	ldr	r2, [pc, #388]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000e3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e40:	6013      	str	r3, [r2, #0]
 8000e42:	4b5f      	ldr	r3, [pc, #380]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a5e      	ldr	r2, [pc, #376]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000e48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e4c:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e4e:	1d3b      	adds	r3, r7, #4
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d059      	beq.n	8000f0c <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e58:	f7ff fc6e 	bl	8000738 <HAL_GetTick>
 8000e5c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e60:	e00a      	b.n	8000e78 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e62:	f7ff fc69 	bl	8000738 <HAL_GetTick>
 8000e66:	4602      	mov	r2, r0
 8000e68:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	2b64      	cmp	r3, #100	; 0x64
 8000e70:	d902      	bls.n	8000e78 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000e72:	2303      	movs	r3, #3
 8000e74:	f000 be40 	b.w	8001af8 <HAL_RCC_OscConfig+0xe1c>
 8000e78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e7c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e80:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000e84:	fa93 f3a3 	rbit	r3, r3
 8000e88:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000e8c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e90:	fab3 f383 	clz	r3, r3
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	095b      	lsrs	r3, r3, #5
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	f043 0301 	orr.w	r3, r3, #1
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d102      	bne.n	8000eaa <HAL_RCC_OscConfig+0x1ce>
 8000ea4:	4b46      	ldr	r3, [pc, #280]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	e015      	b.n	8000ed6 <HAL_RCC_OscConfig+0x1fa>
 8000eaa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eae:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000eb6:	fa93 f3a3 	rbit	r3, r3
 8000eba:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000ebe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ec2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000ec6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000eca:	fa93 f3a3 	rbit	r3, r3
 8000ece:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000ed2:	4b3b      	ldr	r3, [pc, #236]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000eda:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000ede:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000ee2:	fa92 f2a2 	rbit	r2, r2
 8000ee6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000eea:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000eee:	fab2 f282 	clz	r2, r2
 8000ef2:	b2d2      	uxtb	r2, r2
 8000ef4:	f042 0220 	orr.w	r2, r2, #32
 8000ef8:	b2d2      	uxtb	r2, r2
 8000efa:	f002 021f 	and.w	r2, r2, #31
 8000efe:	2101      	movs	r1, #1
 8000f00:	fa01 f202 	lsl.w	r2, r1, r2
 8000f04:	4013      	ands	r3, r2
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d0ab      	beq.n	8000e62 <HAL_RCC_OscConfig+0x186>
 8000f0a:	e05c      	b.n	8000fc6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f0c:	f7ff fc14 	bl	8000738 <HAL_GetTick>
 8000f10:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f14:	e00a      	b.n	8000f2c <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f16:	f7ff fc0f 	bl	8000738 <HAL_GetTick>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	2b64      	cmp	r3, #100	; 0x64
 8000f24:	d902      	bls.n	8000f2c <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000f26:	2303      	movs	r3, #3
 8000f28:	f000 bde6 	b.w	8001af8 <HAL_RCC_OscConfig+0xe1c>
 8000f2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f30:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f34:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000f38:	fa93 f3a3 	rbit	r3, r3
 8000f3c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000f40:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f44:	fab3 f383 	clz	r3, r3
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	095b      	lsrs	r3, r3, #5
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	f043 0301 	orr.w	r3, r3, #1
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d102      	bne.n	8000f5e <HAL_RCC_OscConfig+0x282>
 8000f58:	4b19      	ldr	r3, [pc, #100]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	e015      	b.n	8000f8a <HAL_RCC_OscConfig+0x2ae>
 8000f5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f62:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f66:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000f6a:	fa93 f3a3 	rbit	r3, r3
 8000f6e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000f72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f76:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000f7a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000f7e:	fa93 f3a3 	rbit	r3, r3
 8000f82:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000f86:	4b0e      	ldr	r3, [pc, #56]	; (8000fc0 <HAL_RCC_OscConfig+0x2e4>)
 8000f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f8a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f8e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000f92:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000f96:	fa92 f2a2 	rbit	r2, r2
 8000f9a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000f9e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000fa2:	fab2 f282 	clz	r2, r2
 8000fa6:	b2d2      	uxtb	r2, r2
 8000fa8:	f042 0220 	orr.w	r2, r2, #32
 8000fac:	b2d2      	uxtb	r2, r2
 8000fae:	f002 021f 	and.w	r2, r2, #31
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	fa01 f202 	lsl.w	r2, r1, r2
 8000fb8:	4013      	ands	r3, r2
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d1ab      	bne.n	8000f16 <HAL_RCC_OscConfig+0x23a>
 8000fbe:	e002      	b.n	8000fc6 <HAL_RCC_OscConfig+0x2ea>
 8000fc0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 0302 	and.w	r3, r3, #2
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	f000 8170 	beq.w	80012b6 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000fd6:	4bd0      	ldr	r3, [pc, #832]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	f003 030c 	and.w	r3, r3, #12
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d00c      	beq.n	8000ffc <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fe2:	4bcd      	ldr	r3, [pc, #820]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f003 030c 	and.w	r3, r3, #12
 8000fea:	2b08      	cmp	r3, #8
 8000fec:	d16d      	bne.n	80010ca <HAL_RCC_OscConfig+0x3ee>
 8000fee:	4bca      	ldr	r3, [pc, #808]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000ff6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ffa:	d166      	bne.n	80010ca <HAL_RCC_OscConfig+0x3ee>
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001002:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001006:	fa93 f3a3 	rbit	r3, r3
 800100a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800100e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001012:	fab3 f383 	clz	r3, r3
 8001016:	b2db      	uxtb	r3, r3
 8001018:	095b      	lsrs	r3, r3, #5
 800101a:	b2db      	uxtb	r3, r3
 800101c:	f043 0301 	orr.w	r3, r3, #1
 8001020:	b2db      	uxtb	r3, r3
 8001022:	2b01      	cmp	r3, #1
 8001024:	d102      	bne.n	800102c <HAL_RCC_OscConfig+0x350>
 8001026:	4bbc      	ldr	r3, [pc, #752]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	e013      	b.n	8001054 <HAL_RCC_OscConfig+0x378>
 800102c:	2302      	movs	r3, #2
 800102e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001032:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001036:	fa93 f3a3 	rbit	r3, r3
 800103a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800103e:	2302      	movs	r3, #2
 8001040:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001044:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001048:	fa93 f3a3 	rbit	r3, r3
 800104c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001050:	4bb1      	ldr	r3, [pc, #708]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 8001052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001054:	2202      	movs	r2, #2
 8001056:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800105a:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800105e:	fa92 f2a2 	rbit	r2, r2
 8001062:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001066:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800106a:	fab2 f282 	clz	r2, r2
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	f042 0220 	orr.w	r2, r2, #32
 8001074:	b2d2      	uxtb	r2, r2
 8001076:	f002 021f 	and.w	r2, r2, #31
 800107a:	2101      	movs	r1, #1
 800107c:	fa01 f202 	lsl.w	r2, r1, r2
 8001080:	4013      	ands	r3, r2
 8001082:	2b00      	cmp	r3, #0
 8001084:	d007      	beq.n	8001096 <HAL_RCC_OscConfig+0x3ba>
 8001086:	1d3b      	adds	r3, r7, #4
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d002      	beq.n	8001096 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	f000 bd31 	b.w	8001af8 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001096:	4ba0      	ldr	r3, [pc, #640]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	691b      	ldr	r3, [r3, #16]
 80010a4:	21f8      	movs	r1, #248	; 0xf8
 80010a6:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010aa:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80010ae:	fa91 f1a1 	rbit	r1, r1
 80010b2:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80010b6:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80010ba:	fab1 f181 	clz	r1, r1
 80010be:	b2c9      	uxtb	r1, r1
 80010c0:	408b      	lsls	r3, r1
 80010c2:	4995      	ldr	r1, [pc, #596]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 80010c4:	4313      	orrs	r3, r2
 80010c6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010c8:	e0f5      	b.n	80012b6 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010ca:	1d3b      	adds	r3, r7, #4
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	f000 8085 	beq.w	80011e0 <HAL_RCC_OscConfig+0x504>
 80010d6:	2301      	movs	r3, #1
 80010d8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010dc:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80010e0:	fa93 f3a3 	rbit	r3, r3
 80010e4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80010e8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010ec:	fab3 f383 	clz	r3, r3
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010f6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	461a      	mov	r2, r3
 80010fe:	2301      	movs	r3, #1
 8001100:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001102:	f7ff fb19 	bl	8000738 <HAL_GetTick>
 8001106:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800110a:	e00a      	b.n	8001122 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800110c:	f7ff fb14 	bl	8000738 <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	2b02      	cmp	r3, #2
 800111a:	d902      	bls.n	8001122 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800111c:	2303      	movs	r3, #3
 800111e:	f000 bceb 	b.w	8001af8 <HAL_RCC_OscConfig+0xe1c>
 8001122:	2302      	movs	r3, #2
 8001124:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001128:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800112c:	fa93 f3a3 	rbit	r3, r3
 8001130:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001134:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001138:	fab3 f383 	clz	r3, r3
 800113c:	b2db      	uxtb	r3, r3
 800113e:	095b      	lsrs	r3, r3, #5
 8001140:	b2db      	uxtb	r3, r3
 8001142:	f043 0301 	orr.w	r3, r3, #1
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2b01      	cmp	r3, #1
 800114a:	d102      	bne.n	8001152 <HAL_RCC_OscConfig+0x476>
 800114c:	4b72      	ldr	r3, [pc, #456]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	e013      	b.n	800117a <HAL_RCC_OscConfig+0x49e>
 8001152:	2302      	movs	r3, #2
 8001154:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001158:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800115c:	fa93 f3a3 	rbit	r3, r3
 8001160:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001164:	2302      	movs	r3, #2
 8001166:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800116a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800116e:	fa93 f3a3 	rbit	r3, r3
 8001172:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001176:	4b68      	ldr	r3, [pc, #416]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 8001178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117a:	2202      	movs	r2, #2
 800117c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001180:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001184:	fa92 f2a2 	rbit	r2, r2
 8001188:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 800118c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001190:	fab2 f282 	clz	r2, r2
 8001194:	b2d2      	uxtb	r2, r2
 8001196:	f042 0220 	orr.w	r2, r2, #32
 800119a:	b2d2      	uxtb	r2, r2
 800119c:	f002 021f 	and.w	r2, r2, #31
 80011a0:	2101      	movs	r1, #1
 80011a2:	fa01 f202 	lsl.w	r2, r1, r2
 80011a6:	4013      	ands	r3, r2
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d0af      	beq.n	800110c <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ac:	4b5a      	ldr	r3, [pc, #360]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	691b      	ldr	r3, [r3, #16]
 80011ba:	21f8      	movs	r1, #248	; 0xf8
 80011bc:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c0:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80011c4:	fa91 f1a1 	rbit	r1, r1
 80011c8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80011cc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80011d0:	fab1 f181 	clz	r1, r1
 80011d4:	b2c9      	uxtb	r1, r1
 80011d6:	408b      	lsls	r3, r1
 80011d8:	494f      	ldr	r1, [pc, #316]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 80011da:	4313      	orrs	r3, r2
 80011dc:	600b      	str	r3, [r1, #0]
 80011de:	e06a      	b.n	80012b6 <HAL_RCC_OscConfig+0x5da>
 80011e0:	2301      	movs	r3, #1
 80011e2:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80011ea:	fa93 f3a3 	rbit	r3, r3
 80011ee:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80011f2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011f6:	fab3 f383 	clz	r3, r3
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001200:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	461a      	mov	r2, r3
 8001208:	2300      	movs	r3, #0
 800120a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800120c:	f7ff fa94 	bl	8000738 <HAL_GetTick>
 8001210:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001214:	e00a      	b.n	800122c <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001216:	f7ff fa8f 	bl	8000738 <HAL_GetTick>
 800121a:	4602      	mov	r2, r0
 800121c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d902      	bls.n	800122c <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	f000 bc66 	b.w	8001af8 <HAL_RCC_OscConfig+0xe1c>
 800122c:	2302      	movs	r3, #2
 800122e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001232:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001236:	fa93 f3a3 	rbit	r3, r3
 800123a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 800123e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001242:	fab3 f383 	clz	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	095b      	lsrs	r3, r3, #5
 800124a:	b2db      	uxtb	r3, r3
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	b2db      	uxtb	r3, r3
 8001252:	2b01      	cmp	r3, #1
 8001254:	d102      	bne.n	800125c <HAL_RCC_OscConfig+0x580>
 8001256:	4b30      	ldr	r3, [pc, #192]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	e013      	b.n	8001284 <HAL_RCC_OscConfig+0x5a8>
 800125c:	2302      	movs	r3, #2
 800125e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001262:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001266:	fa93 f3a3 	rbit	r3, r3
 800126a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800126e:	2302      	movs	r3, #2
 8001270:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001274:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001278:	fa93 f3a3 	rbit	r3, r3
 800127c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001280:	4b25      	ldr	r3, [pc, #148]	; (8001318 <HAL_RCC_OscConfig+0x63c>)
 8001282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001284:	2202      	movs	r2, #2
 8001286:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800128a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800128e:	fa92 f2a2 	rbit	r2, r2
 8001292:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001296:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800129a:	fab2 f282 	clz	r2, r2
 800129e:	b2d2      	uxtb	r2, r2
 80012a0:	f042 0220 	orr.w	r2, r2, #32
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	f002 021f 	and.w	r2, r2, #31
 80012aa:	2101      	movs	r1, #1
 80012ac:	fa01 f202 	lsl.w	r2, r1, r2
 80012b0:	4013      	ands	r3, r2
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1af      	bne.n	8001216 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 0308 	and.w	r3, r3, #8
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	f000 80da 	beq.w	800147a <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	695b      	ldr	r3, [r3, #20]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d069      	beq.n	80013a4 <HAL_RCC_OscConfig+0x6c8>
 80012d0:	2301      	movs	r3, #1
 80012d2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80012da:	fa93 f3a3 	rbit	r3, r3
 80012de:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80012e2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012e6:	fab3 f383 	clz	r3, r3
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b0b      	ldr	r3, [pc, #44]	; (800131c <HAL_RCC_OscConfig+0x640>)
 80012f0:	4413      	add	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	461a      	mov	r2, r3
 80012f6:	2301      	movs	r3, #1
 80012f8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012fa:	f7ff fa1d 	bl	8000738 <HAL_GetTick>
 80012fe:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001302:	e00d      	b.n	8001320 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001304:	f7ff fa18 	bl	8000738 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	2b02      	cmp	r3, #2
 8001312:	d905      	bls.n	8001320 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e3ef      	b.n	8001af8 <HAL_RCC_OscConfig+0xe1c>
 8001318:	40021000 	.word	0x40021000
 800131c:	10908120 	.word	0x10908120
 8001320:	2302      	movs	r3, #2
 8001322:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001326:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800132a:	fa93 f2a3 	rbit	r2, r3
 800132e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001338:	2202      	movs	r2, #2
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	fa93 f2a3 	rbit	r2, r3
 8001346:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001350:	2202      	movs	r2, #2
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	fa93 f2a3 	rbit	r2, r3
 800135e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001362:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001364:	4ba4      	ldr	r3, [pc, #656]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001366:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001368:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800136c:	2102      	movs	r1, #2
 800136e:	6019      	str	r1, [r3, #0]
 8001370:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	fa93 f1a3 	rbit	r1, r3
 800137a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800137e:	6019      	str	r1, [r3, #0]
  return result;
 8001380:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	fab3 f383 	clz	r3, r3
 800138a:	b2db      	uxtb	r3, r3
 800138c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001390:	b2db      	uxtb	r3, r3
 8001392:	f003 031f 	and.w	r3, r3, #31
 8001396:	2101      	movs	r1, #1
 8001398:	fa01 f303 	lsl.w	r3, r1, r3
 800139c:	4013      	ands	r3, r2
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d0b0      	beq.n	8001304 <HAL_RCC_OscConfig+0x628>
 80013a2:	e06a      	b.n	800147a <HAL_RCC_OscConfig+0x79e>
 80013a4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80013a8:	2201      	movs	r2, #1
 80013aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	fa93 f2a3 	rbit	r2, r3
 80013b6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80013ba:	601a      	str	r2, [r3, #0]
  return result;
 80013bc:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80013c0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013c2:	fab3 f383 	clz	r3, r3
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	461a      	mov	r2, r3
 80013ca:	4b8c      	ldr	r3, [pc, #560]	; (80015fc <HAL_RCC_OscConfig+0x920>)
 80013cc:	4413      	add	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	461a      	mov	r2, r3
 80013d2:	2300      	movs	r3, #0
 80013d4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013d6:	f7ff f9af 	bl	8000738 <HAL_GetTick>
 80013da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013de:	e009      	b.n	80013f4 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013e0:	f7ff f9aa 	bl	8000738 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d901      	bls.n	80013f4 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80013f0:	2303      	movs	r3, #3
 80013f2:	e381      	b.n	8001af8 <HAL_RCC_OscConfig+0xe1c>
 80013f4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80013f8:	2202      	movs	r2, #2
 80013fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013fc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	fa93 f2a3 	rbit	r2, r3
 8001406:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001410:	2202      	movs	r2, #2
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	fa93 f2a3 	rbit	r2, r3
 800141e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001428:	2202      	movs	r2, #2
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	fa93 f2a3 	rbit	r2, r3
 8001436:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800143a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800143c:	4b6e      	ldr	r3, [pc, #440]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 800143e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001440:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001444:	2102      	movs	r1, #2
 8001446:	6019      	str	r1, [r3, #0]
 8001448:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	fa93 f1a3 	rbit	r1, r3
 8001452:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001456:	6019      	str	r1, [r3, #0]
  return result;
 8001458:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	fab3 f383 	clz	r3, r3
 8001462:	b2db      	uxtb	r3, r3
 8001464:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001468:	b2db      	uxtb	r3, r3
 800146a:	f003 031f 	and.w	r3, r3, #31
 800146e:	2101      	movs	r1, #1
 8001470:	fa01 f303 	lsl.w	r3, r1, r3
 8001474:	4013      	ands	r3, r2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1b2      	bne.n	80013e0 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0304 	and.w	r3, r3, #4
 8001484:	2b00      	cmp	r3, #0
 8001486:	f000 8157 	beq.w	8001738 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800148a:	2300      	movs	r3, #0
 800148c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001490:	4b59      	ldr	r3, [pc, #356]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001492:	69db      	ldr	r3, [r3, #28]
 8001494:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001498:	2b00      	cmp	r3, #0
 800149a:	d112      	bne.n	80014c2 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800149c:	4b56      	ldr	r3, [pc, #344]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 800149e:	69db      	ldr	r3, [r3, #28]
 80014a0:	4a55      	ldr	r2, [pc, #340]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 80014a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014a6:	61d3      	str	r3, [r2, #28]
 80014a8:	4b53      	ldr	r3, [pc, #332]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 80014aa:	69db      	ldr	r3, [r3, #28]
 80014ac:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80014b0:	f107 030c 	add.w	r3, r7, #12
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	f107 030c 	add.w	r3, r7, #12
 80014ba:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80014bc:	2301      	movs	r3, #1
 80014be:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c2:	4b4f      	ldr	r3, [pc, #316]	; (8001600 <HAL_RCC_OscConfig+0x924>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d11a      	bne.n	8001504 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014ce:	4b4c      	ldr	r3, [pc, #304]	; (8001600 <HAL_RCC_OscConfig+0x924>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a4b      	ldr	r2, [pc, #300]	; (8001600 <HAL_RCC_OscConfig+0x924>)
 80014d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014da:	f7ff f92d 	bl	8000738 <HAL_GetTick>
 80014de:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e2:	e009      	b.n	80014f8 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014e4:	f7ff f928 	bl	8000738 <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	2b64      	cmp	r3, #100	; 0x64
 80014f2:	d901      	bls.n	80014f8 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80014f4:	2303      	movs	r3, #3
 80014f6:	e2ff      	b.n	8001af8 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f8:	4b41      	ldr	r3, [pc, #260]	; (8001600 <HAL_RCC_OscConfig+0x924>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001500:	2b00      	cmp	r3, #0
 8001502:	d0ef      	beq.n	80014e4 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d106      	bne.n	800151c <HAL_RCC_OscConfig+0x840>
 800150e:	4b3a      	ldr	r3, [pc, #232]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001510:	6a1b      	ldr	r3, [r3, #32]
 8001512:	4a39      	ldr	r2, [pc, #228]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	6213      	str	r3, [r2, #32]
 800151a:	e02f      	b.n	800157c <HAL_RCC_OscConfig+0x8a0>
 800151c:	1d3b      	adds	r3, r7, #4
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d10c      	bne.n	8001540 <HAL_RCC_OscConfig+0x864>
 8001526:	4b34      	ldr	r3, [pc, #208]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001528:	6a1b      	ldr	r3, [r3, #32]
 800152a:	4a33      	ldr	r2, [pc, #204]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 800152c:	f023 0301 	bic.w	r3, r3, #1
 8001530:	6213      	str	r3, [r2, #32]
 8001532:	4b31      	ldr	r3, [pc, #196]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001534:	6a1b      	ldr	r3, [r3, #32]
 8001536:	4a30      	ldr	r2, [pc, #192]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001538:	f023 0304 	bic.w	r3, r3, #4
 800153c:	6213      	str	r3, [r2, #32]
 800153e:	e01d      	b.n	800157c <HAL_RCC_OscConfig+0x8a0>
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	2b05      	cmp	r3, #5
 8001548:	d10c      	bne.n	8001564 <HAL_RCC_OscConfig+0x888>
 800154a:	4b2b      	ldr	r3, [pc, #172]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 800154c:	6a1b      	ldr	r3, [r3, #32]
 800154e:	4a2a      	ldr	r2, [pc, #168]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001550:	f043 0304 	orr.w	r3, r3, #4
 8001554:	6213      	str	r3, [r2, #32]
 8001556:	4b28      	ldr	r3, [pc, #160]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001558:	6a1b      	ldr	r3, [r3, #32]
 800155a:	4a27      	ldr	r2, [pc, #156]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6213      	str	r3, [r2, #32]
 8001562:	e00b      	b.n	800157c <HAL_RCC_OscConfig+0x8a0>
 8001564:	4b24      	ldr	r3, [pc, #144]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001566:	6a1b      	ldr	r3, [r3, #32]
 8001568:	4a23      	ldr	r2, [pc, #140]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 800156a:	f023 0301 	bic.w	r3, r3, #1
 800156e:	6213      	str	r3, [r2, #32]
 8001570:	4b21      	ldr	r3, [pc, #132]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001572:	6a1b      	ldr	r3, [r3, #32]
 8001574:	4a20      	ldr	r2, [pc, #128]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 8001576:	f023 0304 	bic.w	r3, r3, #4
 800157a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800157c:	1d3b      	adds	r3, r7, #4
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d06a      	beq.n	800165c <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001586:	f7ff f8d7 	bl	8000738 <HAL_GetTick>
 800158a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800158e:	e00b      	b.n	80015a8 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001590:	f7ff f8d2 	bl	8000738 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	f241 3288 	movw	r2, #5000	; 0x1388
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e2a7      	b.n	8001af8 <HAL_RCC_OscConfig+0xe1c>
 80015a8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015ac:	2202      	movs	r2, #2
 80015ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	fa93 f2a3 	rbit	r2, r3
 80015ba:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80015c4:	2202      	movs	r2, #2
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	fa93 f2a3 	rbit	r2, r3
 80015d2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80015d6:	601a      	str	r2, [r3, #0]
  return result;
 80015d8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80015dc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015de:	fab3 f383 	clz	r3, r3
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	095b      	lsrs	r3, r3, #5
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	f043 0302 	orr.w	r3, r3, #2
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d108      	bne.n	8001604 <HAL_RCC_OscConfig+0x928>
 80015f2:	4b01      	ldr	r3, [pc, #4]	; (80015f8 <HAL_RCC_OscConfig+0x91c>)
 80015f4:	6a1b      	ldr	r3, [r3, #32]
 80015f6:	e013      	b.n	8001620 <HAL_RCC_OscConfig+0x944>
 80015f8:	40021000 	.word	0x40021000
 80015fc:	10908120 	.word	0x10908120
 8001600:	40007000 	.word	0x40007000
 8001604:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001608:	2202      	movs	r2, #2
 800160a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800160c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	fa93 f2a3 	rbit	r2, r3
 8001616:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	4bc0      	ldr	r3, [pc, #768]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 800161e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001620:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001624:	2102      	movs	r1, #2
 8001626:	6011      	str	r1, [r2, #0]
 8001628:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800162c:	6812      	ldr	r2, [r2, #0]
 800162e:	fa92 f1a2 	rbit	r1, r2
 8001632:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001636:	6011      	str	r1, [r2, #0]
  return result;
 8001638:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800163c:	6812      	ldr	r2, [r2, #0]
 800163e:	fab2 f282 	clz	r2, r2
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001648:	b2d2      	uxtb	r2, r2
 800164a:	f002 021f 	and.w	r2, r2, #31
 800164e:	2101      	movs	r1, #1
 8001650:	fa01 f202 	lsl.w	r2, r1, r2
 8001654:	4013      	ands	r3, r2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d09a      	beq.n	8001590 <HAL_RCC_OscConfig+0x8b4>
 800165a:	e063      	b.n	8001724 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800165c:	f7ff f86c 	bl	8000738 <HAL_GetTick>
 8001660:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001664:	e00b      	b.n	800167e <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001666:	f7ff f867 	bl	8000738 <HAL_GetTick>
 800166a:	4602      	mov	r2, r0
 800166c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	f241 3288 	movw	r2, #5000	; 0x1388
 8001676:	4293      	cmp	r3, r2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e23c      	b.n	8001af8 <HAL_RCC_OscConfig+0xe1c>
 800167e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001682:	2202      	movs	r2, #2
 8001684:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001686:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	fa93 f2a3 	rbit	r2, r3
 8001690:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800169a:	2202      	movs	r2, #2
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	fa93 f2a3 	rbit	r2, r3
 80016a8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80016ac:	601a      	str	r2, [r3, #0]
  return result;
 80016ae:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80016b2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016b4:	fab3 f383 	clz	r3, r3
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	095b      	lsrs	r3, r3, #5
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	f043 0302 	orr.w	r3, r3, #2
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d102      	bne.n	80016ce <HAL_RCC_OscConfig+0x9f2>
 80016c8:	4b95      	ldr	r3, [pc, #596]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 80016ca:	6a1b      	ldr	r3, [r3, #32]
 80016cc:	e00d      	b.n	80016ea <HAL_RCC_OscConfig+0xa0e>
 80016ce:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80016d2:	2202      	movs	r2, #2
 80016d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	fa93 f2a3 	rbit	r2, r3
 80016e0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	4b8e      	ldr	r3, [pc, #568]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 80016e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ea:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80016ee:	2102      	movs	r1, #2
 80016f0:	6011      	str	r1, [r2, #0]
 80016f2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80016f6:	6812      	ldr	r2, [r2, #0]
 80016f8:	fa92 f1a2 	rbit	r1, r2
 80016fc:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001700:	6011      	str	r1, [r2, #0]
  return result;
 8001702:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001706:	6812      	ldr	r2, [r2, #0]
 8001708:	fab2 f282 	clz	r2, r2
 800170c:	b2d2      	uxtb	r2, r2
 800170e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001712:	b2d2      	uxtb	r2, r2
 8001714:	f002 021f 	and.w	r2, r2, #31
 8001718:	2101      	movs	r1, #1
 800171a:	fa01 f202 	lsl.w	r2, r1, r2
 800171e:	4013      	ands	r3, r2
 8001720:	2b00      	cmp	r3, #0
 8001722:	d1a0      	bne.n	8001666 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001724:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001728:	2b01      	cmp	r3, #1
 800172a:	d105      	bne.n	8001738 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800172c:	4b7c      	ldr	r3, [pc, #496]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 800172e:	69db      	ldr	r3, [r3, #28]
 8001730:	4a7b      	ldr	r2, [pc, #492]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 8001732:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001736:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001738:	1d3b      	adds	r3, r7, #4
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 81d9 	beq.w	8001af6 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001744:	4b76      	ldr	r3, [pc, #472]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 030c 	and.w	r3, r3, #12
 800174c:	2b08      	cmp	r3, #8
 800174e:	f000 81a6 	beq.w	8001a9e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001752:	1d3b      	adds	r3, r7, #4
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	2b02      	cmp	r3, #2
 800175a:	f040 811e 	bne.w	800199a <HAL_RCC_OscConfig+0xcbe>
 800175e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001762:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001766:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001768:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	fa93 f2a3 	rbit	r2, r3
 8001772:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001776:	601a      	str	r2, [r3, #0]
  return result;
 8001778:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800177c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800177e:	fab3 f383 	clz	r3, r3
 8001782:	b2db      	uxtb	r3, r3
 8001784:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001788:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	461a      	mov	r2, r3
 8001790:	2300      	movs	r3, #0
 8001792:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001794:	f7fe ffd0 	bl	8000738 <HAL_GetTick>
 8001798:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800179c:	e009      	b.n	80017b2 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800179e:	f7fe ffcb 	bl	8000738 <HAL_GetTick>
 80017a2:	4602      	mov	r2, r0
 80017a4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e1a2      	b.n	8001af8 <HAL_RCC_OscConfig+0xe1c>
 80017b2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017bc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	fa93 f2a3 	rbit	r2, r3
 80017c6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80017ca:	601a      	str	r2, [r3, #0]
  return result;
 80017cc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80017d0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017d2:	fab3 f383 	clz	r3, r3
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	095b      	lsrs	r3, r3, #5
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d102      	bne.n	80017ec <HAL_RCC_OscConfig+0xb10>
 80017e6:	4b4e      	ldr	r3, [pc, #312]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	e01b      	b.n	8001824 <HAL_RCC_OscConfig+0xb48>
 80017ec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80017f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	fa93 f2a3 	rbit	r2, r3
 8001800:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800180a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	fa93 f2a3 	rbit	r2, r3
 800181a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	4b3f      	ldr	r3, [pc, #252]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 8001822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001824:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001828:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800182c:	6011      	str	r1, [r2, #0]
 800182e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001832:	6812      	ldr	r2, [r2, #0]
 8001834:	fa92 f1a2 	rbit	r1, r2
 8001838:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800183c:	6011      	str	r1, [r2, #0]
  return result;
 800183e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001842:	6812      	ldr	r2, [r2, #0]
 8001844:	fab2 f282 	clz	r2, r2
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	f042 0220 	orr.w	r2, r2, #32
 800184e:	b2d2      	uxtb	r2, r2
 8001850:	f002 021f 	and.w	r2, r2, #31
 8001854:	2101      	movs	r1, #1
 8001856:	fa01 f202 	lsl.w	r2, r1, r2
 800185a:	4013      	ands	r3, r2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d19e      	bne.n	800179e <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001860:	4b2f      	ldr	r3, [pc, #188]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 8001862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001864:	f023 020f 	bic.w	r2, r3, #15
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186e:	492c      	ldr	r1, [pc, #176]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 8001870:	4313      	orrs	r3, r2
 8001872:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001874:	4b2a      	ldr	r3, [pc, #168]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6a19      	ldr	r1, [r3, #32]
 8001882:	1d3b      	adds	r3, r7, #4
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	69db      	ldr	r3, [r3, #28]
 8001888:	430b      	orrs	r3, r1
 800188a:	4925      	ldr	r1, [pc, #148]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 800188c:	4313      	orrs	r3, r2
 800188e:	604b      	str	r3, [r1, #4]
 8001890:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001894:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001898:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800189a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	fa93 f2a3 	rbit	r2, r3
 80018a4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80018a8:	601a      	str	r2, [r3, #0]
  return result;
 80018aa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80018ae:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018b0:	fab3 f383 	clz	r3, r3
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018ba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	461a      	mov	r2, r3
 80018c2:	2301      	movs	r3, #1
 80018c4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c6:	f7fe ff37 	bl	8000738 <HAL_GetTick>
 80018ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018ce:	e009      	b.n	80018e4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018d0:	f7fe ff32 	bl	8000738 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d901      	bls.n	80018e4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e109      	b.n	8001af8 <HAL_RCC_OscConfig+0xe1c>
 80018e4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ee:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	fa93 f2a3 	rbit	r2, r3
 80018f8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80018fc:	601a      	str	r2, [r3, #0]
  return result;
 80018fe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001902:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001904:	fab3 f383 	clz	r3, r3
 8001908:	b2db      	uxtb	r3, r3
 800190a:	095b      	lsrs	r3, r3, #5
 800190c:	b2db      	uxtb	r3, r3
 800190e:	f043 0301 	orr.w	r3, r3, #1
 8001912:	b2db      	uxtb	r3, r3
 8001914:	2b01      	cmp	r3, #1
 8001916:	d105      	bne.n	8001924 <HAL_RCC_OscConfig+0xc48>
 8001918:	4b01      	ldr	r3, [pc, #4]	; (8001920 <HAL_RCC_OscConfig+0xc44>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	e01e      	b.n	800195c <HAL_RCC_OscConfig+0xc80>
 800191e:	bf00      	nop
 8001920:	40021000 	.word	0x40021000
 8001924:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001928:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800192c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800192e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	fa93 f2a3 	rbit	r2, r3
 8001938:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001942:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	fa93 f2a3 	rbit	r2, r3
 8001952:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	4b6a      	ldr	r3, [pc, #424]	; (8001b04 <HAL_RCC_OscConfig+0xe28>)
 800195a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001960:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001964:	6011      	str	r1, [r2, #0]
 8001966:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800196a:	6812      	ldr	r2, [r2, #0]
 800196c:	fa92 f1a2 	rbit	r1, r2
 8001970:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001974:	6011      	str	r1, [r2, #0]
  return result;
 8001976:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800197a:	6812      	ldr	r2, [r2, #0]
 800197c:	fab2 f282 	clz	r2, r2
 8001980:	b2d2      	uxtb	r2, r2
 8001982:	f042 0220 	orr.w	r2, r2, #32
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	f002 021f 	and.w	r2, r2, #31
 800198c:	2101      	movs	r1, #1
 800198e:	fa01 f202 	lsl.w	r2, r1, r2
 8001992:	4013      	ands	r3, r2
 8001994:	2b00      	cmp	r3, #0
 8001996:	d09b      	beq.n	80018d0 <HAL_RCC_OscConfig+0xbf4>
 8001998:	e0ad      	b.n	8001af6 <HAL_RCC_OscConfig+0xe1a>
 800199a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800199e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	fa93 f2a3 	rbit	r2, r3
 80019ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019b2:	601a      	str	r2, [r3, #0]
  return result;
 80019b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019b8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ba:	fab3 f383 	clz	r3, r3
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80019c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	461a      	mov	r2, r3
 80019cc:	2300      	movs	r3, #0
 80019ce:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7fe feb2 	bl	8000738 <HAL_GetTick>
 80019d4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019d8:	e009      	b.n	80019ee <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019da:	f7fe fead 	bl	8000738 <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e084      	b.n	8001af8 <HAL_RCC_OscConfig+0xe1c>
 80019ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	fa93 f2a3 	rbit	r2, r3
 8001a02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a06:	601a      	str	r2, [r3, #0]
  return result;
 8001a08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a0c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a0e:	fab3 f383 	clz	r3, r3
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	095b      	lsrs	r3, r3, #5
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	f043 0301 	orr.w	r3, r3, #1
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d102      	bne.n	8001a28 <HAL_RCC_OscConfig+0xd4c>
 8001a22:	4b38      	ldr	r3, [pc, #224]	; (8001b04 <HAL_RCC_OscConfig+0xe28>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	e01b      	b.n	8001a60 <HAL_RCC_OscConfig+0xd84>
 8001a28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	fa93 f2a3 	rbit	r2, r3
 8001a3c:	f107 0320 	add.w	r3, r7, #32
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	f107 031c 	add.w	r3, r7, #28
 8001a46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	f107 031c 	add.w	r3, r7, #28
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	fa93 f2a3 	rbit	r2, r3
 8001a56:	f107 0318 	add.w	r3, r7, #24
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	4b29      	ldr	r3, [pc, #164]	; (8001b04 <HAL_RCC_OscConfig+0xe28>)
 8001a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a60:	f107 0214 	add.w	r2, r7, #20
 8001a64:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a68:	6011      	str	r1, [r2, #0]
 8001a6a:	f107 0214 	add.w	r2, r7, #20
 8001a6e:	6812      	ldr	r2, [r2, #0]
 8001a70:	fa92 f1a2 	rbit	r1, r2
 8001a74:	f107 0210 	add.w	r2, r7, #16
 8001a78:	6011      	str	r1, [r2, #0]
  return result;
 8001a7a:	f107 0210 	add.w	r2, r7, #16
 8001a7e:	6812      	ldr	r2, [r2, #0]
 8001a80:	fab2 f282 	clz	r2, r2
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	f042 0220 	orr.w	r2, r2, #32
 8001a8a:	b2d2      	uxtb	r2, r2
 8001a8c:	f002 021f 	and.w	r2, r2, #31
 8001a90:	2101      	movs	r1, #1
 8001a92:	fa01 f202 	lsl.w	r2, r1, r2
 8001a96:	4013      	ands	r3, r2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d19e      	bne.n	80019da <HAL_RCC_OscConfig+0xcfe>
 8001a9c:	e02b      	b.n	8001af6 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a9e:	1d3b      	adds	r3, r7, #4
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d101      	bne.n	8001aac <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e025      	b.n	8001af8 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001aac:	4b15      	ldr	r3, [pc, #84]	; (8001b04 <HAL_RCC_OscConfig+0xe28>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001ab4:	4b13      	ldr	r3, [pc, #76]	; (8001b04 <HAL_RCC_OscConfig+0xe28>)
 8001ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab8:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001abc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ac0:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001ac4:	1d3b      	adds	r3, r7, #4
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	69db      	ldr	r3, [r3, #28]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d111      	bne.n	8001af2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001ace:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ad2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ad6:	1d3b      	adds	r3, r7, #4
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d108      	bne.n	8001af2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001ae0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ae4:	f003 020f 	and.w	r2, r3, #15
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d001      	beq.n	8001af6 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e000      	b.n	8001af8 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40021000 	.word	0x40021000

08001b08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b09e      	sub	sp, #120	; 0x78
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b12:	2300      	movs	r3, #0
 8001b14:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d101      	bne.n	8001b20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e162      	b.n	8001de6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b20:	4b90      	ldr	r3, [pc, #576]	; (8001d64 <HAL_RCC_ClockConfig+0x25c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	683a      	ldr	r2, [r7, #0]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d910      	bls.n	8001b50 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b2e:	4b8d      	ldr	r3, [pc, #564]	; (8001d64 <HAL_RCC_ClockConfig+0x25c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f023 0207 	bic.w	r2, r3, #7
 8001b36:	498b      	ldr	r1, [pc, #556]	; (8001d64 <HAL_RCC_ClockConfig+0x25c>)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3e:	4b89      	ldr	r3, [pc, #548]	; (8001d64 <HAL_RCC_ClockConfig+0x25c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0307 	and.w	r3, r3, #7
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d001      	beq.n	8001b50 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e14a      	b.n	8001de6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d008      	beq.n	8001b6e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b5c:	4b82      	ldr	r3, [pc, #520]	; (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	497f      	ldr	r1, [pc, #508]	; (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	f000 80dc 	beq.w	8001d34 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d13c      	bne.n	8001bfe <HAL_RCC_ClockConfig+0xf6>
 8001b84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b88:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b8c:	fa93 f3a3 	rbit	r3, r3
 8001b90:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001b92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b94:	fab3 f383 	clz	r3, r3
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	095b      	lsrs	r3, r3, #5
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	f043 0301 	orr.w	r3, r3, #1
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d102      	bne.n	8001bae <HAL_RCC_ClockConfig+0xa6>
 8001ba8:	4b6f      	ldr	r3, [pc, #444]	; (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	e00f      	b.n	8001bce <HAL_RCC_ClockConfig+0xc6>
 8001bae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bb2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bb6:	fa93 f3a3 	rbit	r3, r3
 8001bba:	667b      	str	r3, [r7, #100]	; 0x64
 8001bbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bc0:	663b      	str	r3, [r7, #96]	; 0x60
 8001bc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bc4:	fa93 f3a3 	rbit	r3, r3
 8001bc8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001bca:	4b67      	ldr	r3, [pc, #412]	; (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bd2:	65ba      	str	r2, [r7, #88]	; 0x58
 8001bd4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001bd6:	fa92 f2a2 	rbit	r2, r2
 8001bda:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001bdc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001bde:	fab2 f282 	clz	r2, r2
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	f042 0220 	orr.w	r2, r2, #32
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	f002 021f 	and.w	r2, r2, #31
 8001bee:	2101      	movs	r1, #1
 8001bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d17b      	bne.n	8001cf2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e0f3      	b.n	8001de6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d13c      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x178>
 8001c06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c0a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c0e:	fa93 f3a3 	rbit	r3, r3
 8001c12:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c16:	fab3 f383 	clz	r3, r3
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	095b      	lsrs	r3, r3, #5
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d102      	bne.n	8001c30 <HAL_RCC_ClockConfig+0x128>
 8001c2a:	4b4f      	ldr	r3, [pc, #316]	; (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	e00f      	b.n	8001c50 <HAL_RCC_ClockConfig+0x148>
 8001c30:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c34:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c38:	fa93 f3a3 	rbit	r3, r3
 8001c3c:	647b      	str	r3, [r7, #68]	; 0x44
 8001c3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c42:	643b      	str	r3, [r7, #64]	; 0x40
 8001c44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c46:	fa93 f3a3 	rbit	r3, r3
 8001c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c4c:	4b46      	ldr	r3, [pc, #280]	; (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c50:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c54:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c58:	fa92 f2a2 	rbit	r2, r2
 8001c5c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001c5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c60:	fab2 f282 	clz	r2, r2
 8001c64:	b2d2      	uxtb	r2, r2
 8001c66:	f042 0220 	orr.w	r2, r2, #32
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	f002 021f 	and.w	r2, r2, #31
 8001c70:	2101      	movs	r1, #1
 8001c72:	fa01 f202 	lsl.w	r2, r1, r2
 8001c76:	4013      	ands	r3, r2
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d13a      	bne.n	8001cf2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e0b2      	b.n	8001de6 <HAL_RCC_ClockConfig+0x2de>
 8001c80:	2302      	movs	r3, #2
 8001c82:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c86:	fa93 f3a3 	rbit	r3, r3
 8001c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8e:	fab3 f383 	clz	r3, r3
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	095b      	lsrs	r3, r3, #5
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d102      	bne.n	8001ca8 <HAL_RCC_ClockConfig+0x1a0>
 8001ca2:	4b31      	ldr	r3, [pc, #196]	; (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	e00d      	b.n	8001cc4 <HAL_RCC_ClockConfig+0x1bc>
 8001ca8:	2302      	movs	r3, #2
 8001caa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cae:	fa93 f3a3 	rbit	r3, r3
 8001cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	623b      	str	r3, [r7, #32]
 8001cb8:	6a3b      	ldr	r3, [r7, #32]
 8001cba:	fa93 f3a3 	rbit	r3, r3
 8001cbe:	61fb      	str	r3, [r7, #28]
 8001cc0:	4b29      	ldr	r3, [pc, #164]	; (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc4:	2202      	movs	r2, #2
 8001cc6:	61ba      	str	r2, [r7, #24]
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	fa92 f2a2 	rbit	r2, r2
 8001cce:	617a      	str	r2, [r7, #20]
  return result;
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	fab2 f282 	clz	r2, r2
 8001cd6:	b2d2      	uxtb	r2, r2
 8001cd8:	f042 0220 	orr.w	r2, r2, #32
 8001cdc:	b2d2      	uxtb	r2, r2
 8001cde:	f002 021f 	and.w	r2, r2, #31
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ce8:	4013      	ands	r3, r2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d101      	bne.n	8001cf2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e079      	b.n	8001de6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cf2:	4b1d      	ldr	r3, [pc, #116]	; (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f023 0203 	bic.w	r2, r3, #3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	491a      	ldr	r1, [pc, #104]	; (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001d00:	4313      	orrs	r3, r2
 8001d02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d04:	f7fe fd18 	bl	8000738 <HAL_GetTick>
 8001d08:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d0a:	e00a      	b.n	8001d22 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d0c:	f7fe fd14 	bl	8000738 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d901      	bls.n	8001d22 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e061      	b.n	8001de6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d22:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f003 020c 	and.w	r2, r3, #12
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d1eb      	bne.n	8001d0c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d34:	4b0b      	ldr	r3, [pc, #44]	; (8001d64 <HAL_RCC_ClockConfig+0x25c>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0307 	and.w	r3, r3, #7
 8001d3c:	683a      	ldr	r2, [r7, #0]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d214      	bcs.n	8001d6c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d42:	4b08      	ldr	r3, [pc, #32]	; (8001d64 <HAL_RCC_ClockConfig+0x25c>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f023 0207 	bic.w	r2, r3, #7
 8001d4a:	4906      	ldr	r1, [pc, #24]	; (8001d64 <HAL_RCC_ClockConfig+0x25c>)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d52:	4b04      	ldr	r3, [pc, #16]	; (8001d64 <HAL_RCC_ClockConfig+0x25c>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0307 	and.w	r3, r3, #7
 8001d5a:	683a      	ldr	r2, [r7, #0]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d005      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e040      	b.n	8001de6 <HAL_RCC_ClockConfig+0x2de>
 8001d64:	40022000 	.word	0x40022000
 8001d68:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d008      	beq.n	8001d8a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d78:	4b1d      	ldr	r3, [pc, #116]	; (8001df0 <HAL_RCC_ClockConfig+0x2e8>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	491a      	ldr	r1, [pc, #104]	; (8001df0 <HAL_RCC_ClockConfig+0x2e8>)
 8001d86:	4313      	orrs	r3, r2
 8001d88:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0308 	and.w	r3, r3, #8
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d009      	beq.n	8001daa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d96:	4b16      	ldr	r3, [pc, #88]	; (8001df0 <HAL_RCC_ClockConfig+0x2e8>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	00db      	lsls	r3, r3, #3
 8001da4:	4912      	ldr	r1, [pc, #72]	; (8001df0 <HAL_RCC_ClockConfig+0x2e8>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001daa:	f000 f829 	bl	8001e00 <HAL_RCC_GetSysClockFreq>
 8001dae:	4601      	mov	r1, r0
 8001db0:	4b0f      	ldr	r3, [pc, #60]	; (8001df0 <HAL_RCC_ClockConfig+0x2e8>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001db8:	22f0      	movs	r2, #240	; 0xf0
 8001dba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	fa92 f2a2 	rbit	r2, r2
 8001dc2:	60fa      	str	r2, [r7, #12]
  return result;
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	fab2 f282 	clz	r2, r2
 8001dca:	b2d2      	uxtb	r2, r2
 8001dcc:	40d3      	lsrs	r3, r2
 8001dce:	4a09      	ldr	r2, [pc, #36]	; (8001df4 <HAL_RCC_ClockConfig+0x2ec>)
 8001dd0:	5cd3      	ldrb	r3, [r2, r3]
 8001dd2:	fa21 f303 	lsr.w	r3, r1, r3
 8001dd6:	4a08      	ldr	r2, [pc, #32]	; (8001df8 <HAL_RCC_ClockConfig+0x2f0>)
 8001dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001dda:	4b08      	ldr	r3, [pc, #32]	; (8001dfc <HAL_RCC_ClockConfig+0x2f4>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7fe fc66 	bl	80006b0 <HAL_InitTick>
  
  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3778      	adds	r7, #120	; 0x78
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40021000 	.word	0x40021000
 8001df4:	08003520 	.word	0x08003520
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	20000004 	.word	0x20000004

08001e00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b08b      	sub	sp, #44	; 0x2c
 8001e04:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e06:	2300      	movs	r3, #0
 8001e08:	61fb      	str	r3, [r7, #28]
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61bb      	str	r3, [r7, #24]
 8001e0e:	2300      	movs	r3, #0
 8001e10:	627b      	str	r3, [r7, #36]	; 0x24
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e16:	2300      	movs	r3, #0
 8001e18:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001e1a:	4b2a      	ldr	r3, [pc, #168]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	f003 030c 	and.w	r3, r3, #12
 8001e26:	2b04      	cmp	r3, #4
 8001e28:	d002      	beq.n	8001e30 <HAL_RCC_GetSysClockFreq+0x30>
 8001e2a:	2b08      	cmp	r3, #8
 8001e2c:	d003      	beq.n	8001e36 <HAL_RCC_GetSysClockFreq+0x36>
 8001e2e:	e03f      	b.n	8001eb0 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e30:	4b25      	ldr	r3, [pc, #148]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e32:	623b      	str	r3, [r7, #32]
      break;
 8001e34:	e03f      	b.n	8001eb6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001e3c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001e40:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e42:	68ba      	ldr	r2, [r7, #8]
 8001e44:	fa92 f2a2 	rbit	r2, r2
 8001e48:	607a      	str	r2, [r7, #4]
  return result;
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	fab2 f282 	clz	r2, r2
 8001e50:	b2d2      	uxtb	r2, r2
 8001e52:	40d3      	lsrs	r3, r2
 8001e54:	4a1d      	ldr	r2, [pc, #116]	; (8001ecc <HAL_RCC_GetSysClockFreq+0xcc>)
 8001e56:	5cd3      	ldrb	r3, [r2, r3]
 8001e58:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001e5a:	4b1a      	ldr	r3, [pc, #104]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e5e:	f003 030f 	and.w	r3, r3, #15
 8001e62:	220f      	movs	r2, #15
 8001e64:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	fa92 f2a2 	rbit	r2, r2
 8001e6c:	60fa      	str	r2, [r7, #12]
  return result;
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	fab2 f282 	clz	r2, r2
 8001e74:	b2d2      	uxtb	r2, r2
 8001e76:	40d3      	lsrs	r3, r2
 8001e78:	4a15      	ldr	r2, [pc, #84]	; (8001ed0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001e7a:	5cd3      	ldrb	r3, [r2, r3]
 8001e7c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d008      	beq.n	8001e9a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e88:	4a0f      	ldr	r2, [pc, #60]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	fb02 f303 	mul.w	r3, r2, r3
 8001e96:	627b      	str	r3, [r7, #36]	; 0x24
 8001e98:	e007      	b.n	8001eaa <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e9a:	4a0b      	ldr	r2, [pc, #44]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	fb02 f303 	mul.w	r3, r2, r3
 8001ea8:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eac:	623b      	str	r3, [r7, #32]
      break;
 8001eae:	e002      	b.n	8001eb6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001eb0:	4b05      	ldr	r3, [pc, #20]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001eb2:	623b      	str	r3, [r7, #32]
      break;
 8001eb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eb6:	6a3b      	ldr	r3, [r7, #32]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	372c      	adds	r7, #44	; 0x2c
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	007a1200 	.word	0x007a1200
 8001ecc:	08003538 	.word	0x08003538
 8001ed0:	08003548 	.word	0x08003548

08001ed4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ed8:	4b03      	ldr	r3, [pc, #12]	; (8001ee8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001eda:	681b      	ldr	r3, [r3, #0]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	20000000 	.word	0x20000000

08001eec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001ef2:	f7ff ffef 	bl	8001ed4 <HAL_RCC_GetHCLKFreq>
 8001ef6:	4601      	mov	r1, r0
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f00:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001f04:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	fa92 f2a2 	rbit	r2, r2
 8001f0c:	603a      	str	r2, [r7, #0]
  return result;
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	fab2 f282 	clz	r2, r2
 8001f14:	b2d2      	uxtb	r2, r2
 8001f16:	40d3      	lsrs	r3, r2
 8001f18:	4a04      	ldr	r2, [pc, #16]	; (8001f2c <HAL_RCC_GetPCLK1Freq+0x40>)
 8001f1a:	5cd3      	ldrb	r3, [r2, r3]
 8001f1c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001f20:	4618      	mov	r0, r3
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	08003530 	.word	0x08003530

08001f30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001f36:	f7ff ffcd 	bl	8001ed4 <HAL_RCC_GetHCLKFreq>
 8001f3a:	4601      	mov	r1, r0
 8001f3c:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001f44:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001f48:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	fa92 f2a2 	rbit	r2, r2
 8001f50:	603a      	str	r2, [r7, #0]
  return result;
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	fab2 f282 	clz	r2, r2
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	40d3      	lsrs	r3, r2
 8001f5c:	4a04      	ldr	r2, [pc, #16]	; (8001f70 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001f5e:	5cd3      	ldrb	r3, [r2, r3]
 8001f60:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	08003530 	.word	0x08003530

08001f74 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b092      	sub	sp, #72	; 0x48
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001f80:	2300      	movs	r3, #0
 8001f82:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001f84:	2300      	movs	r3, #0
 8001f86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	f000 80d4 	beq.w	8002140 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f98:	4b4e      	ldr	r3, [pc, #312]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f9a:	69db      	ldr	r3, [r3, #28]
 8001f9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d10e      	bne.n	8001fc2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fa4:	4b4b      	ldr	r3, [pc, #300]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fa6:	69db      	ldr	r3, [r3, #28]
 8001fa8:	4a4a      	ldr	r2, [pc, #296]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001faa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fae:	61d3      	str	r3, [r2, #28]
 8001fb0:	4b48      	ldr	r3, [pc, #288]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb8:	60bb      	str	r3, [r7, #8]
 8001fba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc2:	4b45      	ldr	r3, [pc, #276]	; (80020d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d118      	bne.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fce:	4b42      	ldr	r3, [pc, #264]	; (80020d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a41      	ldr	r2, [pc, #260]	; (80020d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fd8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fda:	f7fe fbad 	bl	8000738 <HAL_GetTick>
 8001fde:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe0:	e008      	b.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fe2:	f7fe fba9 	bl	8000738 <HAL_GetTick>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	2b64      	cmp	r3, #100	; 0x64
 8001fee:	d901      	bls.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e1d6      	b.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff4:	4b38      	ldr	r3, [pc, #224]	; (80020d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d0f0      	beq.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002000:	4b34      	ldr	r3, [pc, #208]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002008:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800200a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800200c:	2b00      	cmp	r3, #0
 800200e:	f000 8084 	beq.w	800211a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800201a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800201c:	429a      	cmp	r2, r3
 800201e:	d07c      	beq.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002020:	4b2c      	ldr	r3, [pc, #176]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002028:	63fb      	str	r3, [r7, #60]	; 0x3c
 800202a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800202e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002032:	fa93 f3a3 	rbit	r3, r3
 8002036:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800203a:	fab3 f383 	clz	r3, r3
 800203e:	b2db      	uxtb	r3, r3
 8002040:	461a      	mov	r2, r3
 8002042:	4b26      	ldr	r3, [pc, #152]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002044:	4413      	add	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	461a      	mov	r2, r3
 800204a:	2301      	movs	r3, #1
 800204c:	6013      	str	r3, [r2, #0]
 800204e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002052:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002056:	fa93 f3a3 	rbit	r3, r3
 800205a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800205c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800205e:	fab3 f383 	clz	r3, r3
 8002062:	b2db      	uxtb	r3, r3
 8002064:	461a      	mov	r2, r3
 8002066:	4b1d      	ldr	r3, [pc, #116]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002068:	4413      	add	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	461a      	mov	r2, r3
 800206e:	2300      	movs	r3, #0
 8002070:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002072:	4a18      	ldr	r2, [pc, #96]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002074:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002076:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	2b00      	cmp	r3, #0
 8002080:	d04b      	beq.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002082:	f7fe fb59 	bl	8000738 <HAL_GetTick>
 8002086:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002088:	e00a      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800208a:	f7fe fb55 	bl	8000738 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	f241 3288 	movw	r2, #5000	; 0x1388
 8002098:	4293      	cmp	r3, r2
 800209a:	d901      	bls.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e180      	b.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80020a0:	2302      	movs	r3, #2
 80020a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a6:	fa93 f3a3 	rbit	r3, r3
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
 80020ac:	2302      	movs	r3, #2
 80020ae:	623b      	str	r3, [r7, #32]
 80020b0:	6a3b      	ldr	r3, [r7, #32]
 80020b2:	fa93 f3a3 	rbit	r3, r3
 80020b6:	61fb      	str	r3, [r7, #28]
  return result;
 80020b8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ba:	fab3 f383 	clz	r3, r3
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	095b      	lsrs	r3, r3, #5
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	f043 0302 	orr.w	r3, r3, #2
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d108      	bne.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80020ce:	4b01      	ldr	r3, [pc, #4]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d0:	6a1b      	ldr	r3, [r3, #32]
 80020d2:	e00d      	b.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40007000 	.word	0x40007000
 80020dc:	10908100 	.word	0x10908100
 80020e0:	2302      	movs	r3, #2
 80020e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	fa93 f3a3 	rbit	r3, r3
 80020ea:	617b      	str	r3, [r7, #20]
 80020ec:	4ba0      	ldr	r3, [pc, #640]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f0:	2202      	movs	r2, #2
 80020f2:	613a      	str	r2, [r7, #16]
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	fa92 f2a2 	rbit	r2, r2
 80020fa:	60fa      	str	r2, [r7, #12]
  return result;
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	fab2 f282 	clz	r2, r2
 8002102:	b2d2      	uxtb	r2, r2
 8002104:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	f002 021f 	and.w	r2, r2, #31
 800210e:	2101      	movs	r1, #1
 8002110:	fa01 f202 	lsl.w	r2, r1, r2
 8002114:	4013      	ands	r3, r2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d0b7      	beq.n	800208a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800211a:	4b95      	ldr	r3, [pc, #596]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	4992      	ldr	r1, [pc, #584]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002128:	4313      	orrs	r3, r2
 800212a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800212c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002130:	2b01      	cmp	r3, #1
 8002132:	d105      	bne.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002134:	4b8e      	ldr	r3, [pc, #568]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002136:	69db      	ldr	r3, [r3, #28]
 8002138:	4a8d      	ldr	r2, [pc, #564]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800213a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800213e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b00      	cmp	r3, #0
 800214a:	d008      	beq.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800214c:	4b88      	ldr	r3, [pc, #544]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800214e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002150:	f023 0203 	bic.w	r2, r3, #3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	4985      	ldr	r1, [pc, #532]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800215a:	4313      	orrs	r3, r2
 800215c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	2b00      	cmp	r3, #0
 8002168:	d008      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800216a:	4b81      	ldr	r3, [pc, #516]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	68db      	ldr	r3, [r3, #12]
 8002176:	497e      	ldr	r1, [pc, #504]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002178:	4313      	orrs	r3, r2
 800217a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0304 	and.w	r3, r3, #4
 8002184:	2b00      	cmp	r3, #0
 8002186:	d008      	beq.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002188:	4b79      	ldr	r3, [pc, #484]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	4976      	ldr	r1, [pc, #472]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002196:	4313      	orrs	r3, r2
 8002198:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0320 	and.w	r3, r3, #32
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d008      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021a6:	4b72      	ldr	r3, [pc, #456]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	f023 0210 	bic.w	r2, r3, #16
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69db      	ldr	r3, [r3, #28]
 80021b2:	496f      	ldr	r1, [pc, #444]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d008      	beq.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80021c4:	4b6a      	ldr	r3, [pc, #424]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021d0:	4967      	ldr	r1, [pc, #412]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d008      	beq.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021e2:	4b63      	ldr	r3, [pc, #396]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	f023 0220 	bic.w	r2, r3, #32
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	4960      	ldr	r1, [pc, #384]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d008      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002200:	4b5b      	ldr	r3, [pc, #364]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002204:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220c:	4958      	ldr	r1, [pc, #352]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800220e:	4313      	orrs	r3, r2
 8002210:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	2b00      	cmp	r3, #0
 800221c:	d008      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800221e:	4b54      	ldr	r3, [pc, #336]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	4951      	ldr	r1, [pc, #324]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800222c:	4313      	orrs	r3, r2
 800222e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0310 	and.w	r3, r3, #16
 8002238:	2b00      	cmp	r3, #0
 800223a:	d008      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800223c:	4b4c      	ldr	r3, [pc, #304]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800223e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002240:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	4949      	ldr	r1, [pc, #292]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800224a:	4313      	orrs	r3, r2
 800224c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002256:	2b00      	cmp	r3, #0
 8002258:	d008      	beq.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800225a:	4b45      	ldr	r3, [pc, #276]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	4942      	ldr	r1, [pc, #264]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002268:	4313      	orrs	r3, r2
 800226a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002274:	2b00      	cmp	r3, #0
 8002276:	d008      	beq.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002278:	4b3d      	ldr	r3, [pc, #244]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800227a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002284:	493a      	ldr	r1, [pc, #232]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002286:	4313      	orrs	r3, r2
 8002288:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002292:	2b00      	cmp	r3, #0
 8002294:	d008      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002296:	4b36      	ldr	r3, [pc, #216]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800229a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a2:	4933      	ldr	r1, [pc, #204]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d008      	beq.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80022b4:	4b2e      	ldr	r3, [pc, #184]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022c0:	492b      	ldr	r1, [pc, #172]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d008      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80022d2:	4b27      	ldr	r3, [pc, #156]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022de:	4924      	ldr	r1, [pc, #144]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d008      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80022f0:	4b1f      	ldr	r3, [pc, #124]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022fc:	491c      	ldr	r1, [pc, #112]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022fe:	4313      	orrs	r3, r2
 8002300:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d008      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800230e:	4b18      	ldr	r3, [pc, #96]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800231a:	4915      	ldr	r1, [pc, #84]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800231c:	4313      	orrs	r3, r2
 800231e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d008      	beq.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800232c:	4b10      	ldr	r3, [pc, #64]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800232e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002330:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002338:	490d      	ldr	r1, [pc, #52]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800233a:	4313      	orrs	r3, r2
 800233c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d008      	beq.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800234a:	4b09      	ldr	r3, [pc, #36]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002356:	4906      	ldr	r1, [pc, #24]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002358:	4313      	orrs	r3, r2
 800235a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00c      	beq.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002368:	4b01      	ldr	r3, [pc, #4]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800236a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236c:	e002      	b.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800236e:	bf00      	nop
 8002370:	40021000 	.word	0x40021000
 8002374:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800237c:	490b      	ldr	r1, [pc, #44]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800237e:	4313      	orrs	r3, r2
 8002380:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d008      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800238e:	4b07      	ldr	r3, [pc, #28]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800239a:	4904      	ldr	r1, [pc, #16]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800239c:	4313      	orrs	r3, r2
 800239e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3748      	adds	r7, #72	; 0x48
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	40021000 	.word	0x40021000

080023b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e040      	b.n	8002444 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d106      	bne.n	80023d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7fe f878 	bl	80004c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2224      	movs	r2, #36	; 0x24
 80023dc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 0201 	bic.w	r2, r2, #1
 80023ec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f000 f8c0 	bl	8002574 <UART_SetConfig>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d101      	bne.n	80023fe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e022      	b.n	8002444 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002402:	2b00      	cmp	r3, #0
 8002404:	d002      	beq.n	800240c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 fa8a 	bl	8002920 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	685a      	ldr	r2, [r3, #4]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800241a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800242a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 0201 	orr.w	r2, r2, #1
 800243a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f000 fb11 	bl	8002a64 <UART_CheckIdleState>
 8002442:	4603      	mov	r3, r0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08a      	sub	sp, #40	; 0x28
 8002450:	af02      	add	r7, sp, #8
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	603b      	str	r3, [r7, #0]
 8002458:	4613      	mov	r3, r2
 800245a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002460:	2b20      	cmp	r3, #32
 8002462:	f040 8082 	bne.w	800256a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d002      	beq.n	8002472 <HAL_UART_Transmit+0x26>
 800246c:	88fb      	ldrh	r3, [r7, #6]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e07a      	b.n	800256c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800247c:	2b01      	cmp	r3, #1
 800247e:	d101      	bne.n	8002484 <HAL_UART_Transmit+0x38>
 8002480:	2302      	movs	r3, #2
 8002482:	e073      	b.n	800256c <HAL_UART_Transmit+0x120>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2201      	movs	r2, #1
 8002488:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2200      	movs	r2, #0
 8002490:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2221      	movs	r2, #33	; 0x21
 8002498:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800249a:	f7fe f94d 	bl	8000738 <HAL_GetTick>
 800249e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	88fa      	ldrh	r2, [r7, #6]
 80024a4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	88fa      	ldrh	r2, [r7, #6]
 80024ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024b8:	d108      	bne.n	80024cc <HAL_UART_Transmit+0x80>
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d104      	bne.n	80024cc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	61bb      	str	r3, [r7, #24]
 80024ca:	e003      	b.n	80024d4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80024dc:	e02d      	b.n	800253a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	2200      	movs	r2, #0
 80024e6:	2180      	movs	r1, #128	; 0x80
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f000 fb04 	bl	8002af6 <UART_WaitOnFlagUntilTimeout>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e039      	b.n	800256c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10b      	bne.n	8002516 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	881a      	ldrh	r2, [r3, #0]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800250a:	b292      	uxth	r2, r2
 800250c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	3302      	adds	r3, #2
 8002512:	61bb      	str	r3, [r7, #24]
 8002514:	e008      	b.n	8002528 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	781a      	ldrb	r2, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	b292      	uxth	r2, r2
 8002520:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3301      	adds	r3, #1
 8002526:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800252e:	b29b      	uxth	r3, r3
 8002530:	3b01      	subs	r3, #1
 8002532:	b29a      	uxth	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002540:	b29b      	uxth	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d1cb      	bne.n	80024de <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	9300      	str	r3, [sp, #0]
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	2200      	movs	r2, #0
 800254e:	2140      	movs	r1, #64	; 0x40
 8002550:	68f8      	ldr	r0, [r7, #12]
 8002552:	f000 fad0 	bl	8002af6 <UART_WaitOnFlagUntilTimeout>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e005      	b.n	800256c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2220      	movs	r2, #32
 8002564:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002566:	2300      	movs	r3, #0
 8002568:	e000      	b.n	800256c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800256a:	2302      	movs	r3, #2
  }
}
 800256c:	4618      	mov	r0, r3
 800256e:	3720      	adds	r7, #32
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b088      	sub	sp, #32
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800257c:	2300      	movs	r3, #0
 800257e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689a      	ldr	r2, [r3, #8]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	691b      	ldr	r3, [r3, #16]
 8002588:	431a      	orrs	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	431a      	orrs	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	69db      	ldr	r3, [r3, #28]
 8002594:	4313      	orrs	r3, r2
 8002596:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	4bab      	ldr	r3, [pc, #684]	; (800284c <UART_SetConfig+0x2d8>)
 80025a0:	4013      	ands	r3, r2
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	6812      	ldr	r2, [r2, #0]
 80025a6:	6979      	ldr	r1, [r7, #20]
 80025a8:	430b      	orrs	r3, r1
 80025aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	697a      	ldr	r2, [r7, #20]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	697a      	ldr	r2, [r7, #20]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a99      	ldr	r2, [pc, #612]	; (8002850 <UART_SetConfig+0x2dc>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d120      	bne.n	8002632 <UART_SetConfig+0xbe>
 80025f0:	4b98      	ldr	r3, [pc, #608]	; (8002854 <UART_SetConfig+0x2e0>)
 80025f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f4:	f003 0303 	and.w	r3, r3, #3
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	d817      	bhi.n	800262c <UART_SetConfig+0xb8>
 80025fc:	a201      	add	r2, pc, #4	; (adr r2, 8002604 <UART_SetConfig+0x90>)
 80025fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002602:	bf00      	nop
 8002604:	08002615 	.word	0x08002615
 8002608:	08002621 	.word	0x08002621
 800260c:	08002627 	.word	0x08002627
 8002610:	0800261b 	.word	0x0800261b
 8002614:	2301      	movs	r3, #1
 8002616:	77fb      	strb	r3, [r7, #31]
 8002618:	e0b5      	b.n	8002786 <UART_SetConfig+0x212>
 800261a:	2302      	movs	r3, #2
 800261c:	77fb      	strb	r3, [r7, #31]
 800261e:	e0b2      	b.n	8002786 <UART_SetConfig+0x212>
 8002620:	2304      	movs	r3, #4
 8002622:	77fb      	strb	r3, [r7, #31]
 8002624:	e0af      	b.n	8002786 <UART_SetConfig+0x212>
 8002626:	2308      	movs	r3, #8
 8002628:	77fb      	strb	r3, [r7, #31]
 800262a:	e0ac      	b.n	8002786 <UART_SetConfig+0x212>
 800262c:	2310      	movs	r3, #16
 800262e:	77fb      	strb	r3, [r7, #31]
 8002630:	e0a9      	b.n	8002786 <UART_SetConfig+0x212>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a88      	ldr	r2, [pc, #544]	; (8002858 <UART_SetConfig+0x2e4>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d124      	bne.n	8002686 <UART_SetConfig+0x112>
 800263c:	4b85      	ldr	r3, [pc, #532]	; (8002854 <UART_SetConfig+0x2e0>)
 800263e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002640:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002644:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002648:	d011      	beq.n	800266e <UART_SetConfig+0xfa>
 800264a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800264e:	d817      	bhi.n	8002680 <UART_SetConfig+0x10c>
 8002650:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002654:	d011      	beq.n	800267a <UART_SetConfig+0x106>
 8002656:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800265a:	d811      	bhi.n	8002680 <UART_SetConfig+0x10c>
 800265c:	2b00      	cmp	r3, #0
 800265e:	d003      	beq.n	8002668 <UART_SetConfig+0xf4>
 8002660:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002664:	d006      	beq.n	8002674 <UART_SetConfig+0x100>
 8002666:	e00b      	b.n	8002680 <UART_SetConfig+0x10c>
 8002668:	2300      	movs	r3, #0
 800266a:	77fb      	strb	r3, [r7, #31]
 800266c:	e08b      	b.n	8002786 <UART_SetConfig+0x212>
 800266e:	2302      	movs	r3, #2
 8002670:	77fb      	strb	r3, [r7, #31]
 8002672:	e088      	b.n	8002786 <UART_SetConfig+0x212>
 8002674:	2304      	movs	r3, #4
 8002676:	77fb      	strb	r3, [r7, #31]
 8002678:	e085      	b.n	8002786 <UART_SetConfig+0x212>
 800267a:	2308      	movs	r3, #8
 800267c:	77fb      	strb	r3, [r7, #31]
 800267e:	e082      	b.n	8002786 <UART_SetConfig+0x212>
 8002680:	2310      	movs	r3, #16
 8002682:	77fb      	strb	r3, [r7, #31]
 8002684:	e07f      	b.n	8002786 <UART_SetConfig+0x212>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a74      	ldr	r2, [pc, #464]	; (800285c <UART_SetConfig+0x2e8>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d124      	bne.n	80026da <UART_SetConfig+0x166>
 8002690:	4b70      	ldr	r3, [pc, #448]	; (8002854 <UART_SetConfig+0x2e0>)
 8002692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002694:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002698:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800269c:	d011      	beq.n	80026c2 <UART_SetConfig+0x14e>
 800269e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80026a2:	d817      	bhi.n	80026d4 <UART_SetConfig+0x160>
 80026a4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80026a8:	d011      	beq.n	80026ce <UART_SetConfig+0x15a>
 80026aa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80026ae:	d811      	bhi.n	80026d4 <UART_SetConfig+0x160>
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d003      	beq.n	80026bc <UART_SetConfig+0x148>
 80026b4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80026b8:	d006      	beq.n	80026c8 <UART_SetConfig+0x154>
 80026ba:	e00b      	b.n	80026d4 <UART_SetConfig+0x160>
 80026bc:	2300      	movs	r3, #0
 80026be:	77fb      	strb	r3, [r7, #31]
 80026c0:	e061      	b.n	8002786 <UART_SetConfig+0x212>
 80026c2:	2302      	movs	r3, #2
 80026c4:	77fb      	strb	r3, [r7, #31]
 80026c6:	e05e      	b.n	8002786 <UART_SetConfig+0x212>
 80026c8:	2304      	movs	r3, #4
 80026ca:	77fb      	strb	r3, [r7, #31]
 80026cc:	e05b      	b.n	8002786 <UART_SetConfig+0x212>
 80026ce:	2308      	movs	r3, #8
 80026d0:	77fb      	strb	r3, [r7, #31]
 80026d2:	e058      	b.n	8002786 <UART_SetConfig+0x212>
 80026d4:	2310      	movs	r3, #16
 80026d6:	77fb      	strb	r3, [r7, #31]
 80026d8:	e055      	b.n	8002786 <UART_SetConfig+0x212>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a60      	ldr	r2, [pc, #384]	; (8002860 <UART_SetConfig+0x2ec>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d124      	bne.n	800272e <UART_SetConfig+0x1ba>
 80026e4:	4b5b      	ldr	r3, [pc, #364]	; (8002854 <UART_SetConfig+0x2e0>)
 80026e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80026ec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80026f0:	d011      	beq.n	8002716 <UART_SetConfig+0x1a2>
 80026f2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80026f6:	d817      	bhi.n	8002728 <UART_SetConfig+0x1b4>
 80026f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80026fc:	d011      	beq.n	8002722 <UART_SetConfig+0x1ae>
 80026fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002702:	d811      	bhi.n	8002728 <UART_SetConfig+0x1b4>
 8002704:	2b00      	cmp	r3, #0
 8002706:	d003      	beq.n	8002710 <UART_SetConfig+0x19c>
 8002708:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800270c:	d006      	beq.n	800271c <UART_SetConfig+0x1a8>
 800270e:	e00b      	b.n	8002728 <UART_SetConfig+0x1b4>
 8002710:	2300      	movs	r3, #0
 8002712:	77fb      	strb	r3, [r7, #31]
 8002714:	e037      	b.n	8002786 <UART_SetConfig+0x212>
 8002716:	2302      	movs	r3, #2
 8002718:	77fb      	strb	r3, [r7, #31]
 800271a:	e034      	b.n	8002786 <UART_SetConfig+0x212>
 800271c:	2304      	movs	r3, #4
 800271e:	77fb      	strb	r3, [r7, #31]
 8002720:	e031      	b.n	8002786 <UART_SetConfig+0x212>
 8002722:	2308      	movs	r3, #8
 8002724:	77fb      	strb	r3, [r7, #31]
 8002726:	e02e      	b.n	8002786 <UART_SetConfig+0x212>
 8002728:	2310      	movs	r3, #16
 800272a:	77fb      	strb	r3, [r7, #31]
 800272c:	e02b      	b.n	8002786 <UART_SetConfig+0x212>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a4c      	ldr	r2, [pc, #304]	; (8002864 <UART_SetConfig+0x2f0>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d124      	bne.n	8002782 <UART_SetConfig+0x20e>
 8002738:	4b46      	ldr	r3, [pc, #280]	; (8002854 <UART_SetConfig+0x2e0>)
 800273a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002740:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002744:	d011      	beq.n	800276a <UART_SetConfig+0x1f6>
 8002746:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800274a:	d817      	bhi.n	800277c <UART_SetConfig+0x208>
 800274c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002750:	d011      	beq.n	8002776 <UART_SetConfig+0x202>
 8002752:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002756:	d811      	bhi.n	800277c <UART_SetConfig+0x208>
 8002758:	2b00      	cmp	r3, #0
 800275a:	d003      	beq.n	8002764 <UART_SetConfig+0x1f0>
 800275c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002760:	d006      	beq.n	8002770 <UART_SetConfig+0x1fc>
 8002762:	e00b      	b.n	800277c <UART_SetConfig+0x208>
 8002764:	2300      	movs	r3, #0
 8002766:	77fb      	strb	r3, [r7, #31]
 8002768:	e00d      	b.n	8002786 <UART_SetConfig+0x212>
 800276a:	2302      	movs	r3, #2
 800276c:	77fb      	strb	r3, [r7, #31]
 800276e:	e00a      	b.n	8002786 <UART_SetConfig+0x212>
 8002770:	2304      	movs	r3, #4
 8002772:	77fb      	strb	r3, [r7, #31]
 8002774:	e007      	b.n	8002786 <UART_SetConfig+0x212>
 8002776:	2308      	movs	r3, #8
 8002778:	77fb      	strb	r3, [r7, #31]
 800277a:	e004      	b.n	8002786 <UART_SetConfig+0x212>
 800277c:	2310      	movs	r3, #16
 800277e:	77fb      	strb	r3, [r7, #31]
 8002780:	e001      	b.n	8002786 <UART_SetConfig+0x212>
 8002782:	2310      	movs	r3, #16
 8002784:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800278e:	d16d      	bne.n	800286c <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8002790:	7ffb      	ldrb	r3, [r7, #31]
 8002792:	2b08      	cmp	r3, #8
 8002794:	d827      	bhi.n	80027e6 <UART_SetConfig+0x272>
 8002796:	a201      	add	r2, pc, #4	; (adr r2, 800279c <UART_SetConfig+0x228>)
 8002798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800279c:	080027c1 	.word	0x080027c1
 80027a0:	080027c9 	.word	0x080027c9
 80027a4:	080027d1 	.word	0x080027d1
 80027a8:	080027e7 	.word	0x080027e7
 80027ac:	080027d7 	.word	0x080027d7
 80027b0:	080027e7 	.word	0x080027e7
 80027b4:	080027e7 	.word	0x080027e7
 80027b8:	080027e7 	.word	0x080027e7
 80027bc:	080027df 	.word	0x080027df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027c0:	f7ff fb94 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 80027c4:	61b8      	str	r0, [r7, #24]
        break;
 80027c6:	e013      	b.n	80027f0 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80027c8:	f7ff fbb2 	bl	8001f30 <HAL_RCC_GetPCLK2Freq>
 80027cc:	61b8      	str	r0, [r7, #24]
        break;
 80027ce:	e00f      	b.n	80027f0 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80027d0:	4b25      	ldr	r3, [pc, #148]	; (8002868 <UART_SetConfig+0x2f4>)
 80027d2:	61bb      	str	r3, [r7, #24]
        break;
 80027d4:	e00c      	b.n	80027f0 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027d6:	f7ff fb13 	bl	8001e00 <HAL_RCC_GetSysClockFreq>
 80027da:	61b8      	str	r0, [r7, #24]
        break;
 80027dc:	e008      	b.n	80027f0 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027e2:	61bb      	str	r3, [r7, #24]
        break;
 80027e4:	e004      	b.n	80027f0 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 80027e6:	2300      	movs	r3, #0
 80027e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	77bb      	strb	r3, [r7, #30]
        break;
 80027ee:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 8086 	beq.w	8002904 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	005a      	lsls	r2, r3, #1
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	085b      	lsrs	r3, r3, #1
 8002802:	441a      	add	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	fbb2 f3f3 	udiv	r3, r2, r3
 800280c:	b29b      	uxth	r3, r3
 800280e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	2b0f      	cmp	r3, #15
 8002814:	d916      	bls.n	8002844 <UART_SetConfig+0x2d0>
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800281c:	d212      	bcs.n	8002844 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	b29b      	uxth	r3, r3
 8002822:	f023 030f 	bic.w	r3, r3, #15
 8002826:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	085b      	lsrs	r3, r3, #1
 800282c:	b29b      	uxth	r3, r3
 800282e:	f003 0307 	and.w	r3, r3, #7
 8002832:	b29a      	uxth	r2, r3
 8002834:	89fb      	ldrh	r3, [r7, #14]
 8002836:	4313      	orrs	r3, r2
 8002838:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	89fa      	ldrh	r2, [r7, #14]
 8002840:	60da      	str	r2, [r3, #12]
 8002842:	e05f      	b.n	8002904 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	77bb      	strb	r3, [r7, #30]
 8002848:	e05c      	b.n	8002904 <UART_SetConfig+0x390>
 800284a:	bf00      	nop
 800284c:	efff69f3 	.word	0xefff69f3
 8002850:	40013800 	.word	0x40013800
 8002854:	40021000 	.word	0x40021000
 8002858:	40004400 	.word	0x40004400
 800285c:	40004800 	.word	0x40004800
 8002860:	40004c00 	.word	0x40004c00
 8002864:	40005000 	.word	0x40005000
 8002868:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 800286c:	7ffb      	ldrb	r3, [r7, #31]
 800286e:	2b08      	cmp	r3, #8
 8002870:	d827      	bhi.n	80028c2 <UART_SetConfig+0x34e>
 8002872:	a201      	add	r2, pc, #4	; (adr r2, 8002878 <UART_SetConfig+0x304>)
 8002874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002878:	0800289d 	.word	0x0800289d
 800287c:	080028a5 	.word	0x080028a5
 8002880:	080028ad 	.word	0x080028ad
 8002884:	080028c3 	.word	0x080028c3
 8002888:	080028b3 	.word	0x080028b3
 800288c:	080028c3 	.word	0x080028c3
 8002890:	080028c3 	.word	0x080028c3
 8002894:	080028c3 	.word	0x080028c3
 8002898:	080028bb 	.word	0x080028bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800289c:	f7ff fb26 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 80028a0:	61b8      	str	r0, [r7, #24]
        break;
 80028a2:	e013      	b.n	80028cc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80028a4:	f7ff fb44 	bl	8001f30 <HAL_RCC_GetPCLK2Freq>
 80028a8:	61b8      	str	r0, [r7, #24]
        break;
 80028aa:	e00f      	b.n	80028cc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028ac:	4b1b      	ldr	r3, [pc, #108]	; (800291c <UART_SetConfig+0x3a8>)
 80028ae:	61bb      	str	r3, [r7, #24]
        break;
 80028b0:	e00c      	b.n	80028cc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028b2:	f7ff faa5 	bl	8001e00 <HAL_RCC_GetSysClockFreq>
 80028b6:	61b8      	str	r0, [r7, #24]
        break;
 80028b8:	e008      	b.n	80028cc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028be:	61bb      	str	r3, [r7, #24]
        break;
 80028c0:	e004      	b.n	80028cc <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 80028c2:	2300      	movs	r3, #0
 80028c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	77bb      	strb	r3, [r7, #30]
        break;
 80028ca:	bf00      	nop
    }

    if (pclk != 0U)
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d018      	beq.n	8002904 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	085a      	lsrs	r2, r3, #1
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	441a      	add	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	2b0f      	cmp	r3, #15
 80028ec:	d908      	bls.n	8002900 <UART_SetConfig+0x38c>
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028f4:	d204      	bcs.n	8002900 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	693a      	ldr	r2, [r7, #16]
 80028fc:	60da      	str	r2, [r3, #12]
 80028fe:	e001      	b.n	8002904 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002910:	7fbb      	ldrb	r3, [r7, #30]
}
 8002912:	4618      	mov	r0, r3
 8002914:	3720      	adds	r7, #32
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	007a1200 	.word	0x007a1200

08002920 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b00      	cmp	r3, #0
 8002932:	d00a      	beq.n	800294a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	430a      	orrs	r2, r1
 8002948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00a      	beq.n	800296c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	430a      	orrs	r2, r1
 800296a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002970:	f003 0304 	and.w	r3, r3, #4
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00a      	beq.n	800298e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	430a      	orrs	r2, r1
 800298c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002992:	f003 0308 	and.w	r3, r3, #8
 8002996:	2b00      	cmp	r3, #0
 8002998:	d00a      	beq.n	80029b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	430a      	orrs	r2, r1
 80029ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b4:	f003 0310 	and.w	r3, r3, #16
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00a      	beq.n	80029d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d6:	f003 0320 	and.w	r3, r3, #32
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00a      	beq.n	80029f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	430a      	orrs	r2, r1
 80029f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d01a      	beq.n	8002a36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a1e:	d10a      	bne.n	8002a36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00a      	beq.n	8002a58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	430a      	orrs	r2, r1
 8002a56:	605a      	str	r2, [r3, #4]
  }
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af02      	add	r7, sp, #8
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002a74:	f7fd fe60 	bl	8000738 <HAL_GetTick>
 8002a78:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0308 	and.w	r3, r3, #8
 8002a84:	2b08      	cmp	r3, #8
 8002a86:	d10e      	bne.n	8002aa6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002a8c:	9300      	str	r3, [sp, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 f82d 	bl	8002af6 <UART_WaitOnFlagUntilTimeout>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e023      	b.n	8002aee <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	2b04      	cmp	r3, #4
 8002ab2:	d10e      	bne.n	8002ad2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ab4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ab8:	9300      	str	r3, [sp, #0]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 f817 	bl	8002af6 <UART_WaitOnFlagUntilTimeout>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e00d      	b.n	8002aee <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2220      	movs	r2, #32
 8002adc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3710      	adds	r7, #16
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b084      	sub	sp, #16
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	60f8      	str	r0, [r7, #12]
 8002afe:	60b9      	str	r1, [r7, #8]
 8002b00:	603b      	str	r3, [r7, #0]
 8002b02:	4613      	mov	r3, r2
 8002b04:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b06:	e05e      	b.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b0e:	d05a      	beq.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b10:	f7fd fe12 	bl	8000738 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d302      	bcc.n	8002b26 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d11b      	bne.n	8002b5e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002b34:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	689a      	ldr	r2, [r3, #8]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 0201 	bic.w	r2, r2, #1
 8002b44:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2220      	movs	r2, #32
 8002b4a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e043      	b.n	8002be6 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d02c      	beq.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b7a:	d124      	bne.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b84:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002b94:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 0201 	bic.w	r2, r2, #1
 8002ba4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2220      	movs	r2, #32
 8002baa:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2220      	movs	r2, #32
 8002bb0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2220      	movs	r2, #32
 8002bb6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e00f      	b.n	8002be6 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	69da      	ldr	r2, [r3, #28]
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	bf0c      	ite	eq
 8002bd6:	2301      	moveq	r3, #1
 8002bd8:	2300      	movne	r3, #0
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	461a      	mov	r2, r3
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d091      	beq.n	8002b08 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
	...

08002bf0 <__errno>:
 8002bf0:	4b01      	ldr	r3, [pc, #4]	; (8002bf8 <__errno+0x8>)
 8002bf2:	6818      	ldr	r0, [r3, #0]
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	2000000c 	.word	0x2000000c

08002bfc <__libc_init_array>:
 8002bfc:	b570      	push	{r4, r5, r6, lr}
 8002bfe:	4d0d      	ldr	r5, [pc, #52]	; (8002c34 <__libc_init_array+0x38>)
 8002c00:	4c0d      	ldr	r4, [pc, #52]	; (8002c38 <__libc_init_array+0x3c>)
 8002c02:	1b64      	subs	r4, r4, r5
 8002c04:	10a4      	asrs	r4, r4, #2
 8002c06:	2600      	movs	r6, #0
 8002c08:	42a6      	cmp	r6, r4
 8002c0a:	d109      	bne.n	8002c20 <__libc_init_array+0x24>
 8002c0c:	4d0b      	ldr	r5, [pc, #44]	; (8002c3c <__libc_init_array+0x40>)
 8002c0e:	4c0c      	ldr	r4, [pc, #48]	; (8002c40 <__libc_init_array+0x44>)
 8002c10:	f000 fc68 	bl	80034e4 <_init>
 8002c14:	1b64      	subs	r4, r4, r5
 8002c16:	10a4      	asrs	r4, r4, #2
 8002c18:	2600      	movs	r6, #0
 8002c1a:	42a6      	cmp	r6, r4
 8002c1c:	d105      	bne.n	8002c2a <__libc_init_array+0x2e>
 8002c1e:	bd70      	pop	{r4, r5, r6, pc}
 8002c20:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c24:	4798      	blx	r3
 8002c26:	3601      	adds	r6, #1
 8002c28:	e7ee      	b.n	8002c08 <__libc_init_array+0xc>
 8002c2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c2e:	4798      	blx	r3
 8002c30:	3601      	adds	r6, #1
 8002c32:	e7f2      	b.n	8002c1a <__libc_init_array+0x1e>
 8002c34:	0800358c 	.word	0x0800358c
 8002c38:	0800358c 	.word	0x0800358c
 8002c3c:	0800358c 	.word	0x0800358c
 8002c40:	08003590 	.word	0x08003590

08002c44 <memset>:
 8002c44:	4402      	add	r2, r0
 8002c46:	4603      	mov	r3, r0
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d100      	bne.n	8002c4e <memset+0xa>
 8002c4c:	4770      	bx	lr
 8002c4e:	f803 1b01 	strb.w	r1, [r3], #1
 8002c52:	e7f9      	b.n	8002c48 <memset+0x4>

08002c54 <_vsniprintf_r>:
 8002c54:	b530      	push	{r4, r5, lr}
 8002c56:	1e14      	subs	r4, r2, #0
 8002c58:	4605      	mov	r5, r0
 8002c5a:	b09b      	sub	sp, #108	; 0x6c
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	da05      	bge.n	8002c6c <_vsniprintf_r+0x18>
 8002c60:	238b      	movs	r3, #139	; 0x8b
 8002c62:	602b      	str	r3, [r5, #0]
 8002c64:	f04f 30ff 	mov.w	r0, #4294967295
 8002c68:	b01b      	add	sp, #108	; 0x6c
 8002c6a:	bd30      	pop	{r4, r5, pc}
 8002c6c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002c70:	f8ad 300c 	strh.w	r3, [sp, #12]
 8002c74:	bf14      	ite	ne
 8002c76:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002c7a:	4623      	moveq	r3, r4
 8002c7c:	9302      	str	r3, [sp, #8]
 8002c7e:	9305      	str	r3, [sp, #20]
 8002c80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c84:	9100      	str	r1, [sp, #0]
 8002c86:	9104      	str	r1, [sp, #16]
 8002c88:	f8ad 300e 	strh.w	r3, [sp, #14]
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002c90:	4669      	mov	r1, sp
 8002c92:	4628      	mov	r0, r5
 8002c94:	f000 f874 	bl	8002d80 <_svfiprintf_r>
 8002c98:	1c43      	adds	r3, r0, #1
 8002c9a:	bfbc      	itt	lt
 8002c9c:	238b      	movlt	r3, #139	; 0x8b
 8002c9e:	602b      	strlt	r3, [r5, #0]
 8002ca0:	2c00      	cmp	r4, #0
 8002ca2:	d0e1      	beq.n	8002c68 <_vsniprintf_r+0x14>
 8002ca4:	9b00      	ldr	r3, [sp, #0]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	701a      	strb	r2, [r3, #0]
 8002caa:	e7dd      	b.n	8002c68 <_vsniprintf_r+0x14>

08002cac <vsniprintf>:
 8002cac:	b507      	push	{r0, r1, r2, lr}
 8002cae:	9300      	str	r3, [sp, #0]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	460a      	mov	r2, r1
 8002cb4:	4601      	mov	r1, r0
 8002cb6:	4803      	ldr	r0, [pc, #12]	; (8002cc4 <vsniprintf+0x18>)
 8002cb8:	6800      	ldr	r0, [r0, #0]
 8002cba:	f7ff ffcb 	bl	8002c54 <_vsniprintf_r>
 8002cbe:	b003      	add	sp, #12
 8002cc0:	f85d fb04 	ldr.w	pc, [sp], #4
 8002cc4:	2000000c 	.word	0x2000000c

08002cc8 <__ssputs_r>:
 8002cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ccc:	688e      	ldr	r6, [r1, #8]
 8002cce:	429e      	cmp	r6, r3
 8002cd0:	4682      	mov	sl, r0
 8002cd2:	460c      	mov	r4, r1
 8002cd4:	4690      	mov	r8, r2
 8002cd6:	461f      	mov	r7, r3
 8002cd8:	d838      	bhi.n	8002d4c <__ssputs_r+0x84>
 8002cda:	898a      	ldrh	r2, [r1, #12]
 8002cdc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002ce0:	d032      	beq.n	8002d48 <__ssputs_r+0x80>
 8002ce2:	6825      	ldr	r5, [r4, #0]
 8002ce4:	6909      	ldr	r1, [r1, #16]
 8002ce6:	eba5 0901 	sub.w	r9, r5, r1
 8002cea:	6965      	ldr	r5, [r4, #20]
 8002cec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002cf0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	444b      	add	r3, r9
 8002cf8:	106d      	asrs	r5, r5, #1
 8002cfa:	429d      	cmp	r5, r3
 8002cfc:	bf38      	it	cc
 8002cfe:	461d      	movcc	r5, r3
 8002d00:	0553      	lsls	r3, r2, #21
 8002d02:	d531      	bpl.n	8002d68 <__ssputs_r+0xa0>
 8002d04:	4629      	mov	r1, r5
 8002d06:	f000 fb47 	bl	8003398 <_malloc_r>
 8002d0a:	4606      	mov	r6, r0
 8002d0c:	b950      	cbnz	r0, 8002d24 <__ssputs_r+0x5c>
 8002d0e:	230c      	movs	r3, #12
 8002d10:	f8ca 3000 	str.w	r3, [sl]
 8002d14:	89a3      	ldrh	r3, [r4, #12]
 8002d16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d1a:	81a3      	strh	r3, [r4, #12]
 8002d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d24:	6921      	ldr	r1, [r4, #16]
 8002d26:	464a      	mov	r2, r9
 8002d28:	f000 fabe 	bl	80032a8 <memcpy>
 8002d2c:	89a3      	ldrh	r3, [r4, #12]
 8002d2e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002d32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d36:	81a3      	strh	r3, [r4, #12]
 8002d38:	6126      	str	r6, [r4, #16]
 8002d3a:	6165      	str	r5, [r4, #20]
 8002d3c:	444e      	add	r6, r9
 8002d3e:	eba5 0509 	sub.w	r5, r5, r9
 8002d42:	6026      	str	r6, [r4, #0]
 8002d44:	60a5      	str	r5, [r4, #8]
 8002d46:	463e      	mov	r6, r7
 8002d48:	42be      	cmp	r6, r7
 8002d4a:	d900      	bls.n	8002d4e <__ssputs_r+0x86>
 8002d4c:	463e      	mov	r6, r7
 8002d4e:	4632      	mov	r2, r6
 8002d50:	6820      	ldr	r0, [r4, #0]
 8002d52:	4641      	mov	r1, r8
 8002d54:	f000 fab6 	bl	80032c4 <memmove>
 8002d58:	68a3      	ldr	r3, [r4, #8]
 8002d5a:	6822      	ldr	r2, [r4, #0]
 8002d5c:	1b9b      	subs	r3, r3, r6
 8002d5e:	4432      	add	r2, r6
 8002d60:	60a3      	str	r3, [r4, #8]
 8002d62:	6022      	str	r2, [r4, #0]
 8002d64:	2000      	movs	r0, #0
 8002d66:	e7db      	b.n	8002d20 <__ssputs_r+0x58>
 8002d68:	462a      	mov	r2, r5
 8002d6a:	f000 fb6f 	bl	800344c <_realloc_r>
 8002d6e:	4606      	mov	r6, r0
 8002d70:	2800      	cmp	r0, #0
 8002d72:	d1e1      	bne.n	8002d38 <__ssputs_r+0x70>
 8002d74:	6921      	ldr	r1, [r4, #16]
 8002d76:	4650      	mov	r0, sl
 8002d78:	f000 fabe 	bl	80032f8 <_free_r>
 8002d7c:	e7c7      	b.n	8002d0e <__ssputs_r+0x46>
	...

08002d80 <_svfiprintf_r>:
 8002d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d84:	4698      	mov	r8, r3
 8002d86:	898b      	ldrh	r3, [r1, #12]
 8002d88:	061b      	lsls	r3, r3, #24
 8002d8a:	b09d      	sub	sp, #116	; 0x74
 8002d8c:	4607      	mov	r7, r0
 8002d8e:	460d      	mov	r5, r1
 8002d90:	4614      	mov	r4, r2
 8002d92:	d50e      	bpl.n	8002db2 <_svfiprintf_r+0x32>
 8002d94:	690b      	ldr	r3, [r1, #16]
 8002d96:	b963      	cbnz	r3, 8002db2 <_svfiprintf_r+0x32>
 8002d98:	2140      	movs	r1, #64	; 0x40
 8002d9a:	f000 fafd 	bl	8003398 <_malloc_r>
 8002d9e:	6028      	str	r0, [r5, #0]
 8002da0:	6128      	str	r0, [r5, #16]
 8002da2:	b920      	cbnz	r0, 8002dae <_svfiprintf_r+0x2e>
 8002da4:	230c      	movs	r3, #12
 8002da6:	603b      	str	r3, [r7, #0]
 8002da8:	f04f 30ff 	mov.w	r0, #4294967295
 8002dac:	e0d1      	b.n	8002f52 <_svfiprintf_r+0x1d2>
 8002dae:	2340      	movs	r3, #64	; 0x40
 8002db0:	616b      	str	r3, [r5, #20]
 8002db2:	2300      	movs	r3, #0
 8002db4:	9309      	str	r3, [sp, #36]	; 0x24
 8002db6:	2320      	movs	r3, #32
 8002db8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002dbc:	f8cd 800c 	str.w	r8, [sp, #12]
 8002dc0:	2330      	movs	r3, #48	; 0x30
 8002dc2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002f6c <_svfiprintf_r+0x1ec>
 8002dc6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002dca:	f04f 0901 	mov.w	r9, #1
 8002dce:	4623      	mov	r3, r4
 8002dd0:	469a      	mov	sl, r3
 8002dd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002dd6:	b10a      	cbz	r2, 8002ddc <_svfiprintf_r+0x5c>
 8002dd8:	2a25      	cmp	r2, #37	; 0x25
 8002dda:	d1f9      	bne.n	8002dd0 <_svfiprintf_r+0x50>
 8002ddc:	ebba 0b04 	subs.w	fp, sl, r4
 8002de0:	d00b      	beq.n	8002dfa <_svfiprintf_r+0x7a>
 8002de2:	465b      	mov	r3, fp
 8002de4:	4622      	mov	r2, r4
 8002de6:	4629      	mov	r1, r5
 8002de8:	4638      	mov	r0, r7
 8002dea:	f7ff ff6d 	bl	8002cc8 <__ssputs_r>
 8002dee:	3001      	adds	r0, #1
 8002df0:	f000 80aa 	beq.w	8002f48 <_svfiprintf_r+0x1c8>
 8002df4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002df6:	445a      	add	r2, fp
 8002df8:	9209      	str	r2, [sp, #36]	; 0x24
 8002dfa:	f89a 3000 	ldrb.w	r3, [sl]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	f000 80a2 	beq.w	8002f48 <_svfiprintf_r+0x1c8>
 8002e04:	2300      	movs	r3, #0
 8002e06:	f04f 32ff 	mov.w	r2, #4294967295
 8002e0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e0e:	f10a 0a01 	add.w	sl, sl, #1
 8002e12:	9304      	str	r3, [sp, #16]
 8002e14:	9307      	str	r3, [sp, #28]
 8002e16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002e1a:	931a      	str	r3, [sp, #104]	; 0x68
 8002e1c:	4654      	mov	r4, sl
 8002e1e:	2205      	movs	r2, #5
 8002e20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e24:	4851      	ldr	r0, [pc, #324]	; (8002f6c <_svfiprintf_r+0x1ec>)
 8002e26:	f7fd f9e3 	bl	80001f0 <memchr>
 8002e2a:	9a04      	ldr	r2, [sp, #16]
 8002e2c:	b9d8      	cbnz	r0, 8002e66 <_svfiprintf_r+0xe6>
 8002e2e:	06d0      	lsls	r0, r2, #27
 8002e30:	bf44      	itt	mi
 8002e32:	2320      	movmi	r3, #32
 8002e34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e38:	0711      	lsls	r1, r2, #28
 8002e3a:	bf44      	itt	mi
 8002e3c:	232b      	movmi	r3, #43	; 0x2b
 8002e3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e42:	f89a 3000 	ldrb.w	r3, [sl]
 8002e46:	2b2a      	cmp	r3, #42	; 0x2a
 8002e48:	d015      	beq.n	8002e76 <_svfiprintf_r+0xf6>
 8002e4a:	9a07      	ldr	r2, [sp, #28]
 8002e4c:	4654      	mov	r4, sl
 8002e4e:	2000      	movs	r0, #0
 8002e50:	f04f 0c0a 	mov.w	ip, #10
 8002e54:	4621      	mov	r1, r4
 8002e56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e5a:	3b30      	subs	r3, #48	; 0x30
 8002e5c:	2b09      	cmp	r3, #9
 8002e5e:	d94e      	bls.n	8002efe <_svfiprintf_r+0x17e>
 8002e60:	b1b0      	cbz	r0, 8002e90 <_svfiprintf_r+0x110>
 8002e62:	9207      	str	r2, [sp, #28]
 8002e64:	e014      	b.n	8002e90 <_svfiprintf_r+0x110>
 8002e66:	eba0 0308 	sub.w	r3, r0, r8
 8002e6a:	fa09 f303 	lsl.w	r3, r9, r3
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	9304      	str	r3, [sp, #16]
 8002e72:	46a2      	mov	sl, r4
 8002e74:	e7d2      	b.n	8002e1c <_svfiprintf_r+0x9c>
 8002e76:	9b03      	ldr	r3, [sp, #12]
 8002e78:	1d19      	adds	r1, r3, #4
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	9103      	str	r1, [sp, #12]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	bfbb      	ittet	lt
 8002e82:	425b      	neglt	r3, r3
 8002e84:	f042 0202 	orrlt.w	r2, r2, #2
 8002e88:	9307      	strge	r3, [sp, #28]
 8002e8a:	9307      	strlt	r3, [sp, #28]
 8002e8c:	bfb8      	it	lt
 8002e8e:	9204      	strlt	r2, [sp, #16]
 8002e90:	7823      	ldrb	r3, [r4, #0]
 8002e92:	2b2e      	cmp	r3, #46	; 0x2e
 8002e94:	d10c      	bne.n	8002eb0 <_svfiprintf_r+0x130>
 8002e96:	7863      	ldrb	r3, [r4, #1]
 8002e98:	2b2a      	cmp	r3, #42	; 0x2a
 8002e9a:	d135      	bne.n	8002f08 <_svfiprintf_r+0x188>
 8002e9c:	9b03      	ldr	r3, [sp, #12]
 8002e9e:	1d1a      	adds	r2, r3, #4
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	9203      	str	r2, [sp, #12]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	bfb8      	it	lt
 8002ea8:	f04f 33ff 	movlt.w	r3, #4294967295
 8002eac:	3402      	adds	r4, #2
 8002eae:	9305      	str	r3, [sp, #20]
 8002eb0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002f7c <_svfiprintf_r+0x1fc>
 8002eb4:	7821      	ldrb	r1, [r4, #0]
 8002eb6:	2203      	movs	r2, #3
 8002eb8:	4650      	mov	r0, sl
 8002eba:	f7fd f999 	bl	80001f0 <memchr>
 8002ebe:	b140      	cbz	r0, 8002ed2 <_svfiprintf_r+0x152>
 8002ec0:	2340      	movs	r3, #64	; 0x40
 8002ec2:	eba0 000a 	sub.w	r0, r0, sl
 8002ec6:	fa03 f000 	lsl.w	r0, r3, r0
 8002eca:	9b04      	ldr	r3, [sp, #16]
 8002ecc:	4303      	orrs	r3, r0
 8002ece:	3401      	adds	r4, #1
 8002ed0:	9304      	str	r3, [sp, #16]
 8002ed2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ed6:	4826      	ldr	r0, [pc, #152]	; (8002f70 <_svfiprintf_r+0x1f0>)
 8002ed8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002edc:	2206      	movs	r2, #6
 8002ede:	f7fd f987 	bl	80001f0 <memchr>
 8002ee2:	2800      	cmp	r0, #0
 8002ee4:	d038      	beq.n	8002f58 <_svfiprintf_r+0x1d8>
 8002ee6:	4b23      	ldr	r3, [pc, #140]	; (8002f74 <_svfiprintf_r+0x1f4>)
 8002ee8:	bb1b      	cbnz	r3, 8002f32 <_svfiprintf_r+0x1b2>
 8002eea:	9b03      	ldr	r3, [sp, #12]
 8002eec:	3307      	adds	r3, #7
 8002eee:	f023 0307 	bic.w	r3, r3, #7
 8002ef2:	3308      	adds	r3, #8
 8002ef4:	9303      	str	r3, [sp, #12]
 8002ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ef8:	4433      	add	r3, r6
 8002efa:	9309      	str	r3, [sp, #36]	; 0x24
 8002efc:	e767      	b.n	8002dce <_svfiprintf_r+0x4e>
 8002efe:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f02:	460c      	mov	r4, r1
 8002f04:	2001      	movs	r0, #1
 8002f06:	e7a5      	b.n	8002e54 <_svfiprintf_r+0xd4>
 8002f08:	2300      	movs	r3, #0
 8002f0a:	3401      	adds	r4, #1
 8002f0c:	9305      	str	r3, [sp, #20]
 8002f0e:	4619      	mov	r1, r3
 8002f10:	f04f 0c0a 	mov.w	ip, #10
 8002f14:	4620      	mov	r0, r4
 8002f16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f1a:	3a30      	subs	r2, #48	; 0x30
 8002f1c:	2a09      	cmp	r2, #9
 8002f1e:	d903      	bls.n	8002f28 <_svfiprintf_r+0x1a8>
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d0c5      	beq.n	8002eb0 <_svfiprintf_r+0x130>
 8002f24:	9105      	str	r1, [sp, #20]
 8002f26:	e7c3      	b.n	8002eb0 <_svfiprintf_r+0x130>
 8002f28:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f2c:	4604      	mov	r4, r0
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e7f0      	b.n	8002f14 <_svfiprintf_r+0x194>
 8002f32:	ab03      	add	r3, sp, #12
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	462a      	mov	r2, r5
 8002f38:	4b0f      	ldr	r3, [pc, #60]	; (8002f78 <_svfiprintf_r+0x1f8>)
 8002f3a:	a904      	add	r1, sp, #16
 8002f3c:	4638      	mov	r0, r7
 8002f3e:	f3af 8000 	nop.w
 8002f42:	1c42      	adds	r2, r0, #1
 8002f44:	4606      	mov	r6, r0
 8002f46:	d1d6      	bne.n	8002ef6 <_svfiprintf_r+0x176>
 8002f48:	89ab      	ldrh	r3, [r5, #12]
 8002f4a:	065b      	lsls	r3, r3, #25
 8002f4c:	f53f af2c 	bmi.w	8002da8 <_svfiprintf_r+0x28>
 8002f50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002f52:	b01d      	add	sp, #116	; 0x74
 8002f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f58:	ab03      	add	r3, sp, #12
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	462a      	mov	r2, r5
 8002f5e:	4b06      	ldr	r3, [pc, #24]	; (8002f78 <_svfiprintf_r+0x1f8>)
 8002f60:	a904      	add	r1, sp, #16
 8002f62:	4638      	mov	r0, r7
 8002f64:	f000 f87a 	bl	800305c <_printf_i>
 8002f68:	e7eb      	b.n	8002f42 <_svfiprintf_r+0x1c2>
 8002f6a:	bf00      	nop
 8002f6c:	08003558 	.word	0x08003558
 8002f70:	08003562 	.word	0x08003562
 8002f74:	00000000 	.word	0x00000000
 8002f78:	08002cc9 	.word	0x08002cc9
 8002f7c:	0800355e 	.word	0x0800355e

08002f80 <_printf_common>:
 8002f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f84:	4616      	mov	r6, r2
 8002f86:	4699      	mov	r9, r3
 8002f88:	688a      	ldr	r2, [r1, #8]
 8002f8a:	690b      	ldr	r3, [r1, #16]
 8002f8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002f90:	4293      	cmp	r3, r2
 8002f92:	bfb8      	it	lt
 8002f94:	4613      	movlt	r3, r2
 8002f96:	6033      	str	r3, [r6, #0]
 8002f98:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002f9c:	4607      	mov	r7, r0
 8002f9e:	460c      	mov	r4, r1
 8002fa0:	b10a      	cbz	r2, 8002fa6 <_printf_common+0x26>
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	6033      	str	r3, [r6, #0]
 8002fa6:	6823      	ldr	r3, [r4, #0]
 8002fa8:	0699      	lsls	r1, r3, #26
 8002faa:	bf42      	ittt	mi
 8002fac:	6833      	ldrmi	r3, [r6, #0]
 8002fae:	3302      	addmi	r3, #2
 8002fb0:	6033      	strmi	r3, [r6, #0]
 8002fb2:	6825      	ldr	r5, [r4, #0]
 8002fb4:	f015 0506 	ands.w	r5, r5, #6
 8002fb8:	d106      	bne.n	8002fc8 <_printf_common+0x48>
 8002fba:	f104 0a19 	add.w	sl, r4, #25
 8002fbe:	68e3      	ldr	r3, [r4, #12]
 8002fc0:	6832      	ldr	r2, [r6, #0]
 8002fc2:	1a9b      	subs	r3, r3, r2
 8002fc4:	42ab      	cmp	r3, r5
 8002fc6:	dc26      	bgt.n	8003016 <_printf_common+0x96>
 8002fc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002fcc:	1e13      	subs	r3, r2, #0
 8002fce:	6822      	ldr	r2, [r4, #0]
 8002fd0:	bf18      	it	ne
 8002fd2:	2301      	movne	r3, #1
 8002fd4:	0692      	lsls	r2, r2, #26
 8002fd6:	d42b      	bmi.n	8003030 <_printf_common+0xb0>
 8002fd8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002fdc:	4649      	mov	r1, r9
 8002fde:	4638      	mov	r0, r7
 8002fe0:	47c0      	blx	r8
 8002fe2:	3001      	adds	r0, #1
 8002fe4:	d01e      	beq.n	8003024 <_printf_common+0xa4>
 8002fe6:	6823      	ldr	r3, [r4, #0]
 8002fe8:	68e5      	ldr	r5, [r4, #12]
 8002fea:	6832      	ldr	r2, [r6, #0]
 8002fec:	f003 0306 	and.w	r3, r3, #6
 8002ff0:	2b04      	cmp	r3, #4
 8002ff2:	bf08      	it	eq
 8002ff4:	1aad      	subeq	r5, r5, r2
 8002ff6:	68a3      	ldr	r3, [r4, #8]
 8002ff8:	6922      	ldr	r2, [r4, #16]
 8002ffa:	bf0c      	ite	eq
 8002ffc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003000:	2500      	movne	r5, #0
 8003002:	4293      	cmp	r3, r2
 8003004:	bfc4      	itt	gt
 8003006:	1a9b      	subgt	r3, r3, r2
 8003008:	18ed      	addgt	r5, r5, r3
 800300a:	2600      	movs	r6, #0
 800300c:	341a      	adds	r4, #26
 800300e:	42b5      	cmp	r5, r6
 8003010:	d11a      	bne.n	8003048 <_printf_common+0xc8>
 8003012:	2000      	movs	r0, #0
 8003014:	e008      	b.n	8003028 <_printf_common+0xa8>
 8003016:	2301      	movs	r3, #1
 8003018:	4652      	mov	r2, sl
 800301a:	4649      	mov	r1, r9
 800301c:	4638      	mov	r0, r7
 800301e:	47c0      	blx	r8
 8003020:	3001      	adds	r0, #1
 8003022:	d103      	bne.n	800302c <_printf_common+0xac>
 8003024:	f04f 30ff 	mov.w	r0, #4294967295
 8003028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800302c:	3501      	adds	r5, #1
 800302e:	e7c6      	b.n	8002fbe <_printf_common+0x3e>
 8003030:	18e1      	adds	r1, r4, r3
 8003032:	1c5a      	adds	r2, r3, #1
 8003034:	2030      	movs	r0, #48	; 0x30
 8003036:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800303a:	4422      	add	r2, r4
 800303c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003040:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003044:	3302      	adds	r3, #2
 8003046:	e7c7      	b.n	8002fd8 <_printf_common+0x58>
 8003048:	2301      	movs	r3, #1
 800304a:	4622      	mov	r2, r4
 800304c:	4649      	mov	r1, r9
 800304e:	4638      	mov	r0, r7
 8003050:	47c0      	blx	r8
 8003052:	3001      	adds	r0, #1
 8003054:	d0e6      	beq.n	8003024 <_printf_common+0xa4>
 8003056:	3601      	adds	r6, #1
 8003058:	e7d9      	b.n	800300e <_printf_common+0x8e>
	...

0800305c <_printf_i>:
 800305c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003060:	460c      	mov	r4, r1
 8003062:	4691      	mov	r9, r2
 8003064:	7e27      	ldrb	r7, [r4, #24]
 8003066:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003068:	2f78      	cmp	r7, #120	; 0x78
 800306a:	4680      	mov	r8, r0
 800306c:	469a      	mov	sl, r3
 800306e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003072:	d807      	bhi.n	8003084 <_printf_i+0x28>
 8003074:	2f62      	cmp	r7, #98	; 0x62
 8003076:	d80a      	bhi.n	800308e <_printf_i+0x32>
 8003078:	2f00      	cmp	r7, #0
 800307a:	f000 80d8 	beq.w	800322e <_printf_i+0x1d2>
 800307e:	2f58      	cmp	r7, #88	; 0x58
 8003080:	f000 80a3 	beq.w	80031ca <_printf_i+0x16e>
 8003084:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003088:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800308c:	e03a      	b.n	8003104 <_printf_i+0xa8>
 800308e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003092:	2b15      	cmp	r3, #21
 8003094:	d8f6      	bhi.n	8003084 <_printf_i+0x28>
 8003096:	a001      	add	r0, pc, #4	; (adr r0, 800309c <_printf_i+0x40>)
 8003098:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800309c:	080030f5 	.word	0x080030f5
 80030a0:	08003109 	.word	0x08003109
 80030a4:	08003085 	.word	0x08003085
 80030a8:	08003085 	.word	0x08003085
 80030ac:	08003085 	.word	0x08003085
 80030b0:	08003085 	.word	0x08003085
 80030b4:	08003109 	.word	0x08003109
 80030b8:	08003085 	.word	0x08003085
 80030bc:	08003085 	.word	0x08003085
 80030c0:	08003085 	.word	0x08003085
 80030c4:	08003085 	.word	0x08003085
 80030c8:	08003215 	.word	0x08003215
 80030cc:	08003139 	.word	0x08003139
 80030d0:	080031f7 	.word	0x080031f7
 80030d4:	08003085 	.word	0x08003085
 80030d8:	08003085 	.word	0x08003085
 80030dc:	08003237 	.word	0x08003237
 80030e0:	08003085 	.word	0x08003085
 80030e4:	08003139 	.word	0x08003139
 80030e8:	08003085 	.word	0x08003085
 80030ec:	08003085 	.word	0x08003085
 80030f0:	080031ff 	.word	0x080031ff
 80030f4:	680b      	ldr	r3, [r1, #0]
 80030f6:	1d1a      	adds	r2, r3, #4
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	600a      	str	r2, [r1, #0]
 80030fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003100:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003104:	2301      	movs	r3, #1
 8003106:	e0a3      	b.n	8003250 <_printf_i+0x1f4>
 8003108:	6825      	ldr	r5, [r4, #0]
 800310a:	6808      	ldr	r0, [r1, #0]
 800310c:	062e      	lsls	r6, r5, #24
 800310e:	f100 0304 	add.w	r3, r0, #4
 8003112:	d50a      	bpl.n	800312a <_printf_i+0xce>
 8003114:	6805      	ldr	r5, [r0, #0]
 8003116:	600b      	str	r3, [r1, #0]
 8003118:	2d00      	cmp	r5, #0
 800311a:	da03      	bge.n	8003124 <_printf_i+0xc8>
 800311c:	232d      	movs	r3, #45	; 0x2d
 800311e:	426d      	negs	r5, r5
 8003120:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003124:	485e      	ldr	r0, [pc, #376]	; (80032a0 <_printf_i+0x244>)
 8003126:	230a      	movs	r3, #10
 8003128:	e019      	b.n	800315e <_printf_i+0x102>
 800312a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800312e:	6805      	ldr	r5, [r0, #0]
 8003130:	600b      	str	r3, [r1, #0]
 8003132:	bf18      	it	ne
 8003134:	b22d      	sxthne	r5, r5
 8003136:	e7ef      	b.n	8003118 <_printf_i+0xbc>
 8003138:	680b      	ldr	r3, [r1, #0]
 800313a:	6825      	ldr	r5, [r4, #0]
 800313c:	1d18      	adds	r0, r3, #4
 800313e:	6008      	str	r0, [r1, #0]
 8003140:	0628      	lsls	r0, r5, #24
 8003142:	d501      	bpl.n	8003148 <_printf_i+0xec>
 8003144:	681d      	ldr	r5, [r3, #0]
 8003146:	e002      	b.n	800314e <_printf_i+0xf2>
 8003148:	0669      	lsls	r1, r5, #25
 800314a:	d5fb      	bpl.n	8003144 <_printf_i+0xe8>
 800314c:	881d      	ldrh	r5, [r3, #0]
 800314e:	4854      	ldr	r0, [pc, #336]	; (80032a0 <_printf_i+0x244>)
 8003150:	2f6f      	cmp	r7, #111	; 0x6f
 8003152:	bf0c      	ite	eq
 8003154:	2308      	moveq	r3, #8
 8003156:	230a      	movne	r3, #10
 8003158:	2100      	movs	r1, #0
 800315a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800315e:	6866      	ldr	r6, [r4, #4]
 8003160:	60a6      	str	r6, [r4, #8]
 8003162:	2e00      	cmp	r6, #0
 8003164:	bfa2      	ittt	ge
 8003166:	6821      	ldrge	r1, [r4, #0]
 8003168:	f021 0104 	bicge.w	r1, r1, #4
 800316c:	6021      	strge	r1, [r4, #0]
 800316e:	b90d      	cbnz	r5, 8003174 <_printf_i+0x118>
 8003170:	2e00      	cmp	r6, #0
 8003172:	d04d      	beq.n	8003210 <_printf_i+0x1b4>
 8003174:	4616      	mov	r6, r2
 8003176:	fbb5 f1f3 	udiv	r1, r5, r3
 800317a:	fb03 5711 	mls	r7, r3, r1, r5
 800317e:	5dc7      	ldrb	r7, [r0, r7]
 8003180:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003184:	462f      	mov	r7, r5
 8003186:	42bb      	cmp	r3, r7
 8003188:	460d      	mov	r5, r1
 800318a:	d9f4      	bls.n	8003176 <_printf_i+0x11a>
 800318c:	2b08      	cmp	r3, #8
 800318e:	d10b      	bne.n	80031a8 <_printf_i+0x14c>
 8003190:	6823      	ldr	r3, [r4, #0]
 8003192:	07df      	lsls	r7, r3, #31
 8003194:	d508      	bpl.n	80031a8 <_printf_i+0x14c>
 8003196:	6923      	ldr	r3, [r4, #16]
 8003198:	6861      	ldr	r1, [r4, #4]
 800319a:	4299      	cmp	r1, r3
 800319c:	bfde      	ittt	le
 800319e:	2330      	movle	r3, #48	; 0x30
 80031a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80031a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80031a8:	1b92      	subs	r2, r2, r6
 80031aa:	6122      	str	r2, [r4, #16]
 80031ac:	f8cd a000 	str.w	sl, [sp]
 80031b0:	464b      	mov	r3, r9
 80031b2:	aa03      	add	r2, sp, #12
 80031b4:	4621      	mov	r1, r4
 80031b6:	4640      	mov	r0, r8
 80031b8:	f7ff fee2 	bl	8002f80 <_printf_common>
 80031bc:	3001      	adds	r0, #1
 80031be:	d14c      	bne.n	800325a <_printf_i+0x1fe>
 80031c0:	f04f 30ff 	mov.w	r0, #4294967295
 80031c4:	b004      	add	sp, #16
 80031c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031ca:	4835      	ldr	r0, [pc, #212]	; (80032a0 <_printf_i+0x244>)
 80031cc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80031d0:	6823      	ldr	r3, [r4, #0]
 80031d2:	680e      	ldr	r6, [r1, #0]
 80031d4:	061f      	lsls	r7, r3, #24
 80031d6:	f856 5b04 	ldr.w	r5, [r6], #4
 80031da:	600e      	str	r6, [r1, #0]
 80031dc:	d514      	bpl.n	8003208 <_printf_i+0x1ac>
 80031de:	07d9      	lsls	r1, r3, #31
 80031e0:	bf44      	itt	mi
 80031e2:	f043 0320 	orrmi.w	r3, r3, #32
 80031e6:	6023      	strmi	r3, [r4, #0]
 80031e8:	b91d      	cbnz	r5, 80031f2 <_printf_i+0x196>
 80031ea:	6823      	ldr	r3, [r4, #0]
 80031ec:	f023 0320 	bic.w	r3, r3, #32
 80031f0:	6023      	str	r3, [r4, #0]
 80031f2:	2310      	movs	r3, #16
 80031f4:	e7b0      	b.n	8003158 <_printf_i+0xfc>
 80031f6:	6823      	ldr	r3, [r4, #0]
 80031f8:	f043 0320 	orr.w	r3, r3, #32
 80031fc:	6023      	str	r3, [r4, #0]
 80031fe:	2378      	movs	r3, #120	; 0x78
 8003200:	4828      	ldr	r0, [pc, #160]	; (80032a4 <_printf_i+0x248>)
 8003202:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003206:	e7e3      	b.n	80031d0 <_printf_i+0x174>
 8003208:	065e      	lsls	r6, r3, #25
 800320a:	bf48      	it	mi
 800320c:	b2ad      	uxthmi	r5, r5
 800320e:	e7e6      	b.n	80031de <_printf_i+0x182>
 8003210:	4616      	mov	r6, r2
 8003212:	e7bb      	b.n	800318c <_printf_i+0x130>
 8003214:	680b      	ldr	r3, [r1, #0]
 8003216:	6826      	ldr	r6, [r4, #0]
 8003218:	6960      	ldr	r0, [r4, #20]
 800321a:	1d1d      	adds	r5, r3, #4
 800321c:	600d      	str	r5, [r1, #0]
 800321e:	0635      	lsls	r5, r6, #24
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	d501      	bpl.n	8003228 <_printf_i+0x1cc>
 8003224:	6018      	str	r0, [r3, #0]
 8003226:	e002      	b.n	800322e <_printf_i+0x1d2>
 8003228:	0671      	lsls	r1, r6, #25
 800322a:	d5fb      	bpl.n	8003224 <_printf_i+0x1c8>
 800322c:	8018      	strh	r0, [r3, #0]
 800322e:	2300      	movs	r3, #0
 8003230:	6123      	str	r3, [r4, #16]
 8003232:	4616      	mov	r6, r2
 8003234:	e7ba      	b.n	80031ac <_printf_i+0x150>
 8003236:	680b      	ldr	r3, [r1, #0]
 8003238:	1d1a      	adds	r2, r3, #4
 800323a:	600a      	str	r2, [r1, #0]
 800323c:	681e      	ldr	r6, [r3, #0]
 800323e:	6862      	ldr	r2, [r4, #4]
 8003240:	2100      	movs	r1, #0
 8003242:	4630      	mov	r0, r6
 8003244:	f7fc ffd4 	bl	80001f0 <memchr>
 8003248:	b108      	cbz	r0, 800324e <_printf_i+0x1f2>
 800324a:	1b80      	subs	r0, r0, r6
 800324c:	6060      	str	r0, [r4, #4]
 800324e:	6863      	ldr	r3, [r4, #4]
 8003250:	6123      	str	r3, [r4, #16]
 8003252:	2300      	movs	r3, #0
 8003254:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003258:	e7a8      	b.n	80031ac <_printf_i+0x150>
 800325a:	6923      	ldr	r3, [r4, #16]
 800325c:	4632      	mov	r2, r6
 800325e:	4649      	mov	r1, r9
 8003260:	4640      	mov	r0, r8
 8003262:	47d0      	blx	sl
 8003264:	3001      	adds	r0, #1
 8003266:	d0ab      	beq.n	80031c0 <_printf_i+0x164>
 8003268:	6823      	ldr	r3, [r4, #0]
 800326a:	079b      	lsls	r3, r3, #30
 800326c:	d413      	bmi.n	8003296 <_printf_i+0x23a>
 800326e:	68e0      	ldr	r0, [r4, #12]
 8003270:	9b03      	ldr	r3, [sp, #12]
 8003272:	4298      	cmp	r0, r3
 8003274:	bfb8      	it	lt
 8003276:	4618      	movlt	r0, r3
 8003278:	e7a4      	b.n	80031c4 <_printf_i+0x168>
 800327a:	2301      	movs	r3, #1
 800327c:	4632      	mov	r2, r6
 800327e:	4649      	mov	r1, r9
 8003280:	4640      	mov	r0, r8
 8003282:	47d0      	blx	sl
 8003284:	3001      	adds	r0, #1
 8003286:	d09b      	beq.n	80031c0 <_printf_i+0x164>
 8003288:	3501      	adds	r5, #1
 800328a:	68e3      	ldr	r3, [r4, #12]
 800328c:	9903      	ldr	r1, [sp, #12]
 800328e:	1a5b      	subs	r3, r3, r1
 8003290:	42ab      	cmp	r3, r5
 8003292:	dcf2      	bgt.n	800327a <_printf_i+0x21e>
 8003294:	e7eb      	b.n	800326e <_printf_i+0x212>
 8003296:	2500      	movs	r5, #0
 8003298:	f104 0619 	add.w	r6, r4, #25
 800329c:	e7f5      	b.n	800328a <_printf_i+0x22e>
 800329e:	bf00      	nop
 80032a0:	08003569 	.word	0x08003569
 80032a4:	0800357a 	.word	0x0800357a

080032a8 <memcpy>:
 80032a8:	440a      	add	r2, r1
 80032aa:	4291      	cmp	r1, r2
 80032ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80032b0:	d100      	bne.n	80032b4 <memcpy+0xc>
 80032b2:	4770      	bx	lr
 80032b4:	b510      	push	{r4, lr}
 80032b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80032ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80032be:	4291      	cmp	r1, r2
 80032c0:	d1f9      	bne.n	80032b6 <memcpy+0xe>
 80032c2:	bd10      	pop	{r4, pc}

080032c4 <memmove>:
 80032c4:	4288      	cmp	r0, r1
 80032c6:	b510      	push	{r4, lr}
 80032c8:	eb01 0402 	add.w	r4, r1, r2
 80032cc:	d902      	bls.n	80032d4 <memmove+0x10>
 80032ce:	4284      	cmp	r4, r0
 80032d0:	4623      	mov	r3, r4
 80032d2:	d807      	bhi.n	80032e4 <memmove+0x20>
 80032d4:	1e43      	subs	r3, r0, #1
 80032d6:	42a1      	cmp	r1, r4
 80032d8:	d008      	beq.n	80032ec <memmove+0x28>
 80032da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80032de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80032e2:	e7f8      	b.n	80032d6 <memmove+0x12>
 80032e4:	4402      	add	r2, r0
 80032e6:	4601      	mov	r1, r0
 80032e8:	428a      	cmp	r2, r1
 80032ea:	d100      	bne.n	80032ee <memmove+0x2a>
 80032ec:	bd10      	pop	{r4, pc}
 80032ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80032f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80032f6:	e7f7      	b.n	80032e8 <memmove+0x24>

080032f8 <_free_r>:
 80032f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80032fa:	2900      	cmp	r1, #0
 80032fc:	d048      	beq.n	8003390 <_free_r+0x98>
 80032fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003302:	9001      	str	r0, [sp, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	f1a1 0404 	sub.w	r4, r1, #4
 800330a:	bfb8      	it	lt
 800330c:	18e4      	addlt	r4, r4, r3
 800330e:	f000 f8d3 	bl	80034b8 <__malloc_lock>
 8003312:	4a20      	ldr	r2, [pc, #128]	; (8003394 <_free_r+0x9c>)
 8003314:	9801      	ldr	r0, [sp, #4]
 8003316:	6813      	ldr	r3, [r2, #0]
 8003318:	4615      	mov	r5, r2
 800331a:	b933      	cbnz	r3, 800332a <_free_r+0x32>
 800331c:	6063      	str	r3, [r4, #4]
 800331e:	6014      	str	r4, [r2, #0]
 8003320:	b003      	add	sp, #12
 8003322:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003326:	f000 b8cd 	b.w	80034c4 <__malloc_unlock>
 800332a:	42a3      	cmp	r3, r4
 800332c:	d90b      	bls.n	8003346 <_free_r+0x4e>
 800332e:	6821      	ldr	r1, [r4, #0]
 8003330:	1862      	adds	r2, r4, r1
 8003332:	4293      	cmp	r3, r2
 8003334:	bf04      	itt	eq
 8003336:	681a      	ldreq	r2, [r3, #0]
 8003338:	685b      	ldreq	r3, [r3, #4]
 800333a:	6063      	str	r3, [r4, #4]
 800333c:	bf04      	itt	eq
 800333e:	1852      	addeq	r2, r2, r1
 8003340:	6022      	streq	r2, [r4, #0]
 8003342:	602c      	str	r4, [r5, #0]
 8003344:	e7ec      	b.n	8003320 <_free_r+0x28>
 8003346:	461a      	mov	r2, r3
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	b10b      	cbz	r3, 8003350 <_free_r+0x58>
 800334c:	42a3      	cmp	r3, r4
 800334e:	d9fa      	bls.n	8003346 <_free_r+0x4e>
 8003350:	6811      	ldr	r1, [r2, #0]
 8003352:	1855      	adds	r5, r2, r1
 8003354:	42a5      	cmp	r5, r4
 8003356:	d10b      	bne.n	8003370 <_free_r+0x78>
 8003358:	6824      	ldr	r4, [r4, #0]
 800335a:	4421      	add	r1, r4
 800335c:	1854      	adds	r4, r2, r1
 800335e:	42a3      	cmp	r3, r4
 8003360:	6011      	str	r1, [r2, #0]
 8003362:	d1dd      	bne.n	8003320 <_free_r+0x28>
 8003364:	681c      	ldr	r4, [r3, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	6053      	str	r3, [r2, #4]
 800336a:	4421      	add	r1, r4
 800336c:	6011      	str	r1, [r2, #0]
 800336e:	e7d7      	b.n	8003320 <_free_r+0x28>
 8003370:	d902      	bls.n	8003378 <_free_r+0x80>
 8003372:	230c      	movs	r3, #12
 8003374:	6003      	str	r3, [r0, #0]
 8003376:	e7d3      	b.n	8003320 <_free_r+0x28>
 8003378:	6825      	ldr	r5, [r4, #0]
 800337a:	1961      	adds	r1, r4, r5
 800337c:	428b      	cmp	r3, r1
 800337e:	bf04      	itt	eq
 8003380:	6819      	ldreq	r1, [r3, #0]
 8003382:	685b      	ldreq	r3, [r3, #4]
 8003384:	6063      	str	r3, [r4, #4]
 8003386:	bf04      	itt	eq
 8003388:	1949      	addeq	r1, r1, r5
 800338a:	6021      	streq	r1, [r4, #0]
 800338c:	6054      	str	r4, [r2, #4]
 800338e:	e7c7      	b.n	8003320 <_free_r+0x28>
 8003390:	b003      	add	sp, #12
 8003392:	bd30      	pop	{r4, r5, pc}
 8003394:	20000190 	.word	0x20000190

08003398 <_malloc_r>:
 8003398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800339a:	1ccd      	adds	r5, r1, #3
 800339c:	f025 0503 	bic.w	r5, r5, #3
 80033a0:	3508      	adds	r5, #8
 80033a2:	2d0c      	cmp	r5, #12
 80033a4:	bf38      	it	cc
 80033a6:	250c      	movcc	r5, #12
 80033a8:	2d00      	cmp	r5, #0
 80033aa:	4606      	mov	r6, r0
 80033ac:	db01      	blt.n	80033b2 <_malloc_r+0x1a>
 80033ae:	42a9      	cmp	r1, r5
 80033b0:	d903      	bls.n	80033ba <_malloc_r+0x22>
 80033b2:	230c      	movs	r3, #12
 80033b4:	6033      	str	r3, [r6, #0]
 80033b6:	2000      	movs	r0, #0
 80033b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033ba:	f000 f87d 	bl	80034b8 <__malloc_lock>
 80033be:	4921      	ldr	r1, [pc, #132]	; (8003444 <_malloc_r+0xac>)
 80033c0:	680a      	ldr	r2, [r1, #0]
 80033c2:	4614      	mov	r4, r2
 80033c4:	b99c      	cbnz	r4, 80033ee <_malloc_r+0x56>
 80033c6:	4f20      	ldr	r7, [pc, #128]	; (8003448 <_malloc_r+0xb0>)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	b923      	cbnz	r3, 80033d6 <_malloc_r+0x3e>
 80033cc:	4621      	mov	r1, r4
 80033ce:	4630      	mov	r0, r6
 80033d0:	f000 f862 	bl	8003498 <_sbrk_r>
 80033d4:	6038      	str	r0, [r7, #0]
 80033d6:	4629      	mov	r1, r5
 80033d8:	4630      	mov	r0, r6
 80033da:	f000 f85d 	bl	8003498 <_sbrk_r>
 80033de:	1c43      	adds	r3, r0, #1
 80033e0:	d123      	bne.n	800342a <_malloc_r+0x92>
 80033e2:	230c      	movs	r3, #12
 80033e4:	6033      	str	r3, [r6, #0]
 80033e6:	4630      	mov	r0, r6
 80033e8:	f000 f86c 	bl	80034c4 <__malloc_unlock>
 80033ec:	e7e3      	b.n	80033b6 <_malloc_r+0x1e>
 80033ee:	6823      	ldr	r3, [r4, #0]
 80033f0:	1b5b      	subs	r3, r3, r5
 80033f2:	d417      	bmi.n	8003424 <_malloc_r+0x8c>
 80033f4:	2b0b      	cmp	r3, #11
 80033f6:	d903      	bls.n	8003400 <_malloc_r+0x68>
 80033f8:	6023      	str	r3, [r4, #0]
 80033fa:	441c      	add	r4, r3
 80033fc:	6025      	str	r5, [r4, #0]
 80033fe:	e004      	b.n	800340a <_malloc_r+0x72>
 8003400:	6863      	ldr	r3, [r4, #4]
 8003402:	42a2      	cmp	r2, r4
 8003404:	bf0c      	ite	eq
 8003406:	600b      	streq	r3, [r1, #0]
 8003408:	6053      	strne	r3, [r2, #4]
 800340a:	4630      	mov	r0, r6
 800340c:	f000 f85a 	bl	80034c4 <__malloc_unlock>
 8003410:	f104 000b 	add.w	r0, r4, #11
 8003414:	1d23      	adds	r3, r4, #4
 8003416:	f020 0007 	bic.w	r0, r0, #7
 800341a:	1ac2      	subs	r2, r0, r3
 800341c:	d0cc      	beq.n	80033b8 <_malloc_r+0x20>
 800341e:	1a1b      	subs	r3, r3, r0
 8003420:	50a3      	str	r3, [r4, r2]
 8003422:	e7c9      	b.n	80033b8 <_malloc_r+0x20>
 8003424:	4622      	mov	r2, r4
 8003426:	6864      	ldr	r4, [r4, #4]
 8003428:	e7cc      	b.n	80033c4 <_malloc_r+0x2c>
 800342a:	1cc4      	adds	r4, r0, #3
 800342c:	f024 0403 	bic.w	r4, r4, #3
 8003430:	42a0      	cmp	r0, r4
 8003432:	d0e3      	beq.n	80033fc <_malloc_r+0x64>
 8003434:	1a21      	subs	r1, r4, r0
 8003436:	4630      	mov	r0, r6
 8003438:	f000 f82e 	bl	8003498 <_sbrk_r>
 800343c:	3001      	adds	r0, #1
 800343e:	d1dd      	bne.n	80033fc <_malloc_r+0x64>
 8003440:	e7cf      	b.n	80033e2 <_malloc_r+0x4a>
 8003442:	bf00      	nop
 8003444:	20000190 	.word	0x20000190
 8003448:	20000194 	.word	0x20000194

0800344c <_realloc_r>:
 800344c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800344e:	4607      	mov	r7, r0
 8003450:	4614      	mov	r4, r2
 8003452:	460e      	mov	r6, r1
 8003454:	b921      	cbnz	r1, 8003460 <_realloc_r+0x14>
 8003456:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800345a:	4611      	mov	r1, r2
 800345c:	f7ff bf9c 	b.w	8003398 <_malloc_r>
 8003460:	b922      	cbnz	r2, 800346c <_realloc_r+0x20>
 8003462:	f7ff ff49 	bl	80032f8 <_free_r>
 8003466:	4625      	mov	r5, r4
 8003468:	4628      	mov	r0, r5
 800346a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800346c:	f000 f830 	bl	80034d0 <_malloc_usable_size_r>
 8003470:	42a0      	cmp	r0, r4
 8003472:	d20f      	bcs.n	8003494 <_realloc_r+0x48>
 8003474:	4621      	mov	r1, r4
 8003476:	4638      	mov	r0, r7
 8003478:	f7ff ff8e 	bl	8003398 <_malloc_r>
 800347c:	4605      	mov	r5, r0
 800347e:	2800      	cmp	r0, #0
 8003480:	d0f2      	beq.n	8003468 <_realloc_r+0x1c>
 8003482:	4631      	mov	r1, r6
 8003484:	4622      	mov	r2, r4
 8003486:	f7ff ff0f 	bl	80032a8 <memcpy>
 800348a:	4631      	mov	r1, r6
 800348c:	4638      	mov	r0, r7
 800348e:	f7ff ff33 	bl	80032f8 <_free_r>
 8003492:	e7e9      	b.n	8003468 <_realloc_r+0x1c>
 8003494:	4635      	mov	r5, r6
 8003496:	e7e7      	b.n	8003468 <_realloc_r+0x1c>

08003498 <_sbrk_r>:
 8003498:	b538      	push	{r3, r4, r5, lr}
 800349a:	4d06      	ldr	r5, [pc, #24]	; (80034b4 <_sbrk_r+0x1c>)
 800349c:	2300      	movs	r3, #0
 800349e:	4604      	mov	r4, r0
 80034a0:	4608      	mov	r0, r1
 80034a2:	602b      	str	r3, [r5, #0]
 80034a4:	f7fd f87c 	bl	80005a0 <_sbrk>
 80034a8:	1c43      	adds	r3, r0, #1
 80034aa:	d102      	bne.n	80034b2 <_sbrk_r+0x1a>
 80034ac:	682b      	ldr	r3, [r5, #0]
 80034ae:	b103      	cbz	r3, 80034b2 <_sbrk_r+0x1a>
 80034b0:	6023      	str	r3, [r4, #0]
 80034b2:	bd38      	pop	{r3, r4, r5, pc}
 80034b4:	20000240 	.word	0x20000240

080034b8 <__malloc_lock>:
 80034b8:	4801      	ldr	r0, [pc, #4]	; (80034c0 <__malloc_lock+0x8>)
 80034ba:	f000 b811 	b.w	80034e0 <__retarget_lock_acquire_recursive>
 80034be:	bf00      	nop
 80034c0:	20000248 	.word	0x20000248

080034c4 <__malloc_unlock>:
 80034c4:	4801      	ldr	r0, [pc, #4]	; (80034cc <__malloc_unlock+0x8>)
 80034c6:	f000 b80c 	b.w	80034e2 <__retarget_lock_release_recursive>
 80034ca:	bf00      	nop
 80034cc:	20000248 	.word	0x20000248

080034d0 <_malloc_usable_size_r>:
 80034d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034d4:	1f18      	subs	r0, r3, #4
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	bfbc      	itt	lt
 80034da:	580b      	ldrlt	r3, [r1, r0]
 80034dc:	18c0      	addlt	r0, r0, r3
 80034de:	4770      	bx	lr

080034e0 <__retarget_lock_acquire_recursive>:
 80034e0:	4770      	bx	lr

080034e2 <__retarget_lock_release_recursive>:
 80034e2:	4770      	bx	lr

080034e4 <_init>:
 80034e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034e6:	bf00      	nop
 80034e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034ea:	bc08      	pop	{r3}
 80034ec:	469e      	mov	lr, r3
 80034ee:	4770      	bx	lr

080034f0 <_fini>:
 80034f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034f2:	bf00      	nop
 80034f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034f6:	bc08      	pop	{r3}
 80034f8:	469e      	mov	lr, r3
 80034fa:	4770      	bx	lr
