 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: S-2021.06-SP3
Date   : Mon Nov 28 18:27:09 2022
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: Read_data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  Read_data_reg[2]/CK (DFF_X2)           0.0000     0.0000 r
  Read_data_reg[2]/QN (DFF_X2)           0.3288     0.3288 f
  U653/ZN (INV_X1)                       0.1425     0.4713 r
  U1150/ZN (XNOR2_X2)                    0.3673     0.8386 r
  U1149/ZN (NAND2_X2)                    0.1602     0.9987 f
  U687/ZN (INV_X1)                       0.1439     1.1426 r
  U1134/ZN (NAND2_X2)                    0.0739     1.2165 f
  U721/ZN (NAND2_X2)                     0.1047     1.3212 r
  U720/ZN (XNOR2_X2)                     0.2881     1.6094 r
  U1059/Z (XOR2_X2)                      0.3796     1.9890 r
  U891/ZN (NAND2_X1)                     0.1171     2.1061 f
  U883/ZN (OAI21_X2)                     0.2216     2.3277 r
  U739/ZN (NAND2_X1)                     0.0902     2.4179 f
  U800/ZN (AND2_X2)                      0.1976     2.6156 f
  U719/ZN (OAI21_X4)                     0.1856     2.8012 r
  U712/ZN (NAND2_X4)                     0.0865     2.8877 f
  U711/ZN (NAND3_X4)                     0.0949     2.9826 r
  U692/ZN (NAND2_X2)                     0.0598     3.0425 f
  U1099/ZN (NAND2_X2)                    0.0972     3.1397 r
  U1098/ZN (XNOR2_X2)                    0.3203     3.4600 r
  U718/ZN (INV_X4)                       0.0422     3.5022 f
  U779/ZN (NAND2_X2)                     0.1015     3.6038 r
  U941/ZN (NAND2_X2)                     0.0675     3.6712 f
  U655/ZN (INV_X1)                       0.0983     3.7696 r
  U693/ZN (NAND2_X2)                     0.0566     3.8261 f
  U1055/ZN (NAND2_X2)                    0.1368     3.9630 r
  U1056/ZN (INV_X1)                      0.0831     4.0460 f
  U1096/ZN (NAND2_X2)                    0.1027     4.1487 r
  U1095/ZN (XNOR2_X2)                    0.2582     4.4069 r
  U1736/ZN (OAI21_X1)                    0.1104     4.5173 f
  Accumulator_reg[12]/D (DFF_X1)         0.0000     4.5173 f
  data arrival time                                 4.5173

  clock clk (rise edge)                  4.9000     4.9000
  clock network delay (ideal)            0.0000     4.9000
  clock uncertainty                     -0.0500     4.8500
  Accumulator_reg[12]/CK (DFF_X1)        0.0000     4.8500 r
  library setup time                    -0.3303     4.5197
  data required time                                4.5197
  -----------------------------------------------------------
  data required time                                4.5197
  data arrival time                                -4.5173
  -----------------------------------------------------------
  slack (MET)                                       0.0024


1
