

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Thu May  9 19:06:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.792 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        2|     1922|  6.666 ns|  6.406 us|    2|  1922|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        0|     1920|         2|          1|          1|  0 ~ 1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_data = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 6 'alloca' 'axi_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 7 'alloca' 'axi_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colorFormat_val_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_colorFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%colorFormat_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %colorFormat_val"   --->   Operation 9 'read' 'colorFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colorFormat_val_cast_read = muxlogic"   --->   Operation 10 'muxlogic' 'muxLogicCE_to_colorFormat_val_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%colorFormat_val_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %colorFormat_val_cast"   --->   Operation 11 'read' 'colorFormat_val_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicCE_to_cond_read = muxlogic"   --->   Operation 12 'muxlogic' 'muxLogicCE_to_cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cond_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cond"   --->   Operation 13 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicCE_to_trunc_ln226_1_read = muxlogic"   --->   Operation 14 'muxlogic' 'muxLogicCE_to_trunc_ln226_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln226_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln226_1"   --->   Operation 15 'read' 'trunc_ln226_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicCE_to_axi_data_2_read = muxlogic"   --->   Operation 16 'muxlogic' 'muxLogicCE_to_axi_data_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_data_2_read = read i120 @_ssdm_op_Read.ap_auto.i120, i120 %axi_data_2"   --->   Operation 17 'read' 'axi_data_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicCE_to_axi_last_2_read = muxlogic"   --->   Operation 18 'muxlogic' 'muxLogicCE_to_axi_last_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%axi_last_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_2"   --->   Operation 19 'read' 'axi_last_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sof_2_read = muxlogic"   --->   Operation 20 'muxlogic' 'muxLogicCE_to_sof_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sof_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_2"   --->   Operation 21 'read' 'sof_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%colorFormat_val_cast_cast = zext i3 %colorFormat_val_cast_read"   --->   Operation 22 'zext' 'colorFormat_val_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i120 %s_axis_video_V_data_V, i15 %s_axis_video_V_keep_V, i15 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_4"   --->   Operation 23 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %s_axis_video_V_strb_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %s_axis_video_V_keep_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %s_axis_video_V_data_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln226 = muxlogic i1 %axi_last_2_read"   --->   Operation 32 'muxlogic' 'muxLogicData_to_store_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln226 = muxlogic i1 %axi_last"   --->   Operation 33 'muxlogic' 'muxLogicAddr_to_store_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.33ns)   --->   "%store_ln226 = store i1 %axi_last_2_read, i1 %axi_last" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 34 'store' 'store_ln226' <Predicate = true> <Delay = 0.33>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln226 = muxlogic i120 %axi_data_2_read"   --->   Operation 35 'muxlogic' 'muxLogicData_to_store_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln226 = muxlogic i120 %axi_data"   --->   Operation 36 'muxlogic' 'muxLogicAddr_to_store_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.49ns)   --->   "%store_ln226 = store i120 %axi_data_2_read, i120 %axi_data" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 37 'store' 'store_ln226' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln257 = muxlogic i11 0"   --->   Operation 38 'muxlogic' 'muxLogicData_to_store_ln257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln257 = muxlogic i11 %j"   --->   Operation 39 'muxlogic' 'muxLogicAddr_to_store_ln257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.49ns)   --->   "%store_ln257 = store i11 0, i11 %j" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 40 'store' 'store_ln257' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 41 [1/1] (0.33ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.33>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%eol = phi i1 0, void %newFuncRoot, i1 %axi_last_4, void %if.end_ifconv"   --->   Operation 42 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sof = phi i1 %sof_2_read, void %newFuncRoot, i1 0, void %if.end_ifconv"   --->   Operation 43 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j_1 = muxlogic i11 %j"   --->   Operation 44 'muxlogic' 'MuxLogicAddr_to_j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 45 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.80ns)   --->   "%j_2 = add i11 %j_1, i11 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 46 'add' 'j_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.80ns)   --->   "%icmp_ln257 = icmp_eq  i11 %j_1, i11 %trunc_ln226_1_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 48 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void %for.body12.split, void %loop_wait_for_eol.loopexit.exitStub" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 49 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln260 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:260]   --->   Operation 50 'specpipeline' 'specpipeline_ln260' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 51 'specloopname' 'specloopname_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.30ns)   --->   "%or_ln261 = or i1 %sof, i1 %eol" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:261]   --->   Operation 52 'or' 'or_ln261' <Predicate = (!icmp_ln257)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %or_ln261, void %if.else, void %if.end_ifconv" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:261]   --->   Operation 53 'br' 'br_ln261' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicCE_to_empty = muxlogic"   --->   Operation 54 'muxlogic' 'muxLogicCE_to_empty' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%empty = read i154 @_ssdm_op_Read.axis.volatile.i120P0A.i15P0A.i15P0A.i1P0A.i1P0A.i1P0A.i1P0A, i120 %s_axis_video_V_data_V, i15 %s_axis_video_V_keep_V, i15 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 55 'read' 'empty' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%axi_data_1 = extractvalue i154 %empty" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 56 'extractvalue' 'axi_data_1' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%axi_last_5 = extractvalue i154 %empty" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 57 'extractvalue' 'axi_last_5' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln226 = muxlogic i1 %axi_last_5"   --->   Operation 58 'muxlogic' 'muxLogicData_to_store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln226 = muxlogic i1 %axi_last"   --->   Operation 59 'muxlogic' 'muxLogicAddr_to_store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.33ns)   --->   "%store_ln226 = store i1 %axi_last_5, i1 %axi_last" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 60 'store' 'store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.33>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln226 = muxlogic i120 %axi_data_1"   --->   Operation 61 'muxlogic' 'muxLogicData_to_store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln226 = muxlogic i120 %axi_data"   --->   Operation 62 'muxlogic' 'muxLogicAddr_to_store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.49ns)   --->   "%store_ln226 = store i120 %axi_data_1, i120 %axi_data" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 63 'store' 'store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.49>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end_ifconv"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln257 = muxlogic i11 %j_2"   --->   Operation 65 'muxlogic' 'muxLogicData_to_store_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln257 = muxlogic i11 %j"   --->   Operation 66 'muxlogic' 'muxLogicAddr_to_store_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.49ns)   --->   "%store_ln257 = store i11 %j_2, i11 %j" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 67 'store' 'store_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.49>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln257 = br void %for.body12" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 68 'br' 'br_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_axi_data_load = muxlogic i120 %axi_data"   --->   Operation 101 'muxlogic' 'MuxLogicAddr_to_axi_data_load' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%axi_data_load = load i120 %axi_data"   --->   Operation 102 'load' 'axi_data_load' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i1 %eol"   --->   Operation 103 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 104 'write' 'write_ln0' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i120 %axi_data_load"   --->   Operation 105 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i120P0A, i120 %axi_data_3_out, i120 %axi_data_load"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln257)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_axi_data_4 = muxlogic i120 %axi_data"   --->   Operation 69 'muxlogic' 'MuxLogicAddr_to_axi_data_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%axi_data_4 = load i120 %axi_data" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 70 'load' 'axi_data_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_axi_last_4 = muxlogic i1 %axi_last"   --->   Operation 71 'muxlogic' 'MuxLogicAddr_to_axi_last_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%axi_last_4 = load i1 %axi_last"   --->   Operation 72 'load' 'axi_last_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 20, i32 29" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 73 'partselect' 'tmp_8' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i120 %axi_data_4" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 74 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.45ns)   --->   "%select_ln290 = select i1 %cond_read, i10 %tmp_8, i10 %trunc_ln63" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 75 'select' 'select_ln290' <Predicate = (!icmp_ln257)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 10, i32 19" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 76 'partselect' 'tmp_s' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.45ns)   --->   "%select_ln290_1 = select i1 %cond_read, i10 %trunc_ln63, i10 %tmp_s" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 77 'select' 'select_ln290_1' <Predicate = (!icmp_ln257)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.45ns)   --->   "%select_ln290_2 = select i1 %cond_read, i10 %tmp_s, i10 %tmp_8" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 78 'select' 'select_ln290_2' <Predicate = (!icmp_ln257)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 50, i32 59" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 79 'partselect' 'tmp_16' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 30, i32 39" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 80 'partselect' 'tmp_17' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.40ns)   --->   "%tmp_1 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_16, i8 1, i10 %tmp_17, i10 %tmp_8, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 81 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 40, i32 49" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 82 'partselect' 'tmp_18' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.53ns)   --->   "%icmp_ln290 = icmp_eq  i3 %colorFormat_val_read, i3 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 83 'icmp' 'icmp_ln290' <Predicate = (!icmp_ln257)> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.45ns)   --->   "%select_ln290_3 = select i1 %icmp_ln290, i10 %tmp_18, i10 %tmp_17" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 84 'select' 'select_ln290_3' <Predicate = (!icmp_ln257)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.45ns)   --->   "%select_ln290_4 = select i1 %icmp_ln290, i10 %tmp_16, i10 %tmp_18" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 85 'select' 'select_ln290_4' <Predicate = (!icmp_ln257)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 80, i32 89" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 86 'partselect' 'tmp_19' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 60, i32 69" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 87 'partselect' 'tmp_20' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.40ns)   --->   "%tmp_2 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_19, i8 1, i10 %tmp_20, i10 %tmp_18, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 88 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 70, i32 79" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 89 'partselect' 'tmp_21' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.40ns)   --->   "%tmp_3 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_20, i8 1, i10 %tmp_21, i10 %tmp_16, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 90 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.40ns)   --->   "%tmp_4 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_21, i8 1, i10 %tmp_19, i10 %tmp_20, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 91 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 110, i32 119" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 92 'partselect' 'tmp_22' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 90, i32 99" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 93 'partselect' 'tmp_23' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.40ns)   --->   "%tmp_5 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_22, i8 1, i10 %tmp_23, i10 %tmp_20, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 94 'sparsemux' 'tmp_5' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 100, i32 109" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 95 'partselect' 'tmp_24' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.40ns)   --->   "%tmp_6 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_23, i8 1, i10 %tmp_24, i10 %tmp_21, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 96 'sparsemux' 'tmp_6' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.40ns)   --->   "%tmp_7 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_24, i8 1, i10 %tmp_22, i10 %tmp_19, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 97 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10, i10 %tmp_7, i10 %tmp_6, i10 %tmp_5, i10 %tmp_4, i10 %tmp_3, i10 %tmp_2, i10 %select_ln290_4, i10 %select_ln290_3, i10 %tmp_1, i10 %select_ln290_2, i10 %select_ln290_1, i10 %select_ln290" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:303]   --->   Operation 98 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln303 = muxlogic i120 %p_0"   --->   Operation 99 'muxlogic' 'muxLogicData_to_write_ln303' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.85ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %p_0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:303]   --->   Operation 100 'write' 'write_ln303' <Predicate = (!icmp_ln257)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.792ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln257', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257) of constant 0 on local variable 'j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257 [53]  (0.493 ns)
	'load' operation 11 bit ('j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257) on local variable 'j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257 [59]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln257', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257) [62]  (0.802 ns)
	axis read operation ('empty', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268) on port 's_axis_video_V_data_V' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268) [71]  (1.000 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln226') [77]  (0.000 ns)
	'store' operation 0 bit ('store_ln226', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226) of variable 'axi.data', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268 on local variable 'axi.data', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226 [79]  (0.496 ns)

 <State 2>: 1.837ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln290', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290) [96]  (0.530 ns)
	'select' operation 10 bit ('select_ln290_4', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290) [98]  (0.450 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln303') [112]  (0.000 ns)
	fifo write operation ('write_ln303', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:303) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:303) [113]  (0.857 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
