// Seed: 2745361841
module module_0;
  assign id_1 = 1;
  module_3(
      id_1, id_1
  );
  wire id_2;
  id_3(
      .id_0(id_1), .id_1()
  );
endmodule
module module_1 (
    input wand  id_0,
    input uwire id_1,
    input tri0  id_2,
    input wand  id_3
);
  wire id_5;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  xnor (id_2, id_3, id_4, id_5);
  module_0();
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign id_3 = id_3;
  assign id_2 = 1;
endmodule
