strict digraph calls {
  rankdir=LR;
  size="10.000000,7.500000";
  ratio=fill;
  rotate=90;
  center=1;
  margin=0;
  page="8.5,11";
  adjust_high_timB [shape=plaintext];
  adjust_high_timB -> get_timB_high_adjust;
  adjust_high_timB -> fill_pattern1;
  adjust_high_timB -> wait_428c;
  channel_test [shape=plaintext];
  channel_test -> fill_pattern0;
  channel_test -> wait_428c;
  command_training [shape=plaintext];
  command_training -> try_cmd_stretch;
  command_training -> fill_pattern5;
  command_training -> program_timings;
  command_training -> reprogram_320c;
  disable_channel [shape=plaintext];
  discover_402x [shape=plaintext];
  discover_402x -> does_lane_work;
  discover_402x -> test_timA;
  discover_402x -> program_timings;
  discover_edges [shape=plaintext];
  discover_edges -> toggle_io_reset;
  discover_edges -> wait_428c;
  discover_edges -> discover_edges_real;
  discover_edges -> fill_pattern0;
  discover_edges -> program_timings;
  discover_edges_real [shape=plaintext];
  discover_edges_real -> wait_428c;
  discover_edges_real -> get_longest_zero_run;
  discover_edges_real -> program_timings;
  discover_edges_write [shape=plaintext];
  discover_edges_write -> discover_edges_write_real;
  discover_edges_write -> program_timings;
  discover_edges_write_real [shape=plaintext];
  discover_edges_write_real -> fill_pattern5;
  discover_edges_write_real -> wait_428c;
  discover_edges_write_real -> get_longest_zero_run;
  discover_edges_write_real -> program_timings;
  discover_timA_coarse [shape=plaintext];
  discover_timA_coarse -> does_lane_work;
  discover_timA_coarse -> test_timA;
  discover_timA_coarse -> program_timings;
  discover_timA_coarse -> get_longest_zero_run;
  discover_timA_fine [shape=plaintext];
  discover_timA_fine -> does_lane_work;
  discover_timA_fine -> test_timA;
  discover_timA_fine -> program_timings;
  discover_timB [shape=plaintext];
  discover_timB -> get_longest_zero_run;
  discover_timB -> test_timB;
  discover_timB -> program_timings;
  discover_timC [shape=plaintext];
  discover_timC -> program_timings;
  discover_timC -> get_longest_zero_run;
  discover_timC -> wait_428c;
  discover_timC -> test_timC;
  discover_timC_write [shape=plaintext];
  discover_timC_write -> program_timings;
  discover_timC_write -> fill_pattern5;
  discover_timC_write -> get_longest_zero_run;
  discover_timC_write -> test_timC_write;
  does_lane_work [shape=plaintext];
  dram_dimm_mapping [shape=plaintext];
  dram_dimm_set_mapping [shape=plaintext];
  dram_find_common_params [shape=plaintext];
  dram_find_spds_ddr3 [shape=plaintext];
  dram_freq [shape=plaintext];
  dram_ioregs [shape=plaintext];
  dram_ioregs -> program_timings;
  dram_jedecreset [shape=plaintext];
  dram_jedecreset -> write_reset;
  dram_memorymap [shape=plaintext];
  dram_memorymap -> get_mmio_size;
  dram_mr0 [shape=plaintext];
  dram_mr0 -> write_mrreg;
  dram_mr1 [shape=plaintext];
  dram_mr1 -> write_mrreg;
  dram_mr2 [shape=plaintext];
  dram_mr2 -> get_ODT;
  dram_mr2 -> write_mrreg;
  dram_mr3 [shape=plaintext];
  dram_mr3 -> write_mrreg;
  dram_mrscommands [shape=plaintext];
  dram_mrscommands -> wait_428c;
  dram_mrscommands -> dram_mr2;
  dram_mrscommands -> dram_mr3;
  dram_mrscommands -> dram_mr0;
  dram_mrscommands -> dram_mr1;
  dram_timing [shape=plaintext];
  dram_timing_regs [shape=plaintext];
  dram_xover [shape=plaintext];
  dram_zones [shape=plaintext];
  encode_5d10 [shape=plaintext];
  fill_pattern0 [shape=plaintext];
  fill_pattern0 -> get_precedening_channels;
  fill_pattern0 -> sfence;
  fill_pattern1 [shape=plaintext];
  fill_pattern1 -> num_of_channels;
  fill_pattern1 -> get_precedening_channels;
  fill_pattern1 -> sfence;
  fill_pattern5 [shape=plaintext];
  fill_pattern5 -> num_of_channels;
  fill_pattern5 -> get_precedening_channels;
  fill_pattern5 -> sfence;
  fill_smbios17 [shape=plaintext];
  final_registers [shape=plaintext];
  final_registers -> encode_5d10;
  get_ODT [shape=plaintext];
  get_longest_zero_run [shape=plaintext];
  get_mem_min_tck [shape=plaintext];
  get_mmio_size [shape=plaintext];
  get_precedening_channels [shape=plaintext];
  get_timB_high_adjust [shape=plaintext];
  init_dram_ddr3 [shape=plaintext];
  init_dram_ddr3 -> verify_crc16_spds_ddr3;
  init_dram_ddr3 -> wait_txt_clear;
  init_dram_ddr3 -> save_timings;
  init_dram_ddr3 -> set_42a0;
  init_dram_ddr3 -> dram_zones;
  init_dram_ddr3 -> try_init_dram_ddr3;
  init_dram_ddr3 -> disable_channel;
  init_dram_ddr3 -> fill_smbios17;
  init_dram_ddr3 -> final_registers;
  init_dram_ddr3 -> dram_find_spds_ddr3;
  init_dram_ddr3 -> report_memory_config;
  init_dram_ddr3 -> set_scrambling_seed;
  normalize_training [shape=plaintext];
  normalize_training -> program_timings;
  num_of_channels [shape=plaintext];
  perform_raminit [shape=box];
  perform_raminit -> init_dram_ddr3;
  perform_raminit -> get_mem_min_tck;
  post_timA_change [shape=plaintext];
  post_timA_change -> pre_timA_change;
  pre_timA_change [shape=plaintext];
  precharge [shape=plaintext];
  precharge -> program_timings;
  precharge -> wait_428c;
  prepare_training [shape=plaintext];
  prepare_training -> wait_428c;
  program_timings [shape=plaintext];
  read_spd [shape=box];
  read_training [shape=plaintext];
  read_training -> discover_timA_coarse;
  read_training -> program_timings;
  read_training -> pre_timA_change;
  read_training -> discover_timA_fine;
  read_training -> post_timA_change;
  read_training -> toggle_io_reset;
  read_training -> discover_402x;
  read_training -> wait_428c;
  report_memory_config [shape=plaintext];
  reprogram_320c [shape=plaintext];
  reprogram_320c -> dram_mrscommands;
  reprogram_320c -> toggle_io_reset;
  reprogram_320c -> dram_jedecreset;
  reprogram_320c -> wait_428c;
  restore_timings [shape=plaintext];
  restore_timings -> dram_mrscommands;
  restore_timings -> write_reset;
  restore_timings -> program_timings;
  restore_timings -> wait_428c;
  save_timings [shape=plaintext];
  set_4008c [shape=plaintext];
  set_42a0 [shape=plaintext];
  set_4f8c [shape=plaintext];
  set_scrambling_seed [shape=plaintext];
  sfence [shape=plaintext];
  sfence -> sfence;
  test_320c [shape=plaintext];
  test_320c -> program_timings;
  test_320c -> wait_428c;
  test_timA [shape=plaintext];
  test_timA -> wait_428c;
  test_timB [shape=plaintext];
  test_timB -> write_mrreg;
  test_timB -> wait_428c;
  test_timC [shape=plaintext];
  test_timC -> wait_428c;
  test_timC_write [shape=plaintext];
  test_timC_write -> wait_428c;
  toggle_io_reset [shape=plaintext];
  try_cmd_stretch [shape=plaintext];
  try_cmd_stretch -> program_timings;
  try_cmd_stretch -> test_320c;
  try_cmd_stretch -> get_longest_zero_run;
  try_cmd_stretch -> reprogram_320c;
  try_init_dram_ddr3 [shape=plaintext];
  try_init_dram_ddr3 -> dram_memorymap;
  try_init_dram_ddr3 -> command_training;
  try_init_dram_ddr3 -> dram_jedecreset;
  try_init_dram_ddr3 -> read_training;
  try_init_dram_ddr3 -> discover_edges_write;
  try_init_dram_ddr3 -> prepare_training;
  try_init_dram_ddr3 -> set_4f8c;
  try_init_dram_ddr3 -> dram_timing;
  try_init_dram_ddr3 -> dram_find_common_params;
  try_init_dram_ddr3 -> write_training;
  try_init_dram_ddr3 -> dram_zones;
  try_init_dram_ddr3 -> write_controller_mr;
  try_init_dram_ddr3 -> dram_mrscommands;
  try_init_dram_ddr3 -> restore_timings;
  try_init_dram_ddr3 -> dram_freq;
  try_init_dram_ddr3 -> set_4008c;
  try_init_dram_ddr3 -> dram_ioregs;
  try_init_dram_ddr3 -> discover_timC_write;
  try_init_dram_ddr3 -> channel_test;
  try_init_dram_ddr3 -> dram_timing_regs;
  try_init_dram_ddr3 -> dram_xover;
  try_init_dram_ddr3 -> dram_dimm_mapping;
  try_init_dram_ddr3 -> discover_edges;
  try_init_dram_ddr3 -> normalize_training;
  try_init_dram_ddr3 -> dram_dimm_set_mapping;
  verify_crc16_spds_ddr3 [shape=plaintext];
  wait_428c [shape=plaintext];
  wait_txt_clear [shape=plaintext];
  write_controller_mr [shape=plaintext];
  write_mrreg [shape=plaintext];
  write_mrreg -> wait_428c;
  write_op [shape=plaintext];
  write_op -> wait_428c;
  write_reset [shape=plaintext];
  write_reset -> wait_428c;
  write_training [shape=plaintext];
  write_training -> adjust_high_timB;
  write_training -> toggle_io_reset;
  write_training -> wait_428c;
  write_training -> discover_timC;
  write_training -> write_mrreg;
  write_training -> fill_pattern0;
  write_training -> write_op;
  write_training -> discover_timB;
  write_training -> precharge;
  write_training -> program_timings;
  "-break" [style="invis" label="" width=0 height=0];
  "-break" -> discover_edges_write_real [style="invis"];
  "-break" -> num_of_channels [style="invis"];
  "-break" -> dram_memorymap [style="invis"];
  "-break" -> prepare_training [style="invis"];
  "-break" -> pre_timA_change [style="invis"];
  "-break" -> discover_timC [style="invis"];
  "-break" -> discover_timA_coarse [style="invis"];
  "-break" -> try_cmd_stretch [style="invis"];
  "-break" -> does_lane_work [style="invis"];
  "-break" -> verify_crc16_spds_ddr3 [style="invis"];
  "-break" -> dram_ioregs [style="invis"];
  "-break" -> wait_txt_clear [style="invis"];
  "-break" -> channel_test [style="invis"];
  "-break" -> discover_timC_write [style="invis"];
  "-break" -> adjust_high_timB [style="invis"];
  "-break" -> write_controller_mr [style="invis"];
  "-break" -> dram_mr0 [style="invis"];
  "-break" -> dram_mrscommands [style="invis"];
  "-break" -> dram_timing_regs [style="invis"];
  "-break" -> test_timB [style="invis"];
  "-break" -> test_timC [style="invis"];
  "-break" -> fill_pattern1 [style="invis"];
  "-break" -> dram_timing [style="invis"];
  "-break" -> restore_timings [style="invis"];
  "-break" -> discover_timA_fine [style="invis"];
  "-break" -> dram_freq [style="invis"];
  "-break" -> dram_dimm_mapping [style="invis"];
  "-break" -> discover_timB [style="invis"];
  "-break" -> command_training [style="invis"];
  "-break" -> dram_xover [style="invis"];
  "-break" -> dram_find_spds_ddr3 [style="invis"];
  "-break" -> disable_channel [style="invis"];
  "-break" -> get_timB_high_adjust [style="invis"];
  "-break" -> get_mmio_size [style="invis"];
  perform_raminit -> "-break" [style="invis"];
  "-break" -> save_timings [style="invis"];
  "-break" -> get_precedening_channels [style="invis"];
  "-break" -> post_timA_change [style="invis"];
  "-break" -> write_mrreg [style="invis"];
  "-break" -> init_dram_ddr3 [style="invis"];
  "-break" -> toggle_io_reset [style="invis"];
  "-break" -> precharge [style="invis"];
  "-break" -> sfence [style="invis"];
  "-break" -> dram_jedecreset [style="invis"];
  read_spd -> "-break" [style="invis"];
  "-break" -> set_42a0 [style="invis"];
  "-break" -> test_timC_write [style="invis"];
  "-break" -> fill_pattern5 [style="invis"];
  "-break" -> get_longest_zero_run [style="invis"];
  "-break" -> final_registers [style="invis"];
  "-break" -> fill_pattern0 [style="invis"];
  "-break" -> reprogram_320c [style="invis"];
  "-break" -> get_mem_min_tck [style="invis"];
  "-break" -> dram_find_common_params [style="invis"];
  "-break" -> get_ODT [style="invis"];
  "-break" -> write_training [style="invis"];
  "-break" -> set_4f8c [style="invis"];
  "-break" -> set_4008c [style="invis"];
  "-break" -> discover_402x [style="invis"];
  "-break" -> discover_edges [style="invis"];
  "-break" -> test_timA [style="invis"];
  "-break" -> wait_428c [style="invis"];
  "-break" -> dram_dimm_set_mapping [style="invis"];
  "-break" -> read_training [style="invis"];
  "-break" -> discover_edges_real [style="invis"];
  "-break" -> write_reset [style="invis"];
  "-break" -> fill_smbios17 [style="invis"];
  "-break" -> encode_5d10 [style="invis"];
  "-break" -> dram_zones [style="invis"];
  "-break" -> write_op [style="invis"];
  "-break" -> program_timings [style="invis"];
  "-break" -> report_memory_config [style="invis"];
  "-break" -> dram_mr2 [style="invis"];
  "-break" -> try_init_dram_ddr3 [style="invis"];
  "-break" -> discover_edges_write [style="invis"];
  "-break" -> dram_mr1 [style="invis"];
  "-break" -> normalize_training [style="invis"];
  "-break" -> set_scrambling_seed [style="invis"];
  "-break" -> test_320c [style="invis"];
  "-break" -> dram_mr3 [style="invis"];
}
