// Native (non-Xenos) renderer for Conan - see docs/NATIVE_RENDERER_DESIGN.md.
//
// Runs on the guest render thread, driven by hooks on the game's XDK D3D
// entry points. Uses the SDK's D3D12 device and direct queue (owned by the
// presenter's provider) and hands each finished frame to the presenter via
// Presenter::RefreshGuestOutput. While active, the Xenos plugin runs with
// --gpu_null_draws (PM4 consumed for synchronization only).
//
// Binding model = XenosRecomp/UnleashedRecomp convention (shader_common.h):
//   b0/b1/b2 space4: VS float constants (256 float4), PS float constants,
//                    shared constants (bindless texture/sampler indices per
//                    fetch slot, bool file, loop constants, half-pixel offset)
//   t0 space0/1/2:   bindless Texture2D / Texture3D / TextureCube heap
//   s0 space3:       bindless sampler heap
//
// Frame model (docs/RENDERER_ANALYSIS.md section 9): guest render-target
// surfaces map to host render targets at full (untiled) size - predicated
// tiling is ignored, every guest draw is issued once. Resolves copy host RT
// regions into host textures registered by the destination's guest base
// address; binding a texture at such an address uses the host copy.
#pragma once

#include <atomic>
#include <chrono>
#include <condition_variable>
#include <cstdint>
#include <deque>
#include <memory>
#include <mutex>
#include <thread>
#include <type_traits>

#include "pipeline_cache.h"
#include "pm4_mirror.h"

namespace rex::system {
class IGraphicsSystem;
}
#include <string>
#include <unordered_map>
#include <unordered_set>
#include <vector>

#include <rex/ui/d3d12/d3d12_api.h>

namespace rex::ui::d3d12 {
class D3D12Presenter;
class D3D12Provider;
}  // namespace rex::ui::d3d12

namespace conan::native {

bool Enabled();

// Render pass currently executing (index into the pass-name table in
// d3d_capture.cpp); maintained by the pass hooks.
extern int g_current_pass;
// Pass as seen by the guest threads (set by the pass hooks). With the
// recording worker, g_current_pass is the pass of the command being executed.
extern int g_guest_pass;
constexpr int kPassRenderShadowMaps = 4;
constexpr int kPassRenderOpaque = 12;
constexpr int kPassEndTiling = 16;
constexpr int kPassRenderSorted = 21;
constexpr int kPassUpscale = 25;
constexpr int kPassRenderHud = 27;

// Guest memory captured with a worker command: `length` bytes of guest virtual
// address `address`, stored at `offset` in the batch's byte arena.
// Allocator whose value-initialization is a no-op: resize() of the capture
// byte arena must not zero memory that is overwritten right away (memcpy).
template <typename T>
struct DefaultInitAllocator : std::allocator<T> {
  template <typename U>
  struct rebind {
    using other = DefaultInitAllocator<U>;
  };
  DefaultInitAllocator() = default;
  template <typename U>
  DefaultInitAllocator(const DefaultInitAllocator<U>&) noexcept {}
  template <typename U>
  void construct(U* p) noexcept(std::is_nothrow_default_constructible_v<U>) {
    ::new (static_cast<void*>(p)) U;
  }
  template <typename U, typename... Args>
  void construct(U* p, Args&&... args) {
    std::allocator_traits<std::allocator<T>>::construct(static_cast<std::allocator<T>&>(*this), p,
                                                        std::forward<Args>(args)...);
  }
};

struct CaptureRange {
  uint32_t address, length, offset;
};

class Renderer {
 public:
  static Renderer& Get();

  // --- Guest D3D entry points -------------------------------------------
  void OnSwap(uint8_t* base, uint32_t front_buffer_texture, uint64_t swap_number = 0);
  // BeginVertices/EndVertices or DrawVerticesUP (vertex data at `data`).
  void DrawInlineVertices(uint8_t* base, uint32_t prim, uint32_t data, uint32_t vertex_count,
                          uint32_t stride);
  void DrawVertices(uint8_t* base, uint32_t prim, uint32_t start_vertex, uint32_t vertex_count);
  void DrawIndexedVertices(uint8_t* base, uint32_t prim, int32_t base_vertex,
                           uint32_t start_index, uint32_t index_count);
  // Resolve(dev, Flags, pSrcRect, pDestTexture, pDestPoint, Level, Slice,
  //         pClearColor, ClearZ, ClearStencil, pParameters)
  void Resolve(uint8_t* base, uint32_t flags, uint32_t src_rect, uint32_t dest_texture,
               uint32_t dest_point, uint32_t clear_color, float clear_z, uint32_t clear_stencil);
  // BeginTiling(dev, Flags, Count, pTileRects, pClearColor, ClearZ, ClearStencil)
  void BeginTiling(uint8_t* base, uint32_t count, uint32_t rects, uint32_t clear_color,
                   float clear_z, uint32_t clear_stencil);
  void EndTiling();
  // D3DDevice_Clear(dev, Count, pRects, Flags, Color (D3DCOLOR), Z, Stencil).
  void Clear(uint8_t* base, uint32_t count, uint32_t rects, uint32_t flags, uint32_t color,
             float z, uint32_t stencil);
  // GpuBeginShaderConstantF4 handed the game a ring pointer for `count`
  // float4 constants: the game writes the ring copy (not the device shadow).
  // Mirrored back into the shadow before the next draw.
  void NoteRingConstants(bool pixel, uint32_t start, uint32_t count, uint32_t ring_ptr);
  // PM4 mirror: parse the XDK command segment written since the last sync.
  void SyncRing(uint8_t* base, uint32_t dev);
  // A/B mode: after the Xenos CP processed guest swap N, dump the Xenos
  // results of this frame's resolves (read back into guest memory).
  void OnGpuSwap(uint64_t swap_number, const uint32_t* regs, uint32_t count);
  // After a command segment switch: restart parsing at the new write pointer.
  void ResyncRing(uint8_t* base, uint32_t dev);
  // Shader literal constants loaded by LOAD_ALU_CONSTANT at shader bind.
  void ApplyLoadAluConstants(uint8_t* base, uint32_t dev, uint32_t table, uint32_t data);
  // Pass hook bracket end (debug: optional mid-frame dump).
  void OnPassEnd(int pass);
  // Guest buffer contents changed (VB/IB Unlock).
  void InvalidateGuestRange(uint32_t address, uint32_t size);

  struct Stats {
    uint64_t draws = 0;
    uint64_t draws_skipped = 0;
    uint64_t skip_shader = 0, skip_pso = 0, skip_prim = 0, skip_rt = 0, skip_vb = 0;
    uint64_t resolves = 0;
    uint64_t resolve_textures_created = 0;
    uint64_t pso_created = 0;
    double pso_create_ms = 0.0;
    uint64_t pso_precompiled_hits = 0;
    uint64_t pso_async_requests = 0, pso_async_skipped_draws = 0;
    uint64_t a2c_draws[32] = {}, alpha_test_draws[32] = {};
    uint64_t textures_created = 0;
    uint64_t textures_reloaded = 0;
    uint64_t edram_alias_clears = 0;
    uint64_t buffer_partial_uploads = 0;
    uint64_t gpu_wait_us = 0;
    uint64_t buffer_uploads = 0, buffer_upload_bytes = 0, invalidations = 0, invalidated_bytes = 0;
    // Per pass (index = g_current_pass): drawn / skipped, and last skip reason.
    uint64_t pass_draws[32] = {};
    uint64_t pass_skips[32] = {};
    const char* pass_last_skip[32] = {};
  };
  const Stats& stats() const { return stats_; }

 private:
  // --- Recording worker (native_worker) ---------------------------------
  // The guest threads only capture what a command reads from guest memory
  // (PM4 segment words, device/object state, dirty buffer ranges, inline
  // vertices) and queue it; a worker thread records the D3D12 commands.
  struct BufferPlan {
    uint64_t key = 0;
    uint32_t address = 0, size = 0, decl = 0, stride = 0, format = 0, phase = 0;
    uint8_t action = 0;  // 0 = use as is, 1 = upload [begin, end), 2 = create + upload all
    uint32_t begin = 0, end = 0;
  };
  struct StreamPlan {
    uint32_t stream = 0, offset = 0, size = 0, stride = 0;
    BufferPlan buffer;
  };
  enum class Op : uint8_t {
    kDraw, kDrawIndexed, kDrawInline, kResolve, kBeginTiling, kEndTiling, kSwap, kPassEnd, kRing,
    kClear
  };
  struct WorkCmd {
    Op op = Op::kRing;
    int pass = 0;
    uint32_t u[6] = {};
    float f = 0.0f;
    uint64_t u64 = 0;
    uint32_t ring_offset = 0, ring_bytes = 0;
    uint32_t range_first = 0, range_count = 0;
    uint32_t stream_first = 0, stream_count = 0;
    bool streams_ok = true;
    bool has_index = false;
    bool index32 = false;
    uint32_t index_size = 0;
    BufferPlan index;
  };
  struct WorkBatch {
    std::vector<WorkCmd> cmds;
    std::vector<uint8_t, DefaultInitAllocator<uint8_t>> bytes;
    std::vector<CaptureRange> ranges;
    std::vector<StreamPlan> streams;
    void Clear() {
      cmds.clear();
      bytes.clear();
      ranges.clear();
      streams.clear();
    }
  };
  // Front end (guest threads, front_mutex_).
  void BeginCmd(Op op);
  void EndCmd(uint8_t* base);
  void CaptureBytes(uint8_t* base, uint32_t address, uint32_t length);
  void CaptureDevice(uint8_t* base, uint32_t dev);
  void CaptureRing(uint8_t* base, uint32_t dev);
  BufferPlan PlanBuffer(uint8_t* base, uint32_t address, uint32_t size, uint32_t decl,
                        uint32_t stride, uint32_t format, uint32_t phase, uint32_t need_begin,
                        uint32_t need_end, bool& ok);
  struct VertexRange;
  bool PlanStreams(uint8_t* base, uint32_t dev, uint32_t decl, VertexRange* range);
  void FlushBatch();
  void WaitWorkerIdle(uint64_t batches);
  bool worker_mode_ = false;
  bool worker_mode_checked_ = false;
  std::mutex front_mutex_;
  std::unique_ptr<WorkBatch> batch_;
  WorkCmd cur_;
  uint8_t* guest_base_ = nullptr;
  uint64_t exec_copies_before_ = 0;
  std::atomic<uint64_t> front_invalidations_{0}, front_invalidated_bytes_{0};
  // Guest-side buffer contents tracking (decides what each draw uploads).
  struct TrackedBuffer {
    uint32_t address = 0, size = 0;
    bool dirty = false;
    std::vector<std::pair<uint32_t, uint32_t>> clean;  // [begin, end) while dirty
    uint64_t invalidation_stamp = 0;
  };
  // Node-based: TrackedBuffer pointers stay valid (page index below).
  std::unordered_map<uint64_t, TrackedBuffer> tracked_;
  uint64_t invalidation_stamp_ = 0;
  struct FrontStreamCache {
    uint32_t address = 0, size = 0, decl = 0, stride = 0, format = 0, phase = 0;
    uint64_t key = 0;
    TrackedBuffer* tracked = nullptr;
  } front_stream_cache_[17];
  // Worker.
  void WorkerMain();
  void Execute(uint8_t* base, const WorkBatch& batch, const WorkCmd& cmd);
  std::thread worker_;
  std::mutex queue_mutex_;
  std::condition_variable queue_cv_, done_cv_;
  std::deque<std::unique_ptr<WorkBatch>> work_queue_;
  std::vector<std::unique_ptr<WorkBatch>> free_batches_;
  uint64_t batches_submitted_ = 0, batches_done_ = 0;
  uint64_t prev_swap_batches_ = 0;  // batches submitted up to the previous swap
  // Worker-side executors of the guest entry points.
  void ExecDrawVertices(uint8_t* base, const WorkBatch& batch, const WorkCmd& cmd);
  void ExecDrawIndexedVertices(uint8_t* base, const WorkBatch& batch, const WorkCmd& cmd);
  void ExecDrawInlineVertices(uint8_t* base, uint32_t prim, uint32_t data, uint32_t vertex_count,
                              uint32_t stride);
  void ExecResolve(uint8_t* base, uint32_t flags, uint32_t src_rect, uint32_t dest_texture,
                   uint32_t dest_point, uint32_t clear_color, float clear_z,
                   uint32_t clear_stencil);
  void ExecBeginTiling(uint8_t* base, uint32_t count, uint32_t rects, uint32_t clear_color,
                       float clear_z, uint32_t clear_stencil);
  void ExecEndTiling();
  void ExecClear(uint8_t* base, uint32_t count, uint32_t rects, uint32_t flags, uint32_t color,
                 float z, uint32_t stencil);
  void ExecOnSwap(uint8_t* base, uint32_t front_buffer_texture, uint64_t swap_number);
  void ExecOnPassEnd(int pass);

  bool EnsureInitialized();
  // GPU time per native frame (timestamp queries), logged every 5 s.
  void BeginFrameTimestamp();
  void EndFrameTimestamp();
  Microsoft::WRL::ComPtr<ID3D12QueryHeap> ts_heap_;
  Microsoft::WRL::ComPtr<ID3D12Resource> ts_readback_;
  const uint64_t* ts_cpu_ = nullptr;
  uint64_t ts_frequency_ = 0;
  bool ts_pending_[3] = {};
  bool ts_open_ = false;
  double ts_accum_ms_ = 0.0;
  // Per-pass split (native_gpu_pass_timing): timestamps at pass changes.
  static constexpr uint32_t kTsPerFrame = 64;
  uint32_t ts_count_[3] = {};                  // timestamps written per frame slot
  uint8_t ts_pass_[3][kTsPerFrame] = {};       // pass of the segment starting at i
  int ts_last_pass_ = -1;
  double ts_pass_ms_[32] = {};
  void PassTimestamp(int pass);
  uint64_t ts_frames_ = 0;
  std::chrono::steady_clock::time_point ts_last_log_{};
  bool CreateDrawResources();
  bool BeginFrame();
  void EndFrameAndPresent(uint32_t front_buffer_address);

  struct UploadAlloc {
    uint8_t* cpu = nullptr;
    D3D12_GPU_VIRTUAL_ADDRESS gpu = 0;
    ID3D12Resource* resource = nullptr;  // upload buffer holding the allocation
    uint64_t offset = 0;                 // offset within `resource`
  };
  // Overflow upload pages when the per-frame ring is exhausted (load spikes).
  Microsoft::WRL::ComPtr<ID3D12Resource> overflow_page_;
  uint8_t* overflow_cpu_ = nullptr;
  size_t overflow_size_ = 0, overflow_offset_ = 0;
  uint64_t overflow_pages_created_ = 0;
  size_t upload_peak_ = 0;
  bool Upload(size_t size, size_t alignment, UploadAlloc& out);

  // Host render target for a guest surface.
  struct HostSurface {
    Microsoft::WRL::ComPtr<ID3D12Resource> resource;
    DXGI_FORMAT resource_format = DXGI_FORMAT_UNKNOWN;
    DXGI_FORMAT view_format = DXGI_FORMAT_UNKNOWN;  // RTV / DSV format
    DXGI_FORMAT srv_format = DXGI_FORMAT_UNKNOWN;   // format of resolve copies
    uint32_t width = 0, height = 0;
    bool depth = false;
    D3D12_RESOURCE_STATES state = D3D12_RESOURCE_STATE_COMMON;
    D3D12_CPU_DESCRIPTOR_HANDLE view{};
    uint32_t edram_base = 0;
    uint32_t guest_format = 0;
    uint32_t srv_index = 0;  // depth surfaces: SRV for shader-based depth resolves
    uint32_t stencil_srv_index = 0;
    uint32_t samples = 1;  // host MSAA sample count (guest RB_SURFACE_INFO msaa)
    // Host pixels per guest pixel (resolution / shadow quality settings, may be
    // fractional). width/height stay in guest pixels; the resource is
    // HostPx(width, scale).
    float scale = 1.0f;
    bool shadow = false;  // shadow map target (scale = shadow_quality)
    // EDRAM footprint (80x16-sample tiles, 2048 total) for aliasing: a surface
    // whose EDRAM was overwritten by another surface since its last write has
    // undefined contents on Xenos and must not carry data across (feedback).
    uint32_t edram_tiles = 0;
    uint64_t last_write = 0;
  };
  HostSurface* GetSurface(uint8_t* base, uint32_t surface_object, bool depth,
                          uint32_t min_width = 0, uint32_t min_height = 0);
  void Transition(ID3D12Resource* resource, D3D12_RESOURCE_STATES& state,
                  D3D12_RESOURCE_STATES after);
  bool BindRenderTargets(uint8_t* base, uint32_t dev, DXGI_FORMAT rtv_formats[4],
                         uint32_t& rt_count, DXGI_FORMAT& dsv_format);

  // Host texture written by resolves, keyed by guest base address.
  struct ResolveTexture {
    Microsoft::WRL::ComPtr<ID3D12Resource> resource;
    DXGI_FORMAT format = DXGI_FORMAT_UNKNOWN;
    DXGI_FORMAT srv_format = DXGI_FORMAT_UNKNOWN;
    uint32_t width = 0, height = 0;  // guest pixels
    float scale = 1.0f;              // host pixels per guest pixel (source surface)
    bool shadow = false;             // resolved from a shadow map target
    uint32_t plain_srv = 0;          // default-mapped SRV (soft particles' scene depth)
    D3D12_RESOURCE_STATES state = D3D12_RESOURCE_STATE_COMMON;
    std::unordered_map<uint32_t, uint32_t> srv_by_mapping;  // component mapping -> srv index
    D3D12_CPU_DESCRIPTOR_HANDLE rtv{};  // depth resolves (R32_FLOAT) are drawn into
    uint32_t guest_fetch[6] = {};       // destination fetch constant (A/B dumps)
    bool swap_rb = false;  // RB_COPY_DEST_INFO.copy_dest_swap of the last resolve
    // Depth resolves: the raw D24S8 word as RGBA8 for k_8_8_8_8 fetches.
    Microsoft::WRL::ComPtr<ID3D12Resource> raw_resource;
    D3D12_RESOURCE_STATES raw_state = D3D12_RESOURCE_STATE_COMMON;
    D3D12_CPU_DESCRIPTOR_HANDLE raw_rtv{};
    std::unordered_map<uint32_t, uint32_t> raw_srv_by_mapping;
  };

  const std::vector<uint8_t>* LoadShader(uint64_t hash, bool vertex);
  ID3D12PipelineState* GetPipeline(uint8_t* base, uint32_t dev, uint64_t vs_hash, uint64_t ps_hash,
                                   uint32_t decl, D3D12_PRIMITIVE_TOPOLOGY_TYPE topology_type,
                                   const DXGI_FORMAT rtv_formats[4], uint32_t rt_count,
                                   DXGI_FORMAT dsv_format,
                                   D3D12_INDEX_BUFFER_STRIP_CUT_VALUE strip_cut);
  uint32_t GetTextureSrvIndex(uint8_t* base, const uint32_t fetch[6]);
  uint32_t GetSamplerIndex(const uint32_t fetch[6], bool force_linear = false,
                           float lod_bias = 0.0f);
  bool UploadConstants(uint8_t* base, uint32_t dev);
  void ApplyFixedFunctionState(uint8_t* base, uint32_t dev);
  bool ScreenSpaceDraw(uint8_t* base, uint32_t dev);
  bool AlphaTestToCoverage(uint8_t* base, uint32_t dev);
  void ScreenSpaceTargetSize(float& w, float& h);
  // Common draw setup; returns false (and counts a skip) if the draw can't be
  // rendered natively yet.
  bool PrepareDraw(uint8_t* base, uint32_t dev, uint32_t prim, D3D12_PRIMITIVE_TOPOLOGY& topology,
                   bool& quads,
                   D3D12_INDEX_BUFFER_STRIP_CUT_VALUE strip_cut =
                       D3D12_INDEX_BUFFER_STRIP_CUT_VALUE_DISABLED);
  // Vertex range of a draw, computed only when a dirty dynamic buffer needs it
  // (indexed draws scan their indices).
  struct VertexRange {
    uint32_t first = 0, end = ~0u;
    bool resolved = true;
    // Indexed draw source (resolved lazily).
    uint32_t ib_phys = 0, ib_size = 0, start_index = 0, index_count = 0;
    int32_t base_vertex = 0;
    bool index32 = false;
    void Resolve();
  };
  bool BindVertexStreams(uint8_t* base, const WorkBatch& batch, const WorkCmd& cmd);

  uint32_t AllocSrvIndex();

  static constexpr uint32_t kFramesInFlight = 3;
  static constexpr uint32_t kOutputWidth = 1280;
  static constexpr uint32_t kOutputHeight = 720;
  static constexpr size_t kUploadBytesPerFrame = 128u << 20;
  static constexpr uint32_t kSrvHeapSize = 32768;
  static constexpr uint32_t kSamplerHeapSize = 2048;
  static constexpr uint32_t kRtvHeapSize = 256;
  static constexpr uint32_t kDsvHeapSize = 64;

  bool initialized_ = false;
  bool init_failed_ = false;

  rex::ui::d3d12::D3D12Presenter* presenter_ = nullptr;
  const rex::ui::d3d12::D3D12Provider* provider_ = nullptr;
  ID3D12Device* device_ = nullptr;
  ID3D12CommandQueue* queue_ = nullptr;
  // Own direct queue (native_own_queue): isolated from the presenter/Xenos.
  Microsoft::WRL::ComPtr<ID3D12CommandQueue> own_queue_;

  Microsoft::WRL::ComPtr<ID3D12CommandAllocator> allocators_[kFramesInFlight];
  Microsoft::WRL::ComPtr<ID3D12GraphicsCommandList> command_list_;
  Microsoft::WRL::ComPtr<ID3D12Fence> fence_;
  HANDLE fence_event_ = nullptr;
  uint64_t frame_fence_values_[kFramesInFlight] = {};
  uint64_t next_fence_value_ = 1;
  uint32_t frame_index_ = 0;
  uint64_t frame_count_ = 0;
  bool frame_open_ = false;

  // Presentation: fullscreen blit of the resolved front buffer into the
  // presenter's guest output (R10G10B10A2).
  Microsoft::WRL::ComPtr<ID3D12RootSignature> blit_root_signature_;
  Microsoft::WRL::ComPtr<ID3D12PipelineState> blit_pipeline_;
  Microsoft::WRL::ComPtr<ID3D12RootSignature> depth_copy_root_signature_;
  Microsoft::WRL::ComPtr<ID3D12PipelineState> depth_copy_ms_pipeline_;
  uint32_t bound_samples_ = 1;  // sample count of the current bind set
  float bound_scale_ = 1.0f;   // host pixels per guest pixel of the current bind set
  // User settings (conan.cfg), fixed at startup.
  float render_scale_ = 1.0f, shadow_scale_ = 1.0f, bloom_scale_ = 1.0f;
  bool full_scene_resolution_ = false, foliage_aa_ = false;
  uint32_t msaa_samples_ = 0;
  int32_t anisotropy_ = -1;
  uint32_t output_width_ = kOutputWidth, output_height_ = kOutputHeight;
  // EDRAM same-base reinterpretation (edram_alias.hlsl), one PSO per format.
  Microsoft::WRL::ComPtr<ID3D12RootSignature> alias_root_signature_;
  std::unordered_map<uint32_t, Microsoft::WRL::ComPtr<ID3D12PipelineState>> alias_pipelines_;
  bool ReinterpretSurface(HostSurface& dst, HostSurface& src);
  // FXAA graphics option (EXP-045): applied to the "Upscale" pass target when
  // the HUD pass starts, so the HUD stays sharp.
  void ApplyFxaa(HostSurface& target);
  // SSAO graphics option (EXP-045): after the opaque scene, before End Tiling.
  void CaptureCamera();
  void ApplySsao();
  bool ssao_ = false;
  HostSurface* scene_rt_ = nullptr;  // HDR scene target of the Opaque pass
  HostSurface* scene_ds_ = nullptr;
  float inv_view_proj_[16] = {};     // g_mProjectionToWorld of this frame
  bool camera_valid_ = false;
  bool ssao_done_ = false;
  Microsoft::WRL::ComPtr<ID3D12RootSignature> ssao_root_signature_;
  std::unordered_map<uint64_t, Microsoft::WRL::ComPtr<ID3D12PipelineState>> ssao_pipelines_;
  Microsoft::WRL::ComPtr<ID3D12Resource> ssao_ao_;
  D3D12_RESOURCE_STATES ssao_ao_state_ = D3D12_RESOURCE_STATE_COMMON;
  D3D12_CPU_DESCRIPTOR_HANDLE ssao_ao_rtv_{};
  uint32_t ssao_ao_srv_ = 0;
  bool fxaa_ = false;
  bool smooth_effects_ = true;
  int32_t shadow_smoothing_ = 0;
  // Soft particles option (EXP-045): latest scene depth resolve of the frame.
  bool soft_particles_ = false;
  uint64_t scene_depth_key_ = 0;
  HostSurface* upscale_rt_ = nullptr;  // last color target bound in the Upscale pass
  int last_exec_pass_ = -1;
  Microsoft::WRL::ComPtr<ID3D12RootSignature> fxaa_root_signature_;
  std::unordered_map<uint32_t, Microsoft::WRL::ComPtr<ID3D12PipelineState>> fxaa_pipelines_;
  Microsoft::WRL::ComPtr<ID3D12Resource> fxaa_temp_;
  D3D12_RESOURCE_STATES fxaa_temp_state_ = D3D12_RESOURCE_STATE_COMMON;
  uint32_t fxaa_srv_ = 0;
  Microsoft::WRL::ComPtr<ID3D12PipelineState> depth_copy_pipeline_;
  // One output target per frame in flight: with the own queue, the copy into
  // the presenter's guest output runs on the presenter's (direct) queue.
  Microsoft::WRL::ComPtr<ID3D12Resource> output_rts_[kFramesInFlight];
  D3D12_RESOURCE_STATES output_rt_states_[kFramesInFlight] = {};
  D3D12_CPU_DESCRIPTOR_HANDLE output_rtvs_[kFramesInFlight] = {};
  ID3D12Resource* output_rt() const { return output_rts_[frame_index_].Get(); }
  // Copy into the presenter's resource on the direct queue.
  Microsoft::WRL::ComPtr<ID3D12CommandAllocator> present_allocators_[kFramesInFlight];
  Microsoft::WRL::ComPtr<ID3D12GraphicsCommandList> present_list_;
  Microsoft::WRL::ComPtr<ID3D12Fence> present_fence_;
  uint64_t present_fence_next_ = 1;
  uint64_t present_fence_values_[kFramesInFlight] = {};

  // Draw resources.
  Microsoft::WRL::ComPtr<ID3D12RootSignature> root_signature_;
  Microsoft::WRL::ComPtr<ID3D12DescriptorHeap> srv_heap_;
  Microsoft::WRL::ComPtr<ID3D12DescriptorHeap> sampler_heap_;
  Microsoft::WRL::ComPtr<ID3D12DescriptorHeap> rtv_heap_;
  Microsoft::WRL::ComPtr<ID3D12DescriptorHeap> dsv_heap_;
  // 0 = null 2D, 1 = null 3D, 2 = null cube (unbound / undecodable fetch slots).
  uint32_t srv_heap_next_ = 3;
  uint32_t sampler_heap_next_ = 0;
  uint32_t rtv_heap_next_ = 0;
  uint32_t dsv_heap_next_ = 0;
  Microsoft::WRL::ComPtr<ID3D12Resource> upload_buffers_[kFramesInFlight];
  uint8_t* upload_cpu_[kFramesInFlight] = {};
  size_t upload_offset_ = 0;
  bool frame_state_bound_ = false;

  // Currently bound render targets (to skip redundant OMSetRenderTargets).
  HostSurface* bound_rts_[4] = {};
  HostSurface* bound_ds_ = nullptr;
  uint32_t bound_rt_count_ = 0;

  // Tiling: while active, guest surfaces are allocated at the union extent of
  // the tile rects (full screen) instead of the per-tile surface size.
  bool tiling_active_ = false;
  uint32_t tiling_width_ = 0, tiling_height_ = 0;

  std::string shader_dir_;
  std::unordered_map<uint64_t, std::unique_ptr<std::vector<uint8_t>>> shader_bytecode_;
  std::unordered_map<uint64_t, Microsoft::WRL::ComPtr<ID3D12PipelineState>> pipelines_;
  PipelineCache pipeline_cache_;  // precompiled / recorded PSOs (EXP-044)
  // Pipelines compiling asynchronously for draws that were skipped (EXP-053).
  std::unordered_set<uint64_t> async_pipelines_;

  struct TextureEntry {
    Microsoft::WRL::ComPtr<ID3D12Resource> resource;
    uint32_t srv_index = 0;
    // Content validation: guest base level range and its hash. Dynamic
    // textures (fog tables, CPU-written lookup tables) are rewritten in place.
    uint32_t guest_base = 0;
    uint32_t guest_size = 0;
    uint64_t content_hash = 0;
    uint64_t checked_frame = 0;
    uint64_t hashed_frame = 0;
    // Write watch: page write sequence when the watch was armed.
    uint32_t watch_seq = 0;
    uint32_t guest_format = 0;
    D3D12_RESOURCE_STATES debug_state = D3D12_RESOURCE_STATE_COMMON;  // frame dumps
  };
  // Guest physical memory write watches (page protection, like Xenia's shared
  // memory): per-4KB-page sequence of the last write notification.
  static std::pair<uint32_t, uint32_t> OnPhysicalWrite(void* context, uint32_t start,
                                                       uint32_t length, bool exact_range);
  uint32_t ArmTextureWatch(uint32_t base, uint32_t size);
  bool TextureWrittenSince(uint32_t base, uint32_t size, uint32_t seq) const;
  std::unique_ptr<std::atomic<uint32_t>[]> page_write_seq_;
  std::atomic<uint32_t> write_seq_{1};
  bool texture_watch_ = false;
  uint32_t CreateTexture(const uint32_t fetch[6], TextureEntry& entry);
  void RetireSrvIndex(uint32_t index);
  void CopyDepthRegion(HostSurface& src, ResolveTexture& dst, uint32_t x1, uint32_t y1,
                       uint32_t x2, uint32_t y2, uint32_t dx, uint32_t dy);
  std::vector<std::pair<uint64_t, uint32_t>> retired_srvs_;
  std::unordered_map<uint64_t, TextureEntry> textures_;
  std::unordered_map<uint64_t, uint32_t> samplers_;
  std::unordered_map<uint64_t, HostSurface> surfaces_;
  // Keyed by (guest base address, host format): the game aliases the same
  // guest memory for differently formatted resolve targets within a frame.
  std::unordered_map<uint64_t, ResolveTexture> resolve_textures_;
  // Latest resolve written to each guest base address (what a later bind of
  // that address should read).
  std::unordered_map<uint32_t, uint64_t> resolve_latest_;
  // Deferred releases: resources may still be referenced by in-flight frames.
  std::vector<std::pair<uint64_t, Microsoft::WRL::ComPtr<ID3D12Resource>>> retired_;
  void Retire(Microsoft::WRL::ComPtr<ID3D12Resource> resource);
  // Debug: read back all native surfaces/resolve textures after this frame.
  void DumpFrameResources(const std::string& prefix = "", bool surfaces_only = false,
                          bool output_only = false);
  bool frame_dump_done_ = false;
  // Frame trace (native_trace_frame_at_s): 0 idle, 1 tracing this frame, 2 done.
  int trace_state_ = 0;
  bool dump_all_active_ = false;
  rex::system::IGraphicsSystem* graphics_ = nullptr;
  uint64_t current_ps_hash_ = 0;
  uint64_t current_vs_hash_ = 0;
  // GPU hang diagnostics: WriteBufferImmediate breadcrumbs after each draw
  // into CPU-visible memory + a ring of draw descriptions.
  Microsoft::WRL::ComPtr<ID3D12Resource> crumb_buffer_;
  Microsoft::WRL::ComPtr<ID3D12GraphicsCommandList2> crumb_list_;
  Microsoft::WRL::ComPtr<ID3D12GraphicsCommandList1> resolve_list_;
  volatile uint32_t* crumb_cpu_ = nullptr;
  uint32_t crumb_seq_ = 0;
  struct CrumbDesc {
    uint32_t seq = 0;
    int pass = 0;
    uint64_t vs = 0, ps = 0;
    uint64_t frame = 0;
    const char* what = "draw";
    uint32_t prim = 0, count = 0;
  } crumbs_[4096];
  uint32_t crumb_prim_ = 0, crumb_count_ = 0;
  void Breadcrumb(const char* what = "draw");
  void ReportHang();
  // Float constant buffers of the previous draw, reused while the mirror's
  // constants are unchanged (valid within one frame's upload ring).
  uint64_t cb_vs_version_ = 0, cb_ps_version_ = 0;
  D3D12_GPU_VIRTUAL_ADDRESS cb_vs_gpu_ = 0, cb_ps_gpu_ = 0;
  // Per fetch slot: last fetch constant and its SRV index this frame.
  struct SlotCache {
    uint32_t fetch[6] = {};
    uint32_t srv = 0;
    uint64_t frame = ~0ull;
    bool smooth = false;  // point fetch of an upscaled color target -> linear
  } slot_cache_[16];
  uint64_t edram_write_seq_ = 0;
  HostSurface* bind_set_[5] = {};
  void MarkWritten(HostSurface* s) {
    if (s) s->last_write = ++edram_write_seq_;
  }
  // Clears `s` if an overlapping surface was written after it (EDRAM aliasing).
  void ResolveEdramAliasing(HostSurface* s);
  uint64_t alias_clear_frame_ = ~0ull;
  Pm4Mirror mirror_;
  std::vector<uint32_t> mirror_snapshot_;  // mirror at native_dump_swap (A/B check)
  uint32_t ring_last_ = 0;
  uint64_t ring_resyncs_ = 0;
  // Register value as the GPU sees it (mirror), falling back to the XDK shadow
  // at dev+shadow_offset for registers no packet has written yet.
  uint32_t GpuConstant(uint8_t* base, uint32_t dev, uint32_t reg, uint32_t shadow_offset) const;
  uint64_t swap_number_ = 0;
  uint32_t pass_draw_index_[32] = {};
  uint32_t trace_draws_ = 0;
  std::string SurfaceName(const HostSurface* s) const;

  // Byte-swapped host copies of guest vertex/index buffers.
  struct BufferEntry {
    Microsoft::WRL::ComPtr<ID3D12Resource> resource;
    uint32_t address = 0, size = 0;
    uint32_t decl = 0, stride = 0, index_format = 0, phase = 0;
    // Dirty tracking lives on the guest side (TrackedBuffer / BufferPlan).
    D3D12_RESOURCE_STATES state = D3D12_RESOURCE_STATE_COMMON;
  };
  std::unordered_map<uint64_t, BufferEntry> buffers_;
  // 64 KB guest page -> tracked buffer keys overlapping it (fast Unlock
  // invalidation, guest side).
  std::unordered_map<uint32_t, std::vector<TrackedBuffer*>> buffer_pages_;
  // For vertex data, `phase` = offset (mod stride) of the first vertex the
  // draws read, so the per-element byte swap lines up with real vertices.
  // need_begin/need_end: byte range (relative to address) the draw reads;
  // [0, size) when unknown.
  // Worker: host buffer for a guest-side plan (creates / uploads as planned).
  const BufferEntry* ApplyBuffer(uint8_t* base, const BufferPlan& plan);
  // Byte-swaps [begin, end) of the guest buffer into `dst` (host order).
  void SwapBufferRange(uint8_t* base, const BufferEntry& entry, uint32_t begin, uint32_t end,
                       uint8_t* dst);

  Stats stats_;
  // The game records from more than one guest thread (render thread draws,
  // Swap/resolves from the presenting thread): one lock covers all recording.
  std::recursive_mutex mutex_;
  struct RingConstants {
    bool pixel;
    uint32_t start, count, ring_ptr;
  };
  std::vector<RingConstants> pending_ring_constants_;
  void FlushRingConstants(uint8_t* base, uint32_t dev);
};

}  // namespace conan::native
