# vsim "+addr_trace_file_name=mem.addr" -c mem_system_perfbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 06:19:33 on Apr 20,2017
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.mem_system_perfbench(fast)
# Loading work.mem_system_hier(fast)
# Loading work.clkrst(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.mem_system_ref(fast)
# log -howmany -rec /* 
# 1445
#  run -all
# Using trace file                                                                                                                                                                                                                                                         mem.addr
# LOG: ReQNum    1 Cycle       18 ReqCycle        3 Wr Addr 0x015e Value 0x000c ValueRef 0x000c HIT 0
# 
# LOG: ReqNum    2 Cycle       20 ReqCycle       18 Rd Addr 0x015e Value 0x000c ValueRef 0x000c HIT 1
# 
# LOG: ReQNum    3 Cycle       22 ReqCycle       20 Wr Addr 0x015c Value 0x000e ValueRef 0x000e HIT 1
# 
# LOG: ReQNum    4 Cycle       24 ReqCycle       22 Wr Addr 0x0158 Value 0x0010 ValueRef 0x0010 HIT 1
# 
# LOG: ReQNum    5 Cycle       26 ReqCycle       24 Wr Addr 0x015a Value 0x000f ValueRef 0x000f HIT 1
# 
# LOG: ReqNum    6 Cycle       28 ReqCycle       26 Rd Addr 0x0158 Value 0x0010 ValueRef 0x0010 HIT 1
# 
# LOG: ReqNum    7 Cycle       30 ReqCycle       28 Rd Addr 0x015a Value 0x000f ValueRef 0x000f HIT 1
# 
# LOG: ReqNum    8 Cycle       32 ReqCycle       30 Rd Addr 0x015c Value 0x000e ValueRef 0x000e HIT 1
# 
# LOG: ReQNum    9 Cycle       51 ReqCycle       32 Wr Addr 0x095e Value 0x007b ValueRef 0x007b HIT 0
# 
# LOG: ReqNum   10 Cycle       53 ReqCycle       51 Rd Addr 0x095c Value 0x79cf ValueRef 0x79cf HIT 1
# 
# LOG: ReQNum   11 Cycle       55 ReqCycle       53 Wr Addr 0x095c Value 0x007b ValueRef 0x007b HIT 1
# 
# LOG: ReQNum   12 Cycle       57 ReqCycle       55 Wr Addr 0x095a Value 0x007b ValueRef 0x007b HIT 1
# 
# LOG: ReqNum   13 Cycle       59 ReqCycle       57 Rd Addr 0x095e Value 0x007b ValueRef 0x007b HIT 1
# 
# LOG: ReQNum   14 Cycle       61 ReqCycle       59 Wr Addr 0x0958 Value 0x007b ValueRef 0x007b HIT 1
# 
# LOG: ReQNum   15 Cycle       63 ReqCycle       61 Wr Addr 0x095a Value 0x007c ValueRef 0x007c HIT 1
# 
# LOG: ReqNum   16 Cycle       81 ReqCycle       63 Rd Addr 0x015c Value 0x000e ValueRef 0x000e HIT 0
# 
# LOG: ReqNum   17 Cycle       83 ReqCycle       81 Rd Addr 0x015e Value 0x000c ValueRef 0x000c HIT 1
# 
# LOG: ReQNum   18 Cycle       85 ReqCycle       83 Wr Addr 0x015c Value 0x000e ValueRef 0x000e HIT 1
# 
# LOG: ReQNum   19 Cycle       87 ReqCycle       85 Wr Addr 0x0158 Value 0x0010 ValueRef 0x0010 HIT 1
# 
# LOG: ReQNum   20 Cycle       89 ReqCycle       87 Wr Addr 0x015a Value 0x000f ValueRef 0x000f HIT 1
# 
# LOG: ReqNum   21 Cycle       91 ReqCycle       89 Rd Addr 0x0158 Value 0x0010 ValueRef 0x0010 HIT 1
# 
# LOG: ReqNum   22 Cycle       93 ReqCycle       91 Rd Addr 0x015a Value 0x000f ValueRef 0x000f HIT 1
# 
# LOG: ReqNum   23 Cycle       95 ReqCycle       93 Rd Addr 0x015c Value 0x000e ValueRef 0x000e HIT 1
# 
# LOG: Done all Requests:         23 Replies:         23 Cycles:         95 Hits:         20
# Test status: SUCCESS
# ** Note: $stop    : mem_system_perfbench.v(200)
#    Time: 9487 ns  Iteration: 0  Instance: /mem_system_perfbench
# Break in Task end_simulation at mem_system_perfbench.v line 200
# Stopped at mem_system_perfbench.v line 200
# End time: 06:19:38 on Apr 20,2017, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
