Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Sun Jan 25 14:04:13 2026
| Host         : bad running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.165        0.000                      0                  617        0.275        0.000                      0                  617        3.750        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.165        0.000                      0                  617        0.275        0.000                      0                  617        3.750        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_inst/s_pcOUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 3.125ns (31.870%)  route 6.680ns (68.130%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.186 r  ALU_inst/s_result0_carry__3/O[1]
                         net (fo=1, routed)           0.930    12.116    ALU_inst/data0[17]
    SLICE_X11Y88         LUT3 (Prop_lut3_I0_O)        0.332    12.448 r  ALU_inst/testOUT_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.332    12.780    PC_inst/testOUT[17]
    SLICE_X13Y88         LUT4 (Prop_lut4_I3_O)        0.326    13.106 r  PC_inst/s_pcOUT[31]_i_10/O
                         net (fo=1, routed)           0.688    13.794    PC_inst/s_pcOUT[31]_i_10_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124    13.918 r  PC_inst/s_pcOUT[31]_i_5/O
                         net (fo=31, routed)          0.902    14.820    PC_inst/s_pcOUT[31]_i_5_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I3_O)        0.124    14.944 r  PC_inst/s_pcOUT[3]_i_1/O
                         net (fo=1, routed)           0.000    14.944    PC_inst/p_1_in[3]
    SLICE_X5Y84          FDRE                                         r  PC_inst/s_pcOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.501    14.842    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  PC_inst/s_pcOUT_reg[3]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.032    15.110    PC_inst/s_pcOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.944    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_inst/s_pcOUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.725ns  (logic 3.125ns (32.133%)  route 6.600ns (67.867%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.186 r  ALU_inst/s_result0_carry__3/O[1]
                         net (fo=1, routed)           0.930    12.116    ALU_inst/data0[17]
    SLICE_X11Y88         LUT3 (Prop_lut3_I0_O)        0.332    12.448 r  ALU_inst/testOUT_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.332    12.780    PC_inst/testOUT[17]
    SLICE_X13Y88         LUT4 (Prop_lut4_I3_O)        0.326    13.106 r  PC_inst/s_pcOUT[31]_i_10/O
                         net (fo=1, routed)           0.688    13.794    PC_inst/s_pcOUT[31]_i_10_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124    13.918 r  PC_inst/s_pcOUT[31]_i_5/O
                         net (fo=31, routed)          0.822    14.740    PC_inst/s_pcOUT[31]_i_5_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124    14.864 r  PC_inst/s_pcOUT[5]_i_1/O
                         net (fo=1, routed)           0.000    14.864    PC_inst/p_1_in[5]
    SLICE_X4Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502    14.843    PC_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[5]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.032    15.111    PC_inst/s_pcOUT_reg[5]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_inst/s_pcOUT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 3.042ns (31.387%)  route 6.650ns (68.613%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.980 r  ALU_inst/s_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.980    ALU_inst/s_result0_carry__3_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.097 r  ALU_inst/s_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.097    ALU_inst/s_result0_carry__4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.336 f  ALU_inst/s_result0_carry__5/O[2]
                         net (fo=1, routed)           0.637    11.973    ALU_inst/data0[26]
    SLICE_X8Y92          LUT4 (Prop_lut4_I2_O)        0.301    12.274 f  ALU_inst/testOUT_OBUF[26]_inst_i_2/O
                         net (fo=2, routed)           0.714    12.988    ALU_inst/s_pcOUT_reg[6]_1
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124    13.112 f  ALU_inst/s_pcOUT[31]_i_11/O
                         net (fo=1, routed)           0.423    13.535    ALU_inst/s_pcOUT[31]_i_11_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.124    13.659 r  ALU_inst/s_pcOUT[31]_i_6/O
                         net (fo=31, routed)          1.048    14.707    PC_inst/s_pcOUT_reg[1]_1
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124    14.831 r  PC_inst/s_pcOUT[25]_i_1/O
                         net (fo=1, routed)           0.000    14.831    PC_inst/p_1_in[25]
    SLICE_X5Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505    14.846    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[25]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.029    15.111    PC_inst/s_pcOUT_reg[25]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_inst/s_pcOUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.670ns  (logic 3.016ns (31.189%)  route 6.654ns (68.811%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.980 r  ALU_inst/s_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.980    ALU_inst/s_result0_carry__3_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.097 r  ALU_inst/s_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.097    ALU_inst/s_result0_carry__4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.316 r  ALU_inst/s_result0_carry__5/O[0]
                         net (fo=1, routed)           0.802    12.118    ALU_inst/data0[24]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.295    12.413 r  ALU_inst/testOUT_OBUF[24]_inst_i_2/O
                         net (fo=2, routed)           0.801    13.214    ALU_inst/s_pcOUT_reg[7]_1
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    13.338 r  ALU_inst/s_pcOUT[31]_i_8/O
                         net (fo=1, routed)           0.287    13.625    ALU_inst/s_pcOUT[31]_i_8_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.124    13.749 r  ALU_inst/s_pcOUT[31]_i_4/O
                         net (fo=31, routed)          0.936    14.685    PC_inst/s_pcOUT_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    14.809 r  PC_inst/s_pcOUT[8]_i_1/O
                         net (fo=1, routed)           0.000    14.809    PC_inst/p_1_in[8]
    SLICE_X5Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.504    14.845    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[8]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)        0.031    15.112    PC_inst/s_pcOUT_reg[8]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.809    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_inst/s_pcOUT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 3.125ns (32.532%)  route 6.481ns (67.468%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.186 r  ALU_inst/s_result0_carry__3/O[1]
                         net (fo=1, routed)           0.930    12.116    ALU_inst/data0[17]
    SLICE_X11Y88         LUT3 (Prop_lut3_I0_O)        0.332    12.448 r  ALU_inst/testOUT_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.332    12.780    PC_inst/testOUT[17]
    SLICE_X13Y88         LUT4 (Prop_lut4_I3_O)        0.326    13.106 r  PC_inst/s_pcOUT[31]_i_10/O
                         net (fo=1, routed)           0.688    13.794    PC_inst/s_pcOUT[31]_i_10_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124    13.918 r  PC_inst/s_pcOUT[31]_i_5/O
                         net (fo=31, routed)          0.703    14.621    PC_inst/s_pcOUT[31]_i_5_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124    14.745 r  PC_inst/s_pcOUT[31]_i_2/O
                         net (fo=1, routed)           0.000    14.745    PC_inst/p_1_in[31]
    SLICE_X1Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.506    14.847    PC_inst/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[31]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.032    15.102    PC_inst/s_pcOUT_reg[31]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_inst/s_pcOUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 3.016ns (31.373%)  route 6.597ns (68.627%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.980 r  ALU_inst/s_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.980    ALU_inst/s_result0_carry__3_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.097 r  ALU_inst/s_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.097    ALU_inst/s_result0_carry__4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.316 r  ALU_inst/s_result0_carry__5/O[0]
                         net (fo=1, routed)           0.802    12.118    ALU_inst/data0[24]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.295    12.413 r  ALU_inst/testOUT_OBUF[24]_inst_i_2/O
                         net (fo=2, routed)           0.801    13.214    ALU_inst/s_pcOUT_reg[7]_1
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    13.338 r  ALU_inst/s_pcOUT[31]_i_8/O
                         net (fo=1, routed)           0.287    13.625    ALU_inst/s_pcOUT[31]_i_8_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.124    13.749 r  ALU_inst/s_pcOUT[31]_i_4/O
                         net (fo=31, routed)          0.879    14.628    PC_inst/s_pcOUT_reg[1]_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124    14.752 r  PC_inst/s_pcOUT[15]_i_1/O
                         net (fo=1, routed)           0.000    14.752    PC_inst/p_1_in[15]
    SLICE_X5Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.503    14.844    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[15]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.031    15.111    PC_inst/s_pcOUT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.752    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_inst/s_pcOUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 3.016ns (31.385%)  route 6.594ns (68.615%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.980 r  ALU_inst/s_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.980    ALU_inst/s_result0_carry__3_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.097 r  ALU_inst/s_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.097    ALU_inst/s_result0_carry__4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.316 r  ALU_inst/s_result0_carry__5/O[0]
                         net (fo=1, routed)           0.802    12.118    ALU_inst/data0[24]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.295    12.413 r  ALU_inst/testOUT_OBUF[24]_inst_i_2/O
                         net (fo=2, routed)           0.801    13.214    ALU_inst/s_pcOUT_reg[7]_1
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    13.338 r  ALU_inst/s_pcOUT[31]_i_8/O
                         net (fo=1, routed)           0.287    13.625    ALU_inst/s_pcOUT[31]_i_8_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.124    13.749 r  ALU_inst/s_pcOUT[31]_i_4/O
                         net (fo=31, routed)          0.875    14.625    PC_inst/s_pcOUT_reg[1]_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    14.749 r  PC_inst/s_pcOUT[1]_i_1/O
                         net (fo=1, routed)           0.000    14.749    PC_inst/p_1_in[1]
    SLICE_X7Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502    14.843    PC_inst/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[1]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.029    15.108    PC_inst/s_pcOUT_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.749    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_inst/s_pcOUT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 3.125ns (32.549%)  route 6.476ns (67.451%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.186 r  ALU_inst/s_result0_carry__3/O[1]
                         net (fo=1, routed)           0.930    12.116    ALU_inst/data0[17]
    SLICE_X11Y88         LUT3 (Prop_lut3_I0_O)        0.332    12.448 r  ALU_inst/testOUT_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.332    12.780    PC_inst/testOUT[17]
    SLICE_X13Y88         LUT4 (Prop_lut4_I3_O)        0.326    13.106 r  PC_inst/s_pcOUT[31]_i_10/O
                         net (fo=1, routed)           0.688    13.794    PC_inst/s_pcOUT[31]_i_10_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124    13.918 r  PC_inst/s_pcOUT[31]_i_5/O
                         net (fo=31, routed)          0.698    14.616    PC_inst/s_pcOUT[31]_i_5_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124    14.740 r  PC_inst/s_pcOUT[30]_i_1/O
                         net (fo=1, routed)           0.000    14.740    PC_inst/p_1_in[30]
    SLICE_X1Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.506    14.847    PC_inst/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[30]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.031    15.101    PC_inst/s_pcOUT_reg[30]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_inst/s_pcOUT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 3.125ns (32.512%)  route 6.487ns (67.488%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.186 r  ALU_inst/s_result0_carry__3/O[1]
                         net (fo=1, routed)           0.930    12.116    ALU_inst/data0[17]
    SLICE_X11Y88         LUT3 (Prop_lut3_I0_O)        0.332    12.448 r  ALU_inst/testOUT_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.332    12.780    PC_inst/testOUT[17]
    SLICE_X13Y88         LUT4 (Prop_lut4_I3_O)        0.326    13.106 r  PC_inst/s_pcOUT[31]_i_10/O
                         net (fo=1, routed)           0.688    13.794    PC_inst/s_pcOUT[31]_i_10_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124    13.918 r  PC_inst/s_pcOUT[31]_i_5/O
                         net (fo=31, routed)          0.709    14.627    PC_inst/s_pcOUT[31]_i_5_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I3_O)        0.124    14.751 r  PC_inst/s_pcOUT[28]_i_1/O
                         net (fo=1, routed)           0.000    14.751    PC_inst/p_1_in[28]
    SLICE_X5Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505    14.846    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[28]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.031    15.113    PC_inst/s_pcOUT_reg[28]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_inst/s_pcOUT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 3.016ns (31.398%)  route 6.590ns (68.602%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.980 r  ALU_inst/s_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.980    ALU_inst/s_result0_carry__3_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.097 r  ALU_inst/s_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.097    ALU_inst/s_result0_carry__4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.316 r  ALU_inst/s_result0_carry__5/O[0]
                         net (fo=1, routed)           0.802    12.118    ALU_inst/data0[24]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.295    12.413 r  ALU_inst/testOUT_OBUF[24]_inst_i_2/O
                         net (fo=2, routed)           0.801    13.214    ALU_inst/s_pcOUT_reg[7]_1
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    13.338 r  ALU_inst/s_pcOUT[31]_i_8/O
                         net (fo=1, routed)           0.287    13.625    ALU_inst/s_pcOUT[31]_i_8_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.124    13.749 r  ALU_inst/s_pcOUT[31]_i_4/O
                         net (fo=31, routed)          0.871    14.621    PC_inst/s_pcOUT_reg[1]_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I2_O)        0.124    14.745 r  PC_inst/s_pcOUT[26]_i_1/O
                         net (fo=1, routed)           0.000    14.745    PC_inst/p_1_in[26]
    SLICE_X7Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505    14.846    PC_inst/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[26]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.029    15.111    PC_inst/s_pcOUT_reg[26]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CU_inst/step_load_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU_inst/step_load_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.593     1.476    CU_inst/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  CU_inst/step_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  CU_inst/step_load_reg/Q
                         net (fo=3, routed)           0.180     1.798    PC_inst/step_load
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  PC_inst/step_load_i_1/O
                         net (fo=1, routed)           0.000     1.843    CU_inst/s_stall
    SLICE_X3Y93          FDCE                                         r  CU_inst/step_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.863     1.991    CU_inst/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  CU_inst/step_load_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.091     1.567    CU_inst/step_load_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 RegisterFile_inst/regs_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/s_ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.434ns (57.261%)  route 0.324ns (42.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.561     1.444    RegisterFile_inst/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y87         RAMD32                                       r  RegisterFile_inst/regs_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.832 r  RegisterFile_inst/regs_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=2, routed)           0.195     2.027    RegisterFile_inst/data20[15]
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.046     2.073 r  RegisterFile_inst/s_ram_reg_i_27/O
                         net (fo=1, routed)           0.129     2.202    RAM_inst/DIADI[15]
    RAMB36_X0Y17         RAMB36E1                                     r  RAM_inst/s_ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.874     2.002    RAM_inst/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  RAM_inst/s_ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.524    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.093     1.617    RAM_inst/s_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 PC_inst/s_pcOUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/s_ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.880%)  route 0.562ns (75.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.470    PC_inst/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  PC_inst/s_pcOUT_reg[7]/Q
                         net (fo=50, routed)          0.217     1.829    PC_inst/s_pcOUT[7]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  PC_inst/s_ram_reg_i_43/O
                         net (fo=4, routed)           0.344     2.218    RAM_inst/WEA[0]
    RAMB36_X0Y17         RAMB36E1                                     r  RAM_inst/s_ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.874     2.002    RAM_inst/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  RAM_inst/s_ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.524    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089     1.613    RAM_inst/s_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 PC_inst/s_pcOUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/s_ram_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.880%)  route 0.562ns (75.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.470    PC_inst/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  PC_inst/s_pcOUT_reg[7]/Q
                         net (fo=50, routed)          0.217     1.829    PC_inst/s_pcOUT[7]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  PC_inst/s_ram_reg_i_43/O
                         net (fo=4, routed)           0.344     2.218    RAM_inst/WEA[0]
    RAMB36_X0Y17         RAMB36E1                                     r  RAM_inst/s_ram_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.874     2.002    RAM_inst/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  RAM_inst/s_ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.524    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[1])
                                                      0.089     1.613    RAM_inst/s_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 PC_inst/s_pcOUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/s_ram_reg/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.880%)  route 0.562ns (75.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.470    PC_inst/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  PC_inst/s_pcOUT_reg[7]/Q
                         net (fo=50, routed)          0.217     1.829    PC_inst/s_pcOUT[7]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  PC_inst/s_ram_reg_i_43/O
                         net (fo=4, routed)           0.344     2.218    RAM_inst/WEA[0]
    RAMB36_X0Y17         RAMB36E1                                     r  RAM_inst/s_ram_reg/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.874     2.002    RAM_inst/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  RAM_inst/s_ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.524    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[2])
                                                      0.089     1.613    RAM_inst/s_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 PC_inst/s_pcOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile_inst/regs_reg_r1_0_31_30_31/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.752%)  route 0.710ns (79.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.470    PC_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  PC_inst/s_pcOUT_reg[5]/Q
                         net (fo=48, routed)          0.421     2.032    PC_inst/s_pcOUT[5]
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.045     2.077 r  PC_inst/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=93, routed)          0.289     2.367    RegisterFile_inst/regs_reg_r1_0_31_30_31/A2
    SLICE_X6Y90          RAMD32                                       r  RegisterFile_inst/regs_reg_r1_0_31_30_31/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    RegisterFile_inst/regs_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y90          RAMD32                                       r  RegisterFile_inst/regs_reg_r1_0_31_30_31/DP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X6Y90          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.743    RegisterFile_inst/regs_reg_r1_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 PC_inst/s_pcOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile_inst/regs_reg_r1_0_31_30_31/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.752%)  route 0.710ns (79.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.470    PC_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  PC_inst/s_pcOUT_reg[5]/Q
                         net (fo=48, routed)          0.421     2.032    PC_inst/s_pcOUT[5]
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.045     2.077 r  PC_inst/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=93, routed)          0.289     2.367    RegisterFile_inst/regs_reg_r1_0_31_30_31/A2
    SLICE_X6Y90          RAMD32                                       r  RegisterFile_inst/regs_reg_r1_0_31_30_31/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    RegisterFile_inst/regs_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y90          RAMD32                                       r  RegisterFile_inst/regs_reg_r1_0_31_30_31/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X6Y90          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.743    RegisterFile_inst/regs_reg_r1_0_31_30_31/SP
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 PC_inst/s_pcOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile_inst/regs_reg_r1_0_31_30_31__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.752%)  route 0.710ns (79.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.470    PC_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  PC_inst/s_pcOUT_reg[5]/Q
                         net (fo=48, routed)          0.421     2.032    PC_inst/s_pcOUT[5]
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.045     2.077 r  PC_inst/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=93, routed)          0.289     2.367    RegisterFile_inst/regs_reg_r1_0_31_30_31__0/A2
    SLICE_X6Y90          RAMD32                                       r  RegisterFile_inst/regs_reg_r1_0_31_30_31__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    RegisterFile_inst/regs_reg_r1_0_31_30_31__0/WCLK
    SLICE_X6Y90          RAMD32                                       r  RegisterFile_inst/regs_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X6Y90          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.743    RegisterFile_inst/regs_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 PC_inst/s_pcOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile_inst/regs_reg_r1_0_31_30_31__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.752%)  route 0.710ns (79.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.470    PC_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  PC_inst/s_pcOUT_reg[5]/Q
                         net (fo=48, routed)          0.421     2.032    PC_inst/s_pcOUT[5]
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.045     2.077 r  PC_inst/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=93, routed)          0.289     2.367    RegisterFile_inst/regs_reg_r1_0_31_30_31__0/A2
    SLICE_X6Y90          RAMD32                                       r  RegisterFile_inst/regs_reg_r1_0_31_30_31__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    RegisterFile_inst/regs_reg_r1_0_31_30_31__0/WCLK
    SLICE_X6Y90          RAMD32                                       r  RegisterFile_inst/regs_reg_r1_0_31_30_31__0/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X6Y90          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.743    RegisterFile_inst/regs_reg_r1_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 PC_inst/s_pcOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile_inst/regs_reg_r2_0_31_30_31/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.752%)  route 0.710ns (79.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.470    PC_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  PC_inst/s_pcOUT_reg[5]/Q
                         net (fo=48, routed)          0.421     2.032    PC_inst/s_pcOUT[5]
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.045     2.077 r  PC_inst/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=93, routed)          0.289     2.367    RegisterFile_inst/regs_reg_r2_0_31_30_31/A2
    SLICE_X6Y90          RAMD32                                       r  RegisterFile_inst/regs_reg_r2_0_31_30_31/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    RegisterFile_inst/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X6Y90          RAMD32                                       r  RegisterFile_inst/regs_reg_r2_0_31_30_31/DP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X6Y90          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.743    RegisterFile_inst/regs_reg_r2_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.623    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17   RAM_inst/s_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y93    CU_inst/step_load_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y87    PC_inst/s_pcOUT_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y88    PC_inst/s_pcOUT_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y87    PC_inst/s_pcOUT_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y87    PC_inst/s_pcOUT_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y87    PC_inst/s_pcOUT_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y87    PC_inst/s_pcOUT_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y88    PC_inst/s_pcOUT_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y83    RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.256ns  (logic 5.731ns (35.252%)  route 10.526ns (64.748%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  PC_inst/s_pcOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.593 f  PC_inst/s_pcOUT_reg[3]/Q
                         net (fo=48, routed)          0.939     6.531    PC_inst/s_pcOUT[3]
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     6.655 r  PC_inst/regs_reg_r1_0_31_0_5_i_4/O
                         net (fo=34, routed)          1.406     8.061    RegisterFile_inst/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X8Y83          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.213 r  RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=4, routed)           0.756     8.970    RegisterFile_inst/data10[2]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.348     9.318 r  RegisterFile_inst/s_result0_carry_i_2/O
                         net (fo=1, routed)           0.474     9.792    ALU_inst/DI[2]
    SLICE_X8Y84          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.196 r  ALU_inst/s_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.196    ALU_inst/s_result0_carry_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.511 r  ALU_inst/s_result0_carry__0/O[3]
                         net (fo=1, routed)           1.035    11.546    ALU_inst/data0[7]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.307    11.853 r  ALU_inst/s_ram_reg_i_5/O
                         net (fo=3, routed)           0.789    12.642    PC_inst/testOUT[11][3]
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124    12.766 r  PC_inst/testOUT_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           5.127    17.893    testOUT_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    21.393 r  testOUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    21.393    testOUT[7]
    V14                                                               r  testOUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.973ns  (logic 6.069ns (37.994%)  route 9.904ns (62.006%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  PC_inst/s_pcOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.593 f  PC_inst/s_pcOUT_reg[3]/Q
                         net (fo=48, routed)          0.939     6.531    PC_inst/s_pcOUT[3]
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     6.655 r  PC_inst/regs_reg_r1_0_31_0_5_i_4/O
                         net (fo=34, routed)          1.406     8.061    RegisterFile_inst/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X8Y83          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.213 r  RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=4, routed)           0.756     8.970    RegisterFile_inst/data10[2]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.374     9.344 r  RegisterFile_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.475     9.819    ALU_inst/s_data1[2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    10.421 r  ALU_inst/s_result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.421    ALU_inst/s_result0_inferred__0/i__carry_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  ALU_inst/s_result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.535    ALU_inst/s_result0_inferred__0/i__carry__0_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.848 r  ALU_inst/s_result0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.551    11.399    ALU_inst/data1[11]
    SLICE_X11Y86         LUT4 (Prop_lut4_I0_O)        0.306    11.705 r  ALU_inst/s_ram_reg_i_1/O
                         net (fo=3, routed)           0.561    12.266    PC_inst/testOUT[11][6]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    12.390 r  PC_inst/testOUT_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           5.216    17.606    testOUT_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    21.110 r  testOUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000    21.110    testOUT[11]
    U3                                                                r  testOUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.877ns  (logic 6.091ns (38.365%)  route 9.786ns (61.635%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  PC_inst/s_pcOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.593 f  PC_inst/s_pcOUT_reg[3]/Q
                         net (fo=48, routed)          0.939     6.531    PC_inst/s_pcOUT[3]
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     6.655 r  PC_inst/regs_reg_r1_0_31_0_5_i_4/O
                         net (fo=34, routed)          1.406     8.061    RegisterFile_inst/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X8Y83          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.213 r  RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=4, routed)           0.756     8.970    RegisterFile_inst/data10[2]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.374     9.344 r  RegisterFile_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.475     9.819    ALU_inst/s_data1[2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    10.421 r  ALU_inst/s_result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.421    ALU_inst/s_result0_inferred__0/i__carry_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  ALU_inst/s_result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.535    ALU_inst/s_result0_inferred__0/i__carry__0_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 r  ALU_inst/s_result0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.571    11.440    ALU_inst/data1[9]
    SLICE_X11Y86         LUT4 (Prop_lut4_I0_O)        0.303    11.743 r  ALU_inst/s_ram_reg_i_3/O
                         net (fo=3, routed)           0.712    12.455    PC_inst/testOUT[11][5]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    12.579 r  PC_inst/testOUT_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           4.926    17.506    testOUT_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    21.014 r  testOUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    21.014    testOUT[9]
    V3                                                                r  testOUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.717ns  (logic 6.012ns (38.254%)  route 9.705ns (61.746%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  PC_inst/s_pcOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.593 f  PC_inst/s_pcOUT_reg[3]/Q
                         net (fo=48, routed)          0.939     6.531    PC_inst/s_pcOUT[3]
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     6.655 r  PC_inst/regs_reg_r1_0_31_0_5_i_4/O
                         net (fo=34, routed)          1.406     8.061    RegisterFile_inst/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X8Y83          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.213 r  RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=4, routed)           0.756     8.970    RegisterFile_inst/data10[2]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.374     9.344 r  RegisterFile_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.475     9.819    ALU_inst/s_data1[2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    10.421 r  ALU_inst/s_result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.421    ALU_inst/s_result0_inferred__0/i__carry_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  ALU_inst/s_result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.535    ALU_inst/s_result0_inferred__0/i__carry__0_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.774 r  ALU_inst/s_result0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.796    11.570    PC_inst/s_pcOUT[31]_i_9[4]
    SLICE_X7Y86          LUT4 (Prop_lut4_I1_O)        0.302    11.872 r  PC_inst/s_ram_reg_i_2/O
                         net (fo=3, routed)           0.599    12.471    PC_inst/ADDRARDADDR[2]
    SLICE_X7Y85          LUT6 (Prop_lut6_I4_O)        0.124    12.595 r  PC_inst/testOUT_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           4.733    17.329    testOUT_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    20.854 r  testOUT_OBUF[10]_inst/O
                         net (fo=0)                   0.000    20.854    testOUT[10]
    W3                                                                r  testOUT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.589ns  (logic 6.227ns (39.946%)  route 9.362ns (60.054%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  PC_inst/s_pcOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.593 f  PC_inst/s_pcOUT_reg[3]/Q
                         net (fo=48, routed)          0.939     6.531    PC_inst/s_pcOUT[3]
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     6.655 r  PC_inst/regs_reg_r1_0_31_0_5_i_4/O
                         net (fo=34, routed)          1.406     8.061    RegisterFile_inst/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X8Y83          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.213 r  RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=4, routed)           0.756     8.970    RegisterFile_inst/data10[2]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.374     9.344 r  RegisterFile_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.475     9.819    ALU_inst/s_data1[2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    10.421 r  ALU_inst/s_result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.421    ALU_inst/s_result0_inferred__0/i__carry_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  ALU_inst/s_result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.535    ALU_inst/s_result0_inferred__0/i__carry__0_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.757 r  ALU_inst/s_result0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.845    11.602    ALU_inst/data1[8]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.324    11.926 r  ALU_inst/s_ram_reg_i_4/O
                         net (fo=3, routed)           0.471    12.397    PC_inst/testOUT[11][4]
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.355    12.752 r  PC_inst/testOUT_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           4.470    17.222    testOUT_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    20.726 r  testOUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000    20.726    testOUT[8]
    V13                                                               r  testOUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.515ns  (logic 5.983ns (38.565%)  route 9.532ns (61.435%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  PC_inst/s_pcOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.593 f  PC_inst/s_pcOUT_reg[3]/Q
                         net (fo=48, routed)          0.939     6.531    PC_inst/s_pcOUT[3]
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     6.655 r  PC_inst/regs_reg_r1_0_31_0_5_i_4/O
                         net (fo=34, routed)          1.406     8.061    RegisterFile_inst/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X8Y83          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.213 r  RegisterFile_inst/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=4, routed)           0.756     8.970    RegisterFile_inst/data10[2]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.374     9.344 r  RegisterFile_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.475     9.819    ALU_inst/s_data1[2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    10.421 r  ALU_inst/s_result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.421    ALU_inst/s_result0_inferred__0/i__carry_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.755 r  ALU_inst/s_result0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.452    11.207    ALU_inst/data1[5]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.303    11.510 r  ALU_inst/s_ram_reg_i_7/O
                         net (fo=3, routed)           0.697    12.207    PC_inst/testOUT[11][1]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124    12.331 r  PC_inst/testOUT_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           4.807    17.138    testOUT_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    20.652 r  testOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.652    testOUT[5]
    U15                                                               r  testOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.388ns  (logic 6.393ns (41.545%)  route 8.995ns (58.455%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.186 r  ALU_inst/s_result0_carry__3/O[1]
                         net (fo=1, routed)           0.930    12.116    ALU_inst/data0[17]
    SLICE_X11Y88         LUT3 (Prop_lut3_I0_O)        0.332    12.448 r  ALU_inst/testOUT_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.749    13.197    PC_inst/testOUT[17]
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.326    13.523 r  PC_inst/testOUT_OBUF[17]_inst_i_1/O
                         net (fo=3, routed)           3.488    17.011    testOUT_OBUF[17]
    L2                   OBUF (Prop_obuf_I_O)         3.516    20.527 r  testOUT_OBUF[17]_inst/O
                         net (fo=0)                   0.000    20.527    testOUT[17]
    L2                                                                r  testOUT[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.161ns  (logic 5.978ns (39.433%)  route 9.183ns (60.567%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.643    10.095    PC_inst/s_src2[8]
    SLICE_X9Y86          LUT3 (Prop_lut3_I2_O)        0.124    10.219 r  PC_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.219    ALU_inst/s_ram_reg_5[0]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.751 r  ALU_inst/s_result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.751    ALU_inst/s_result0_inferred__0/i__carry__1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.990 r  ALU_inst/s_result0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.845    11.835    PC_inst/s_pcOUT[31]_i_9[7]
    SLICE_X5Y88          LUT4 (Prop_lut4_I1_O)        0.302    12.137 r  PC_inst/testOUT_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.454    12.591    PC_inst/s_pcOUT_reg[6]_3
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.124    12.715 r  PC_inst/testOUT_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           4.069    16.784    testOUT_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    20.300 r  testOUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.300    testOUT[14]
    P1                                                                r  testOUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.925ns  (logic 6.066ns (40.646%)  route 8.859ns (59.354%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.643    10.095    PC_inst/s_src2[8]
    SLICE_X9Y86          LUT3 (Prop_lut3_I2_O)        0.124    10.219 r  PC_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.219    ALU_inst/s_ram_reg_5[0]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.751 r  ALU_inst/s_result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.751    ALU_inst/s_result0_inferred__0/i__carry__1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.085 r  ALU_inst/s_result0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.832    11.917    PC_inst/s_pcOUT[31]_i_9[6]
    SLICE_X7Y86          LUT4 (Prop_lut4_I1_O)        0.303    12.220 r  PC_inst/testOUT_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.445    12.665    PC_inst/testOUT_OBUF[13]_inst_i_2_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.124    12.789 r  PC_inst/testOUT_OBUF[13]_inst_i_1/O
                         net (fo=3, routed)           3.768    16.556    testOUT_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    20.064 r  testOUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000    20.064    testOUT[13]
    N3                                                                r  testOUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.924ns  (logic 6.266ns (41.987%)  route 8.658ns (58.013%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.618     5.139    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  PC_inst/s_pcOUT_reg[2]/Q
                         net (fo=45, routed)          1.000     6.657    PC_inst/s_pcOUT[2]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.781 r  PC_inst/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.181     7.962    RegisterFile_inst/regs_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.114 r  RegisterFile_inst/regs_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.989     9.104    PC_inst/data20[8]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.348     9.452 r  PC_inst/s_result0_carry__1_i_10/O
                         net (fo=2, routed)           0.657    10.109    PC_inst/s_src2[8]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  PC_inst/s_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.233    ALU_inst/s_ram_reg_2[0]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.746 r  ALU_inst/s_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.746    ALU_inst/s_result0_carry__1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  ALU_inst/s_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.863    ALU_inst/s_result0_carry__2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.980 r  ALU_inst/s_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.980    ALU_inst/s_result0_carry__3_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.295 r  ALU_inst/s_result0_carry__4/O[3]
                         net (fo=1, routed)           0.695    11.990    ALU_inst/data0[23]
    SLICE_X11Y90         LUT3 (Prop_lut3_I0_O)        0.307    12.297 r  ALU_inst/testOUT_OBUF[23]_inst_i_2/O
                         net (fo=2, routed)           0.666    12.963    PC_inst/testOUT[23]
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.124    13.087 r  PC_inst/testOUT_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           3.469    16.556    testOUT_OBUF[23]
    G3                   OBUF (Prop_obuf_I_O)         3.507    20.063 r  testOUT_OBUF[23]_inst/O
                         net (fo=0)                   0.000    20.063    testOUT[23]
    G3                                                                r  testOUT[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.662ns (60.485%)  route 1.086ns (39.515%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.590     1.473    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  PC_inst/s_pcOUT_reg[28]/Q
                         net (fo=2, routed)           0.123     1.738    PC_inst/s_pcOUT__0[28]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.892 r  PC_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.892    PC_inst/plusOp_carry__5_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.945 r  PC_inst/plusOp_carry__6/O[0]
                         net (fo=2, routed)           0.222     2.167    PC_inst/plusOp[29]
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.105     2.272 r  PC_inst/testOUT_OBUF[29]_inst_i_1/O
                         net (fo=3, routed)           0.741     3.012    testOUT_OBUF[29]
    A17                  OBUF (Prop_obuf_I_O)         1.209     4.221 r  testOUT_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.221    testOUT[29]
    A17                                                               r  testOUT[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.574ns (54.470%)  route 1.315ns (45.530%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.590     1.473    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  PC_inst/s_pcOUT_reg[25]/Q
                         net (fo=2, routed)           0.173     1.788    PC_inst/s_pcOUT__0[25]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.903 r  PC_inst/plusOp_carry__5/O[0]
                         net (fo=2, routed)           0.293     2.196    PC_inst/plusOp[25]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.105     2.301 r  PC_inst/testOUT_OBUF[25]_inst_i_1/O
                         net (fo=3, routed)           0.849     3.150    testOUT_OBUF[25]
    A16                  OBUF (Prop_obuf_I_O)         1.213     4.363 r  testOUT_OBUF[25]_inst/O
                         net (fo=0)                   0.000     4.363    testOUT[25]
    A16                                                               r  testOUT[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.552ns (53.357%)  route 1.357ns (46.643%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.591     1.474    PC_inst/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  PC_inst/s_pcOUT_reg[31]/Q
                         net (fo=2, routed)           0.225     1.840    PC_inst/s_pcOUT__0[31]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.950 r  PC_inst/plusOp_carry__6/O[2]
                         net (fo=2, routed)           0.302     2.252    PC_inst/plusOp[31]
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.108     2.360 r  PC_inst/testOUT_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           0.830     3.190    testOUT_OBUF[31]
    C16                  OBUF (Prop_obuf_I_O)         1.193     4.384 r  testOUT_OBUF[31]_inst/O
                         net (fo=0)                   0.000     4.384    testOUT[31]
    C16                                                               r  testOUT[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.952ns  (logic 1.569ns (53.153%)  route 1.383ns (46.847%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.589     1.472    PC_inst/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  PC_inst/s_pcOUT_reg[18]/Q
                         net (fo=3, routed)           0.138     1.751    PC_inst/s_pcOUT__0[18]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.862 r  PC_inst/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.281     2.144    PC_inst/plusOp[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.108     2.252 r  PC_inst/testOUT_OBUF[18]_inst_i_1/O
                         net (fo=3, routed)           0.964     3.215    testOUT_OBUF[18]
    J2                   OBUF (Prop_obuf_I_O)         1.209     4.424 r  testOUT_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.424    testOUT[18]
    J2                                                                r  testOUT[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.970ns  (logic 1.566ns (52.724%)  route 1.404ns (47.276%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.591     1.474    PC_inst/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  PC_inst/s_pcOUT_reg[30]/Q
                         net (fo=2, routed)           0.168     1.783    PC_inst/s_pcOUT__0[30]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.894 r  PC_inst/plusOp_carry__6/O[1]
                         net (fo=2, routed)           0.360     2.254    PC_inst/plusOp[30]
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.108     2.362 r  PC_inst/testOUT_OBUF[30]_inst_i_1/O
                         net (fo=5, routed)           0.876     3.238    testOUT_OBUF[30]
    C15                  OBUF (Prop_obuf_I_O)         1.206     4.444 r  testOUT_OBUF[30]_inst/O
                         net (fo=0)                   0.000     4.444    testOUT[30]
    C15                                                               r  testOUT[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.563ns (52.466%)  route 1.416ns (47.534%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.589     1.472    PC_inst/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  PC_inst/s_pcOUT_reg[27]/Q
                         net (fo=3, routed)           0.199     1.813    PC_inst/s_pcOUT__0[27]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  PC_inst/plusOp_carry__5/O[2]
                         net (fo=2, routed)           0.379     2.302    PC_inst/plusOp[27]
    SLICE_X5Y91          LUT6 (Prop_lut6_I3_O)        0.108     2.410 r  PC_inst/testOUT_OBUF[27]_inst_i_1/O
                         net (fo=3, routed)           0.838     3.248    testOUT_OBUF[27]
    B16                  OBUF (Prop_obuf_I_O)         1.204     4.452 r  testOUT_OBUF[27]_inst/O
                         net (fo=0)                   0.000     4.452    testOUT[27]
    B16                                                               r  testOUT[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.989ns  (logic 1.625ns (54.361%)  route 1.364ns (45.639%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.590     1.473    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  PC_inst/s_pcOUT_reg[25]/Q
                         net (fo=2, routed)           0.173     1.788    PC_inst/s_pcOUT__0[25]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.938 r  PC_inst/plusOp_carry__5/O[1]
                         net (fo=2, routed)           0.233     2.170    PC_inst/plusOp[26]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.108     2.278 r  PC_inst/testOUT_OBUF[26]_inst_i_1/O
                         net (fo=3, routed)           0.958     3.236    testOUT_OBUF[26]
    B15                  OBUF (Prop_obuf_I_O)         1.226     4.462 r  testOUT_OBUF[26]_inst/O
                         net (fo=0)                   0.000     4.462    testOUT[26]
    B15                                                               r  testOUT[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.592ns (52.583%)  route 1.435ns (47.417%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.470    PC_inst/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PC_inst/s_pcOUT_reg[1]/Q
                         net (fo=2, routed)           0.183     1.795    PC_inst/s_pcOUT__0[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.910 r  PC_inst/plusOp_carry/O[0]
                         net (fo=2, routed)           0.206     2.116    PC_inst/plusOp[1]
    SLICE_X5Y84          LUT6 (Prop_lut6_I3_O)        0.105     2.221 r  PC_inst/testOUT_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.046     3.266    testOUT_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.497 r  testOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.497    testOUT[1]
    E19                                                               r  testOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.092ns  (logic 1.565ns (50.622%)  route 1.527ns (49.378%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.590     1.473    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  PC_inst/s_pcOUT_reg[28]/Q
                         net (fo=2, routed)           0.123     1.738    PC_inst/s_pcOUT__0[28]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.847 r  PC_inst/plusOp_carry__5/O[3]
                         net (fo=2, routed)           0.358     2.205    PC_inst/plusOp[28]
    SLICE_X5Y91          LUT6 (Prop_lut6_I3_O)        0.111     2.316 r  PC_inst/testOUT_OBUF[28]_inst_i_1/O
                         net (fo=3, routed)           1.045     3.361    testOUT_OBUF[28]
    A15                  OBUF (Prop_obuf_I_O)         1.204     4.565 r  testOUT_OBUF[28]_inst/O
                         net (fo=0)                   0.000     4.565    testOUT[28]
    A15                                                               r  testOUT[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/s_pcOUT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testOUT[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.132ns  (logic 1.619ns (51.686%)  route 1.513ns (48.314%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.589     1.472    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  PC_inst/s_pcOUT_reg[23]/Q
                         net (fo=2, routed)           0.125     1.738    PC_inst/s_pcOUT__0[23]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.884 r  PC_inst/plusOp_carry__4/O[3]
                         net (fo=2, routed)           0.273     2.157    PC_inst/plusOp[24]
    SLICE_X5Y90          LUT6 (Prop_lut6_I3_O)        0.111     2.268 r  PC_inst/testOUT_OBUF[24]_inst_i_1/O
                         net (fo=3, routed)           1.115     3.383    testOUT_OBUF[24]
    A14                  OBUF (Prop_obuf_I_O)         1.221     4.604 r  testOUT_OBUF[24]_inst/O
                         net (fo=0)                   0.000     4.604    testOUT[24]
    A14                                                               r  testOUT[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.695ns  (logic 1.441ns (25.308%)  route 4.254ns (74.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=32, routed)          4.254     5.695    PC_inst/SR[0]
    SLICE_X4Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505     4.846    PC_inst/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.695ns  (logic 1.441ns (25.308%)  route 4.254ns (74.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=32, routed)          4.254     5.695    PC_inst/SR[0]
    SLICE_X4Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505     4.846    PC_inst/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.441ns (25.327%)  route 4.249ns (74.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=32, routed)          4.249     5.691    PC_inst/SR[0]
    SLICE_X5Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505     4.846    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.441ns (25.327%)  route 4.249ns (74.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=32, routed)          4.249     5.691    PC_inst/SR[0]
    SLICE_X5Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505     4.846    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.441ns (25.327%)  route 4.249ns (74.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=32, routed)          4.249     5.691    PC_inst/SR[0]
    SLICE_X5Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505     4.846    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  PC_inst/s_pcOUT_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.441ns (26.687%)  route 3.959ns (73.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=32, routed)          3.959     5.401    PC_inst/SR[0]
    SLICE_X1Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.506     4.847    PC_inst/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.441ns (26.687%)  route 3.959ns (73.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=32, routed)          3.959     5.401    PC_inst/SR[0]
    SLICE_X1Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.506     4.847    PC_inst/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  PC_inst/s_pcOUT_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.441ns (27.295%)  route 3.839ns (72.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=32, routed)          3.839     5.281    PC_inst/SR[0]
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502     4.843    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.441ns (27.295%)  route 3.839ns (72.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=32, routed)          3.839     5.281    PC_inst/SR[0]
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502     4.843    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  PC_inst/s_pcOUT_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.213ns  (logic 1.441ns (27.648%)  route 3.772ns (72.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=32, routed)          3.772     5.213    PC_inst/SR[0]
    SLICE_X5Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505     4.846    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.210ns (14.339%)  route 1.252ns (85.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=32, routed)          1.252     1.461    PC_inst/SR[0]
    SLICE_X5Y84          FDRE                                         r  PC_inst/s_pcOUT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.855     1.983    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  PC_inst/s_pcOUT_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.210ns (13.794%)  route 1.309ns (86.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=32, routed)          1.309     1.519    PC_inst/SR[0]
    SLICE_X4Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.856     1.984    PC_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.210ns (13.613%)  route 1.330ns (86.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=32, routed)          1.330     1.539    PC_inst/SR[0]
    SLICE_X7Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    PC_inst/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  PC_inst/s_pcOUT_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.210ns (13.357%)  route 1.359ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=32, routed)          1.359     1.569    PC_inst/SR[0]
    SLICE_X7Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.856     1.984    PC_inst/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.210ns (13.357%)  route 1.359ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=32, routed)          1.359     1.569    PC_inst/SR[0]
    SLICE_X7Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.856     1.984    PC_inst/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  PC_inst/s_pcOUT_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.210ns (13.220%)  route 1.375ns (86.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=32, routed)          1.375     1.585    PC_inst/SR[0]
    SLICE_X7Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.858     1.985    PC_inst/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.210ns (13.220%)  route 1.375ns (86.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=32, routed)          1.375     1.585    PC_inst/SR[0]
    SLICE_X6Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.858     1.985    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.210ns (13.220%)  route 1.375ns (86.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=32, routed)          1.375     1.585    PC_inst/SR[0]
    SLICE_X6Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.858     1.985    PC_inst/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.210ns (13.220%)  route 1.375ns (86.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=32, routed)          1.375     1.585    PC_inst/SR[0]
    SLICE_X7Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.858     1.985    PC_inst/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_inst/s_pcOUT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.210ns (13.140%)  route 1.385ns (86.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=32, routed)          1.385     1.595    PC_inst/SR[0]
    SLICE_X5Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.858     1.985    PC_inst/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  PC_inst/s_pcOUT_reg[14]/C





