
Pin_Read.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001a0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800025c  08000264  00010264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800025c  0800025c  00010264  2**0
                  CONTENTS
  4 .ARM          00000000  0800025c  0800025c  00010264  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800025c  08000264  00010264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800025c  0800025c  0001025c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000260  08000260  00010260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000264  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000264  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00010264  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000142  00000000  00000000  0001028c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000008d  00000000  00000000  000103ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000048  00000000  00000000  00010460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000030  00000000  00000000  000104a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000f0a  00000000  00000000  000104d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000421  00000000  00000000  000113e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003a50  00000000  00000000  00011803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00015253  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000005c  00000000  00000000  000152a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000000 	.word	0x20000000
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08000244 	.word	0x08000244

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000004 	.word	0x20000004
 8000100:	08000244 	.word	0x08000244

08000104 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000104:	b580      	push	{r7, lr}
 8000106:	b086      	sub	sp, #24
 8000108:	af00      	add	r7, sp, #0
  uint32_t volatile *pClockControlReg = (uint32_t*) 0x40021034;  //RCC_IOPENR (0x34 RCC_Offset) 0x40021034
 800010a:	4b21      	ldr	r3, [pc, #132]	; (8000190 <main+0x8c>)
 800010c:	617b      	str	r3, [r7, #20]
  uint32_t volatile *pPortDModeReg    = (uint32_t*) 0x50000000;  //GPIOA baseAdrr               0x50000000
 800010e:	23a0      	movs	r3, #160	; 0xa0
 8000110:	05db      	lsls	r3, r3, #23
 8000112:	613b      	str	r3, [r7, #16]
  uint32_t volatile *pPortDOutReg     = (uint32_t*) 0x50000014;  //GPIOA baseAdrr + 0x14        0x50000C14
 8000114:	4b1f      	ldr	r3, [pc, #124]	; (8000194 <main+0x90>)
 8000116:	60fb      	str	r3, [r7, #12]

  //Using PC10
  uint32_t volatile *pPortCModeReg    = (uint32_t*) 0x50000800;  //GPIOC baseAdrr               0x50000800
 8000118:	4b1f      	ldr	r3, [pc, #124]	; (8000198 <main+0x94>)
 800011a:	60bb      	str	r3, [r7, #8]
  uint32_t volatile *pPortCInReg      = (uint32_t*) 0x50000810;  //GPIOA baseAdrr + 0x10        0x50000810
 800011c:	4b1f      	ldr	r3, [pc, #124]	; (800019c <main+0x98>)
 800011e:	607b      	str	r3, [r7, #4]

  //1. Enable the clock for GPOID peripheral in the AHB1ENR
  *pClockControlReg |= ((1<<2)|(1 << 0));  //EN GPIOA in RCC_IOPENR by Setting bit0 -> 1, GPIOC bit2 -> 1
 8000120:	697b      	ldr	r3, [r7, #20]
 8000122:	681b      	ldr	r3, [r3, #0]
 8000124:	2205      	movs	r2, #5
 8000126:	431a      	orrs	r2, r3
 8000128:	697b      	ldr	r3, [r7, #20]
 800012a:	601a      	str	r2, [r3, #0]

  //2. Configure the mode of the IO pin as an output
  *pPortDModeReg &= ~(3 << 10);  //Clear 10th and 11th bit positions
 800012c:	693b      	ldr	r3, [r7, #16]
 800012e:	681b      	ldr	r3, [r3, #0]
 8000130:	4a1b      	ldr	r2, [pc, #108]	; (80001a0 <main+0x9c>)
 8000132:	401a      	ands	r2, r3
 8000134:	693b      	ldr	r3, [r7, #16]
 8000136:	601a      	str	r2, [r3, #0]
  *pPortDModeReg |=  (1 << 10);  //Set the 10th bit position to 1, 11th to 0 : 0x00000400
 8000138:	693b      	ldr	r3, [r7, #16]
 800013a:	681b      	ldr	r3, [r3, #0]
 800013c:	2280      	movs	r2, #128	; 0x80
 800013e:	00d2      	lsls	r2, r2, #3
 8000140:	431a      	orrs	r2, r3
 8000142:	693b      	ldr	r3, [r7, #16]
 8000144:	601a      	str	r2, [r3, #0]

  *pPortCModeReg &= ~(3<<20);   //Set bit 20 and 21 to 00 - Input Mode
 8000146:	68bb      	ldr	r3, [r7, #8]
 8000148:	681b      	ldr	r3, [r3, #0]
 800014a:	4a16      	ldr	r2, [pc, #88]	; (80001a4 <main+0xa0>)
 800014c:	401a      	ands	r2, r3
 800014e:	68bb      	ldr	r3, [r7, #8]
 8000150:	601a      	str	r2, [r3, #0]

  uint8_t pinStatus = 0;
 8000152:	1cfb      	adds	r3, r7, #3
 8000154:	2200      	movs	r2, #0
 8000156:	701a      	strb	r2, [r3, #0]

  while(1)
  {
    pinStatus = (uint8_t) ((*pPortCInReg >> 10) & (0x01));
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	0a9b      	lsrs	r3, r3, #10
 800015e:	b2da      	uxtb	r2, r3
 8000160:	1cfb      	adds	r3, r7, #3
 8000162:	2101      	movs	r1, #1
 8000164:	400a      	ands	r2, r1
 8000166:	701a      	strb	r2, [r3, #0]

    if(pinStatus)
 8000168:	1cfb      	adds	r3, r7, #3
 800016a:	781b      	ldrb	r3, [r3, #0]
 800016c:	2b00      	cmp	r3, #0
 800016e:	d006      	beq.n	800017e <main+0x7a>
    {
      //3. Set 5th bit of the output data register HIGH to turn LED4 ON
      *pPortDOutReg |= (1 << 5);
 8000170:	68fb      	ldr	r3, [r7, #12]
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	2220      	movs	r2, #32
 8000176:	431a      	orrs	r2, r3
 8000178:	68fb      	ldr	r3, [r7, #12]
 800017a:	601a      	str	r2, [r3, #0]
 800017c:	e7ec      	b.n	8000158 <main+0x54>

    }
    else
    {
      //Turn Off LED4
      *pPortDOutReg &= ~(1 << 5);
 800017e:	68fb      	ldr	r3, [r7, #12]
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	2220      	movs	r2, #32
 8000184:	4393      	bics	r3, r2
 8000186:	001a      	movs	r2, r3
 8000188:	68fb      	ldr	r3, [r7, #12]
 800018a:	601a      	str	r2, [r3, #0]
    pinStatus = (uint8_t) ((*pPortCInReg >> 10) & (0x01));
 800018c:	e7e4      	b.n	8000158 <main+0x54>
 800018e:	46c0      	nop			; (mov r8, r8)
 8000190:	40021034 	.word	0x40021034
 8000194:	50000014 	.word	0x50000014
 8000198:	50000800 	.word	0x50000800
 800019c:	50000810 	.word	0x50000810
 80001a0:	fffff3ff 	.word	0xfffff3ff
 80001a4:	ffcfffff 	.word	0xffcfffff

080001a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80001a8:	480d      	ldr	r0, [pc, #52]	; (80001e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80001aa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80001ac:	e000      	b.n	80001b0 <Reset_Handler+0x8>
 80001ae:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80001b0:	480c      	ldr	r0, [pc, #48]	; (80001e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80001b2:	490d      	ldr	r1, [pc, #52]	; (80001e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80001b4:	4a0d      	ldr	r2, [pc, #52]	; (80001ec <LoopForever+0xe>)
  movs r3, #0
 80001b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80001b8:	e002      	b.n	80001c0 <LoopCopyDataInit>

080001ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80001ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80001bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80001be:	3304      	adds	r3, #4

080001c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80001c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80001c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80001c4:	d3f9      	bcc.n	80001ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80001c6:	4a0a      	ldr	r2, [pc, #40]	; (80001f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80001c8:	4c0a      	ldr	r4, [pc, #40]	; (80001f4 <LoopForever+0x16>)
  movs r3, #0
 80001ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80001cc:	e001      	b.n	80001d2 <LoopFillZerobss>

080001ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80001ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80001d0:	3204      	adds	r2, #4

080001d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80001d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80001d4:	d3fb      	bcc.n	80001ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80001d6:	f000 f811 	bl	80001fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80001da:	f7ff ff93 	bl	8000104 <main>

080001de <LoopForever>:

LoopForever:
    b LoopForever
 80001de:	e7fe      	b.n	80001de <LoopForever>
  ldr   r0, =_estack
 80001e0:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80001e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80001e8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80001ec:	08000264 	.word	0x08000264
  ldr r2, =_sbss
 80001f0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80001f4:	2000001c 	.word	0x2000001c

080001f8 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80001f8:	e7fe      	b.n	80001f8 <ADC_COMP_IRQHandler>
	...

080001fc <__libc_init_array>:
 80001fc:	b570      	push	{r4, r5, r6, lr}
 80001fe:	2600      	movs	r6, #0
 8000200:	4d0c      	ldr	r5, [pc, #48]	; (8000234 <__libc_init_array+0x38>)
 8000202:	4c0d      	ldr	r4, [pc, #52]	; (8000238 <__libc_init_array+0x3c>)
 8000204:	1b64      	subs	r4, r4, r5
 8000206:	10a4      	asrs	r4, r4, #2
 8000208:	42a6      	cmp	r6, r4
 800020a:	d109      	bne.n	8000220 <__libc_init_array+0x24>
 800020c:	2600      	movs	r6, #0
 800020e:	f000 f819 	bl	8000244 <_init>
 8000212:	4d0a      	ldr	r5, [pc, #40]	; (800023c <__libc_init_array+0x40>)
 8000214:	4c0a      	ldr	r4, [pc, #40]	; (8000240 <__libc_init_array+0x44>)
 8000216:	1b64      	subs	r4, r4, r5
 8000218:	10a4      	asrs	r4, r4, #2
 800021a:	42a6      	cmp	r6, r4
 800021c:	d105      	bne.n	800022a <__libc_init_array+0x2e>
 800021e:	bd70      	pop	{r4, r5, r6, pc}
 8000220:	00b3      	lsls	r3, r6, #2
 8000222:	58eb      	ldr	r3, [r5, r3]
 8000224:	4798      	blx	r3
 8000226:	3601      	adds	r6, #1
 8000228:	e7ee      	b.n	8000208 <__libc_init_array+0xc>
 800022a:	00b3      	lsls	r3, r6, #2
 800022c:	58eb      	ldr	r3, [r5, r3]
 800022e:	4798      	blx	r3
 8000230:	3601      	adds	r6, #1
 8000232:	e7f2      	b.n	800021a <__libc_init_array+0x1e>
 8000234:	0800025c 	.word	0x0800025c
 8000238:	0800025c 	.word	0x0800025c
 800023c:	0800025c 	.word	0x0800025c
 8000240:	08000260 	.word	0x08000260

08000244 <_init>:
 8000244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800024a:	bc08      	pop	{r3}
 800024c:	469e      	mov	lr, r3
 800024e:	4770      	bx	lr

08000250 <_fini>:
 8000250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000256:	bc08      	pop	{r3}
 8000258:	469e      	mov	lr, r3
 800025a:	4770      	bx	lr
