
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/lbm_1004B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2504746 heartbeat IPC: 3.99242 cumulative IPC: 3.99242 (Simulation time: 0 hr 0 min 25 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2504746 (Simulation time: 0 hr 0 min 25 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 37043903 heartbeat IPC: 0.289526 cumulative IPC: 0.289526 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 71288565 heartbeat IPC: 0.292016 cumulative IPC: 0.290766 (Simulation time: 0 hr 5 min 2 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 106452782 heartbeat IPC: 0.28438 cumulative IPC: 0.288606 (Simulation time: 0 hr 7 min 23 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 141328696 heartbeat IPC: 0.286731 cumulative IPC: 0.288135 (Simulation time: 0 hr 9 min 44 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 174818463 heartbeat IPC: 0.298599 cumulative IPC: 0.290168 (Simulation time: 0 hr 12 min 0 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 208494989 heartbeat IPC: 0.296943 cumulative IPC: 0.291276 (Simulation time: 0 hr 14 min 18 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 266159813 heartbeat IPC: 0.173416 cumulative IPC: 0.265498 (Simulation time: 0 hr 18 min 44 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 297363287 heartbeat IPC: 0.320477 cumulative IPC: 0.271317 (Simulation time: 0 hr 20 min 55 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 331117340 heartbeat IPC: 0.296261 cumulative IPC: 0.273879 (Simulation time: 0 hr 23 min 12 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 362917950 heartbeat IPC: 0.314459 cumulative IPC: 0.277459 (Simulation time: 0 hr 25 min 23 sec) 
Finished CPU 0 instructions: 100000000 cycles: 360413204 cumulative IPC: 0.277459 (Simulation time: 0 hr 25 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.277459 instructions: 100000000 cycles: 360413204
cpu0_DTLB TOTAL     ACCESS:   13665060  HIT:   13614610  MISS:      50450
cpu0_DTLB LOAD      ACCESS:    6957787  HIT:    6945168  MISS:      12619
cpu0_DTLB RFO       ACCESS:    6707273  HIT:    6669442  MISS:      37831
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 358.413 cycles
cpu0_ITLB TOTAL     ACCESS:     118739  HIT:     118738  MISS:          1
cpu0_ITLB LOAD      ACCESS:     118739  HIT:     118738  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1339 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 352.333 cycles
cpu0_STLB TOTAL     ACCESS:      50451  HIT:          5  MISS:      50446
cpu0_STLB LOAD      ACCESS:      12620  HIT:          0  MISS:      12620
cpu0_STLB RFO       ACCESS:      37831  HIT:          5  MISS:      37826
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 349.467 cycles
cpu0_L1D TOTAL     ACCESS:   15130462  HIT:    9809936  MISS:    5320526
cpu0_L1D LOAD      ACCESS:    4355973  HIT:    3549610  MISS:     806363
cpu0_L1D RFO       ACCESS:   10724058  HIT:    6209944  MISS:    4514114
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      50431  HIT:      50382  MISS:         49
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 507.339 cycles
cpu0_L2C TOTAL     ACCESS:    9834648  HIT:    6608185  MISS:    3226463
cpu0_L2C LOAD      ACCESS:     806369  HIT:        193  MISS:     806176
cpu0_L2C RFO       ACCESS:    4514114  HIT:    2093969  MISS:    2420145
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4514116  HIT:    4514023  MISS:         93
cpu0_L2C TRANSLATION ACCESS:         49  HIT:          0  MISS:         49
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 817.116 cycles
LLC TOTAL     ACCESS:    5646845  HIT:    1174800  MISS:    4472045
LLC LOAD      ACCESS:     806176  HIT:         72  MISS:     806104
LLC RFO       ACCESS:    2420145  HIT:     292133  MISS:    2128012
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2420475  HIT:     882585  MISS:    1537890
LLC TRANSLATION ACCESS:         49  HIT:         10  MISS:         39
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 574.377 cycles
Insertion Distribution: 
	LOAD 0 0 15169 864538 
	RFO 110858 0 556841 1652437 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1650543 
	 0 0 46 7 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      43879  ROW_BUFFER_MISS:    2889858
 DBUS AVG_CONGESTED_CYCLE:    3.99757
 WQ ROW_BUFFER_HIT:      22908  ROW_BUFFER_MISS:    2105707  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.2476% MPKI: 0.09355 Average ROB Occupancy at Mispredict: 169.556
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.09349
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

