# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# DECODER_4TO2.v     transcript  vsim.wlf  work  
# decoder schematic  vsim.dbg    wave.do         
vlog DECODER_4TO2.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:17:27 on Aug 27,2025
# vlog -reportprogress 300 DECODER_4TO2.v "+acc" 
# -- Compiling module DECODER_4TO2
# -- Compiling module DECODER_4TO2_tb
# 
# Top level modules:
# 	DECODER_4TO2_tb
# End time: 21:17:27 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim DECODER_4TO2_tb
# vsim DECODER_4TO2_tb 
# Start time: 21:17:34 on Aug 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.DECODER_4TO2_tb(fast)
# Loading work.DECODER_4TO2(fast)
run -all
# y[1]=0 y[0]=0 i[3]=0 i[2]=0 i[1]=0 i[0]=1 Time=0
# y[1]=1 y[0]=0 i[3]=0 i[2]=1 i[1]=0 i[0]=0 Time=10
# y[1]=0 y[0]=1 i[3]=0 i[2]=0 i[1]=1 i[0]=0 Time=20
# y[1]=1 y[0]=1 i[3]=1 i[2]=0 i[1]=0 i[0]=0 Time=30
vlog DECODER_4TO2.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:19:36 on Aug 27,2025
# vlog -reportprogress 300 DECODER_4TO2.v "+acc" 
# -- Compiling module DECODER_4TO2
# -- Compiling module DECODER_4TO2_tb
# 
# Top level modules:
# 	DECODER_4TO2_tb
# End time: 21:19:36 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim DECODER_4TO2_tb
# End time: 21:19:40 on Aug 27,2025, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim DECODER_4TO2_tb 
# Start time: 21:19:40 on Aug 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.DECODER_4TO2_tb(fast)
# Loading work.DECODER_4TO2(fast)
run -all
# y[1]=0 y[0]=0 d[3]=0 d[2]=0 d[1]=0 d[0]=1 Time=0
# y[1]=1 y[0]=0 d[3]=0 d[2]=1 d[1]=0 d[0]=0 Time=10
# y[1]=0 y[0]=1 d[3]=0 d[2]=0 d[1]=1 d[0]=0 Time=20
# y[1]=1 y[0]=1 d[3]=1 d[2]=0 d[1]=0 d[0]=0 Time=30
quit -sim
# End time: 21:20:05 on Aug 27,2025, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
