{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503263418757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503263418757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 20 23:10:18 2017 " "Processing started: Sun Aug 20 23:10:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503263418757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503263418757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503263418757 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1503263419710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/10_uart_tx_machine/source/uart_tx_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dropbox/doctorado/fpga/vhdl/10_uart_tx_machine/source/uart_tx_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_MACHINE-RTL " "Found design unit 1: UART_TX_MACHINE-RTL" {  } { { "../VHDL/10_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/10_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420243 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_MACHINE " "Found entity 1: UART_TX_MACHINE" {  } { { "../VHDL/10_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/10_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/9_uart_rx_machine/source/uart_rx_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dropbox/doctorado/fpga/vhdl/9_uart_rx_machine/source/uart_rx_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX_MACHINE-RTL " "Found design unit 1: UART_RX_MACHINE-RTL" {  } { { "../VHDL/9_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/9_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420247 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_MACHINE " "Found entity 1: UART_RX_MACHINE" {  } { { "../VHDL/9_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/9_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/8_discrete_comm_arduino/source/discrete_comm_arduino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dropbox/doctorado/fpga/vhdl/8_discrete_comm_arduino/source/discrete_comm_arduino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISCRETE_COMM_ARDUINO-RTL " "Found design unit 1: DISCRETE_COMM_ARDUINO-RTL" {  } { { "../VHDL/8_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/8_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420250 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISCRETE_COMM_ARDUINO " "Found entity 1: DISCRETE_COMM_ARDUINO" {  } { { "../VHDL/8_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/8_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/7_pwm_monitoring_arduino/source/pwm_monitoring_arduino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dropbox/doctorado/fpga/vhdl/7_pwm_monitoring_arduino/source/pwm_monitoring_arduino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_MONITORING_ARDUINO-RTL " "Found design unit 1: PWM_MONITORING_ARDUINO-RTL" {  } { { "../VHDL/7_PWM_MONITORING_ARDUINO/Source/PWM_MONITORING_ARDUINO.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/7_PWM_MONITORING_ARDUINO/Source/PWM_MONITORING_ARDUINO.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420253 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_MONITORING_ARDUINO " "Found entity 1: PWM_MONITORING_ARDUINO" {  } { { "../VHDL/7_PWM_MONITORING_ARDUINO/Source/PWM_MONITORING_ARDUINO.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/7_PWM_MONITORING_ARDUINO/Source/PWM_MONITORING_ARDUINO.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/6_uart_arduino/source/uart_arduino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dropbox/doctorado/fpga/vhdl/6_uart_arduino/source/uart_arduino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_ARDUINO-RTL " "Found design unit 1: UART_ARDUINO-RTL" {  } { { "../VHDL/6_UART_ARDUINO/Source/UART_ARDUINO.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/6_UART_ARDUINO/Source/UART_ARDUINO.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420256 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_ARDUINO " "Found entity 1: UART_ARDUINO" {  } { { "../VHDL/6_UART_ARDUINO/Source/UART_ARDUINO.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/6_UART_ARDUINO/Source/UART_ARDUINO.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/5_discrete_comm_shield/source/discrete_comm_shield.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dropbox/doctorado/fpga/vhdl/5_discrete_comm_shield/source/discrete_comm_shield.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISCRETE_COMM_SHIELD-RTL " "Found design unit 1: DISCRETE_COMM_SHIELD-RTL" {  } { { "../VHDL/5_DISCRETE_COMM_SHIELD/Source/DISCRETE_COMM_SHIELD.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/5_DISCRETE_COMM_SHIELD/Source/DISCRETE_COMM_SHIELD.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420259 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISCRETE_COMM_SHIELD " "Found entity 1: DISCRETE_COMM_SHIELD" {  } { { "../VHDL/5_DISCRETE_COMM_SHIELD/Source/DISCRETE_COMM_SHIELD.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/5_DISCRETE_COMM_SHIELD/Source/DISCRETE_COMM_SHIELD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/4_uart_shield/source/uart_shield.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dropbox/doctorado/fpga/vhdl/4_uart_shield/source/uart_shield.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_SHIELD-RTL " "Found design unit 1: UART_SHIELD-RTL" {  } { { "../VHDL/4_UART_SHIELD/Source/UART_SHIELD.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/4_UART_SHIELD/Source/UART_SHIELD.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420262 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_SHIELD " "Found entity 1: UART_SHIELD" {  } { { "../VHDL/4_UART_SHIELD/Source/UART_SHIELD.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/4_UART_SHIELD/Source/UART_SHIELD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/3_uart_bluetooth/source/uart_bluetooth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dropbox/doctorado/fpga/vhdl/3_uart_bluetooth/source/uart_bluetooth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_BLUETOOTH-RTL " "Found design unit 1: UART_BLUETOOTH-RTL" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420266 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_BLUETOOTH " "Found entity 1: UART_BLUETOOTH" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/2_main_processor/source/main_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dropbox/doctorado/fpga/vhdl/2_main_processor/source/main_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAIN_PROCESSOR-RTL " "Found design unit 1: MAIN_PROCESSOR-RTL" {  } { { "../VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420271 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAIN_PROCESSOR " "Found entity 1: MAIN_PROCESSOR" {  } { { "../VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/1_fpga_main_module/source/fpga_main_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dropbox/doctorado/fpga/vhdl/1_fpga_main_module/source/fpga_main_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_MAIN_MODULE-TOP " "Found design unit 1: FPGA_MAIN_MODULE-TOP" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420274 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MAIN_MODULE " "Found entity 1: FPGA_MAIN_MODULE" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/0_packages/rs232_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /dropbox/doctorado/fpga/vhdl/0_packages/rs232_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_Package " "Found design unit 1: RS232_Package" {  } { { "../VHDL/0_Packages/RS232_Package.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/0_Packages/RS232_Package.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420279 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RS232_Package-body " "Found design unit 2: RS232_Package-body" {  } { { "../VHDL/0_Packages/RS232_Package.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/0_Packages/RS232_Package.vhd" 305 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dropbox/doctorado/fpga/vhdl/0_packages/fpga_main_module_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /dropbox/doctorado/fpga/vhdl/0_packages/fpga_main_module_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_MAIN_MODULE_Package " "Found design unit 1: FPGA_MAIN_MODULE_Package" {  } { { "../VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420282 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPGA_MAIN_MODULE_Package-body " "Found design unit 2: FPGA_MAIN_MODULE_Package-body" {  } { { "../VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503263420282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503263420282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MAIN_MODULE " "Elaborating entity \"FPGA_MAIN_MODULE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503263420345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_PROCESSOR MAIN_PROCESSOR:INST_MAIN_PROCESSOR " "Elaborating entity \"MAIN_PROCESSOR\" for hierarchy \"MAIN_PROCESSOR:INST_MAIN_PROCESSOR\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_MAIN_PROCESSOR" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503263420360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BLUETOOTH UART_BLUETOOTH:INST_UART_BLUETOOTH " "Elaborating entity \"UART_BLUETOOTH\" for hierarchy \"UART_BLUETOOTH:INST_UART_BLUETOOTH\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_UART_BLUETOOTH" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503263420429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX_MACHINE UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_RX_MACHINE:INST_UART_RX_MACHINE " "Elaborating entity \"UART_RX_MACHINE\" for hierarchy \"UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_RX_MACHINE:INST_UART_RX_MACHINE\"" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "INST_UART_RX_MACHINE" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503263420429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_MACHINE UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_TX_MACHINE:INST_UART_TX_MACHINE " "Elaborating entity \"UART_TX_MACHINE\" for hierarchy \"UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_TX_MACHINE:INST_UART_TX_MACHINE\"" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "INST_UART_TX_MACHINE" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503263420445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SHIELD UART_SHIELD:INST_UART_SHIELD " "Elaborating entity \"UART_SHIELD\" for hierarchy \"UART_SHIELD:INST_UART_SHIELD\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_UART_SHIELD" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503263420461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISCRETE_COMM_SHIELD DISCRETE_COMM_SHIELD:INST_DISCRETE_COMM_SHIELD " "Elaborating entity \"DISCRETE_COMM_SHIELD\" for hierarchy \"DISCRETE_COMM_SHIELD:INST_DISCRETE_COMM_SHIELD\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_DISCRETE_COMM_SHIELD" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503263420476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_ARDUINO UART_ARDUINO:INST_UART_ARDUINO_1 " "Elaborating entity \"UART_ARDUINO\" for hierarchy \"UART_ARDUINO:INST_UART_ARDUINO_1\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_UART_ARDUINO_1" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503263420476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_MONITORING_ARDUINO PWM_MONITORING_ARDUINO:INST_PWM_MONITORING_ARDUINO_1 " "Elaborating entity \"PWM_MONITORING_ARDUINO\" for hierarchy \"PWM_MONITORING_ARDUINO:INST_PWM_MONITORING_ARDUINO_1\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_PWM_MONITORING_ARDUINO_1" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503263420529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISCRETE_COMM_ARDUINO DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1 " "Elaborating entity \"DISCRETE_COMM_ARDUINO\" for hierarchy \"DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_DISCRETE_COMM_ARDUINO_1" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503263420545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503263430958 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503263430958 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_31 " "No output dependent on input pin \"USER_IO_31\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503263431495 "|FPGA_MAIN_MODULE|USER_IO_31"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_40 " "No output dependent on input pin \"USER_IO_40\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503263431495 "|FPGA_MAIN_MODULE|USER_IO_40"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_88 " "No output dependent on input pin \"USER_IO_88\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503263431495 "|FPGA_MAIN_MODULE|USER_IO_88"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_94 " "No output dependent on input pin \"USER_IO_94\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503263431495 "|FPGA_MAIN_MODULE|USER_IO_94"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_112 " "No output dependent on input pin \"USER_IO_112\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503263431495 "|FPGA_MAIN_MODULE|USER_IO_112"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_135 " "No output dependent on input pin \"USER_IO_135\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503263431495 "|FPGA_MAIN_MODULE|USER_IO_135"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_137 " "No output dependent on input pin \"USER_IO_137\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503263431495 "|FPGA_MAIN_MODULE|USER_IO_137"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_139 " "No output dependent on input pin \"USER_IO_139\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503263431495 "|FPGA_MAIN_MODULE|USER_IO_139"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_141 " "No output dependent on input pin \"USER_IO_141\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "J:/Dropbox/Doctorado/FPGA/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503263431495 "|FPGA_MAIN_MODULE|USER_IO_141"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1503263431495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3327 " "Implemented 3327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "56 " "Implemented 56 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503263431495 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503263431495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3241 " "Implemented 3241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503263431495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503263431495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503263431532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 20 23:10:31 2017 " "Processing ended: Sun Aug 20 23:10:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503263431532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503263431532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503263431532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503263431532 ""}
