[["Unifying on-chip and inter-node switching within the Anton 2 network.", ["Brian Towles", "J. P. Grossman", "Brian Greskamp", "David E. Shaw"], "https://doi.org/10.1109/ISCA.2014.6853238", 12], ["A reconfigurable fabric for accelerating large-scale datacenter services.", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", 12], ["SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2014.6853232", 12], ["Avoiding core's DUE & SDC via acoustic wave detectors and tailored error containment and recovery.", ["Gaurang Upasani", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2014.6853200", 12], ["MemGuard: A low cost and energy efficient design to support and enhance memory system reliability.", ["Long Chen", "Zhao Zhang"], "https://doi.org/10.1109/ISCA.2014.6853221", 12], ["GangES: Gang error simulation for hardware resiliency evaluation.", ["Siva Kumar Sastry Hari", "Radha Venkatagiri", "Sarita V. Adve", "Helia Naeimi"], "https://doi.org/10.1109/ISCA.2014.6853212", 12], ["Real-world design and evaluation of compiler-managed GPU redundant multithreading.", ["Jack Wadden", "Alexander Lyashevsky", "Sudhanva Gurumurthi", "Vilas Sridharan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853227", 12], ["ArchRanker: A ranking approach to design space exploration.", ["Tianshi Chen", "Qi Guo", "Ke Tang", "Olivier Temam", "Zhiwei Xu", "Zhi-Hua Zhou", "Yunji Chen"], "https://doi.org/10.1109/ISCA.2014.6853198", 12], ["Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures.", ["Yakun Sophia Shao", "Brandon Reagen", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853196", 12], ["SynFull: Synthetic traffic models capturing cache coherent behaviour.", ["Mario Badr", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/ISCA.2014.6853236", 12], ["Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor.", ["Ashish Venkat", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2014.6853218", 12], ["Navigating the cache hierarchy with a single lookup.", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/ISCA.2014.6853203", 12], ["SC2: A statistical compression cache scheme.", ["Angelos Arelakis", "Per Stenstrom"], "https://doi.org/10.1109/ISCA.2014.6853231", 12], ["The Dirty-Block Index.", ["Vivek Seshadri", "Abhishek Bhowmick", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2014.6853204", 12], ["Going vertical in memory management: Handling multiplicity by multi-policy.", ["Lei Liu", "Yong Li", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"], "https://doi.org/10.1109/ISCA.2014.6853214", 12], ["Fine-grain task aggregation and coordination on GPUs.", ["Marc S. Orr", "Bradford M. Beckmann", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/ISCA.2014.6853209", 12], ["Enabling preemptive multiprogramming on GPUs.", ["Ivan Tanasic", "Isaac Gelado", "Javier Cabezas", "Alex Ramirez", "Nacho Navarro", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853208", 12], ["Single-graph multiple flows: Energy efficient design alternative for GPGPUs.", ["Dani Voitsechov", "Yoav Etsion"], "https://doi.org/10.1109/ISCA.2014.6853234", 12], ["HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs.", ["Simone Campanoni", "Kevin Brownell", "Svilen Kanev", "Timothy M. Jones", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853215", 12], ["Efficient digital neurons for large scale cortical architectures.", ["James E. Smith"], "https://doi.org/10.1109/ISCA.2014.6853206", 12], ["An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs.", ["Karthik Swaminathan", "Huichu Liu", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ISCA.2014.6853197", 12], ["STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies.", ["Rangharajan Venkatesan", "Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1109/ISCA.2014.6853233", 12], ["Memory persistency.", ["Steven Pelley", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/ISCA.2014.6853222", 12], ["Reducing access latency of MLC PCMs through line striping.", ["Morteza Hoseinzadeh", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/ISCA.2014.6853228", 12], ["HIOS: A host interface I/O scheduler for Solid State Disks.", ["Myoungsoo Jung", "Wonil Choi", "Shekhar Srikantaiah", "Joonhyuk Yoo", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2014.6853216", 12], ["Towards energy proportionality for large-scale latency-critical workloads.", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Luiz Andre Barroso", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2014.6853237", 12], ["SleepScale: Runtime joint speed scaling and sleep states management for power efficient data centers.", ["Yanpei Liu", "Stark C. Draper", "Nam Sung Kim"], "https://doi.org/10.1109/ISCA.2014.6853235", 12], ["Optimizing virtual machine consolidation performance on NUMA server architecture for cloud workloads.", ["Ming Liu", "Tao Li"], "https://doi.org/10.1109/ISCA.2014.6853224", 12], ["Row-buffer decoupling: A case for low-latency DRAM microarchitecture.", ["Seongil O", "Young Hoon Son", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2014.6853230", 12], ["Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation.", ["Tao Zhang", "Ke Chen", "Cong Xu", "Guangyu Sun", "Tao Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2014.6853217", 12], ["Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors.", ["Yoongu Kim", "Ross Daly", "Jeremie Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2014.6853210", 12], ["Architecture implications of pads as a scarce resource.", ["Runjie Zhang", "Ke Wang", "Brett H. Meyer", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853199", 12], ["Increasing off-chip bandwidth in multi-core processors with switchable pins.", ["Shaoming Chen", "Yue Hu", "Ying Zhang", "Lu Peng", "Jesse Ardonne", "Samuel Irving", "Ashok Srivastava"], "https://doi.org/10.1109/ISCA.2014.6853220", 12], ["A low power and reliable charge pump design for Phase Change Memories.", ["Lei Jiang", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1109/ISCA.2014.6853194", 12], ["Fractal++: Closing the performance gap between fractal and conventional coherence.", ["Gwendolyn Voskuilen", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2014.6853211", 12], ["OmniOrder: Directory-based conflict serialization of transactions.", ["Xuehai Qian", "Benjamin Sahelices", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2014.6853223", 12], ["Pacifier: Record and replay for relaxed-consistency multiprocessors with distributed directory protocol.", ["Xuehai Qian", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1109/ISCA.2014.6853225", 12], ["Replay debugging: Leveraging record and replay for program debugging.", ["Nima Honarmand", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2014.6853229", 2], ["The CHERI capability model: Revisiting RISC in an age of risk.", ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert Norton", "Michael Roe"], "https://doi.org/10.1109/ISCA.2014.6853201", 12], ["CODOMs: Protecting software with Code-centric memory Domains.", ["Lluis Vilanova", "Muli Ben-Yehuda", "Nacho Navarro", "Yoav Etsion", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853202", 12], ["EOLE: Paving the way for an effective implementation of value prediction.", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/ISCA.2014.6853205", 12], ["Improving the energy efficiency of Big Cores.", ["Kenneth Czechowski", "Victor W. Lee", "Ed Grochowski", "Ronny Ronen", "Ronak Singhal", "Richard W. Vuduc", "Pradeep Dubey"], "https://doi.org/10.1109/ISCA.2014.6853219", 12], ["General-purpose code acceleration with limited-precision analog computation.", ["Renee St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853213", 12], ["Race Logic: A hardware acceleration for dynamic programming algorithms.", ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "https://doi.org/10.1109/ISCA.2014.6853226", 12], ["Eliminating redundant fragment shader executions on a mobile GPU via hardware memoization.", ["Jose-Maria Arnau", "Joan-Manuel Parcerisa", "Polychronis Xekalakis"], "https://doi.org/10.1109/ISCA.2014.6853207", 12], ["WebCore: Architectural support for mobile Web browsing.", ["Yuhao Zhu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/ISCA.2014.6853239", 12]]