
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000060                       # Number of seconds simulated
sim_ticks                                    59799450                       # Number of ticks simulated
final_tick                                   59799450                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 310476                       # Simulator instruction rate (inst/s)
host_op_rate                                   354238                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              193357376                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650172                       # Number of bytes of host memory used
host_seconds                                     0.31                       # Real time elapsed on the host
sim_insts                                       96017                       # Number of instructions simulated
sim_ops                                        109553                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           435                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           20736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               31872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        20736                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          20736                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              324                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              174                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  498                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          346759042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          186222449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              532981491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     346759042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         346759042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         346759042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         186222449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             532981491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       324.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       174.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                  990                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          498                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        498                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   31872                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    31872                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                  8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 60                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       59709840                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    498                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      273                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      156                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       50                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples           82                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     369.170732                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    223.207323                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    351.162015                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            25     30.49%     30.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           15     18.29%     48.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           11     13.41%     62.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            7      8.54%     70.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      4.88%     75.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            2      2.44%     78.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      6.10%     84.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      1.22%     85.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           12     14.63%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total            82                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        20736                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        11136                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 346759042.098213255405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 186222448.534225642681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          324                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          174                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     11343900                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      5847890                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35012.04                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33608.56                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       7854290                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 17191790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2490000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15771.67                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34521.67                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        532.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     532.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          4.16                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.16                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.33                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       409                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.13                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      119899.28                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.13                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2263380                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               3742050                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                175680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy          9699690                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          4629120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy           4826640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                29010735                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             485.133810                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              51078025                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        319050                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1300000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      17809370                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     12055120                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        7050565                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     21265345                       # Time in different power states
system.mem_ctrl_1.actEnergy                    235620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    110055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1292340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               2518830                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                327360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         10135740                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          5151840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy           4819440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                27664425                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             462.620058                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              52891280                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        698805                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      17780225                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     13417085                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        4370355                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     22232980                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   25575                       # Number of BP lookups
system.cpu.branchPred.condPredicted             16551                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2009                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                20327                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    7508                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.936095                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2992                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1244                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            1889                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                820                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1069                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           81                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        59799450                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           137471                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              31737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         145790                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       25575                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              11320                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         72263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4160                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            76                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     20445                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   584                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             106160                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.541871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.397509                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    43859     41.31%     41.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7547      7.11%     48.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8124      7.65%     56.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    46630     43.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               106160                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.186039                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.060515                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    27085                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 26093                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     49172                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  1918                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1892                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 6679                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   190                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 135482                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   422                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1892                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    29896                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4846                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16896                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     48243                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  4387                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 130674                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    401                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    396                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1740                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              137423                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                592872                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           143349                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                115620                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    21802                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                834                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            833                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      4478                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                28479                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15865                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3308                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              161                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     123249                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1650                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    117236                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               222                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           15345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        42839                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        106160                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.104333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.175347                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               46770     44.06%     44.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               23140     21.80%     65.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               14654     13.80%     79.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               21596     20.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          106160                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 6      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 74553     63.59%     63.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  585      0.50%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                26605     22.69%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15471     13.20%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 117236                       # Type of FU issued
system.cpu.iq.rate                           0.852805                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             340822                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            140292                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       113984                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 117214                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1042                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4243                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1091                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1892                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4647                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    67                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              124899                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2524                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 28479                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                15865                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                832                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    31                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             66                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1432                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          424                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1856                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                115423                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 26397                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1813                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        41794                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    17469                       # Number of branches executed
system.cpu.iew.exec_stores                      15397                       # Number of stores executed
system.cpu.iew.exec_rate                     0.839617                       # Inst execution rate
system.cpu.iew.wb_sent                         114639                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        114000                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     63038                       # num instructions producing a value
system.cpu.iew.wb_consumers                     92786                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.829266                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.679391                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           15345                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1824                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       101619                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.078076                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.216042                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        48526     47.75%     47.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        19584     19.27%     67.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10558     10.39%     77.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        22951     22.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       101619                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                96017                       # Number of instructions committed
system.cpu.commit.committedOps                 109553                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          39010                       # Number of memory references committed
system.cpu.commit.loads                         24236                       # Number of loads committed
system.cpu.commit.membars                         818                       # Number of memory barriers committed
system.cpu.commit.branches                      16883                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     96671                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1561                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            69960     63.86%     63.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             583      0.53%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           24236     22.12%     86.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          14758     13.47%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            109553                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 22951                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       203436                       # The number of ROB reads
system.cpu.rob.rob_writes                      254350                       # The number of ROB writes
system.cpu.timesIdled                             258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           31311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       96017                       # Number of Instructions Simulated
system.cpu.committedOps                        109553                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.431736                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.431736                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.698453                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.698453                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   122155                       # number of integer regfile reads
system.cpu.int_regfile_writes                   74012                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    425219                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    41726                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   47696                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   3273                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           148.778774                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               39634                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               198                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            200.171717                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155295                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   148.778774                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.290584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.290584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.378906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            161026                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           161026                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        24396                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           24396                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        13405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13405                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          817                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          817                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data          818                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          818                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data        37801                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37801                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37801                       # number of overall hits
system.cpu.dcache.overall_hits::total           37801                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           271                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          499                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data          770                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          770                       # number of overall misses
system.cpu.dcache.overall_misses::total           770                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17631855                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17631855                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32648053                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32648053                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        96135                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        96135                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     50279908                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50279908                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50279908                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50279908                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        24667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        24667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        13904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          818                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          818                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        38571                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        38571                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        38571                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        38571                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010986                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035889                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001222                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001222                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019963                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019963                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65062.195572                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65062.195572                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65426.959920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65426.959920                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        96135                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        96135                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65298.581818                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65298.581818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65298.581818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65298.581818                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          469                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.111111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          133                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          439                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          572                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          572                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          138                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           60                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          198                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          198                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9806640                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9806640                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4776734                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4776734                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14583374                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14583374                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14583374                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14583374                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005133                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71062.608696                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71062.608696                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79612.233333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79612.233333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73653.404040                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73653.404040                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73653.404040                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73653.404040                       # average overall mshr miss latency
system.cpu.dcache.replacements                      4                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.979241                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               20332                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               346                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.763006                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80475                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.979241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.320285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.320285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.444010                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            123016                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           123016                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        19986                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           19986                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        19986                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            19986                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        19986                       # number of overall hits
system.cpu.icache.overall_hits::total           19986                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          459                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           459                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          459                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            459                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          459                       # number of overall misses
system.cpu.icache.overall_misses::total           459                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34523775                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34523775                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     34523775                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34523775                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34523775                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34523775                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        20445                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        20445                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        20445                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        20445                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        20445                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        20445                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022450                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022450                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022450                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022450                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022450                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75215.196078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75215.196078                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75215.196078                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75215.196078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75215.196078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75215.196078                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27103110                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27103110                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27103110                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27103110                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27103110                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27103110                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016972                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016972                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016972                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016972                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016972                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016972                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78106.945245                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78106.945245                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78106.945245                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78106.945245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78106.945245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78106.945245                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          368.826372                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                539                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              498                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.082329                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            70905                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   230.657018                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   138.169354                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.028156                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.016866                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.045023                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          445                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.060791                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses            35442                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses           35442                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           19                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           21                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           40                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           19                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           21                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              40                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           19                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           21                       # number of overall hits
system.cpu.l2cache.overall_hits::total             40                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data           61                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           61                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          328                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          116                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          444                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          328                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          177                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           505                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          328                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          177                       # number of overall misses
system.cpu.l2cache.overall_misses::total          505                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data      4742370                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      4742370                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26243115                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data      9215475                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     35458590                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     26243115                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     13957845                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     40200960                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     26243115                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     13957845                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     40200960                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data           61                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           61                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          347                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          137                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          484                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          347                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          198                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          545                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          347                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          198                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          545                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.945245                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.846715                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.917355                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.945245                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.893939                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.926606                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.945245                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.893939                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.926606                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 77743.770492                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77743.770492                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 80009.496951                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 79443.750000                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 79861.689189                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 80009.496951                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 78857.881356                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 79605.861386                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 80009.496951                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 78857.881356                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 79605.861386                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            3                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            3                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data           61                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           61                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          325                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          113                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          438                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          325                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          174                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          325                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          174                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      4211670                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      4211670                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23224215                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8027925                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     31252140                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     23224215                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     12239595                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     35463810                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     23224215                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     12239595                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     35463810                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.936599                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.824818                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.904959                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.936599                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.878788                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.915596                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.936599                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.878788                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.915596                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69043.770492                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69043.770492                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 71459.123077                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71043.584071                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71351.917808                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 71459.123077                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 70342.500000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71069.759519                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 71459.123077                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 70342.500000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71069.759519                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            554                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           54                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 483                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                 8                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 61                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                61                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            484                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          698                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          400                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1098                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        22144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        12736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    34880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                545                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.084404                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.278248                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      499     91.56%     91.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      8.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  545                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               242730                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              754286                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              431952                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           498                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     59799450                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                437                       # Transaction distribution
system.membus.trans_dist::ReadExReq                61                       # Transaction distribution
system.membus.trans_dist::ReadExResp               61                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           437                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port          996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               498                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     498    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 498                       # Request fanout histogram
system.membus.reqLayer0.occupancy              216630                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1163230                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
