# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/weigao/PHY-Project/example/AU200/fpga_10g/fpga/fpga.srcs/sources_1/ip/eth_xcvr_gt_full/eth_xcvr_gt_full.xci
# IP: The module: 'eth_xcvr_gt_full' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/weigao/PHY-Project/example/AU200/fpga_10g/fpga/fpga.gen/sources_1/ip/eth_xcvr_gt_full/synth/eth_xcvr_gt_full_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'eth_xcvr_gt_full'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: /home/weigao/PHY-Project/example/AU200/fpga_10g/fpga/fpga.gen/sources_1/ip/eth_xcvr_gt_full/synth/eth_xcvr_gt_full.xdc
# XDC: The top module name and the constraint reference have the same name: 'eth_xcvr_gt_full'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: /home/weigao/PHY-Project/example/AU200/fpga_10g/fpga/fpga.srcs/sources_1/ip/eth_xcvr_gt_full/eth_xcvr_gt_full.xci
# IP: The module: 'eth_xcvr_gt_full' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/weigao/PHY-Project/example/AU200/fpga_10g/fpga/fpga.gen/sources_1/ip/eth_xcvr_gt_full/synth/eth_xcvr_gt_full_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'eth_xcvr_gt_full'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: /home/weigao/PHY-Project/example/AU200/fpga_10g/fpga/fpga.gen/sources_1/ip/eth_xcvr_gt_full/synth/eth_xcvr_gt_full.xdc
# XDC: The top module name and the constraint reference have the same name: 'eth_xcvr_gt_full'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
