/*
    Copyright 2023-2026 Hydr8gon

    This file is part of 3Beans.

    3Beans is free software: you can redistribute it and/or modify it
    under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    3Beans is distributed in the hope that it will be useful, but
    WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
    General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with 3Beans. If not, see <https://www.gnu.org/licenses/>.
*/

#pragma once

#include <cstdint>
#include <cstring>

#define DEF_IO08(addr, func) \
    case addr + 0: \
        base &= 0x0; \
        size = 1; \
        func; \
        goto next;

#define DEF_IO16(addr, func) \
    case addr + 0: case addr + 1: \
        base &= 0x1; \
        size = 2; \
        func; \
        goto next;

#define DEF_IO32(addr, func) \
    case addr + 0: case addr + 1: \
    case addr + 2: case addr + 3: \
        base &= 0x3; \
        size = 4; \
        func; \
        goto next;

#define IO_PARAMS mask << (base << 3), data << (base << 3)
#define IO_PARAMS8 data << (base << 3)

class Core;

struct MemMap {
    uint8_t *read, *write;
    uint32_t tag;
};

class Memory {
public:
    MemMap memMap11[0x100000] = {};
    MemMap memMap9[0x100000] = {};

    Memory(Core &core): core(core) {}
    ~Memory();

    bool init();
    void loadOtp(FILE *file);
    void updateMap(bool arm9, uint32_t start, uint32_t end);

    template <typename T> T read(CpuId id, uint32_t address);
    template <typename T> void write(CpuId id, uint32_t address, T value);

    template <typename T> T readFallback(CpuId id, uint32_t address);
    template <typename T> void writeFallback(CpuId id, uint32_t address, T value);

private:
    Core &core;

    uint8_t arm9Ram[0x180000] = {}; // 1.5MB ARM9 internal RAM
    uint8_t vram[0x600000] = {}; // 6MB VRAM
    uint8_t dspWram[0x80000] = {}; // 512KB DSP code/data RAM
    uint8_t axiWram[0x80000] = {}; // 512KB AXI WRAM
    uint8_t fcram[0x8000000] = {}; // 128MB FCRAM
    uint8_t boot11[0x10000] = {}; // 64KB ARM11 boot ROM
    uint8_t boot9[0x10000] = {}; // 64KB ARM9 boot ROM
    uint8_t *fcramExt = nullptr; // 128MB extended FCRAM
    uint8_t *vramExt = nullptr; // 4MB extended VRAM

    uint8_t cfg11Wram32kCode[8] = {};
    uint8_t cfg11Wram32kData[8] = {};
    uint32_t cfg11BrOverlayCnt = 0;
    uint32_t cfg11BrOverlayVal = 0;
    uint32_t cfg11MpCnt = 0;
    uint8_t cfg9Sysprot9 = 0;
    uint8_t cfg9Sysprot11 = 0;
    uint32_t cfg9Extmemcnt9 = 0;
    uint32_t cfg9Bootenv = 0;
    uint32_t prngSource[3] = {};
    uint32_t otpEncrypted[0x40] = {};

    template <typename T> T ioRead(CpuId id, uint32_t address);
    template <typename T> void ioWrite(CpuId id, uint32_t address, T value);

    uint8_t readCfg11Wram32kCode(int i) { return cfg11Wram32kCode[i]; }
    uint8_t readCfg11Wram32kData(int i) { return cfg11Wram32kData[i]; }
    uint32_t readCfg11BrOverlayCnt() { return cfg11BrOverlayCnt; }
    uint32_t readCfg11BrOverlayVal() { return cfg11BrOverlayVal; }
    uint32_t readCfg11MpCnt() { return cfg11MpCnt; }
    uint8_t readCfg9Sysprot9() { return cfg9Sysprot9; }
    uint8_t readCfg9Sysprot11() { return cfg9Sysprot11; }
    uint8_t readCfg9Extmemcnt9() { return cfg9Extmemcnt9; }
    uint32_t readCfg9Bootenv() { return cfg9Bootenv; }
    uint8_t readCfg9Unitinfo();
    uint32_t readPrngSource(int i);
    uint32_t readOtpEncrypted(int i) { return otpEncrypted[i]; }

    void writeCfg11Wram32kCode(int i, uint8_t value);
    void writeCfg11Wram32kData(int i, uint8_t value);
    void writeCfg11BrOverlayCnt(uint32_t mask, uint32_t value);
    void writeCfg11BrOverlayVal(uint32_t mask, uint32_t value);
    void writeCfg11MpCnt(uint32_t mask, uint32_t value);
    void writeCfg9Sysprot9(uint8_t value);
    void writeCfg9Sysprot11(uint8_t value);
    void writeCfg9Extmemcnt9(uint32_t mask, uint32_t value);
    void writeCfg9Bootenv(uint32_t mask, uint32_t value);
};

template <typename T> FORCE_INLINE T Memory::read(CpuId id, uint32_t address) {
    // Look up a readable memory pointer and load an LSB-first value if it exists
    if (uint8_t *data = (id == ARM9 ? memMap9 : memMap11)[address >> 12].read) {
        // Hosts are little-endian, so a single unaligned load matches a byte-wise LSB-first read
        T value;
        memcpy(&value, data + (address & 0xFFF), sizeof(T));
        return value;
    }
    return readFallback<T>(id, address);
}

template <typename T> FORCE_INLINE void Memory::write(CpuId id, uint32_t address, T value) {
    // Look up a writable memory pointer and adjust its tag to signal change
    MemMap &map = (id == ARM9 ? memMap9 : memMap11)[address >> 12];
    map.tag++;

    // Store an LSB-first value if the pointer exists, or fall back
    if (uint8_t *data = map.write) {
        // Hosts are little-endian, so a single unaligned store matches a byte-wise LSB-first write
        memcpy(data + (address & 0xFFF), &value, sizeof(T));
        return;
    }
    return writeFallback<T>(id, address, value);
}
