$date
	Sat Oct 22 19:32:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#741347
b110 !
1"
#741350
b110 &
b110 %
1$
#741351
0"
#741354
b11 &
b11 %
#741358
b1010 &
b1010 %
#741362
b101 &
b101 %
#741366
b10000 &
b10000 %
#741370
b1000 &
b1000 %
#741374
b100 &
b100 %
#741378
b10 &
b10 %
#741382
b1 &
1#
b1 %
#741386
b0 &
b0 %
0#
0$
#1716581
b11101 !
1"
#1716582
b11101 &
b11101 %
1$
#1716583
0"
#1716586
b1011000 &
b1011000 %
#1716590
b101100 &
b101100 %
#1716594
b10110 &
b10110 %
#1716598
b1011 &
b1011 %
#1716602
b100010 &
b100010 %
#1716606
b10001 &
b10001 %
#1716610
b110100 &
b110100 %
#1716614
b11010 &
b11010 %
#1716618
b1101 &
b1101 %
#1716622
b101000 &
b101000 %
#1716626
b10100 &
b10100 %
#1716630
b1010 &
b1010 %
#1716634
b101 &
b101 %
#1716638
b10000 &
b10000 %
#1716642
b1000 &
b1000 %
#1716646
b100 &
b100 %
#1716650
b10 &
b10 %
#1716654
b1 &
1#
b1 %
#1716658
b0 &
b0 %
0#
0$
#2706868
b10101 !
1"
#2706870
b10101 &
b10101 %
1$
#2706871
0"
#2706874
b1000000 &
b1000000 %
#2706878
b100000 &
b100000 %
#2706882
b10000 &
b10000 %
#2706886
b1000 &
b1000 %
#2706890
b100 &
b100 %
#2706894
b10 &
b10 %
#2706898
b1 &
b1 %
1#
#2706902
b0 &
0#
b0 %
0$
#4500012
