# Changelog

All notable changes to this project will be documented in this file.

The format is based on [Keep a Changelog](https://keepachangelog.com/en/1.0.0/), and this project adheres
to [Semantic Versioning](https://semver.org/spec/v2.0.0.html).

## Unreleased

### 添加

### 修复

### 删除

## [0.0.0] - 2023-04-06

### 添加

- SPI模块的初始化、单倍速读和写功能
- GPIO模块的模式配置、数字输入和数字输出
- UART模块的发功能
- SPI、UART的时钟配置和时钟单位
- RISC-V平台下的PLIC中断管理器
- DDR内存的容量探测
- 支持D1类平台的GPIO、SPI和UART兼容性及其中断编号

[Unreleased]: https://github.com/rustsbi/rustsbi/compare/v0.0.0...HEAD
[0.0.0]: https://github.com/rustsbi/allwinner-hal/releases/tag/v0.0.0
