# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_gcd_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_file_io_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_gcd.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -voptargs=+acc +notimingchecks -noglitch work.conf_tb_siso_gen_gcd
# vsim -voptargs="+acc" "+notimingchecks" -noglitch work.conf_tb_siso_gen_gcd 
# Start time: 12:17:51 on Sep 05,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_gcd#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(gcd)#1
# Loading work.tvc_siso_gen(file_io)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_siso_gen_top/tg/duv/scan_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_siso_gen_top/tg/tvc/scan_in has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/tb_siso_gen_top/tg/data_in
add wave -position end  sim:/tb_siso_gen_top/tg/data_out
add wave -position end  sim:/tb_siso_gen_top/tg/clk
add wave -position end  sim:/tb_siso_gen_top/tg/reset
add wave -position end  sim:/tb_siso_gen_top/tg/req
add wave -position end  sim:/tb_siso_gen_top/tg/ready
# Load canceled
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 13500 ns  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/stimuli File: /home/s3310914/Documents/syn/tvc_siso_gen_file_io_arch.vhd
# Break in Process stimuli at /home/s3310914/Documents/syn/tvc_siso_gen_file_io_arch.vhd line 87
# Causality operation skipped due to absence of debug database file
