ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_cfft_radix4_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_radix4_butterfly_q15,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_radix4_butterfly_q15
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_radix4_butterfly_q15:
  27              	.LVL0:
  28              	.LFB146:
  29              		.file 1 ".//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c"
   1:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /* ----------------------------------------------------------------------
   2:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Project:      CMSIS DSP Library
   3:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Title:        arm_cfft_radix4_q15.c
   4:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Description:  This file has function definition of Radix-4 FFT & IFFT function and
   5:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *               In-place bit reversal using bit reversal table
   6:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
   7:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * $Date:        18. March 2019
   8:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * $Revision:    V1.6.0
   9:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  10:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Target Processor: Cortex-M cores
  11:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * -------------------------------------------------------------------- */
  12:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
  13:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  14:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  15:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  16:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  17:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  18:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * not use this file except in compliance with the License.
  19:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * You may obtain a copy of the License at
  20:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  21:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  22:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  23:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  24:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  25:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  26:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * See the License for the specific language governing permissions and
  27:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * limitations under the License.
  28:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  29:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 2


  30:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #include "arm_math.h"
  31:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  32:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  33:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_q15(
  34:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
  35:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
  36:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
  37:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier);
  38:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  39:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_inverse_q15(
  40:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
  41:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
  42:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
  43:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier);
  44:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  45:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_bitreversal_q15(
  46:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc,
  47:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
  48:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint16_t bitRevFactor,
  49:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const uint16_t * pBitRevTab);
  50:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  51:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  52:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @ingroup groupTransforms
  53:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  54:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  55:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  56:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @addtogroup ComplexFFT
  57:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @{
  58:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  59:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  60:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  61:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  62:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @brief               Processing function for the Q15 CFFT/CIFFT.
  63:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @deprecated          Do not use this function.  It has been superseded by \ref arm_cfft_q15 and w
  64:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     S     points to an instance of the Q15 CFFT/CIFFT structure.
  65:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in,out] pSrc  points to the complex data buffer. Processing occurs in-place.
  66:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @return        none
  67:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  
  68:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @par Input and output formats:
  69:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  Internally input is downscaled by 2 for every stage to avoid saturations inside CF
  70:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  Hence the output format is different for different FFT sizes.
  71:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  The input and output formats for different FFT sizes and number of bits to upscale
  72:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @par
  73:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  \image html CFFTQ15.gif "Input and Output Formats for Q15 CFFT"
  74:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  \image html CIFFTQ15.gif "Input and Output Formats for Q15 CIFFT"
  75:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  76:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  77:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_cfft_radix4_q15(
  78:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const arm_cfft_radix4_instance_q15 * S,
  79:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc)
  80:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** {
  81:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->ifftFlag == 1U)
  82:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  83:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Complex IFFT radix-4  */
  84:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_radix4_butterfly_inverse_q15(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  85:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  86:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   else
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 3


  87:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  88:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Complex FFT radix-4  */
  89:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_radix4_butterfly_q15(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  90:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  91:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  92:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->bitReverseFlag == 1U)
  93:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  94:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Bit Reversal */
  95:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_bitreversal_q15(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  96:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  97:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  98:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** }
  99:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 100:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
 101:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @} end of ComplexFFT group
 102:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 103:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 104:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
 105:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Radix-4 FFT algorithm used is :
 106:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 107:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Input real and imaginary data:
 108:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n) = xa + j * ya
 109:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/4 ) = xb + j * yb
 110:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/2 ) = xc + j * yc
 111:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+3N 4) = xd + j * yd
 112:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 113:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 114:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Output real and imaginary data:
 115:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r) = xa'+ j * ya'
 116:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+1) = xb'+ j * yb'
 117:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+2) = xc'+ j * yc'
 118:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+3) = xd'+ j * yd'
 119:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 120:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 121:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Twiddle factors for radix-4 FFT:
 122:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Wn = co1 + j * (- si1)
 123:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W2n = co2 + j * (- si2)
 124:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W3n = co3 + j * (- si3)
 125:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  
 126:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * The real and imaginary output values for the radix-4 butterfly are
 127:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xa' = xa + xb + xc + xd
 128:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * ya' = ya + yb + yc + yd
 129:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1)
 130:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1)
 131:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2)
 132:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2)
 133:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3)
 134:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3)
 135:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 136:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 137:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 138:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
 139:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @brief         Core function for the Q15 CFFT butterfly process.
 140:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in,out] pSrc16          points to the in-place buffer of Q15 data type
 141:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     fftLen           length of the FFT
 142:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     pCoef16         points to twiddle coefficient buffer
 143:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wi
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 4


 144:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @return        none
 145:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 146:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 147:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_q15(
 148:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
 149:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
 150:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
 151:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier)
 152:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** {
  30              		.loc 1 152 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 72
  33              		@ frame_needed = 0, uses_anonymous_args = 0
 153:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 154:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #if defined (ARM_MATH_DSP)
 155:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 156:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t R, S, T, U;
  34              		.loc 1 156 9 view .LVU1
 157:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t C1, C2, C3, out1, out2;
  35              		.loc 1 157 9 view .LVU2
 158:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, j, k;
  36              		.loc 1 158 9 view .LVU3
 159:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 160:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *ptr1;
  37              		.loc 1 160 9 view .LVU4
 161:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi0;
  38              		.loc 1 161 9 view .LVU5
 162:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi1;
  39              		.loc 1 162 9 view .LVU6
 163:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi2;
  40              		.loc 1 163 9 view .LVU7
 164:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi3;
  41              		.loc 1 164 9 view .LVU8
 165:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 166:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t xaya, xbyb, xcyc, xdyd;
  42              		.loc 1 166 9 view .LVU9
 167:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 168:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
 169:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 170:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
 171:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 172:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
 173:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
  43              		.loc 1 173 3 view .LVU10
 152:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  44              		.loc 1 152 1 is_stmt 0 view .LVU11
  45 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 36
  48              		.cfi_offset 4, -36
  49              		.cfi_offset 5, -32
  50              		.cfi_offset 6, -28
  51              		.cfi_offset 7, -24
  52              		.cfi_offset 8, -20
  53              		.cfi_offset 9, -16
  54              		.cfi_offset 10, -12
  55              		.cfi_offset 11, -8
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 5


  56              		.cfi_offset 14, -4
  57 0004 0C46     		mov	r4, r1
  58 0006 93B0     		sub	sp, sp, #76
  59              	.LCFI1:
  60              		.cfi_def_cfa_offset 112
 152:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  61              		.loc 1 152 1 view .LVU12
  62 0008 0746     		mov	r7, r0
  63 000a 9A46     		mov	r10, r3
  64 000c 0F90     		str	r0, [sp, #60]
 174:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 175:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 176:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
 177:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
 178:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 179:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
 180:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
 181:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 182:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
 183:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
 184:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 185:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi0 = pSrc16;
 186:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi1 = pSi0 + 2 * n2;
  65              		.loc 1 186 15 view .LVU13
  66 000e 24F00300 		bic	r0, r4, #3
  67              	.LVL1:
 177:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  68              		.loc 1 177 6 view .LVU14
  69 0012 A608     		lsrs	r6, r4, #2
 152:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  70              		.loc 1 152 1 view .LVU15
  71 0014 0191     		str	r1, [sp, #4]
  72              	.LVL2:
 174:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
  73              		.loc 1 174 3 is_stmt 1 view .LVU16
 177:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  74              		.loc 1 177 3 view .LVU17
 187:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
  75              		.loc 1 187 15 is_stmt 0 view .LVU18
  76 0016 07EB4005 		add	r5, r7, r0, lsl #1
 180:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  77              		.loc 1 180 6 view .LVU19
  78 001a 0021     		movs	r1, #0
  79              	.LVL3:
 186:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
  80              		.loc 1 186 15 view .LVU20
  81 001c 3C18     		adds	r4, r7, r0
  82              	.LVL4:
 177:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  83              		.loc 1 177 6 view .LVU21
  84 001e B146     		mov	r9, r6
  85 0020 1196     		str	r6, [sp, #68]
  86              	.LVL5:
 180:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  87              		.loc 1 180 3 is_stmt 1 view .LVU22
 183:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  88              		.loc 1 183 3 view .LVU23
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 6


 185:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi1 = pSi0 + 2 * n2;
  89              		.loc 1 185 3 view .LVU24
 186:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
  90              		.loc 1 186 3 view .LVU25
  91              		.loc 1 187 3 view .LVU26
 188:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi3 = pSi2 + 2 * n2;
  92              		.loc 1 188 3 view .LVU27
  93              	.LBB338:
  94              	.LBB339:
  95              		.file 2 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 7


  48:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 8


 105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 9


 162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 10


 219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 11


 276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 12


 333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 13


 390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 14


 447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 15


 504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 16


 561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 17


 618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 18


 675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 19


 732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 20


 789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 21


 846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 22


 903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 23


 960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 24


1017:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 25


1074:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 26


1131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 27


1188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 28


1245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 29


1302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 30


1359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 31


1416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 32


1473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 33


1530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 34


1587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 35


1644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 36


1701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  96              		.loc 2 1739 3 is_stmt 0 view .LVU28
  97 0022 0B46     		mov	r3, r1
  98              	.LVL6:
  99              		.loc 2 1739 3 view .LVU29
 100              	.LBE339:
 101              	.LBE338:
 102              		.loc 1 188 15 view .LVU30
 103 0024 2844     		add	r0, r0, r5
 104              	.LVL7:
 189:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 190:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
 191:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 192:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
 193:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 194:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 195:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
 196:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 197:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Reading i0, i0+fftLen/2 inputs */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 37


 198:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 199:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi0);
 200:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0); /* this is just a SIMD arithmetic shift right by 1 */
 201:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0); /* it turns out doing this twice is 2 cycles, the alternative takes 3 cycl
 202:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
 203:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 2;       // alternative code that takes 3 cycles
 204:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****      T = ((T >> 2) & 0xFFFF0000) | (in & 0xFFFF);
 205:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** */
 206:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 207:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 208:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = read_q15x2 (pSi2);
 209:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 210:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 211:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 212:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc) ) */
 213:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(T, S);
 214:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 215:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc) ) */
 216:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(T, S);
 217:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 218:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 219:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 220:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
 221:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 222:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 223:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 224:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 225:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
 226:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 227:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 229:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd) ) */
 230:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(T, U);
 231:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 232:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 233:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 234:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 235:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi0, __SHADD16(R, T));
 236:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 237:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc) - (yb + yd), (xa + xc)- (xb + xd)) */
 238:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSUB16(R, T);
 239:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 240:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from SIMD Coefficient pointer */
 241:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 242:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 243:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 244:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 245:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C2, R) >> 16U;
 246:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 247:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C2, R);
 248:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 249:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 250:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(R, C2) >> 16U;
 251:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 252:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C2, R);
 253:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 254:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 38


 255:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
 256:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb, xb) */
 257:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
 258:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 259:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 260:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 261:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
 262:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
 263:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi1, (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 105              		.loc 1 263 28 view .LVU31
 106 0026 8E4E     		ldr	r6, .L17
 107              	.LVL8:
 108              		.loc 1 263 28 view .LVU32
 109 0028 9446     		mov	ip, r2
 152:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 110              		.loc 1 152 1 view .LVU33
 111 002a 1092     		str	r2, [sp, #64]
 112              	.LVL9:
 113              	.L2:
 193:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 114              		.loc 1 193 3 is_stmt 1 discriminator 1 view .LVU34
 199:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0); /* this is just a SIMD arithmetic shift right by 1 */
 115              		.loc 1 199 5 discriminator 1 view .LVU35
 116              		.file 3 ".//Libraries/CMSIS/DSP/Include/arm_math.h"
   1:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 39


  34:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 40


  91:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 41


 148:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 42


 205:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 43


 262:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 44


 319:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:.//Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 45


 376:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 46


 433:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 117              		.loc 3 457 3 discriminator 1 view .LVU36
 458:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 118              		.loc 3 459 3 discriminator 1 view .LVU37
 460:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 119              		.loc 3 461 3 discriminator 1 view .LVU38
 200:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0); /* it turns out doing this twice is 2 cycles, the alternative takes 3 cycl
 120              		.loc 1 200 5 discriminator 1 view .LVU39
 121              	.LBB341:
 122              	.LBI338:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 123              		.loc 2 1735 31 discriminator 1 view .LVU40
 124              	.LBB340:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 125              		.loc 2 1737 3 discriminator 1 view .LVU41
 126              		.loc 2 1739 3 discriminator 1 view .LVU42
 127 002c D7F800E0 		ldr	lr, [r7]	@ unaligned
 128              		.syntax unified
 129              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 130 0030 9EFA23FE 		shadd16 lr, lr, r3
 131              	@ 0 "" 2
 132              	.LVL10:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 133              		.loc 2 1740 3 discriminator 1 view .LVU43
 134              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU44
 135              		.thumb
 136              		.syntax unified
 137              	.LBE340:
 138              	.LBE341:
 201:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
 139              		.loc 1 201 5 is_stmt 1 discriminator 1 view .LVU45
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 47


 140              	.LBB342:
 141              	.LBI342:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 142              		.loc 2 1735 31 discriminator 1 view .LVU46
 143              	.LBB343:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 144              		.loc 2 1737 3 discriminator 1 view .LVU47
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 145              		.loc 2 1739 3 discriminator 1 view .LVU48
 146              		.syntax unified
 147              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 148 0034 9EFA23FE 		shadd16 lr, lr, r3
 149              	@ 0 "" 2
 150              	.LVL11:
 151              		.loc 2 1740 3 discriminator 1 view .LVU49
 152              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU50
 153              		.thumb
 154              		.syntax unified
 155              	.LBE343:
 156              	.LBE342:
 208:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 157              		.loc 1 208 5 is_stmt 1 discriminator 1 view .LVU51
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 158              		.loc 3 457 3 discriminator 1 view .LVU52
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 159              		.loc 3 459 3 discriminator 1 view .LVU53
 160              		.loc 3 461 3 discriminator 1 view .LVU54
 209:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 161              		.loc 1 209 5 discriminator 1 view .LVU55
 162              	.LBB344:
 163              	.LBI344:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 164              		.loc 2 1735 31 discriminator 1 view .LVU56
 165              	.LBB345:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 166              		.loc 2 1737 3 discriminator 1 view .LVU57
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 167              		.loc 2 1739 3 discriminator 1 view .LVU58
 168 0038 2A68     		ldr	r2, [r5]	@ unaligned
 169              		.syntax unified
 170              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 171 003a 92FA23F2 		shadd16 r2, r2, r3
 172              	@ 0 "" 2
 173              	.LVL12:
 174              		.loc 2 1740 3 discriminator 1 view .LVU59
 175              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU60
 176              		.thumb
 177              		.syntax unified
 178              	.LBE345:
 179              	.LBE344:
 210:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 180              		.loc 1 210 5 is_stmt 1 discriminator 1 view .LVU61
 181              	.LBB346:
 182              	.LBI346:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 183              		.loc 2 1735 31 discriminator 1 view .LVU62
 184              	.LBB347:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 48


1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185              		.loc 2 1737 3 discriminator 1 view .LVU63
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 186              		.loc 2 1739 3 discriminator 1 view .LVU64
 187              		.syntax unified
 188              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 189 003e 92FA23F2 		shadd16 r2, r2, r3
 190              	@ 0 "" 2
 191              	.LVL13:
 192              		.loc 2 1740 3 discriminator 1 view .LVU65
 193              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU66
 194              		.thumb
 195              		.syntax unified
 196              	.LBE347:
 197              	.LBE346:
 213:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 198              		.loc 1 213 5 is_stmt 1 discriminator 1 view .LVU67
 199              	.LBB348:
 200              	.LBI348:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 201              		.loc 2 1727 31 discriminator 1 view .LVU68
 202              	.LBB349:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 203              		.loc 2 1729 3 discriminator 1 view .LVU69
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 204              		.loc 2 1731 3 discriminator 1 view .LVU70
 205              		.syntax unified
 206              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 207 0042 9EFA12F8 		qadd16 r8, lr, r2
 208              	@ 0 "" 2
 209              	.LVL14:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 210              		.loc 2 1732 3 discriminator 1 view .LVU71
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211              		.loc 2 1732 3 is_stmt 0 discriminator 1 view .LVU72
 212              		.thumb
 213              		.syntax unified
 214              	.LBE349:
 215              	.LBE348:
 216:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 216              		.loc 1 216 5 is_stmt 1 discriminator 1 view .LVU73
 217              	.LBB350:
 218              	.LBI350:
1741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 49


1755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
 219              		.loc 2 1775 31 discriminator 1 view .LVU74
 220              	.LBB351:
1776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221              		.loc 2 1777 3 discriminator 1 view .LVU75
1778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 222              		.loc 2 1779 3 discriminator 1 view .LVU76
 223              		.syntax unified
 224              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 225 0046 DEFA12FE 		qsub16 lr, lr, r2
 226              	@ 0 "" 2
 227              	.LVL15:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 228              		.loc 2 1780 3 discriminator 1 view .LVU77
 229              		.loc 2 1780 3 is_stmt 0 discriminator 1 view .LVU78
 230              		.thumb
 231              		.syntax unified
 232              	.LBE351:
 233              	.LBE350:
 220:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 234              		.loc 1 220 5 is_stmt 1 discriminator 1 view .LVU79
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 235              		.loc 3 457 3 discriminator 1 view .LVU80
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 236              		.loc 3 459 3 discriminator 1 view .LVU81
 237              		.loc 3 461 3 discriminator 1 view .LVU82
 221:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 238              		.loc 1 221 5 discriminator 1 view .LVU83
 239              	.LBB352:
 240              	.LBI352:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 241              		.loc 2 1735 31 discriminator 1 view .LVU84
 242              	.LBB353:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243              		.loc 2 1737 3 discriminator 1 view .LVU85
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 50


1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 244              		.loc 2 1739 3 discriminator 1 view .LVU86
 245 004a 2268     		ldr	r2, [r4]	@ unaligned
 246              		.syntax unified
 247              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 248 004c 92FA23F2 		shadd16 r2, r2, r3
 249              	@ 0 "" 2
 250              	.LVL16:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 251              		.loc 2 1740 3 discriminator 1 view .LVU87
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU88
 253              		.thumb
 254              		.syntax unified
 255              	.LBE353:
 256              	.LBE352:
 222:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 257              		.loc 1 222 5 is_stmt 1 discriminator 1 view .LVU89
 258              	.LBB354:
 259              	.LBI354:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 260              		.loc 2 1735 31 discriminator 1 view .LVU90
 261              	.LBB355:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 262              		.loc 2 1737 3 discriminator 1 view .LVU91
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 263              		.loc 2 1739 3 discriminator 1 view .LVU92
 264              		.syntax unified
 265              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 266 0050 92FA23F2 		shadd16 r2, r2, r3
 267              	@ 0 "" 2
 268              	.LVL17:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 269              		.loc 2 1740 3 discriminator 1 view .LVU93
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 270              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU94
 271              		.thumb
 272              		.syntax unified
 273              	.LBE355:
 274              	.LBE354:
 225:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 275              		.loc 1 225 5 is_stmt 1 discriminator 1 view .LVU95
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 276              		.loc 3 457 3 discriminator 1 view .LVU96
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 277              		.loc 3 459 3 discriminator 1 view .LVU97
 278              		.loc 3 461 3 discriminator 1 view .LVU98
 226:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 279              		.loc 1 226 5 discriminator 1 view .LVU99
 280              	.LBB356:
 281              	.LBI356:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 282              		.loc 2 1735 31 discriminator 1 view .LVU100
 283              	.LBB357:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 284              		.loc 2 1737 3 discriminator 1 view .LVU101
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 51


 285              		.loc 2 1739 3 discriminator 1 view .LVU102
 286 0054 D0F800B0 		ldr	fp, [r0]	@ unaligned
 287              		.syntax unified
 288              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 289 0058 9BFA23FB 		shadd16 fp, fp, r3
 290              	@ 0 "" 2
 291              	.LVL18:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 292              		.loc 2 1740 3 discriminator 1 view .LVU103
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU104
 294              		.thumb
 295              		.syntax unified
 296              	.LBE357:
 297              	.LBE356:
 227:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 298              		.loc 1 227 5 is_stmt 1 discriminator 1 view .LVU105
 299              	.LBB358:
 300              	.LBI358:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 301              		.loc 2 1735 31 discriminator 1 view .LVU106
 302              	.LBB359:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 303              		.loc 2 1737 3 discriminator 1 view .LVU107
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 304              		.loc 2 1739 3 discriminator 1 view .LVU108
 305              		.syntax unified
 306              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 307 005c 9BFA23FB 		shadd16 fp, fp, r3
 308              	@ 0 "" 2
 309              	.LVL19:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 310              		.loc 2 1740 3 discriminator 1 view .LVU109
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 311              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU110
 312              		.thumb
 313              		.syntax unified
 314              	.LBE359:
 315              	.LBE358:
 230:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 316              		.loc 1 230 5 is_stmt 1 discriminator 1 view .LVU111
 317              	.LBB360:
 318              	.LBI360:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 319              		.loc 2 1727 31 discriminator 1 view .LVU112
 320              	.LBB361:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 321              		.loc 2 1729 3 discriminator 1 view .LVU113
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 322              		.loc 2 1731 3 discriminator 1 view .LVU114
 323              		.syntax unified
 324              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 325 0060 92FA1BF2 		qadd16 r2, r2, fp
 326              	@ 0 "" 2
 327              	.LVL20:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 328              		.loc 2 1732 3 discriminator 1 view .LVU115
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 52


1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 329              		.loc 2 1732 3 is_stmt 0 discriminator 1 view .LVU116
 330              		.thumb
 331              		.syntax unified
 332              	.LBE361:
 333              	.LBE360:
 235:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 334              		.loc 1 235 5 is_stmt 1 discriminator 1 view .LVU117
 335              	.LBB362:
 336              	.LBI362:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 337              		.loc 2 1735 31 discriminator 1 view .LVU118
 338              	.LBB363:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339              		.loc 2 1737 3 discriminator 1 view .LVU119
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 340              		.loc 2 1739 3 discriminator 1 view .LVU120
 341              		.syntax unified
 342              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 343 0064 98FA22FB 		shadd16 fp, r8, r2
 344              	@ 0 "" 2
 345              	.LVL21:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 346              		.loc 2 1740 3 discriminator 1 view .LVU121
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 347              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU122
 348              		.thumb
 349              		.syntax unified
 350              	.LBE363:
 351              	.LBE362:
 352              	.LBB364:
 353              	.LBI364:
 462:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 473:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 476:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 478:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 479:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 481:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 482:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 483:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 484:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 485:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
 486:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 53


 487:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 488:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 489:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 491:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 492:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 493:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 494:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 495:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 496:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 497:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 498:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 499:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 500:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 501:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
 354              		.loc 3 502 27 is_stmt 1 discriminator 1 view .LVU123
 355              	.LBB365:
 503:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 504:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t    value)
 505:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 356              		.loc 3 506 3 discriminator 1 view .LVU124
 507:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ15, &val, 4);
 357              		.loc 3 508 3 discriminator 1 view .LVU125
 358 0068 47F804BB 		str	fp, [r7], #4	@ unaligned
 359              	.LVL22:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 360              		.loc 3 509 3 discriminator 1 view .LVU126
 361              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU127
 362              	.LBE365:
 363              	.LBE364:
 238:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 364              		.loc 1 238 5 is_stmt 1 discriminator 1 view .LVU128
 365              	.LBB366:
 366              	.LBI366:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 367              		.loc 2 1775 31 discriminator 1 view .LVU129
 368              	.LBB367:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 369              		.loc 2 1777 3 discriminator 1 view .LVU130
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 370              		.loc 2 1779 3 discriminator 1 view .LVU131
 371              		.syntax unified
 372              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 373 006c D8FA12F8 		qsub16 r8, r8, r2
 374              	@ 0 "" 2
 375              	.LVL23:
 376              		.loc 2 1780 3 discriminator 1 view .LVU132
 377              		.loc 2 1780 3 is_stmt 0 discriminator 1 view .LVU133
 378              		.thumb
 379              		.syntax unified
 380              	.LBE367:
 381              	.LBE366:
 241:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 382              		.loc 1 241 5 is_stmt 1 discriminator 1 view .LVU134
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 54


 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 383              		.loc 3 457 3 discriminator 1 view .LVU135
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 384              		.loc 3 459 3 discriminator 1 view .LVU136
 385 0070 5CF83120 		ldr	r2, [ip, r1, lsl #3]	@ unaligned
 386              	.LVL24:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 387              		.loc 3 461 3 discriminator 1 view .LVU137
 245:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 388              		.loc 1 245 5 discriminator 1 view .LVU138
 389              	.LBB368:
 390              	.LBI368:
1781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 55


1826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 56


1883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 57


1940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
 391              		.loc 2 1973 31 discriminator 1 view .LVU139
 392              	.LBB369:
1974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 393              		.loc 2 1975 3 discriminator 1 view .LVU140
1976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 394              		.loc 2 1977 3 discriminator 1 view .LVU141
 395              		.syntax unified
 396              	@ 1977 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 397 0074 22FB08FB 		smuad fp, r2, r8
 398              	@ 0 "" 2
 399              	.LVL25:
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 400              		.loc 2 1978 3 discriminator 1 view .LVU142
 401              		.loc 2 1978 3 is_stmt 0 discriminator 1 view .LVU143
 402              		.thumb
 403              		.syntax unified
 404              	.LBE369:
 405              	.LBE368:
 247:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 406              		.loc 1 247 5 is_stmt 1 discriminator 1 view .LVU144
 407              	.LBB370:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 58


 408              	.LBI370:
1979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2003:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2004:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
2006:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2008:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2009:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2010:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
2012:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2013:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
2015:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2016:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2017:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2018:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
2020:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2021:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
2023:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2025:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2026:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2027:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
2029:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2030:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
2032:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2033:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2034:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 59


2035:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2036:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
2037:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2038:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
2040:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2042:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2045:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2046:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
 409              		.loc 2 2047 31 discriminator 1 view .LVU145
 410              	.LBB371:
2048:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 411              		.loc 2 2049 3 discriminator 1 view .LVU146
2050:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 412              		.loc 2 2051 3 discriminator 1 view .LVU147
 413              		.syntax unified
 414              	@ 2051 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 415 0078 42FB18F8 		smusdx r8, r2, r8
 416              	@ 0 "" 2
 417              	.LVL26:
2052:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 418              		.loc 2 2052 3 discriminator 1 view .LVU148
 419              		.loc 2 2052 3 is_stmt 0 discriminator 1 view .LVU149
 420              		.thumb
 421              		.syntax unified
 422              	.LBE371:
 423              	.LBE370:
 257:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 424              		.loc 1 257 5 is_stmt 1 discriminator 1 view .LVU150
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 425              		.loc 3 457 3 discriminator 1 view .LVU151
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 426              		.loc 3 459 3 discriminator 1 view .LVU152
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 427              		.loc 3 461 3 discriminator 1 view .LVU153
 258:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 428              		.loc 1 258 5 discriminator 1 view .LVU154
 429              	.LBB372:
 430              	.LBI372:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 431              		.loc 2 1735 31 discriminator 1 view .LVU155
 432              	.LBB373:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 433              		.loc 2 1737 3 discriminator 1 view .LVU156
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 434              		.loc 2 1739 3 discriminator 1 view .LVU157
 435 007c 2268     		ldr	r2, [r4]	@ unaligned
 436              	.LVL27:
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 437              		.loc 2 1739 3 is_stmt 0 discriminator 1 view .LVU158
 438              		.syntax unified
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 60


 439              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 440 007e 92FA23F2 		shadd16 r2, r2, r3
 441              	@ 0 "" 2
 442              	.LVL28:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 443              		.loc 2 1740 3 is_stmt 1 discriminator 1 view .LVU159
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 444              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU160
 445              		.thumb
 446              		.syntax unified
 447              	.LBE373:
 448              	.LBE372:
 259:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 449              		.loc 1 259 5 is_stmt 1 discriminator 1 view .LVU161
 450              	.LBB374:
 451              	.LBI374:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 452              		.loc 2 1735 31 discriminator 1 view .LVU162
 453              	.LBB375:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 454              		.loc 2 1737 3 discriminator 1 view .LVU163
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455              		.loc 2 1739 3 discriminator 1 view .LVU164
 456              		.syntax unified
 457              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 458 0082 92FA23F2 		shadd16 r2, r2, r3
 459              	@ 0 "" 2
 460              	.LVL29:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 461              		.loc 2 1740 3 discriminator 1 view .LVU165
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 462              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU166
 463              		.thumb
 464              		.syntax unified
 465              	.LBE375:
 466              	.LBE374:
 467              		.loc 1 263 5 is_stmt 1 discriminator 1 view .LVU167
 468              	.LBB376:
 469              	.LBI376:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 470              		.loc 3 502 27 discriminator 1 view .LVU168
 471              	.LBB377:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 472              		.loc 3 506 3 discriminator 1 view .LVU169
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 473              		.loc 3 508 3 discriminator 1 view .LVU170
 474              	.LBE377:
 475              	.LBE376:
 476              		.loc 1 263 28 is_stmt 0 discriminator 1 view .LVU171
 477 0086 08EA0608 		and	r8, r8, r6
 478              	.LVL30:
 479              		.loc 1 263 5 discriminator 1 view .LVU172
 480 008a 48EA1B48 		orr	r8, r8, fp, lsr #16
 481              	.LBB379:
 482              	.LBB378:
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 483              		.loc 3 508 3 discriminator 1 view .LVU173
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 61


 484 008e 44F8048B 		str	r8, [r4], #4	@ unaligned
 485              	.LVL31:
 486              		.loc 3 509 3 is_stmt 1 discriminator 1 view .LVU174
 487              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU175
 488              	.LBE378:
 489              	.LBE379:
 264:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 265:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
 266:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U = packed(yd, xd) */
 267:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
 490              		.loc 1 267 5 is_stmt 1 discriminator 1 view .LVU176
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 491              		.loc 3 457 3 discriminator 1 view .LVU177
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 492              		.loc 3 459 3 discriminator 1 view .LVU178
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 493              		.loc 3 461 3 discriminator 1 view .LVU179
 268:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 494              		.loc 1 268 5 discriminator 1 view .LVU180
 495              	.LBB380:
 496              	.LBI380:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 497              		.loc 2 1735 31 discriminator 1 view .LVU181
 498              	.LBB381:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 499              		.loc 2 1737 3 discriminator 1 view .LVU182
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 500              		.loc 2 1739 3 discriminator 1 view .LVU183
 501 0092 D0F80080 		ldr	r8, [r0]	@ unaligned
 502              		.syntax unified
 503              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 504 0096 98FA23F8 		shadd16 r8, r8, r3
 505              	@ 0 "" 2
 506              	.LVL32:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 507              		.loc 2 1740 3 discriminator 1 view .LVU184
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 508              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU185
 509              		.thumb
 510              		.syntax unified
 511              	.LBE381:
 512              	.LBE380:
 269:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 513              		.loc 1 269 5 is_stmt 1 discriminator 1 view .LVU186
 514              	.LBB382:
 515              	.LBI382:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 516              		.loc 2 1735 31 discriminator 1 view .LVU187
 517              	.LBB383:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 518              		.loc 2 1737 3 discriminator 1 view .LVU188
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 519              		.loc 2 1739 3 discriminator 1 view .LVU189
 520              		.syntax unified
 521              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 522 009a 98FA23F8 		shadd16 r8, r8, r3
 523              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 62


 524              	.LVL33:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 525              		.loc 2 1740 3 discriminator 1 view .LVU190
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 526              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU191
 527              		.thumb
 528              		.syntax unified
 529              	.LBE383:
 530              	.LBE382:
 270:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 271:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb-yd, xb-xd) */
 272:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QSUB16(T, U);
 531              		.loc 1 272 5 is_stmt 1 discriminator 1 view .LVU192
 532              	.LBB384:
 533              	.LBI384:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 534              		.loc 2 1775 31 discriminator 1 view .LVU193
 535              	.LBB385:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536              		.loc 2 1777 3 discriminator 1 view .LVU194
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 537              		.loc 2 1779 3 discriminator 1 view .LVU195
 538              		.syntax unified
 539              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 540 009e D2FA18F2 		qsub16 r2, r2, r8
 541              	@ 0 "" 2
 542              	.LVL34:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 543              		.loc 2 1780 3 discriminator 1 view .LVU196
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 544              		.loc 2 1780 3 is_stmt 0 discriminator 1 view .LVU197
 545              		.thumb
 546              		.syntax unified
 547              	.LBE385:
 548              	.LBE384:
 273:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 274:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 275:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 276:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QASX(S, T);
 549              		.loc 1 276 5 is_stmt 1 discriminator 1 view .LVU198
 550              	.LBB386:
 551              	.LBI386:
1823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 552              		.loc 2 1823 31 discriminator 1 view .LVU199
 553              	.LBB387:
1825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 554              		.loc 2 1825 3 discriminator 1 view .LVU200
1827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 555              		.loc 2 1827 3 discriminator 1 view .LVU201
 556              		.syntax unified
 557              	@ 1827 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 558 00a2 AEFA12F8 		qasx r8, lr, r2
 559              	@ 0 "" 2
 560              	.LVL35:
1828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 561              		.loc 2 1828 3 discriminator 1 view .LVU202
1828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 63


 562              		.loc 2 1828 3 is_stmt 0 discriminator 1 view .LVU203
 563              		.thumb
 564              		.syntax unified
 565              	.LBE387:
 566              	.LBE386:
 277:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 278:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSAX(S, T);
 567              		.loc 1 278 5 is_stmt 1 discriminator 1 view .LVU204
 568              	.LBB388:
 569              	.LBI388:
1871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 570              		.loc 2 1871 31 discriminator 1 view .LVU205
 571              	.LBB389:
1873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 572              		.loc 2 1873 3 discriminator 1 view .LVU206
1875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 573              		.loc 2 1875 3 discriminator 1 view .LVU207
 574              		.syntax unified
 575              	@ 1875 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 576 00a6 EEFA12FE 		qsax lr, lr, r2
 577              	@ 0 "" 2
 578              	.LVL36:
1876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 579              		.loc 2 1876 3 discriminator 1 view .LVU208
1876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 580              		.loc 2 1876 3 is_stmt 0 discriminator 1 view .LVU209
 581              		.thumb
 582              		.syntax unified
 583              	.LBE389:
 584              	.LBE388:
 279:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 280:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 281:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSAX(S, T);
 282:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 283:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QASX(S, T);
 284:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 285:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 286:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from SIMD Coefficient pointer */
 287:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
 585              		.loc 1 287 5 is_stmt 1 discriminator 1 view .LVU210
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 586              		.loc 3 457 3 discriminator 1 view .LVU211
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 587              		.loc 3 459 3 discriminator 1 view .LVU212
 588 00aa 5CF82120 		ldr	r2, [ip, r1, lsl #2]	@ unaligned
 589              	.LVL37:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 590              		.loc 3 461 3 discriminator 1 view .LVU213
 288:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
 289:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 290:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 291:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 292:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C1, S) >> 16U;
 591              		.loc 1 292 5 discriminator 1 view .LVU214
 592              	.LBB390:
 593              	.LBI390:
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 64


 594              		.loc 2 1973 31 discriminator 1 view .LVU215
 595              	.LBB391:
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 596              		.loc 2 1975 3 discriminator 1 view .LVU216
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 597              		.loc 2 1977 3 discriminator 1 view .LVU217
 598              		.syntax unified
 599              	@ 1977 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 600 00ae 22FB0EFB 		smuad fp, r2, lr
 601              	@ 0 "" 2
 602              	.LVL38:
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 603              		.loc 2 1978 3 discriminator 1 view .LVU218
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 604              		.loc 2 1978 3 is_stmt 0 discriminator 1 view .LVU219
 605              		.thumb
 606              		.syntax unified
 607              	.LBE391:
 608              	.LBE390:
 293:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 294:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C1, S);
 609              		.loc 1 294 5 is_stmt 1 discriminator 1 view .LVU220
 610              	.LBB392:
 611              	.LBI392:
2047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 612              		.loc 2 2047 31 discriminator 1 view .LVU221
 613              	.LBB393:
2049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 614              		.loc 2 2049 3 discriminator 1 view .LVU222
2051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615              		.loc 2 2051 3 discriminator 1 view .LVU223
 616              		.syntax unified
 617              	@ 2051 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 618 00b2 42FB1EF2 		smusdx r2, r2, lr
 619              	@ 0 "" 2
 620              	.LVL39:
 621              		.loc 2 2052 3 discriminator 1 view .LVU224
 622              		.loc 2 2052 3 is_stmt 0 discriminator 1 view .LVU225
 623              		.thumb
 624              		.syntax unified
 625              	.LBE393:
 626              	.LBE392:
 295:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 296:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 297:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(S, C1) >> 16U;
 298:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 299:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C1, S);
 300:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 301:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 302:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
 303:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi2, ((out2) & 0xFFFF0000) | ((out1) & 0x0000FFFF));
 627              		.loc 1 303 5 is_stmt 1 discriminator 1 view .LVU226
 628              	.LBB394:
 629              	.LBI394:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 630              		.loc 3 502 27 discriminator 1 view .LVU227
 631              	.LBB395:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 65


 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 632              		.loc 3 506 3 discriminator 1 view .LVU228
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 633              		.loc 3 508 3 discriminator 1 view .LVU229
 634              	.LBE395:
 635              	.LBE394:
 636              		.loc 1 303 36 is_stmt 0 discriminator 1 view .LVU230
 637 00b6 3240     		ands	r2, r2, r6
 638              	.LVL40:
 639              		.loc 1 303 36 discriminator 1 view .LVU231
 640 00b8 01EB410E 		add	lr, r1, r1, lsl #1
 641              	.LVL41:
 642              		.loc 1 303 50 discriminator 1 view .LVU232
 643 00bc 42EA1B42 		orr	r2, r2, fp, lsr #16
 644              	.LBB397:
 645              	.LBB396:
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 646              		.loc 3 508 3 discriminator 1 view .LVU233
 647 00c0 45F8042B 		str	r2, [r5], #4	@ unaligned
 648              	.LVL42:
 649              		.loc 3 509 3 is_stmt 1 discriminator 1 view .LVU234
 650              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU235
 651              	.LBE396:
 652              	.LBE397:
 304:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 305:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co3 & si3 are read from SIMD Coefficient pointer */
 306:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 653              		.loc 1 306 5 is_stmt 1 discriminator 1 view .LVU236
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 654              		.loc 3 457 3 discriminator 1 view .LVU237
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 655              		.loc 3 459 3 discriminator 1 view .LVU238
 656 00c4 5CF82E20 		ldr	r2, [ip, lr, lsl #2]	@ unaligned
 657              	.LVL43:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 658              		.loc 3 461 3 discriminator 1 view .LVU239
 307:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
 308:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 309:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 310:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 311:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C3, R) >> 16U;
 659              		.loc 1 311 5 discriminator 1 view .LVU240
 660              	.LBB398:
 661              	.LBI398:
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 662              		.loc 2 1973 31 discriminator 1 view .LVU241
 663              	.LBB399:
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 664              		.loc 2 1975 3 discriminator 1 view .LVU242
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 665              		.loc 2 1977 3 discriminator 1 view .LVU243
 666              		.syntax unified
 667              	@ 1977 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 668 00c8 22FB08FE 		smuad lr, r2, r8
 669              	@ 0 "" 2
 670              	.LVL44:
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 66


 671              		.loc 2 1978 3 discriminator 1 view .LVU244
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 672              		.loc 2 1978 3 is_stmt 0 discriminator 1 view .LVU245
 673              		.thumb
 674              		.syntax unified
 675              	.LBE399:
 676              	.LBE398:
 312:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 313:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C3, R);
 677              		.loc 1 313 5 is_stmt 1 discriminator 1 view .LVU246
 678              	.LBB400:
 679              	.LBI400:
2047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 680              		.loc 2 2047 31 discriminator 1 view .LVU247
 681              	.LBB401:
2049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 682              		.loc 2 2049 3 discriminator 1 view .LVU248
2051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 683              		.loc 2 2051 3 discriminator 1 view .LVU249
 684              		.syntax unified
 685              	@ 2051 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 686 00cc 42FB18F2 		smusdx r2, r2, r8
 687              	@ 0 "" 2
 688              	.LVL45:
 689              		.loc 2 2052 3 discriminator 1 view .LVU250
 690              		.loc 2 2052 3 is_stmt 0 discriminator 1 view .LVU251
 691              		.thumb
 692              		.syntax unified
 693              	.LBE401:
 694              	.LBE400:
 314:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 315:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 316:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(R, C3) >> 16U;
 317:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 318:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C3, R);
 319:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 320:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 321:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
 322:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 695              		.loc 1 322 5 is_stmt 1 discriminator 1 view .LVU252
 696              	.LBB402:
 697              	.LBI402:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 698              		.loc 3 502 27 discriminator 1 view .LVU253
 699              	.LBB403:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 700              		.loc 3 506 3 discriminator 1 view .LVU254
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 701              		.loc 3 508 3 discriminator 1 view .LVU255
 702              	.LBE403:
 703              	.LBE402:
 704              		.loc 1 322 36 is_stmt 0 discriminator 1 view .LVU256
 705 00d0 3240     		ands	r2, r2, r6
 706              	.LVL46:
 323:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 324:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 325:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 67


 326:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 327:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 707              		.loc 1 327 3 discriminator 1 view .LVU257
 708 00d2 B9F10109 		subs	r9, r9, #1
 709              	.LVL47:
 325:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 710              		.loc 1 325 8 discriminator 1 view .LVU258
 711 00d6 5144     		add	r1, r1, r10
 712              	.LVL48:
 322:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 713              		.loc 1 322 50 discriminator 1 view .LVU259
 714 00d8 42EA1E42 		orr	r2, r2, lr, lsr #16
 715              	.LBB405:
 716              	.LBB404:
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 717              		.loc 3 508 3 discriminator 1 view .LVU260
 718 00dc 40F8042B 		str	r2, [r0], #4	@ unaligned
 719              	.LVL49:
 720              		.loc 3 509 3 is_stmt 1 discriminator 1 view .LVU261
 721              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU262
 722              	.LBE404:
 723              	.LBE405:
 325:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 724              		.loc 1 325 5 is_stmt 1 discriminator 1 view .LVU263
 725              		.loc 1 327 11 discriminator 1 view .LVU264
 726              		.loc 1 327 3 is_stmt 0 discriminator 1 view .LVU265
 727 00e0 A4D1     		bne	.L2
 328:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
 329:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 330:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
 331:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 332:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 333:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
 334:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 335:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
 336:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
 728              		.loc 1 336 3 is_stmt 1 view .LVU266
 337:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 338:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
 339:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
 729              		.loc 1 339 3 is_stmt 0 view .LVU267
 730 00e2 119A     		ldr	r2, [sp, #68]
 336:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 731              		.loc 1 336 20 view .LVU268
 732 00e4 4FEA8A03 		lsl	r3, r10, #2
 733              	.LVL50:
 734              		.loc 1 339 3 is_stmt 1 view .LVU269
 735              		.loc 1 339 25 view .LVU270
 736              		.loc 1 339 3 is_stmt 0 view .LVU271
 737 00e8 042A     		cmp	r2, #4
 738 00ea 40F29580 		bls	.L14
 340:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 341:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
 342:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
 343:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
 344:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 345:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 68


 346:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
 347:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 348:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
 349:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
 350:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 351:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 352:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 353:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
 354:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
 355:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 356:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi0 = pSrc16 + 2 * j;
 357:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 358:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 359:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 360:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 361:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
 362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 363:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 364:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
 365:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
 366:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi0);
 367:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 368:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
 369:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = read_q15x2 (pSi2);
 370:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 371:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc), (xa + xc)) */
 372:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __QADD16(T, S);
 373:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 374:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya - yc), (xa - xc)) */
 375:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __QSUB16(T, S);
 376:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 377:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 378:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 379:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
 380:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 381:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 382:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
 383:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 384:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed( (yb + yd), (xb + xd)) */
 385:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QADD16(T, U);
 386:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 387:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
 388:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 389:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
 390:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
 391:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(R, T);
 392:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(out1, 0);
 393:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi0, out1);
 394:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi0 += 2 * n1;
 395:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 396:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc) - (yb + yd), (xa + xc) - (xb + xd)) */
 397:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSUB16(R, T);
 398:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 399:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 400:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 401:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C2, R) >> 16U;
 402:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 69


 403:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 404:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C2, R);
 405:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 406:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 407:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(R, C2) >> 16U;
 408:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 409:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 410:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C2, R);
 411:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 412:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 413:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
 414:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 415:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
 416:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 417:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
 418:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 419:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 420:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi1, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 739              		.loc 1 420 36 view .LVU272
 740 00ee DFF870A1 		ldr	r10, .L17
 741              	.LBB406:
 742              	.LBB407:
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 743              		.loc 2 1739 3 view .LVU273
 744 00f2 CDF80C90 		str	r9, [sp, #12]
 745              	.LBE407:
 746              	.LBE406:
 339:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 747              		.loc 1 339 3 view .LVU274
 748 00f6 0A92     		str	r2, [sp, #40]
 749              	.LVL51:
 750              	.L7:
 342:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
 751              		.loc 1 342 5 is_stmt 1 view .LVU275
 343:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 752              		.loc 1 343 5 view .LVU276
 753 00f8 0A98     		ldr	r0, [sp, #40]
 754              	.LVL52:
 343:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 755              		.loc 1 343 5 is_stmt 0 view .LVU277
 756 00fa 03EB4302 		add	r2, r3, r3, lsl #1
 757 00fe 0F9D     		ldr	r5, [sp, #60]
 758 0100 0146     		mov	r1, r0
 759 0102 9200     		lsls	r2, r2, #2
 760 0104 0290     		str	r0, [sp, #8]
 343:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 761              		.loc 1 343 8 view .LVU278
 762 0106 8008     		lsrs	r0, r0, #2
 394:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 763              		.loc 1 394 14 view .LVU279
 764 0108 8F00     		lsls	r7, r1, #2
 765 010a 0E92     		str	r2, [sp, #56]
 357:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 766              		.loc 1 357 19 view .LVU280
 767 010c 0146     		mov	r1, r0
 346:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 768              		.loc 1 346 12 view .LVU281
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 70


 769 010e 0022     		movs	r2, #0
 394:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 770              		.loc 1 394 14 view .LVU282
 771 0110 109C     		ldr	r4, [sp, #64]
 772 0112 05EBC101 		add	r1, r5, r1, lsl #3
 343:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 773              		.loc 1 343 8 view .LVU283
 774 0116 0A90     		str	r0, [sp, #40]
 775              	.LVL53:
 344:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 776              		.loc 1 344 5 is_stmt 1 view .LVU284
 346:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 777              		.loc 1 346 5 view .LVU285
 346:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 778              		.loc 1 346 18 view .LVU286
 346:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 779              		.loc 1 346 12 is_stmt 0 view .LVU287
 780 0118 0692     		str	r2, [sp, #24]
 357:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 781              		.loc 1 357 19 view .LVU288
 782 011a 8000     		lsls	r0, r0, #2
 783              	.LVL54:
 357:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 784              		.loc 1 357 19 view .LVU289
 785 011c 9A00     		lsls	r2, r3, #2
 786 011e 0595     		str	r5, [sp, #20]
 787 0120 DB00     		lsls	r3, r3, #3
 788              	.LVL55:
 394:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 789              		.loc 1 394 14 view .LVU290
 790 0122 0794     		str	r4, [sp, #28]
 357:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 791              		.loc 1 357 19 view .LVU291
 792 0124 0C90     		str	r0, [sp, #48]
 394:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 793              		.loc 1 394 14 view .LVU292
 794 0126 0894     		str	r4, [sp, #32]
 795 0128 0491     		str	r1, [sp, #16]
 796 012a 0994     		str	r4, [sp, #36]
 797 012c 0B92     		str	r2, [sp, #44]
 798 012e 0D93     		str	r3, [sp, #52]
 799              	.LVL56:
 800              	.L6:
 349:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 801              		.loc 1 349 7 is_stmt 1 view .LVU293
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 802              		.loc 3 457 3 view .LVU294
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 803              		.loc 3 459 3 view .LVU295
 804 0130 099B     		ldr	r3, [sp, #36]
 356:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 805              		.loc 1 356 21 is_stmt 0 view .LVU296
 806 0132 059A     		ldr	r2, [sp, #20]
 807 0134 D3F80090 		ldr	r9, [r3]	@ unaligned
 808              	.LVL57:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 809              		.loc 3 461 3 is_stmt 1 view .LVU297
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 71


 350:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 810              		.loc 1 350 7 view .LVU298
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 811              		.loc 3 457 3 view .LVU299
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 812              		.loc 3 459 3 view .LVU300
 813 0138 089B     		ldr	r3, [sp, #32]
 356:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 814              		.loc 1 356 21 is_stmt 0 view .LVU301
 815 013a 1546     		mov	r5, r2
 816 013c D3F80080 		ldr	r8, [r3]	@ unaligned
 817              	.LVL58:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 818              		.loc 3 461 3 is_stmt 1 view .LVU302
 351:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 819              		.loc 1 351 7 view .LVU303
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 820              		.loc 3 457 3 view .LVU304
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 821              		.loc 3 459 3 view .LVU305
 822 0140 0C9B     		ldr	r3, [sp, #48]
 823 0142 9918     		adds	r1, r3, r2
 824 0144 079A     		ldr	r2, [sp, #28]
 825 0146 D2F800E0 		ldr	lr, [r2]	@ unaligned
 826              	.LVL59:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 827              		.loc 3 461 3 view .LVU306
 354:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 828              		.loc 1 354 7 view .LVU307
 356:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 829              		.loc 1 356 7 view .LVU308
 357:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 830              		.loc 1 357 7 view .LVU309
 358:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 831              		.loc 1 358 7 view .LVU310
 358:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 832              		.loc 1 358 19 is_stmt 0 view .LVU311
 833 014a 049A     		ldr	r2, [sp, #16]
 834 014c 9818     		adds	r0, r3, r2
 362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 835              		.loc 1 362 7 view .LVU312
 836 014e 019B     		ldr	r3, [sp, #4]
 358:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 837              		.loc 1 358 19 view .LVU313
 838 0150 1646     		mov	r6, r2
 839              	.LVL60:
 359:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 840              		.loc 1 359 7 is_stmt 1 view .LVU314
 362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 841              		.loc 1 362 7 view .LVU315
 362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 842              		.loc 1 362 20 view .LVU316
 362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 843              		.loc 1 362 7 is_stmt 0 view .LVU317
 844 0152 1C46     		mov	r4, r3
 845 0154 069B     		ldr	r3, [sp, #24]
 846 0156 9C42     		cmp	r4, r3
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 72


 847 0158 42D9     		bls	.L4
 848 015a 9C46     		mov	ip, r3
 849              	.LVL61:
 850              	.L5:
 366:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 851              		.loc 1 366 9 is_stmt 1 discriminator 3 view .LVU318
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 852              		.loc 3 457 3 discriminator 3 view .LVU319
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 853              		.loc 3 459 3 discriminator 3 view .LVU320
 854 015c 2A68     		ldr	r2, [r5]	@ unaligned
 855              	.LVL62:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 856              		.loc 3 461 3 discriminator 3 view .LVU321
 369:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 857              		.loc 1 369 9 discriminator 3 view .LVU322
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 858              		.loc 3 457 3 discriminator 3 view .LVU323
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 859              		.loc 3 459 3 discriminator 3 view .LVU324
 860 015e 3468     		ldr	r4, [r6]	@ unaligned
 861              	.LVL63:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 862              		.loc 3 461 3 discriminator 3 view .LVU325
 372:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 863              		.loc 1 372 9 discriminator 3 view .LVU326
 864              	.LBB409:
 865              	.LBI409:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 866              		.loc 2 1727 31 discriminator 3 view .LVU327
 867              	.LBB410:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 868              		.loc 2 1729 3 discriminator 3 view .LVU328
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 869              		.loc 2 1731 3 discriminator 3 view .LVU329
 870              		.syntax unified
 871              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 872 0160 92FA14F3 		qadd16 r3, r2, r4
 873              	@ 0 "" 2
 874              	.LVL64:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875              		.loc 2 1732 3 discriminator 3 view .LVU330
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 876              		.loc 2 1732 3 is_stmt 0 discriminator 3 view .LVU331
 877              		.thumb
 878              		.syntax unified
 879              	.LBE410:
 880              	.LBE409:
 375:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 881              		.loc 1 375 9 is_stmt 1 discriminator 3 view .LVU332
 882              	.LBB411:
 883              	.LBI411:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 884              		.loc 2 1775 31 discriminator 3 view .LVU333
 885              	.LBB412:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886              		.loc 2 1777 3 discriminator 3 view .LVU334
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 73


1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 887              		.loc 2 1779 3 discriminator 3 view .LVU335
 888              		.syntax unified
 889              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 890 0164 D2FA14F2 		qsub16 r2, r2, r4
 891              	@ 0 "" 2
 892              	.LVL65:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 893              		.loc 2 1780 3 discriminator 3 view .LVU336
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 894              		.loc 2 1780 3 is_stmt 0 discriminator 3 view .LVU337
 895              		.thumb
 896              		.syntax unified
 897              	.LBE412:
 898              	.LBE411:
 379:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 899              		.loc 1 379 9 is_stmt 1 discriminator 3 view .LVU338
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 900              		.loc 3 457 3 discriminator 3 view .LVU339
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 901              		.loc 3 459 3 discriminator 3 view .LVU340
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 902              		.loc 3 461 3 discriminator 3 view .LVU341
 382:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 903              		.loc 1 382 9 discriminator 3 view .LVU342
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 904              		.loc 3 457 3 discriminator 3 view .LVU343
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 905              		.loc 3 459 3 discriminator 3 view .LVU344
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 906              		.loc 3 461 3 discriminator 3 view .LVU345
 385:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 907              		.loc 1 385 9 discriminator 3 view .LVU346
 908              	.LBB413:
 909              	.LBI413:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 910              		.loc 2 1727 31 discriminator 3 view .LVU347
 911              	.LBB414:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912              		.loc 2 1729 3 discriminator 3 view .LVU348
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 913              		.loc 2 1731 3 discriminator 3 view .LVU349
 914 0168 0C68     		ldr	r4, [r1]	@ unaligned
 915 016a D0F800B0 		ldr	fp, [r0]	@ unaligned
 916              		.syntax unified
 917              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 918 016e 94FA1BF4 		qadd16 r4, r4, fp
 919              	@ 0 "" 2
 920              	.LVL66:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 921              		.loc 2 1732 3 discriminator 3 view .LVU350
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 922              		.loc 2 1732 3 is_stmt 0 discriminator 3 view .LVU351
 923              		.thumb
 924              		.syntax unified
 925              	.LBE414:
 926              	.LBE413:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 74


 391:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(out1, 0);
 927              		.loc 1 391 9 is_stmt 1 discriminator 3 view .LVU352
 928              	.LBB415:
 929              	.LBI415:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 930              		.loc 2 1735 31 discriminator 3 view .LVU353
 931              	.LBB416:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 932              		.loc 2 1737 3 discriminator 3 view .LVU354
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 933              		.loc 2 1739 3 discriminator 3 view .LVU355
 934 0172 0093     		str	r3, [sp]
 935              		.syntax unified
 936              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 937 0174 93FA24FB 		shadd16 fp, r3, r4
 938              	@ 0 "" 2
 939              	.LVL67:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 940              		.loc 2 1740 3 discriminator 3 view .LVU356
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 941              		.loc 2 1740 3 is_stmt 0 discriminator 3 view .LVU357
 942              		.thumb
 943              		.syntax unified
 944              	.LBE416:
 945              	.LBE415:
 392:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi0, out1);
 946              		.loc 1 392 9 is_stmt 1 discriminator 3 view .LVU358
 947              	.LBB417:
 948              	.LBI406:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 949              		.loc 2 1735 31 discriminator 3 view .LVU359
 950              	.LBB408:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 951              		.loc 2 1737 3 discriminator 3 view .LVU360
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 952              		.loc 2 1739 3 discriminator 3 view .LVU361
 953 0178 039B     		ldr	r3, [sp, #12]
 954              	.LVL68:
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 955              		.loc 2 1739 3 is_stmt 0 discriminator 3 view .LVU362
 956              		.syntax unified
 957              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 958 017a 9BFA23FB 		shadd16 fp, fp, r3
 959              	@ 0 "" 2
 960              	.LVL69:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 961              		.loc 2 1740 3 is_stmt 1 discriminator 3 view .LVU363
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 962              		.loc 2 1740 3 is_stmt 0 discriminator 3 view .LVU364
 963              		.thumb
 964              		.syntax unified
 965              	.LBE408:
 966              	.LBE417:
 393:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi0 += 2 * n1;
 967              		.loc 1 393 9 is_stmt 1 discriminator 3 view .LVU365
 968              	.LBB418:
 969              	.LBI418:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 75


 510:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 511:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 512:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 513:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer.
 514:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 515:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 516:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 517:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2 (
 970              		.loc 3 518 27 discriminator 3 view .LVU366
 971              	.LBB419:
 519:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 520:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t   value)
 521:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 972              		.loc 3 522 3 discriminator 3 view .LVU367
 523:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 524:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (pQ15, &val, 4);
 973              		.loc 3 524 3 discriminator 3 view .LVU368
 974 017e C5F800B0 		str	fp, [r5]	@ unaligned
 975              	.LVL70:
 976              		.loc 3 524 3 is_stmt 0 discriminator 3 view .LVU369
 977              	.LBE419:
 978              	.LBE418:
 394:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 979              		.loc 1 394 9 is_stmt 1 discriminator 3 view .LVU370
 394:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 980              		.loc 1 394 14 is_stmt 0 discriminator 3 view .LVU371
 981 0182 3D44     		add	r5, r5, r7
 982              	.LVL71:
 397:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 983              		.loc 1 397 9 is_stmt 1 discriminator 3 view .LVU372
 984              	.LBB420:
 985              	.LBI420:
1783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 986              		.loc 2 1783 31 discriminator 3 view .LVU373
 987              	.LBB421:
1785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 988              		.loc 2 1785 3 discriminator 3 view .LVU374
1787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 989              		.loc 2 1787 3 discriminator 3 view .LVU375
 990 0184 009B     		ldr	r3, [sp]
 991              		.syntax unified
 992              	@ 1787 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 993 0186 D3FA24F3 		shsub16 r3, r3, r4
 994              	@ 0 "" 2
 995              	.LVL72:
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 996              		.loc 2 1788 3 discriminator 3 view .LVU376
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 997              		.loc 2 1788 3 is_stmt 0 discriminator 3 view .LVU377
 998              		.thumb
 999              		.syntax unified
 1000              	.LBE421:
 1001              	.LBE420:
 401:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1002              		.loc 1 401 9 is_stmt 1 discriminator 3 view .LVU378
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 76


 1003              	.LBB422:
 1004              	.LBI422:
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1005              		.loc 2 1973 31 discriminator 3 view .LVU379
 1006              	.LBB423:
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1007              		.loc 2 1975 3 discriminator 3 view .LVU380
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1008              		.loc 2 1977 3 discriminator 3 view .LVU381
 1009              		.syntax unified
 1010              	@ 1977 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1011 018a 28FB03FB 		smuad fp, r8, r3
 1012              	@ 0 "" 2
 1013              	.LVL73:
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1014              		.loc 2 1978 3 discriminator 3 view .LVU382
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1015              		.loc 2 1978 3 is_stmt 0 discriminator 3 view .LVU383
 1016              		.thumb
 1017              		.syntax unified
 1018              	.LBE423:
 1019              	.LBE422:
 404:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 1020              		.loc 1 404 9 is_stmt 1 discriminator 3 view .LVU384
 1021              	.LBB424:
 1022              	.LBI424:
2047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1023              		.loc 2 2047 31 discriminator 3 view .LVU385
 1024              	.LBB425:
2049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1025              		.loc 2 2049 3 discriminator 3 view .LVU386
2051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1026              		.loc 2 2051 3 discriminator 3 view .LVU387
 1027              		.syntax unified
 1028              	@ 2051 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1029 018e 48FB13F3 		smusdx r3, r8, r3
 1030              	@ 0 "" 2
 1031              	.LVL74:
 1032              		.loc 2 2052 3 discriminator 3 view .LVU388
 1033              		.loc 2 2052 3 is_stmt 0 discriminator 3 view .LVU389
 1034              		.thumb
 1035              		.syntax unified
 1036              	.LBE425:
 1037              	.LBE424:
 415:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1038              		.loc 1 415 9 is_stmt 1 discriminator 3 view .LVU390
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1039              		.loc 3 457 3 discriminator 3 view .LVU391
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1040              		.loc 3 459 3 discriminator 3 view .LVU392
 1041              		.loc 1 420 36 is_stmt 0 discriminator 3 view .LVU393
 1042 0192 03EA0A03 		and	r3, r3, r10
 1043              	.LVL75:
 1044              		.loc 1 420 36 discriminator 3 view .LVU394
 1045 0196 0C68     		ldr	r4, [r1]	@ unaligned
 1046              	.LVL76:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 77


 1047              		.loc 3 461 3 is_stmt 1 discriminator 3 view .LVU395
 1048              		.loc 1 420 9 discriminator 3 view .LVU396
 1049              	.LBB426:
 1050              	.LBI426:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1051              		.loc 3 518 27 discriminator 3 view .LVU397
 1052              	.LBB427:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1053              		.loc 3 522 3 discriminator 3 view .LVU398
 1054              		.loc 3 524 3 discriminator 3 view .LVU399
 1055              	.LBE427:
 1056              	.LBE426:
 1057              		.loc 1 420 50 is_stmt 0 discriminator 3 view .LVU400
 1058 0198 43EA1B43 		orr	r3, r3, fp, lsr #16
 1059              	.LBB429:
 1060              	.LBB428:
 1061              		.loc 3 524 3 discriminator 3 view .LVU401
 1062 019c 0B60     		str	r3, [r1]	@ unaligned
 1063              	.LVL77:
 1064              		.loc 3 524 3 discriminator 3 view .LVU402
 1065              	.LBE428:
 1066              	.LBE429:
 421:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi1 += 2 * n1;
 1067              		.loc 1 421 9 is_stmt 1 discriminator 3 view .LVU403
 1068              		.loc 1 421 14 is_stmt 0 discriminator 3 view .LVU404
 1069 019e 3944     		add	r1, r1, r7
 1070              	.LVL78:
 422:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 423:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
 424:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 425:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 426:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
 1071              		.loc 1 426 9 is_stmt 1 discriminator 3 view .LVU405
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1072              		.loc 3 457 3 discriminator 3 view .LVU406
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1073              		.loc 3 459 3 discriminator 3 view .LVU407
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1074              		.loc 3 461 3 discriminator 3 view .LVU408
 427:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 428:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed(yb-yd, xb-xd) */
 429:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QSUB16(T, U);
 1075              		.loc 1 429 9 discriminator 3 view .LVU409
 1076              	.LBB430:
 1077              	.LBI430:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1078              		.loc 2 1775 31 discriminator 3 view .LVU410
 1079              	.LBB431:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1080              		.loc 2 1777 3 discriminator 3 view .LVU411
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1081              		.loc 2 1779 3 discriminator 3 view .LVU412
 1082 01a0 0368     		ldr	r3, [r0]	@ unaligned
 1083              		.syntax unified
 1084              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1085 01a2 D4FA13F4 		qsub16 r4, r4, r3
 1086              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 78


 1087              	.LVL79:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1088              		.loc 2 1780 3 discriminator 3 view .LVU413
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1089              		.loc 2 1780 3 is_stmt 0 discriminator 3 view .LVU414
 1090              		.thumb
 1091              		.syntax unified
 1092              	.LBE431:
 1093              	.LBE430:
 430:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 431:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 432:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 433:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHASX(S, T);
 1094              		.loc 1 433 9 is_stmt 1 discriminator 3 view .LVU415
 1095              	.LBB432:
 1096              	.LBI432:
1831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1097              		.loc 2 1831 31 discriminator 3 view .LVU416
 1098              	.LBB433:
1833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1099              		.loc 2 1833 3 discriminator 3 view .LVU417
1835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1100              		.loc 2 1835 3 discriminator 3 view .LVU418
 1101              		.syntax unified
 1102              	@ 1835 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1103 01a6 A2FA24F3 		shasx r3, r2, r4
 1104              	@ 0 "" 2
 1105              	.LVL80:
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1106              		.loc 2 1836 3 discriminator 3 view .LVU419
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1107              		.loc 2 1836 3 is_stmt 0 discriminator 3 view .LVU420
 1108              		.thumb
 1109              		.syntax unified
 1110              	.LBE433:
 1111              	.LBE432:
 434:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 435:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 436:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHSAX(S, T);
 1112              		.loc 1 436 9 is_stmt 1 discriminator 3 view .LVU421
 1113              	.LBB434:
 1114              	.LBI434:
1879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1115              		.loc 2 1879 31 discriminator 3 view .LVU422
 1116              	.LBB435:
1881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1117              		.loc 2 1881 3 discriminator 3 view .LVU423
1883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1118              		.loc 2 1883 3 discriminator 3 view .LVU424
 1119              		.syntax unified
 1120              	@ 1883 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1121 01aa E2FA24F2 		shsax r2, r2, r4
 1122              	@ 0 "" 2
 1123              	.LVL81:
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1124              		.loc 2 1884 3 discriminator 3 view .LVU425
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 79


 1125              		.loc 2 1884 3 is_stmt 0 discriminator 3 view .LVU426
 1126              		.thumb
 1127              		.syntax unified
 1128              	.LBE435:
 1129              	.LBE434:
 437:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 438:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 439:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
 440:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C1, S) >> 16U;
 1130              		.loc 1 440 9 is_stmt 1 discriminator 3 view .LVU427
 1131              	.LBB436:
 1132              	.LBI436:
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1133              		.loc 2 1973 31 discriminator 3 view .LVU428
 1134              	.LBB437:
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1135              		.loc 2 1975 3 discriminator 3 view .LVU429
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1136              		.loc 2 1977 3 discriminator 3 view .LVU430
 1137              		.syntax unified
 1138              	@ 1977 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1139 01ae 29FB02FB 		smuad fp, r9, r2
 1140              	@ 0 "" 2
 1141              	.LVL82:
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1142              		.loc 2 1978 3 discriminator 3 view .LVU431
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1143              		.loc 2 1978 3 is_stmt 0 discriminator 3 view .LVU432
 1144              		.thumb
 1145              		.syntax unified
 1146              	.LBE437:
 1147              	.LBE436:
 441:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C1, S);
 1148              		.loc 1 441 9 is_stmt 1 discriminator 3 view .LVU433
 1149              	.LBB438:
 1150              	.LBI438:
2047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1151              		.loc 2 2047 31 discriminator 3 view .LVU434
 1152              	.LBB439:
2049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1153              		.loc 2 2049 3 discriminator 3 view .LVU435
2051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1154              		.loc 2 2051 3 discriminator 3 view .LVU436
 1155              		.syntax unified
 1156              	@ 2051 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1157 01b2 49FB12F2 		smusdx r2, r9, r2
 1158              	@ 0 "" 2
 1159              	.LVL83:
 1160              		.loc 2 2052 3 discriminator 3 view .LVU437
 1161              		.loc 2 2052 3 is_stmt 0 discriminator 3 view .LVU438
 1162              		.thumb
 1163              		.syntax unified
 1164              	.LBE439:
 1165              	.LBE438:
 442:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 443:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 444:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSAX(S, T);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 80


 445:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 446:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 447:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHASX(S, T);
 448:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 449:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 450:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
 451:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(S, C1) >> 16U;
 452:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C1, S);
 453:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 454:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 455:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 456:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 457:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi2, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1166              		.loc 1 457 9 is_stmt 1 discriminator 3 view .LVU439
 1167              	.LBB440:
 1168              	.LBI440:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1169              		.loc 3 518 27 discriminator 3 view .LVU440
 1170              	.LBB441:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1171              		.loc 3 522 3 discriminator 3 view .LVU441
 1172              		.loc 3 524 3 discriminator 3 view .LVU442
 1173              	.LBE441:
 1174              	.LBE440:
 1175              		.loc 1 457 36 is_stmt 0 discriminator 3 view .LVU443
 1176 01b6 02EA0A02 		and	r2, r2, r10
 1177              	.LVL84:
 1178              		.loc 1 457 50 discriminator 3 view .LVU444
 1179 01ba 42EA1B42 		orr	r2, r2, fp, lsr #16
 1180              	.LBB443:
 1181              	.LBB442:
 1182              		.loc 3 524 3 discriminator 3 view .LVU445
 1183 01be 3260     		str	r2, [r6]	@ unaligned
 1184              	.LVL85:
 1185              		.loc 3 524 3 discriminator 3 view .LVU446
 1186              	.LBE442:
 1187              	.LBE443:
 458:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi2 += 2 * n1;
 1188              		.loc 1 458 9 is_stmt 1 discriminator 3 view .LVU447
 1189              		.loc 1 458 14 is_stmt 0 discriminator 3 view .LVU448
 1190 01c0 3E44     		add	r6, r6, r7
 1191              	.LVL86:
 459:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 460:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
 461:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 462:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 463:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C3, R) >> 16U;
 1192              		.loc 1 463 9 is_stmt 1 discriminator 3 view .LVU449
 1193              	.LBB444:
 1194              	.LBI444:
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1195              		.loc 2 1973 31 discriminator 3 view .LVU450
 1196              	.LBB445:
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1197              		.loc 2 1975 3 discriminator 3 view .LVU451
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1198              		.loc 2 1977 3 discriminator 3 view .LVU452
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 81


 1199              		.syntax unified
 1200              	@ 1977 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1201 01c2 2EFB03F2 		smuad r2, lr, r3
 1202              	@ 0 "" 2
 1203              	.LVL87:
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1204              		.loc 2 1978 3 discriminator 3 view .LVU453
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1205              		.loc 2 1978 3 is_stmt 0 discriminator 3 view .LVU454
 1206              		.thumb
 1207              		.syntax unified
 1208              	.LBE445:
 1209              	.LBE444:
 464:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C3, R);
 1210              		.loc 1 464 9 is_stmt 1 discriminator 3 view .LVU455
 1211              	.LBB446:
 1212              	.LBI446:
2047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1213              		.loc 2 2047 31 discriminator 3 view .LVU456
 1214              	.LBB447:
2049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1215              		.loc 2 2049 3 discriminator 3 view .LVU457
2051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1216              		.loc 2 2051 3 discriminator 3 view .LVU458
 1217              		.syntax unified
 1218              	@ 2051 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1219 01c6 4EFB13F3 		smusdx r3, lr, r3
 1220              	@ 0 "" 2
 1221              	.LVL88:
 1222              		.loc 2 2052 3 discriminator 3 view .LVU459
 1223              		.loc 2 2052 3 is_stmt 0 discriminator 3 view .LVU460
 1224              		.thumb
 1225              		.syntax unified
 1226              	.LBE447:
 1227              	.LBE446:
 465:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 466:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(R, C3) >> 16U;
 467:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C3, R);
 468:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 469:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 470:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 471:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 472:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1228              		.loc 1 472 9 is_stmt 1 discriminator 3 view .LVU461
 1229              	.LBB448:
 1230              	.LBI448:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1231              		.loc 3 518 27 discriminator 3 view .LVU462
 1232              	.LBB449:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1233              		.loc 3 522 3 discriminator 3 view .LVU463
 1234              		.loc 3 524 3 discriminator 3 view .LVU464
 1235              	.LBE449:
 1236              	.LBE448:
 1237              		.loc 1 472 36 is_stmt 0 discriminator 3 view .LVU465
 1238 01ca 03EA0A03 		and	r3, r3, r10
 1239              	.LVL89:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 82


 362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 1240              		.loc 1 362 36 discriminator 3 view .LVU466
 1241 01ce 029C     		ldr	r4, [sp, #8]
 1242              	.LVL90:
 1243              		.loc 1 472 50 discriminator 3 view .LVU467
 1244 01d0 43EA1243 		orr	r3, r3, r2, lsr #16
 362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 1245              		.loc 1 362 36 discriminator 3 view .LVU468
 1246 01d4 A444     		add	ip, ip, r4
 1247              	.LVL91:
 1248              	.LBB451:
 1249              	.LBB450:
 1250              		.loc 3 524 3 discriminator 3 view .LVU469
 1251 01d6 0360     		str	r3, [r0]	@ unaligned
 1252              	.LVL92:
 1253              		.loc 3 524 3 discriminator 3 view .LVU470
 1254              	.LBE450:
 1255              	.LBE451:
 473:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi3 += 2 * n1;
 1256              		.loc 1 473 9 is_stmt 1 discriminator 3 view .LVU471
 1257              		.loc 1 473 14 is_stmt 0 discriminator 3 view .LVU472
 1258 01d8 3844     		add	r0, r0, r7
 1259              	.LVL93:
 362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 1260              		.loc 1 362 33 is_stmt 1 discriminator 3 view .LVU473
 362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 1261              		.loc 1 362 20 discriminator 3 view .LVU474
 362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 1262              		.loc 1 362 7 is_stmt 0 discriminator 3 view .LVU475
 1263 01da 019B     		ldr	r3, [sp, #4]
 1264 01dc 6345     		cmp	r3, ip
 1265 01de BDD8     		bhi	.L5
 1266              	.LVL94:
 1267              	.L4:
 346:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 1268              		.loc 1 346 34 is_stmt 1 view .LVU476
 1269 01e0 099A     		ldr	r2, [sp, #36]
 1270 01e2 0B99     		ldr	r1, [sp, #44]
 1271              	.LVL95:
 346:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 1272              		.loc 1 346 35 is_stmt 0 view .LVU477
 1273 01e4 069B     		ldr	r3, [sp, #24]
 1274 01e6 0A44     		add	r2, r2, r1
 1275 01e8 0D99     		ldr	r1, [sp, #52]
 1276 01ea 0133     		adds	r3, r3, #1
 1277 01ec 0992     		str	r2, [sp, #36]
 1278 01ee 089A     		ldr	r2, [sp, #32]
 1279 01f0 0693     		str	r3, [sp, #24]
 1280              	.LVL96:
 346:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 1281              		.loc 1 346 18 is_stmt 1 view .LVU478
 1282 01f2 0A44     		add	r2, r2, r1
 1283 01f4 0E99     		ldr	r1, [sp, #56]
 1284 01f6 0892     		str	r2, [sp, #32]
 1285 01f8 079A     		ldr	r2, [sp, #28]
 1286 01fa 0A44     		add	r2, r2, r1
 1287 01fc 0792     		str	r2, [sp, #28]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 83


 1288 01fe 059A     		ldr	r2, [sp, #20]
 1289 0200 0432     		adds	r2, r2, #4
 1290 0202 0592     		str	r2, [sp, #20]
 1291 0204 049A     		ldr	r2, [sp, #16]
 1292 0206 0432     		adds	r2, r2, #4
 1293 0208 0492     		str	r2, [sp, #16]
 346:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 1294              		.loc 1 346 5 is_stmt 0 view .LVU479
 1295 020a 0A9A     		ldr	r2, [sp, #40]
 1296 020c 9A42     		cmp	r2, r3
 1297 020e 8FD1     		bne	.L6
 474:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
 475:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
 476:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 477:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
 1298              		.loc 1 477 5 is_stmt 1 discriminator 2 view .LVU480
 339:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 1299              		.loc 1 339 3 is_stmt 0 discriminator 2 view .LVU481
 1300 0210 042A     		cmp	r2, #4
 1301              		.loc 1 477 22 discriminator 2 view .LVU482
 1302 0212 0B9B     		ldr	r3, [sp, #44]
 1303              	.LVL97:
 339:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 1304              		.loc 1 339 33 is_stmt 1 discriminator 2 view .LVU483
 339:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 1305              		.loc 1 339 25 discriminator 2 view .LVU484
 339:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 1306              		.loc 1 339 3 is_stmt 0 discriminator 2 view .LVU485
 1307 0214 3FF670AF 		bhi	.L7
 1308              	.LVL98:
 1309              	.L14:
 339:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 1310              		.loc 1 339 3 discriminator 2 view .LVU486
 1311 0218 119E     		ldr	r6, [sp, #68]
 1312 021a 0F9B     		ldr	r3, [sp, #60]
 1313              	.LVL99:
 1314              	.L8:
 478:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 479:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
 480:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 481:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 482:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
 483:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
 484:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
 485:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
 486:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 487:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
 488:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = fftLen >> 2;
 489:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 490:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ptr1 = &pSrc16[0];
 491:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 492:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
 493:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 494:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
 495:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 1315              		.loc 1 495 3 is_stmt 1 discriminator 1 view .LVU487
 496:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 84


 497:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xa (real), ya(imag) input */
 498:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xaya = read_q15x2_ia ((q15_t **) &ptr1);
 1316              		.loc 1 498 5 discriminator 1 view .LVU488
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1317              		.loc 3 472 3 discriminator 1 view .LVU489
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1318              		.loc 3 474 3 discriminator 1 view .LVU490
 1319 021c 1A68     		ldr	r2, [r3]	@ unaligned
 1320              	.LVL100:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1321              		.loc 3 475 3 discriminator 1 view .LVU491
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1322              		.loc 3 477 3 discriminator 1 view .LVU492
 499:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 500:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xb (real), yb(imag) input */
 501:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xbyb = read_q15x2_ia ((q15_t **) &ptr1);
 1323              		.loc 1 501 5 discriminator 1 view .LVU493
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1324              		.loc 3 472 3 discriminator 1 view .LVU494
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1325              		.loc 3 474 3 discriminator 1 view .LVU495
 1326 021e 5968     		ldr	r1, [r3, #4]	@ unaligned
 1327              	.LVL101:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1328              		.loc 3 475 3 discriminator 1 view .LVU496
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1329              		.loc 3 477 3 discriminator 1 view .LVU497
 502:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 503:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xc (real), yc(imag) input */
 504:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xcyc = read_q15x2_ia ((q15_t **) &ptr1);
 1330              		.loc 1 504 5 discriminator 1 view .LVU498
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1331              		.loc 3 472 3 discriminator 1 view .LVU499
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1332              		.loc 3 474 3 discriminator 1 view .LVU500
 1333 0220 9F68     		ldr	r7, [r3, #8]	@ unaligned
 1334              	.LVL102:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1335              		.loc 3 475 3 discriminator 1 view .LVU501
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1336              		.loc 3 477 3 discriminator 1 view .LVU502
 505:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 506:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xd (real), yd(imag) input */
 507:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xdyd = read_q15x2_ia ((q15_t **) &ptr1);
 1337              		.loc 1 507 5 discriminator 1 view .LVU503
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1338              		.loc 3 472 3 discriminator 1 view .LVU504
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1339              		.loc 3 474 3 discriminator 1 view .LVU505
 1340 0222 DC68     		ldr	r4, [r3, #12]	@ unaligned
 1341              	.LVL103:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1342              		.loc 3 475 3 discriminator 1 view .LVU506
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1343              		.loc 3 477 3 discriminator 1 view .LVU507
 508:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 509:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc)) */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 85


 510:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(xaya, xcyc);
 1344              		.loc 1 510 5 discriminator 1 view .LVU508
 1345              	.LBB452:
 1346              	.LBI452:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1347              		.loc 2 1727 31 discriminator 1 view .LVU509
 1348              	.LBB453:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1349              		.loc 2 1729 3 discriminator 1 view .LVU510
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1350              		.loc 2 1731 3 discriminator 1 view .LVU511
 1351              		.syntax unified
 1352              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1353 0224 92FA17F0 		qadd16 r0, r2, r7
 1354              	@ 0 "" 2
 1355              	.LVL104:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1356              		.loc 2 1732 3 discriminator 1 view .LVU512
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1357              		.loc 2 1732 3 is_stmt 0 discriminator 1 view .LVU513
 1358              		.thumb
 1359              		.syntax unified
 1360              	.LBE453:
 1361              	.LBE452:
 511:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 512:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
 513:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 1362              		.loc 1 513 5 is_stmt 1 discriminator 1 view .LVU514
 1363              	.LBB454:
 1364              	.LBI454:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1365              		.loc 2 1727 31 discriminator 1 view .LVU515
 1366              	.LBB455:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1367              		.loc 2 1729 3 discriminator 1 view .LVU516
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1368              		.loc 2 1731 3 discriminator 1 view .LVU517
 1369              		.syntax unified
 1370              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1371 0228 91FA14F5 		qadd16 r5, r1, r4
 1372              	@ 0 "" 2
 1373              	.LVL105:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1374              		.loc 2 1732 3 discriminator 1 view .LVU518
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1375              		.loc 2 1732 3 is_stmt 0 discriminator 1 view .LVU519
 1376              		.thumb
 1377              		.syntax unified
 1378              	.LBE455:
 1379              	.LBE454:
 514:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 515:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* pointer updation for writing */
 516:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ptr1 = ptr1 - 8U;
 1380              		.loc 1 516 5 is_stmt 1 discriminator 1 view .LVU520
 517:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 518:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 519:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 86


 520:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 521:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHADD16(R, T));
 1381              		.loc 1 521 5 discriminator 1 view .LVU521
 1382              	.LBB456:
 1383              	.LBI456:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1384              		.loc 2 1735 31 discriminator 1 view .LVU522
 1385              	.LBB457:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1386              		.loc 2 1737 3 discriminator 1 view .LVU523
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1387              		.loc 2 1739 3 discriminator 1 view .LVU524
 1388              		.syntax unified
 1389              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1390 022c 90FA25F5 		shadd16 r5, r0, r5
 1391              	@ 0 "" 2
 1392              	.LVL106:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1393              		.loc 2 1740 3 discriminator 1 view .LVU525
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1394              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU526
 1395              		.thumb
 1396              		.syntax unified
 1397              	.LBE457:
 1398              	.LBE456:
 1399              	.LBB458:
 1400              	.LBI458:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 1401              		.loc 3 502 27 is_stmt 1 discriminator 1 view .LVU527
 1402              	.LBB459:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1403              		.loc 3 506 3 discriminator 1 view .LVU528
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1404              		.loc 3 508 3 discriminator 1 view .LVU529
 1405 0230 1D60     		str	r5, [r3]	@ unaligned
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1406              		.loc 3 509 3 discriminator 1 view .LVU530
 1407              	.LVL107:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1408              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU531
 1409              	.LBE459:
 1410              	.LBE458:
 522:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 523:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
 524:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 1411              		.loc 1 524 5 is_stmt 1 discriminator 1 view .LVU532
 1412              	.LBB460:
 1413              	.LBI460:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1414              		.loc 2 1727 31 discriminator 1 view .LVU533
 1415              	.LBB461:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1416              		.loc 2 1729 3 discriminator 1 view .LVU534
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1417              		.loc 2 1731 3 discriminator 1 view .LVU535
 1418              		.syntax unified
 1419              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 87


 1420 0232 91FA14F5 		qadd16 r5, r1, r4
 1421              	@ 0 "" 2
 1422              	.LVL108:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1423              		.loc 2 1732 3 discriminator 1 view .LVU536
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1424              		.loc 2 1732 3 is_stmt 0 discriminator 1 view .LVU537
 1425              		.thumb
 1426              		.syntax unified
 1427              	.LBE461:
 1428              	.LBE460:
 525:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 526:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
 527:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
 528:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSUB16(R, T));
 1429              		.loc 1 528 5 is_stmt 1 discriminator 1 view .LVU538
 1430              	.LBB462:
 1431              	.LBI462:
1783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1432              		.loc 2 1783 31 discriminator 1 view .LVU539
 1433              	.LBB463:
1785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1434              		.loc 2 1785 3 discriminator 1 view .LVU540
1787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1435              		.loc 2 1787 3 discriminator 1 view .LVU541
 1436              		.syntax unified
 1437              	@ 1787 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1438 0236 D0FA25F0 		shsub16 r0, r0, r5
 1439              	@ 0 "" 2
 1440              	.LVL109:
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1441              		.loc 2 1788 3 discriminator 1 view .LVU542
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1442              		.loc 2 1788 3 is_stmt 0 discriminator 1 view .LVU543
 1443              		.thumb
 1444              		.syntax unified
 1445              	.LBE463:
 1446              	.LBE462:
 1447              	.LBB464:
 1448              	.LBI464:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 1449              		.loc 3 502 27 is_stmt 1 discriminator 1 view .LVU544
 1450              	.LBB465:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1451              		.loc 3 506 3 discriminator 1 view .LVU545
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1452              		.loc 3 508 3 discriminator 1 view .LVU546
 1453 023a 5860     		str	r0, [r3, #4]	@ unaligned
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1454              		.loc 3 509 3 discriminator 1 view .LVU547
 1455              	.LVL110:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1456              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU548
 1457              	.LBE465:
 1458              	.LBE464:
 529:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 530:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc)) */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 88


 531:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(xaya, xcyc);
 1459              		.loc 1 531 5 is_stmt 1 discriminator 1 view .LVU549
 1460              	.LBB466:
 1461              	.LBI466:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1462              		.loc 2 1775 31 discriminator 1 view .LVU550
 1463              	.LBB467:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1464              		.loc 2 1777 3 discriminator 1 view .LVU551
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1465              		.loc 2 1779 3 discriminator 1 view .LVU552
 1466              		.syntax unified
 1467              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1468 023c D2FA17F2 		qsub16 r2, r2, r7
 1469              	@ 0 "" 2
 1470              	.LVL111:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1471              		.loc 2 1780 3 discriminator 1 view .LVU553
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1472              		.loc 2 1780 3 is_stmt 0 discriminator 1 view .LVU554
 1473              		.thumb
 1474              		.syntax unified
 1475              	.LBE467:
 1476              	.LBE466:
 532:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 533:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 534:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed( (yb - yd), (xb - xd))  */
 535:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __QSUB16(xbyb, xdyd);
 1477              		.loc 1 535 5 is_stmt 1 discriminator 1 view .LVU555
 1478              	.LBB468:
 1479              	.LBI468:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1480              		.loc 2 1775 31 discriminator 1 view .LVU556
 1481              	.LBB469:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1482              		.loc 2 1777 3 discriminator 1 view .LVU557
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1483              		.loc 2 1779 3 discriminator 1 view .LVU558
 1484              		.syntax unified
 1485              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1486 0240 D1FA14F1 		qsub16 r1, r1, r4
 1487              	@ 0 "" 2
 1488              	.LVL112:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1489              		.loc 2 1780 3 discriminator 1 view .LVU559
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1490              		.loc 2 1780 3 is_stmt 0 discriminator 1 view .LVU560
 1491              		.thumb
 1492              		.syntax unified
 1493              	.LBE469:
 1494              	.LBE468:
 536:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 537:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 538:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 539:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 540:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
 1495              		.loc 1 540 5 is_stmt 1 discriminator 1 view .LVU561
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 89


 1496              	.LBB470:
 1497              	.LBI470:
1879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1498              		.loc 2 1879 31 discriminator 1 view .LVU562
 1499              	.LBB471:
1881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1500              		.loc 2 1881 3 discriminator 1 view .LVU563
1883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1501              		.loc 2 1883 3 discriminator 1 view .LVU564
 1502              		.syntax unified
 1503              	@ 1883 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1504 0244 E2FA21F0 		shsax r0, r2, r1
 1505              	@ 0 "" 2
 1506              	.LVL113:
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1507              		.loc 2 1884 3 discriminator 1 view .LVU565
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1508              		.loc 2 1884 3 is_stmt 0 discriminator 1 view .LVU566
 1509              		.thumb
 1510              		.syntax unified
 1511              	.LBE471:
 1512              	.LBE470:
 1513              	.LBB472:
 1514              	.LBI472:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 1515              		.loc 3 502 27 is_stmt 1 discriminator 1 view .LVU567
 1516              	.LBB473:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1517              		.loc 3 506 3 discriminator 1 view .LVU568
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1518              		.loc 3 508 3 discriminator 1 view .LVU569
 1519 0248 9860     		str	r0, [r3, #8]	@ unaligned
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1520              		.loc 3 509 3 discriminator 1 view .LVU570
 1521              	.LVL114:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1522              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU571
 1523              	.LBE473:
 1524              	.LBE472:
 541:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 542:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 543:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
 544:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
 1525              		.loc 1 544 5 is_stmt 1 discriminator 1 view .LVU572
 1526              	.LBB474:
 1527              	.LBI474:
1831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1528              		.loc 2 1831 31 discriminator 1 view .LVU573
 1529              	.LBB475:
1833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1530              		.loc 2 1833 3 discriminator 1 view .LVU574
1835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1531              		.loc 2 1835 3 discriminator 1 view .LVU575
 1532              		.syntax unified
 1533              	@ 1835 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1534 024a A2FA21F2 		shasx r2, r2, r1
 1535              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 90


 1536              	.LVL115:
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1537              		.loc 2 1836 3 discriminator 1 view .LVU576
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1538              		.loc 2 1836 3 is_stmt 0 discriminator 1 view .LVU577
 1539              		.thumb
 1540              		.syntax unified
 1541              	.LBE475:
 1542              	.LBE474:
 1543              	.LBB476:
 1544              	.LBI476:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 1545              		.loc 3 502 27 is_stmt 1 discriminator 1 view .LVU578
 1546              	.LBB477:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1547              		.loc 3 506 3 discriminator 1 view .LVU579
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1548              		.loc 3 508 3 discriminator 1 view .LVU580
 1549              	.LBE477:
 1550              	.LBE476:
 545:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 546:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 547:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 548:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
 549:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 550:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 551:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
 552:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
 553:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 554:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 555:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 1551              		.loc 1 555 3 is_stmt 0 discriminator 1 view .LVU581
 1552 024e 013E     		subs	r6, r6, #1
 1553              	.LVL116:
 1554              	.LBB479:
 1555              	.LBB478:
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1556              		.loc 3 508 3 discriminator 1 view .LVU582
 1557 0250 DA60     		str	r2, [r3, #12]	@ unaligned
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1558              		.loc 3 509 3 is_stmt 1 discriminator 1 view .LVU583
 1559 0252 03F11003 		add	r3, r3, #16
 1560              	.LVL117:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1561              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU584
 1562              	.LBE478:
 1563              	.LBE479:
 1564              		.loc 1 555 11 is_stmt 1 discriminator 1 view .LVU585
 1565              		.loc 1 555 3 is_stmt 0 discriminator 1 view .LVU586
 1566 0256 E1D1     		bne	.L8
 556:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 557:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage process */
 558:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 559:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
 560:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
 561:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
 562:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 91


 563:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 564:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 565:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 566:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 567:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t R0, R1, S0, S1, T0, T1, U0, U1;
 568:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t Co1, Si1, Co2, Si2, Co3, Si3, out1, out2;
 569:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, i1, i2, i3, j, k;
 570:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 571:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
 572:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 573:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
 574:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 575:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
 576:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
 577:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 578:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 579:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
 580:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
 581:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 582:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
 583:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
 584:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 585:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
 586:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   i0 = 0U;
 587:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
 588:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 589:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
 590:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 591:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
 592:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 593:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 594:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
 595:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 596:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
 597:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 598:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
 599:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
 600:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
 601:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 602:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
 603:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 604:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 605:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 606:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U] >> 2U;
 607:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U] >> 2U;
 608:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 609:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 610:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 611:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U] >> 2U;
 612:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U] >> 2U;
 613:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 614:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) */
 615:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
 616:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (xa + xc) */
 617:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
 618:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 619:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc) */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 92


 620:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16);
 621:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S1 = (xa - xc) */
 622:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16);
 623:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 624:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 625:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 626:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 627:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2U;
 628:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
 629:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 630:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 631:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 632:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2U;
 633:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1] >> 2U;
 634:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 635:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd) */
 636:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
 637:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T1 = (xb + xd) */
 638:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
 639:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 640:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 641:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 642:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 643:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
 644:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
 645:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 646:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd) */
 647:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (xa + xc) - (xb + xd) */
 648:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(R0 - T0, 16U);
 649:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(R1 - T1, 16U);
 650:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 651:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from Coefficient pointer */
 652:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co2 = pCoef16[2U * ic * 2U];
 653:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si2 = pCoef16[(2U * ic * 2U) + 1];
 654:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 655:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 656:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co2 * R0 + Si2 * R1) >> 16U);
 657:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 658:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si2 * R0 + Co2 * R1) >> 16U);
 659:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 660:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
 661:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 662:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb, T1 =  xb */
 663:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2;
 664:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1] >> 2;
 665:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 666:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
 667:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
 668:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = out1;
 669:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1] = out2;
 670:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 671:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
 672:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 673:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U0 = yd, U1 = xd */
 674:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2;
 675:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1] >> 2;
 676:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb-yd */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 93


 677:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16);
 678:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T1 = xb-xd */
 679:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16);
 680:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 681:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (ya-yc) + (xb- xd),  R0 = (xa-xc) - (yb-yd)) */
 682:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (q15_t) __SSAT((q31_t) (S0 - T1), 16);
 683:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (q15_t) __SSAT((q31_t) (S1 + T0), 16);
 684:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 685:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S1 = (ya-yc) - (xb- xd), S0 = (xa-xc) + (yb-yd)) */
 686:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = (q15_t) __SSAT(((q31_t) S0 + T1), 16U);
 687:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = (q15_t) __SSAT(((q31_t) S1 - T0), 16U);
 688:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 689:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from Coefficient pointer */
 690:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co1 = pCoef16[ic * 2U];
 691:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si1 = pCoef16[(ic * 2U) + 1];
 692:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
 693:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 694:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Si1 * S1 + Co1 * S0) >> 16);
 695:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 696:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si1 * S0 + Co1 * S1) >> 16);
 697:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 698:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
 699:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = out1;
 700:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1] = out2;
 701:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 702:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Co3 & si3 are read from Coefficient pointer */
 703:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co3 = pCoef16[3U * (ic * 2U)];
 704:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si3 = pCoef16[(3U * (ic * 2U)) + 1];
 705:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
 706:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* Co3 + (ya+xb-yc-xd)* (si3) */
 707:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Si3 * R1 + Co3 * R0) >> 16U);
 708:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* Co3 - (xa-yb-xc+yd)* (si3) */
 709:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si3 * R0 + Co3 * R1) >> 16U);
 710:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
 711:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = out1;
 712:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1] = out2;
 713:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 714:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 715:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
 716:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 717:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Updating input index */
 718:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i0 = i0 + 1U;
 719:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 720:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 721:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
 722:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 723:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
 724:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 725:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 726:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
 727:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 728:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
 729:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
 730:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 731:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
 732:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
 733:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 94


 734:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
 735:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
 736:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
 737:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 738:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 739:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
 740:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 741:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
 742:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co1 = pCoef16[ic * 2U];
 743:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si1 = pCoef16[(ic * 2U) + 1U];
 744:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co2 = pCoef16[2U * (ic * 2U)];
 745:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si2 = pCoef16[(2U * (ic * 2U)) + 1U];
 746:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co3 = pCoef16[3U * (ic * 2U)];
 747:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si3 = pCoef16[(3U * (ic * 2U)) + 1U];
 748:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 749:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
 750:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
 751:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 752:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
 753:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 754:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 755:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  index calculation for the input as, */
 756:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 757:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i1 = i0 + n2;
 758:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i2 = i1 + n2;
 759:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i3 = i2 + n2;
 760:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 761:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
 762:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
 763:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i0 * 2U];
 764:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i0 * 2U) + 1U];
 765:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 766:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
 767:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = pSrc16[i2 * 2U];
 768:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = pSrc16[(i2 * 2U) + 1U];
 769:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 770:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc), R1 = (xa + xc) */
 771:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = __SSAT(T0 + S0, 16);
 772:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = __SSAT(T1 + S1, 16);
 773:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 774:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya - yc), S1 =(xa - xc) */
 775:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = __SSAT(T0 - S0, 16);
 776:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = __SSAT(T1 - S1, 16);
 777:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 778:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 779:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 780:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
 781:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
 782:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 783:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 784:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
 785:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
 786:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 787:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 788:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = (yb + yd), T1 = (xb + xd) */
 789:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 + U0, 16);
 790:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 + U1, 16);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 95


 791:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 792:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
 793:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 794:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
 795:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
 796:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = ((R0 >> 1U) + (T0 >> 1U)) >> 1U;
 797:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = ((R1 >> 1U) + (T1 >> 1U)) >> 1U;
 798:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 799:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i0 * 2U] = out1;
 800:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(2U * i0) + 1U] = out2;
 801:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 802:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
 803:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (R0 >> 1U) - (T0 >> 1U);
 804:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (R1 >> 1U) - (T1 >> 1U);
 805:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 806:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 807:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co2 * R0 + Si2 * R1) >> 16U);
 808:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 809:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 810:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si2 * R0 + Co2 * R1) >> 16U);
 811:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 812:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
 813:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 814:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
 815:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
 816:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 817:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
 818:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 819:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 820:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i1 * 2U] = out1;
 821:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i1 * 2U) + 1U] = out2;
 822:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 823:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
 824:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 825:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 826:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
 827:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
 828:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 829:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = yb-yd, T1 = xb-xd */
 830:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 - U0, 16);
 831:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 - U1, 16);
 832:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 833:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya-yc) + (xb- xd), R1 = (xa-xc) - (yb-yd)) */
 834:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (S0 >> 1U) - (T1 >> 1U);
 835:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (S1 >> 1U) + (T0 >> 1U);
 836:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 837:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya-yc) - (xb- xd), S1 = (xa-xc) + (yb-yd)) */
 838:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = (S0 >> 1U) + (T1 >> 1U);
 839:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = (S1 >> 1U) - (T0 >> 1U);
 840:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 841:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
 842:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co1 * S0 + Si1 * S1) >> 16U);
 843:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 844:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si1 * S0 + Co1 * S1) >> 16U);
 845:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 846:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 847:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 96


 848:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i2 * 2U] = out1;
 849:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i2 * 2U) + 1U] = out2;
 850:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 851:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
 852:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Si3 * R1 + Co3 * R0) >> 16U);
 853:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 854:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si3 * R0 + Co3 * R1) >> 16U);
 855:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* Co3 + (ya+xb-yc-xd)* (si3) */
 856:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* Co3 - (xa-yb-xc+yd)* (si3) */
 857:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i3 * 2U] = out1;
 858:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i3 * 2U) + 1U] = out2;
 859:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
 860:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
 861:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 862:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
 863:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 864:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
 865:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 866:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 867:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
 868:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
 869:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
 870:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
 871:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 872:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
 873:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 874:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
 875:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 876:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
 877:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 878:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
 879:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (i0 = 0U; i0 <= (fftLen - n1); i0 += n1)
 880:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 881:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
 882:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 883:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
 884:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
 885:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
 886:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 887:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
 888:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 889:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U];
 890:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U];
 891:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 892:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 893:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U];
 894:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U];
 895:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 896:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
 897:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
 898:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
 899:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 900:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
 901:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16U);
 902:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16U);
 903:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 904:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 97


 905:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 906:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
 907:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
 908:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 909:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
 910:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
 911:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 912:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd)) */
 913:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
 914:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
 915:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 916:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 917:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 918:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 919:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
 920:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
 921:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 922:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
 923:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (R0 >> 1U) - (T0 >> 1U);
 924:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (R1 >> 1U) - (T1 >> 1U);
 925:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 926:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
 927:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
 928:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 929:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/4 sample */
 930:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
 931:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
 932:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = R0;
 933:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1U] = R1;
 934:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 935:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 936:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
 937:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
 938:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb - yd), T1 = (xb - xd)  */
 939:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16U);
 940:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16U);
 941:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 942:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/2 sample */
 943:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 944:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 945:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = (S0 >> 1U) + (T1 >> 1U);
 946:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1U] = (S1 >> 1U) - (T0 >> 1U);
 947:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 948:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + 3fftLen/4 sample */
 949:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 950:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
 951:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = (S0 >> 1U) - (T1 >> 1U);
 952:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1U] = (S1 >> 1U) + (T0 >> 1U);
 953:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 954:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 955:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 956:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage process */
 957:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 958:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
 959:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
 960:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
 961:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 98


 962:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 963:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 964:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 965:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** }
 1567              		.loc 1 965 1 view .LVU587
 1568 0258 13B0     		add	sp, sp, #76
 1569              	.LCFI2:
 1570              		.cfi_def_cfa_offset 36
 1571              		@ sp needed
 1572 025a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1573              	.LVL118:
 1574              	.L18:
 1575              		.loc 1 965 1 view .LVU588
 1576 025e 00BF     		.align	2
 1577              	.L17:
 1578 0260 0000FFFF 		.word	-65536
 1579              		.cfi_endproc
 1580              	.LFE146:
 1582              		.section	.text.arm_radix4_butterfly_inverse_q15,"ax",%progbits
 1583              		.align	1
 1584              		.p2align 2,,3
 1585              		.global	arm_radix4_butterfly_inverse_q15
 1586              		.syntax unified
 1587              		.thumb
 1588              		.thumb_func
 1589              		.fpu fpv5-d16
 1591              	arm_radix4_butterfly_inverse_q15:
 1592              	.LVL119:
 1593              	.LFB147:
 966:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 967:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 968:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
 969:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @brief         Core function for the Q15 CIFFT butterfly process.
 970:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in,out] pSrc16           points to the in-place buffer of Q15 data type
 971:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     fftLen           length of the FFT
 972:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     pCoef16          points to twiddle coefficient buffer
 973:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wi
 974:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @return        none
 975:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 976:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 977:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
 978:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Radix-4 IFFT algorithm used is :
 979:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 980:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * CIFFT uses same twiddle coefficients as CFFT function
 981:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *  x[k] = x[n] + (j)k * x[n + fftLen/4] + (-1)k * x[n+fftLen/2] + (-j)k * x[n+3*fftLen/4]
 982:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 983:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 984:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * IFFT is implemented with following changes in equations from FFT
 985:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 986:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Input real and imaginary data:
 987:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n) = xa + j * ya
 988:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/4 ) = xb + j * yb
 989:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/2 ) = xc + j * yc
 990:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+3N 4) = xd + j * yd
 991:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 992:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 993:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Output real and imaginary data:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 99


 994:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r) = xa'+ j * ya'
 995:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+1) = xb'+ j * yb'
 996:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+2) = xc'+ j * yc'
 997:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+3) = xd'+ j * yd'
 998:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 999:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
1000:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Twiddle factors for radix-4 IFFT:
1001:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Wn = co1 + j * (si1)
1002:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W2n = co2 + j * (si2)
1003:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W3n = co3 + j * (si3)
1004:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  
1005:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * The real and imaginary output values for the radix-4 butterfly are
1006:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xa' = xa + xb + xc + xd
1007:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * ya' = ya + yb + yc + yd
1008:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1)
1009:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1)
1010:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2)
1011:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2)
1012:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xd' = (xa+yb-xc-yd)* co3 - (ya-xb-yc+xd)* (si3)
1013:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yd' = (ya-xb-yc+xd)* co3 + (xa+yb-xc-yd)* (si3)
1014:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
1015:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
1016:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1017:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_inverse_q15(
1018:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
1019:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
1020:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
1021:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier)
1022:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** {
 1594              		.loc 1 1022 1 is_stmt 1 view -0
 1595              		.cfi_startproc
 1596              		@ args = 0, pretend = 0, frame = 72
 1597              		@ frame_needed = 0, uses_anonymous_args = 0
1023:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1024:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #if defined (ARM_MATH_DSP)
1025:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1026:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t R, S, T, U;
 1598              		.loc 1 1026 9 view .LVU590
1027:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t C1, C2, C3, out1, out2;
 1599              		.loc 1 1027 9 view .LVU591
1028:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, j, k;
 1600              		.loc 1 1028 9 view .LVU592
1029:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         
1030:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *ptr1;
 1601              		.loc 1 1030 9 view .LVU593
1031:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi0;
 1602              		.loc 1 1031 9 view .LVU594
1032:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi1;
 1603              		.loc 1 1032 9 view .LVU595
1033:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi2;
 1604              		.loc 1 1033 9 view .LVU596
1034:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi3;
 1605              		.loc 1 1034 9 view .LVU597
1035:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         
1036:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t xaya, xbyb, xcyc, xdyd;
 1606              		.loc 1 1036 9 view .LVU598
1037:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 100


1038:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
1039:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1040:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
1041:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1042:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
1043:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
 1607              		.loc 1 1043 3 view .LVU599
1022:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1608              		.loc 1 1022 1 is_stmt 0 view .LVU600
 1609 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1610              	.LCFI3:
 1611              		.cfi_def_cfa_offset 36
 1612              		.cfi_offset 4, -36
 1613              		.cfi_offset 5, -32
 1614              		.cfi_offset 6, -28
 1615              		.cfi_offset 7, -24
 1616              		.cfi_offset 8, -20
 1617              		.cfi_offset 9, -16
 1618              		.cfi_offset 10, -12
 1619              		.cfi_offset 11, -8
 1620              		.cfi_offset 14, -4
 1621 0004 0C46     		mov	r4, r1
 1622 0006 93B0     		sub	sp, sp, #76
 1623              	.LCFI4:
 1624              		.cfi_def_cfa_offset 112
1022:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1625              		.loc 1 1022 1 view .LVU601
 1626 0008 0746     		mov	r7, r0
 1627 000a 9A46     		mov	r10, r3
 1628 000c 0F90     		str	r0, [sp, #60]
1044:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
1045:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1046:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
1047:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
1048:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1049:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
1050:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
1051:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1052:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
1053:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
1054:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1055:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi0 = pSrc16;
1056:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi1 = pSi0 + 2 * n2;
 1629              		.loc 1 1056 15 view .LVU602
 1630 000e 24F00300 		bic	r0, r4, #3
 1631              	.LVL120:
1047:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1632              		.loc 1 1047 6 view .LVU603
 1633 0012 A608     		lsrs	r6, r4, #2
1022:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1634              		.loc 1 1022 1 view .LVU604
 1635 0014 0191     		str	r1, [sp, #4]
 1636              	.LVL121:
1044:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 1637              		.loc 1 1044 3 is_stmt 1 view .LVU605
1047:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1638              		.loc 1 1047 3 view .LVU606
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 101


1057:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
 1639              		.loc 1 1057 15 is_stmt 0 view .LVU607
 1640 0016 07EB4005 		add	r5, r7, r0, lsl #1
1050:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1641              		.loc 1 1050 6 view .LVU608
 1642 001a 0021     		movs	r1, #0
 1643              	.LVL122:
1056:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
 1644              		.loc 1 1056 15 view .LVU609
 1645 001c 3C18     		adds	r4, r7, r0
 1646              	.LVL123:
1047:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1647              		.loc 1 1047 6 view .LVU610
 1648 001e B146     		mov	r9, r6
 1649 0020 1196     		str	r6, [sp, #68]
 1650              	.LVL124:
1050:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1651              		.loc 1 1050 3 is_stmt 1 view .LVU611
1053:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1652              		.loc 1 1053 3 view .LVU612
1055:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi1 = pSi0 + 2 * n2;
 1653              		.loc 1 1055 3 view .LVU613
1056:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
 1654              		.loc 1 1056 3 view .LVU614
 1655              		.loc 1 1057 3 view .LVU615
1058:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi3 = pSi2 + 2 * n2;
 1656              		.loc 1 1058 3 view .LVU616
 1657              	.LBB480:
 1658              	.LBB481:
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1659              		.loc 2 1739 3 is_stmt 0 view .LVU617
 1660 0022 0B46     		mov	r3, r1
 1661              	.LVL125:
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1662              		.loc 2 1739 3 view .LVU618
 1663              	.LBE481:
 1664              	.LBE480:
 1665              		.loc 1 1058 15 view .LVU619
 1666 0024 2844     		add	r0, r0, r5
 1667              	.LVL126:
1059:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1060:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
1061:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1062:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
1063:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
1064:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1065:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
1066:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1067:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1068:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1069:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi0);
1070:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
1071:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
1072:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1073:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1074:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = read_q15x2 (pSi2);
1075:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 102


1076:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
1077:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1078:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc) ) */
1079:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(T, S);
1080:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1081:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc) ) */
1082:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(T, S);
1083:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1084:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1085:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1086:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
1087:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
1088:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
1089:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1090:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1091:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
1092:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
1093:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
1094:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1095:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd) ) */
1096:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(T, U);
1097:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1098:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1099:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1100:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1101:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi0, __SHADD16(R, T));
1102:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1103:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc) - (yb + yd), (xa + xc)- (xb + xd)) */
1104:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSUB16(R, T);
1105:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1106:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from SIMD Coefficient pointer */
1107:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
1108:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1109:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1110:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1111:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C2, R) >> 16U;
1112:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1113:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C2, R);
1114:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1115:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1116:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C2, R) >> 16U;
1117:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1118:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C2), R);
1119:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1120:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1121:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
1122:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb, xb) */
1123:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
1124:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
1125:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
1126:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1127:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
1128:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
1129:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi1, (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1668              		.loc 1 1129 28 view .LVU620
 1669 0026 8E4E     		ldr	r6, .L34
 1670              	.LVL127:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 103


 1671              		.loc 1 1129 28 view .LVU621
 1672 0028 9446     		mov	ip, r2
1022:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1673              		.loc 1 1022 1 view .LVU622
 1674 002a 1092     		str	r2, [sp, #64]
 1675              	.LVL128:
 1676              	.L20:
1063:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 1677              		.loc 1 1063 3 is_stmt 1 discriminator 1 view .LVU623
1069:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 1678              		.loc 1 1069 5 discriminator 1 view .LVU624
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1679              		.loc 3 457 3 discriminator 1 view .LVU625
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1680              		.loc 3 459 3 discriminator 1 view .LVU626
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1681              		.loc 3 461 3 discriminator 1 view .LVU627
1070:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 1682              		.loc 1 1070 5 discriminator 1 view .LVU628
 1683              	.LBB483:
 1684              	.LBI480:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1685              		.loc 2 1735 31 discriminator 1 view .LVU629
 1686              	.LBB482:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1687              		.loc 2 1737 3 discriminator 1 view .LVU630
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1688              		.loc 2 1739 3 discriminator 1 view .LVU631
 1689 002c D7F800E0 		ldr	lr, [r7]	@ unaligned
 1690              		.syntax unified
 1691              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1692 0030 9EFA23FE 		shadd16 lr, lr, r3
 1693              	@ 0 "" 2
 1694              	.LVL129:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1695              		.loc 2 1740 3 discriminator 1 view .LVU632
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1696              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU633
 1697              		.thumb
 1698              		.syntax unified
 1699              	.LBE482:
 1700              	.LBE483:
1071:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1701              		.loc 1 1071 5 is_stmt 1 discriminator 1 view .LVU634
 1702              	.LBB484:
 1703              	.LBI484:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1704              		.loc 2 1735 31 discriminator 1 view .LVU635
 1705              	.LBB485:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1706              		.loc 2 1737 3 discriminator 1 view .LVU636
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1707              		.loc 2 1739 3 discriminator 1 view .LVU637
 1708              		.syntax unified
 1709              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1710 0034 9EFA23FE 		shadd16 lr, lr, r3
 1711              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 104


 1712              	.LVL130:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1713              		.loc 2 1740 3 discriminator 1 view .LVU638
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1714              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU639
 1715              		.thumb
 1716              		.syntax unified
 1717              	.LBE485:
 1718              	.LBE484:
1074:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 1719              		.loc 1 1074 5 is_stmt 1 discriminator 1 view .LVU640
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1720              		.loc 3 457 3 discriminator 1 view .LVU641
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1721              		.loc 3 459 3 discriminator 1 view .LVU642
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1722              		.loc 3 461 3 discriminator 1 view .LVU643
1075:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 1723              		.loc 1 1075 5 discriminator 1 view .LVU644
 1724              	.LBB486:
 1725              	.LBI486:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1726              		.loc 2 1735 31 discriminator 1 view .LVU645
 1727              	.LBB487:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1728              		.loc 2 1737 3 discriminator 1 view .LVU646
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1729              		.loc 2 1739 3 discriminator 1 view .LVU647
 1730 0038 2A68     		ldr	r2, [r5]	@ unaligned
 1731              		.syntax unified
 1732              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1733 003a 92FA23F2 		shadd16 r2, r2, r3
 1734              	@ 0 "" 2
 1735              	.LVL131:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1736              		.loc 2 1740 3 discriminator 1 view .LVU648
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1737              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU649
 1738              		.thumb
 1739              		.syntax unified
 1740              	.LBE487:
 1741              	.LBE486:
1076:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1742              		.loc 1 1076 5 is_stmt 1 discriminator 1 view .LVU650
 1743              	.LBB488:
 1744              	.LBI488:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1745              		.loc 2 1735 31 discriminator 1 view .LVU651
 1746              	.LBB489:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1747              		.loc 2 1737 3 discriminator 1 view .LVU652
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1748              		.loc 2 1739 3 discriminator 1 view .LVU653
 1749              		.syntax unified
 1750              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1751 003e 92FA23F2 		shadd16 r2, r2, r3
 1752              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 105


 1753              	.LVL132:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1754              		.loc 2 1740 3 discriminator 1 view .LVU654
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1755              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU655
 1756              		.thumb
 1757              		.syntax unified
 1758              	.LBE489:
 1759              	.LBE488:
1079:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1760              		.loc 1 1079 5 is_stmt 1 discriminator 1 view .LVU656
 1761              	.LBB490:
 1762              	.LBI490:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1763              		.loc 2 1727 31 discriminator 1 view .LVU657
 1764              	.LBB491:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1765              		.loc 2 1729 3 discriminator 1 view .LVU658
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1766              		.loc 2 1731 3 discriminator 1 view .LVU659
 1767              		.syntax unified
 1768              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1769 0042 9EFA12F8 		qadd16 r8, lr, r2
 1770              	@ 0 "" 2
 1771              	.LVL133:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1772              		.loc 2 1732 3 discriminator 1 view .LVU660
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1773              		.loc 2 1732 3 is_stmt 0 discriminator 1 view .LVU661
 1774              		.thumb
 1775              		.syntax unified
 1776              	.LBE491:
 1777              	.LBE490:
1082:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1778              		.loc 1 1082 5 is_stmt 1 discriminator 1 view .LVU662
 1779              	.LBB492:
 1780              	.LBI492:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1781              		.loc 2 1775 31 discriminator 1 view .LVU663
 1782              	.LBB493:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1783              		.loc 2 1777 3 discriminator 1 view .LVU664
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1784              		.loc 2 1779 3 discriminator 1 view .LVU665
 1785              		.syntax unified
 1786              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1787 0046 DEFA12FE 		qsub16 lr, lr, r2
 1788              	@ 0 "" 2
 1789              	.LVL134:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1790              		.loc 2 1780 3 discriminator 1 view .LVU666
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1791              		.loc 2 1780 3 is_stmt 0 discriminator 1 view .LVU667
 1792              		.thumb
 1793              		.syntax unified
 1794              	.LBE493:
 1795              	.LBE492:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 106


1086:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 1796              		.loc 1 1086 5 is_stmt 1 discriminator 1 view .LVU668
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1797              		.loc 3 457 3 discriminator 1 view .LVU669
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1798              		.loc 3 459 3 discriminator 1 view .LVU670
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1799              		.loc 3 461 3 discriminator 1 view .LVU671
1087:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 1800              		.loc 1 1087 5 discriminator 1 view .LVU672
 1801              	.LBB494:
 1802              	.LBI494:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1803              		.loc 2 1735 31 discriminator 1 view .LVU673
 1804              	.LBB495:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1805              		.loc 2 1737 3 discriminator 1 view .LVU674
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1806              		.loc 2 1739 3 discriminator 1 view .LVU675
 1807 004a 2268     		ldr	r2, [r4]	@ unaligned
 1808              		.syntax unified
 1809              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1810 004c 92FA23F2 		shadd16 r2, r2, r3
 1811              	@ 0 "" 2
 1812              	.LVL135:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1813              		.loc 2 1740 3 discriminator 1 view .LVU676
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1814              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU677
 1815              		.thumb
 1816              		.syntax unified
 1817              	.LBE495:
 1818              	.LBE494:
1088:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1819              		.loc 1 1088 5 is_stmt 1 discriminator 1 view .LVU678
 1820              	.LBB496:
 1821              	.LBI496:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1822              		.loc 2 1735 31 discriminator 1 view .LVU679
 1823              	.LBB497:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1824              		.loc 2 1737 3 discriminator 1 view .LVU680
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1825              		.loc 2 1739 3 discriminator 1 view .LVU681
 1826              		.syntax unified
 1827              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1828 0050 92FA23F2 		shadd16 r2, r2, r3
 1829              	@ 0 "" 2
 1830              	.LVL136:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1831              		.loc 2 1740 3 discriminator 1 view .LVU682
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1832              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU683
 1833              		.thumb
 1834              		.syntax unified
 1835              	.LBE497:
 1836              	.LBE496:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 107


1091:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 1837              		.loc 1 1091 5 is_stmt 1 discriminator 1 view .LVU684
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1838              		.loc 3 457 3 discriminator 1 view .LVU685
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1839              		.loc 3 459 3 discriminator 1 view .LVU686
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1840              		.loc 3 461 3 discriminator 1 view .LVU687
1092:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 1841              		.loc 1 1092 5 discriminator 1 view .LVU688
 1842              	.LBB498:
 1843              	.LBI498:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1844              		.loc 2 1735 31 discriminator 1 view .LVU689
 1845              	.LBB499:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1846              		.loc 2 1737 3 discriminator 1 view .LVU690
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1847              		.loc 2 1739 3 discriminator 1 view .LVU691
 1848 0054 D0F800B0 		ldr	fp, [r0]	@ unaligned
 1849              		.syntax unified
 1850              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1851 0058 9BFA23FB 		shadd16 fp, fp, r3
 1852              	@ 0 "" 2
 1853              	.LVL137:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1854              		.loc 2 1740 3 discriminator 1 view .LVU692
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1855              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU693
 1856              		.thumb
 1857              		.syntax unified
 1858              	.LBE499:
 1859              	.LBE498:
1093:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1860              		.loc 1 1093 5 is_stmt 1 discriminator 1 view .LVU694
 1861              	.LBB500:
 1862              	.LBI500:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1863              		.loc 2 1735 31 discriminator 1 view .LVU695
 1864              	.LBB501:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1865              		.loc 2 1737 3 discriminator 1 view .LVU696
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1866              		.loc 2 1739 3 discriminator 1 view .LVU697
 1867              		.syntax unified
 1868              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1869 005c 9BFA23FB 		shadd16 fp, fp, r3
 1870              	@ 0 "" 2
 1871              	.LVL138:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1872              		.loc 2 1740 3 discriminator 1 view .LVU698
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1873              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU699
 1874              		.thumb
 1875              		.syntax unified
 1876              	.LBE501:
 1877              	.LBE500:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 108


1096:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1878              		.loc 1 1096 5 is_stmt 1 discriminator 1 view .LVU700
 1879              	.LBB502:
 1880              	.LBI502:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1881              		.loc 2 1727 31 discriminator 1 view .LVU701
 1882              	.LBB503:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1883              		.loc 2 1729 3 discriminator 1 view .LVU702
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1884              		.loc 2 1731 3 discriminator 1 view .LVU703
 1885              		.syntax unified
 1886              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1887 0060 92FA1BF2 		qadd16 r2, r2, fp
 1888              	@ 0 "" 2
 1889              	.LVL139:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1890              		.loc 2 1732 3 discriminator 1 view .LVU704
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1891              		.loc 2 1732 3 is_stmt 0 discriminator 1 view .LVU705
 1892              		.thumb
 1893              		.syntax unified
 1894              	.LBE503:
 1895              	.LBE502:
1101:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1896              		.loc 1 1101 5 is_stmt 1 discriminator 1 view .LVU706
 1897              	.LBB504:
 1898              	.LBI504:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1899              		.loc 2 1735 31 discriminator 1 view .LVU707
 1900              	.LBB505:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1901              		.loc 2 1737 3 discriminator 1 view .LVU708
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1902              		.loc 2 1739 3 discriminator 1 view .LVU709
 1903              		.syntax unified
 1904              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1905 0064 98FA22FB 		shadd16 fp, r8, r2
 1906              	@ 0 "" 2
 1907              	.LVL140:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1908              		.loc 2 1740 3 discriminator 1 view .LVU710
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1909              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU711
 1910              		.thumb
 1911              		.syntax unified
 1912              	.LBE505:
 1913              	.LBE504:
 1914              	.LBB506:
 1915              	.LBI506:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 1916              		.loc 3 502 27 is_stmt 1 discriminator 1 view .LVU712
 1917              	.LBB507:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1918              		.loc 3 506 3 discriminator 1 view .LVU713
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1919              		.loc 3 508 3 discriminator 1 view .LVU714
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 109


 1920 0068 47F804BB 		str	fp, [r7], #4	@ unaligned
 1921              	.LVL141:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1922              		.loc 3 509 3 discriminator 1 view .LVU715
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1923              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU716
 1924              	.LBE507:
 1925              	.LBE506:
1104:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1926              		.loc 1 1104 5 is_stmt 1 discriminator 1 view .LVU717
 1927              	.LBB508:
 1928              	.LBI508:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1929              		.loc 2 1775 31 discriminator 1 view .LVU718
 1930              	.LBB509:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1931              		.loc 2 1777 3 discriminator 1 view .LVU719
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1932              		.loc 2 1779 3 discriminator 1 view .LVU720
 1933              		.syntax unified
 1934              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1935 006c D8FA12F8 		qsub16 r8, r8, r2
 1936              	@ 0 "" 2
 1937              	.LVL142:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1938              		.loc 2 1780 3 discriminator 1 view .LVU721
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1939              		.loc 2 1780 3 is_stmt 0 discriminator 1 view .LVU722
 1940              		.thumb
 1941              		.syntax unified
 1942              	.LBE509:
 1943              	.LBE508:
1107:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 1944              		.loc 1 1107 5 is_stmt 1 discriminator 1 view .LVU723
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1945              		.loc 3 457 3 discriminator 1 view .LVU724
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1946              		.loc 3 459 3 discriminator 1 view .LVU725
 1947 0070 5CF83120 		ldr	r2, [ip, r1, lsl #3]	@ unaligned
 1948              	.LVL143:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1949              		.loc 3 461 3 discriminator 1 view .LVU726
1111:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 1950              		.loc 1 1111 5 discriminator 1 view .LVU727
 1951              	.LBB510:
 1952              	.LBI510:
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1953              		.loc 2 2039 31 discriminator 1 view .LVU728
 1954              	.LBB511:
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1955              		.loc 2 2041 3 discriminator 1 view .LVU729
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1956              		.loc 2 2043 3 discriminator 1 view .LVU730
 1957              		.syntax unified
 1958              	@ 2043 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1959 0074 42FB08FB 		smusd fp, r2, r8
 1960              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 110


 1961              	.LVL144:
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1962              		.loc 2 2044 3 discriminator 1 view .LVU731
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1963              		.loc 2 2044 3 is_stmt 0 discriminator 1 view .LVU732
 1964              		.thumb
 1965              		.syntax unified
 1966              	.LBE511:
 1967              	.LBE510:
1113:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 1968              		.loc 1 1113 5 is_stmt 1 discriminator 1 view .LVU733
 1969              	.LBB512:
 1970              	.LBI512:
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1971              		.loc 2 1981 31 discriminator 1 view .LVU734
 1972              	.LBB513:
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1973              		.loc 2 1983 3 discriminator 1 view .LVU735
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1974              		.loc 2 1985 3 discriminator 1 view .LVU736
 1975              		.syntax unified
 1976              	@ 1985 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1977 0078 22FB18F8 		smuadx r8, r2, r8
 1978              	@ 0 "" 2
 1979              	.LVL145:
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1980              		.loc 2 1986 3 discriminator 1 view .LVU737
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1981              		.loc 2 1986 3 is_stmt 0 discriminator 1 view .LVU738
 1982              		.thumb
 1983              		.syntax unified
 1984              	.LBE513:
 1985              	.LBE512:
1123:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 1986              		.loc 1 1123 5 is_stmt 1 discriminator 1 view .LVU739
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1987              		.loc 3 457 3 discriminator 1 view .LVU740
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1988              		.loc 3 459 3 discriminator 1 view .LVU741
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1989              		.loc 3 461 3 discriminator 1 view .LVU742
1124:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 1990              		.loc 1 1124 5 discriminator 1 view .LVU743
 1991              	.LBB514:
 1992              	.LBI514:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1993              		.loc 2 1735 31 discriminator 1 view .LVU744
 1994              	.LBB515:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1995              		.loc 2 1737 3 discriminator 1 view .LVU745
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1996              		.loc 2 1739 3 discriminator 1 view .LVU746
 1997 007c 2268     		ldr	r2, [r4]	@ unaligned
 1998              	.LVL146:
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1999              		.loc 2 1739 3 is_stmt 0 discriminator 1 view .LVU747
 2000              		.syntax unified
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 111


 2001              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2002 007e 92FA23F2 		shadd16 r2, r2, r3
 2003              	@ 0 "" 2
 2004              	.LVL147:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2005              		.loc 2 1740 3 is_stmt 1 discriminator 1 view .LVU748
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2006              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU749
 2007              		.thumb
 2008              		.syntax unified
 2009              	.LBE515:
 2010              	.LBE514:
1125:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2011              		.loc 1 1125 5 is_stmt 1 discriminator 1 view .LVU750
 2012              	.LBB516:
 2013              	.LBI516:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2014              		.loc 2 1735 31 discriminator 1 view .LVU751
 2015              	.LBB517:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2016              		.loc 2 1737 3 discriminator 1 view .LVU752
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2017              		.loc 2 1739 3 discriminator 1 view .LVU753
 2018              		.syntax unified
 2019              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2020 0082 92FA23F2 		shadd16 r2, r2, r3
 2021              	@ 0 "" 2
 2022              	.LVL148:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2023              		.loc 2 1740 3 discriminator 1 view .LVU754
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2024              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU755
 2025              		.thumb
 2026              		.syntax unified
 2027              	.LBE517:
 2028              	.LBE516:
 2029              		.loc 1 1129 5 is_stmt 1 discriminator 1 view .LVU756
 2030              	.LBB518:
 2031              	.LBI518:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 2032              		.loc 3 502 27 discriminator 1 view .LVU757
 2033              	.LBB519:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2034              		.loc 3 506 3 discriminator 1 view .LVU758
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2035              		.loc 3 508 3 discriminator 1 view .LVU759
 2036              	.LBE519:
 2037              	.LBE518:
 2038              		.loc 1 1129 28 is_stmt 0 discriminator 1 view .LVU760
 2039 0086 08EA0608 		and	r8, r8, r6
 2040              	.LVL149:
 2041              		.loc 1 1129 5 discriminator 1 view .LVU761
 2042 008a 48EA1B48 		orr	r8, r8, fp, lsr #16
 2043              	.LBB521:
 2044              	.LBB520:
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2045              		.loc 3 508 3 discriminator 1 view .LVU762
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 112


 2046 008e 44F8048B 		str	r8, [r4], #4	@ unaligned
 2047              	.LVL150:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2048              		.loc 3 509 3 is_stmt 1 discriminator 1 view .LVU763
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2049              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU764
 2050              	.LBE520:
 2051              	.LBE521:
1130:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1131:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
1132:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U = packed(yd, xd) */
1133:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
 2052              		.loc 1 1133 5 is_stmt 1 discriminator 1 view .LVU765
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2053              		.loc 3 457 3 discriminator 1 view .LVU766
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2054              		.loc 3 459 3 discriminator 1 view .LVU767
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2055              		.loc 3 461 3 discriminator 1 view .LVU768
1134:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 2056              		.loc 1 1134 5 discriminator 1 view .LVU769
 2057              	.LBB522:
 2058              	.LBI522:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2059              		.loc 2 1735 31 discriminator 1 view .LVU770
 2060              	.LBB523:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2061              		.loc 2 1737 3 discriminator 1 view .LVU771
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2062              		.loc 2 1739 3 discriminator 1 view .LVU772
 2063 0092 D0F80080 		ldr	r8, [r0]	@ unaligned
 2064              		.syntax unified
 2065              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2066 0096 98FA23F8 		shadd16 r8, r8, r3
 2067              	@ 0 "" 2
 2068              	.LVL151:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2069              		.loc 2 1740 3 discriminator 1 view .LVU773
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2070              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU774
 2071              		.thumb
 2072              		.syntax unified
 2073              	.LBE523:
 2074              	.LBE522:
1135:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 2075              		.loc 1 1135 5 is_stmt 1 discriminator 1 view .LVU775
 2076              	.LBB524:
 2077              	.LBI524:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2078              		.loc 2 1735 31 discriminator 1 view .LVU776
 2079              	.LBB525:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2080              		.loc 2 1737 3 discriminator 1 view .LVU777
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2081              		.loc 2 1739 3 discriminator 1 view .LVU778
 2082              		.syntax unified
 2083              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 113


 2084 009a 98FA23F8 		shadd16 r8, r8, r3
 2085              	@ 0 "" 2
 2086              	.LVL152:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2087              		.loc 2 1740 3 discriminator 1 view .LVU779
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2088              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU780
 2089              		.thumb
 2090              		.syntax unified
 2091              	.LBE525:
 2092              	.LBE524:
1136:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1137:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb-yd, xb-xd) */
1138:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QSUB16(T, U);
 2093              		.loc 1 1138 5 is_stmt 1 discriminator 1 view .LVU781
 2094              	.LBB526:
 2095              	.LBI526:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2096              		.loc 2 1775 31 discriminator 1 view .LVU782
 2097              	.LBB527:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2098              		.loc 2 1777 3 discriminator 1 view .LVU783
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2099              		.loc 2 1779 3 discriminator 1 view .LVU784
 2100              		.syntax unified
 2101              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2102 009e D2FA18F2 		qsub16 r2, r2, r8
 2103              	@ 0 "" 2
 2104              	.LVL153:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2105              		.loc 2 1780 3 discriminator 1 view .LVU785
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2106              		.loc 2 1780 3 is_stmt 0 discriminator 1 view .LVU786
 2107              		.thumb
 2108              		.syntax unified
 2109              	.LBE527:
 2110              	.LBE526:
1139:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1140:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1141:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1142:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSAX(S, T);
 2111              		.loc 1 1142 5 is_stmt 1 discriminator 1 view .LVU787
 2112              	.LBB528:
 2113              	.LBI528:
1871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2114              		.loc 2 1871 31 discriminator 1 view .LVU788
 2115              	.LBB529:
1873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2116              		.loc 2 1873 3 discriminator 1 view .LVU789
1875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2117              		.loc 2 1875 3 discriminator 1 view .LVU790
 2118              		.syntax unified
 2119              	@ 1875 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2120 00a2 EEFA12F8 		qsax r8, lr, r2
 2121              	@ 0 "" 2
 2122              	.LVL154:
1876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 114


 2123              		.loc 2 1876 3 discriminator 1 view .LVU791
1876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2124              		.loc 2 1876 3 is_stmt 0 discriminator 1 view .LVU792
 2125              		.thumb
 2126              		.syntax unified
 2127              	.LBE529:
 2128              	.LBE528:
1143:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) + (xb- xd),  (xa-xc) - (yb-yd)) */
1144:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QASX(S, T);
 2129              		.loc 1 1144 5 is_stmt 1 discriminator 1 view .LVU793
 2130              	.LBB530:
 2131              	.LBI530:
1823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2132              		.loc 2 1823 31 discriminator 1 view .LVU794
 2133              	.LBB531:
1825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2134              		.loc 2 1825 3 discriminator 1 view .LVU795
1827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2135              		.loc 2 1827 3 discriminator 1 view .LVU796
 2136              		.syntax unified
 2137              	@ 1827 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2138 00a6 AEFA12FE 		qasx lr, lr, r2
 2139              	@ 0 "" 2
 2140              	.LVL155:
1828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2141              		.loc 2 1828 3 discriminator 1 view .LVU797
1828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2142              		.loc 2 1828 3 is_stmt 0 discriminator 1 view .LVU798
 2143              		.thumb
 2144              		.syntax unified
 2145              	.LBE531:
 2146              	.LBE530:
1145:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1146:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1147:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QASX(S, T);
1148:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1149:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSAX(S, T);
1150:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1151:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1152:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from SIMD Coefficient pointer */
1153:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
 2147              		.loc 1 1153 5 is_stmt 1 discriminator 1 view .LVU799
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2148              		.loc 3 457 3 discriminator 1 view .LVU800
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2149              		.loc 3 459 3 discriminator 1 view .LVU801
 2150 00aa 5CF82120 		ldr	r2, [ip, r1, lsl #2]	@ unaligned
 2151              	.LVL156:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2152              		.loc 3 461 3 discriminator 1 view .LVU802
1154:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
1155:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1156:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1157:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
1158:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C1, S) >> 16U;
 2153              		.loc 1 1158 5 discriminator 1 view .LVU803
 2154              	.LBB532:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 115


 2155              	.LBI532:
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2156              		.loc 2 2039 31 discriminator 1 view .LVU804
 2157              	.LBB533:
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2158              		.loc 2 2041 3 discriminator 1 view .LVU805
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2159              		.loc 2 2043 3 discriminator 1 view .LVU806
 2160              		.syntax unified
 2161              	@ 2043 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2162 00ae 42FB0EFB 		smusd fp, r2, lr
 2163              	@ 0 "" 2
 2164              	.LVL157:
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2165              		.loc 2 2044 3 discriminator 1 view .LVU807
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2166              		.loc 2 2044 3 is_stmt 0 discriminator 1 view .LVU808
 2167              		.thumb
 2168              		.syntax unified
 2169              	.LBE533:
 2170              	.LBE532:
1159:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1160:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C1, S);
 2171              		.loc 1 1160 5 is_stmt 1 discriminator 1 view .LVU809
 2172              	.LBB534:
 2173              	.LBI534:
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2174              		.loc 2 1981 31 discriminator 1 view .LVU810
 2175              	.LBB535:
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2176              		.loc 2 1983 3 discriminator 1 view .LVU811
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2177              		.loc 2 1985 3 discriminator 1 view .LVU812
 2178              		.syntax unified
 2179              	@ 1985 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2180 00b2 22FB1EF2 		smuadx r2, r2, lr
 2181              	@ 0 "" 2
 2182              	.LVL158:
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2183              		.loc 2 1986 3 discriminator 1 view .LVU813
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2184              		.loc 2 1986 3 is_stmt 0 discriminator 1 view .LVU814
 2185              		.thumb
 2186              		.syntax unified
 2187              	.LBE535:
 2188              	.LBE534:
1161:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1162:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1163:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C1, S) >> 16U;
1164:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
1165:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C1), S);
1166:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1167:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1168:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
1169:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi2, ((out2) & 0xFFFF0000) | ((out1) & 0x0000FFFF));
 2189              		.loc 1 1169 5 is_stmt 1 discriminator 1 view .LVU815
 2190              	.LBB536:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 116


 2191              	.LBI536:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 2192              		.loc 3 502 27 discriminator 1 view .LVU816
 2193              	.LBB537:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2194              		.loc 3 506 3 discriminator 1 view .LVU817
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2195              		.loc 3 508 3 discriminator 1 view .LVU818
 2196              	.LBE537:
 2197              	.LBE536:
 2198              		.loc 1 1169 36 is_stmt 0 discriminator 1 view .LVU819
 2199 00b6 3240     		ands	r2, r2, r6
 2200              	.LVL159:
 2201              		.loc 1 1169 36 discriminator 1 view .LVU820
 2202 00b8 01EB410E 		add	lr, r1, r1, lsl #1
 2203              	.LVL160:
 2204              		.loc 1 1169 50 discriminator 1 view .LVU821
 2205 00bc 42EA1B42 		orr	r2, r2, fp, lsr #16
 2206              	.LBB539:
 2207              	.LBB538:
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2208              		.loc 3 508 3 discriminator 1 view .LVU822
 2209 00c0 45F8042B 		str	r2, [r5], #4	@ unaligned
 2210              	.LVL161:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2211              		.loc 3 509 3 is_stmt 1 discriminator 1 view .LVU823
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2212              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU824
 2213              	.LBE538:
 2214              	.LBE539:
1170:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1171:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co3 & si3 are read from SIMD Coefficient pointer */
1172:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 2215              		.loc 1 1172 5 is_stmt 1 discriminator 1 view .LVU825
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2216              		.loc 3 457 3 discriminator 1 view .LVU826
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2217              		.loc 3 459 3 discriminator 1 view .LVU827
 2218 00c4 5CF82E20 		ldr	r2, [ip, lr, lsl #2]	@ unaligned
 2219              	.LVL162:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2220              		.loc 3 461 3 discriminator 1 view .LVU828
1173:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
1174:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1175:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1176:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1177:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C3, R) >> 16U;
 2221              		.loc 1 1177 5 discriminator 1 view .LVU829
 2222              	.LBB540:
 2223              	.LBI540:
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2224              		.loc 2 2039 31 discriminator 1 view .LVU830
 2225              	.LBB541:
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2226              		.loc 2 2041 3 discriminator 1 view .LVU831
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2227              		.loc 2 2043 3 discriminator 1 view .LVU832
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 117


 2228              		.syntax unified
 2229              	@ 2043 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2230 00c8 42FB08FE 		smusd lr, r2, r8
 2231              	@ 0 "" 2
 2232              	.LVL163:
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2233              		.loc 2 2044 3 discriminator 1 view .LVU833
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2234              		.loc 2 2044 3 is_stmt 0 discriminator 1 view .LVU834
 2235              		.thumb
 2236              		.syntax unified
 2237              	.LBE541:
 2238              	.LBE540:
1178:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1179:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C3, R);
 2239              		.loc 1 1179 5 is_stmt 1 discriminator 1 view .LVU835
 2240              	.LBB542:
 2241              	.LBI542:
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2242              		.loc 2 1981 31 discriminator 1 view .LVU836
 2243              	.LBB543:
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2244              		.loc 2 1983 3 discriminator 1 view .LVU837
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2245              		.loc 2 1985 3 discriminator 1 view .LVU838
 2246              		.syntax unified
 2247              	@ 1985 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2248 00cc 22FB18F2 		smuadx r2, r2, r8
 2249              	@ 0 "" 2
 2250              	.LVL164:
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2251              		.loc 2 1986 3 discriminator 1 view .LVU839
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2252              		.loc 2 1986 3 is_stmt 0 discriminator 1 view .LVU840
 2253              		.thumb
 2254              		.syntax unified
 2255              	.LBE543:
 2256              	.LBE542:
1180:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1181:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1182:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C3, R) >> 16U;
1183:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1184:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C3), R);
1185:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1186:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1187:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
1188:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 2257              		.loc 1 1188 5 is_stmt 1 discriminator 1 view .LVU841
 2258              	.LBB544:
 2259              	.LBI544:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 2260              		.loc 3 502 27 discriminator 1 view .LVU842
 2261              	.LBB545:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2262              		.loc 3 506 3 discriminator 1 view .LVU843
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2263              		.loc 3 508 3 discriminator 1 view .LVU844
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 118


 2264              	.LBE545:
 2265              	.LBE544:
 2266              		.loc 1 1188 36 is_stmt 0 discriminator 1 view .LVU845
 2267 00d0 3240     		ands	r2, r2, r6
 2268              	.LVL165:
1189:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1190:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1191:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
1192:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1193:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 2269              		.loc 1 1193 3 discriminator 1 view .LVU846
 2270 00d2 B9F10109 		subs	r9, r9, #1
 2271              	.LVL166:
1191:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2272              		.loc 1 1191 8 discriminator 1 view .LVU847
 2273 00d6 5144     		add	r1, r1, r10
 2274              	.LVL167:
1188:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2275              		.loc 1 1188 50 discriminator 1 view .LVU848
 2276 00d8 42EA1E42 		orr	r2, r2, lr, lsr #16
 2277              	.LBB547:
 2278              	.LBB546:
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2279              		.loc 3 508 3 discriminator 1 view .LVU849
 2280 00dc 40F8042B 		str	r2, [r0], #4	@ unaligned
 2281              	.LVL168:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2282              		.loc 3 509 3 is_stmt 1 discriminator 1 view .LVU850
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2283              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU851
 2284              	.LBE546:
 2285              	.LBE547:
1191:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2286              		.loc 1 1191 5 is_stmt 1 discriminator 1 view .LVU852
 2287              		.loc 1 1193 11 discriminator 1 view .LVU853
 2288              		.loc 1 1193 3 is_stmt 0 discriminator 1 view .LVU854
 2289 00e0 A4D1     		bne	.L20
1194:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
1195:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1196:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
1197:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1198:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1199:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
1200:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1201:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
1202:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
 2290              		.loc 1 1202 3 is_stmt 1 view .LVU855
1203:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1204:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
1205:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
 2291              		.loc 1 1205 3 is_stmt 0 view .LVU856
 2292 00e2 119A     		ldr	r2, [sp, #68]
1202:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2293              		.loc 1 1202 20 view .LVU857
 2294 00e4 4FEA8A03 		lsl	r3, r10, #2
 2295              	.LVL169:
 2296              		.loc 1 1205 3 is_stmt 1 view .LVU858
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 119


 2297              		.loc 1 1205 25 view .LVU859
 2298              		.loc 1 1205 3 is_stmt 0 view .LVU860
 2299 00e8 042A     		cmp	r2, #4
 2300 00ea 40F29580 		bls	.L32
1206:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1207:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
1208:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
1209:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
1210:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
1211:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1212:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
1213:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
1214:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
1215:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
1216:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
1217:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
1218:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1219:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
1220:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
1221:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1222:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi0 = pSrc16 + 2 * j;
1223:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
1224:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
1225:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
1226:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1227:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
1228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
1229:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
1230:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
1231:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
1232:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi0);
1233:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1234:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
1235:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = read_q15x2 (pSi2);
1236:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1237:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc), (xa + xc)) */
1238:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __QADD16(T, S);
1239:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1240:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya - yc), (xa - xc)) */
1241:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __QSUB16(T, S);
1242:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1243:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1244:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1245:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
1246:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1247:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1248:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
1249:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1250:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed( (yb + yd), (xb + xd)) */
1251:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QADD16(T, U);
1252:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1253:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
1254:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1255:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
1256:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
1257:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(R, T);
1258:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(out1, 0);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 120


1259:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi0, out1);
1260:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi0 += 2 * n1;
1261:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1262:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc) - (yb + yd), (xa + xc) - (xb + xd)) */
1263:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSUB16(R, T);
1264:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1265:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1266:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
1267:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C2, R) >> 16U;
1268:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1269:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1270:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C2, R);
1271:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1272:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1273:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(R, C2) >> 16U;
1274:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1275:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
1276:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C2), R);
1277:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1278:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1279:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
1280:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1281:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
1282:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1283:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
1284:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1285:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1286:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi1, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 2301              		.loc 1 1286 36 view .LVU861
 2302 00ee DFF870A1 		ldr	r10, .L34
 2303              	.LBB548:
 2304              	.LBB549:
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2305              		.loc 2 1739 3 view .LVU862
 2306 00f2 CDF80C90 		str	r9, [sp, #12]
 2307              	.LBE549:
 2308              	.LBE548:
1205:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 2309              		.loc 1 1205 3 view .LVU863
 2310 00f6 0A92     		str	r2, [sp, #40]
 2311              	.LVL170:
 2312              	.L25:
1208:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
 2313              		.loc 1 1208 5 is_stmt 1 view .LVU864
1209:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 2314              		.loc 1 1209 5 view .LVU865
 2315 00f8 0A98     		ldr	r0, [sp, #40]
 2316              	.LVL171:
1209:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 2317              		.loc 1 1209 5 is_stmt 0 view .LVU866
 2318 00fa 03EB4302 		add	r2, r3, r3, lsl #1
 2319 00fe 0F9D     		ldr	r5, [sp, #60]
 2320 0100 0146     		mov	r1, r0
 2321 0102 9200     		lsls	r2, r2, #2
 2322 0104 0290     		str	r0, [sp, #8]
1209:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 2323              		.loc 1 1209 8 view .LVU867
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 121


 2324 0106 8008     		lsrs	r0, r0, #2
1260:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2325              		.loc 1 1260 14 view .LVU868
 2326 0108 8F00     		lsls	r7, r1, #2
 2327 010a 0E92     		str	r2, [sp, #56]
1223:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 2328              		.loc 1 1223 19 view .LVU869
 2329 010c 0146     		mov	r1, r0
1212:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 2330              		.loc 1 1212 12 view .LVU870
 2331 010e 0022     		movs	r2, #0
1260:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2332              		.loc 1 1260 14 view .LVU871
 2333 0110 109C     		ldr	r4, [sp, #64]
 2334 0112 05EBC101 		add	r1, r5, r1, lsl #3
1209:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 2335              		.loc 1 1209 8 view .LVU872
 2336 0116 0A90     		str	r0, [sp, #40]
 2337              	.LVL172:
1210:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2338              		.loc 1 1210 5 is_stmt 1 view .LVU873
1212:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 2339              		.loc 1 1212 5 view .LVU874
1212:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 2340              		.loc 1 1212 18 view .LVU875
1212:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 2341              		.loc 1 1212 12 is_stmt 0 view .LVU876
 2342 0118 0692     		str	r2, [sp, #24]
1223:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 2343              		.loc 1 1223 19 view .LVU877
 2344 011a 8000     		lsls	r0, r0, #2
 2345              	.LVL173:
1223:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 2346              		.loc 1 1223 19 view .LVU878
 2347 011c 9A00     		lsls	r2, r3, #2
 2348 011e 0595     		str	r5, [sp, #20]
 2349 0120 DB00     		lsls	r3, r3, #3
 2350              	.LVL174:
1260:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2351              		.loc 1 1260 14 view .LVU879
 2352 0122 0794     		str	r4, [sp, #28]
1223:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 2353              		.loc 1 1223 19 view .LVU880
 2354 0124 0C90     		str	r0, [sp, #48]
1260:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2355              		.loc 1 1260 14 view .LVU881
 2356 0126 0894     		str	r4, [sp, #32]
 2357 0128 0491     		str	r1, [sp, #16]
 2358 012a 0994     		str	r4, [sp, #36]
 2359 012c 0B92     		str	r2, [sp, #44]
 2360 012e 0D93     		str	r3, [sp, #52]
 2361              	.LVL175:
 2362              	.L24:
1215:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 2363              		.loc 1 1215 7 is_stmt 1 view .LVU882
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2364              		.loc 3 457 3 view .LVU883
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 122


 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2365              		.loc 3 459 3 view .LVU884
 2366 0130 099B     		ldr	r3, [sp, #36]
1222:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 2367              		.loc 1 1222 21 is_stmt 0 view .LVU885
 2368 0132 059A     		ldr	r2, [sp, #20]
 2369 0134 D3F80090 		ldr	r9, [r3]	@ unaligned
 2370              	.LVL176:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2371              		.loc 3 461 3 is_stmt 1 view .LVU886
1216:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 2372              		.loc 1 1216 7 view .LVU887
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2373              		.loc 3 457 3 view .LVU888
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2374              		.loc 3 459 3 view .LVU889
 2375 0138 089B     		ldr	r3, [sp, #32]
1222:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 2376              		.loc 1 1222 21 is_stmt 0 view .LVU890
 2377 013a 1546     		mov	r5, r2
 2378 013c D3F80080 		ldr	r8, [r3]	@ unaligned
 2379              	.LVL177:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2380              		.loc 3 461 3 is_stmt 1 view .LVU891
1217:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2381              		.loc 1 1217 7 view .LVU892
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2382              		.loc 3 457 3 view .LVU893
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2383              		.loc 3 459 3 view .LVU894
 2384 0140 0C9B     		ldr	r3, [sp, #48]
 2385 0142 9918     		adds	r1, r3, r2
 2386 0144 079A     		ldr	r2, [sp, #28]
 2387 0146 D2F800E0 		ldr	lr, [r2]	@ unaligned
 2388              	.LVL178:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2389              		.loc 3 461 3 view .LVU895
1220:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2390              		.loc 1 1220 7 view .LVU896
1222:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 2391              		.loc 1 1222 7 view .LVU897
1223:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 2392              		.loc 1 1223 7 view .LVU898
1224:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 2393              		.loc 1 1224 7 view .LVU899
1224:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 2394              		.loc 1 1224 19 is_stmt 0 view .LVU900
 2395 014a 049A     		ldr	r2, [sp, #16]
 2396 014c 9818     		adds	r0, r3, r2
1228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 2397              		.loc 1 1228 7 view .LVU901
 2398 014e 019B     		ldr	r3, [sp, #4]
1224:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 2399              		.loc 1 1224 19 view .LVU902
 2400 0150 1646     		mov	r6, r2
 2401              	.LVL179:
1225:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 123


 2402              		.loc 1 1225 7 is_stmt 1 view .LVU903
1228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 2403              		.loc 1 1228 7 view .LVU904
1228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 2404              		.loc 1 1228 20 view .LVU905
1228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 2405              		.loc 1 1228 7 is_stmt 0 view .LVU906
 2406 0152 1C46     		mov	r4, r3
 2407 0154 069B     		ldr	r3, [sp, #24]
 2408 0156 9C42     		cmp	r4, r3
 2409 0158 42D9     		bls	.L22
 2410 015a 9C46     		mov	ip, r3
 2411              	.LVL180:
 2412              	.L23:
1232:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2413              		.loc 1 1232 9 is_stmt 1 discriminator 3 view .LVU907
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2414              		.loc 3 457 3 discriminator 3 view .LVU908
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2415              		.loc 3 459 3 discriminator 3 view .LVU909
 2416 015c 2A68     		ldr	r2, [r5]	@ unaligned
 2417              	.LVL181:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2418              		.loc 3 461 3 discriminator 3 view .LVU910
1235:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2419              		.loc 1 1235 9 discriminator 3 view .LVU911
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2420              		.loc 3 457 3 discriminator 3 view .LVU912
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2421              		.loc 3 459 3 discriminator 3 view .LVU913
 2422 015e 3468     		ldr	r4, [r6]	@ unaligned
 2423              	.LVL182:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2424              		.loc 3 461 3 discriminator 3 view .LVU914
1238:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2425              		.loc 1 1238 9 discriminator 3 view .LVU915
 2426              	.LBB551:
 2427              	.LBI551:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2428              		.loc 2 1727 31 discriminator 3 view .LVU916
 2429              	.LBB552:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2430              		.loc 2 1729 3 discriminator 3 view .LVU917
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2431              		.loc 2 1731 3 discriminator 3 view .LVU918
 2432              		.syntax unified
 2433              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2434 0160 92FA14F3 		qadd16 r3, r2, r4
 2435              	@ 0 "" 2
 2436              	.LVL183:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2437              		.loc 2 1732 3 discriminator 3 view .LVU919
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2438              		.loc 2 1732 3 is_stmt 0 discriminator 3 view .LVU920
 2439              		.thumb
 2440              		.syntax unified
 2441              	.LBE552:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 124


 2442              	.LBE551:
1241:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2443              		.loc 1 1241 9 is_stmt 1 discriminator 3 view .LVU921
 2444              	.LBB553:
 2445              	.LBI553:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2446              		.loc 2 1775 31 discriminator 3 view .LVU922
 2447              	.LBB554:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2448              		.loc 2 1777 3 discriminator 3 view .LVU923
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2449              		.loc 2 1779 3 discriminator 3 view .LVU924
 2450              		.syntax unified
 2451              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2452 0164 D2FA14F2 		qsub16 r2, r2, r4
 2453              	@ 0 "" 2
 2454              	.LVL184:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2455              		.loc 2 1780 3 discriminator 3 view .LVU925
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2456              		.loc 2 1780 3 is_stmt 0 discriminator 3 view .LVU926
 2457              		.thumb
 2458              		.syntax unified
 2459              	.LBE554:
 2460              	.LBE553:
1245:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2461              		.loc 1 1245 9 is_stmt 1 discriminator 3 view .LVU927
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2462              		.loc 3 457 3 discriminator 3 view .LVU928
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2463              		.loc 3 459 3 discriminator 3 view .LVU929
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2464              		.loc 3 461 3 discriminator 3 view .LVU930
1248:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2465              		.loc 1 1248 9 discriminator 3 view .LVU931
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2466              		.loc 3 457 3 discriminator 3 view .LVU932
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2467              		.loc 3 459 3 discriminator 3 view .LVU933
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2468              		.loc 3 461 3 discriminator 3 view .LVU934
1251:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2469              		.loc 1 1251 9 discriminator 3 view .LVU935
 2470              	.LBB555:
 2471              	.LBI555:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2472              		.loc 2 1727 31 discriminator 3 view .LVU936
 2473              	.LBB556:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2474              		.loc 2 1729 3 discriminator 3 view .LVU937
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2475              		.loc 2 1731 3 discriminator 3 view .LVU938
 2476 0168 0C68     		ldr	r4, [r1]	@ unaligned
 2477 016a D0F800B0 		ldr	fp, [r0]	@ unaligned
 2478              		.syntax unified
 2479              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2480 016e 94FA1BF4 		qadd16 r4, r4, fp
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 125


 2481              	@ 0 "" 2
 2482              	.LVL185:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2483              		.loc 2 1732 3 discriminator 3 view .LVU939
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2484              		.loc 2 1732 3 is_stmt 0 discriminator 3 view .LVU940
 2485              		.thumb
 2486              		.syntax unified
 2487              	.LBE556:
 2488              	.LBE555:
1257:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(out1, 0);
 2489              		.loc 1 1257 9 is_stmt 1 discriminator 3 view .LVU941
 2490              	.LBB557:
 2491              	.LBI557:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2492              		.loc 2 1735 31 discriminator 3 view .LVU942
 2493              	.LBB558:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2494              		.loc 2 1737 3 discriminator 3 view .LVU943
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2495              		.loc 2 1739 3 discriminator 3 view .LVU944
 2496 0172 0093     		str	r3, [sp]
 2497              		.syntax unified
 2498              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2499 0174 93FA24FB 		shadd16 fp, r3, r4
 2500              	@ 0 "" 2
 2501              	.LVL186:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2502              		.loc 2 1740 3 discriminator 3 view .LVU945
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2503              		.loc 2 1740 3 is_stmt 0 discriminator 3 view .LVU946
 2504              		.thumb
 2505              		.syntax unified
 2506              	.LBE558:
 2507              	.LBE557:
1258:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi0, out1);
 2508              		.loc 1 1258 9 is_stmt 1 discriminator 3 view .LVU947
 2509              	.LBB559:
 2510              	.LBI548:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2511              		.loc 2 1735 31 discriminator 3 view .LVU948
 2512              	.LBB550:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2513              		.loc 2 1737 3 discriminator 3 view .LVU949
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2514              		.loc 2 1739 3 discriminator 3 view .LVU950
 2515 0178 039B     		ldr	r3, [sp, #12]
 2516              	.LVL187:
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2517              		.loc 2 1739 3 is_stmt 0 discriminator 3 view .LVU951
 2518              		.syntax unified
 2519              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2520 017a 9BFA23FB 		shadd16 fp, fp, r3
 2521              	@ 0 "" 2
 2522              	.LVL188:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2523              		.loc 2 1740 3 is_stmt 1 discriminator 3 view .LVU952
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 126


1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2524              		.loc 2 1740 3 is_stmt 0 discriminator 3 view .LVU953
 2525              		.thumb
 2526              		.syntax unified
 2527              	.LBE550:
 2528              	.LBE559:
1259:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi0 += 2 * n1;
 2529              		.loc 1 1259 9 is_stmt 1 discriminator 3 view .LVU954
 2530              	.LBB560:
 2531              	.LBI560:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 2532              		.loc 3 518 27 discriminator 3 view .LVU955
 2533              	.LBB561:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2534              		.loc 3 522 3 discriminator 3 view .LVU956
 2535              		.loc 3 524 3 discriminator 3 view .LVU957
 2536 017e C5F800B0 		str	fp, [r5]	@ unaligned
 2537              	.LVL189:
 2538              		.loc 3 524 3 is_stmt 0 discriminator 3 view .LVU958
 2539              	.LBE561:
 2540              	.LBE560:
1260:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2541              		.loc 1 1260 9 is_stmt 1 discriminator 3 view .LVU959
1260:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2542              		.loc 1 1260 14 is_stmt 0 discriminator 3 view .LVU960
 2543 0182 3D44     		add	r5, r5, r7
 2544              	.LVL190:
1263:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2545              		.loc 1 1263 9 is_stmt 1 discriminator 3 view .LVU961
 2546              	.LBB562:
 2547              	.LBI562:
1783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2548              		.loc 2 1783 31 discriminator 3 view .LVU962
 2549              	.LBB563:
1785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2550              		.loc 2 1785 3 discriminator 3 view .LVU963
1787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2551              		.loc 2 1787 3 discriminator 3 view .LVU964
 2552 0184 009B     		ldr	r3, [sp]
 2553              		.syntax unified
 2554              	@ 1787 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2555 0186 D3FA24F3 		shsub16 r3, r3, r4
 2556              	@ 0 "" 2
 2557              	.LVL191:
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2558              		.loc 2 1788 3 discriminator 3 view .LVU965
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2559              		.loc 2 1788 3 is_stmt 0 discriminator 3 view .LVU966
 2560              		.thumb
 2561              		.syntax unified
 2562              	.LBE563:
 2563              	.LBE562:
1267:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2564              		.loc 1 1267 9 is_stmt 1 discriminator 3 view .LVU967
 2565              	.LBB564:
 2566              	.LBI564:
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 127


 2567              		.loc 2 2039 31 discriminator 3 view .LVU968
 2568              	.LBB565:
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2569              		.loc 2 2041 3 discriminator 3 view .LVU969
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2570              		.loc 2 2043 3 discriminator 3 view .LVU970
 2571              		.syntax unified
 2572              	@ 2043 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2573 018a 48FB03FB 		smusd fp, r8, r3
 2574              	@ 0 "" 2
 2575              	.LVL192:
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2576              		.loc 2 2044 3 discriminator 3 view .LVU971
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2577              		.loc 2 2044 3 is_stmt 0 discriminator 3 view .LVU972
 2578              		.thumb
 2579              		.syntax unified
 2580              	.LBE565:
 2581              	.LBE564:
1270:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 2582              		.loc 1 1270 9 is_stmt 1 discriminator 3 view .LVU973
 2583              	.LBB566:
 2584              	.LBI566:
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2585              		.loc 2 1981 31 discriminator 3 view .LVU974
 2586              	.LBB567:
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2587              		.loc 2 1983 3 discriminator 3 view .LVU975
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2588              		.loc 2 1985 3 discriminator 3 view .LVU976
 2589              		.syntax unified
 2590              	@ 1985 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2591 018e 28FB13F3 		smuadx r3, r8, r3
 2592              	@ 0 "" 2
 2593              	.LVL193:
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2594              		.loc 2 1986 3 discriminator 3 view .LVU977
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2595              		.loc 2 1986 3 is_stmt 0 discriminator 3 view .LVU978
 2596              		.thumb
 2597              		.syntax unified
 2598              	.LBE567:
 2599              	.LBE566:
1281:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 2600              		.loc 1 1281 9 is_stmt 1 discriminator 3 view .LVU979
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2601              		.loc 3 457 3 discriminator 3 view .LVU980
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2602              		.loc 3 459 3 discriminator 3 view .LVU981
 2603              		.loc 1 1286 36 is_stmt 0 discriminator 3 view .LVU982
 2604 0192 03EA0A03 		and	r3, r3, r10
 2605              	.LVL194:
 2606              		.loc 1 1286 36 discriminator 3 view .LVU983
 2607 0196 0C68     		ldr	r4, [r1]	@ unaligned
 2608              	.LVL195:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2609              		.loc 3 461 3 is_stmt 1 discriminator 3 view .LVU984
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 128


 2610              		.loc 1 1286 9 discriminator 3 view .LVU985
 2611              	.LBB568:
 2612              	.LBI568:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 2613              		.loc 3 518 27 discriminator 3 view .LVU986
 2614              	.LBB569:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2615              		.loc 3 522 3 discriminator 3 view .LVU987
 2616              		.loc 3 524 3 discriminator 3 view .LVU988
 2617              	.LBE569:
 2618              	.LBE568:
 2619              		.loc 1 1286 50 is_stmt 0 discriminator 3 view .LVU989
 2620 0198 43EA1B43 		orr	r3, r3, fp, lsr #16
 2621              	.LBB571:
 2622              	.LBB570:
 2623              		.loc 3 524 3 discriminator 3 view .LVU990
 2624 019c 0B60     		str	r3, [r1]	@ unaligned
 2625              	.LVL196:
 2626              		.loc 3 524 3 discriminator 3 view .LVU991
 2627              	.LBE570:
 2628              	.LBE571:
1287:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi1 += 2 * n1;
 2629              		.loc 1 1287 9 is_stmt 1 discriminator 3 view .LVU992
 2630              		.loc 1 1287 14 is_stmt 0 discriminator 3 view .LVU993
 2631 019e 3944     		add	r1, r1, r7
 2632              	.LVL197:
1288:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1289:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
1290:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1291:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1292:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
 2633              		.loc 1 1292 9 is_stmt 1 discriminator 3 view .LVU994
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2634              		.loc 3 457 3 discriminator 3 view .LVU995
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2635              		.loc 3 459 3 discriminator 3 view .LVU996
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2636              		.loc 3 461 3 discriminator 3 view .LVU997
1293:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1294:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed(yb-yd, xb-xd) */
1295:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QSUB16(T, U);
 2637              		.loc 1 1295 9 discriminator 3 view .LVU998
 2638              	.LBB572:
 2639              	.LBI572:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2640              		.loc 2 1775 31 discriminator 3 view .LVU999
 2641              	.LBB573:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2642              		.loc 2 1777 3 discriminator 3 view .LVU1000
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2643              		.loc 2 1779 3 discriminator 3 view .LVU1001
 2644 01a0 0368     		ldr	r3, [r0]	@ unaligned
 2645              		.syntax unified
 2646              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2647 01a2 D4FA13F4 		qsub16 r4, r4, r3
 2648              	@ 0 "" 2
 2649              	.LVL198:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 129


1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2650              		.loc 2 1780 3 discriminator 3 view .LVU1002
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2651              		.loc 2 1780 3 is_stmt 0 discriminator 3 view .LVU1003
 2652              		.thumb
 2653              		.syntax unified
 2654              	.LBE573:
 2655              	.LBE572:
1296:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1297:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1298:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1299:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSAX(S, T);
 2656              		.loc 1 1299 9 is_stmt 1 discriminator 3 view .LVU1004
 2657              	.LBB574:
 2658              	.LBI574:
1879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2659              		.loc 2 1879 31 discriminator 3 view .LVU1005
 2660              	.LBB575:
1881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2661              		.loc 2 1881 3 discriminator 3 view .LVU1006
1883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2662              		.loc 2 1883 3 discriminator 3 view .LVU1007
 2663              		.syntax unified
 2664              	@ 1883 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2665 01a6 E2FA24F3 		shsax r3, r2, r4
 2666              	@ 0 "" 2
 2667              	.LVL199:
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2668              		.loc 2 1884 3 discriminator 3 view .LVU1008
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2669              		.loc 2 1884 3 is_stmt 0 discriminator 3 view .LVU1009
 2670              		.thumb
 2671              		.syntax unified
 2672              	.LBE575:
 2673              	.LBE574:
1300:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1301:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1302:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHASX(S, T);
 2674              		.loc 1 1302 9 is_stmt 1 discriminator 3 view .LVU1010
 2675              	.LBB576:
 2676              	.LBI576:
1831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2677              		.loc 2 1831 31 discriminator 3 view .LVU1011
 2678              	.LBB577:
1833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2679              		.loc 2 1833 3 discriminator 3 view .LVU1012
1835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2680              		.loc 2 1835 3 discriminator 3 view .LVU1013
 2681              		.syntax unified
 2682              	@ 1835 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2683 01aa A2FA24F2 		shasx r2, r2, r4
 2684              	@ 0 "" 2
 2685              	.LVL200:
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2686              		.loc 2 1836 3 discriminator 3 view .LVU1014
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2687              		.loc 2 1836 3 is_stmt 0 discriminator 3 view .LVU1015
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 130


 2688              		.thumb
 2689              		.syntax unified
 2690              	.LBE577:
 2691              	.LBE576:
1303:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1304:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1305:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C1, S) >> 16U;
 2692              		.loc 1 1305 9 is_stmt 1 discriminator 3 view .LVU1016
 2693              	.LBB578:
 2694              	.LBI578:
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2695              		.loc 2 2039 31 discriminator 3 view .LVU1017
 2696              	.LBB579:
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2697              		.loc 2 2041 3 discriminator 3 view .LVU1018
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2698              		.loc 2 2043 3 discriminator 3 view .LVU1019
 2699              		.syntax unified
 2700              	@ 2043 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2701 01ae 49FB02FB 		smusd fp, r9, r2
 2702              	@ 0 "" 2
 2703              	.LVL201:
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2704              		.loc 2 2044 3 discriminator 3 view .LVU1020
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2705              		.loc 2 2044 3 is_stmt 0 discriminator 3 view .LVU1021
 2706              		.thumb
 2707              		.syntax unified
 2708              	.LBE579:
 2709              	.LBE578:
1306:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C1, S);
 2710              		.loc 1 1306 9 is_stmt 1 discriminator 3 view .LVU1022
 2711              	.LBB580:
 2712              	.LBI580:
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2713              		.loc 2 1981 31 discriminator 3 view .LVU1023
 2714              	.LBB581:
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2715              		.loc 2 1983 3 discriminator 3 view .LVU1024
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2716              		.loc 2 1985 3 discriminator 3 view .LVU1025
 2717              		.syntax unified
 2718              	@ 1985 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2719 01b2 29FB12F2 		smuadx r2, r9, r2
 2720              	@ 0 "" 2
 2721              	.LVL202:
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2722              		.loc 2 1986 3 discriminator 3 view .LVU1026
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2723              		.loc 2 1986 3 is_stmt 0 discriminator 3 view .LVU1027
 2724              		.thumb
 2725              		.syntax unified
 2726              	.LBE581:
 2727              	.LBE580:
1307:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1308:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1309:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHASX(S, T);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 131


1310:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1311:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1312:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHSAX(S, T);
1313:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1314:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1315:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(S, C1) >> 16U;
1316:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C1), S);
1317:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1318:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1319:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
1320:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1321:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi2, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 2728              		.loc 1 1321 9 is_stmt 1 discriminator 3 view .LVU1028
 2729              	.LBB582:
 2730              	.LBI582:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 2731              		.loc 3 518 27 discriminator 3 view .LVU1029
 2732              	.LBB583:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2733              		.loc 3 522 3 discriminator 3 view .LVU1030
 2734              		.loc 3 524 3 discriminator 3 view .LVU1031
 2735              	.LBE583:
 2736              	.LBE582:
 2737              		.loc 1 1321 36 is_stmt 0 discriminator 3 view .LVU1032
 2738 01b6 02EA0A02 		and	r2, r2, r10
 2739              	.LVL203:
 2740              		.loc 1 1321 50 discriminator 3 view .LVU1033
 2741 01ba 42EA1B42 		orr	r2, r2, fp, lsr #16
 2742              	.LBB585:
 2743              	.LBB584:
 2744              		.loc 3 524 3 discriminator 3 view .LVU1034
 2745 01be 3260     		str	r2, [r6]	@ unaligned
 2746              	.LVL204:
 2747              		.loc 3 524 3 discriminator 3 view .LVU1035
 2748              	.LBE584:
 2749              	.LBE585:
1322:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi2 += 2 * n1;
 2750              		.loc 1 1322 9 is_stmt 1 discriminator 3 view .LVU1036
 2751              		.loc 1 1322 14 is_stmt 0 discriminator 3 view .LVU1037
 2752 01c0 3E44     		add	r6, r6, r7
 2753              	.LVL205:
1323:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1324:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
1325:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1326:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1327:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C3, R) >> 16U;
 2754              		.loc 1 1327 9 is_stmt 1 discriminator 3 view .LVU1038
 2755              	.LBB586:
 2756              	.LBI586:
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2757              		.loc 2 2039 31 discriminator 3 view .LVU1039
 2758              	.LBB587:
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2759              		.loc 2 2041 3 discriminator 3 view .LVU1040
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2760              		.loc 2 2043 3 discriminator 3 view .LVU1041
 2761              		.syntax unified
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 132


 2762              	@ 2043 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2763 01c2 4EFB03F2 		smusd r2, lr, r3
 2764              	@ 0 "" 2
 2765              	.LVL206:
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2766              		.loc 2 2044 3 discriminator 3 view .LVU1042
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2767              		.loc 2 2044 3 is_stmt 0 discriminator 3 view .LVU1043
 2768              		.thumb
 2769              		.syntax unified
 2770              	.LBE587:
 2771              	.LBE586:
1328:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C3, R);
 2772              		.loc 1 1328 9 is_stmt 1 discriminator 3 view .LVU1044
 2773              	.LBB588:
 2774              	.LBI588:
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2775              		.loc 2 1981 31 discriminator 3 view .LVU1045
 2776              	.LBB589:
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2777              		.loc 2 1983 3 discriminator 3 view .LVU1046
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2778              		.loc 2 1985 3 discriminator 3 view .LVU1047
 2779              		.syntax unified
 2780              	@ 1985 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2781 01c6 2EFB13F3 		smuadx r3, lr, r3
 2782              	@ 0 "" 2
 2783              	.LVL207:
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2784              		.loc 2 1986 3 discriminator 3 view .LVU1048
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2785              		.loc 2 1986 3 is_stmt 0 discriminator 3 view .LVU1049
 2786              		.thumb
 2787              		.syntax unified
 2788              	.LBE589:
 2789              	.LBE588:
1329:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1330:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(C3, R) >> 16U;
1331:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C3), R);
1332:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1333:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1334:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1335:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1336:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 2790              		.loc 1 1336 9 is_stmt 1 discriminator 3 view .LVU1050
 2791              	.LBB590:
 2792              	.LBI590:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 2793              		.loc 3 518 27 discriminator 3 view .LVU1051
 2794              	.LBB591:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2795              		.loc 3 522 3 discriminator 3 view .LVU1052
 2796              		.loc 3 524 3 discriminator 3 view .LVU1053
 2797              	.LBE591:
 2798              	.LBE590:
 2799              		.loc 1 1336 36 is_stmt 0 discriminator 3 view .LVU1054
 2800 01ca 03EA0A03 		and	r3, r3, r10
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 133


 2801              	.LVL208:
1228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 2802              		.loc 1 1228 36 discriminator 3 view .LVU1055
 2803 01ce 029C     		ldr	r4, [sp, #8]
 2804              	.LVL209:
 2805              		.loc 1 1336 50 discriminator 3 view .LVU1056
 2806 01d0 43EA1243 		orr	r3, r3, r2, lsr #16
1228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 2807              		.loc 1 1228 36 discriminator 3 view .LVU1057
 2808 01d4 A444     		add	ip, ip, r4
 2809              	.LVL210:
 2810              	.LBB593:
 2811              	.LBB592:
 2812              		.loc 3 524 3 discriminator 3 view .LVU1058
 2813 01d6 0360     		str	r3, [r0]	@ unaligned
 2814              	.LVL211:
 2815              		.loc 3 524 3 discriminator 3 view .LVU1059
 2816              	.LBE592:
 2817              	.LBE593:
1337:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi3 += 2 * n1;
 2818              		.loc 1 1337 9 is_stmt 1 discriminator 3 view .LVU1060
 2819              		.loc 1 1337 14 is_stmt 0 discriminator 3 view .LVU1061
 2820 01d8 3844     		add	r0, r0, r7
 2821              	.LVL212:
1228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 2822              		.loc 1 1228 33 is_stmt 1 discriminator 3 view .LVU1062
1228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 2823              		.loc 1 1228 20 discriminator 3 view .LVU1063
1228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 2824              		.loc 1 1228 7 is_stmt 0 discriminator 3 view .LVU1064
 2825 01da 019B     		ldr	r3, [sp, #4]
 2826 01dc 6345     		cmp	r3, ip
 2827 01de BDD8     		bhi	.L23
 2828              	.LVL213:
 2829              	.L22:
1212:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 2830              		.loc 1 1212 34 is_stmt 1 view .LVU1065
 2831 01e0 099A     		ldr	r2, [sp, #36]
 2832 01e2 0B99     		ldr	r1, [sp, #44]
 2833              	.LVL214:
1212:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 2834              		.loc 1 1212 35 is_stmt 0 view .LVU1066
 2835 01e4 069B     		ldr	r3, [sp, #24]
 2836 01e6 0A44     		add	r2, r2, r1
 2837 01e8 0D99     		ldr	r1, [sp, #52]
 2838 01ea 0133     		adds	r3, r3, #1
 2839 01ec 0992     		str	r2, [sp, #36]
 2840 01ee 089A     		ldr	r2, [sp, #32]
 2841 01f0 0693     		str	r3, [sp, #24]
 2842              	.LVL215:
1212:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 2843              		.loc 1 1212 18 is_stmt 1 view .LVU1067
 2844 01f2 0A44     		add	r2, r2, r1
 2845 01f4 0E99     		ldr	r1, [sp, #56]
 2846 01f6 0892     		str	r2, [sp, #32]
 2847 01f8 079A     		ldr	r2, [sp, #28]
 2848 01fa 0A44     		add	r2, r2, r1
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 134


 2849 01fc 0792     		str	r2, [sp, #28]
 2850 01fe 059A     		ldr	r2, [sp, #20]
 2851 0200 0432     		adds	r2, r2, #4
 2852 0202 0592     		str	r2, [sp, #20]
 2853 0204 049A     		ldr	r2, [sp, #16]
 2854 0206 0432     		adds	r2, r2, #4
 2855 0208 0492     		str	r2, [sp, #16]
1212:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 2856              		.loc 1 1212 5 is_stmt 0 view .LVU1068
 2857 020a 0A9A     		ldr	r2, [sp, #40]
 2858 020c 9A42     		cmp	r2, r3
 2859 020e 8FD1     		bne	.L24
1338:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
1339:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
1340:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1341:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
 2860              		.loc 1 1341 5 is_stmt 1 discriminator 2 view .LVU1069
1205:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 2861              		.loc 1 1205 3 is_stmt 0 discriminator 2 view .LVU1070
 2862 0210 042A     		cmp	r2, #4
 2863              		.loc 1 1341 22 discriminator 2 view .LVU1071
 2864 0212 0B9B     		ldr	r3, [sp, #44]
 2865              	.LVL216:
1205:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 2866              		.loc 1 1205 33 is_stmt 1 discriminator 2 view .LVU1072
1205:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 2867              		.loc 1 1205 25 discriminator 2 view .LVU1073
1205:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 2868              		.loc 1 1205 3 is_stmt 0 discriminator 2 view .LVU1074
 2869 0214 3FF670AF 		bhi	.L25
 2870              	.LVL217:
 2871              	.L32:
1205:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 2872              		.loc 1 1205 3 discriminator 2 view .LVU1075
 2873 0218 119E     		ldr	r6, [sp, #68]
 2874 021a 0F9B     		ldr	r3, [sp, #60]
 2875              	.LVL218:
 2876              	.L26:
1342:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1343:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
1344:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1345:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
1346:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
1347:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
1348:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
1349:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1350:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
1351:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = fftLen >> 2;
1352:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1353:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ptr1 = &pSrc16[0];
1354:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1355:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
1356:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1357:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
1358:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 2877              		.loc 1 1358 3 is_stmt 1 discriminator 1 view .LVU1076
1359:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 135


1360:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xa (real), ya(imag) input */
1361:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xaya = read_q15x2_ia ((q15_t **) &ptr1);
 2878              		.loc 1 1361 5 discriminator 1 view .LVU1077
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2879              		.loc 3 472 3 discriminator 1 view .LVU1078
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2880              		.loc 3 474 3 discriminator 1 view .LVU1079
 2881 021c 1A68     		ldr	r2, [r3]	@ unaligned
 2882              	.LVL219:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2883              		.loc 3 475 3 discriminator 1 view .LVU1080
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2884              		.loc 3 477 3 discriminator 1 view .LVU1081
1362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1363:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xb (real), yb(imag) input */
1364:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xbyb = read_q15x2_ia ((q15_t **) &ptr1);
 2885              		.loc 1 1364 5 discriminator 1 view .LVU1082
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2886              		.loc 3 472 3 discriminator 1 view .LVU1083
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2887              		.loc 3 474 3 discriminator 1 view .LVU1084
 2888 021e 5968     		ldr	r1, [r3, #4]	@ unaligned
 2889              	.LVL220:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2890              		.loc 3 475 3 discriminator 1 view .LVU1085
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2891              		.loc 3 477 3 discriminator 1 view .LVU1086
1365:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1366:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xc (real), yc(imag) input */
1367:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xcyc = read_q15x2_ia ((q15_t **) &ptr1);
 2892              		.loc 1 1367 5 discriminator 1 view .LVU1087
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2893              		.loc 3 472 3 discriminator 1 view .LVU1088
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2894              		.loc 3 474 3 discriminator 1 view .LVU1089
 2895 0220 9F68     		ldr	r7, [r3, #8]	@ unaligned
 2896              	.LVL221:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2897              		.loc 3 475 3 discriminator 1 view .LVU1090
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2898              		.loc 3 477 3 discriminator 1 view .LVU1091
1368:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1369:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xd (real), yd(imag) input */
1370:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xdyd = read_q15x2_ia ((q15_t **) &ptr1);
 2899              		.loc 1 1370 5 discriminator 1 view .LVU1092
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2900              		.loc 3 472 3 discriminator 1 view .LVU1093
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2901              		.loc 3 474 3 discriminator 1 view .LVU1094
 2902 0222 DC68     		ldr	r4, [r3, #12]	@ unaligned
 2903              	.LVL222:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2904              		.loc 3 475 3 discriminator 1 view .LVU1095
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2905              		.loc 3 477 3 discriminator 1 view .LVU1096
1371:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1372:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc)) */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 136


1373:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(xaya, xcyc);
 2906              		.loc 1 1373 5 discriminator 1 view .LVU1097
 2907              	.LBB594:
 2908              	.LBI594:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2909              		.loc 2 1727 31 discriminator 1 view .LVU1098
 2910              	.LBB595:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2911              		.loc 2 1729 3 discriminator 1 view .LVU1099
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2912              		.loc 2 1731 3 discriminator 1 view .LVU1100
 2913              		.syntax unified
 2914              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2915 0224 92FA17F0 		qadd16 r0, r2, r7
 2916              	@ 0 "" 2
 2917              	.LVL223:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2918              		.loc 2 1732 3 discriminator 1 view .LVU1101
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2919              		.loc 2 1732 3 is_stmt 0 discriminator 1 view .LVU1102
 2920              		.thumb
 2921              		.syntax unified
 2922              	.LBE595:
 2923              	.LBE594:
1374:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1375:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
1376:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 2924              		.loc 1 1376 5 is_stmt 1 discriminator 1 view .LVU1103
 2925              	.LBB596:
 2926              	.LBI596:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2927              		.loc 2 1727 31 discriminator 1 view .LVU1104
 2928              	.LBB597:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2929              		.loc 2 1729 3 discriminator 1 view .LVU1105
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2930              		.loc 2 1731 3 discriminator 1 view .LVU1106
 2931              		.syntax unified
 2932              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2933 0228 91FA14F5 		qadd16 r5, r1, r4
 2934              	@ 0 "" 2
 2935              	.LVL224:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2936              		.loc 2 1732 3 discriminator 1 view .LVU1107
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2937              		.loc 2 1732 3 is_stmt 0 discriminator 1 view .LVU1108
 2938              		.thumb
 2939              		.syntax unified
 2940              	.LBE597:
 2941              	.LBE596:
1377:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1378:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* pointer updation for writing */
1379:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ptr1 = ptr1 - 8U;
 2942              		.loc 1 1379 5 is_stmt 1 discriminator 1 view .LVU1109
1380:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1381:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1382:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 137


1383:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1384:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHADD16(R, T));
 2943              		.loc 1 1384 5 discriminator 1 view .LVU1110
 2944              	.LBB598:
 2945              	.LBI598:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2946              		.loc 2 1735 31 discriminator 1 view .LVU1111
 2947              	.LBB599:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2948              		.loc 2 1737 3 discriminator 1 view .LVU1112
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2949              		.loc 2 1739 3 discriminator 1 view .LVU1113
 2950              		.syntax unified
 2951              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2952 022c 90FA25F5 		shadd16 r5, r0, r5
 2953              	@ 0 "" 2
 2954              	.LVL225:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2955              		.loc 2 1740 3 discriminator 1 view .LVU1114
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2956              		.loc 2 1740 3 is_stmt 0 discriminator 1 view .LVU1115
 2957              		.thumb
 2958              		.syntax unified
 2959              	.LBE599:
 2960              	.LBE598:
 2961              	.LBB600:
 2962              	.LBI600:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 2963              		.loc 3 502 27 is_stmt 1 discriminator 1 view .LVU1116
 2964              	.LBB601:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2965              		.loc 3 506 3 discriminator 1 view .LVU1117
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2966              		.loc 3 508 3 discriminator 1 view .LVU1118
 2967 0230 1D60     		str	r5, [r3]	@ unaligned
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2968              		.loc 3 509 3 discriminator 1 view .LVU1119
 2969              	.LVL226:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2970              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU1120
 2971              	.LBE601:
 2972              	.LBE600:
1385:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1386:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
1387:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 2973              		.loc 1 1387 5 is_stmt 1 discriminator 1 view .LVU1121
 2974              	.LBB602:
 2975              	.LBI602:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2976              		.loc 2 1727 31 discriminator 1 view .LVU1122
 2977              	.LBB603:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2978              		.loc 2 1729 3 discriminator 1 view .LVU1123
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2979              		.loc 2 1731 3 discriminator 1 view .LVU1124
 2980              		.syntax unified
 2981              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 138


 2982 0232 91FA14F5 		qadd16 r5, r1, r4
 2983              	@ 0 "" 2
 2984              	.LVL227:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2985              		.loc 2 1732 3 discriminator 1 view .LVU1125
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2986              		.loc 2 1732 3 is_stmt 0 discriminator 1 view .LVU1126
 2987              		.thumb
 2988              		.syntax unified
 2989              	.LBE603:
 2990              	.LBE602:
1388:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1389:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
1390:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
1391:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSUB16(R, T));
 2991              		.loc 1 1391 5 is_stmt 1 discriminator 1 view .LVU1127
 2992              	.LBB604:
 2993              	.LBI604:
1783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2994              		.loc 2 1783 31 discriminator 1 view .LVU1128
 2995              	.LBB605:
1785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2996              		.loc 2 1785 3 discriminator 1 view .LVU1129
1787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2997              		.loc 2 1787 3 discriminator 1 view .LVU1130
 2998              		.syntax unified
 2999              	@ 1787 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3000 0236 D0FA25F0 		shsub16 r0, r0, r5
 3001              	@ 0 "" 2
 3002              	.LVL228:
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3003              		.loc 2 1788 3 discriminator 1 view .LVU1131
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3004              		.loc 2 1788 3 is_stmt 0 discriminator 1 view .LVU1132
 3005              		.thumb
 3006              		.syntax unified
 3007              	.LBE605:
 3008              	.LBE604:
 3009              	.LBB606:
 3010              	.LBI606:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 3011              		.loc 3 502 27 is_stmt 1 discriminator 1 view .LVU1133
 3012              	.LBB607:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3013              		.loc 3 506 3 discriminator 1 view .LVU1134
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 3014              		.loc 3 508 3 discriminator 1 view .LVU1135
 3015 023a 5860     		str	r0, [r3, #4]	@ unaligned
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3016              		.loc 3 509 3 discriminator 1 view .LVU1136
 3017              	.LVL229:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3018              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU1137
 3019              	.LBE607:
 3020              	.LBE606:
1392:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1393:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc)) */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 139


1394:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(xaya, xcyc);
 3021              		.loc 1 1394 5 is_stmt 1 discriminator 1 view .LVU1138
 3022              	.LBB608:
 3023              	.LBI608:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 3024              		.loc 2 1775 31 discriminator 1 view .LVU1139
 3025              	.LBB609:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 3026              		.loc 2 1777 3 discriminator 1 view .LVU1140
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3027              		.loc 2 1779 3 discriminator 1 view .LVU1141
 3028              		.syntax unified
 3029              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3030 023c D2FA17F2 		qsub16 r2, r2, r7
 3031              	@ 0 "" 2
 3032              	.LVL230:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3033              		.loc 2 1780 3 discriminator 1 view .LVU1142
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3034              		.loc 2 1780 3 is_stmt 0 discriminator 1 view .LVU1143
 3035              		.thumb
 3036              		.syntax unified
 3037              	.LBE609:
 3038              	.LBE608:
1395:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1396:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1397:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed( (yb - yd), (xb - xd))  */
1398:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __QSUB16(xbyb, xdyd);
 3039              		.loc 1 1398 5 is_stmt 1 discriminator 1 view .LVU1144
 3040              	.LBB610:
 3041              	.LBI610:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 3042              		.loc 2 1775 31 discriminator 1 view .LVU1145
 3043              	.LBB611:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 3044              		.loc 2 1777 3 discriminator 1 view .LVU1146
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3045              		.loc 2 1779 3 discriminator 1 view .LVU1147
 3046              		.syntax unified
 3047              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3048 0240 D1FA14F1 		qsub16 r1, r1, r4
 3049              	@ 0 "" 2
 3050              	.LVL231:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3051              		.loc 2 1780 3 discriminator 1 view .LVU1148
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3052              		.loc 2 1780 3 is_stmt 0 discriminator 1 view .LVU1149
 3053              		.thumb
 3054              		.syntax unified
 3055              	.LBE611:
 3056              	.LBE610:
1399:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1400:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1401:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
1402:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
1403:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
 3057              		.loc 1 1403 5 is_stmt 1 discriminator 1 view .LVU1150
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 140


 3058              	.LBB612:
 3059              	.LBI612:
1831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 3060              		.loc 2 1831 31 discriminator 1 view .LVU1151
 3061              	.LBB613:
1833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 3062              		.loc 2 1833 3 discriminator 1 view .LVU1152
1835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3063              		.loc 2 1835 3 discriminator 1 view .LVU1153
 3064              		.syntax unified
 3065              	@ 1835 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3066 0244 A2FA21F0 		shasx r0, r2, r1
 3067              	@ 0 "" 2
 3068              	.LVL232:
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3069              		.loc 2 1836 3 discriminator 1 view .LVU1154
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3070              		.loc 2 1836 3 is_stmt 0 discriminator 1 view .LVU1155
 3071              		.thumb
 3072              		.syntax unified
 3073              	.LBE613:
 3074              	.LBE612:
 3075              	.LBB614:
 3076              	.LBI614:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 3077              		.loc 3 502 27 is_stmt 1 discriminator 1 view .LVU1156
 3078              	.LBB615:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3079              		.loc 3 506 3 discriminator 1 view .LVU1157
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 3080              		.loc 3 508 3 discriminator 1 view .LVU1158
 3081 0248 9860     		str	r0, [r3, #8]	@ unaligned
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3082              		.loc 3 509 3 discriminator 1 view .LVU1159
 3083              	.LVL233:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3084              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU1160
 3085              	.LBE615:
 3086              	.LBE614:
1404:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1405:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
1406:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
1407:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
 3087              		.loc 1 1407 5 is_stmt 1 discriminator 1 view .LVU1161
 3088              	.LBB616:
 3089              	.LBI616:
1879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 3090              		.loc 2 1879 31 discriminator 1 view .LVU1162
 3091              	.LBB617:
1881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 3092              		.loc 2 1881 3 discriminator 1 view .LVU1163
1883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3093              		.loc 2 1883 3 discriminator 1 view .LVU1164
 3094              		.syntax unified
 3095              	@ 1883 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3096 024a E2FA21F2 		shsax r2, r2, r1
 3097              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 141


 3098              	.LVL234:
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3099              		.loc 2 1884 3 discriminator 1 view .LVU1165
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3100              		.loc 2 1884 3 is_stmt 0 discriminator 1 view .LVU1166
 3101              		.thumb
 3102              		.syntax unified
 3103              	.LBE617:
 3104              	.LBE616:
 3105              	.LBB618:
 3106              	.LBI618:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 3107              		.loc 3 502 27 is_stmt 1 discriminator 1 view .LVU1167
 3108              	.LBB619:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3109              		.loc 3 506 3 discriminator 1 view .LVU1168
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 3110              		.loc 3 508 3 discriminator 1 view .LVU1169
 3111              	.LBE619:
 3112              	.LBE618:
1408:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1409:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
1410:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
1411:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
1412:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1413:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
1414:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
1415:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
1416:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1417:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1418:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 3113              		.loc 1 1418 3 is_stmt 0 discriminator 1 view .LVU1170
 3114 024e 013E     		subs	r6, r6, #1
 3115              	.LVL235:
 3116              	.LBB621:
 3117              	.LBB620:
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 3118              		.loc 3 508 3 discriminator 1 view .LVU1171
 3119 0250 DA60     		str	r2, [r3, #12]	@ unaligned
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3120              		.loc 3 509 3 is_stmt 1 discriminator 1 view .LVU1172
 3121 0252 03F11003 		add	r3, r3, #16
 3122              	.LVL236:
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3123              		.loc 3 509 3 is_stmt 0 discriminator 1 view .LVU1173
 3124              	.LBE620:
 3125              	.LBE621:
 3126              		.loc 1 1418 11 is_stmt 1 discriminator 1 view .LVU1174
 3127              		.loc 1 1418 3 is_stmt 0 discriminator 1 view .LVU1175
 3128 0256 E1D1     		bne	.L26
1419:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1420:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage  process */
1421:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1422:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
1423:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
1424:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
1425:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 142


1426:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1427:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1428:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else /* arm_radix4_butterfly_inverse_q15 */
1429:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1430:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t R0, R1, S0, S1, T0, T1, U0, U1;
1431:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t Co1, Si1, Co2, Si2, Co3, Si3, out1, out2;
1432:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, i1, i2, i3, j, k;
1433:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1434:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
1435:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1436:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
1437:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1438:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
1439:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
1440:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
1441:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1442:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
1443:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
1444:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1445:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
1446:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
1447:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1448:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
1449:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   i0 = 0U;
1450:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1451:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
1452:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1453:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
1454:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1455:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Start of first stage process */
1456:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
1457:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1458:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
1459:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1460:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
1461:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1462:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
1463:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
1464:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
1465:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1466:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1467:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1468:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1469:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U] >> 2U;
1470:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U] >> 2U;
1471:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1472:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1473:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U] >> 2U;
1474:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U] >> 2U;
1475:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1476:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
1477:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
1478:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
1479:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
1480:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16U);
1481:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16U);
1482:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 143


1483:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1484:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1485:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1486:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2U;
1487:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
1488:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1489:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1490:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2U;
1491:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U] >> 2U;
1492:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1493:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd) */
1494:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
1495:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
1496:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1497:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1498:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1499:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1500:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
1501:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
1502:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1503:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc)- (xb + xd) */
1504:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(R0 - T0, 16U);
1505:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(R1 - T1, 16U);
1506:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from Coefficient pointer */
1507:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co2 = pCoef16[2U * ic * 2U];
1508:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si2 = pCoef16[(2U * ic * 2U) + 1U];
1509:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2) */
1510:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co2 * R0 - Si2 * R1) >> 16U);
1511:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1512:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si2 * R0 + Co2 * R1) >> 16U);
1513:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1514:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
1515:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1516:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb, T1 = xb */
1517:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2U;
1518:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
1519:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1520:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
1521:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
1522:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = out1;
1523:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1U] = out2;
1524:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1525:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
1526:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1527:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U0 = yd, U1 = xd) */
1528:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2U;
1529:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U] >> 2U;
1530:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1531:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb-yd, T1 = xb-xd) */
1532:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16U);
1533:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16U);
1534:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya-yc) - (xb- xd) , R1 = (xa-xc) + (yb-yd) */
1535:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (q15_t) __SSAT((q31_t) (S0 + T1), 16);
1536:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (q15_t) __SSAT((q31_t) (S1 - T0), 16);
1537:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = (ya-yc) + (xb- xd), S1 = (xa-xc) - (yb-yd) */
1538:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = (q15_t) __SSAT((q31_t) (S0 - T1), 16);
1539:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = (q15_t) __SSAT((q31_t) (S1 + T0), 16);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 144


1540:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1541:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from Coefficient pointer */
1542:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co1 = pCoef16[ic * 2U];
1543:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si1 = pCoef16[(ic * 2U) + 1U];
1544:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
1545:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1) */
1546:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co1 * S0 - Si1 * S1) >> 16U);
1547:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1) */
1548:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si1 * S0 + Co1 * S1) >> 16U);
1549:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
1550:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = out1;
1551:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1U] = out2;
1552:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1553:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Co3 & si3 are read from Coefficient pointer */
1554:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co3 = pCoef16[3U * ic * 2U];
1555:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si3 = pCoef16[(3U * ic * 2U) + 1U];
1556:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
1557:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa+yb-xc-yd)* Co3 - (ya-xb-yc+xd)* (si3) */
1558:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co3 * R0 - Si3 * R1) >> 16U);
1559:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya-xb-yc+xd)* Co3 + (xa+yb-xc-yd)* (si3) */
1560:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si3 * R0 + Co3 * R1) >> 16U);
1561:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
1562:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = out1;
1563:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1U] = out2;
1564:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1565:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1566:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
1567:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1568:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Updating input index */
1569:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i0 = i0 + 1U;
1570:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1571:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
1572:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1573:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  End of first stage process */
1574:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1575:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
1576:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1577:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1578:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Start of Middle stage process */
1579:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1580:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
1581:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
1582:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1583:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
1584:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
1585:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1586:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
1587:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
1588:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
1589:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
1590:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1591:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
1592:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
1593:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
1594:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co1 = pCoef16[ic * 2U];
1595:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si1 = pCoef16[(ic * 2U) + 1U];
1596:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co2 = pCoef16[2U * ic * 2U];
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 145


1597:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si2 = pCoef16[2U * ic * 2U + 1U];
1598:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co3 = pCoef16[3U * ic * 2U];
1599:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si3 = pCoef16[(3U * ic * 2U) + 1U];
1600:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1601:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
1602:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
1603:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1604:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
1605:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
1606:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
1607:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  index calculation for the input as, */
1608:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1609:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i1 = i0 + n2;
1610:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i2 = i1 + n2;
1611:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i3 = i2 + n2;
1612:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1613:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
1614:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
1615:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i0 * 2U];
1616:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i0 * 2U) + 1U];
1617:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1618:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
1619:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = pSrc16[i2 * 2U];
1620:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = pSrc16[(i2 * 2U) + 1U];
1621:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1622:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1623:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc), R1 = (xa + xc) */
1624:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = __SSAT(T0 + S0, 16U);
1625:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = __SSAT(T1 + S1, 16U);
1626:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya - yc), S1 = (xa - xc) */
1627:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = __SSAT(T0 - S0, 16U);
1628:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = __SSAT(T1 - S1, 16U);
1629:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1630:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1631:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1632:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
1633:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
1634:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1635:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1636:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
1637:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
1638:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1639:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = (yb + yd), T1 = (xb + xd) */
1640:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 + U0, 16U);
1641:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 + U1, 16U);
1642:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1643:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
1644:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
1645:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
1646:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i0 * 2U] = ((R0 >> 1U) + (T0 >> 1U)) >> 1U;
1647:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i0 * 2U) + 1U] = ((R1 >> 1U) + (T1 >> 1U)) >> 1U;
1648:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1649:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
1650:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (R0 >> 1U) - (T0 >> 1U);
1651:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (R1 >> 1U) - (T1 >> 1U);
1652:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1653:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) - (xa-xb+xc-xd)* co2 */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 146


1654:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co2 * R0 - Si2 * R1) >> 16);
1655:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1656:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si2 * R0 + Co2 * R1) >> 16);
1657:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1658:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
1659:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1660:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
1661:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
1662:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1663:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
1664:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2) */
1665:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1666:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i1 * 2U] = out1;
1667:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i1 * 2U) + 1U] = out2;
1668:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1669:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
1670:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1671:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
1672:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
1673:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1674:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = yb-yd, T1 = xb-xd) */
1675:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 - U0, 16U);
1676:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 - U1, 16U);
1677:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1678:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya-yc) - (xb- xd) , R1 = (xa-xc) + (yb-yd) */
1679:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (S0 >> 1U) + (T1 >> 1U);
1680:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (S1 >> 1U) - (T0 >> 1U);
1681:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1682:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S1 = (ya-yc) + (xb- xd), S1 = (xa-xc) - (yb-yd) */
1683:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = (S0 >> 1U) - (T1 >> 1U);
1684:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = (S1 >> 1U) + (T0 >> 1U);
1685:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1686:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1687:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co1 * S0 - Si1 * S1) >> 16U);
1688:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si1 * S0 + Co1 * S1) >> 16U);
1689:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1) */
1690:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1) */
1691:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i2 * 2U] = out1;
1692:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i2 * 2U) + 1U] = out2;
1693:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1694:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
1695:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co3 * R0 - Si3 * R1) >> 16U);
1696:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1697:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si3 * R0 + Co3 * R1) >> 16U);
1698:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa+yb-xc-yd)* Co3 - (ya-xb-yc+xd)* (si3) */
1699:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya-xb-yc+xd)* Co3 + (xa+yb-xc-yd)* (si3) */
1700:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i3 * 2U] = out1;
1701:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i3 * 2U) + 1U] = out2;
1702:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1703:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1704:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
1705:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
1706:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1707:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
1708:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1709:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  End of Middle stages process */
1710:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 147


1711:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1712:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
1713:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point   */
1714:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point  */
1715:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point  */
1716:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1717:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
1718:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1719:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1720:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
1721:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
1722:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
1723:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1724:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
1725:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (i0 = 0U; i0 <= (fftLen - n1); i0 += n1)
1726:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1727:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
1728:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1729:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
1730:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
1731:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
1732:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1733:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1734:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1735:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U];
1736:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U];
1737:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1738:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U];
1739:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U];
1740:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1741:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
1742:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
1743:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
1744:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
1745:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16U);
1746:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16U);
1747:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1748:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1749:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1750:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
1751:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
1752:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1753:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
1754:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
1755:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1756:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd) */
1757:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
1758:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
1759:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1760:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1761:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1762:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1763:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
1764:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
1765:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1766:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
1767:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (R0 >> 1U) - (T0 >> 1U);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 148


1768:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (R1 >> 1U) - (T1 >> 1U);
1769:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1770:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1771:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
1772:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
1773:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1774:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/4 sample */
1775:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
1776:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
1777:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = R0;
1778:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1U] = R1;
1779:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1780:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1781:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
1782:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
1783:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb - yd), T1 = (xb - xd) */
1784:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16U);
1785:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16U);
1786:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1787:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/2 sample */
1788:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa-yb-xc+yd) */
1789:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya+xb-yc-xd) */
1790:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = (S0 >> 1U) - (T1 >> 1U);
1791:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1U] = (S1 >> 1U) + (T0 >> 1U);
1792:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1793:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1794:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + 3fftLen/4 sample */
1795:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa+yb-xc-yd) */
1796:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya-xb-yc+xd) */
1797:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = (S0 >> 1U) + (T1 >> 1U);
1798:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1U] = (S1 >> 1U) - (T0 >> 1U);
1799:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1800:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage  process */
1801:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1802:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
1803:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
1804:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
1805:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
1806:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1807:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
1808:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1809:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** }
 3129              		.loc 1 1809 1 view .LVU1176
 3130 0258 13B0     		add	sp, sp, #76
 3131              	.LCFI5:
 3132              		.cfi_def_cfa_offset 36
 3133              		@ sp needed
 3134 025a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3135              	.LVL237:
 3136              	.L35:
 3137              		.loc 1 1809 1 view .LVU1177
 3138 025e 00BF     		.align	2
 3139              	.L34:
 3140 0260 0000FFFF 		.word	-65536
 3141              		.cfi_endproc
 3142              	.LFE147:
 3144              		.section	.text.arm_cfft_radix4_q15,"ax",%progbits
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 149


 3145              		.align	1
 3146              		.p2align 2,,3
 3147              		.global	arm_cfft_radix4_q15
 3148              		.syntax unified
 3149              		.thumb
 3150              		.thumb_func
 3151              		.fpu fpv5-d16
 3153              	arm_cfft_radix4_q15:
 3154              	.LVL238:
 3155              	.LFB145:
  80:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->ifftFlag == 1U)
 3156              		.loc 1 80 1 is_stmt 1 view -0
 3157              		.cfi_startproc
 3158              		@ args = 0, pretend = 0, frame = 8
 3159              		@ frame_needed = 0, uses_anonymous_args = 0
  81:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3160              		.loc 1 81 3 view .LVU1179
  80:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->ifftFlag == 1U)
 3161              		.loc 1 80 1 is_stmt 0 view .LVU1180
 3162 0000 10B5     		push	{r4, lr}
 3163              	.LCFI6:
 3164              		.cfi_def_cfa_offset 8
 3165              		.cfi_offset 4, -8
 3166              		.cfi_offset 14, -4
 3167 0002 0446     		mov	r4, r0
 3168 0004 82B0     		sub	sp, sp, #8
 3169              	.LCFI7:
 3170              		.cfi_def_cfa_offset 16
  80:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->ifftFlag == 1U)
 3171              		.loc 1 80 1 view .LVU1181
 3172 0006 0846     		mov	r0, r1
 3173              	.LVL239:
  81:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3174              		.loc 1 81 6 view .LVU1182
 3175 0008 A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
  84:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 3176              		.loc 1 84 5 view .LVU1183
 3177 000a 0191     		str	r1, [sp, #4]
  81:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3178              		.loc 1 81 6 view .LVU1184
 3179 000c 012B     		cmp	r3, #1
  84:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 3180              		.loc 1 84 5 view .LVU1185
 3181 000e 6268     		ldr	r2, [r4, #4]
 3182 0010 A389     		ldrh	r3, [r4, #12]
 3183 0012 2188     		ldrh	r1, [r4]
 3184              	.LVL240:
  81:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3185              		.loc 1 81 6 view .LVU1186
 3186 0014 07D0     		beq	.L41
  89:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 3187              		.loc 1 89 5 is_stmt 1 view .LVU1187
 3188 0016 FFF7FEFF 		bl	arm_radix4_butterfly_q15
 3189              	.LVL241:
  92:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3190              		.loc 1 92 6 is_stmt 0 view .LVU1188
 3191 001a E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 150


  89:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 3192              		.loc 1 89 5 view .LVU1189
 3193 001c 0198     		ldr	r0, [sp, #4]
  92:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3194              		.loc 1 92 3 is_stmt 1 view .LVU1190
  92:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3195              		.loc 1 92 6 is_stmt 0 view .LVU1191
 3196 001e 012B     		cmp	r3, #1
 3197 0020 07D0     		beq	.L42
 3198              	.L36:
  98:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 3199              		.loc 1 98 1 view .LVU1192
 3200 0022 02B0     		add	sp, sp, #8
 3201              	.LCFI8:
 3202              		.cfi_remember_state
 3203              		.cfi_def_cfa_offset 8
 3204              		@ sp needed
 3205 0024 10BD     		pop	{r4, pc}
 3206              	.LVL242:
 3207              	.L41:
 3208              	.LCFI9:
 3209              		.cfi_restore_state
  84:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 3210              		.loc 1 84 5 is_stmt 1 view .LVU1193
 3211 0026 FFF7FEFF 		bl	arm_radix4_butterfly_inverse_q15
 3212              	.LVL243:
  92:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3213              		.loc 1 92 6 is_stmt 0 view .LVU1194
 3214 002a E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 3215 002c 0198     		ldr	r0, [sp, #4]
  92:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3216              		.loc 1 92 3 is_stmt 1 view .LVU1195
  92:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3217              		.loc 1 92 6 is_stmt 0 view .LVU1196
 3218 002e 012B     		cmp	r3, #1
 3219 0030 F7D1     		bne	.L36
 3220              	.L42:
  95:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 3221              		.loc 1 95 5 is_stmt 1 view .LVU1197
 3222 0032 A368     		ldr	r3, [r4, #8]
 3223 0034 E289     		ldrh	r2, [r4, #14]
 3224 0036 2188     		ldrh	r1, [r4]
  98:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 3225              		.loc 1 98 1 is_stmt 0 view .LVU1198
 3226 0038 02B0     		add	sp, sp, #8
 3227              	.LCFI10:
 3228              		.cfi_def_cfa_offset 8
 3229              		@ sp needed
 3230 003a BDE81040 		pop	{r4, lr}
 3231              	.LCFI11:
 3232              		.cfi_restore 14
 3233              		.cfi_restore 4
 3234              		.cfi_def_cfa_offset 0
 3235              	.LVL244:
  95:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 3236              		.loc 1 95 5 view .LVU1199
 3237 003e FFF7FEBF 		b	arm_bitreversal_q15
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 151


 3238              	.LVL245:
 3239              		.cfi_endproc
 3240              	.LFE145:
 3242 0042 00BF     		.text
 3243              	.Letext0:
 3244              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/
 3245              		.file 5 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_std
 3246              		.file 6 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock
 3247              		.file 7 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_typ
 3248              		.file 8 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/in
 3249              		.file 9 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reen
 3250              		.file 10 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s 			page 152


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_cfft_radix4_q15.c
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s:17     .text.arm_radix4_butterfly_q15:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s:26     .text.arm_radix4_butterfly_q15:0000000000000000 arm_radix4_butterfly_q15
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s:1578   .text.arm_radix4_butterfly_q15:0000000000000260 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s:1583   .text.arm_radix4_butterfly_inverse_q15:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s:1591   .text.arm_radix4_butterfly_inverse_q15:0000000000000000 arm_radix4_butterfly_inverse_q15
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s:3140   .text.arm_radix4_butterfly_inverse_q15:0000000000000260 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s:3145   .text.arm_cfft_radix4_q15:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccSGHsL7.s:3153   .text.arm_cfft_radix4_q15:0000000000000000 arm_cfft_radix4_q15

UNDEFINED SYMBOLS
arm_bitreversal_q15
