xst -intstyle ise -ifn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.xst" -ofn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.syr" 
xst -intstyle ise -ifn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.xst" -ofn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-ft256-4 MYLTIPLY6BIT.ngc MYLTIPLY6BIT.ngd  
map -intstyle ise -p xc3s200-ft256-4 -cm area -ir off -pr off -c 100 -o MYLTIPLY6BIT_map.ncd MYLTIPLY6BIT.ngd MYLTIPLY6BIT.pcf 
par -w -intstyle ise -ol high -t 1 MYLTIPLY6BIT_map.ncd MYLTIPLY6BIT.ncd MYLTIPLY6BIT.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MYLTIPLY6BIT.twx MYLTIPLY6BIT.ncd -o MYLTIPLY6BIT.twr MYLTIPLY6BIT.pcf 
xst -intstyle ise -ifn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.xst" -ofn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim MYLTIPLY6BIT.ngc MYLTIPLY6BIT_synthesis.v 
xst -intstyle ise -ifn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.xst" -ofn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-ft256-4 MYLTIPLY6BIT.ngc MYLTIPLY6BIT.ngd  
map -intstyle ise -p xc3s200-ft256-4 -cm area -ir off -pr off -c 100 -o MYLTIPLY6BIT_map.ncd MYLTIPLY6BIT.ngd MYLTIPLY6BIT.pcf 
par -w -intstyle ise -ol high -t 1 MYLTIPLY6BIT_map.ncd MYLTIPLY6BIT.ncd MYLTIPLY6BIT.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MYLTIPLY6BIT.twx MYLTIPLY6BIT.ncd -o MYLTIPLY6BIT.twr MYLTIPLY6BIT.pcf 
xst -intstyle ise -ifn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.xst" -ofn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.syr" 
xst -intstyle ise -ifn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.xst" -ofn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.syr" 
xst -intstyle ise -ifn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.xst" -ofn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.syr" 
xst -intstyle ise -ifn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.xst" -ofn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim MYLTIPLY6BIT.ngc MYLTIPLY6BIT_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-ft256-4 MYLTIPLY6BIT.ngc MYLTIPLY6BIT.ngd  
map -intstyle ise -p xc3s200-ft256-4 -cm area -ir off -pr off -c 100 -o MYLTIPLY6BIT_map.ncd MYLTIPLY6BIT.ngd MYLTIPLY6BIT.pcf 
par -w -intstyle ise -ol high -t 1 MYLTIPLY6BIT_map.ncd MYLTIPLY6BIT.ncd MYLTIPLY6BIT.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MYLTIPLY6BIT.twx MYLTIPLY6BIT.ncd -o MYLTIPLY6BIT.twr MYLTIPLY6BIT.pcf 
xst -intstyle ise -ifn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.xst" -ofn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.syr" 
xst -intstyle ise -ifn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.xst" -ofn "C:/Users/dimit/Documents/FPGA/MULTIPLIER/MYLTIPLY6BIT.syr" 
