module register ( out, clk);
output [17:0] out;
input clk;
reg [17:0] out;

always @(posedge clk)
begin
      out <= out+1;
end