
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355962000                       # Number of ticks simulated
final_tick                               2263600056500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              227335754                       # Simulator instruction rate (inst/s)
host_op_rate                                227327321                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              582214200                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757160                       # Number of bytes of host memory used
host_seconds                                     0.61                       # Real time elapsed on the host
sim_insts                                   138981477                       # Number of instructions simulated
sim_ops                                     138981477                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       209024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       597056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1155136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       594368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          594368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9287                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9287                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    343587237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    587208747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     94032509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234451992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308527315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1677302633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3245110433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    343587237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     94032509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308527315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746147061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1669751266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1669751266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1669751266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    343587237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    587208747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     94032509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234451992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308527315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1677302633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4914861699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357390000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357554500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.316652                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.738560                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578091                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739724                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740853                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357390000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357554500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.107163                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.529430                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577733                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799862                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800991                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357390000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357554500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          227.408038                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   226.830663                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577375                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.443029                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.444156                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.283203                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357336000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357500500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.480371                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   451.903355                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577017                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.882624                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883751                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139140000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151422000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61869500     75.48%     75.48% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.52%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4892                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.012312                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69520                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4892                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.210957                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.619469                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   436.392842                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.050038                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.852330                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.902368                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129908                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129908                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30671                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30671                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25647                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25647                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56318                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56318                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56318                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56318                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2822                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2822                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2137                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4959                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4959                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4959                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4959                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33493                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33493                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27784                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27784                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61277                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61277                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61277                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61277                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084256                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084256                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.076915                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076915                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080928                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080928                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080928                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080928                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2968                       # number of writebacks
system.cpu4.dcache.writebacks::total             2968                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2443                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             290993                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2443                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.112976                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.893914                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.106086                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050574                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949426                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335983                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335983                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164327                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164327                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164327                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164327                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164327                       # number of overall hits
system.cpu4.icache.overall_hits::total         164327                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2443                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2443                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2443                       # number of overall misses
system.cpu4.icache.overall_misses::total         2443                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166770                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166770                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166770                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166770                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166770                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166770                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014649                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014649                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014649                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014649                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014649                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014649                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.icache.writebacks::total             2443                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351258500     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357696000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1895273500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2058                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.094773                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26444                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2058                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.849368                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    96.897076                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.197697                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.189252                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.699605                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.888857                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79543                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79543                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22657                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22657                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12737                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12737                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35394                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35394                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35394                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35394                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1642                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1642                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          645                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          645                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2287                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2287                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2287                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2287                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067575                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067575                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048199                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048199                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060694                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060694                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060694                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060694                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1049                       # number of writebacks
system.cpu5.dcache.writebacks::total             1049                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104499                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.800321                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   196.952981                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   315.047019                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.384674                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.615326                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277363                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277363                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136811                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136811                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136811                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136811                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136811                       # number of overall hits
system.cpu5.icache.overall_hits::total         136811                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138058                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138058                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138058                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138058                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552418500     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562152500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1681825000     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12630                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.665866                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155088                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12630                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.279335                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.447222                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.218645                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.202045                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627380                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829426                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356312                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356312                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76361                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76361                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79993                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79993                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156354                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156354                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156354                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156354                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5888                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5888                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6909                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6909                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12797                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12797                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12797                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12797                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071587                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071587                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075654                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075654                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075654                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075654                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8363                       # number of writebacks
system.cpu6.dcache.writebacks::total             8363                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4452                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871711                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317268                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.264151                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.654298                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.217413                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399715                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.600034                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910967                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910967                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448804                       # number of overall hits
system.cpu6.icache.overall_hits::total         448804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4453                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4453                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4453                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4453                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4453                       # number of overall misses
system.cpu6.icache.overall_misses::total         4453                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4452                       # number of writebacks
system.cpu6.icache.writebacks::total             4452                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357345000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357509500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.268364                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.116875                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151489                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783431                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785680                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18991                       # number of replacements
system.l2.tags.tagsinuse                  4007.670215                       # Cycle average of tags in use
system.l2.tags.total_refs                       20897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.100363                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1767.871157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.120843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.061485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        22.320411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.162679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   382.682983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   340.427958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   118.219335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.658102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   441.078801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   758.917556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.083112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430796                       # Number of tag accesses
system.l2.tags.data_accesses                   430796                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12384                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12384                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5132                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5132                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   838                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3993                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2714                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4507                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          532                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          819                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3243                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9338                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          532                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1282                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          724                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          819                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3243                       # number of overall hits
system.l2.overall_hits::total                    9338                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8410                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4150                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5492                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9332                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18052                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1911                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3266                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9332                       # number of overall misses
system.l2.overall_misses::total                 18052                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12384                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12384                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4548                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2123                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12575                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27390                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4548                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2123                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12575                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27390                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.170000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.877282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.889803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909386                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509640                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.596273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.503630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.540545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549255                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.718118                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.614225                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.742107                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659073                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.718118                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.614225                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.742107                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659073                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9287                       # number of writebacks
system.l2.writebacks::total                      9287                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9642                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9287                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7112                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              131                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              24                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8641                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8407                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9642                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1749648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34897                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34897    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34897                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526789999                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524443701.495016                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346297.504984                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526790084                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524443786.450959                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346297.549041                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526790169                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524443871.406902                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346297.593098                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526790254                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524443956.362846                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346297.637154                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33988                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8144                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28374                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62362                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12734                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302150                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166658                       # Number of instructions committed
system.switch_cpus4.committedOps               166658                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160904                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17260                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160904                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221966                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113634                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62626                       # number of memory refs
system.switch_cpus4.num_load_insts              34192                       # Number of load instructions
system.switch_cpus4.num_store_insts             28434                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231331.127047                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70818.872953                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234383                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765617                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22732                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96700     57.98%     59.67% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35145     21.07%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28714     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166770                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526790623                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137673                       # Number of instructions committed
system.switch_cpus5.committedOps               137673                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132365                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132365                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175481                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100538                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648162492.301349                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878628130.698652                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194095                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805905                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20539                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88614     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138058                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527200114                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643930618.131939                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883269495.868061                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636877                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363123                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526790509                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524444211.230676                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346297.769324                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2693                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1551                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18790                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5294                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             211                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10647                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       264000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       504848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       213784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2930576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18991                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75286                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.536169                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.442691                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61570     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4819      6.40%     88.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2740      3.64%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1706      2.27%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1384      1.84%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    704      0.94%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    697      0.93%     97.79% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1617      2.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     49      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75286                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.972683                       # Number of seconds simulated
sim_ticks                                972682828500                       # Number of ticks simulated
final_tick                               3236639432000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1517070                       # Simulator instruction rate (inst/s)
host_op_rate                                  1517070                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              706846889                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767560                       # Number of bytes of host memory used
host_seconds                                  1376.09                       # Real time elapsed on the host
sim_insts                                  2087620090                       # Number of instructions simulated
sim_ops                                    2087620090                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       418816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       410880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        89088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       336256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     17122560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    857513216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        54080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       119808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst        21952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       110336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        27136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data       282560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst        32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data        97472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst        77440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data       131584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          876845952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       418816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        89088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     17122560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        54080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst        21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        27136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst        77440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17843840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    184006144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       184006144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         6544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         6420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         5254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       267540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data     13398644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst          343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         1724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         4415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst          512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         1523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         1210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data         2056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13700718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2875096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2875096                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       430578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       422419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        91590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       345700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     17603436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    881595923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst        55599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       123173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst        22569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data       113435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst        27898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       290496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst        33688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data       100209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst        79615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       135279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             901471606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       430578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        91590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     17603436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst        55599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst        22569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst        27898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst        33688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst        79615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18344973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       189173838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189173838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       189173838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       430578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       422419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        91590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       345700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     17603436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    881595923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst        55599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       123173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst        22569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data       113435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst        27898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       290496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst        33688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data       100209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst        79615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       135279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1090645445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1001                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     22251                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    5116     25.65%     25.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    297      1.49%     27.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    996      4.99%     32.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     32.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  13535     67.86%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               19945                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     5116     44.39%     44.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     297      2.58%     46.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     996      8.64%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    5116     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                11526                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            971705662000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               22275000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               48804000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              906138500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        972683044000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.377983                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.577889                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   18      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.01%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpipl                17339     83.85%     83.95% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1995      9.65%     93.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     93.61% # number of callpals executed
system.cpu0.kern.callpal::rti                    1312      6.34%     99.95% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 20678                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1333                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.015754                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.030303                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          65692500     56.42%     56.42% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            50750500     43.58%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      18                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12995                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          495.628329                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             657349                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12995                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            50.584763                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   495.628329                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.968024                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.968024                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1983348                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1983348                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       613833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         613833                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       335027                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        335027                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         8442                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8442                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7326                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7326                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       948860                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          948860                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       948860                       # number of overall hits
system.cpu0.dcache.overall_hits::total         948860                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        11623                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        11623                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         6339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6339                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          366                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          366                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1162                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17962                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17962                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17962                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17962                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       625456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       625456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       341366                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       341366                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         8808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         8808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         8488                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8488                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       966822                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       966822                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       966822                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       966822                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018583                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018583                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.018570                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.018570                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.041553                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.041553                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.136899                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.136899                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018578                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018578                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018578                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018578                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         5268                       # number of writebacks
system.cpu0.dcache.writebacks::total             5268                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            12304                       # number of replacements
system.cpu0.icache.tags.tagsinuse          512.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1519215                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            12304                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           123.473261                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000079                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999921                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5827522                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5827522                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      2895302                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2895302                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      2895302                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2895302                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      2895302                       # number of overall hits
system.cpu0.icache.overall_hits::total        2895302                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        12306                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        12306                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        12306                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         12306                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        12306                       # number of overall misses
system.cpu0.icache.overall_misses::total        12306                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      2907608                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2907608                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      2907608                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2907608                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      2907608                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2907608                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004232                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004232                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004232                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004232                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004232                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004232                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        12304                       # number of writebacks
system.cpu0.icache.writebacks::total            12304                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1001                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     18243                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    4135     26.39%     26.39% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    996      6.36%     32.74% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.01%     32.76% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  10537     67.24%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               15670                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     4135     44.63%     44.63% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     996     10.75%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.02%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    4133     44.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 9266                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            972001722000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              527390000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        972578237000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.392237                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.591321                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   60      0.36%      0.36% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.02%      0.38% # number of callpals executed
system.cpu1.kern.callpal::swpipl                13608     81.29%     81.67% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1995     11.92%     93.58% # number of callpals executed
system.cpu1.kern.callpal::rti                    1064      6.36%     99.94% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.05%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 16741                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 66                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1002                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 69                      
system.cpu1.kern.mode_good::user                   66                      
system.cpu1.kern.mode_good::idle                    3                      
system.cpu1.kern.mode_switch_good::kernel     0.565574                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.002994                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.115966                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          75187500      0.01%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8145000      0.00%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        780998099000     99.99%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      60                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            10493                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          454.212355                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             341826                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            10493                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            32.576575                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     4.330250                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   449.882105                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.008458                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.878676                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.887134                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1265840                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1265840                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       395103                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         395103                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       209167                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        209167                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         3262                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3262                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         3272                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3272                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       604270                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          604270                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       604270                       # number of overall hits
system.cpu1.dcache.overall_hits::total         604270                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12708                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12708                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1773                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1773                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          261                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          261                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          244                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          244                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14481                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14481                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14481                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14481                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       407811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       407811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       210940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       210940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         3523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         3516                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3516                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       618751                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       618751                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       618751                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       618751                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.031161                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.031161                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.008405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008405                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.074085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.074085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.069397                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.069397                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.023404                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023404                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.023404                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023404                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2501                       # number of writebacks
system.cpu1.dcache.writebacks::total             2501                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             9093                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             896494                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9093                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            98.591664                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    33.208552                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   478.791448                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.064860                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.935140                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3878111                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3878111                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1925416                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1925416                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1925416                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1925416                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1925416                       # number of overall hits
system.cpu1.icache.overall_hits::total        1925416                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         9093                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         9093                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         9093                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          9093                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         9093                       # number of overall misses
system.cpu1.icache.overall_misses::total         9093                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1934509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1934509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1934509                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1934509                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1934509                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1934509                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004700                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004700                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004700                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004700                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004700                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004700                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         9093                       # number of writebacks
system.cpu1.icache.writebacks::total             9093                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     172                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  11780174                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   18054     39.56%     39.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     55      0.12%     39.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    996      2.18%     41.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  26527     58.13%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               45632                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    18053     48.59%     48.59% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      55      0.15%     48.73% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     996      2.68%     51.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   18053     48.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                37157                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            970633436500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                3932500      0.00%     99.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               48804000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2202653000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        972888826000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999945                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.680552                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.814275                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       427     62.61%     62.61% # number of syscalls executed
system.cpu2.kern.syscall::4                        12      1.76%     64.37% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.15%     64.52% # number of syscalls executed
system.cpu2.kern.syscall::17                      235     34.46%     98.97% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.15%     99.12% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.15%     99.27% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      0.29%     99.56% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.15%     99.71% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.15%     99.85% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   682                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  174      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpipl                37550      2.94%      2.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                   2260      0.18%      3.13% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      3.13% # number of callpals executed
system.cpu2.kern.callpal::rti                    7031      0.55%      3.68% # number of callpals executed
system.cpu2.kern.callpal::callsys                 691      0.05%      3.74% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%      3.74% # number of callpals executed
system.cpu2.kern.callpal::rdunique            1229298     96.26%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1277016                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             7204                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               6991                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               6990                      
system.cpu2.kern.mode_good::user                 6991                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.970294                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.984924                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       13077756000      1.34%      1.34% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        960593452500     98.66%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     174                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         25542033                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.903300                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          485290860                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         25542033                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.999696                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.025211                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.878089                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000049                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999762                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999811                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1047253798                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1047253798                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    324765325                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      324765325                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    147929318                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     147929318                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      6251479                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      6251479                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      6360664                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      6360664                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    472694643                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       472694643                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    472694643                       # number of overall hits
system.cpu2.dcache.overall_hits::total      472694643                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     23577978                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23577978                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1859221                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1859221                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       109580                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       109580                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          330                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          330                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     25437199                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      25437199                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     25437199                       # number of overall misses
system.cpu2.dcache.overall_misses::total     25437199                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    348343303                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    348343303                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    149788539                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    149788539                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      6361059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      6361059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      6360994                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      6360994                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    498131842                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    498131842                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    498131842                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    498131842                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.067686                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.067686                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.012412                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.012412                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.017227                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017227                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000052                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000052                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.051065                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.051065                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.051065                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.051065                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      5204757                       # number of writebacks
system.cpu2.dcache.writebacks::total          5204757                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          9303795                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1929164256                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          9303795                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           207.352404                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.074994                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.925006                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000146                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999854                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          351                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       3898682459                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      3898682459                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1935385537                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1935385537                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1935385537                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1935385537                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1935385537                       # number of overall hits
system.cpu2.icache.overall_hits::total     1935385537                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      9303795                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      9303795                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      9303795                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       9303795                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      9303795                       # number of overall misses
system.cpu2.icache.overall_misses::total      9303795                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1944689332                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1944689332                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1944689332                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1944689332                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1944689332                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1944689332                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.004784                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004784                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.004784                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004784                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.004784                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004784                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      9303795                       # number of writebacks
system.cpu2.icache.writebacks::total          9303795                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1001                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     17461                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    4031     26.08%     26.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    996      6.44%     32.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.01%     32.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  10427     67.46%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               15456                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     4031     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     996     11.00%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.02%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    4029     44.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 9058                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            972005897000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              523120500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        972578152000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.386401                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.586051                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    7      0.04%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpipl                13460     81.77%     81.82% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1995     12.12%     93.94% # number of callpals executed
system.cpu3.kern.callpal::rti                     998      6.06%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 16460                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             1005                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       7                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             8681                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          445.466202                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             336168                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             8681                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            38.724571                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    76.515737                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   368.950465                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.149445                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.720606                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.870051                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1190771                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1190771                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       373153                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         373153                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       197385                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        197385                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2872                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2872                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2857                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2857                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       570538                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          570538                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       570538                       # number of overall hits
system.cpu3.dcache.overall_hits::total         570538                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11265                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11265                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1251                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1251                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          232                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          232                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          243                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12516                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12516                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12516                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12516                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       384418                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       384418                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       198636                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       198636                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         3104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       583054                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       583054                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       583054                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       583054                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.029304                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.029304                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.006298                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006298                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.074742                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.074742                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.078387                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.078387                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.021466                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021466                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.021466                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021466                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1265                       # number of writebacks
system.cpu3.dcache.writebacks::total             1265                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             8495                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             823835                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             8495                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            96.978811                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    34.127533                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   477.872467                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.066655                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.933345                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          3612867                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         3612867                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1793691                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1793691                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1793691                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1793691                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1793691                       # number of overall hits
system.cpu3.icache.overall_hits::total        1793691                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         8495                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         8495                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         8495                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          8495                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         8495                       # number of overall misses
system.cpu3.icache.overall_misses::total         8495                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1802186                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1802186                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1802186                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1802186                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1802186                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1802186                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.004714                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004714                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.004714                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004714                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.004714                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004714                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         8495                       # number of writebacks
system.cpu3.icache.writebacks::total             8495                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     997                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     17562                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    4088     26.26%     26.26% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    996      6.40%     32.66% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.01%     32.67% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  10481     67.33%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               15566                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     4088     44.57%     44.57% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     996     10.86%     55.43% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.01%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    4087     44.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 9172                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            972008605500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              520535500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        972578109500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.389944                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.589233                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpctx                    4      0.02%      0.02% # number of callpals executed
system.cpu4.kern.callpal::swpipl                13572     81.93%     81.96% # number of callpals executed
system.cpu4.kern.callpal::rdps                   1992     12.03%     93.98% # number of callpals executed
system.cpu4.kern.callpal::rti                     997      6.02%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 16565                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             1001                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       4                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             8029                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          434.963781                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             283765                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             8029                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            35.342508                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   434.963781                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.849539                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.849539                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1183062                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1183062                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       372432                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         372432                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       195468                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        195468                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         2849                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2849                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         2815                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         2815                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       567900                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          567900                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       567900                       # number of overall hits
system.cpu4.dcache.overall_hits::total         567900                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        10685                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        10685                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         1053                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1053                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          227                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          254                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          254                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        11738                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         11738                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        11738                       # number of overall misses
system.cpu4.dcache.overall_misses::total        11738                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       383117                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       383117                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       196521                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       196521                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         3076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         3076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         3069                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         3069                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       579638                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       579638                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       579638                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       579638                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.027890                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.027890                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.005358                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005358                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.073797                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.073797                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.082763                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.082763                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.020251                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.020251                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.020251                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.020251                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1164                       # number of writebacks
system.cpu4.dcache.writebacks::total             1164                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             7384                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             789578                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             7384                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           106.930932                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.002724                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.997276                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000005                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999995                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          3593676                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         3593676                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1785762                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1785762                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1785762                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1785762                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1785762                       # number of overall hits
system.cpu4.icache.overall_hits::total        1785762                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         7384                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         7384                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         7384                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          7384                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         7384                       # number of overall misses
system.cpu4.icache.overall_misses::total         7384                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1793146                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1793146                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1793146                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1793146                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1793146                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1793146                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.004118                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004118                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.004118                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004118                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.004118                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004118                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         7384                       # number of writebacks
system.cpu4.icache.writebacks::total             7384                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     997                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     17410                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    4015     26.05%     26.05% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    996      6.46%     32.51% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.01%     32.52% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  10402     67.48%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               15414                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     4015     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     996     11.03%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.01%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    4014     44.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 9026                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            972009785500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              519313000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        972578067000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.385887                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.585572                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpctx                    4      0.02%      0.02% # number of callpals executed
system.cpu5.kern.callpal::swpipl                13420     81.76%     81.79% # number of callpals executed
system.cpu5.kern.callpal::rdps                   1992     12.14%     93.93% # number of callpals executed
system.cpu5.kern.callpal::rti                     997      6.07%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 16413                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             1001                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       4                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements            11202                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          457.777863                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             282778                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            11202                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            25.243528                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     5.002780                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   452.775083                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.009771                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.884326                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.894097                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          1178889                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         1178889                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       367616                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         367616                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       194333                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        194333                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2047                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2047                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         2828                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2828                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       561949                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          561949                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       561949                       # number of overall hits
system.cpu5.dcache.overall_hits::total         561949                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        13053                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        13053                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         1012                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1012                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         1015                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1015                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          227                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          227                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        14065                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         14065                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        14065                       # number of overall misses
system.cpu5.dcache.overall_misses::total        14065                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       380669                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       380669                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       195345                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       195345                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         3062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         3062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         3055                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         3055                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       576014                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       576014                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       576014                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       576014                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.034290                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.034290                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005181                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005181                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.331483                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.331483                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.074304                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.074304                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.024418                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024418                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.024418                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.024418                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2066                       # number of writebacks
system.cpu5.dcache.writebacks::total             2066                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             7286                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             743969                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             7286                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           102.109388                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    86.264600                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   425.735400                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.168486                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.831514                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          3570096                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         3570096                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1774119                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1774119                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1774119                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1774119                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1774119                       # number of overall hits
system.cpu5.icache.overall_hits::total        1774119                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         7286                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         7286                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         7286                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          7286                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         7286                       # number of overall misses
system.cpu5.icache.overall_misses::total         7286                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1781405                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1781405                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1781405                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1781405                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1781405                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1781405                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.004090                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004090                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.004090                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004090                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.004090                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004090                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         7286                       # number of writebacks
system.cpu5.icache.writebacks::total             7286                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     997                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     17390                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    4054     26.33%     26.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    996      6.47%     32.80% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.01%     32.81% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  10343     67.19%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               15394                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     4054     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     996     10.94%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.01%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    4053     44.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 9104                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            972010406500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              518649500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        972578024500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.391859                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.591399                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpctx                    4      0.02%      0.02% # number of callpals executed
system.cpu6.kern.callpal::swpipl                13400     81.74%     81.77% # number of callpals executed
system.cpu6.kern.callpal::rdps                   1992     12.15%     93.92% # number of callpals executed
system.cpu6.kern.callpal::rti                     997      6.08%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 16393                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             1001                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       4                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements             6652                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          464.035093                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             281054                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             6652                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            42.251052                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   464.035093                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.906319                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.906319                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          1115787                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         1115787                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       350744                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         350744                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       186322                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        186322                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2902                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2902                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         2824                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         2824                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       537066                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          537066                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       537066                       # number of overall hits
system.cpu6.dcache.overall_hits::total         537066                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         8961                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         8961                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          924                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          924                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          173                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          240                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          240                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9885                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9885                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9885                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9885                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       359705                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       359705                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       187246                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       187246                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         3075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         3075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         3064                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         3064                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       546951                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       546951                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       546951                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       546951                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.024912                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.024912                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004935                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004935                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.056260                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.056260                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.078329                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.078329                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.018073                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018073                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.018073                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.018073                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          884                       # number of writebacks
system.cpu6.dcache.writebacks::total              884                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             6467                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             722256                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             6467                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           111.683315                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          3343379                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         3343379                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1661989                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1661989                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1661989                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1661989                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1661989                       # number of overall hits
system.cpu6.icache.overall_hits::total        1661989                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         6467                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         6467                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         6467                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          6467                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         6467                       # number of overall misses
system.cpu6.icache.overall_misses::total         6467                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1668456                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1668456                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1668456                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1668456                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1668456                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1668456                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003876                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003876                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003876                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003876                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003876                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003876                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         6467                       # number of writebacks
system.cpu6.icache.writebacks::total             6467                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     997                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     17414                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    4012     26.02%     26.02% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    996      6.46%     32.48% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.01%     32.49% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  10408     67.51%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               15418                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     4012     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     996     11.04%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.02%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    4012     44.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 9022                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            972008678000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              520215500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        972577892500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.385473                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.585160                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpctx                    4      0.02%      0.02% # number of callpals executed
system.cpu7.kern.callpal::swpipl                13424     81.77%     81.79% # number of callpals executed
system.cpu7.kern.callpal::rdps                   1992     12.13%     93.93% # number of callpals executed
system.cpu7.kern.callpal::rti                     997      6.07%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 16417                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             1001                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       4                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements             8402                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          459.173179                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             342562                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             8402                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            40.771483                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     4.978679                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   454.194500                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.009724                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.887099                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.896823                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1181547                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1181547                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       371470                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         371470                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       195163                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        195163                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         2842                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         2842                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         2804                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2804                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       566633                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          566633                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       566633                       # number of overall hits
system.cpu7.dcache.overall_hits::total         566633                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        11067                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        11067                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         1039                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1039                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          218                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          242                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          242                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        12106                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         12106                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12106                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12106                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       382537                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       382537                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       196202                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       196202                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         3060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         3060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         3046                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         3046                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       578739                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       578739                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       578739                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       578739                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.028931                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028931                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005296                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005296                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.071242                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.071242                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.079448                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.079448                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.020918                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.020918                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.020918                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.020918                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1136                       # number of writebacks
system.cpu7.dcache.writebacks::total             1136                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             7439                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             776543                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             7439                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           104.388090                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    93.137305                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   413.862695                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.181909                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.808326                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          3586845                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         3586845                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1782264                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1782264                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1782264                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1782264                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1782264                       # number of overall hits
system.cpu7.icache.overall_hits::total        1782264                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         7439                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         7439                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         7439                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          7439                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         7439                       # number of overall misses
system.cpu7.icache.overall_misses::total         7439                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1789703                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1789703                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1789703                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1789703                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1789703                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1789703                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.004157                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004157                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.004157                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004157                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.004157                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004157                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks         7439                       # number of writebacks
system.cpu7.icache.writebacks::total             7439                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4804608                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        590                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2504                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2504                       # Transaction distribution
system.iobus.trans_dist::WriteReq               85200                       # Transaction distribution
system.iobus.trans_dist::WriteResp              85200                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        16896                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2374                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        24942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  175408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        67584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         3266                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        74047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4879943                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                75233                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                75233                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               677097                       # Number of tag accesses
system.iocache.tags.data_accesses              677097                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          161                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              161                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        75072                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        75072                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          161                       # number of demand (read+write) misses
system.iocache.demand_misses::total               161                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          161                       # number of overall misses
system.iocache.overall_misses::total              161                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          161                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            161                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        75072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        75072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          161                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             161                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          161                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            161                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           75072                       # number of writebacks
system.iocache.writebacks::total                75072                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  13890516                       # number of replacements
system.l2.tags.tagsinuse                  4065.473437                       # Cycle average of tags in use
system.l2.tags.total_refs                    51107822                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13890516                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.679332                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      432.252921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.016633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.000099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.016861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.000846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     1.277334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     0.507208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.371447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     0.750531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    98.982344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3529.242550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     0.205035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     0.178108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     0.051579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     0.146328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.066707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     0.722087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     0.093990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     0.119048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     0.243918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     0.227863                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.105530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.024166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.861631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992547                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          607                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1864                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994385                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 571796364                       # Number of tag accesses
system.l2.tags.data_accesses                571796364                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      5219041                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5219041                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      9121762                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          9121762                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          395                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       828164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                829066                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         5762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         7701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      9036255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         7650                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         7041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst         6862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         5955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst         6229                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            9083455                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         5124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         5349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data     11312636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         5391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         5435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data         5720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         4712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data         6004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11350371                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         5762                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5519                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         7701                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5431                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      9036255                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data     12140800                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         7650                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5416                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         7041                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         5647                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst         6862                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5736                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         5955                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4871                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst         6229                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         6017                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21262892                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         5762                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5519                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         7701                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5431                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      9036255                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data     12140800                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         7650                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5416                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         7041                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         5647                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst         6862                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5736                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         5955                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4871                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst         6229                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         6017                       # number of overall hits
system.l2.overall_hits::total                21262892                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         3132                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          461                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          426                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          452                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data          463                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          448                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data          450                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data          455                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6287                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          224                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          236                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          224                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          232                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          204                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          226                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          226                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2685                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         2495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1002                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1030230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data          166                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          341                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data          160                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data          355                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1035252                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         6544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       267540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          845                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst          343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst         1210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           278810                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3926                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         4451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data     12368453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         1566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1558                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data         4270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         1363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data         1899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12387486                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         6544                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6421                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1392                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5453                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       267540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data     13398683                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          845                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2069                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst          343                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1724                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          424                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         4611                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst          512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         1210                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2254                       # number of demand (read+write) misses
system.l2.demand_misses::total               13701548                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         6544                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6421                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1392                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5453                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       267540                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data     13398683                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          845                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2069                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst          343                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1724                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          424                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         4611                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst          512                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1523                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         1210                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2254                       # number of overall misses
system.l2.overall_misses::total              13701548                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      5219041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5219041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      9121762                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      9121762                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3137                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          466                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          434                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          452                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          463                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data          450                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data          450                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data          455                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6307                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          226                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          242                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          224                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          232                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          205                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          226                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          226                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2695                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1858394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1864318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        12306                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         9093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      9303795                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         8495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         7384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         7286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         6467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst         7439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        9362265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         9050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data     23681089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         6957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         6993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         9990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         6075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data         7903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23737857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        12306                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        11940                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         9093                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        10884                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      9303795                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data     25539483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         8495                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         7485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         7384                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         7371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         7286                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        10347                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         6467                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         6394                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst         7439                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         8271                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34964440                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        12306                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        11940                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         9093                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        10884                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      9303795                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data     25539483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         8495                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         7485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         7384                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         7371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         7286                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        10347                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         6467                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         6394                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst         7439                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         8271                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34964440                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.998406                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.989270                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.981567                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.995556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.996829                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.999102                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.991150                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.975207                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.995122                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.996289                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.863322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.924354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.554366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.952652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.439153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.955182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.501567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.964674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.555298                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.531773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.153085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.028756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.099470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.046452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.058194                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.079171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.162656                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.029780                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.433812                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.454184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.522292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.225097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.222794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.427427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.224362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.240288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.521845                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.531773                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.537772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.153085                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.501011                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.028756                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.524626                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.099470                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.276420                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.046452                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.233890                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.058194                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.445636                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.079171                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.238192                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.162656                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.272518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.391871                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.531773                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.537772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.153085                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.501011                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.028756                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.524626                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.099470                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.276420                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.046452                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.233890                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.058194                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.445636                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.079171                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.238192                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.162656                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.272518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.391871                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2800024                       # number of writebacks
system.l2.writebacks::total                   2800024                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2343                       # Transaction distribution
system.membus.trans_dist::ReadResp           12668800                       # Transaction distribution
system.membus.trans_dist::WriteReq              10128                       # Transaction distribution
system.membus.trans_dist::WriteResp             10128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2875096                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10672515                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7598                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2932                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            9788                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1035928                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1034436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12666457                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         75072                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        75072                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       225538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       225538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        24942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40895813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     40920755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41146293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4814912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4814912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        74047                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1056048384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1056122431                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1060937343                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          27348244                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                27348244    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            27348244                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              635299                       # DTB read hits
system.switch_cpus0.dtb.read_misses               130                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           21797                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             352317                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          12576                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              987616                       # DTB hits
system.switch_cpus0.dtb.data_misses               148                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           34373                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             374632                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         374753                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1945366658                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            2907450                       # Number of instructions committed
system.switch_cpus0.committedOps              2907450                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      2797640                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           628                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             143369                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       218282                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             2797640                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  628                       # number of float instructions
system.switch_cpus0.num_int_register_reads      3796261                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      2183909                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          328                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          291                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               989570                       # number of memory refs
system.switch_cpus0.num_load_insts             636173                       # Number of load instructions
system.switch_cpus0.num_store_insts            353397                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1942459928.502328                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2906729.497672                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001494                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998506                       # Percentage of idle cycles
system.switch_cpus0.Branches                   410558                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        15764      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1776600     61.10%     61.64% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            9572      0.33%     61.97% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             53      0.00%     61.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.98% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          656002     22.56%     84.54% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         355676     12.23%     96.77% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         93938      3.23%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           2907608                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              410786                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1837                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             215357                       # DTB write hits
system.switch_cpus1.dtb.write_misses               34                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            874                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              626143                       # DTB hits
system.switch_cpus1.dtb.data_misses               360                       # DTB misses
system.switch_cpus1.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2711                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             231024                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         231148                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1945157475                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1934129                       # Number of instructions committed
system.switch_cpus1.committedOps              1934129                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      1859505                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           507                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              75418                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       153067                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             1859505                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  507                       # number of float instructions
system.switch_cpus1.num_int_register_reads      2554347                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1472722                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          252                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          257                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               628253                       # number of memory refs
system.switch_cpus1.num_load_insts             411676                       # Number of load instructions
system.switch_cpus1.num_store_insts            216577                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1943224049.926332                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1933425.073667                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000994                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999006                       # Percentage of idle cycles
system.switch_cpus1.Branches                   264529                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        12358      0.64%      0.64% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1202118     62.14%     62.78% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            7204      0.37%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             40      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          419003     21.66%     84.81% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         216603     11.20%     96.01% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         77180      3.99%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1934509                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           351946982                       # DTB read hits
system.switch_cpus2.dtb.read_misses          10255531                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       359422700                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          156156980                       # DTB write hits
system.switch_cpus2.dtb.write_misses           246016                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      149566474                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           508103962                       # DTB hits
system.switch_cpus2.dtb.data_misses          10501547                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       508989174                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1921862964                       # ITB hits
system.switch_cpus2.itb.fetch_misses              560                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1921863524                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1945777883                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1934187785                       # Number of instructions committed
system.switch_cpus2.committedOps           1934187785                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   1709413083                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       1668351                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           87753121                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    255143963                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          1709413083                       # number of integer instructions
system.switch_cpus2.num_fp_insts              1668351                       # number of float instructions
system.switch_cpus2.num_int_register_reads   2229214247                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1250292581                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      1003417                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      1003491                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            521364972                       # number of memory refs
system.switch_cpus2.num_load_insts          364960449                       # Number of load instructions
system.switch_cpus2.num_store_insts         156404523                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      676072.202397                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1945101810.797603                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999653                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000347                       # Percentage of idle cycles
system.switch_cpus2.Branches                400397275                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    157010078      8.07%      8.07% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1149519157     59.11%     67.18% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          496361      0.03%     67.21% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         662179      0.03%     67.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         300167      0.02%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         100055      0.01%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       373689670     19.22%     86.48% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      156411123      8.04%     94.52% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess     106500541      5.48%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1944689332                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              387489                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             202727                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              590216                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             208301                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         208301                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1945157305                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            1802183                       # Number of instructions committed
system.switch_cpus3.committedOps              1802183                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses      1732532                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           409                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              73046                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts       136649                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts             1732532                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  409                       # number of float instructions
system.switch_cpus3.num_int_register_reads      2387036                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      1375804                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               591275                       # number of memory refs
system.switch_cpus3.num_load_insts             387529                       # Number of load instructions
system.switch_cpus3.num_store_insts            203746                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1943356312.910006                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1800992.089994                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000926                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999074                       # Percentage of idle cycles
system.switch_cpus3.Branches                   244716                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9801      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          1116806     61.97%     62.51% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            7024      0.39%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             19      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          393876     21.86%     84.76% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         203754     11.31%     96.07% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         70906      3.93%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1802186                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits              386173                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits             200578                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              586751                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             209039                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         209039                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              1945157216                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts            1793146                       # Number of instructions committed
system.switch_cpus4.committedOps              1793146                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses      1723665                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           268                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              72578                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts       135531                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts             1723665                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  268                       # number of float instructions
system.switch_cpus4.num_int_register_reads      2374518                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes      1370575                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               587780                       # number of memory refs
system.switch_cpus4.num_load_insts             386193                       # Number of load instructions
system.switch_cpus4.num_store_insts            201587                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1943365259.024225                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      1791956.975775                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.000921                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.999079                       # Percentage of idle cycles
system.switch_cpus4.Branches                   243135                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         9595      0.54%      0.54% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu          1111198     61.97%     62.50% # Class of executed instruction
system.switch_cpus4.op_class::IntMult            6995      0.39%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              8      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus4.op_class::MemRead          392482     21.89%     84.78% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite         201591     11.24%     96.03% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         71277      3.97%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total           1793146                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits              383711                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits             199390                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits              583101                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits             207671                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses         207671                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              1945157131                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts            1781405                       # Number of instructions committed
system.switch_cpus5.committedOps              1781405                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses      1712318                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           268                       # Number of float alu accesses
system.switch_cpus5.num_func_calls              72154                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts       134634                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts             1712318                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  268                       # number of float instructions
system.switch_cpus5.num_int_register_reads      2358873                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes      1361415                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs               584130                       # number of memory refs
system.switch_cpus5.num_load_insts             383731                       # Number of load instructions
system.switch_cpus5.num_store_insts            200399                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1943376913.843999                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      1780217.156001                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000915                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999085                       # Percentage of idle cycles
system.switch_cpus5.Branches                   241592                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         9593      0.54%      0.54% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu          1103755     61.96%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::IntMult            6975      0.39%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              8      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::MemRead          390002     21.89%     84.78% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite         200403     11.25%     96.03% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess         70669      3.97%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total           1781405                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits              362760                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits             191304                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              554064                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             207491                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         207491                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              1945157046                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts            1668456                       # Number of instructions committed
system.switch_cpus6.committedOps              1668456                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses      1600898                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses           268                       # Number of float alu accesses
system.switch_cpus6.num_func_calls              68484                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts       122209                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts             1600898                       # number of integer instructions
system.switch_cpus6.num_fp_insts                  268                       # number of float instructions
system.switch_cpus6.num_int_register_reads      2198982                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes      1272306                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               555093                       # number of memory refs
system.switch_cpus6.num_load_insts             362780                       # Number of load instructions
system.switch_cpus6.num_store_insts            192313                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1943489765.809722                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      1667280.190278                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000857                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999143                       # Percentage of idle cycles
system.switch_cpus6.Branches                   224169                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9447      0.57%      0.57% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu          1020592     61.17%     61.74% # Class of executed instruction
system.switch_cpus6.op_class::IntMult            6487      0.39%     62.12% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     62.12% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              8      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus6.op_class::MemRead          369016     22.12%     84.24% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite         192317     11.53%     95.77% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess         70589      4.23%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total           1668456                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits              385577                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits             200244                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits              585821                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits             207707                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses         207707                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              1945156782                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts            1789703                       # Number of instructions committed
system.switch_cpus7.committedOps              1789703                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses      1720454                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses           268                       # Number of float alu accesses
system.switch_cpus7.num_func_calls              72400                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts       135471                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts             1720454                       # number of integer instructions
system.switch_cpus7.num_fp_insts                  268                       # number of float instructions
system.switch_cpus7.num_int_register_reads      2369991                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes      1367735                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs               586850                       # number of memory refs
system.switch_cpus7.num_load_insts             385597                       # Number of load instructions
system.switch_cpus7.num_store_insts            201253                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1943368268.054367                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      1788513.945633                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000919                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999081                       # Percentage of idle cycles
system.switch_cpus7.Branches                   242767                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass         9655      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu          1109199     61.98%     62.52% # Class of executed instruction
system.switch_cpus7.op_class::IntMult            7027      0.39%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              8      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus7.op_class::MemRead          391871     21.90%     84.81% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite         201258     11.25%     96.05% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess         70685      3.95%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total           1789703                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     69977981                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     34573944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       878343                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         461246                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       238450                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       222796                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               2343                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          33134020                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10128                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10128                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5219041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9121762                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20190328                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6802                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2942                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9744                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1865810                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1865810                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       9362265                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23769412                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        28435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        54254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        19421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        35836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     27721407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     76487098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        29939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        14890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        27929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        14786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        36425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        13118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        23855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        16519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        28907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             104570535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1032256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1319430                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       660992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1080708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side   1178727168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1968059985                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       590144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       873284                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       480384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       818216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       480000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      1076328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       425664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       679400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       581120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       839528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3157724607                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14041103                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         84031434                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068291                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.616456                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               82644256     98.35%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 325903      0.39%     98.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 178092      0.21%     98.95% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 149350      0.18%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 105461      0.13%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  85435      0.10%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  66105      0.08%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 451826      0.54%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  25006      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           84031434                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.047866                       # Number of seconds simulated
sim_ticks                                 47865847500                       # Number of ticks simulated
final_tick                               3284505279500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                9192961                       # Simulator instruction rate (inst/s)
host_op_rate                                  9192960                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              178737858                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768584                       # Number of bytes of host memory used
host_seconds                                   267.80                       # Real time elapsed on the host
sim_insts                                  2461866832                       # Number of instructions simulated
sim_ops                                    2461866832                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        16000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         9088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         9216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        89600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       242176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       288192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     45846272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       387392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data     91117568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       285824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data     91048448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       184640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data     45483392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst       287616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data     91038016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          366339968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        16000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         9088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        89600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       288192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       387392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       285824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       184640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst       287616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1548352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17675264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17675264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         3784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         4503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       716348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         6053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data      1423712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         4466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data      1422632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         2885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data       710678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         4494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data      1422469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5724062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        276176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             276176                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       334268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       136381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       189864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       192538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1871898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      5059474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      6020827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    957807589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      8093286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data   1903602939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      5971356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data   1902158904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      3857448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data    950226401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      6008794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data   1901940961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7653472928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       334268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       189864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1871898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      6020827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      8093286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      5971356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      3857448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      6008794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32347740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       369266709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            369266709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       369266709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       334268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       136381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       189864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       192538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1871898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      5059474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      6020827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    957807589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      8093286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data   1903602939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      5971356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data   1902158904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      3857448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data    950226401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      6008794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data   1901940961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8022739637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      61                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1413                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     382     29.20%     29.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     53      4.05%     33.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     49      3.75%     37.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     14      1.07%     38.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    810     61.93%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1308                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      382     44.16%     44.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      53      6.13%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      49      5.66%     55.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      14      1.62%     57.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     367     42.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  865                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             47767136500     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3975000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2401000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2308500      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               63841500      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         47839662500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.453086                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.661315                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1074     82.81%     82.81% # number of callpals executed
system.cpu0.kern.callpal::rdps                    105      8.10%     90.90% # number of callpals executed
system.cpu0.kern.callpal::rti                     118      9.10%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1297                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              116                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              555                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          477.433274                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              16401                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              555                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            29.551351                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   477.433274                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.932487                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.932487                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           135587                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          135587                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        42615                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          42615                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        22387                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         22387                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          727                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          727                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          604                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          604                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        65002                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           65002                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        65002                       # number of overall hits
system.cpu0.dcache.overall_hits::total          65002                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          645                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          645                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          287                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          287                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           38                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           92                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           92                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          932                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           932                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          932                       # number of overall misses
system.cpu0.dcache.overall_misses::total          932                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        43260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        43260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        22674                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        22674                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          696                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          696                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        65934                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        65934                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        65934                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        65934                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014910                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014910                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.012658                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012658                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.049673                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.049673                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.132184                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.132184                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014135                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014135                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014135                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014135                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          171                       # number of writebacks
system.cpu0.dcache.writebacks::total              171                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              799                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             318654                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              799                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           398.816020                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           427669                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          427669                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       212636                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         212636                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       212636                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          212636                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       212636                       # number of overall hits
system.cpu0.icache.overall_hits::total         212636                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          799                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          799                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          799                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           799                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          799                       # number of overall misses
system.cpu0.icache.overall_misses::total          799                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       213435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       213435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       213435                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       213435                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       213435                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       213435                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003744                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003744                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003744                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003744                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003744                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003744                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          799                       # number of writebacks
system.cpu0.icache.writebacks::total              799                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      63                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       929                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     216     26.18%     26.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     49      5.94%     32.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     14      1.70%     33.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    546     66.18%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 825                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      216     44.91%     44.91% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      49     10.19%     55.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      14      2.91%     58.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     202     42.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  481                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             48118319000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2401000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2303000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               27334500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         48150357500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.369963                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.583030                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  699     80.72%     80.72% # number of callpals executed
system.cpu1.kern.callpal::rdps                    104     12.01%     92.73% # number of callpals executed
system.cpu1.kern.callpal::rti                      63      7.27%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   866                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 63                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              461                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          463.279683                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               3693                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              461                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.010846                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data            2                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   461.279683                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.003906                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.900937                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904843                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            71501                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           71501                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22361                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22361                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        11603                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         11603                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          204                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          204                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          130                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          130                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        33964                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           33964                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        33964                       # number of overall hits
system.cpu1.dcache.overall_hits::total          33964                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          731                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          731                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           29                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           93                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           93                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          919                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           919                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          919                       # number of overall misses
system.cpu1.dcache.overall_misses::total          919                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        11791                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        11791                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          223                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          223                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        34883                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        34883                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        34883                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        34883                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.031656                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.031656                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.015944                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015944                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.124464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.124464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.417040                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.417040                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.026345                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026345                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.026345                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026345                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu1.dcache.writebacks::total               75                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              598                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             208882                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              598                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           349.301003                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    22.068707                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   489.931293                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.043103                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.956897                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           232280                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          232280                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       115243                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         115243                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       115243                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          115243                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       115243                       # number of overall hits
system.cpu1.icache.overall_hits::total         115243                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          598                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          598                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          598                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           598                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          598                       # number of overall misses
system.cpu1.icache.overall_misses::total          598                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       115841                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       115841                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       115841                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       115841                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       115841                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       115841                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005162                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005162                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005162                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005162                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005162                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005162                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          598                       # number of writebacks
system.cpu1.icache.writebacks::total              598                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      54                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1840                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     401     34.36%     34.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     49      4.20%     38.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      9      0.77%     39.33% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    708     60.67%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1167                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      401     47.01%     47.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      49      5.74%     52.75% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       9      1.06%     53.81% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     394     46.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  853                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             47818627000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2401000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1502500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               43224500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         47865755000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.556497                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.730934                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::71                        9     39.13%     39.13% # number of syscalls executed
system.cpu2.kern.syscall::73                        5     21.74%     60.87% # number of syscalls executed
system.cpu2.kern.syscall::74                        9     39.13%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    23                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   64      4.48%      4.48% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   22      1.54%      6.03% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1011     70.85%     76.87% # number of callpals executed
system.cpu2.kern.callpal::rdps                    108      7.57%     84.44% # number of callpals executed
system.cpu2.kern.callpal::rti                      99      6.94%     91.38% # number of callpals executed
system.cpu2.kern.callpal::callsys                  33      2.31%     93.69% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 90      6.31%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  1427                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              121                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 42                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 42                      
system.cpu2.kern.mode_good::user                   42                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.347107                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.515337                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       47855372000     99.98%     99.98% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            10383000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             6104                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          468.696167                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              97510                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             6104                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.974771                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   468.696167                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.915422                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.915422                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          216                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           197852                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          197852                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        45484                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          45484                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        41588                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         41588                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          587                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          587                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          646                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          646                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        87072                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           87072                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        87072                       # number of overall hits
system.cpu2.dcache.overall_hits::total          87072                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         3517                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         3517                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3231                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3231                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          272                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          272                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          200                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          200                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6748                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6748                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6748                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6748                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        49001                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        49001                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        44819                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        44819                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        93820                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        93820                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        93820                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        93820                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.071774                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.071774                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.072090                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.072090                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.316647                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.316647                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.236407                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.236407                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.071925                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.071925                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.071925                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.071925                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3821                       # number of writebacks
system.cpu2.dcache.writebacks::total             3821                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4767                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6452728                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4767                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1353.624502                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           591953                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          591953                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       288826                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         288826                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       288826                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          288826                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       288826                       # number of overall hits
system.cpu2.icache.overall_hits::total         288826                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         4767                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4767                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         4767                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4767                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         4767                       # number of overall misses
system.cpu2.icache.overall_misses::total         4767                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       293593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       293593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       293593                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       293593                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       293593                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       293593                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.016237                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016237                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.016237                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016237                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.016237                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016237                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         4767                       # number of writebacks
system.cpu2.icache.writebacks::total             4767                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      89                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    684899                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     586     36.06%     36.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     49      3.02%     39.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     72      4.43%     43.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    918     56.49%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1625                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      586     47.60%     47.60% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      49      3.98%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      72      5.85%     57.43% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     524     42.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1231                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             47963017000     99.59%     99.59% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2401000      0.00%     99.60% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                8614500      0.02%     99.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              184276000      0.38%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         48158308500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.570806                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.757538                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   50      0.33%      0.33% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  128      0.84%      1.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1288      8.44%      9.60% # number of callpals executed
system.cpu3.kern.callpal::rdps                    126      0.83%     10.43% # number of callpals executed
system.cpu3.kern.callpal::rti                     216      1.42%     11.84% # number of callpals executed
system.cpu3.kern.callpal::callsys                  91      0.60%     12.44% # number of callpals executed
system.cpu3.kern.callpal::rdunique              13365     87.56%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 15264                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              344                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                125                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                125                      
system.cpu3.kern.mode_good::user                  125                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.363372                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.533049                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      997993154000     97.70%     97.70% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         23477634500      2.30%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     128                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           990476                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          502.073297                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6769815                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           990476                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.834911                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.006680                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   502.066618                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000013                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.980599                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.980612                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         16016540                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        16016540                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      4981481                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4981481                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1487652                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1487652                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        24086                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        24086                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        23913                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        23913                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      6469133                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6469133                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      6469133                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6469133                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       978924                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       978924                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        14505                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        14505                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          529                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          529                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          653                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          653                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       993429                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        993429                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       993429                       # number of overall misses
system.cpu3.dcache.overall_misses::total       993429                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      5960405                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5960405                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1502157                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1502157                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        24615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        24566                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        24566                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      7462562                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7462562                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      7462562                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7462562                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.164238                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164238                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.009656                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009656                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.021491                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.021491                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.026581                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.026581                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.133122                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.133122                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.133122                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.133122                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        56557                       # number of writebacks
system.cpu3.dcache.writebacks::total            56557                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            11813                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           40123841                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            11813                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3396.583510                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    13.122132                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   498.877868                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.025629                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.974371                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         94877851                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        94877851                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     47421206                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       47421206                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     47421206                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        47421206                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     47421206                       # number of overall hits
system.cpu3.icache.overall_hits::total       47421206                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        11813                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11813                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        11813                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11813                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        11813                       # number of overall misses
system.cpu3.icache.overall_misses::total        11813                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     47433019                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     47433019                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     47433019                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     47433019                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     47433019                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     47433019                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000249                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000249                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        11813                       # number of writebacks
system.cpu3.icache.writebacks::total            11813                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                   1374482                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     766     34.21%     34.21% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     49      2.19%     36.40% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     68      3.04%     39.44% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   1356     60.56%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                2239                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      766     47.28%     47.28% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      49      3.02%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      68      4.20%     54.51% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     737     45.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1620                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             47955788500     99.58%     99.58% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                2401000      0.00%     99.58% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                7965000      0.02%     99.60% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              193212500      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         48159367000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.543510                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.723537                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     2                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   88      0.30%      0.30% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  167      0.56%      0.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 1856      6.24%      7.10% # number of callpals executed
system.cpu4.kern.callpal::rdps                    100      0.34%      7.43% # number of callpals executed
system.cpu4.kern.callpal::rti                     266      0.89%      8.33% # number of callpals executed
system.cpu4.kern.callpal::callsys                 145      0.49%      8.81% # number of callpals executed
system.cpu4.kern.callpal::rdunique              27128     91.19%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 29750                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              433                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                236                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                236                      
system.cpu4.kern.mode_good::user                  236                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.545035                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.705531                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      974113738500     95.39%     95.39% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         47045281000      4.61%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     167                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements          1909704                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          511.712549                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           13276722                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          1909704                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             6.952241                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   511.712549                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.999439                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.999439                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         31721914                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        31721914                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9942663                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9942663                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      2952466                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       2952466                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        47235                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        47235                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        46976                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        46976                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     12895129                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        12895129                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     12895129                       # number of overall hits
system.cpu4.dcache.overall_hits::total       12895129                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      1899914                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      1899914                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        13958                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        13958                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          653                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          653                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          863                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          863                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      1913872                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1913872                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      1913872                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1913872                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     11842577                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     11842577                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      2966424                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      2966424                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        47888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        47888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        47839                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        47839                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     14809001                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     14809001                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     14809001                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     14809001                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.160431                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.160431                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.004705                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.004705                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.013636                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.013636                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.018040                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.018040                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.129237                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.129237                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.129237                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.129237                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        90215                       # number of writebacks
system.cpu4.dcache.writebacks::total            90215                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements            14477                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           59549904                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            14477                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          4113.414658                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        189247855                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       189247855                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     94602212                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       94602212                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     94602212                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        94602212                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     94602212                       # number of overall hits
system.cpu4.icache.overall_hits::total       94602212                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        14477                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        14477                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        14477                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         14477                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        14477                       # number of overall misses
system.cpu4.icache.overall_misses::total        14477                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     94616689                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     94616689                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     94616689                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     94616689                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     94616689                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     94616689                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000153                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000153                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks        14477                       # number of writebacks
system.cpu4.icache.writebacks::total            14477                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      29                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                   1374044                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     771     34.05%     34.05% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     49      2.16%     36.22% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     69      3.05%     39.27% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   1375     60.73%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                2264                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      771     47.33%     47.33% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      49      3.01%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      69      4.24%     54.57% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     740     45.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 1629                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             47953206000     99.58%     99.58% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                2401000      0.00%     99.58% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                7976000      0.02%     99.60% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              193898000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         48157481000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.538182                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.719523                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     2                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   83      0.28%      0.28% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  163      0.55%      0.83% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 1884      6.39%      7.23% # number of callpals executed
system.cpu5.kern.callpal::rdps                     99      0.34%      7.57% # number of callpals executed
system.cpu5.kern.callpal::rti                     263      0.89%      8.46% # number of callpals executed
system.cpu5.kern.callpal::callsys                 144      0.49%      8.95% # number of callpals executed
system.cpu5.kern.callpal::rdunique              26826     91.05%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 29462                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              426                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                231                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                231                      
system.cpu5.kern.mode_good::user                  231                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.542254                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.703196                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      974048710500     95.39%     95.39% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         47063550000      4.61%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     163                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          1952840                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          511.694058                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           13216655                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          1952840                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             6.767915                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.003635                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   511.690422                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.000007                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.999395                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.999402                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         31742471                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        31742471                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9904077                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9904077                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      2936419                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       2936419                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        47191                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        47191                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        46878                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        46878                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     12840496                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        12840496                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     12840496                       # number of overall hits
system.cpu5.dcache.overall_hits::total       12840496                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      1935937                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      1935937                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data        21315                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        21315                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          655                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          655                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          916                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          916                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      1957252                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       1957252                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      1957252                       # number of overall misses
system.cpu5.dcache.overall_misses::total      1957252                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     11840014                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     11840014                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      2957734                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      2957734                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        47846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        47846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        47794                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        47794                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     14797748                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     14797748                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     14797748                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     14797748                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.163508                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.163508                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.007207                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.007207                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.013690                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.013690                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.019166                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.019166                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.132267                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.132267                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.132267                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.132267                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       101253                       # number of writebacks
system.cpu5.dcache.writebacks::total           101253                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements            14208                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           57655054                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            14208                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          4057.928913                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    39.343027                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   472.656973                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.076842                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.923158                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        189313502                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       189313502                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     94635439                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       94635439                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     94635439                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        94635439                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     94635439                       # number of overall hits
system.cpu5.icache.overall_hits::total       94635439                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        14208                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        14208                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        14208                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         14208                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        14208                       # number of overall misses
system.cpu5.icache.overall_misses::total        14208                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     94649647                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     94649647                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     94649647                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     94649647                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     94649647                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     94649647                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000150                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000150                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000150                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000150                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000150                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000150                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks        14208                       # number of writebacks
system.cpu5.icache.writebacks::total            14208                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      94                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                    693019                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     553     35.84%     35.84% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     49      3.18%     39.01% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     71      4.60%     43.62% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    870     56.38%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                1543                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      553     47.71%     47.71% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      49      4.23%     51.94% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      71      6.13%     58.07% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     486     41.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 1159                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             47976393500     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                2401000      0.00%     99.63% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                8767000      0.02%     99.65% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              169786500      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         48157348000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.558621                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.751134                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                   23      0.15%      0.15% # number of callpals executed
system.cpu6.kern.callpal::swpctx                  117      0.77%      0.93% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 1217      8.05%      8.98% # number of callpals executed
system.cpu6.kern.callpal::rdps                    121      0.80%      9.78% # number of callpals executed
system.cpu6.kern.callpal::rti                     206      1.36%     11.14% # number of callpals executed
system.cpu6.kern.callpal::callsys                  84      0.56%     11.70% # number of callpals executed
system.cpu6.kern.callpal::rdunique              13344     88.30%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 15112                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              323                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                112                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                112                      
system.cpu6.kern.mode_good::user                  112                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.346749                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.514943                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      997239686000     97.69%     97.69% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user         23558333500      2.31%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                     117                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements           991335                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          502.925754                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            6766171                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           991335                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             6.825312                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   502.925754                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.982277                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.982277                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         15995047                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        15995047                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      4974708                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        4974708                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1482789                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1482789                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        23971                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        23971                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        23784                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        23784                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      6457497                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         6457497                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      6457497                       # number of overall hits
system.cpu6.dcache.overall_hits::total        6457497                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       980187                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       980187                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data        14039                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        14039                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          474                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          474                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          605                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          605                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       994226                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        994226                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       994226                       # number of overall misses
system.cpu6.dcache.overall_misses::total       994226                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      5954895                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      5954895                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1496828                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1496828                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        24445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        24445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        24389                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        24389                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      7451723                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      7451723                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      7451723                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      7451723                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.164602                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.164602                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.009379                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.009379                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.019390                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.019390                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.024806                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.024806                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.133422                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.133422                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.133422                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.133422                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        55352                       # number of writebacks
system.cpu6.dcache.writebacks::total            55352                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements            11131                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           39734348                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            11131                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          3569.701554                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         95119679                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        95119679                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     47543143                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       47543143                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     47543143                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        47543143                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     47543143                       # number of overall hits
system.cpu6.icache.overall_hits::total       47543143                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst        11131                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        11131                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst        11131                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         11131                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst        11131                       # number of overall misses
system.cpu6.icache.overall_misses::total        11131                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     47554274                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     47554274                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     47554274                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     47554274                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     47554274                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     47554274                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000234                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000234                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks        11131                       # number of writebacks
system.cpu6.icache.writebacks::total            11131                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      36                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                   1378220                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     782     33.94%     33.94% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     49      2.13%     36.07% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     81      3.52%     39.58% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   1392     60.42%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                2304                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      782     46.83%     46.83% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      49      2.93%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      81      4.85%     54.61% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     758     45.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 1670                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             47954805000     99.58%     99.58% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                2401000      0.00%     99.58% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                8377000      0.02%     99.60% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              193348000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         48158931000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.544540                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.724826                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     2                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   76      0.26%      0.26% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  158      0.53%      0.79% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 1922      6.49%      7.28% # number of callpals executed
system.cpu7.kern.callpal::rdps                     98      0.33%      7.61% # number of callpals executed
system.cpu7.kern.callpal::rti                     264      0.89%      8.50% # number of callpals executed
system.cpu7.kern.callpal::callsys                 144      0.49%      8.98% # number of callpals executed
system.cpu7.kern.callpal::rdunique              26970     91.02%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 29632                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              422                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                227                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                227                      
system.cpu7.kern.mode_good::user                  227                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.537915                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.699538                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      973641554000     95.38%     95.38% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user         47116181500      4.62%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     158                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements          1950149                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          511.641487                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           13201033                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          1950149                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             6.769243                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.004821                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   511.636665                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000009                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.999290                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.999300                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         31769521                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        31769521                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9915523                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9915523                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      2942150                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       2942150                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        46826                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        46826                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        46539                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        46539                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     12857673                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        12857673                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     12857673                       # number of overall hits
system.cpu7.dcache.overall_hits::total       12857673                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data      1933946                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      1933946                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        21260                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        21260                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          649                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          649                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          900                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          900                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data      1955206                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       1955206                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      1955206                       # number of overall misses
system.cpu7.dcache.overall_misses::total      1955206                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     11849469                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     11849469                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      2963410                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      2963410                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        47475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        47475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        47439                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        47439                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14812879                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14812879                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14812879                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14812879                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.163210                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.163210                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.007174                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.007174                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.013670                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.013670                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.018972                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.018972                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.131994                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.131994                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.131994                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.131994                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       101966                       # number of writebacks
system.cpu7.dcache.writebacks::total           101966                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            14372                       # number of replacements
system.cpu7.icache.tags.tagsinuse          510.552278                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           58219088                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            14372                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          4050.868912                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3284482348000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    36.658103                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   473.894174                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.071598                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.925575                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.997172                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        189524507                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       189524507                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     94740688                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       94740688                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     94740688                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        94740688                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     94740688                       # number of overall hits
system.cpu7.icache.overall_hits::total       94740688                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        14377                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        14377                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        14377                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         14377                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        14377                       # number of overall misses
system.cpu7.icache.overall_misses::total        14377                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     94755065                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     94755065                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     94755065                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     94755065                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     94755065                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     94755065                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000152                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000152                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000152                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        14372                       # number of writebacks
system.cpu7.icache.writebacks::total            14372                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  327                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 327                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1377                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1377                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2426                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          426                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          556                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         9704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          278                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10566                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    10566                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   5789668                       # number of replacements
system.l2.tags.tagsinuse                  4091.316414                       # Cycle average of tags in use
system.l2.tags.total_refs                     9898959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5789668                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.709763                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       44.163096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     0.153327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     0.036497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.080694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     0.064441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     1.477883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     1.818191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     2.979422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   405.410335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     4.095108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  1071.737230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     2.912429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  1074.772714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     1.786161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   404.030728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     2.956119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1072.842039                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.010782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.098977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.001000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.261655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.262396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.098640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.261924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998857                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4042                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3589                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 119631710                       # Number of tag accesses
system.l2.tags.data_accesses                119631710                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       409410                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           409410                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        10207                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10207                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data          134                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          137                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data           30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          101                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  468                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data          114                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data          118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data           69                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data          103                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                468                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        11916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data         8608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        16143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data        11476                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data        16192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 64563                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          549                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         3367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         7310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         8424                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst         9742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         8246                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst         9883                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47977                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         2136                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       261653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data       475703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data       512532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data       268791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data       509015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2030247                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          549                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          203                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          456                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          238                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         3367                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         7310                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       273569                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         8424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       484311                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst         9742                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       528675                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         8246                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       280267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst         9883                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       525207                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2142787                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          549                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          203                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          456                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          238                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         3367                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2340                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         7310                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       273569                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         8424                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       484311                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst         9742                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       528675                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         8246                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       280267                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst         9883                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       525207                       # number of overall hits
system.l2.overall_hits::total                 2142787                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          112                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          219                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data          539                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          659                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data          206                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data          275                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2285                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          100                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          135                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          167                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          153                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              803                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           40                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2779                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         1469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         3139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         2782                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         1563                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data         2981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14766                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          250                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         1400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         4503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         6053                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst         4466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         2885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst         4494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24193                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           63                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         1017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       714883                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data      1420577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data      1419850                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data       709121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data      1419490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5685139                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          250                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          103                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          151                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1400                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3796                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         4503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       716352                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         6053                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data      1423716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         4466                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data      1422632                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         2885                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data       710684                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         4494                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data      1422471                       # number of demand (read+write) misses
system.l2.demand_misses::total                5724098                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          250                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          103                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          142                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          151                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1400                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3796                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         4503                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       716352                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         6053                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data      1423716                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         4466                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data      1422632                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         2885                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data       710684                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         4494                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data      1422471                       # number of overall misses
system.l2.overall_misses::total               5724098                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       409410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       409410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        10207                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10207                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          141                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          117                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          153                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          261                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          673                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data          796                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data          236                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data          376                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2753                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          157                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          249                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          285                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          256                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1271                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        13385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        11747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        18925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data        13039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        19173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         4767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        11813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst        14477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst        14208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst        11131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst        14377                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          72170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data          242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data          376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         3153                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       976536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data      1896280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data      1932382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data       977912                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data      1928505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7715386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          799                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          306                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          598                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          389                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         4767                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         6136                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        11813                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       989921                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst        14477                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data      1908027                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst        14208                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data      1951307                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst        11131                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       990951                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst        14377                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data      1947678                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7866885                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          799                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          306                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          598                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          389                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         4767                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         6136                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        11813                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       989921                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst        14477                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data      1908027                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst        14208                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data      1951307                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst        11131                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       990951                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst        14377                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data      1947678                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7866885                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.985816                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.957265                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.839080                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.800892                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.827889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.872881                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.731383                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.830004                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.893617                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.981818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.986111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.636943                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.542169                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.585965                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.540000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.597656                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.631786                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.625000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.931612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.109750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.267217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.147001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.119871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.155479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.186136                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.312891                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.237458                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.293686                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.381190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.418111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.314330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.259186                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.312583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.335222                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.260331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.367021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.322550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.732060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.749139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.734767                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.725138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.736057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.736857                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.312891                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.336601                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.237458                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.388175                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.293686                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.618644                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.381190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.723646                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.418111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.746172                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.314330                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.729066                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.259186                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.717174                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.312583                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.730342                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.727619                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.312891                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.336601                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.237458                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.388175                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.293686                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.618644                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.381190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.723646                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.418111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.746172                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.314330                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.729066                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.259186                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.717174                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.312583                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.730342                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.727619                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               276176                       # number of writebacks
system.l2.writebacks::total                    276176                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 327                       # Transaction distribution
system.membus.trans_dist::ReadResp            5709659                       # Transaction distribution
system.membus.trans_dist::WriteReq               1377                       # Transaction distribution
system.membus.trans_dist::WriteResp              1377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       276176                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5337333                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7954                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3854                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3124                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15798                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14730                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5709332                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17077633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17081041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17081041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10566                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    384015232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    384025798                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               384025798                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          11352151                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                11352151    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            11352151                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               44246                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              23716                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               67962                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              20347                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          20347                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                95679369                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             213435                       # Number of instructions committed
system.switch_cpus0.committedOps               213435                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       205696                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              12498                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17508                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              205696                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       277431                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       160250                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                68131                       # number of memory refs
system.switch_cpus0.num_load_insts              44352                       # Number of load instructions
system.switch_cpus0.num_store_insts             23779                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      95466110.628674                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      213258.371326                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.002229                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.997771                       # Percentage of idle cycles
system.switch_cpus0.Branches                    33286                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          905      0.42%      0.42% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           135473     63.47%     63.90% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             568      0.27%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           46334     21.71%     85.87% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          23877     11.19%     97.06% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          6278      2.94%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            213435                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23325                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              12086                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               35411                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              11678                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          11678                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                96300778                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             115841                       # Number of instructions committed
system.switch_cpus1.committedOps               115841                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       111790                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               4342                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        10537                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              111790                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads       156934                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        88066                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                35474                       # number of memory refs
system.switch_cpus1.num_load_insts              23325                       # Number of load instructions
system.switch_cpus1.num_store_insts             12149                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      96184311.750499                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      116466.249501                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001209                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998791                       # Percentage of idle cycles
system.switch_cpus1.Branches                    16878                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          575      0.50%      0.50% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            75023     64.76%     65.26% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             417      0.36%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           23810     20.55%     86.17% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          12149     10.49%     96.66% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3867      3.34%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            115841                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               49486                       # DTB read hits
system.switch_cpus2.dtb.read_misses               198                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            2564                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              45708                       # DTB write hits
system.switch_cpus2.dtb.write_misses               48                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses           2199                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               95194                       # DTB hits
system.switch_cpus2.dtb.data_misses               246                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            4763                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              37952                       # ITB hits
system.switch_cpus2.itb.fetch_misses              110                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          38062                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                95731749                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             293347                       # Number of instructions committed
system.switch_cpus2.committedOps               293347                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       280251                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           851                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               8224                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        36813                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              280251                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  851                       # number of float instructions
system.switch_cpus2.num_int_register_reads       384473                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       194997                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                96001                       # number of memory refs
system.switch_cpus2.num_load_insts              50058                       # Number of load instructions
system.switch_cpus2.num_store_insts             45943                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      95438099.832366                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      293649.167634                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.003067                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.996933                       # Percentage of idle cycles
system.switch_cpus2.Branches                    48538                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         6086      2.07%      2.07% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           180128     61.35%     63.43% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             518      0.18%     63.60% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             71      0.02%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           51777     17.64%     81.26% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          46068     15.69%     96.95% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          8945      3.05%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            293593                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits             5848725                       # DTB read hits
system.switch_cpus3.dtb.read_misses            661856                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses         6415183                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            1526567                       # DTB write hits
system.switch_cpus3.dtb.write_misses             7605                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        1481849                       # DTB write accesses
system.switch_cpus3.dtb.data_hits             7375292                       # DTB hits
system.switch_cpus3.dtb.data_misses            669461                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses         7897032                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           46985149                       # ITB hits
system.switch_cpus3.itb.fetch_misses               53                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       46985202                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                96316766                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts           46763558                       # Number of instructions committed
system.switch_cpus3.committedOps             46763558                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses     34300945                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      10388891                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             698893                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts      2884996                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts            34300945                       # number of integer instructions
system.switch_cpus3.num_fp_insts             10388891                       # number of float instructions
system.switch_cpus3.num_int_register_reads     54126186                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     26575539                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     13319672                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes      9952128                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs              8181603                       # number of memory refs
system.switch_cpus3.num_load_insts            6646876                       # Number of load instructions
system.switch_cpus3.num_store_insts           1534727                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      48593892.982892                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      47722873.017108                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.495478                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.504522                       # Percentage of idle cycles
system.switch_cpus3.Branches                  4103078                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass      3665008      7.73%      7.73% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         18426271     38.85%     46.57% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            2048      0.00%     46.58% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     46.58% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        7175785     15.13%     61.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp         176737      0.37%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        2163414      4.56%     66.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult        268189      0.57%     67.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          35589      0.08%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         7266874     15.32%     82.60% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        1534838      3.24%     85.84% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       6718266     14.16%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total          47433019                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            11600288                       # DTB read hits
system.switch_cpus4.dtb.read_misses           1330109                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        12820346                       # DTB read accesses
system.switch_cpus4.dtb.write_hits            3014035                       # DTB write hits
system.switch_cpus4.dtb.write_misses            14427                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses        2960924                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            14614323                       # DTB hits
system.switch_cpus4.dtb.data_misses           1344536                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        15781270                       # DTB accesses
system.switch_cpus4.itb.fetch_hits           94128270                       # ITB hits
system.switch_cpus4.itb.fetch_misses               79                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses       94128349                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                96318824                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts           93272153                       # Number of instructions committed
system.switch_cpus4.committedOps             93272153                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses     68328519                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      20755118                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            1386640                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts      5737988                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts            68328519                       # number of integer instructions
system.switch_cpus4.num_fp_insts             20755118                       # number of float instructions
system.switch_cpus4.num_int_register_reads    107776563                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes     52953728                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads     26609532                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     19877255                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             16249742                       # number of memory refs
system.switch_cpus4.num_load_insts           13220574                       # Number of load instructions
system.switch_cpus4.num_store_insts           3029168                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1121795.109143                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      95197028.890857                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.988353                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.011647                       # Percentage of idle cycles
system.switch_cpus4.Branches                  8154536                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass      7383918      7.80%      7.80% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu         36648205     38.73%     46.54% # Class of executed instruction
system.switch_cpus4.op_class::IntMult            2774      0.00%     46.54% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     46.54% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       14330807     15.15%     61.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp         355256      0.38%     62.06% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt        4318243      4.56%     66.63% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult        535606      0.57%     67.19% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv          71438      0.08%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        14454429     15.28%     82.54% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite        3029472      3.20%     85.75% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess      13486541     14.25%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total          94616689                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            11582405                       # DTB read hits
system.switch_cpus5.dtb.read_misses           1330049                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        12802788                       # DTB read accesses
system.switch_cpus5.dtb.write_hits            3005315                       # DTB write hits
system.switch_cpus5.dtb.write_misses            14355                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses        2953056                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            14587720                       # DTB hits
system.switch_cpus5.dtb.data_misses           1344404                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        15755844                       # DTB accesses
system.switch_cpus5.itb.fetch_hits           94164750                       # ITB hits
system.switch_cpus5.itb.fetch_misses               61                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses       94164811                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                96315051                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts           93305243                       # Number of instructions committed
system.switch_cpus5.committedOps             93305243                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses     68339052                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      20736207                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            1384666                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts      5743158                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts            68339052                       # number of integer instructions
system.switch_cpus5.num_fp_insts             20736207                       # number of float instructions
system.switch_cpus5.num_int_register_reads    107761383                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes     52974255                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads     26592644                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     19862906                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             16238268                       # number of memory refs
system.switch_cpus5.num_load_insts           13217909                       # Number of load instructions
system.switch_cpus5.num_store_insts           3020359                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1088609.435081                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      95226441.564919                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.988697                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.011303                       # Percentage of idle cycles
system.switch_cpus5.Branches                  8155692                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass      7418775      7.84%      7.84% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu         36672524     38.75%     46.58% # Class of executed instruction
system.switch_cpus5.op_class::IntMult            2801      0.00%     46.59% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     46.59% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       14319826     15.13%     61.72% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp         354309      0.37%     62.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt        4315417      4.56%     66.65% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult        538611      0.57%     67.22% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv          71369      0.08%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        14450496     15.27%     82.56% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite        3020667      3.19%     85.75% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess      13484852     14.25%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total          94649647                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits             5825467                       # DTB read hits
system.switch_cpus6.dtb.read_misses            670505                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses         6407796                       # DTB read accesses
system.switch_cpus6.dtb.write_hits            1521084                       # DTB write hits
system.switch_cpus6.dtb.write_misses             7240                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses        1477579                       # DTB write accesses
system.switch_cpus6.dtb.data_hits             7346551                       # DTB hits
system.switch_cpus6.dtb.data_misses            677745                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses         7885375                       # DTB accesses
system.switch_cpus6.itb.fetch_hits           47144751                       # ITB hits
system.switch_cpus6.itb.fetch_misses               42                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses       47144793                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                96314850                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts           46876529                       # Number of instructions committed
system.switch_cpus6.committedOps             46876529                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses     34393428                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses      10358854                       # Number of float alu accesses
system.switch_cpus6.num_func_calls             697689                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts      2897086                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts            34393428                       # number of integer instructions
system.switch_cpus6.num_fp_insts             10358854                       # number of float instructions
system.switch_cpus6.num_int_register_reads     54165022                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes     26660288                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads     13279231                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes      9918040                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs              8178663                       # number of memory refs
system.switch_cpus6.num_load_insts            6649845                       # Number of load instructions
system.switch_cpus6.num_store_insts           1528818                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      48470948.785245                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      47843901.214755                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.496745                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.503255                       # Percentage of idle cycles
system.switch_cpus6.Branches                  4109502                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass      3721853      7.83%      7.83% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu         18455415     38.81%     46.64% # Class of executed instruction
system.switch_cpus6.op_class::IntMult            1954      0.00%     46.64% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     46.64% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd        7145335     15.03%     61.67% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp         177622      0.37%     62.04% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt        2151268      4.52%     66.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult        270476      0.57%     67.13% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv          35608      0.07%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus6.op_class::MemRead         7265381     15.28%     82.48% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite        1528890      3.22%     85.70% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess       6800472     14.30%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total          47554274                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            11590330                       # DTB read hits
system.switch_cpus7.dtb.read_misses           1333964                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        12815835                       # DTB read accesses
system.switch_cpus7.dtb.write_hits            3010639                       # DTB write hits
system.switch_cpus7.dtb.write_misses            14465                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses        2957218                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            14600969                       # DTB hits
system.switch_cpus7.dtb.data_misses           1348429                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        15773053                       # DTB accesses
system.switch_cpus7.itb.fetch_hits           94270188                       # ITB hits
system.switch_cpus7.itb.fetch_misses               41                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses       94270229                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                96317958                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts           93406636                       # Number of instructions committed
system.switch_cpus7.committedOps             93406636                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses     68419286                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      20756678                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            1386464                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts      5749759                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts            68419286                       # number of integer instructions
system.switch_cpus7.num_fp_insts             20756678                       # number of float instructions
system.switch_cpus7.num_int_register_reads    107871307                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes     53032380                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     26615019                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     19877667                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             16256680                       # number of memory refs
system.switch_cpus7.num_load_insts           13230908                       # Number of load instructions
system.switch_cpus7.num_store_insts           3025772                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      982605.874913                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      95335352.125087                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.989798                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.010202                       # Percentage of idle cycles
system.switch_cpus7.Branches                  8164471                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass      7430578      7.84%      7.84% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu         36698410     38.73%     46.57% # Class of executed instruction
system.switch_cpus7.op_class::IntMult            2803      0.00%     46.57% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     46.57% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       14325820     15.12%     61.69% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp         355726      0.38%     62.07% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt        4315374      4.55%     66.62% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult        540721      0.57%     67.19% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv          71537      0.08%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        14462761     15.26%     82.53% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite        3026086      3.19%     85.73% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess      13525249     14.27%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total          94755065                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     15776164                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6856447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2571610                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1199689                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1131497                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        68192                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                327                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7809597                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1377                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       409410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5929260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8386                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4322                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          12708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            80397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           80397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         72170                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7737100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         3646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        19848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        24496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2785731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        30558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      5401672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        30049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      5505711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        23083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      2785371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        30579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      5498194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22157035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        62848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        63742                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        42304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        57976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       510400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       680840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       811712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     67176472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1029184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    128172712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1013824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    131646272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       764928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     67155384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1036928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    131579216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              531804742                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5789668                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         21567536                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.403887                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.993299                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17288221     80.16%     80.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2144854      9.94%     90.10% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 783154      3.63%     93.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 661547      3.07%     96.80% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 513583      2.38%     99.18% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 125570      0.58%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  25406      0.12%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  21186      0.10%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   4015      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21567536                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.083195                       # Number of seconds simulated
sim_ticks                                 83195204500                       # Number of ticks simulated
final_tick                               3367700484000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               19883283                       # Simulator instruction rate (inst/s)
host_op_rate                                 19883280                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              629857022                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768584                       # Number of bytes of host memory used
host_seconds                                   132.09                       # Real time elapsed on the host
sim_insts                                  2626299569                       # Number of instructions simulated
sim_ops                                    2626299569                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        26944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         7872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       335360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    291482112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        36928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        85568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       111808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       618688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        18624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          292764608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        26944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        12416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       335360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        36928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       111808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        529344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     72888000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72888000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         5240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      4554408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         9667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data          291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4574447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1138875                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1138875                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       323865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data        94621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       149239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       167702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4031002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   3503592710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       443872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1028521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      1343924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data      7436582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst         9231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       223859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst        23078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data        41541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst        38464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data        60003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3519008214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       323865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       149239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4031002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       443872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      1343924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst         9231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst        23078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst        38464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6362674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       876108190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            876108190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       876108190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       323865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data        94621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       149239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       167702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4031002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   3503592710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       443872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1028521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      1343924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data      7436582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst         9231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       223859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst        23078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data        41541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst        38464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data        60003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4395116404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      89                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2557                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     719     30.16%     30.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    123      5.16%     35.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     85      3.57%     38.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.04%     38.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1456     61.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2384                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      719     43.68%     43.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     123      7.47%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      85      5.16%     56.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.06%     56.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     718     43.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1646                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             82884556000     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                9225000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                4165000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              119159500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         83017270000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.493132                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.690436                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1966     83.73%     83.73% # number of callpals executed
system.cpu0.kern.callpal::rdps                    173      7.37%     91.10% # number of callpals executed
system.cpu0.kern.callpal::rti                     209      8.90%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2348                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              209                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              685                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          476.702318                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             490426                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1148                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           427.200348                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   476.702318                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.931059                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.931059                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           233319                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          233319                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        73037                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          73037                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        39602                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         39602                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1367                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1367                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1236                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1236                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       112639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          112639                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       112639                       # number of overall hits
system.cpu0.dcache.overall_hits::total         112639                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          718                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          718                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          225                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           29                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           35                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          943                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           943                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          943                       # number of overall misses
system.cpu0.dcache.overall_misses::total          943                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        73755                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        73755                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        39827                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        39827                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1271                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1271                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       113582                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       113582                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       113582                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       113582                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009735                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009735                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005649                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005649                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.020774                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020774                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027537                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027537                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008302                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008302                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008302                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008302                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          172                       # number of writebacks
system.cpu0.dcache.writebacks::total              172                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              915                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1805316                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1427                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1265.112824                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           718895                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          718895                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       358075                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         358075                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       358075                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          358075                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       358075                       # number of overall hits
system.cpu0.icache.overall_hits::total         358075                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          915                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          915                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          915                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           915                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          915                       # number of overall misses
system.cpu0.icache.overall_misses::total          915                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       358990                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       358990                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       358990                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       358990                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       358990                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       358990                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002549                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002549                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002549                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002549                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002549                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002549                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          915                       # number of writebacks
system.cpu0.icache.writebacks::total              915                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      86                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1493                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     341     25.77%     25.77% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     85      6.42%     32.20% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.08%     32.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    896     67.72%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1323                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      341     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      85     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.13%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     340     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  767                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             82968786500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               44154000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         83017270000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.379464                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.579743                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                 1151     81.81%     81.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                    170     12.08%     93.89% # number of callpals executed
system.cpu1.kern.callpal::rti                      86      6.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1407                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 86                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              668                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          463.191019                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             351859                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1126                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           312.485790                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data            2                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   461.191019                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.003906                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.900764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904670                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           100380                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          100380                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        31618                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          31618                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        16645                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         16645                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          243                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          243                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          254                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          254                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        48263                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           48263                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        48263                       # number of overall hits
system.cpu1.dcache.overall_hits::total          48263                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          885                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           44                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           21                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            9                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          929                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           929                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          929                       # number of overall misses
system.cpu1.dcache.overall_misses::total          929                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        32503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        32503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        16689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        16689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          263                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          263                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        49192                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        49192                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        49192                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        49192                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027228                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.002636                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002636                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.079545                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.079545                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.034221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.034221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018885                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018885                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018885                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018885                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu1.dcache.writebacks::total              103                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              602                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1108402                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1114                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           994.974865                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst           22                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.042969                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.957031                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           305322                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          305322                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       151758                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         151758                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       151758                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          151758                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       151758                       # number of overall hits
system.cpu1.icache.overall_hits::total         151758                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          602                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          602                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          602                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           602                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          602                       # number of overall misses
system.cpu1.icache.overall_misses::total          602                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       152360                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       152360                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       152360                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       152360                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       152360                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       152360                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003951                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003951                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003951                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003951                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003951                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003951                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          602                       # number of writebacks
system.cpu1.icache.writebacks::total              602                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   3084786                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    6210     47.08%     47.08% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.01%     47.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     85      0.64%     47.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     47.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   6893     52.26%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               13190                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     6210     49.66%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.01%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      85      0.68%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    6209     49.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                12506                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             81678235000     98.42%     98.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     98.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                4165000      0.01%     98.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1308647500      1.58%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         82991283500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.900769                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.948143                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     45.45%     63.64% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      9.09%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      9.09%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      9.09%     90.91% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      9.09%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    11                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   41      0.31%      0.31% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.01%      0.33% # number of callpals executed
system.cpu2.kern.callpal::swpipl                12973     96.89%     97.22% # number of callpals executed
system.cpu2.kern.callpal::rdps                    175      1.31%     98.53% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     98.54% # number of callpals executed
system.cpu2.kern.callpal::rti                     130      0.97%     99.51% # number of callpals executed
system.cpu2.kern.callpal::callsys                  20      0.15%     99.66% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.04%     99.69% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 41      0.31%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 13389                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              172                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                126                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                127                      
system.cpu2.kern.mode_good::user                  126                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.738372                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.848993                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2051792000      2.47%      2.47% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         80870330000     97.53%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      41                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          5663987                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.979234                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           30630116                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5664493                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.407389                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.979234                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999959                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         78221733                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        78221733                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18449789                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18449789                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     10004408                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10004408                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       986511                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       986511                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      1173635                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1173635                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     28454197                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        28454197                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     28454197                       # number of overall hits
system.cpu2.dcache.overall_hits::total       28454197                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      5429502                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5429502                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        47700                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        47700                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       187187                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       187187                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           53                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      5477202                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5477202                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      5477202                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5477202                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     23879291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23879291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     10052108                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     10052108                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      1173698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1173698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      1173688                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1173688                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     33931399                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     33931399                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     33931399                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     33931399                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.227373                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.227373                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004745                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004745                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.159485                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.159485                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000045                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000045                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.161420                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.161420                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.161420                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.161420                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1162445                       # number of writebacks
system.cpu2.dcache.writebacks::total          1162445                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             7821                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999791                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          165931954                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             8333                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         19912.630985                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999791                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        331684056                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       331684056                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    165830289                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      165830289                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    165830289                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       165830289                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    165830289                       # number of overall hits
system.cpu2.icache.overall_hits::total      165830289                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         7826                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7826                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         7826                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7826                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         7826                       # number of overall misses
system.cpu2.icache.overall_misses::total         7826                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    165838115                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    165838115                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    165838115                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    165838115                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    165838115                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    165838115                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000047                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000047                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         7821                       # number of writebacks
system.cpu2.icache.writebacks::total             7821                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      87                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      2247                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     438     29.38%     29.38% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     85      5.70%     35.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.13%     35.21% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    966     64.79%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1491                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      438     45.58%     45.58% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      85      8.84%     54.42% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.21%     54.63% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     436     45.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  961                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             82955151000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                4165000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               49811500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         83009458000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.451346                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.644534                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      3.52%      3.58% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.30%      3.88% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1250     75.76%     79.64% # number of callpals executed
system.cpu3.kern.callpal::rdps                    171     10.36%     90.00% # number of callpals executed
system.cpu3.kern.callpal::rti                     154      9.33%     99.33% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.55%     99.88% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.12%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1650                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              212                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.316038                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.480287                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       82979548500     99.99%     99.99% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8186500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2291                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          450.307342                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              71321                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2737                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.058093                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   450.307342                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.879507                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.879507                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           158445                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          158445                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        47534                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          47534                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        26322                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         26322                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          699                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          699                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          699                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        73856                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           73856                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        73856                       # number of overall hits
system.cpu3.dcache.overall_hits::total          73856                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1864                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1864                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          726                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          726                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           54                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           40                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2590                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2590                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2590                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2590                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        49398                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        49398                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        27048                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        27048                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          739                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          739                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        76446                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        76446                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        76446                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        76446                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.037734                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.037734                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.026841                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026841                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.071713                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.071713                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.054127                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.054127                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.033880                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.033880                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.033880                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.033880                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          980                       # number of writebacks
system.cpu3.dcache.writebacks::total              980                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1623                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8566665                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2135                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4012.489461                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.980999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   504.019001                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.015588                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.984412                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           500837                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          500837                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       247984                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         247984                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       247984                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          247984                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       247984                       # number of overall hits
system.cpu3.icache.overall_hits::total         247984                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1623                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1623                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1623                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1623                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1623                       # number of overall misses
system.cpu3.icache.overall_misses::total         1623                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       249607                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       249607                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       249607                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       249607                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       249607                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       249607                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.006502                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006502                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.006502                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006502                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.006502                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006502                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1623                       # number of writebacks
system.cpu3.icache.writebacks::total             1623                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      85                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      2674                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     594     33.20%     33.20% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     85      4.75%     37.95% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.06%     38.01% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   1109     61.99%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                1789                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      592     46.65%     46.65% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      85      6.70%     53.35% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.08%     53.43% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     591     46.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1269                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             83154082000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                4165000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               53790500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         83212149500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.996633                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.532913                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.709335                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      0.36%      0.36% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      2.71%      3.07% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.05%      3.12% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 1518     77.69%     80.81% # number of callpals executed
system.cpu4.kern.callpal::rdps                    171      8.75%     89.56% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.05%     89.61% # number of callpals executed
system.cpu4.kern.callpal::rti                     185      9.47%     99.08% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      0.77%     99.85% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.15%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  1954                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              237                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 96                      
system.cpu4.kern.mode_good::user                   97                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.405063                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.577844                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       83140048500     99.91%     99.91% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75501500      0.09%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            12869                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          467.826427                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             208831                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            13381                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            15.606532                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   467.826427                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.913723                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.913723                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           436038                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          436038                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       101560                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         101560                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        93651                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         93651                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1411                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1411                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1496                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1496                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       195211                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          195211                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       195211                       # number of overall hits
system.cpu4.dcache.overall_hits::total         195211                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         6123                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         6123                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         6975                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         6975                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          162                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           58                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13098                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13098                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13098                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13098                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       107683                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       107683                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       100626                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       100626                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1554                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1554                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       208309                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       208309                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       208309                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       208309                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.056861                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.056861                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.069316                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.069316                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.102988                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.102988                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.037323                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.037323                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.062878                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.062878                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.062878                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.062878                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8201                       # number of writebacks
system.cpu4.dcache.writebacks::total             8201                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4902                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999636                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           36652025                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5414                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          6769.860547                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999636                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          1136780                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         1136780                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       561034                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         561034                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       561034                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          561034                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       561034                       # number of overall hits
system.cpu4.icache.overall_hits::total         561034                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4904                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4904                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4904                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4904                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4904                       # number of overall misses
system.cpu4.icache.overall_misses::total         4904                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       565938                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       565938                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       565938                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       565938                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       565938                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       565938                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.008665                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.008665                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.008665                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.008665                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.008665                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.008665                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         4902                       # number of writebacks
system.cpu4.icache.writebacks::total             4902                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      86                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      1475                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     351     26.90%     26.90% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     85      6.51%     33.41% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.08%     33.49% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    868     66.51%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                1305                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      351     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      85     10.80%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.13%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     350     44.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  787                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             82961792500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               44152000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         83010274000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.403226                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.603065                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                 1133     81.57%     81.57% # number of callpals executed
system.cpu5.kern.callpal::rdps                    170     12.24%     93.81% # number of callpals executed
system.cpu5.kern.callpal::rti                      86      6.19%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  1389                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel               86                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements              510                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          459.261657                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              42908                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              887                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            48.374295                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   459.261657                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.896995                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.896995                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            80018                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           80018                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        24796                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          24796                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        13700                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         13700                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          189                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          189                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          241                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          241                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        38496                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           38496                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        38496                       # number of overall hits
system.cpu5.dcache.overall_hits::total          38496                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          535                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          535                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           83                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           98                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           35                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          618                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           618                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          618                       # number of overall misses
system.cpu5.dcache.overall_misses::total          618                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        25331                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        25331                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13783                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13783                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          276                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          276                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        39114                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        39114                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        39114                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        39114                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021120                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021120                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006022                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006022                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.341463                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.341463                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.126812                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.126812                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.015800                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.015800                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.015800                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.015800                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          106                       # number of writebacks
system.cpu5.dcache.writebacks::total              106                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              385                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           38163302                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              897                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         42545.487179                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst           24                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          488                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.046875                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.953125                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           227125                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          227125                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       112985                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         112985                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       112985                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          112985                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       112985                       # number of overall hits
system.cpu5.icache.overall_hits::total         112985                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          385                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          385                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          385                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           385                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          385                       # number of overall misses
system.cpu5.icache.overall_misses::total          385                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       113370                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       113370                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       113370                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       113370                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       113370                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       113370                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003396                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003396                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003396                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003396                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003396                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003396                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          385                       # number of writebacks
system.cpu5.icache.writebacks::total              385                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      86                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1467                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     347     26.75%     26.75% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     85      6.55%     33.31% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.08%     33.38% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    864     66.62%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                1297                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      347     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      85     10.91%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.13%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     346     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  779                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             82962314500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               43805500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         83010449500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.400463                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.600617                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 1125     81.46%     81.46% # number of callpals executed
system.cpu6.kern.callpal::rdps                    170     12.31%     93.77% # number of callpals executed
system.cpu6.kern.callpal::rti                      86      6.23%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  1381                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               86                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              238                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          451.733718                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              44630                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              612                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            72.924837                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   451.733718                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.882292                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.882292                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            79032                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           79032                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        24721                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          24721                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        13654                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         13654                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          270                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          270                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          241                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          241                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        38375                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           38375                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        38375                       # number of overall hits
system.cpu6.dcache.overall_hits::total          38375                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          337                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          337                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           70                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            9                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           29                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          407                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           407                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          407                       # number of overall misses
system.cpu6.dcache.overall_misses::total          407                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        25058                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        25058                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        13724                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        13724                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          270                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          270                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        38782                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        38782                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        38782                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        38782                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.013449                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.013449                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005101                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005101                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.032258                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.032258                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.107407                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.107407                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.010495                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.010495                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.010495                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.010495                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu6.dcache.writebacks::total               13                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              356                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            8907954                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              868                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         10262.619816                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           225034                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          225034                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       111983                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         111983                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       111983                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          111983                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       111983                       # number of overall hits
system.cpu6.icache.overall_hits::total         111983                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          356                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          356                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          356                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           356                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          356                       # number of overall misses
system.cpu6.icache.overall_misses::total          356                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       112339                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       112339                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       112339                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       112339                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       112339                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       112339                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003169                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003169                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003169                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003169                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003169                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003169                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          356                       # number of writebacks
system.cpu6.icache.writebacks::total              356                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      86                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      1479                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     352     26.89%     26.89% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     85      6.49%     33.38% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.15%     33.54% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    870     66.46%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                1309                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      352     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      85     10.75%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.25%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     352     44.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  791                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             82960271500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               44322500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         83008954000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.404598                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.604278                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                 1137     81.62%     81.62% # number of callpals executed
system.cpu7.kern.callpal::rdps                    170     12.20%     93.83% # number of callpals executed
system.cpu7.kern.callpal::rti                      86      6.17%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  1393                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               86                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements              281                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          455.857700                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              43694                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              672                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            65.020833                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   455.857700                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.890347                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.890347                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            80172                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           80172                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        25100                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          25100                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        13732                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         13732                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          276                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          276                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          241                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          241                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data        38832                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           38832                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data        38832                       # number of overall hits
system.cpu7.dcache.overall_hits::total          38832                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          381                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          381                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           91                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           14                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           36                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          472                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           472                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          472                       # number of overall misses
system.cpu7.dcache.overall_misses::total          472                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        25481                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        25481                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        13823                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        13823                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          277                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          277                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data        39304                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        39304                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data        39304                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        39304                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014952                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014952                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.006583                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.006583                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.048276                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.048276                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.129964                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.129964                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012009                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012009                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012009                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012009                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           24                       # number of writebacks
system.cpu7.dcache.writebacks::total               24                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              399                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           37747397                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              911                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         41435.122942                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst           18                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          494                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.035156                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.964844                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           228145                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          228145                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       113474                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         113474                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       113474                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          113474                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       113474                       # number of overall hits
system.cpu7.icache.overall_hits::total         113474                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst          399                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          399                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst          399                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           399                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst          399                       # number of overall misses
system.cpu7.icache.overall_misses::total          399                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       113873                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       113873                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       113873                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       113873                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       113873                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       113873                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.003504                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003504                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.003504                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003504                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.003504                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003504                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks          399                       # number of writebacks
system.cpu7.icache.writebacks::total              399                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  751                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 751                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2365                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2365                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1242                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3922                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1353                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          621                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    82345                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1155                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1171                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10395                       # Number of tag accesses
system.iocache.tags.data_accesses               10395                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1152                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4576468                       # number of replacements
system.l2.tags.tagsinuse                  4089.237104                       # Cycle average of tags in use
system.l2.tags.total_refs                     6458777                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4580499                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.410060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       72.919352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     0.419872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     0.073808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.220414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     0.270290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    11.373423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3995.046867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     0.575568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     0.800568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     1.965265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     3.762271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.094401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     0.725507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     0.019866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     0.423813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     0.049327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     0.496492                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.017803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.002777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.975353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998349                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4031                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2918                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984131                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  93207269                       # Number of tag accesses
system.l2.tags.data_accesses                 93207269                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1172044                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1172044                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         9473                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9473                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         5318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          454                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5868                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         2586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         3157                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst          326                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst          349                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8739                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1103235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         2781                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data          197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data          208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1107998                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          494                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          160                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          408                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          271                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         2586                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1108553                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1046                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1008                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         3157                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3235                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          373                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst          326                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          197                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst          349                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          208                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1122605                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          494                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          160                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          408                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          271                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         2586                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1108553                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1046                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1008                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         3157                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3235                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          373                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          234                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst          326                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          197                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst          349                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          208                       # number of overall hits
system.l2.overall_hits::total                 1122605                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          189                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data           46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data           44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                540                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              134                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           39                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        42123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          569                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         6409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           29                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49238                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         5240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1747                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8271                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           84                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      4512293                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          768                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         3260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4516965                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          421                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          194                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          235                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         5240                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      4554416                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          577                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1337                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1747                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         9669                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          291                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           54                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           78                       # number of demand (read+write) misses
system.l2.demand_misses::total                4574474                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          421                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          123                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          194                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          235                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         5240                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      4554416                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          577                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1337                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1747                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         9669                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          291                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           54                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           78                       # number of overall misses
system.l2.overall_misses::total               4574474                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1172044                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1172044                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         9473                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9473                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              548                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        47441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         6863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           26                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             55106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         7826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1623                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         4904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst          385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17010                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data          226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data          487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      5615528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         6041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data          499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data          227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data          257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5624963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          915                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          602                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          506                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         7826                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      5662969                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1623                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2345                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         4904                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        12904                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst          385                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          525                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst          356                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst          399                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          286                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5697079                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          915                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          602                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          506                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         7826                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      5662969                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1623                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2345                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         4904                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        12904                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst          385                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          525                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst          356                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst          399                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          286                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5697079                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.943396                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.977778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.985401                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.971014                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.684211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.887903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.879444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.933848                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.893514                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.460109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.322259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.669563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.355514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.356240                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.031169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.084270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.125313                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.486243                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.371681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.443532                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.803539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.452297                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.539646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.531062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.132159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.190661                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.803021                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.460109                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.434629                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.322259                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.464427                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.669563                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.804245                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.355514                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.570149                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.356240                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.749303                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.031169                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.554286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.084270                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.215139                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.125313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.272727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.802951                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.460109                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.434629                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.322259                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.464427                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.669563                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.804245                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.355514                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.570149                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.356240                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.749303                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.031169                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.554286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.084270                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.215139                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.125313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.272727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.802951                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1137723                       # number of writebacks
system.l2.writebacks::total                   1137723                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 748                       # Transaction distribution
system.membus.trans_dist::ReadResp            4525987                       # Transaction distribution
system.membus.trans_dist::WriteReq               1213                       # Transaction distribution
system.membus.trans_dist::WriteResp              1213                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1138875                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3383735                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              727                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            291                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             701                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49311                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49211                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4525239                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13672171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13676093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13679555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        73920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        73920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    365578880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    365587473                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               365661393                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           9101294                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 9101294    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             9101294                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               75643                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              41803                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              117446                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              37354                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          37354                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               166034629                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             358990                       # Number of instructions committed
system.switch_cpus0.committedOps               358990                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       345076                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              23870                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        25178                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              345076                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       456750                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       269901                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               117778                       # number of memory refs
system.switch_cpus0.num_load_insts              75889                       # Number of load instructions
system.switch_cpus0.num_store_insts             41889                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      165676495.410810                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      358133.589190                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.002157                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.997843                       # Percentage of idle cycles
system.switch_cpus0.Branches                    54786                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         1568      0.44%      0.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           223375     62.22%     62.66% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             890      0.25%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           79680     22.20%     85.10% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          42060     11.72%     96.82% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         11417      3.18%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            358990                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               32767                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              17039                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               49806                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              17833                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          17833                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               166034626                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             152360                       # Number of instructions committed
system.switch_cpus1.committedOps               152360                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       146423                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               6154                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        11544                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              146423                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads       201557                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       116432                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                49892                       # number of memory refs
system.switch_cpus1.num_load_insts              32767                       # Number of load instructions
system.switch_cpus1.num_store_insts             17125                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      165882677.598700                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      151948.401300                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000915                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999085                       # Percentage of idle cycles
system.switch_cpus1.Branches                    20688                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          818      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            94437     61.98%     62.52% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             597      0.39%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           33317     21.87%     84.78% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          17125     11.24%     96.02% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6066      3.98%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            152360                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            24590792                       # DTB read hits
system.switch_cpus2.dtb.read_misses           3033924                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        26929199                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           11225828                       # DTB write hits
system.switch_cpus2.dtb.write_misses            37052                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       10906384                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            35816620                       # DTB hits
system.switch_cpus2.dtb.data_misses           3070976                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        37835583                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          161867052                       # ITB hits
system.switch_cpus2.itb.fetch_misses              322                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      161867374                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               165982329                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          162767127                       # Number of instructions committed
system.switch_cpus2.committedOps            162767127                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    138968077                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       8400954                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            3776036                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     17928164                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           138968077                       # number of integer instructions
system.switch_cpus2.num_fp_insts              8400954                       # number of float instructions
system.switch_cpus2.num_int_register_reads    177616087                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    103881325                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     10800546                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      8400474                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             39350025                       # number of memory refs
system.switch_cpus2.num_load_insts           28086923                       # Number of load instructions
system.switch_cpus2.num_store_insts          11263102                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      550622.545184                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      165431706.454816                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.996683                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.003317                       # Percentage of idle cycles
system.switch_cpus2.Branches                 23692579                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     12911981      7.79%      7.79% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         71908417     43.36%     51.15% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           16438      0.01%     51.16% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     51.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        6400149      3.86%     55.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              2      0.00%     55.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2000004      1.21%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        30571507     18.43%     74.66% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       11263410      6.79%     81.45% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      30766190     18.55%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         165838115                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               49605                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              27779                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               77384                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              40664                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          40789                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               166018943                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             249222                       # Number of instructions committed
system.switch_cpus3.committedOps               249222                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       238563                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               7571                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        24135                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              238563                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       319245                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       184676                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                78577                       # number of memory refs
system.switch_cpus3.num_load_insts              50489                       # Number of load instructions
system.switch_cpus3.num_store_insts             28088                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      165769855.331583                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      249087.668417                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001500                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998500                       # Percentage of idle cycles
system.switch_cpus3.Branches                    35255                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         3578      1.43%      1.43% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           153017     61.30%     62.74% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.21%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.01%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           52068     20.86%     83.81% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          28098     11.26%     95.07% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         12307      4.93%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            249607                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits              108788                       # DTB read hits
system.switch_cpus4.dtb.read_misses               371                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus4.dtb.write_hits             102217                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              211005                       # DTB hits
system.switch_cpus4.dtb.data_misses               477                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             179377                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         179529                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               166424717                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             565456                       # Number of instructions committed
system.switch_cpus4.committedOps               565456                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       543066                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              13407                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        55142                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              543066                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads       771716                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       380740                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               212207                       # number of memory refs
system.switch_cpus4.num_load_insts             109627                       # Number of load instructions
system.switch_cpus4.num_store_insts            102580                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      165858596.293772                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      566120.706228                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.003402                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.996598                       # Percentage of idle cycles
system.switch_cpus4.Branches                    73940                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        10533      1.86%      1.86% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           323060     57.08%     58.95% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             940      0.17%     59.11% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.11% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.21%     59.32% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.32% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.32% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.04%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus4.op_class::MemRead          112429     19.87%     79.22% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite         102651     18.14%     97.36% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         14926      2.64%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            565938                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               25618                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              14154                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               39772                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              17671                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          17671                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               166020574                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             113370                       # Number of instructions committed
system.switch_cpus5.committedOps               113370                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       107961                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               4866                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts         7473                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              107961                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads       146238                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes        85569                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39858                       # number of memory refs
system.switch_cpus5.num_load_insts              25618                       # Number of load instructions
system.switch_cpus5.num_store_insts             14240                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      165907541.795693                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      113032.204307                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000681                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999319                       # Percentage of idle cycles
system.switch_cpus5.Branches                    14870                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass          765      0.67%      0.67% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            65772     58.02%     58.69% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             429      0.38%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26170     23.08%     82.15% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          14240     12.56%     94.71% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          5994      5.29%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            113370                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               25337                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              14089                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               39426                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              17599                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          17599                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               166020925                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             112339                       # Number of instructions committed
system.switch_cpus6.committedOps               112339                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       106966                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               4842                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts         7271                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              106966                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       144958                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        84841                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                39512                       # number of memory refs
system.switch_cpus6.num_load_insts              25337                       # Number of load instructions
system.switch_cpus6.num_store_insts             14175                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      165908921.267298                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      112003.732702                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000675                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999325                       # Percentage of idle cycles
system.switch_cpus6.Branches                    14629                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          761      0.68%      0.68% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            65134     57.98%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             427      0.38%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           25880     23.04%     82.07% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          14175     12.62%     94.69% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          5962      5.31%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            112339                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits               25771                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits              14197                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits               39968                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits              17707                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses          17707                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               166017934                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts             113873                       # Number of instructions committed
system.switch_cpus7.committedOps               113873                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses       108448                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls               4874                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts         7594                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts              108448                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads       146853                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes        85894                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                40054                       # number of memory refs
system.switch_cpus7.num_load_insts              25771                       # Number of load instructions
system.switch_cpus7.num_store_insts             14283                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      165904401.719087                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      113532.280913                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000684                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999316                       # Percentage of idle cycles
system.switch_cpus7.Branches                    15008                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass          765      0.67%      0.67% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu            66060     58.01%     58.68% # Class of executed instruction
system.switch_cpus7.op_class::IntMult             429      0.38%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus7.op_class::MemRead           26325     23.12%     82.18% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite          14284     12.54%     94.72% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess          6010      5.28%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total            113873                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     11399670                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5525656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       499597                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          56609                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        43922                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        12687                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                748                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5645677                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1213                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1172044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9473                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4192643                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             708                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           295                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1003                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            55206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           55206                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17010                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5627919                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         2057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         4976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        21224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     16679322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        12760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        38699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         1908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         1102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         1301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16780358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        73088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        67195                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        40768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        67568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       857472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    436903662                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       137984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       227840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       502784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1368232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        49968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        23104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        25200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        34048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        29744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              440434321                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4578781                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         15980409                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087529                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.488697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15272765     95.57%     95.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 346391      2.17%     97.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 161418      1.01%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 135398      0.85%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  34829      0.22%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  10397      0.07%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   3308      0.02%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  15051      0.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    852      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15980409                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
