$date
	Sat Sep  3 14:29:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q1a_tb $end
$var wire 1 ! lhs $end
$var reg 1 " A $end
$scope module q1a $end
$var wire 1 " A $end
$var wire 1 ! lhs $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#20
1!
1"
#40
