$date
	Wed Oct 23 18:34:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # d $end
$var reg 1 $ en $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var wire 1 % rst $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
1$
x#
0"
1!
$end
#10
0#
0$
0%
#20
1#
#30
0#
1$
#40
0!
1"
1#
#50
