RADIX hex
CDEBUG 0
DEBUGVARS {dx_in IN transactor_dx_in 0 dy_in IN transactor_dy_in 0 magn OUT transactor_magn 0 angle OUT transactor_angle 0 widthIn IN transactor_widthIn 0 heightIn IN transactor_heightIn 0 }
WAVELIST {{DUT dx_in:rsc dx_in_rsc_rdy {scverify_top rtl dx_in_rsc_rdy} {}} {DUT dx_in:rsc dx_in_rsc_vld {scverify_top rtl dx_in_rsc_vld} {}} {DUT dx_in:rsc dx_in_rsc_dat {scverify_top rtl dx_in_rsc_dat} {}} {DUT dy_in:rsc dy_in_rsc_rdy {scverify_top rtl dy_in_rsc_rdy} {}} {DUT dy_in:rsc dy_in_rsc_vld {scverify_top rtl dy_in_rsc_vld} {}} {DUT dy_in:rsc dy_in_rsc_dat {scverify_top rtl dy_in_rsc_dat} {}} {DUT magn:rsc magn_rsc_rdy {scverify_top rtl magn_rsc_rdy} {}} {DUT magn:rsc magn_rsc_vld {scverify_top rtl magn_rsc_vld} {}} {DUT magn:rsc magn_rsc_dat {scverify_top rtl magn_rsc_dat} {}} {DUT angle:rsc angle_rsc_rdy {scverify_top rtl angle_rsc_rdy} {}} {DUT angle:rsc angle_rsc_vld {scverify_top rtl angle_rsc_vld} {}} {DUT angle:rsc angle_rsc_dat {scverify_top rtl angle_rsc_dat} {}} {DUT widthIn:rsc widthIn_rsc_dat {scverify_top rtl widthIn_rsc_dat} {}} {DUT heightIn:rsc heightIn_rsc_dat {scverify_top rtl heightIn_rsc_dat} {}} {DUT {} widthIn_triosy_lz {scverify_top rtl widthIn_triosy_lz} {}} {DUT {} heightIn_triosy_lz {scverify_top rtl heightIn_triosy_lz} {}} {OutputCompare magn magn-TRANS# {scverify_top user_tb magn_comp _compare_cnt_sig} blue} {OutputCompare magn magn-GOLDEN {scverify_top user_tb magn_comp _golden_sig} {}} {OutputCompare magn magn-DUT {scverify_top user_tb magn_comp _dut_sig} {}} {OutputCompare magn magn-ERR# {scverify_top user_tb magn_comp _error_cnt_sig} red} {OutputCompare angle angle-TRANS# {scverify_top user_tb angle_comp _compare_cnt_sig} blue} {OutputCompare angle angle-GOLDEN {scverify_top user_tb angle_comp _golden_sig} {}} {OutputCompare angle angle-DUT {scverify_top user_tb angle_comp _dut_sig} {}} {OutputCompare angle angle-ERR# {scverify_top user_tb angle_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench arst_n {scverify_top rtl arst_n} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} EdgeDetect_IP_EdgeDetect_MagAng_run_inst {scverify_top rtl EdgeDetect_IP_EdgeDetect_MagAng_run_inst EdgeDetect_IP_EdgeDetect_MagAng_run_staller_inst run_wen} {}} {Active_Processes idle design_is_idle_reg {scverify_top TLS_design_is_idle_reg} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
STALL_CTRLS_ADDED 1
