/* LDO=4 */
#define TGT_DDR_LDO4_52 { .vcore = 0x4, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_78 { .vcore = 0x4, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x6b, .ddr_dqs_ctrl = 0x6b2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_89 { .vcore = 0x4, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x5d, .ddr_dqs_ctrl = 0x5d1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_104 { .vcore = 0x4, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x50, .ddr_dqs_ctrl = 0x501818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_113 { .vcore = 0x4, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x49, .ddr_dqs_ctrl = 0x491616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_125 { .vcore = 0x4, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x42, .ddr_dqs_ctrl = 0x421414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_139 { .vcore = 0x4, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x3b, .ddr_dqs_ctrl = 0x3b1212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_156 { .vcore = 0x4, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x34, .ddr_dqs_ctrl = 0x341010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_178 { .vcore = 0x4, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x2d, .ddr_dqs_ctrl = 0x2d0e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_208 { .vcore = 0x4, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x26, .ddr_dqs_ctrl = 0x260c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* LDO=5 */
#define TGT_DDR_LDO5_52 { .vcore = 0x5, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_78 { .vcore = 0x5, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x63, .ddr_dqs_ctrl = 0x632020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_89 { .vcore = 0x5, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x55, .ddr_dqs_ctrl = 0x551c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_104 { .vcore = 0x5, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x49, .ddr_dqs_ctrl = 0x491818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_113 { .vcore = 0x5, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x43, .ddr_dqs_ctrl = 0x431616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_125 { .vcore = 0x5, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x3c, .ddr_dqs_ctrl = 0x3c1414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_139 { .vcore = 0x5, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x36, .ddr_dqs_ctrl = 0x361212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_156 { .vcore = 0x5, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x30, .ddr_dqs_ctrl = 0x301010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_178 { .vcore = 0x5, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x29, .ddr_dqs_ctrl = 0x290e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_208 { .vcore = 0x5, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x23, .ddr_dqs_ctrl = 0x230c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* LDO=6 */
#define TGT_DDR_LDO6_52 { .vcore = 0x6, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_78 { .vcore = 0x6, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x59, .ddr_dqs_ctrl = 0x592020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_89 { .vcore = 0x6, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x4d, .ddr_dqs_ctrl = 0x4d1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_104 { .vcore = 0x6, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x42, .ddr_dqs_ctrl = 0x421818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_113 { .vcore = 0x6, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x3c, .ddr_dqs_ctrl = 0x3c1616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_125 { .vcore = 0x6, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x37, .ddr_dqs_ctrl = 0x371414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_139 { .vcore = 0x6, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x31, .ddr_dqs_ctrl = 0x311212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_156 { .vcore = 0x6, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x2b, .ddr_dqs_ctrl = 0x2b1010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_178 { .vcore = 0x6, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x25, .ddr_dqs_ctrl = 0x250e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_208 { .vcore = 0x6, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x20, .ddr_dqs_ctrl = 0x200c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* LDO=7 */
#define TGT_DDR_LDO7_52 { .vcore = 0x7, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x79, .ddr_dqs_ctrl = 0x793030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_78 { .vcore = 0x7, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x4f, .ddr_dqs_ctrl = 0x4f2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_89 { .vcore = 0x7, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x45, .ddr_dqs_ctrl = 0x451c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_104 { .vcore = 0x7, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x3b, .ddr_dqs_ctrl = 0x3b1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_113 { .vcore = 0x7, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x36, .ddr_dqs_ctrl = 0x361616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_125 { .vcore = 0x7, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x30, .ddr_dqs_ctrl = 0x301414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_139 { .vcore = 0x7, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x2c, .ddr_dqs_ctrl = 0x2c1212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_156 { .vcore = 0x7, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x26, .ddr_dqs_ctrl = 0x261010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_178 { .vcore = 0x7, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x21, .ddr_dqs_ctrl = 0x210e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_208 { .vcore = 0x7, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x1c, .ddr_dqs_ctrl = 0x1c0c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* LDO=8 */
#define TGT_DDR_LDO8_52 { .vcore = 0x8, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x6b, .ddr_dqs_ctrl = 0x6b3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_78 { .vcore = 0x8, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x46, .ddr_dqs_ctrl = 0x462020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_89 { .vcore = 0x8, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x3d, .ddr_dqs_ctrl = 0x3d1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_104 { .vcore = 0x8, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x34, .ddr_dqs_ctrl = 0x341818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_113 { .vcore = 0x8, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x2f, .ddr_dqs_ctrl = 0x2f1616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_125 { .vcore = 0x8, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x2a, .ddr_dqs_ctrl = 0x2a1414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_139 { .vcore = 0x8, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x26, .ddr_dqs_ctrl = 0x261212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_156 { .vcore = 0x8, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x21, .ddr_dqs_ctrl = 0x211010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_178 { .vcore = 0x8, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x1d, .ddr_dqs_ctrl = 0x1d0e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_208 { .vcore = 0x8, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x18, .ddr_dqs_ctrl = 0x180c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* LDO=9 */
#define TGT_DDR_LDO9_52 { .vcore = 0x9, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x5b, .ddr_dqs_ctrl = 0x5b3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_78 { .vcore = 0x9, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x3c, .ddr_dqs_ctrl = 0x3c2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_89 { .vcore = 0x9, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x34, .ddr_dqs_ctrl = 0x341c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_104 { .vcore = 0x9, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x2c, .ddr_dqs_ctrl = 0x2c1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_113 { .vcore = 0x9, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x28, .ddr_dqs_ctrl = 0x281616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_125 { .vcore = 0x9, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x24, .ddr_dqs_ctrl = 0x241414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_139 { .vcore = 0x9, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x21, .ddr_dqs_ctrl = 0x211212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_156 { .vcore = 0x9, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x1d, .ddr_dqs_ctrl = 0x1d1010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_178 { .vcore = 0x9, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x18, .ddr_dqs_ctrl = 0x180e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_208 { .vcore = 0x9, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x14, .ddr_dqs_ctrl = 0x140c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=4 */
#define TGT_DDR_DCDC4_52 { .vcore = 0x84, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x5e, .ddr_dqs_ctrl = 0x5e3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_78 { .vcore = 0x84, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x3e, .ddr_dqs_ctrl = 0x3e2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_89 { .vcore = 0x84, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x36, .ddr_dqs_ctrl = 0x361c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_104 { .vcore = 0x84, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x2e, .ddr_dqs_ctrl = 0x2e1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_113 { .vcore = 0x84, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x29, .ddr_dqs_ctrl = 0x291616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_125 { .vcore = 0x84, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x25, .ddr_dqs_ctrl = 0x251414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_139 { .vcore = 0x84, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x22, .ddr_dqs_ctrl = 0x221212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_156 { .vcore = 0x84, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x1e, .ddr_dqs_ctrl = 0x1e1010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_178 { .vcore = 0x84, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x1a, .ddr_dqs_ctrl = 0x1a0e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_208 { .vcore = 0x84, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x15, .ddr_dqs_ctrl = 0x150c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=5 */
#define TGT_DDR_DCDC5_52 { .vcore = 0x85, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x6f, .ddr_dqs_ctrl = 0x6f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_78 { .vcore = 0x85, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x49, .ddr_dqs_ctrl = 0x492020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_89 { .vcore = 0x85, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x3f, .ddr_dqs_ctrl = 0x3f1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_104 { .vcore = 0x85, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x36, .ddr_dqs_ctrl = 0x361818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_113 { .vcore = 0x85, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x31, .ddr_dqs_ctrl = 0x311616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_125 { .vcore = 0x85, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x2c, .ddr_dqs_ctrl = 0x2c1414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_139 { .vcore = 0x85, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x28, .ddr_dqs_ctrl = 0x281212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_156 { .vcore = 0x85, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x23, .ddr_dqs_ctrl = 0x231010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_178 { .vcore = 0x85, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x1e, .ddr_dqs_ctrl = 0x1e0e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_208 { .vcore = 0x85, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x19, .ddr_dqs_ctrl = 0x190c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=6 */
#define TGT_DDR_DCDC6_52 { .vcore = 0x86, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7d, .ddr_dqs_ctrl = 0x7d3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_78 { .vcore = 0x86, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x52, .ddr_dqs_ctrl = 0x522020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_89 { .vcore = 0x86, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x48, .ddr_dqs_ctrl = 0x481c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_104 { .vcore = 0x86, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x3d, .ddr_dqs_ctrl = 0x3d1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_113 { .vcore = 0x86, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x38, .ddr_dqs_ctrl = 0x381616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_125 { .vcore = 0x86, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x33, .ddr_dqs_ctrl = 0x331414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_139 { .vcore = 0x86, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x2d, .ddr_dqs_ctrl = 0x2d1212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_156 { .vcore = 0x86, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x28, .ddr_dqs_ctrl = 0x281010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_178 { .vcore = 0x86, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x23, .ddr_dqs_ctrl = 0x230e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_208 { .vcore = 0x86, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x1d, .ddr_dqs_ctrl = 0x1d0c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=7 */
#define TGT_DDR_DCDC7_52 { .vcore = 0x87, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_78 { .vcore = 0x87, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x5f, .ddr_dqs_ctrl = 0x5f2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_89 { .vcore = 0x87, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x53, .ddr_dqs_ctrl = 0x531c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_104 { .vcore = 0x87, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x47, .ddr_dqs_ctrl = 0x471818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_113 { .vcore = 0x87, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x41, .ddr_dqs_ctrl = 0x411616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_125 { .vcore = 0x87, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x3b, .ddr_dqs_ctrl = 0x3b1414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_139 { .vcore = 0x87, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x34, .ddr_dqs_ctrl = 0x341212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_156 { .vcore = 0x87, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x2e, .ddr_dqs_ctrl = 0x2e1010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_178 { .vcore = 0x87, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x28, .ddr_dqs_ctrl = 0x280e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_208 { .vcore = 0x87, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x22, .ddr_dqs_ctrl = 0x220c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=8 */
#define TGT_DDR_DCDC8_52 { .vcore = 0x88, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_78 { .vcore = 0x88, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x6b, .ddr_dqs_ctrl = 0x6b2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_89 { .vcore = 0x88, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x5c, .ddr_dqs_ctrl = 0x5c1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_104 { .vcore = 0x88, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x4f, .ddr_dqs_ctrl = 0x4f1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_113 { .vcore = 0x88, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x48, .ddr_dqs_ctrl = 0x481616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_125 { .vcore = 0x88, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x42, .ddr_dqs_ctrl = 0x421414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_139 { .vcore = 0x88, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x3b, .ddr_dqs_ctrl = 0x3b1212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_156 { .vcore = 0x88, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x34, .ddr_dqs_ctrl = 0x341010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_178 { .vcore = 0x88, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x2d, .ddr_dqs_ctrl = 0x2d0e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_208 { .vcore = 0x88, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x26, .ddr_dqs_ctrl = 0x260c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

