
Car_F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c7e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003f1c  0800c978  0800c978  0001c978  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010894  08010894  000302d4  2**0
                  CONTENTS
  4 .ARM          00000008  08010894  08010894  00020894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801089c  0801089c  000302d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801089c  0801089c  0002089c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080108a0  080108a0  000208a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d4  20000000  080108a4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000302d4  2**0
                  CONTENTS
 10 .bss          0000748c  200002d4  200002d4  000302d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000a00  20007760  20007760  000302d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000302d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b0d1  00000000  00000000  00030304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007113  00000000  00000000  0005b3d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00016ed0  00000000  00000000  000624e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000017a8  00000000  00000000  000793b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001ed0  00000000  00000000  0007ab60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002df4b  00000000  00000000  0007ca30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00033104  00000000  00000000  000aa97b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e4e92  00000000  00000000  000dda7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  001c2911  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000059ac  00000000  00000000  001c2964  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d4 	.word	0x200002d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c960 	.word	0x0800c960

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d8 	.word	0x200002d8
 80001cc:	0800c960 	.word	0x0800c960

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = {0};
 8000ffa:	2210      	movs	r2, #16
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4668      	mov	r0, sp
 8001000:	f007 f82e 	bl	8008060 <memset>

    /* USER CODE END ADC1_Init 1 */

    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
    hadc1.Instance = ADC1;
 8001004:	4813      	ldr	r0, [pc, #76]	; (8001054 <MX_ADC1_Init+0x5c>)
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001006:	4a14      	ldr	r2, [pc, #80]	; (8001058 <MX_ADC1_Init+0x60>)
 8001008:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800100c:	e9c0 2300 	strd	r2, r3, [r0]
    hadc1.Init.ContinuousConvMode = DISABLE;
    hadc1.Init.DiscontinuousConvMode = DISABLE;
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
    hadc1.Init.NbrOfConversion = 1;
 8001010:	2401      	movs	r4, #1
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001012:	2300      	movs	r3, #0
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001014:	4a11      	ldr	r2, [pc, #68]	; (800105c <MX_ADC1_Init+0x64>)
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001016:	6083      	str	r3, [r0, #8]
    hadc1.Init.ScanConvMode = DISABLE;
 8001018:	6103      	str	r3, [r0, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 800101a:	7603      	strb	r3, [r0, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 800101c:	f880 3020 	strb.w	r3, [r0, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001020:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001022:	6282      	str	r2, [r0, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001024:	60c3      	str	r3, [r0, #12]
    hadc1.Init.NbrOfConversion = 1;
 8001026:	61c4      	str	r4, [r0, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001028:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800102c:	6144      	str	r4, [r0, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800102e:	f001 fad3 	bl	80025d8 <HAL_ADC_Init>
 8001032:	b108      	cbz	r0, 8001038 <MX_ADC1_Init+0x40>
    {
        Error_Handler();
 8001034:	f000 fbe4 	bl	8001800 <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
    sConfig.Channel = ADC_CHANNEL_4;
 8001038:	2304      	movs	r3, #4
    sConfig.Rank = 1;
    sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800103a:	4806      	ldr	r0, [pc, #24]	; (8001054 <MX_ADC1_Init+0x5c>)
    sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800103c:	9402      	str	r4, [sp, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800103e:	4669      	mov	r1, sp
    sConfig.Rank = 1;
 8001040:	e9cd 3400 	strd	r3, r4, [sp]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001044:	f001 fc48 	bl	80028d8 <HAL_ADC_ConfigChannel>
 8001048:	b108      	cbz	r0, 800104e <MX_ADC1_Init+0x56>
    {
        Error_Handler();
 800104a:	f000 fbd9 	bl	8001800 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 800104e:	b004      	add	sp, #16
 8001050:	bd10      	pop	{r4, pc}
 8001052:	bf00      	nop
 8001054:	200002f0 	.word	0x200002f0
 8001058:	40012000 	.word	0x40012000
 800105c:	0f000001 	.word	0x0f000001

08001060 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001060:	b510      	push	{r4, lr}
 8001062:	4604      	mov	r4, r0
 8001064:	b088      	sub	sp, #32

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001066:	2214      	movs	r2, #20
 8001068:	2100      	movs	r1, #0
 800106a:	a803      	add	r0, sp, #12
 800106c:	f006 fff8 	bl	8008060 <memset>
    if(adcHandle->Instance==ADC1)
 8001070:	6822      	ldr	r2, [r4, #0]
 8001072:	4b12      	ldr	r3, [pc, #72]	; (80010bc <HAL_ADC_MspInit+0x5c>)
 8001074:	429a      	cmp	r2, r3
 8001076:	d11e      	bne.n	80010b6 <HAL_ADC_MspInit+0x56>
    {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
        /* ADC1 clock enable */
        __HAL_RCC_ADC1_CLK_ENABLE();
 8001078:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 800107c:	2100      	movs	r1, #0
 800107e:	9101      	str	r1, [sp, #4]
 8001080:	6c5a      	ldr	r2, [r3, #68]	; 0x44
        PA4         ------> ADC1_IN4
        */
        GPIO_InitStruct.Pin = BatteryLevel_Pin;
        GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        HAL_GPIO_Init(BatteryLevel_GPIO_Port, &GPIO_InitStruct);
 8001082:	480f      	ldr	r0, [pc, #60]	; (80010c0 <HAL_ADC_MspInit+0x60>)
        __HAL_RCC_ADC1_CLK_ENABLE();
 8001084:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001088:	645a      	str	r2, [r3, #68]	; 0x44
 800108a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800108c:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8001090:	9201      	str	r2, [sp, #4]
 8001092:	9a01      	ldr	r2, [sp, #4]
        __HAL_RCC_GPIOA_CLK_ENABLE();
 8001094:	9102      	str	r1, [sp, #8]
 8001096:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001098:	f042 0201 	orr.w	r2, r2, #1
 800109c:	631a      	str	r2, [r3, #48]	; 0x30
 800109e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a0:	f003 0301 	and.w	r3, r3, #1
 80010a4:	9302      	str	r3, [sp, #8]
 80010a6:	9b02      	ldr	r3, [sp, #8]
        GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010a8:	2210      	movs	r2, #16
 80010aa:	2303      	movs	r3, #3
        HAL_GPIO_Init(BatteryLevel_GPIO_Port, &GPIO_InitStruct);
 80010ac:	a903      	add	r1, sp, #12
        GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ae:	e9cd 2303 	strd	r2, r3, [sp, #12]
        HAL_GPIO_Init(BatteryLevel_GPIO_Port, &GPIO_InitStruct);
 80010b2:	f001 feef 	bl	8002e94 <HAL_GPIO_Init>

    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
    }
}
 80010b6:	b008      	add	sp, #32
 80010b8:	bd10      	pop	{r4, pc}
 80010ba:	bf00      	nop
 80010bc:	40012000 	.word	0x40012000
 80010c0:	40020000 	.word	0x40020000

080010c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010c4:	b507      	push	{r0, r1, r2, lr}

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010c6:	4b18      	ldr	r3, [pc, #96]	; (8001128 <MX_DMA_Init+0x64>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	9200      	str	r2, [sp, #0]
 80010cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80010ce:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 80010d2:	6319      	str	r1, [r3, #48]	; 0x30
 80010d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80010d6:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80010da:	9100      	str	r1, [sp, #0]
 80010dc:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010de:	9201      	str	r2, [sp, #4]
 80010e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80010e2:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
 80010e6:	6319      	str	r1, [r3, #48]	; 0x30
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010ee:	9301      	str	r3, [sp, #4]

    /* DMA interrupt init */
    /* DMA1_Stream4_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 14, 0);
 80010f0:	210e      	movs	r1, #14
 80010f2:	200f      	movs	r0, #15
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010f4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 14, 0);
 80010f6:	f001 fc93 	bl	8002a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80010fa:	200f      	movs	r0, #15
 80010fc:	f001 fcc2 	bl	8002a84 <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream3_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 14, 0);
 8001100:	2200      	movs	r2, #0
 8001102:	210e      	movs	r1, #14
 8001104:	203b      	movs	r0, #59	; 0x3b
 8001106:	f001 fc8b 	bl	8002a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800110a:	203b      	movs	r0, #59	; 0x3b
 800110c:	f001 fcba 	bl	8002a84 <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream6_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 14, 0);
 8001110:	2200      	movs	r2, #0
 8001112:	210e      	movs	r1, #14
 8001114:	2045      	movs	r0, #69	; 0x45
 8001116:	f001 fc83 	bl	8002a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800111a:	2045      	movs	r0, #69	; 0x45

}
 800111c:	b003      	add	sp, #12
 800111e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001122:	f001 bcaf 	b.w	8002a84 <HAL_NVIC_EnableIRQ>
 8001126:	bf00      	nop
 8001128:	40023800 	.word	0x40023800

0800112c <MX_GPIO_Init>:
              * Output
              * EVENT_OUT
              * EXTI
*/
void MX_GPIO_Init(void)
{
 800112c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001130:	b08f      	sub	sp, #60	; 0x3c

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001132:	2214      	movs	r2, #20
 8001134:	2100      	movs	r1, #0
 8001136:	a809      	add	r0, sp, #36	; 0x24
 8001138:	f006 ff92 	bl	8008060 <memset>

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800113c:	2400      	movs	r4, #0
 800113e:	4b5b      	ldr	r3, [pc, #364]	; (80012ac <MX_GPIO_Init+0x180>)
 8001140:	9401      	str	r4, [sp, #4]
 8001142:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
    __HAL_RCC_GPIOG_CLK_ENABLE();
    __HAL_RCC_GPIOD_CLK_ENABLE();

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOF, Motor_1_IN1_Pin|Motor_1_IN2_Pin|Motor_2_IN1_Pin|Motor_2_IN2_Pin
 8001144:	4f5a      	ldr	r7, [pc, #360]	; (80012b0 <MX_GPIO_Init+0x184>)
                                                    |Motor_3_IN1_Pin|Motor_3_IN2_Pin|LED2_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOG, Motor_4_IN1_Pin|Motor_4_IN2_Pin|Motor_F_STBY_Pin|Motor_B_STBY_Pin
 8001146:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80012c0 <MX_GPIO_Init+0x194>
                                                    |LCD_PWR_Pin|LCD_RST_Pin|LCD_WR_RS_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(W25QXX_CS_GPIO_Port, W25QXX_CS_Pin, GPIO_PIN_RESET);
 800114a:	4e5a      	ldr	r6, [pc, #360]	; (80012b4 <MX_GPIO_Init+0x188>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800114c:	f042 0210 	orr.w	r2, r2, #16
 8001150:	631a      	str	r2, [r3, #48]	; 0x30
 8001152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001154:	f002 0210 	and.w	r2, r2, #16
 8001158:	9201      	str	r2, [sp, #4]
 800115a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800115c:	9402      	str	r4, [sp, #8]
 800115e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001160:	f042 0204 	orr.w	r2, r2, #4
 8001164:	631a      	str	r2, [r3, #48]	; 0x30
 8001166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001168:	f002 0204 	and.w	r2, r2, #4
 800116c:	9202      	str	r2, [sp, #8]
 800116e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001170:	9403      	str	r4, [sp, #12]
 8001172:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001174:	f042 0220 	orr.w	r2, r2, #32
 8001178:	631a      	str	r2, [r3, #48]	; 0x30
 800117a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800117c:	f002 0220 	and.w	r2, r2, #32
 8001180:	9203      	str	r2, [sp, #12]
 8001182:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001184:	9404      	str	r4, [sp, #16]
 8001186:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001188:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800118c:	631a      	str	r2, [r3, #48]	; 0x30
 800118e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001190:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001194:	9204      	str	r2, [sp, #16]
 8001196:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001198:	9405      	str	r4, [sp, #20]
 800119a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800119c:	f042 0201 	orr.w	r2, r2, #1
 80011a0:	631a      	str	r2, [r3, #48]	; 0x30
 80011a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011a4:	f002 0201 	and.w	r2, r2, #1
 80011a8:	9205      	str	r2, [sp, #20]
 80011aa:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ac:	9406      	str	r4, [sp, #24]
 80011ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011b0:	f042 0202 	orr.w	r2, r2, #2
 80011b4:	631a      	str	r2, [r3, #48]	; 0x30
 80011b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011b8:	f002 0202 	and.w	r2, r2, #2
 80011bc:	9206      	str	r2, [sp, #24]
 80011be:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80011c0:	9407      	str	r4, [sp, #28]
 80011c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011c8:	631a      	str	r2, [r3, #48]	; 0x30
 80011ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011cc:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80011d0:	9207      	str	r2, [sp, #28]
 80011d2:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011d4:	9408      	str	r4, [sp, #32]
 80011d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011d8:	f042 0208 	orr.w	r2, r2, #8
 80011dc:	631a      	str	r2, [r3, #48]	; 0x30
 80011de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e0:	f003 0308 	and.w	r3, r3, #8
 80011e4:	9308      	str	r3, [sp, #32]
    HAL_GPIO_WritePin(GPIOF, Motor_1_IN1_Pin|Motor_1_IN2_Pin|Motor_2_IN1_Pin|Motor_2_IN2_Pin
 80011e6:	4622      	mov	r2, r4
 80011e8:	4638      	mov	r0, r7
 80011ea:	f240 41fc 	movw	r1, #1276	; 0x4fc
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ee:	9b08      	ldr	r3, [sp, #32]
    HAL_GPIO_WritePin(GPIOF, Motor_1_IN1_Pin|Motor_1_IN2_Pin|Motor_2_IN1_Pin|Motor_2_IN2_Pin
 80011f0:	f001 ff30 	bl	8003054 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOG, Motor_4_IN1_Pin|Motor_4_IN2_Pin|Motor_F_STBY_Pin|Motor_B_STBY_Pin
 80011f4:	4622      	mov	r2, r4
 80011f6:	4648      	mov	r0, r9
 80011f8:	217f      	movs	r1, #127	; 0x7f
 80011fa:	f001 ff2b 	bl	8003054 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(W25QXX_CS_GPIO_Port, W25QXX_CS_Pin, GPIO_PIN_RESET);
 80011fe:	4622      	mov	r2, r4
 8001200:	4630      	mov	r0, r6
 8001202:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001206:	f001 ff25 	bl	8003054 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = Key_Stop_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800120a:	2501      	movs	r5, #1
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800120c:	2208      	movs	r2, #8
 800120e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
    HAL_GPIO_Init(Key_Stop_GPIO_Port, &GPIO_InitStruct);
 8001212:	a909      	add	r1, sp, #36	; 0x24
 8001214:	4828      	ldr	r0, [pc, #160]	; (80012b8 <MX_GPIO_Init+0x18c>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001216:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001218:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(Key_Stop_GPIO_Port, &GPIO_InitStruct);
 800121c:	f001 fe3a 	bl	8002e94 <HAL_GPIO_Init>

    /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                                                     PFPin PFPin PFPin */
    GPIO_InitStruct.Pin = Motor_1_IN1_Pin|Motor_1_IN2_Pin|Motor_2_IN1_Pin|Motor_2_IN2_Pin
 8001220:	f240 43fc 	movw	r3, #1276	; 0x4fc
                                                    |Motor_3_IN1_Pin|Motor_3_IN2_Pin|LED2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001224:	a909      	add	r1, sp, #36	; 0x24
 8001226:	4638      	mov	r0, r7
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001228:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24

    /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = SIM_SD_Inser_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800122c:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001230:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001234:	f001 fe2e 	bl	8002e94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SIM_SD_Inser_Pin;
 8001238:	f44f 7380 	mov.w	r3, #256	; 0x100
    HAL_GPIO_Init(SIM_SD_Inser_GPIO_Port, &GPIO_InitStruct);
 800123c:	a909      	add	r1, sp, #36	; 0x24
 800123e:	4638      	mov	r0, r7
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001240:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001244:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    HAL_GPIO_Init(SIM_SD_Inser_GPIO_Port, &GPIO_InitStruct);
 8001248:	f001 fe24 	bl	8002e94 <HAL_GPIO_Init>

    /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                                                     PGPin PGPin PGPin */
    GPIO_InitStruct.Pin = Motor_4_IN1_Pin|Motor_4_IN2_Pin|Motor_F_STBY_Pin|Motor_B_STBY_Pin
 800124c:	237f      	movs	r3, #127	; 0x7f
                                                    |LCD_PWR_Pin|LCD_RST_Pin|LCD_WR_RS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800124e:	a909      	add	r1, sp, #36	; 0x24
 8001250:	4648      	mov	r0, r9
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001252:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800125a:	f001 fe1b 	bl	8002e94 <HAL_GPIO_Init>

    /*Configure GPIO pins : PBPin PBPin */
    GPIO_InitStruct.Pin = Infrared1_Pin|Infrared2_Pin;
 800125e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001262:	a909      	add	r1, sp, #36	; 0x24
 8001264:	4630      	mov	r0, r6
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001266:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800126a:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126c:	f001 fe12 	bl	8002e94 <HAL_GPIO_Init>

    /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = W25QXX_CS_Pin;
 8001270:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(W25QXX_CS_GPIO_Port, &GPIO_InitStruct);
 8001274:	a909      	add	r1, sp, #36	; 0x24
 8001276:	4630      	mov	r0, r6
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001278:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127c:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(W25QXX_CS_GPIO_Port, &GPIO_InitStruct);
 8001280:	f001 fe08 	bl	8002e94 <HAL_GPIO_Init>

    /*Configure GPIO pins : PDPin PDPin */
    GPIO_InitStruct.Pin = Infrared3_Pin|Infrared4_Pin;
 8001284:	f44f 7340 	mov.w	r3, #768	; 0x300
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001288:	a909      	add	r1, sp, #36	; 0x24
 800128a:	480c      	ldr	r0, [pc, #48]	; (80012bc <MX_GPIO_Init+0x190>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800128c:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800128e:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001292:	f001 fdff 	bl	8002e94 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8001296:	4622      	mov	r2, r4
 8001298:	4641      	mov	r1, r8
 800129a:	2009      	movs	r0, #9
 800129c:	f001 fbc0 	bl	8002a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80012a0:	2009      	movs	r0, #9
 80012a2:	f001 fbef 	bl	8002a84 <HAL_NVIC_EnableIRQ>

}
 80012a6:	b00f      	add	sp, #60	; 0x3c
 80012a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40021400 	.word	0x40021400
 80012b4:	40020400 	.word	0x40020400
 80012b8:	40021000 	.word	0x40021000
 80012bc:	40020c00 	.word	0x40020c00
 80012c0:	40021800 	.word	0x40021800

080012c4 <SystemClock_Config>:
/**
    * @brief System Clock Configuration
    * @retval None
    */
void SystemClock_Config(void)
{
 80012c4:	b510      	push	{r4, lr}
 80012c6:	b094      	sub	sp, #80	; 0x50
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012c8:	2214      	movs	r2, #20
 80012ca:	2100      	movs	r1, #0
 80012cc:	a809      	add	r0, sp, #36	; 0x24
 80012ce:	f006 fec7 	bl	8008060 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012d2:	2214      	movs	r2, #20
 80012d4:	2100      	movs	r1, #0
 80012d6:	a803      	add	r0, sp, #12
 80012d8:	f006 fec2 	bl	8008060 <memset>

    /** Configure the main internal regulator output voltage
    */
    __HAL_RCC_PWR_CLK_ENABLE();
 80012dc:	2300      	movs	r3, #0
 80012de:	4a1f      	ldr	r2, [pc, #124]	; (800135c <SystemClock_Config+0x98>)
 80012e0:	9301      	str	r3, [sp, #4]
 80012e2:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80012e4:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80012e8:	6411      	str	r1, [r2, #64]	; 0x40
 80012ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80012ec:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80012f0:	9201      	str	r2, [sp, #4]
 80012f2:	9a01      	ldr	r2, [sp, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012f4:	4a1a      	ldr	r2, [pc, #104]	; (8001360 <SystemClock_Config+0x9c>)
 80012f6:	9302      	str	r3, [sp, #8]
 80012f8:	6811      	ldr	r1, [r2, #0]
 80012fa:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80012fe:	6011      	str	r1, [r2, #0]
 8001300:	6812      	ldr	r2, [r2, #0]

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001302:	2402      	movs	r4, #2
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001304:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
    RCC_OscInitStruct.PLL.PLLM = 8;
    RCC_OscInitStruct.PLL.PLLN = 168;
 8001308:	2008      	movs	r0, #8
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800130a:	e9cd 430e 	strd	r4, r3, [sp, #56]	; 0x38
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800130e:	9202      	str	r2, [sp, #8]
    RCC_OscInitStruct.PLL.PLLN = 168;
 8001310:	23a8      	movs	r3, #168	; 0xa8
 8001312:	e9cd 0310 	strd	r0, r3, [sp, #64]	; 0x40
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001316:	9a02      	ldr	r2, [sp, #8]
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001318:	9408      	str	r4, [sp, #32]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800131a:	2101      	movs	r1, #1
 800131c:	2210      	movs	r2, #16
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
    RCC_OscInitStruct.PLL.PLLQ = 7;
 800131e:	2307      	movs	r3, #7
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001320:	a808      	add	r0, sp, #32
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001322:	e9cd 120b 	strd	r1, r2, [sp, #44]	; 0x2c
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001326:	9412      	str	r4, [sp, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLQ = 7;
 8001328:	9313      	str	r3, [sp, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800132a:	f001 feb5 	bl	8003098 <HAL_RCC_OscConfig>
 800132e:	b108      	cbz	r0, 8001334 <SystemClock_Config+0x70>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001330:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001332:	e7fe      	b.n	8001332 <SystemClock_Config+0x6e>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001334:	230f      	movs	r3, #15
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001336:	e9cd 3403 	strd	r3, r4, [sp, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800133a:	9005      	str	r0, [sp, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800133c:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8001340:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001344:	2105      	movs	r1, #5
 8001346:	a803      	add	r0, sp, #12
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001348:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800134c:	f002 f882 	bl	8003454 <HAL_RCC_ClockConfig>
 8001350:	b108      	cbz	r0, 8001356 <SystemClock_Config+0x92>
 8001352:	b672      	cpsid	i
	while (1)
 8001354:	e7fe      	b.n	8001354 <SystemClock_Config+0x90>
}
 8001356:	b014      	add	sp, #80	; 0x50
 8001358:	bd10      	pop	{r4, pc}
 800135a:	bf00      	nop
 800135c:	40023800 	.word	0x40023800
 8001360:	40007000 	.word	0x40007000

08001364 <OLED_Proc>:
{
 8001364:	b570      	push	{r4, r5, r6, lr}
	if (uwTick - uwTick_OLED < 500)
 8001366:	4a5b      	ldr	r2, [pc, #364]	; (80014d4 <OLED_Proc+0x170>)
 8001368:	4d5b      	ldr	r5, [pc, #364]	; (80014d8 <OLED_Proc+0x174>)
 800136a:	6811      	ldr	r1, [r2, #0]
 800136c:	682b      	ldr	r3, [r5, #0]
 800136e:	1a5b      	subs	r3, r3, r1
 8001370:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
{
 8001374:	b086      	sub	sp, #24
	if (uwTick - uwTick_OLED < 500)
 8001376:	f0c0 80aa 	bcc.w	80014ce <OLED_Proc+0x16a>
	sprintf(String_Line, "A:%5.1f   B:%5.1f", Motor_Actual_Speeds[0], Motor_Actual_Speeds[1]);
 800137a:	4c58      	ldr	r4, [pc, #352]	; (80014dc <OLED_Proc+0x178>)
	uwTick_OLED = uwTick;
 800137c:	682b      	ldr	r3, [r5, #0]
	sprintf(String_Line, "A:%5.1f   B:%5.1f", Motor_Actual_Speeds[0], Motor_Actual_Speeds[1]);
 800137e:	6820      	ldr	r0, [r4, #0]
	uwTick_OLED = uwTick;
 8001380:	6013      	str	r3, [r2, #0]
	sprintf(String_Line, "A:%5.1f   B:%5.1f", Motor_Actual_Speeds[0], Motor_Actual_Speeds[1]);
 8001382:	f7ff f8e1 	bl	8000548 <__aeabi_f2d>
 8001386:	4602      	mov	r2, r0
 8001388:	460b      	mov	r3, r1
 800138a:	6860      	ldr	r0, [r4, #4]
 800138c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001390:	f7ff f8da 	bl	8000548 <__aeabi_f2d>
 8001394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001398:	e9cd 0100 	strd	r0, r1, [sp]
 800139c:	4950      	ldr	r1, [pc, #320]	; (80014e0 <OLED_Proc+0x17c>)
 800139e:	4851      	ldr	r0, [pc, #324]	; (80014e4 <OLED_Proc+0x180>)
 80013a0:	f007 fce6 	bl	8008d70 <siprintf>
	Screen_ShowStringLine(0, String_Line, Font_Size);
 80013a4:	2218      	movs	r2, #24
 80013a6:	494f      	ldr	r1, [pc, #316]	; (80014e4 <OLED_Proc+0x180>)
 80013a8:	2000      	movs	r0, #0
 80013aa:	f006 fce7 	bl	8007d7c <Screen_ShowStringLine>
	sprintf(String_Line, "C:%5.1f   D:%5.1f", Motor_Actual_Speeds[2], Motor_Actual_Speeds[3]);
 80013ae:	68a0      	ldr	r0, [r4, #8]
 80013b0:	f7ff f8ca 	bl	8000548 <__aeabi_f2d>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	68e0      	ldr	r0, [r4, #12]
	sprintf(String_Line, "A:%5.1f   B:%5.1f", Motor_Expected_Speeds[0], Motor_Expected_Speeds[1]);
 80013ba:	4c4b      	ldr	r4, [pc, #300]	; (80014e8 <OLED_Proc+0x184>)
	sprintf(String_Line, "C:%5.1f   D:%5.1f", Motor_Actual_Speeds[2], Motor_Actual_Speeds[3]);
 80013bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80013c0:	f7ff f8c2 	bl	8000548 <__aeabi_f2d>
 80013c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80013c8:	e9cd 0100 	strd	r0, r1, [sp]
 80013cc:	4947      	ldr	r1, [pc, #284]	; (80014ec <OLED_Proc+0x188>)
 80013ce:	4845      	ldr	r0, [pc, #276]	; (80014e4 <OLED_Proc+0x180>)
 80013d0:	f007 fcce 	bl	8008d70 <siprintf>
	Screen_ShowStringLine(1, String_Line, Font_Size);
 80013d4:	2218      	movs	r2, #24
 80013d6:	4943      	ldr	r1, [pc, #268]	; (80014e4 <OLED_Proc+0x180>)
 80013d8:	2001      	movs	r0, #1
 80013da:	f006 fccf 	bl	8007d7c <Screen_ShowStringLine>
	sprintf(String_Line, "A:%5.1f   B:%5.1f", Motor_Expected_Speeds[0], Motor_Expected_Speeds[1]);
 80013de:	6820      	ldr	r0, [r4, #0]
 80013e0:	f7ff f8b2 	bl	8000548 <__aeabi_f2d>
 80013e4:	4602      	mov	r2, r0
 80013e6:	460b      	mov	r3, r1
 80013e8:	6860      	ldr	r0, [r4, #4]
 80013ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80013ee:	f7ff f8ab 	bl	8000548 <__aeabi_f2d>
 80013f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80013f6:	e9cd 0100 	strd	r0, r1, [sp]
 80013fa:	4939      	ldr	r1, [pc, #228]	; (80014e0 <OLED_Proc+0x17c>)
 80013fc:	4839      	ldr	r0, [pc, #228]	; (80014e4 <OLED_Proc+0x180>)
 80013fe:	f007 fcb7 	bl	8008d70 <siprintf>
	Screen_ShowStringLine(3, String_Line, Font_Size);
 8001402:	2218      	movs	r2, #24
 8001404:	4937      	ldr	r1, [pc, #220]	; (80014e4 <OLED_Proc+0x180>)
 8001406:	2003      	movs	r0, #3
 8001408:	f006 fcb8 	bl	8007d7c <Screen_ShowStringLine>
	sprintf(String_Line, "C:%5.1f   D:%5.1f", Motor_Expected_Speeds[2], Motor_Expected_Speeds[3]);
 800140c:	68a0      	ldr	r0, [r4, #8]
 800140e:	f7ff f89b 	bl	8000548 <__aeabi_f2d>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	68e0      	ldr	r0, [r4, #12]
 8001418:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800141c:	f7ff f894 	bl	8000548 <__aeabi_f2d>
 8001420:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001424:	e9cd 0100 	strd	r0, r1, [sp]
 8001428:	4930      	ldr	r1, [pc, #192]	; (80014ec <OLED_Proc+0x188>)
 800142a:	482e      	ldr	r0, [pc, #184]	; (80014e4 <OLED_Proc+0x180>)
 800142c:	f007 fca0 	bl	8008d70 <siprintf>
	Screen_ShowStringLine(4, String_Line, Font_Size);
 8001430:	2218      	movs	r2, #24
 8001432:	492c      	ldr	r1, [pc, #176]	; (80014e4 <OLED_Proc+0x180>)
 8001434:	2004      	movs	r0, #4
 8001436:	f006 fca1 	bl	8007d7c <Screen_ShowStringLine>
	UpdateInfraredData();
 800143a:	f006 f917 	bl	800766c <UpdateInfraredData>
	sprintf(String_Line, "     %c %c %c %c", Infrared_Datas[Infrared_Right] ? '#' : ' ', Infrared_Datas[Infrared_Center_Right] ? '#' : ' ', Infrared_Datas[Infrared_Center_Left] ? '#' : ' ', Infrared_Datas[Infrared_Left] ? '#' : ' ');
 800143e:	492c      	ldr	r1, [pc, #176]	; (80014f0 <OLED_Proc+0x18c>)
 8001440:	78cb      	ldrb	r3, [r1, #3]
 8001442:	7808      	ldrb	r0, [r1, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	788b      	ldrb	r3, [r1, #2]
 8001448:	7849      	ldrb	r1, [r1, #1]
 800144a:	bf14      	ite	ne
 800144c:	2223      	movne	r2, #35	; 0x23
 800144e:	2220      	moveq	r2, #32
 8001450:	2b00      	cmp	r3, #0
 8001452:	bf14      	ite	ne
 8001454:	2323      	movne	r3, #35	; 0x23
 8001456:	2320      	moveq	r3, #32
 8001458:	2800      	cmp	r0, #0
 800145a:	bf14      	ite	ne
 800145c:	2023      	movne	r0, #35	; 0x23
 800145e:	2020      	moveq	r0, #32
 8001460:	2900      	cmp	r1, #0
 8001462:	bf14      	ite	ne
 8001464:	2123      	movne	r1, #35	; 0x23
 8001466:	2120      	moveq	r1, #32
 8001468:	e9cd 0100 	strd	r0, r1, [sp]
 800146c:	4921      	ldr	r1, [pc, #132]	; (80014f4 <OLED_Proc+0x190>)
 800146e:	481d      	ldr	r0, [pc, #116]	; (80014e4 <OLED_Proc+0x180>)
 8001470:	f007 fc7e 	bl	8008d70 <siprintf>
	Screen_ShowStringLine(6, String_Line, Font_Size);
 8001474:	2218      	movs	r2, #24
 8001476:	491b      	ldr	r1, [pc, #108]	; (80014e4 <OLED_Proc+0x180>)
 8001478:	2006      	movs	r0, #6
 800147a:	f006 fc7f 	bl	8007d7c <Screen_ShowStringLine>
	sprintf(String_Line, "%.2f V    %.2f C    %d s", GetBatteryLevel(), GetInternalTemperature(), (int) uwTick / 1000);
 800147e:	f005 fd5b 	bl	8006f38 <GetBatteryLevel>
 8001482:	ee10 6a10 	vmov	r6, s0
 8001486:	f005 fd7f 	bl	8006f88 <GetInternalTemperature>
 800148a:	4630      	mov	r0, r6
 800148c:	ee10 4a10 	vmov	r4, s0
 8001490:	f7ff f85a 	bl	8000548 <__aeabi_f2d>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	4620      	mov	r0, r4
 800149a:	682d      	ldr	r5, [r5, #0]
 800149c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80014a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80014a4:	fb95 f5f1 	sdiv	r5, r5, r1
 80014a8:	9502      	str	r5, [sp, #8]
 80014aa:	f7ff f84d 	bl	8000548 <__aeabi_f2d>
 80014ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80014b2:	e9cd 0100 	strd	r0, r1, [sp]
 80014b6:	4910      	ldr	r1, [pc, #64]	; (80014f8 <OLED_Proc+0x194>)
 80014b8:	480a      	ldr	r0, [pc, #40]	; (80014e4 <OLED_Proc+0x180>)
 80014ba:	f007 fc59 	bl	8008d70 <siprintf>
	Screen_ShowStringLine(14, String_Line, Font_Size_Small);
 80014be:	4909      	ldr	r1, [pc, #36]	; (80014e4 <OLED_Proc+0x180>)
 80014c0:	2210      	movs	r2, #16
 80014c2:	200e      	movs	r0, #14
}
 80014c4:	b006      	add	sp, #24
 80014c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	Screen_ShowStringLine(14, String_Line, Font_Size_Small);
 80014ca:	f006 bc57 	b.w	8007d7c <Screen_ShowStringLine>
}
 80014ce:	b006      	add	sp, #24
 80014d0:	bd70      	pop	{r4, r5, r6, pc}
 80014d2:	bf00      	nop
 80014d4:	20000b58 	.word	0x20000b58
 80014d8:	200010c8 	.word	0x200010c8
 80014dc:	200018dc 	.word	0x200018dc
 80014e0:	0800c978 	.word	0x0800c978
 80014e4:	20000338 	.word	0x20000338
 80014e8:	20001984 	.word	0x20001984
 80014ec:	0800c98a 	.word	0x0800c98a
 80014f0:	20001995 	.word	0x20001995
 80014f4:	0800c99c 	.word	0x0800c99c
 80014f8:	0800c9ad 	.word	0x0800c9ad

080014fc <SendData_Proc>:
	if (uwTick - uwTick_SendData < 500)
 80014fc:	491c      	ldr	r1, [pc, #112]	; (8001570 <SendData_Proc+0x74>)
 80014fe:	4a1d      	ldr	r2, [pc, #116]	; (8001574 <SendData_Proc+0x78>)
 8001500:	680b      	ldr	r3, [r1, #0]
 8001502:	6810      	ldr	r0, [r2, #0]
 8001504:	1a1b      	subs	r3, r3, r0
 8001506:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800150a:	d330      	bcc.n	800156e <SendData_Proc+0x72>
	uwTick_SendData = uwTick;
 800150c:	680b      	ldr	r3, [r1, #0]
 800150e:	6013      	str	r3, [r2, #0]
	TX_String[0] = ((uint16_t) (int16_t) (Motor_Expected_Speeds[0] * 100));
 8001510:	4b19      	ldr	r3, [pc, #100]	; (8001578 <SendData_Proc+0x7c>)
 8001512:	eddf 6a1a 	vldr	s13, [pc, #104]	; 800157c <SendData_Proc+0x80>
 8001516:	ed93 7a00 	vldr	s14, [r3]
 800151a:	4919      	ldr	r1, [pc, #100]	; (8001580 <SendData_Proc+0x84>)
	HAL_UART_Transmit(&huart1, (uint8_t*) TX_String, Motor_Number * 2, 0xFFFF);
 800151c:	4819      	ldr	r0, [pc, #100]	; (8001584 <SendData_Proc+0x88>)
	TX_String[0] = ((uint16_t) (int16_t) (Motor_Expected_Speeds[0] * 100));
 800151e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8001522:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8001526:	ee17 2a10 	vmov	r2, s14
	TX_String[1] = ((uint16_t) (int16_t) (Motor_Expected_Speeds[1] * 100));
 800152a:	ed93 7a01 	vldr	s14, [r3, #4]
	TX_String[0] = ((uint16_t) (int16_t) (Motor_Expected_Speeds[0] * 100));
 800152e:	800a      	strh	r2, [r1, #0]
	TX_String[1] = ((uint16_t) (int16_t) (Motor_Expected_Speeds[1] * 100));
 8001530:	ee27 7a26 	vmul.f32	s14, s14, s13
 8001534:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8001538:	ee17 3a10 	vmov	r3, s14
 800153c:	804b      	strh	r3, [r1, #2]
	TX_String[2] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[0] * 100));
 800153e:	4b12      	ldr	r3, [pc, #72]	; (8001588 <SendData_Proc+0x8c>)
 8001540:	ed93 7a00 	vldr	s14, [r3]
	TX_String[3] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[2] * 100));
 8001544:	edd3 7a02 	vldr	s15, [r3, #8]
	TX_String[2] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[0] * 100));
 8001548:	ee27 7a26 	vmul.f32	s14, s14, s13
	TX_String[3] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[2] * 100));
 800154c:	ee67 7aa6 	vmul.f32	s15, s15, s13
	TX_String[2] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[0] * 100));
 8001550:	eebd 7ac7 	vcvt.s32.f32	s14, s14
	TX_String[3] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[2] * 100));
 8001554:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	TX_String[2] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[0] * 100));
 8001558:	ee17 2a10 	vmov	r2, s14
	TX_String[3] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[2] * 100));
 800155c:	ee17 3a90 	vmov	r3, s15
	TX_String[2] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[0] * 100));
 8001560:	808a      	strh	r2, [r1, #4]
	TX_String[3] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[2] * 100));
 8001562:	80cb      	strh	r3, [r1, #6]
	HAL_UART_Transmit(&huart1, (uint8_t*) TX_String, Motor_Number * 2, 0xFFFF);
 8001564:	2208      	movs	r2, #8
 8001566:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800156a:	f003 be23 	b.w	80051b4 <HAL_UART_Transmit>
}
 800156e:	4770      	bx	lr
 8001570:	200010c8 	.word	0x200010c8
 8001574:	20000b5c 	.word	0x20000b5c
 8001578:	20001984 	.word	0x20001984
 800157c:	42c80000 	.word	0x42c80000
 8001580:	20000b08 	.word	0x20000b08
 8001584:	20001040 	.word	0x20001040
 8001588:	20001978 	.word	0x20001978

0800158c <main>:
{
 800158c:	b508      	push	{r3, lr}
    HAL_Init();
 800158e:	f000 ffe3 	bl	8002558 <HAL_Init>
    SystemClock_Config();
 8001592:	f7ff fe97 	bl	80012c4 <SystemClock_Config>
    MX_GPIO_Init();
 8001596:	f7ff fdc9 	bl	800112c <MX_GPIO_Init>
    MX_DMA_Init();
 800159a:	f7ff fd93 	bl	80010c4 <MX_DMA_Init>
    MX_TIM14_Init();
 800159e:	f000 feb5 	bl	800230c <MX_TIM14_Init>
    MX_TIM1_Init();
 80015a2:	f000 fba3 	bl	8001cec <MX_TIM1_Init>
    MX_TIM3_Init();
 80015a6:	f000 fe49 	bl	800223c <MX_TIM3_Init>
    MX_TIM4_Init();
 80015aa:	f000 fbcf 	bl	8001d4c <MX_TIM4_Init>
    MX_TIM5_Init();
 80015ae:	f000 fbfb 	bl	8001da8 <MX_TIM5_Init>
    MX_ADC1_Init();
 80015b2:	f7ff fd21 	bl	8000ff8 <MX_ADC1_Init>
    MX_TIM6_Init();
 80015b6:	f000 fc25 	bl	8001e04 <MX_TIM6_Init>
    MX_USART1_UART_Init();
 80015ba:	f000 fedd 	bl	8002378 <MX_USART1_UART_Init>
    MX_TIM7_Init();
 80015be:	f000 fc43 	bl	8001e48 <MX_TIM7_Init>
    MX_TIM13_Init();
 80015c2:	f000 fc95 	bl	8001ef0 <MX_TIM13_Init>
    MX_SPI1_Init();
 80015c6:	f000 f9e3 	bl	8001990 <MX_SPI1_Init>
    MX_SPI2_Init();
 80015ca:	f000 fa05 	bl	80019d8 <MX_SPI2_Init>
    MX_TIM8_Init();
 80015ce:	f000 fc5f 	bl	8001e90 <MX_TIM8_Init>
    MX_USART2_UART_Init();
 80015d2:	f000 feed 	bl	80023b0 <MX_USART2_UART_Init>
    MX_SDIO_SD_Init();
 80015d6:	f000 f915 	bl	8001804 <MX_SDIO_SD_Init>
    MX_FATFS_Init();
 80015da:	f004 fb5f 	bl	8005c9c <MX_FATFS_Init>
	HAL_TIM_Base_Start_IT(&htim14);
 80015de:	480f      	ldr	r0, [pc, #60]	; (800161c <main+0x90>)
 80015e0:	f003 f85e 	bl	80046a0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 80015e4:	2100      	movs	r1, #0
 80015e6:	480d      	ldr	r0, [pc, #52]	; (800161c <main+0x90>)
 80015e8:	f003 fc70 	bl	8004ecc <HAL_TIM_PWM_Start>
	Clean_Dormancy_Count();
 80015ec:	f005 fba4 	bl	8006d38 <Clean_Dormancy_Count>
	Init_FATFS();
 80015f0:	f006 f8ee 	bl	80077d0 <Init_FATFS>
	HAL_TIM_Base_Start_IT(&htim6);
 80015f4:	480a      	ldr	r0, [pc, #40]	; (8001620 <main+0x94>)
 80015f6:	f003 f853 	bl	80046a0 <HAL_TIM_Base_Start_IT>
	Screen_Init();
 80015fa:	f006 fc89 	bl	8007f10 <Screen_Init>
	Init_USART();
 80015fe:	f006 fc97 	bl	8007f30 <Init_USART>
	InitCar();
 8001602:	f005 feab 	bl	800735c <InitCar>
	LED2_H();
 8001606:	4807      	ldr	r0, [pc, #28]	; (8001624 <main+0x98>)
 8001608:	2201      	movs	r2, #1
 800160a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800160e:	f001 fd21 	bl	8003054 <HAL_GPIO_WritePin>
		OLED_Proc();
 8001612:	f7ff fea7 	bl	8001364 <OLED_Proc>
		SendData_Proc();
 8001616:	f7ff ff71 	bl	80014fc <SendData_Proc>
	while (1)
 800161a:	e7fa      	b.n	8001612 <main+0x86>
 800161c:	20000e48 	.word	0x20000e48
 8001620:	20000f68 	.word	0x20000f68
 8001624:	40021400 	.word	0x40021400

08001628 <ProcessReceivedData>:
{
 8001628:	b538      	push	{r3, r4, r5, lr}
	if (RxData_Flag[UART_1] == RX_UnRead)
 800162a:	4b4c      	ldr	r3, [pc, #304]	; (800175c <ProcessReceivedData+0x134>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d10a      	bne.n	8001648 <ProcessReceivedData+0x20>
		switch (RxData[UART_1][0])
 8001632:	4c4b      	ldr	r4, [pc, #300]	; (8001760 <ProcessReceivedData+0x138>)
		CleanRxData(UART_1);
 8001634:	2000      	movs	r0, #0
 8001636:	f006 fccd 	bl	8007fd4 <CleanRxData>
		Clean_Dormancy_Count();
 800163a:	f005 fb7d 	bl	8006d38 <Clean_Dormancy_Count>
		switch (RxData[UART_1][0])
 800163e:	7823      	ldrb	r3, [r4, #0]
 8001640:	2b41      	cmp	r3, #65	; 0x41
 8001642:	d002      	beq.n	800164a <ProcessReceivedData+0x22>
 8001644:	2b42      	cmp	r3, #66	; 0x42
 8001646:	d06a      	beq.n	800171e <ProcessReceivedData+0xf6>
}
 8001648:	bd38      	pop	{r3, r4, r5, pc}
				switch (RxData[UART_1][1])
 800164a:	7863      	ldrb	r3, [r4, #1]
 800164c:	3b30      	subs	r3, #48	; 0x30
 800164e:	2b09      	cmp	r3, #9
 8001650:	d8fa      	bhi.n	8001648 <ProcessReceivedData+0x20>
 8001652:	e8df f003 	tbb	[pc, r3]
 8001656:	0557      	.short	0x0557
 8001658:	36291d0f 	.word	0x36291d0f
 800165c:	4b47433c 	.word	0x4b47433c
						AddCarSpeed(Speed_Step * 2, 0, 0);
 8001660:	4b40      	ldr	r3, [pc, #256]	; (8001764 <ProcessReceivedData+0x13c>)
 8001662:	ed93 0a00 	vldr	s0, [r3]
						AddCarSpeed(-Speed_Step * 2, 0, 0);
 8001666:	ed9f 1a40 	vldr	s2, [pc, #256]	; 8001768 <ProcessReceivedData+0x140>
 800166a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800166e:	eef0 0a41 	vmov.f32	s1, s2
 8001672:	e009      	b.n	8001688 <ProcessReceivedData+0x60>
						AddCarSpeed(Speed_Step, 0, -Direction_Step);
 8001674:	4b3d      	ldr	r3, [pc, #244]	; (800176c <ProcessReceivedData+0x144>)
 8001676:	ed93 1a00 	vldr	s2, [r3]
 800167a:	eeb1 1a41 	vneg.f32	s2, s2
 800167e:	4b39      	ldr	r3, [pc, #228]	; (8001764 <ProcessReceivedData+0x13c>)
 8001680:	eddf 0a39 	vldr	s1, [pc, #228]	; 8001768 <ProcessReceivedData+0x140>
 8001684:	ed93 0a00 	vldr	s0, [r3]
}
 8001688:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
						AddCarSpeed(Speed_Step, 0, -Direction_Step);
 800168c:	f005 bf00 	b.w	8007490 <AddCarSpeed>
						AddCarSpeed(0, 0, -Direction_Step * 2);
 8001690:	4b36      	ldr	r3, [pc, #216]	; (800176c <ProcessReceivedData+0x144>)
 8001692:	ed93 1a00 	vldr	s2, [r3]
 8001696:	eeb1 1a41 	vneg.f32	s2, s2
						AddCarSpeed(0, 0, Direction_Step * 2);
 800169a:	eddf 0a33 	vldr	s1, [pc, #204]	; 8001768 <ProcessReceivedData+0x140>
 800169e:	ee31 1a01 	vadd.f32	s2, s2, s2
 80016a2:	eeb0 0a60 	vmov.f32	s0, s1
 80016a6:	e7ef      	b.n	8001688 <ProcessReceivedData+0x60>
						AddCarSpeed(-Speed_Step, 0, -Direction_Step);
 80016a8:	4b30      	ldr	r3, [pc, #192]	; (800176c <ProcessReceivedData+0x144>)
 80016aa:	ed93 1a00 	vldr	s2, [r3]
 80016ae:	4b2d      	ldr	r3, [pc, #180]	; (8001764 <ProcessReceivedData+0x13c>)
 80016b0:	ed93 0a00 	vldr	s0, [r3]
 80016b4:	eeb1 1a41 	vneg.f32	s2, s2
						AddCarSpeed(-Speed_Step, 0, Direction_Step);
 80016b8:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8001768 <ProcessReceivedData+0x140>
 80016bc:	eeb1 0a40 	vneg.f32	s0, s0
 80016c0:	e7e2      	b.n	8001688 <ProcessReceivedData+0x60>
						AddCarSpeed(-Speed_Step * 2, 0, 0);
 80016c2:	4b28      	ldr	r3, [pc, #160]	; (8001764 <ProcessReceivedData+0x13c>)
 80016c4:	ed93 0a00 	vldr	s0, [r3]
 80016c8:	eeb1 0a40 	vneg.f32	s0, s0
 80016cc:	e7cb      	b.n	8001666 <ProcessReceivedData+0x3e>
						AddCarSpeed(-Speed_Step, 0, Direction_Step);
 80016ce:	4b25      	ldr	r3, [pc, #148]	; (8001764 <ProcessReceivedData+0x13c>)
 80016d0:	ed93 0a00 	vldr	s0, [r3]
 80016d4:	4b25      	ldr	r3, [pc, #148]	; (800176c <ProcessReceivedData+0x144>)
 80016d6:	ed93 1a00 	vldr	s2, [r3]
 80016da:	e7ed      	b.n	80016b8 <ProcessReceivedData+0x90>
						AddCarSpeed(0, 0, Direction_Step * 2);
 80016dc:	4b23      	ldr	r3, [pc, #140]	; (800176c <ProcessReceivedData+0x144>)
 80016de:	ed93 1a00 	vldr	s2, [r3]
 80016e2:	e7da      	b.n	800169a <ProcessReceivedData+0x72>
						AddCarSpeed(Speed_Step, 0, Direction_Step);
 80016e4:	4b21      	ldr	r3, [pc, #132]	; (800176c <ProcessReceivedData+0x144>)
 80016e6:	ed93 1a00 	vldr	s2, [r3]
 80016ea:	e7c8      	b.n	800167e <ProcessReceivedData+0x56>
						SetCarSpeed(0, 0, 0);
 80016ec:	ed9f 1a1e 	vldr	s2, [pc, #120]	; 8001768 <ProcessReceivedData+0x140>
 80016f0:	eef0 0a41 	vmov.f32	s1, s2
 80016f4:	eeb0 0a41 	vmov.f32	s0, s2
 80016f8:	f005 ffac 	bl	8007654 <SetCarSpeed>
}
 80016fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
						Status_Control_Clear();
 8001700:	f005 bb72 	b.w	8006de8 <Status_Control_Clear>
						StatusControl_RuningFlag = 1;
 8001704:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <ProcessReceivedData+0x148>)
						SetCarSpeed(10, 0, 0);
 8001706:	ed9f 1a18 	vldr	s2, [pc, #96]	; 8001768 <ProcessReceivedData+0x140>
						StatusControl_RuningFlag = 1;
 800170a:	2201      	movs	r2, #1
 800170c:	701a      	strb	r2, [r3, #0]
}
 800170e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
						SetCarSpeed(10, 0, 0);
 8001712:	eef0 0a41 	vmov.f32	s1, s2
 8001716:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800171a:	f005 bf9b 	b.w	8007654 <SetCarSpeed>
		switch (RxData[UART_1][0])
 800171e:	2500      	movs	r5, #0
					speed = (RxData[UART_1][i * 3 + 2] - '0') * 10 + (RxData[UART_1][i * 3 + 3] - '0');
 8001720:	78a3      	ldrb	r3, [r4, #2]
 8001722:	3b30      	subs	r3, #48	; 0x30
 8001724:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8001728:	78e3      	ldrb	r3, [r4, #3]
 800172a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
					if (RxData[UART_1][i * 3 + 1] == '-')
 800172e:	7862      	ldrb	r2, [r4, #1]
					speed = (RxData[UART_1][i * 3 + 2] - '0') * 10 + (RxData[UART_1][i * 3 + 3] - '0');
 8001730:	b29b      	uxth	r3, r3
					if (RxData[UART_1][i * 3 + 1] == '-')
 8001732:	2a2d      	cmp	r2, #45	; 0x2d
					speed = (RxData[UART_1][i * 3 + 2] - '0') * 10 + (RxData[UART_1][i * 3 + 3] - '0');
 8001734:	bf14      	ite	ne
 8001736:	3b30      	subne	r3, #48	; 0x30
						speed = -speed;
 8001738:	f1c3 0330 	rsbeq	r3, r3, #48	; 0x30
 800173c:	b29b      	uxth	r3, r3
					Set_Motor_ExpectedSpeed(i, speed);
 800173e:	b21b      	sxth	r3, r3
 8001740:	ee00 3a10 	vmov	s0, r3
 8001744:	b2e8      	uxtb	r0, r5
 8001746:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
				for (uint8_t i = 0; i < Motor_Number; i++)
 800174a:	3501      	adds	r5, #1
					Set_Motor_ExpectedSpeed(i, speed);
 800174c:	f005 fe4a 	bl	80073e4 <Set_Motor_ExpectedSpeed>
				for (uint8_t i = 0; i < Motor_Number; i++)
 8001750:	2d04      	cmp	r5, #4
 8001752:	f104 0403 	add.w	r4, r4, #3
 8001756:	d1e3      	bne.n	8001720 <ProcessReceivedData+0xf8>
 8001758:	e776      	b.n	8001648 <ProcessReceivedData+0x20>
 800175a:	bf00      	nop
 800175c:	2000774c 	.word	0x2000774c
 8001760:	200076fa 	.word	0x200076fa
 8001764:	20000004 	.word	0x20000004
 8001768:	00000000 	.word	0x00000000
 800176c:	20000000 	.word	0x20000000
 8001770:	200018d4 	.word	0x200018d4

08001774 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM14)
 8001774:	6803      	ldr	r3, [r0, #0]
 8001776:	4a14      	ldr	r2, [pc, #80]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001778:	4293      	cmp	r3, r2
{
 800177a:	b510      	push	{r4, lr}
 800177c:	4604      	mov	r4, r0
	if (htim->Instance == TIM14)
 800177e:	d10b      	bne.n	8001798 <HAL_TIM_PeriodElapsedCallback+0x24>
		Periodic_Update_BreathingLights();
 8001780:	f006 f83e 	bl	8007800 <Periodic_Update_BreathingLights>
		ProcessReceivedData();
 8001784:	f7ff ff50 	bl	8001628 <ProcessReceivedData>
	if (htim->Instance == TIM8)
 8001788:	6822      	ldr	r2, [r4, #0]
 800178a:	4b10      	ldr	r3, [pc, #64]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x58>)
 800178c:	429a      	cmp	r2, r3
 800178e:	d119      	bne.n	80017c4 <HAL_TIM_PeriodElapsedCallback+0x50>
}
 8001790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ProcessReceivedData();
 8001794:	f7ff bf48 	b.w	8001628 <ProcessReceivedData>
	else if (htim->Instance == TIM6)
 8001798:	4a0d      	ldr	r2, [pc, #52]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d10c      	bne.n	80017b8 <HAL_TIM_PeriodElapsedCallback+0x44>
		Periodic_Status_Control();
 800179e:	f005 fb37 	bl	8006e10 <Periodic_Status_Control>
		Periodic_Update_Car_ActualSpeed();
 80017a2:	f005 fe01 	bl	80073a8 <Periodic_Update_Car_ActualSpeed>
		Periodic_UpdateAndSet_Car_ExpectedSpeed();
 80017a6:	f005 ff3b 	bl	8007620 <Periodic_UpdateAndSet_Car_ExpectedSpeed>
		if (Is_Car_Runing() == 1)
 80017aa:	f005 fded 	bl	8007388 <Is_Car_Runing>
 80017ae:	2801      	cmp	r0, #1
 80017b0:	d1ea      	bne.n	8001788 <HAL_TIM_PeriodElapsedCallback+0x14>
			Clean_Dormancy_Count();
 80017b2:	f005 fac1 	bl	8006d38 <Clean_Dormancy_Count>
 80017b6:	e7e7      	b.n	8001788 <HAL_TIM_PeriodElapsedCallback+0x14>
	else if (htim->Instance == TIM7)
 80017b8:	4a06      	ldr	r2, [pc, #24]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d1e4      	bne.n	8001788 <HAL_TIM_PeriodElapsedCallback+0x14>
		Periodic_Dormancy_Counter();
 80017be:	f005 faf5 	bl	8006dac <Periodic_Dormancy_Counter>
 80017c2:	e7e1      	b.n	8001788 <HAL_TIM_PeriodElapsedCallback+0x14>
}
 80017c4:	bd10      	pop	{r4, pc}
 80017c6:	bf00      	nop
 80017c8:	40002000 	.word	0x40002000
 80017cc:	40010400 	.word	0x40010400
 80017d0:	40001000 	.word	0x40001000
 80017d4:	40001400 	.word	0x40001400

080017d8 <HAL_GPIO_EXTI_Callback>:
{
 80017d8:	b510      	push	{r4, lr}
 80017da:	4604      	mov	r4, r0
	Clean_Dormancy_Count();
 80017dc:	f005 faac 	bl	8006d38 <Clean_Dormancy_Count>
	if (GPIO_Pin == Key_Stop_Pin)
 80017e0:	2c08      	cmp	r4, #8
 80017e2:	d109      	bne.n	80017f8 <HAL_GPIO_EXTI_Callback+0x20>
		SetCarSpeed(0, 0, 0);
 80017e4:	ed9f 1a05 	vldr	s2, [pc, #20]	; 80017fc <HAL_GPIO_EXTI_Callback+0x24>
}
 80017e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		SetCarSpeed(0, 0, 0);
 80017ec:	eef0 0a41 	vmov.f32	s1, s2
 80017f0:	eeb0 0a41 	vmov.f32	s0, s2
 80017f4:	f005 bf2e 	b.w	8007654 <SetCarSpeed>
}
 80017f8:	bd10      	pop	{r4, pc}
 80017fa:	bf00      	nop
 80017fc:	00000000 	.word	0x00000000

08001800 <Error_Handler>:
 8001800:	b672      	cpsid	i
	while (1)
 8001802:	e7fe      	b.n	8001802 <Error_Handler+0x2>

08001804 <MX_SDIO_SD_Init>:
    /* USER CODE END SDIO_Init 0 */

    /* USER CODE BEGIN SDIO_Init 1 */

    /* USER CODE END SDIO_Init 1 */
    hsd.Instance = SDIO;
 8001804:	4b06      	ldr	r3, [pc, #24]	; (8001820 <MX_SDIO_SD_Init+0x1c>)
    hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001806:	4907      	ldr	r1, [pc, #28]	; (8001824 <MX_SDIO_SD_Init+0x20>)
 8001808:	2200      	movs	r2, #0
 800180a:	e9c3 1200 	strd	r1, r2, [r3]
    hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
    hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
    hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
    hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 800180e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001812:	e9c3 2202 	strd	r2, r2, [r3, #8]
    hsd.Init.ClockDiv = 0;
 8001816:	e9c3 1205 	strd	r1, r2, [r3, #20]
    hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800181a:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN SDIO_Init 2 */

    /* USER CODE END SDIO_Init 2 */

}
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	20000c20 	.word	0x20000c20
 8001824:	40012c00 	.word	0x40012c00

08001828 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800182c:	4605      	mov	r5, r0
 800182e:	b088      	sub	sp, #32

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001830:	2214      	movs	r2, #20
 8001832:	2100      	movs	r1, #0
 8001834:	a803      	add	r0, sp, #12
 8001836:	f006 fc13 	bl	8008060 <memset>
    if(sdHandle->Instance==SDIO)
 800183a:	682a      	ldr	r2, [r5, #0]
 800183c:	4b4d      	ldr	r3, [pc, #308]	; (8001974 <HAL_SD_MspInit+0x14c>)
 800183e:	429a      	cmp	r2, r3
 8001840:	f040 8094 	bne.w	800196c <HAL_SD_MspInit+0x144>
    {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
        /* SDIO clock enable */
        __HAL_RCC_SDIO_CLK_ENABLE();
 8001844:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8001848:	2600      	movs	r6, #0
 800184a:	9600      	str	r6, [sp, #0]
 800184c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                                                    |GPIO_PIN_12;
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
        GPIO_InitStruct.Pull = GPIO_PULLUP;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
        GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800184e:	484a      	ldr	r0, [pc, #296]	; (8001978 <HAL_SD_MspInit+0x150>)
        __HAL_RCC_SDIO_CLK_ENABLE();
 8001850:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001854:	645a      	str	r2, [r3, #68]	; 0x44
 8001856:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001858:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800185c:	9200      	str	r2, [sp, #0]
 800185e:	9a00      	ldr	r2, [sp, #0]
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8001860:	9601      	str	r6, [sp, #4]
 8001862:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001864:	f042 0204 	orr.w	r2, r2, #4
 8001868:	631a      	str	r2, [r3, #48]	; 0x30
 800186a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800186c:	f002 0204 	and.w	r2, r2, #4
 8001870:	9201      	str	r2, [sp, #4]
 8001872:	9a01      	ldr	r2, [sp, #4]
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001874:	9602      	str	r6, [sp, #8]
 8001876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001878:	f042 0208 	orr.w	r2, r2, #8
 800187c:	631a      	str	r2, [r3, #48]	; 0x30
 800187e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001880:	f003 0308 	and.w	r3, r3, #8
        GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001884:	240c      	movs	r4, #12
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001886:	9302      	str	r3, [sp, #8]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001888:	f04f 0a02 	mov.w	sl, #2
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188c:	f04f 0901 	mov.w	r9, #1
 8001890:	2703      	movs	r7, #3
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001892:	eb0d 0104 	add.w	r1, sp, r4
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001896:	9b02      	ldr	r3, [sp, #8]
        GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001898:	9407      	str	r4, [sp, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800189e:	e9cd 3a03 	strd	r3, sl, [sp, #12]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a2:	e9cd 9705 	strd	r9, r7, [sp, #20]

        GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018a6:	f04f 0804 	mov.w	r8, #4
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018aa:	f001 faf3 	bl	8002e94 <HAL_GPIO_Init>
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
        GPIO_InitStruct.Pull = GPIO_PULLUP;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
        GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
        HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018ae:	4833      	ldr	r0, [pc, #204]	; (800197c <HAL_SD_MspInit+0x154>)
        GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80018b0:	9407      	str	r4, [sp, #28]
        HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018b2:	eb0d 0104 	add.w	r1, sp, r4
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b6:	e9cd 8a03 	strd	r8, sl, [sp, #12]

        /* SDIO DMA Init */
        /* SDIO_RX Init */
        hdma_sdio_rx.Instance = DMA2_Stream3;
 80018ba:	4c31      	ldr	r4, [pc, #196]	; (8001980 <HAL_SD_MspInit+0x158>)
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018bc:	e9cd 9705 	strd	r9, r7, [sp, #20]
        HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018c0:	f001 fae8 	bl	8002e94 <HAL_GPIO_Init>
        hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80018c4:	f8df e0c4 	ldr.w	lr, [pc, #196]	; 800198c <HAL_SD_MspInit+0x164>
        hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
        hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
        hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
        hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
        hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
        hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80018c8:	62a7      	str	r7, [r4, #40]	; 0x28
        hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80018ca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80018ce:	e9c4 e300 	strd	lr, r3, [r4]
        hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018d2:	f44f 6980 	mov.w	r9, #1024	; 0x400
 80018d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018da:	e9c4 9304 	strd	r9, r3, [r4, #16]
        hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80018de:	f44f 5a00 	mov.w	sl, #8192	; 0x2000
 80018e2:	2320      	movs	r3, #32
 80018e4:	e9c4 a306 	strd	sl, r3, [r4, #24]
        hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
        hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80018e8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80018ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
        if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80018f0:	4620      	mov	r0, r4
        hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018f2:	e9c4 6602 	strd	r6, r6, [r4, #8]
        hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80018f6:	e9c4 6808 	strd	r6, r8, [r4, #32]
        hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80018fa:	e9c4 230b 	strd	r2, r3, [r4, #44]	; 0x2c
        if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80018fe:	f001 f8f9 	bl	8002af4 <HAL_DMA_Init>
 8001902:	b108      	cbz	r0, 8001908 <HAL_SD_MspInit+0xe0>
        {
            Error_Handler();
 8001904:	f7ff ff7c 	bl	8001800 <Error_Handler>

        __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);

        /* SDIO_TX Init */
        hdma_sdio_tx.Instance = DMA2_Stream6;
        hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001908:	4a1e      	ldr	r2, [pc, #120]	; (8001984 <HAL_SD_MspInit+0x15c>)
        __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 800190a:	642c      	str	r4, [r5, #64]	; 0x40
 800190c:	63a5      	str	r5, [r4, #56]	; 0x38
        hdma_sdio_tx.Instance = DMA2_Stream6;
 800190e:	4c1e      	ldr	r4, [pc, #120]	; (8001988 <HAL_SD_MspInit+0x160>)
        hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001910:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001914:	e9c4 2300 	strd	r2, r3, [r4]
        hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
        hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001918:	2140      	movs	r1, #64	; 0x40
 800191a:	2300      	movs	r3, #0
        hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
        hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800191c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001920:	f44f 5280 	mov.w	r2, #4096	; 0x1000
        hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001924:	e9c4 1302 	strd	r1, r3, [r4, #8]
        hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
        hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
        hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001928:	6223      	str	r3, [r4, #32]
        hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
        hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800192a:	2704      	movs	r7, #4
 800192c:	2303      	movs	r3, #3
        hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800192e:	e9c4 0204 	strd	r0, r2, [r4, #16]
        hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001932:	e9c4 7309 	strd	r7, r3, [r4, #36]	; 0x24
        hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001936:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 800193a:	2220      	movs	r2, #32
        hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
        hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800193c:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001940:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
        if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001944:	4620      	mov	r0, r4
        hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001946:	e9c4 6206 	strd	r6, r2, [r4, #24]
        hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800194a:	e9c4 c30b 	strd	ip, r3, [r4, #44]	; 0x2c
        if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800194e:	f001 f8d1 	bl	8002af4 <HAL_DMA_Init>
 8001952:	b108      	cbz	r0, 8001958 <HAL_SD_MspInit+0x130>
        {
            Error_Handler();
 8001954:	f7ff ff54 	bl	8001800 <Error_Handler>
        }

        __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);

        /* SDIO interrupt Init */
        HAL_NVIC_SetPriority(SDIO_IRQn, 13, 0);
 8001958:	2031      	movs	r0, #49	; 0x31
        __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 800195a:	63ec      	str	r4, [r5, #60]	; 0x3c
        HAL_NVIC_SetPriority(SDIO_IRQn, 13, 0);
 800195c:	2200      	movs	r2, #0
 800195e:	210d      	movs	r1, #13
        __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8001960:	63a5      	str	r5, [r4, #56]	; 0x38
        HAL_NVIC_SetPriority(SDIO_IRQn, 13, 0);
 8001962:	f001 f85d 	bl	8002a20 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001966:	2031      	movs	r0, #49	; 0x31
 8001968:	f001 f88c 	bl	8002a84 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SDIO_MspInit 1 */

    /* USER CODE END SDIO_MspInit 1 */
    }
}
 800196c:	b008      	add	sp, #32
 800196e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001972:	bf00      	nop
 8001974:	40012c00 	.word	0x40012c00
 8001978:	40020800 	.word	0x40020800
 800197c:	40020c00 	.word	0x40020c00
 8001980:	20000b60 	.word	0x20000b60
 8001984:	400264a0 	.word	0x400264a0
 8001988:	20000bc0 	.word	0x20000bc0
 800198c:	40026458 	.word	0x40026458

08001990 <MX_SPI1_Init>:
    /* USER CODE END SPI1_Init 0 */

    /* USER CODE BEGIN SPI1_Init 1 */

    /* USER CODE END SPI1_Init 1 */
    hspi1.Instance = SPI1;
 8001990:	480f      	ldr	r0, [pc, #60]	; (80019d0 <MX_SPI1_Init+0x40>)
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8001992:	4a10      	ldr	r2, [pc, #64]	; (80019d4 <MX_SPI1_Init+0x44>)
{
 8001994:	b508      	push	{r3, lr}
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8001996:	f44f 7382 	mov.w	r3, #260	; 0x104
 800199a:	e9c0 2300 	strd	r2, r3, [r0]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
    hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
    hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800199e:	2102      	movs	r1, #2
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019a0:	2300      	movs	r3, #0
    hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019a2:	2201      	movs	r2, #1
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019a4:	e9c0 3302 	strd	r3, r3, [r0, #8]
    hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019a8:	e9c0 1204 	strd	r1, r2, [r0, #16]
    hspi1.Init.NSS = SPI_NSS_SOFT;
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019ac:	e9c0 3308 	strd	r3, r3, [r0, #32]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80019b0:	f44f 7c00 	mov.w	ip, #512	; 0x200
 80019b4:	2238      	movs	r2, #56	; 0x38
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019b6:	6283      	str	r3, [r0, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 10;
 80019b8:	230a      	movs	r3, #10
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80019ba:	e9c0 c206 	strd	ip, r2, [r0, #24]
    hspi1.Init.CRCPolynomial = 10;
 80019be:	62c3      	str	r3, [r0, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019c0:	f002 fc24 	bl	800420c <HAL_SPI_Init>
 80019c4:	b118      	cbz	r0, 80019ce <MX_SPI1_Init+0x3e>
    }
    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */

}
 80019c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        Error_Handler();
 80019ca:	f7ff bf19 	b.w	8001800 <Error_Handler>
}
 80019ce:	bd08      	pop	{r3, pc}
 80019d0:	20000d04 	.word	0x20000d04
 80019d4:	40013000 	.word	0x40013000

080019d8 <MX_SPI2_Init>:
    /* USER CODE END SPI2_Init 0 */

    /* USER CODE BEGIN SPI2_Init 1 */

    /* USER CODE END SPI2_Init 1 */
    hspi2.Instance = SPI2;
 80019d8:	480f      	ldr	r0, [pc, #60]	; (8001a18 <MX_SPI2_Init+0x40>)
    hspi2.Init.Mode = SPI_MODE_MASTER;
 80019da:	4a10      	ldr	r2, [pc, #64]	; (8001a1c <MX_SPI2_Init+0x44>)
{
 80019dc:	b508      	push	{r3, lr}
    hspi2.Init.Mode = SPI_MODE_MASTER;
 80019de:	f44f 7382 	mov.w	r3, #260	; 0x104
 80019e2:	e9c0 2300 	strd	r2, r3, [r0]
    hspi2.Init.Direction = SPI_DIRECTION_2LINES;
    hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
    hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
    hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019e6:	2102      	movs	r1, #2
 80019e8:	2201      	movs	r2, #1
    hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80019ea:	2300      	movs	r3, #0
    hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019ec:	e9c0 1204 	strd	r1, r2, [r0, #16]
    hspi2.Init.NSS = SPI_NSS_SOFT;
 80019f0:	f44f 7200 	mov.w	r2, #512	; 0x200
    hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80019f4:	e9c0 3302 	strd	r3, r3, [r0, #8]
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019f8:	e9c0 2306 	strd	r2, r3, [r0, #24]
    hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
    hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019fc:	e9c0 3308 	strd	r3, r3, [r0, #32]
    hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a00:	6283      	str	r3, [r0, #40]	; 0x28
    hspi2.Init.CRCPolynomial = 10;
 8001a02:	230a      	movs	r3, #10
 8001a04:	62c3      	str	r3, [r0, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a06:	f002 fc01 	bl	800420c <HAL_SPI_Init>
 8001a0a:	b118      	cbz	r0, 8001a14 <MX_SPI2_Init+0x3c>
    }
    /* USER CODE BEGIN SPI2_Init 2 */

    /* USER CODE END SPI2_Init 2 */

}
 8001a0c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        Error_Handler();
 8001a10:	f7ff bef6 	b.w	8001800 <Error_Handler>
}
 8001a14:	bd08      	pop	{r3, pc}
 8001a16:	bf00      	nop
 8001a18:	20000d5c 	.word	0x20000d5c
 8001a1c:	40003800 	.word	0x40003800

08001a20 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	2214      	movs	r2, #20
{
 8001a26:	b08b      	sub	sp, #44	; 0x2c
 8001a28:	4606      	mov	r6, r0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	eb0d 0002 	add.w	r0, sp, r2
 8001a30:	f006 fb16 	bl	8008060 <memset>
    if(spiHandle->Instance==SPI1)
 8001a34:	6833      	ldr	r3, [r6, #0]
 8001a36:	4a3d      	ldr	r2, [pc, #244]	; (8001b2c <HAL_SPI_MspInit+0x10c>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d124      	bne.n	8001a86 <HAL_SPI_MspInit+0x66>
    {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
        /* SPI1 clock enable */
        __HAL_RCC_SPI1_CLK_ENABLE();
 8001a3c:	4b3c      	ldr	r3, [pc, #240]	; (8001b30 <HAL_SPI_MspInit+0x110>)
        GPIO_InitStruct.Pin = W52QXX_SCK_Pin|W52QXX_MISO_Pin|W52QXX_MOSI_Pin;
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a3e:	483d      	ldr	r0, [pc, #244]	; (8001b34 <HAL_SPI_MspInit+0x114>)
        __HAL_RCC_SPI1_CLK_ENABLE();
 8001a40:	2100      	movs	r1, #0
 8001a42:	9100      	str	r1, [sp, #0]
 8001a44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a46:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001a4a:	645a      	str	r2, [r3, #68]	; 0x44
 8001a4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a4e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001a52:	9200      	str	r2, [sp, #0]
 8001a54:	9a00      	ldr	r2, [sp, #0]
        __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a56:	9101      	str	r1, [sp, #4]
 8001a58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a5a:	f042 0202 	orr.w	r2, r2, #2
 8001a5e:	631a      	str	r2, [r3, #48]	; 0x30
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	9301      	str	r3, [sp, #4]
 8001a68:	9b01      	ldr	r3, [sp, #4]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6a:	2238      	movs	r2, #56	; 0x38
 8001a6c:	2302      	movs	r3, #2
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a6e:	2103      	movs	r1, #3
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a70:	e9cd 2305 	strd	r2, r3, [sp, #20]
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a74:	2305      	movs	r3, #5
 8001a76:	e9cd 1308 	strd	r1, r3, [sp, #32]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7a:	a905      	add	r1, sp, #20
 8001a7c:	f001 fa0a 	bl	8002e94 <HAL_GPIO_Init>

    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
    }
}
 8001a80:	b00b      	add	sp, #44	; 0x2c
 8001a82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    else if(spiHandle->Instance==SPI2)
 8001a86:	4a2c      	ldr	r2, [pc, #176]	; (8001b38 <HAL_SPI_MspInit+0x118>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d1f9      	bne.n	8001a80 <HAL_SPI_MspInit+0x60>
        __HAL_RCC_SPI2_CLK_ENABLE();
 8001a8c:	4b28      	ldr	r3, [pc, #160]	; (8001b30 <HAL_SPI_MspInit+0x110>)
        HAL_GPIO_Init(LCD_SDA_GPIO_Port, &GPIO_InitStruct);
 8001a8e:	482b      	ldr	r0, [pc, #172]	; (8001b3c <HAL_SPI_MspInit+0x11c>)
        __HAL_RCC_SPI2_CLK_ENABLE();
 8001a90:	2500      	movs	r5, #0
 8001a92:	9502      	str	r5, [sp, #8]
 8001a94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a9a:	641a      	str	r2, [r3, #64]	; 0x40
 8001a9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a9e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001aa2:	9202      	str	r2, [sp, #8]
 8001aa4:	9a02      	ldr	r2, [sp, #8]
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa6:	9503      	str	r5, [sp, #12]
 8001aa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001aaa:	f042 0204 	orr.w	r2, r2, #4
 8001aae:	631a      	str	r2, [r3, #48]	; 0x30
 8001ab0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ab2:	f002 0204 	and.w	r2, r2, #4
 8001ab6:	9203      	str	r2, [sp, #12]
 8001ab8:	9a03      	ldr	r2, [sp, #12]
        __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aba:	9504      	str	r5, [sp, #16]
 8001abc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001abe:	f042 0202 	orr.w	r2, r2, #2
 8001ac2:	631a      	str	r2, [r3, #48]	; 0x30
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	9304      	str	r3, [sp, #16]
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001acc:	2405      	movs	r4, #5
        __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ace:	9b04      	ldr	r3, [sp, #16]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad0:	f04f 0902 	mov.w	r9, #2
 8001ad4:	2308      	movs	r3, #8
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ad6:	f04f 0803 	mov.w	r8, #3
        HAL_GPIO_Init(LCD_SDA_GPIO_Port, &GPIO_InitStruct);
 8001ada:	a905      	add	r1, sp, #20
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001adc:	e9cd 3905 	strd	r3, r9, [sp, #20]
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ae0:	e9cd 8408 	strd	r8, r4, [sp, #32]
        GPIO_InitStruct.Pin = LCD_SCL_Pin;
 8001ae4:	f44f 6780 	mov.w	r7, #1024	; 0x400
        HAL_GPIO_Init(LCD_SDA_GPIO_Port, &GPIO_InitStruct);
 8001ae8:	f001 f9d4 	bl	8002e94 <HAL_GPIO_Init>
        HAL_GPIO_Init(LCD_SCL_GPIO_Port, &GPIO_InitStruct);
 8001aec:	4811      	ldr	r0, [pc, #68]	; (8001b34 <HAL_SPI_MspInit+0x114>)
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001aee:	9409      	str	r4, [sp, #36]	; 0x24
        HAL_GPIO_Init(LCD_SCL_GPIO_Port, &GPIO_InitStruct);
 8001af0:	a905      	add	r1, sp, #20
        hdma_spi2_tx.Instance = DMA1_Stream4;
 8001af2:	4c13      	ldr	r4, [pc, #76]	; (8001b40 <HAL_SPI_MspInit+0x120>)
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af4:	e9cd 7905 	strd	r7, r9, [sp, #20]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af8:	e9cd 5807 	strd	r5, r8, [sp, #28]
        HAL_GPIO_Init(LCD_SCL_GPIO_Port, &GPIO_InitStruct);
 8001afc:	f001 f9ca 	bl	8002e94 <HAL_GPIO_Init>
        hdma_spi2_tx.Instance = DMA1_Stream4;
 8001b00:	4b10      	ldr	r3, [pc, #64]	; (8001b44 <HAL_SPI_MspInit+0x124>)
        if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001b02:	4620      	mov	r0, r4
        hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001b04:	e9c4 3500 	strd	r3, r5, [r4]
        hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b08:	2340      	movs	r3, #64	; 0x40
        hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b0a:	e9c4 3502 	strd	r3, r5, [r4, #8]
        hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b0e:	e9c4 7504 	strd	r7, r5, [r4, #16]
        hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001b12:	e9c4 5506 	strd	r5, r5, [r4, #24]
        hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b16:	e9c4 5508 	strd	r5, r5, [r4, #32]
        if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001b1a:	f000 ffeb 	bl	8002af4 <HAL_DMA_Init>
 8001b1e:	b108      	cbz	r0, 8001b24 <HAL_SPI_MspInit+0x104>
            Error_Handler();
 8001b20:	f7ff fe6e 	bl	8001800 <Error_Handler>
        __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001b24:	64b4      	str	r4, [r6, #72]	; 0x48
 8001b26:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8001b28:	e7aa      	b.n	8001a80 <HAL_SPI_MspInit+0x60>
 8001b2a:	bf00      	nop
 8001b2c:	40013000 	.word	0x40013000
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40020400 	.word	0x40020400
 8001b38:	40003800 	.word	0x40003800
 8001b3c:	40020800 	.word	0x40020800
 8001b40:	20000ca4 	.word	0x20000ca4
 8001b44:	40026070 	.word	0x40026070

08001b48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
    * Initializes the Global MSP.
    */
void HAL_MspInit(void)
{
 8001b48:	b082      	sub	sp, #8
    /* USER CODE BEGIN MspInit 0 */

    /* USER CODE END MspInit 0 */

    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4a:	4b0c      	ldr	r3, [pc, #48]	; (8001b7c <HAL_MspInit+0x34>)
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	9100      	str	r1, [sp, #0]
 8001b50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b56:	645a      	str	r2, [r3, #68]	; 0x44
 8001b58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b5a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001b5e:	9200      	str	r2, [sp, #0]
 8001b60:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b62:	9101      	str	r1, [sp, #4]
 8001b64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b66:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b6a:	641a      	str	r2, [r3, #64]	; 0x40
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b72:	9301      	str	r3, [sp, #4]
 8001b74:	9b01      	ldr	r3, [sp, #4]
    /* System interrupt init*/

    /* USER CODE BEGIN MspInit 1 */

    /* USER CODE END MspInit 1 */
}
 8001b76:	b002      	add	sp, #8
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	40023800 	.word	0x40023800

08001b80 <NMI_Handler>:
{
    /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

    /* USER CODE END NonMaskableInt_IRQn 0 */
    /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8001b80:	e7fe      	b.n	8001b80 <NMI_Handler>

08001b82 <HardFault_Handler>:
void HardFault_Handler(void)
{
    /* USER CODE BEGIN HardFault_IRQn 0 */

    /* USER CODE END HardFault_IRQn 0 */
    while (1)
 8001b82:	e7fe      	b.n	8001b82 <HardFault_Handler>

08001b84 <MemManage_Handler>:
void MemManage_Handler(void)
{
    /* USER CODE BEGIN MemoryManagement_IRQn 0 */

    /* USER CODE END MemoryManagement_IRQn 0 */
    while (1)
 8001b84:	e7fe      	b.n	8001b84 <MemManage_Handler>

08001b86 <BusFault_Handler>:
void BusFault_Handler(void)
{
    /* USER CODE BEGIN BusFault_IRQn 0 */

    /* USER CODE END BusFault_IRQn 0 */
    while (1)
 8001b86:	e7fe      	b.n	8001b86 <BusFault_Handler>

08001b88 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
    /* USER CODE BEGIN UsageFault_IRQn 0 */

    /* USER CODE END UsageFault_IRQn 0 */
    while (1)
 8001b88:	e7fe      	b.n	8001b88 <UsageFault_Handler>

08001b8a <SVC_Handler>:

    /* USER CODE END SVCall_IRQn 0 */
    /* USER CODE BEGIN SVCall_IRQn 1 */

    /* USER CODE END SVCall_IRQn 1 */
}
 8001b8a:	4770      	bx	lr

08001b8c <DebugMon_Handler>:
 8001b8c:	4770      	bx	lr

08001b8e <PendSV_Handler>:
 8001b8e:	4770      	bx	lr

08001b90 <SysTick_Handler>:
void SysTick_Handler(void)
{
    /* USER CODE BEGIN SysTick_IRQn 0 */

    /* USER CODE END SysTick_IRQn 0 */
    HAL_IncTick();
 8001b90:	f000 bcfc 	b.w	800258c <HAL_IncTick>

08001b94 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
    /* USER CODE BEGIN EXTI3_IRQn 0 */

    /* USER CODE END EXTI3_IRQn 0 */
    HAL_GPIO_EXTI_IRQHandler(Key_Stop_Pin);
 8001b94:	2008      	movs	r0, #8
 8001b96:	f001 ba63 	b.w	8003060 <HAL_GPIO_EXTI_IRQHandler>
	...

08001b9c <DMA1_Stream4_IRQHandler>:
    */
void DMA1_Stream4_IRQHandler(void)
{
    /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */
    /* USER CODE END DMA1_Stream4_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001b9c:	4801      	ldr	r0, [pc, #4]	; (8001ba4 <DMA1_Stream4_IRQHandler+0x8>)
 8001b9e:	f001 b8b9 	b.w	8002d14 <HAL_DMA_IRQHandler>
 8001ba2:	bf00      	nop
 8001ba4:	20000ca4 	.word	0x20000ca4

08001ba8 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
    /* USER CODE BEGIN USART1_IRQn 0 */

    /* USER CODE END USART1_IRQn 0 */
    HAL_UART_IRQHandler(&huart1);
 8001ba8:	4801      	ldr	r0, [pc, #4]	; (8001bb0 <USART1_IRQHandler+0x8>)
 8001baa:	f003 bbb9 	b.w	8005320 <HAL_UART_IRQHandler>
 8001bae:	bf00      	nop
 8001bb0:	20001040 	.word	0x20001040

08001bb4 <TIM8_UP_TIM13_IRQHandler>:

/**
    * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
    */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001bb4:	b508      	push	{r3, lr}
    /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

    /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
    HAL_TIM_IRQHandler(&htim8);
 8001bb6:	4804      	ldr	r0, [pc, #16]	; (8001bc8 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8001bb8:	f002 fe24 	bl	8004804 <HAL_TIM_IRQHandler>
    HAL_TIM_IRQHandler(&htim13);
    /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

    /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001bbc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_TIM_IRQHandler(&htim13);
 8001bc0:	4802      	ldr	r0, [pc, #8]	; (8001bcc <TIM8_UP_TIM13_IRQHandler+0x18>)
 8001bc2:	f002 be1f 	b.w	8004804 <HAL_TIM_IRQHandler>
 8001bc6:	bf00      	nop
 8001bc8:	20000ff8 	.word	0x20000ff8
 8001bcc:	20000e00 	.word	0x20000e00

08001bd0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
    * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
    */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001bd0:	b508      	push	{r3, lr}
    /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

    /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
    HAL_TIM_IRQHandler(&htim8);
 8001bd2:	4804      	ldr	r0, [pc, #16]	; (8001be4 <TIM8_TRG_COM_TIM14_IRQHandler+0x14>)
 8001bd4:	f002 fe16 	bl	8004804 <HAL_TIM_IRQHandler>
    HAL_TIM_IRQHandler(&htim14);
    /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

    /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001bd8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_TIM_IRQHandler(&htim14);
 8001bdc:	4802      	ldr	r0, [pc, #8]	; (8001be8 <TIM8_TRG_COM_TIM14_IRQHandler+0x18>)
 8001bde:	f002 be11 	b.w	8004804 <HAL_TIM_IRQHandler>
 8001be2:	bf00      	nop
 8001be4:	20000ff8 	.word	0x20000ff8
 8001be8:	20000e48 	.word	0x20000e48

08001bec <SDIO_IRQHandler>:
void SDIO_IRQHandler(void)
{
    /* USER CODE BEGIN SDIO_IRQn 0 */

    /* USER CODE END SDIO_IRQn 0 */
    HAL_SD_IRQHandler(&hsd);
 8001bec:	4801      	ldr	r0, [pc, #4]	; (8001bf4 <SDIO_IRQHandler+0x8>)
 8001bee:	f002 b97f 	b.w	8003ef0 <HAL_SD_IRQHandler>
 8001bf2:	bf00      	nop
 8001bf4:	20000c20 	.word	0x20000c20

08001bf8 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
    /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

    /* USER CODE END TIM6_DAC_IRQn 0 */
    HAL_TIM_IRQHandler(&htim6);
 8001bf8:	4801      	ldr	r0, [pc, #4]	; (8001c00 <TIM6_DAC_IRQHandler+0x8>)
 8001bfa:	f002 be03 	b.w	8004804 <HAL_TIM_IRQHandler>
 8001bfe:	bf00      	nop
 8001c00:	20000f68 	.word	0x20000f68

08001c04 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
    /* USER CODE BEGIN TIM7_IRQn 0 */

    /* USER CODE END TIM7_IRQn 0 */
    HAL_TIM_IRQHandler(&htim7);
 8001c04:	4801      	ldr	r0, [pc, #4]	; (8001c0c <TIM7_IRQHandler+0x8>)
 8001c06:	f002 bdfd 	b.w	8004804 <HAL_TIM_IRQHandler>
 8001c0a:	bf00      	nop
 8001c0c:	20000fb0 	.word	0x20000fb0

08001c10 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
    /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

    /* USER CODE END DMA2_Stream3_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001c10:	4801      	ldr	r0, [pc, #4]	; (8001c18 <DMA2_Stream3_IRQHandler+0x8>)
 8001c12:	f001 b87f 	b.w	8002d14 <HAL_DMA_IRQHandler>
 8001c16:	bf00      	nop
 8001c18:	20000b60 	.word	0x20000b60

08001c1c <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
    /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

    /* USER CODE END DMA2_Stream6_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001c1c:	4801      	ldr	r0, [pc, #4]	; (8001c24 <DMA2_Stream6_IRQHandler+0x8>)
 8001c1e:	f001 b879 	b.w	8002d14 <HAL_DMA_IRQHandler>
 8001c22:	bf00      	nop
 8001c24:	20000bc0 	.word	0x20000bc0

08001c28 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001c28:	2001      	movs	r0, #1
 8001c2a:	4770      	bx	lr

08001c2c <_kill>:

int _kill(int pid, int sig)
{
 8001c2c:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001c2e:	f006 f9ed 	bl	800800c <__errno>
 8001c32:	2316      	movs	r3, #22
 8001c34:	6003      	str	r3, [r0, #0]
	return -1;
}
 8001c36:	f04f 30ff 	mov.w	r0, #4294967295
 8001c3a:	bd08      	pop	{r3, pc}

08001c3c <_exit>:

void _exit (int status)
{
 8001c3c:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001c3e:	f006 f9e5 	bl	800800c <__errno>
 8001c42:	2316      	movs	r3, #22
 8001c44:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8001c46:	e7fe      	b.n	8001c46 <_exit+0xa>

08001c48 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c48:	b570      	push	{r4, r5, r6, lr}
 8001c4a:	460d      	mov	r5, r1
 8001c4c:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c4e:	460e      	mov	r6, r1
 8001c50:	1b73      	subs	r3, r6, r5
 8001c52:	429c      	cmp	r4, r3
 8001c54:	dc01      	bgt.n	8001c5a <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001c56:	4620      	mov	r0, r4
 8001c58:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001c5a:	f3af 8000 	nop.w
 8001c5e:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c62:	e7f5      	b.n	8001c50 <_read+0x8>

08001c64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c64:	b570      	push	{r4, r5, r6, lr}
 8001c66:	460d      	mov	r5, r1
 8001c68:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c6a:	460e      	mov	r6, r1
 8001c6c:	1b73      	subs	r3, r6, r5
 8001c6e:	429c      	cmp	r4, r3
 8001c70:	dc01      	bgt.n	8001c76 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8001c72:	4620      	mov	r0, r4
 8001c74:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8001c76:	f816 0b01 	ldrb.w	r0, [r6], #1
 8001c7a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c7e:	e7f5      	b.n	8001c6c <_write+0x8>

08001c80 <_close>:

int _close(int file)
{
	return -1;
}
 8001c80:	f04f 30ff 	mov.w	r0, #4294967295
 8001c84:	4770      	bx	lr

08001c86 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001c86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c8a:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	4770      	bx	lr

08001c90 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001c90:	2001      	movs	r0, #1
 8001c92:	4770      	bx	lr

08001c94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001c94:	2000      	movs	r0, #0
 8001c96:	4770      	bx	lr

08001c98 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c98:	4a0b      	ldr	r2, [pc, #44]	; (8001cc8 <_sbrk+0x30>)
 8001c9a:	6811      	ldr	r1, [r2, #0]
{
 8001c9c:	b510      	push	{r4, lr}
 8001c9e:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8001ca0:	b909      	cbnz	r1, 8001ca6 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8001ca2:	490a      	ldr	r1, [pc, #40]	; (8001ccc <_sbrk+0x34>)
 8001ca4:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ca6:	6810      	ldr	r0, [r2, #0]
 8001ca8:	4909      	ldr	r1, [pc, #36]	; (8001cd0 <_sbrk+0x38>)
 8001caa:	4c0a      	ldr	r4, [pc, #40]	; (8001cd4 <_sbrk+0x3c>)
 8001cac:	4403      	add	r3, r0
 8001cae:	1b09      	subs	r1, r1, r4
 8001cb0:	428b      	cmp	r3, r1
 8001cb2:	d906      	bls.n	8001cc2 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8001cb4:	f006 f9aa 	bl	800800c <__errno>
 8001cb8:	230c      	movs	r3, #12
 8001cba:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001cbc:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001cc0:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8001cc2:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8001cc4:	e7fc      	b.n	8001cc0 <_sbrk+0x28>
 8001cc6:	bf00      	nop
 8001cc8:	20000db4 	.word	0x20000db4
 8001ccc:	20007760 	.word	0x20007760
 8001cd0:	20020000 	.word	0x20020000
 8001cd4:	00000800 	.word	0x00000800

08001cd8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cd8:	4a03      	ldr	r2, [pc, #12]	; (8001ce8 <SystemInit+0x10>)
 8001cda:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001cde:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ce2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ce6:	4770      	bx	lr
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <MX_TIM1_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001cec:	b510      	push	{r4, lr}
 8001cee:	b08c      	sub	sp, #48	; 0x30

    /* USER CODE BEGIN TIM1_Init 0 */

    /* USER CODE END TIM1_Init 0 */

    TIM_Encoder_InitTypeDef sConfig = {0};
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	2220      	movs	r2, #32
 8001cf4:	a804      	add	r0, sp, #16
 8001cf6:	f006 f9b3 	bl	8008060 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};

    /* USER CODE BEGIN TIM1_Init 1 */

    /* USER CODE END TIM1_Init 1 */
    htim1.Instance = TIM1;
 8001cfa:	4812      	ldr	r0, [pc, #72]	; (8001d44 <MX_TIM1_Init+0x58>)
 8001cfc:	4b12      	ldr	r3, [pc, #72]	; (8001d48 <MX_TIM1_Init+0x5c>)
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cfe:	2400      	movs	r4, #0
    htim1.Init.Prescaler = 0;
 8001d00:	e9c0 3400 	strd	r3, r4, [r0]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
    htim1.Init.Period = 65535;
 8001d04:	f64f 73ff 	movw	r3, #65535	; 0xffff
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d08:	e9c0 3403 	strd	r3, r4, [r0, #12]
    htim1.Init.RepetitionCounter = 0;
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
    sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	9303      	str	r3, [sp, #12]
    sConfig.IC1Filter = 0;
    sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
    sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
    sConfig.IC2Filter = 0;
    if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001d10:	a903      	add	r1, sp, #12
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d12:	2301      	movs	r3, #1
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d14:	e9cd 4401 	strd	r4, r4, [sp, #4]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d18:	e9c0 4405 	strd	r4, r4, [r0, #20]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d1c:	6084      	str	r4, [r0, #8]
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d1e:	9305      	str	r3, [sp, #20]
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d20:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001d22:	f002 fecf 	bl	8004ac4 <HAL_TIM_Encoder_Init>
 8001d26:	b108      	cbz	r0, 8001d2c <MX_TIM1_Init+0x40>
    {
        Error_Handler();
 8001d28:	f7ff fd6a 	bl	8001800 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
    if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d2c:	4805      	ldr	r0, [pc, #20]	; (8001d44 <MX_TIM1_Init+0x58>)
 8001d2e:	a901      	add	r1, sp, #4
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d30:	e9cd 4401 	strd	r4, r4, [sp, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d34:	f003 f90e 	bl	8004f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001d38:	b108      	cbz	r0, 8001d3e <MX_TIM1_Init+0x52>
    {
        Error_Handler();
 8001d3a:	f7ff fd61 	bl	8001800 <Error_Handler>
    }
    /* USER CODE BEGIN TIM1_Init 2 */

    /* USER CODE END TIM1_Init 2 */

}
 8001d3e:	b00c      	add	sp, #48	; 0x30
 8001d40:	bd10      	pop	{r4, pc}
 8001d42:	bf00      	nop
 8001d44:	20000db8 	.word	0x20000db8
 8001d48:	40010000 	.word	0x40010000

08001d4c <MX_TIM4_Init>:
    HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d4c:	b510      	push	{r4, lr}
 8001d4e:	b08c      	sub	sp, #48	; 0x30

    /* USER CODE BEGIN TIM4_Init 0 */

    /* USER CODE END TIM4_Init 0 */

    TIM_Encoder_InitTypeDef sConfig = {0};
 8001d50:	2100      	movs	r1, #0
 8001d52:	2220      	movs	r2, #32
 8001d54:	a804      	add	r0, sp, #16
 8001d56:	f006 f983 	bl	8008060 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};

    /* USER CODE BEGIN TIM4_Init 1 */

    /* USER CODE END TIM4_Init 1 */
    htim4.Instance = TIM4;
 8001d5a:	4811      	ldr	r0, [pc, #68]	; (8001da0 <MX_TIM4_Init+0x54>)
 8001d5c:	4b11      	ldr	r3, [pc, #68]	; (8001da4 <MX_TIM4_Init+0x58>)
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d5e:	2400      	movs	r4, #0
    htim4.Init.Prescaler = 0;
 8001d60:	e9c0 3400 	strd	r3, r4, [r0]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
    htim4.Init.Period = 65535;
 8001d64:	f64f 73ff 	movw	r3, #65535	; 0xffff
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d68:	e9c0 3403 	strd	r3, r4, [r0, #12]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
    sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	9303      	str	r3, [sp, #12]
    sConfig.IC1Filter = 0;
    sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
    sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
    sConfig.IC2Filter = 0;
    if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001d70:	a903      	add	r1, sp, #12
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d72:	2301      	movs	r3, #1
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d74:	e9cd 4401 	strd	r4, r4, [sp, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d78:	6084      	str	r4, [r0, #8]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d7a:	6184      	str	r4, [r0, #24]
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d7c:	9305      	str	r3, [sp, #20]
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d7e:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001d80:	f002 fea0 	bl	8004ac4 <HAL_TIM_Encoder_Init>
 8001d84:	b108      	cbz	r0, 8001d8a <MX_TIM4_Init+0x3e>
    {
        Error_Handler();
 8001d86:	f7ff fd3b 	bl	8001800 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
    if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d8a:	4805      	ldr	r0, [pc, #20]	; (8001da0 <MX_TIM4_Init+0x54>)
 8001d8c:	a901      	add	r1, sp, #4
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d8e:	e9cd 4401 	strd	r4, r4, [sp, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d92:	f003 f8df 	bl	8004f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001d96:	b108      	cbz	r0, 8001d9c <MX_TIM4_Init+0x50>
    {
        Error_Handler();
 8001d98:	f7ff fd32 	bl	8001800 <Error_Handler>
    }
    /* USER CODE BEGIN TIM4_Init 2 */

    /* USER CODE END TIM4_Init 2 */

}
 8001d9c:	b00c      	add	sp, #48	; 0x30
 8001d9e:	bd10      	pop	{r4, pc}
 8001da0:	20000ed8 	.word	0x20000ed8
 8001da4:	40000800 	.word	0x40000800

08001da8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001da8:	b510      	push	{r4, lr}
 8001daa:	b08c      	sub	sp, #48	; 0x30

    /* USER CODE BEGIN TIM5_Init 0 */

    /* USER CODE END TIM5_Init 0 */

    TIM_Encoder_InitTypeDef sConfig = {0};
 8001dac:	2100      	movs	r1, #0
 8001dae:	2220      	movs	r2, #32
 8001db0:	a804      	add	r0, sp, #16
 8001db2:	f006 f955 	bl	8008060 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};

    /* USER CODE BEGIN TIM5_Init 1 */

    /* USER CODE END TIM5_Init 1 */
    htim5.Instance = TIM5;
 8001db6:	4811      	ldr	r0, [pc, #68]	; (8001dfc <MX_TIM5_Init+0x54>)
 8001db8:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <MX_TIM5_Init+0x58>)
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dba:	2400      	movs	r4, #0
    htim5.Init.Prescaler = 0;
 8001dbc:	e9c0 3400 	strd	r3, r4, [r0]
    htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
    htim5.Init.Period = 4294967295;
 8001dc0:	f04f 33ff 	mov.w	r3, #4294967295
    htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dc4:	e9c0 3403 	strd	r3, r4, [r0, #12]
    htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
    sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	9303      	str	r3, [sp, #12]
    sConfig.IC1Filter = 0;
    sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
    sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
    sConfig.IC2Filter = 0;
    if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001dcc:	a903      	add	r1, sp, #12
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001dce:	2301      	movs	r3, #1
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd0:	e9cd 4401 	strd	r4, r4, [sp, #4]
    htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd4:	6084      	str	r4, [r0, #8]
    htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dd6:	6184      	str	r4, [r0, #24]
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001dd8:	9305      	str	r3, [sp, #20]
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dda:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001ddc:	f002 fe72 	bl	8004ac4 <HAL_TIM_Encoder_Init>
 8001de0:	b108      	cbz	r0, 8001de6 <MX_TIM5_Init+0x3e>
    {
        Error_Handler();
 8001de2:	f7ff fd0d 	bl	8001800 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
    if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001de6:	4805      	ldr	r0, [pc, #20]	; (8001dfc <MX_TIM5_Init+0x54>)
 8001de8:	a901      	add	r1, sp, #4
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dea:	e9cd 4401 	strd	r4, r4, [sp, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001dee:	f003 f8b1 	bl	8004f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001df2:	b108      	cbz	r0, 8001df8 <MX_TIM5_Init+0x50>
    {
        Error_Handler();
 8001df4:	f7ff fd04 	bl	8001800 <Error_Handler>
    }
    /* USER CODE BEGIN TIM5_Init 2 */

    /* USER CODE END TIM5_Init 2 */

}
 8001df8:	b00c      	add	sp, #48	; 0x30
 8001dfa:	bd10      	pop	{r4, pc}
 8001dfc:	20000f20 	.word	0x20000f20
 8001e00:	40000c00 	.word	0x40000c00

08001e04 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001e04:	b513      	push	{r0, r1, r4, lr}

    /* USER CODE BEGIN TIM6_Init 1 */

    /* USER CODE END TIM6_Init 1 */
    htim6.Instance = TIM6;
    htim6.Init.Prescaler = 168-1;
 8001e06:	4a0e      	ldr	r2, [pc, #56]	; (8001e40 <MX_TIM6_Init+0x3c>)
    htim6.Instance = TIM6;
 8001e08:	480e      	ldr	r0, [pc, #56]	; (8001e44 <MX_TIM6_Init+0x40>)
    htim6.Init.Prescaler = 168-1;
 8001e0a:	23a7      	movs	r3, #167	; 0xa7
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e0c:	2400      	movs	r4, #0
    htim6.Init.Prescaler = 168-1;
 8001e0e:	e9c0 2300 	strd	r2, r3, [r0]
    htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
    htim6.Init.Period = 100-1;
 8001e12:	2363      	movs	r3, #99	; 0x63
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e14:	e9cd 4400 	strd	r4, r4, [sp]
    htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e18:	6084      	str	r4, [r0, #8]
    htim6.Init.Period = 100-1;
 8001e1a:	60c3      	str	r3, [r0, #12]
    htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e1c:	6184      	str	r4, [r0, #24]
    if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e1e:	f002 fdf9 	bl	8004a14 <HAL_TIM_Base_Init>
 8001e22:	b108      	cbz	r0, 8001e28 <MX_TIM6_Init+0x24>
    {
        Error_Handler();
 8001e24:	f7ff fcec 	bl	8001800 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
    if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e28:	4806      	ldr	r0, [pc, #24]	; (8001e44 <MX_TIM6_Init+0x40>)
 8001e2a:	4669      	mov	r1, sp
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e2c:	e9cd 4400 	strd	r4, r4, [sp]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e30:	f003 f890 	bl	8004f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001e34:	b108      	cbz	r0, 8001e3a <MX_TIM6_Init+0x36>
    {
        Error_Handler();
 8001e36:	f7ff fce3 	bl	8001800 <Error_Handler>
    }
    /* USER CODE BEGIN TIM6_Init 2 */

    /* USER CODE END TIM6_Init 2 */

}
 8001e3a:	b002      	add	sp, #8
 8001e3c:	bd10      	pop	{r4, pc}
 8001e3e:	bf00      	nop
 8001e40:	40001000 	.word	0x40001000
 8001e44:	20000f68 	.word	0x20000f68

08001e48 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001e48:	b513      	push	{r0, r1, r4, lr}

    /* USER CODE BEGIN TIM7_Init 1 */

    /* USER CODE END TIM7_Init 1 */
    htim7.Instance = TIM7;
    htim7.Init.Prescaler = 16800-1;
 8001e4a:	4a0f      	ldr	r2, [pc, #60]	; (8001e88 <MX_TIM7_Init+0x40>)
    htim7.Instance = TIM7;
 8001e4c:	480f      	ldr	r0, [pc, #60]	; (8001e8c <MX_TIM7_Init+0x44>)
    htim7.Init.Prescaler = 16800-1;
 8001e4e:	f244 139f 	movw	r3, #16799	; 0x419f
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e52:	2400      	movs	r4, #0
    htim7.Init.Prescaler = 16800-1;
 8001e54:	e9c0 2300 	strd	r2, r3, [r0]
    htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
    htim7.Init.Period = 10000-1;
 8001e58:	f242 730f 	movw	r3, #9999	; 0x270f
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e5c:	e9cd 4400 	strd	r4, r4, [sp]
    htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e60:	6084      	str	r4, [r0, #8]
    htim7.Init.Period = 10000-1;
 8001e62:	60c3      	str	r3, [r0, #12]
    htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e64:	6184      	str	r4, [r0, #24]
    if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001e66:	f002 fdd5 	bl	8004a14 <HAL_TIM_Base_Init>
 8001e6a:	b108      	cbz	r0, 8001e70 <MX_TIM7_Init+0x28>
    {
        Error_Handler();
 8001e6c:	f7ff fcc8 	bl	8001800 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
    if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001e70:	4806      	ldr	r0, [pc, #24]	; (8001e8c <MX_TIM7_Init+0x44>)
 8001e72:	4669      	mov	r1, sp
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e74:	e9cd 4400 	strd	r4, r4, [sp]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001e78:	f003 f86c 	bl	8004f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001e7c:	b108      	cbz	r0, 8001e82 <MX_TIM7_Init+0x3a>
    {
        Error_Handler();
 8001e7e:	f7ff fcbf 	bl	8001800 <Error_Handler>
    }
    /* USER CODE BEGIN TIM7_Init 2 */

    /* USER CODE END TIM7_Init 2 */

}
 8001e82:	b002      	add	sp, #8
 8001e84:	bd10      	pop	{r4, pc}
 8001e86:	bf00      	nop
 8001e88:	40001400 	.word	0x40001400
 8001e8c:	20000fb0 	.word	0x20000fb0

08001e90 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001e90:	b510      	push	{r4, lr}
 8001e92:	b08c      	sub	sp, #48	; 0x30

    /* USER CODE BEGIN TIM8_Init 0 */

    /* USER CODE END TIM8_Init 0 */

    TIM_Encoder_InitTypeDef sConfig = {0};
 8001e94:	2100      	movs	r1, #0
 8001e96:	2220      	movs	r2, #32
 8001e98:	a804      	add	r0, sp, #16
 8001e9a:	f006 f8e1 	bl	8008060 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};

    /* USER CODE BEGIN TIM8_Init 1 */

    /* USER CODE END TIM8_Init 1 */
    htim8.Instance = TIM8;
 8001e9e:	4812      	ldr	r0, [pc, #72]	; (8001ee8 <MX_TIM8_Init+0x58>)
 8001ea0:	4b12      	ldr	r3, [pc, #72]	; (8001eec <MX_TIM8_Init+0x5c>)
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea2:	2400      	movs	r4, #0
    htim8.Init.Prescaler = 0;
 8001ea4:	e9c0 3400 	strd	r3, r4, [r0]
    htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
    htim8.Init.Period = 65535;
 8001ea8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eac:	e9c0 3403 	strd	r3, r4, [r0, #12]
    htim8.Init.RepetitionCounter = 0;
    htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
    sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	9303      	str	r3, [sp, #12]
    sConfig.IC1Filter = 0;
    sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
    sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
    sConfig.IC2Filter = 0;
    if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001eb4:	a903      	add	r1, sp, #12
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001eb6:	2301      	movs	r3, #1
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eb8:	e9cd 4401 	strd	r4, r4, [sp, #4]
    htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ebc:	e9c0 4405 	strd	r4, r4, [r0, #20]
    htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec0:	6084      	str	r4, [r0, #8]
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ec2:	9305      	str	r3, [sp, #20]
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ec4:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001ec6:	f002 fdfd 	bl	8004ac4 <HAL_TIM_Encoder_Init>
 8001eca:	b108      	cbz	r0, 8001ed0 <MX_TIM8_Init+0x40>
    {
        Error_Handler();
 8001ecc:	f7ff fc98 	bl	8001800 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
    if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001ed0:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <MX_TIM8_Init+0x58>)
 8001ed2:	a901      	add	r1, sp, #4
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed4:	e9cd 4401 	strd	r4, r4, [sp, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001ed8:	f003 f83c 	bl	8004f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001edc:	b108      	cbz	r0, 8001ee2 <MX_TIM8_Init+0x52>
    {
        Error_Handler();
 8001ede:	f7ff fc8f 	bl	8001800 <Error_Handler>
    }
    /* USER CODE BEGIN TIM8_Init 2 */

    /* USER CODE END TIM8_Init 2 */

}
 8001ee2:	b00c      	add	sp, #48	; 0x30
 8001ee4:	bd10      	pop	{r4, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000ff8 	.word	0x20000ff8
 8001eec:	40010400 	.word	0x40010400

08001ef0 <MX_TIM13_Init>:
    /* USER CODE END TIM13_Init 0 */

    /* USER CODE BEGIN TIM13_Init 1 */

    /* USER CODE END TIM13_Init 1 */
    htim13.Instance = TIM13;
 8001ef0:	480a      	ldr	r0, [pc, #40]	; (8001f1c <MX_TIM13_Init+0x2c>)
    htim13.Init.Prescaler = 16800-1;
 8001ef2:	4a0b      	ldr	r2, [pc, #44]	; (8001f20 <MX_TIM13_Init+0x30>)
{
 8001ef4:	b508      	push	{r3, lr}
    htim13.Init.Prescaler = 16800-1;
 8001ef6:	f244 139f 	movw	r3, #16799	; 0x419f
 8001efa:	e9c0 2300 	strd	r2, r3, [r0]
    htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
    htim13.Init.Period = 5000-1;
 8001efe:	2300      	movs	r3, #0
 8001f00:	f241 3287 	movw	r2, #4999	; 0x1387
 8001f04:	e9c0 3202 	strd	r3, r2, [r0, #8]
    htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f08:	6103      	str	r3, [r0, #16]
    htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f0a:	6183      	str	r3, [r0, #24]
    if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001f0c:	f002 fd82 	bl	8004a14 <HAL_TIM_Base_Init>
 8001f10:	b118      	cbz	r0, 8001f1a <MX_TIM13_Init+0x2a>
    }
    /* USER CODE BEGIN TIM13_Init 2 */

    /* USER CODE END TIM13_Init 2 */

}
 8001f12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        Error_Handler();
 8001f16:	f7ff bc73 	b.w	8001800 <Error_Handler>
}
 8001f1a:	bd08      	pop	{r3, pc}
 8001f1c:	20000e00 	.word	0x20000e00
 8001f20:	40001c00 	.word	0x40001c00

08001f24 <HAL_TIM_Encoder_MspInit>:
    HAL_TIM_MspPostInit(&htim14);

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001f24:	b530      	push	{r4, r5, lr}
 8001f26:	4604      	mov	r4, r0
 8001f28:	b08f      	sub	sp, #60	; 0x3c

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2a:	2214      	movs	r2, #20
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	a809      	add	r0, sp, #36	; 0x24
 8001f30:	f006 f896 	bl	8008060 <memset>
    if(tim_encoderHandle->Instance==TIM1)
 8001f34:	6823      	ldr	r3, [r4, #0]
 8001f36:	4a4e      	ldr	r2, [pc, #312]	; (8002070 <HAL_TIM_Encoder_MspInit+0x14c>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d122      	bne.n	8001f82 <HAL_TIM_Encoder_MspInit+0x5e>
    {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
        /* TIM1 clock enable */
        __HAL_RCC_TIM1_CLK_ENABLE();
 8001f3c:	4b4d      	ldr	r3, [pc, #308]	; (8002074 <HAL_TIM_Encoder_MspInit+0x150>)
 8001f3e:	2100      	movs	r1, #0
 8001f40:	9101      	str	r1, [sp, #4]
 8001f42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f44:	f042 0201 	orr.w	r2, r2, #1
 8001f48:	645a      	str	r2, [r3, #68]	; 0x44
 8001f4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f4c:	f002 0201 	and.w	r2, r2, #1
 8001f50:	9201      	str	r2, [sp, #4]
 8001f52:	9a01      	ldr	r2, [sp, #4]

        __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f54:	9102      	str	r1, [sp, #8]
 8001f56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f58:	f042 0210 	orr.w	r2, r2, #16
 8001f5c:	631a      	str	r2, [r3, #48]	; 0x30
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f60:	f003 0310 	and.w	r3, r3, #16
 8001f64:	9302      	str	r3, [sp, #8]
        /**TIM1 GPIO Configuration
        PE9         ------> TIM1_CH1
        PE11         ------> TIM1_CH2
        */
        GPIO_InitStruct.Pin = Motor_1_Encoder_A_Pin|Motor_1_Encoder_B_Pin;
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f66:	f44f 6020 	mov.w	r0, #2560	; 0xa00
        __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f6a:	9b02      	ldr	r3, [sp, #8]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	e9cd 0309 	strd	r0, r3, [sp, #36]	; 0x24
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
        GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f72:	2301      	movs	r3, #1
        HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f74:	4840      	ldr	r0, [pc, #256]	; (8002078 <HAL_TIM_Encoder_MspInit+0x154>)
        GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f76:	930d      	str	r3, [sp, #52]	; 0x34
        HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f78:	a909      	add	r1, sp, #36	; 0x24
        GPIO_InitStruct.Pin = Motor_4_Encoder_A_Pin|Motor_4_Encoder_B_Pin;
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
        HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f7a:	f000 ff8b 	bl	8002e94 <HAL_GPIO_Init>
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
    }
}
 8001f7e:	b00f      	add	sp, #60	; 0x3c
 8001f80:	bd30      	pop	{r4, r5, pc}
    else if(tim_encoderHandle->Instance==TIM4)
 8001f82:	4a3e      	ldr	r2, [pc, #248]	; (800207c <HAL_TIM_Encoder_MspInit+0x158>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d11e      	bne.n	8001fc6 <HAL_TIM_Encoder_MspInit+0xa2>
        __HAL_RCC_TIM4_CLK_ENABLE();
 8001f88:	4b3a      	ldr	r3, [pc, #232]	; (8002074 <HAL_TIM_Encoder_MspInit+0x150>)
        HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f8a:	483d      	ldr	r0, [pc, #244]	; (8002080 <HAL_TIM_Encoder_MspInit+0x15c>)
        __HAL_RCC_TIM4_CLK_ENABLE();
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	9103      	str	r1, [sp, #12]
 8001f90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f92:	f042 0204 	orr.w	r2, r2, #4
 8001f96:	641a      	str	r2, [r3, #64]	; 0x40
 8001f98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f9a:	f002 0204 	and.w	r2, r2, #4
 8001f9e:	9203      	str	r2, [sp, #12]
 8001fa0:	9a03      	ldr	r2, [sp, #12]
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fa2:	9104      	str	r1, [sp, #16]
 8001fa4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fa6:	f042 0208 	orr.w	r2, r2, #8
 8001faa:	631a      	str	r2, [r3, #48]	; 0x30
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	f003 0308 	and.w	r3, r3, #8
 8001fb2:	9304      	str	r3, [sp, #16]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fb8:	9b04      	ldr	r3, [sp, #16]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fba:	2302      	movs	r3, #2
 8001fbc:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001fc0:	930d      	str	r3, [sp, #52]	; 0x34
        HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fc2:	a909      	add	r1, sp, #36	; 0x24
 8001fc4:	e7d9      	b.n	8001f7a <HAL_TIM_Encoder_MspInit+0x56>
    else if(tim_encoderHandle->Instance==TIM5)
 8001fc6:	4a2f      	ldr	r2, [pc, #188]	; (8002084 <HAL_TIM_Encoder_MspInit+0x160>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d11d      	bne.n	8002008 <HAL_TIM_Encoder_MspInit+0xe4>
        __HAL_RCC_TIM5_CLK_ENABLE();
 8001fcc:	4b29      	ldr	r3, [pc, #164]	; (8002074 <HAL_TIM_Encoder_MspInit+0x150>)
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fce:	482e      	ldr	r0, [pc, #184]	; (8002088 <HAL_TIM_Encoder_MspInit+0x164>)
        __HAL_RCC_TIM5_CLK_ENABLE();
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	9105      	str	r1, [sp, #20]
 8001fd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fd6:	f042 0208 	orr.w	r2, r2, #8
 8001fda:	641a      	str	r2, [r3, #64]	; 0x40
 8001fdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fde:	f002 0208 	and.w	r2, r2, #8
 8001fe2:	9205      	str	r2, [sp, #20]
 8001fe4:	9a05      	ldr	r2, [sp, #20]
        __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe6:	9106      	str	r1, [sp, #24]
 8001fe8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fea:	f042 0201 	orr.w	r2, r2, #1
 8001fee:	631a      	str	r2, [r3, #48]	; 0x30
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	9306      	str	r3, [sp, #24]
 8001ff8:	9b06      	ldr	r3, [sp, #24]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffa:	2203      	movs	r2, #3
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002002:	930d      	str	r3, [sp, #52]	; 0x34
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002004:	a909      	add	r1, sp, #36	; 0x24
 8002006:	e7b8      	b.n	8001f7a <HAL_TIM_Encoder_MspInit+0x56>
    else if(tim_encoderHandle->Instance==TIM8)
 8002008:	4a20      	ldr	r2, [pc, #128]	; (800208c <HAL_TIM_Encoder_MspInit+0x168>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d1b7      	bne.n	8001f7e <HAL_TIM_Encoder_MspInit+0x5a>
        __HAL_RCC_TIM8_CLK_ENABLE();
 800200e:	4b19      	ldr	r3, [pc, #100]	; (8002074 <HAL_TIM_Encoder_MspInit+0x150>)
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002010:	481f      	ldr	r0, [pc, #124]	; (8002090 <HAL_TIM_Encoder_MspInit+0x16c>)
        __HAL_RCC_TIM8_CLK_ENABLE();
 8002012:	2400      	movs	r4, #0
 8002014:	9407      	str	r4, [sp, #28]
 8002016:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002018:	f042 0202 	orr.w	r2, r2, #2
 800201c:	645a      	str	r2, [r3, #68]	; 0x44
 800201e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002020:	f002 0202 	and.w	r2, r2, #2
 8002024:	9207      	str	r2, [sp, #28]
 8002026:	9a07      	ldr	r2, [sp, #28]
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8002028:	9408      	str	r4, [sp, #32]
 800202a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800202c:	f042 0204 	orr.w	r2, r2, #4
 8002030:	631a      	str	r2, [r3, #48]	; 0x30
 8002032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002034:	f003 0304 	and.w	r3, r3, #4
 8002038:	9308      	str	r3, [sp, #32]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203a:	2502      	movs	r5, #2
        __HAL_RCC_GPIOC_CLK_ENABLE();
 800203c:	9b08      	ldr	r3, [sp, #32]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203e:	23c0      	movs	r3, #192	; 0xc0
 8002040:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002044:	a909      	add	r1, sp, #36	; 0x24
        GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002046:	2303      	movs	r3, #3
 8002048:	930d      	str	r3, [sp, #52]	; 0x34
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800204a:	f000 ff23 	bl	8002e94 <HAL_GPIO_Init>
        HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 800204e:	4622      	mov	r2, r4
 8002050:	4629      	mov	r1, r5
 8002052:	202c      	movs	r0, #44	; 0x2c
 8002054:	f000 fce4 	bl	8002a20 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002058:	202c      	movs	r0, #44	; 0x2c
 800205a:	f000 fd13 	bl	8002a84 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 2, 0);
 800205e:	4622      	mov	r2, r4
 8002060:	4629      	mov	r1, r5
 8002062:	202d      	movs	r0, #45	; 0x2d
 8002064:	f000 fcdc 	bl	8002a20 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002068:	202d      	movs	r0, #45	; 0x2d
 800206a:	f000 fd0b 	bl	8002a84 <HAL_NVIC_EnableIRQ>
}
 800206e:	e786      	b.n	8001f7e <HAL_TIM_Encoder_MspInit+0x5a>
 8002070:	40010000 	.word	0x40010000
 8002074:	40023800 	.word	0x40023800
 8002078:	40021000 	.word	0x40021000
 800207c:	40000800 	.word	0x40000800
 8002080:	40020c00 	.word	0x40020c00
 8002084:	40000c00 	.word	0x40000c00
 8002088:	40020000 	.word	0x40020000
 800208c:	40010400 	.word	0x40010400
 8002090:	40020800 	.word	0x40020800

08002094 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002094:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

    if(tim_baseHandle->Instance==TIM3)
 8002096:	6803      	ldr	r3, [r0, #0]
 8002098:	4a34      	ldr	r2, [pc, #208]	; (800216c <HAL_TIM_Base_MspInit+0xd8>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d10e      	bne.n	80020bc <HAL_TIM_Base_MspInit+0x28>
    {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
        /* TIM3 clock enable */
        __HAL_RCC_TIM3_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	9301      	str	r3, [sp, #4]
 80020a2:	4b33      	ldr	r3, [pc, #204]	; (8002170 <HAL_TIM_Base_MspInit+0xdc>)
 80020a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020a6:	f042 0202 	orr.w	r2, r2, #2
 80020aa:	641a      	str	r2, [r3, #64]	; 0x40
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	9301      	str	r3, [sp, #4]
 80020b4:	9b01      	ldr	r3, [sp, #4]
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
    }
}
 80020b6:	b007      	add	sp, #28
 80020b8:	f85d fb04 	ldr.w	pc, [sp], #4
    else if(tim_baseHandle->Instance==TIM6)
 80020bc:	4a2d      	ldr	r2, [pc, #180]	; (8002174 <HAL_TIM_Base_MspInit+0xe0>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d115      	bne.n	80020ee <HAL_TIM_Base_MspInit+0x5a>
        __HAL_RCC_TIM6_CLK_ENABLE();
 80020c2:	4b2b      	ldr	r3, [pc, #172]	; (8002170 <HAL_TIM_Base_MspInit+0xdc>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	9202      	str	r2, [sp, #8]
 80020c8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80020ca:	f041 0110 	orr.w	r1, r1, #16
 80020ce:	6419      	str	r1, [r3, #64]	; 0x40
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f003 0310 	and.w	r3, r3, #16
 80020d6:	9302      	str	r3, [sp, #8]
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 80020d8:	2036      	movs	r0, #54	; 0x36
 80020da:	2102      	movs	r1, #2
        __HAL_RCC_TIM6_CLK_ENABLE();
 80020dc:	9b02      	ldr	r3, [sp, #8]
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 80020de:	f000 fc9f 	bl	8002a20 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80020e2:	2036      	movs	r0, #54	; 0x36
}
 80020e4:	b007      	add	sp, #28
 80020e6:	f85d eb04 	ldr.w	lr, [sp], #4
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80020ea:	f000 bccb 	b.w	8002a84 <HAL_NVIC_EnableIRQ>
    else if(tim_baseHandle->Instance==TIM7)
 80020ee:	4a22      	ldr	r2, [pc, #136]	; (8002178 <HAL_TIM_Base_MspInit+0xe4>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d111      	bne.n	8002118 <HAL_TIM_Base_MspInit+0x84>
        __HAL_RCC_TIM7_CLK_ENABLE();
 80020f4:	4b1e      	ldr	r3, [pc, #120]	; (8002170 <HAL_TIM_Base_MspInit+0xdc>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	9203      	str	r2, [sp, #12]
 80020fa:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80020fc:	f041 0120 	orr.w	r1, r1, #32
 8002100:	6419      	str	r1, [r3, #64]	; 0x40
 8002102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002104:	f003 0320 	and.w	r3, r3, #32
 8002108:	9303      	str	r3, [sp, #12]
        HAL_NVIC_SetPriority(TIM7_IRQn, 15, 0);
 800210a:	2037      	movs	r0, #55	; 0x37
 800210c:	210f      	movs	r1, #15
        __HAL_RCC_TIM7_CLK_ENABLE();
 800210e:	9b03      	ldr	r3, [sp, #12]
        HAL_NVIC_SetPriority(TIM7_IRQn, 15, 0);
 8002110:	f000 fc86 	bl	8002a20 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002114:	2037      	movs	r0, #55	; 0x37
 8002116:	e7e5      	b.n	80020e4 <HAL_TIM_Base_MspInit+0x50>
    else if(tim_baseHandle->Instance==TIM13)
 8002118:	4a18      	ldr	r2, [pc, #96]	; (800217c <HAL_TIM_Base_MspInit+0xe8>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d111      	bne.n	8002142 <HAL_TIM_Base_MspInit+0xae>
        __HAL_RCC_TIM13_CLK_ENABLE();
 800211e:	4b14      	ldr	r3, [pc, #80]	; (8002170 <HAL_TIM_Base_MspInit+0xdc>)
 8002120:	2200      	movs	r2, #0
 8002122:	9204      	str	r2, [sp, #16]
 8002124:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002126:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800212a:	6419      	str	r1, [r3, #64]	; 0x40
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002132:	9304      	str	r3, [sp, #16]
        HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 8002134:	202c      	movs	r0, #44	; 0x2c
 8002136:	2102      	movs	r1, #2
        __HAL_RCC_TIM13_CLK_ENABLE();
 8002138:	9b04      	ldr	r3, [sp, #16]
        HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 800213a:	f000 fc71 	bl	8002a20 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800213e:	202c      	movs	r0, #44	; 0x2c
 8002140:	e7d0      	b.n	80020e4 <HAL_TIM_Base_MspInit+0x50>
    else if(tim_baseHandle->Instance==TIM14)
 8002142:	4a0f      	ldr	r2, [pc, #60]	; (8002180 <HAL_TIM_Base_MspInit+0xec>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d1b6      	bne.n	80020b6 <HAL_TIM_Base_MspInit+0x22>
        __HAL_RCC_TIM14_CLK_ENABLE();
 8002148:	4b09      	ldr	r3, [pc, #36]	; (8002170 <HAL_TIM_Base_MspInit+0xdc>)
 800214a:	2200      	movs	r2, #0
 800214c:	9205      	str	r2, [sp, #20]
 800214e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002150:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002154:	6419      	str	r1, [r3, #64]	; 0x40
 8002156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800215c:	9305      	str	r3, [sp, #20]
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 2, 0);
 800215e:	202d      	movs	r0, #45	; 0x2d
 8002160:	2102      	movs	r1, #2
        __HAL_RCC_TIM14_CLK_ENABLE();
 8002162:	9b05      	ldr	r3, [sp, #20]
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 2, 0);
 8002164:	f000 fc5c 	bl	8002a20 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002168:	202d      	movs	r0, #45	; 0x2d
 800216a:	e7bb      	b.n	80020e4 <HAL_TIM_Base_MspInit+0x50>
 800216c:	40000400 	.word	0x40000400
 8002170:	40023800 	.word	0x40023800
 8002174:	40001000 	.word	0x40001000
 8002178:	40001400 	.word	0x40001400
 800217c:	40001c00 	.word	0x40001c00
 8002180:	40002000 	.word	0x40002000

08002184 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002184:	b530      	push	{r4, r5, lr}
 8002186:	4604      	mov	r4, r0
 8002188:	b089      	sub	sp, #36	; 0x24

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800218a:	2214      	movs	r2, #20
 800218c:	2100      	movs	r1, #0
 800218e:	a803      	add	r0, sp, #12
 8002190:	f005 ff66 	bl	8008060 <memset>
    if(timHandle->Instance==TIM3)
 8002194:	6823      	ldr	r3, [r4, #0]
 8002196:	4a23      	ldr	r2, [pc, #140]	; (8002224 <HAL_TIM_MspPostInit+0xa0>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d12a      	bne.n	80021f2 <HAL_TIM_MspPostInit+0x6e>
    {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */
        __HAL_RCC_GPIOA_CLK_ENABLE();
 800219c:	4b22      	ldr	r3, [pc, #136]	; (8002228 <HAL_TIM_MspPostInit+0xa4>)
        GPIO_InitStruct.Pin = Motor_1_PWM_Pin|Motor_2_PWM_Pin;
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219e:	4823      	ldr	r0, [pc, #140]	; (800222c <HAL_TIM_MspPostInit+0xa8>)
        __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a0:	2500      	movs	r5, #0
 80021a2:	9500      	str	r5, [sp, #0]
 80021a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021a6:	f042 0201 	orr.w	r2, r2, #1
 80021aa:	631a      	str	r2, [r3, #48]	; 0x30
 80021ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021ae:	f002 0201 	and.w	r2, r2, #1
 80021b2:	9200      	str	r2, [sp, #0]
 80021b4:	9a00      	ldr	r2, [sp, #0]
        __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b6:	9501      	str	r5, [sp, #4]
 80021b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021ba:	f042 0202 	orr.w	r2, r2, #2
 80021be:	631a      	str	r2, [r3, #48]	; 0x30
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	9301      	str	r3, [sp, #4]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2402      	movs	r4, #2
        __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ca:	9b01      	ldr	r3, [sp, #4]
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021cc:	9407      	str	r4, [sp, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	23c0      	movs	r3, #192	; 0xc0
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d0:	a903      	add	r1, sp, #12
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d2:	e9cd 3403 	strd	r3, r4, [sp, #12]
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d6:	f000 fe5d 	bl	8002e94 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = Motor_3_PWM_Pin|Motor_4_PWM_Pin;
 80021da:	2303      	movs	r3, #3
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021dc:	e9cd 3403 	strd	r3, r4, [sp, #12]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e0:	e9cd 5505 	strd	r5, r5, [sp, #20]
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e4:	4812      	ldr	r0, [pc, #72]	; (8002230 <HAL_TIM_MspPostInit+0xac>)
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021e6:	9407      	str	r4, [sp, #28]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e8:	a903      	add	r1, sp, #12
        GPIO_InitStruct.Pin = LED1_Pin;
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
        GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
        HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80021ea:	f000 fe53 	bl	8002e94 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
    }

}
 80021ee:	b009      	add	sp, #36	; 0x24
 80021f0:	bd30      	pop	{r4, r5, pc}
    else if(timHandle->Instance==TIM14)
 80021f2:	4a10      	ldr	r2, [pc, #64]	; (8002234 <HAL_TIM_MspPostInit+0xb0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d1fa      	bne.n	80021ee <HAL_TIM_MspPostInit+0x6a>
        __HAL_RCC_GPIOF_CLK_ENABLE();
 80021f8:	2300      	movs	r3, #0
 80021fa:	9302      	str	r3, [sp, #8]
 80021fc:	4b0a      	ldr	r3, [pc, #40]	; (8002228 <HAL_TIM_MspPostInit+0xa4>)
        HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80021fe:	480e      	ldr	r0, [pc, #56]	; (8002238 <HAL_TIM_MspPostInit+0xb4>)
        __HAL_RCC_GPIOF_CLK_ENABLE();
 8002200:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002202:	f042 0220 	orr.w	r2, r2, #32
 8002206:	631a      	str	r2, [r3, #48]	; 0x30
 8002208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220a:	f003 0320 	and.w	r3, r3, #32
 800220e:	9302      	str	r3, [sp, #8]
 8002210:	9b02      	ldr	r3, [sp, #8]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002212:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002216:	2302      	movs	r3, #2
 8002218:	e9cd 2303 	strd	r2, r3, [sp, #12]
        GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800221c:	2309      	movs	r3, #9
 800221e:	9307      	str	r3, [sp, #28]
        HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8002220:	a903      	add	r1, sp, #12
 8002222:	e7e2      	b.n	80021ea <HAL_TIM_MspPostInit+0x66>
 8002224:	40000400 	.word	0x40000400
 8002228:	40023800 	.word	0x40023800
 800222c:	40020000 	.word	0x40020000
 8002230:	40020400 	.word	0x40020400
 8002234:	40002000 	.word	0x40002000
 8002238:	40021400 	.word	0x40021400

0800223c <MX_TIM3_Init>:
{
 800223c:	b510      	push	{r4, lr}
 800223e:	b08e      	sub	sp, #56	; 0x38
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002240:	2210      	movs	r2, #16
 8002242:	2100      	movs	r1, #0
 8002244:	a803      	add	r0, sp, #12
 8002246:	f005 ff0b 	bl	8008060 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800224a:	2400      	movs	r4, #0
    TIM_OC_InitTypeDef sConfigOC = {0};
 800224c:	221c      	movs	r2, #28
 800224e:	4621      	mov	r1, r4
 8002250:	eb0d 0002 	add.w	r0, sp, r2
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002254:	e9cd 4401 	strd	r4, r4, [sp, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8002258:	f005 ff02 	bl	8008060 <memset>
    htim3.Instance = TIM3;
 800225c:	4829      	ldr	r0, [pc, #164]	; (8002304 <MX_TIM3_Init+0xc8>)
 800225e:	4b2a      	ldr	r3, [pc, #168]	; (8002308 <MX_TIM3_Init+0xcc>)
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002260:	6084      	str	r4, [r0, #8]
    htim3.Init.Prescaler = 0;
 8002262:	e9c0 3400 	strd	r3, r4, [r0]
    htim3.Init.Period = 16800-1;
 8002266:	f244 139f 	movw	r3, #16799	; 0x419f
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800226a:	e9c0 3403 	strd	r3, r4, [r0, #12]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800226e:	6184      	str	r4, [r0, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002270:	f002 fbd0 	bl	8004a14 <HAL_TIM_Base_Init>
 8002274:	b108      	cbz	r0, 800227a <MX_TIM3_Init+0x3e>
        Error_Handler();
 8002276:	f7ff fac3 	bl	8001800 <Error_Handler>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800227a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800227e:	4821      	ldr	r0, [pc, #132]	; (8002304 <MX_TIM3_Init+0xc8>)
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002280:	9303      	str	r3, [sp, #12]
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002282:	a903      	add	r1, sp, #12
 8002284:	f002 fd10 	bl	8004ca8 <HAL_TIM_ConfigClockSource>
 8002288:	b108      	cbz	r0, 800228e <MX_TIM3_Init+0x52>
        Error_Handler();
 800228a:	f7ff fab9 	bl	8001800 <Error_Handler>
    if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800228e:	481d      	ldr	r0, [pc, #116]	; (8002304 <MX_TIM3_Init+0xc8>)
 8002290:	f002 fbec 	bl	8004a6c <HAL_TIM_PWM_Init>
 8002294:	b108      	cbz	r0, 800229a <MX_TIM3_Init+0x5e>
        Error_Handler();
 8002296:	f7ff fab3 	bl	8001800 <Error_Handler>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800229a:	2400      	movs	r4, #0
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800229c:	4819      	ldr	r0, [pc, #100]	; (8002304 <MX_TIM3_Init+0xc8>)
 800229e:	a901      	add	r1, sp, #4
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022a0:	e9cd 4401 	strd	r4, r4, [sp, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022a4:	f002 fe56 	bl	8004f54 <HAL_TIMEx_MasterConfigSynchronization>
 80022a8:	b108      	cbz	r0, 80022ae <MX_TIM3_Init+0x72>
        Error_Handler();
 80022aa:	f7ff faa9 	bl	8001800 <Error_Handler>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022ae:	2360      	movs	r3, #96	; 0x60
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022b0:	4814      	ldr	r0, [pc, #80]	; (8002304 <MX_TIM3_Init+0xc8>)
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022b2:	9409      	str	r4, [sp, #36]	; 0x24
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022b4:	2200      	movs	r2, #0
 80022b6:	a907      	add	r1, sp, #28
    sConfigOC.Pulse = 0;
 80022b8:	e9cd 3407 	strd	r3, r4, [sp, #28]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022bc:	940b      	str	r4, [sp, #44]	; 0x2c
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022be:	f002 fc8d 	bl	8004bdc <HAL_TIM_PWM_ConfigChannel>
 80022c2:	b108      	cbz	r0, 80022c8 <MX_TIM3_Init+0x8c>
        Error_Handler();
 80022c4:	f7ff fa9c 	bl	8001800 <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022c8:	480e      	ldr	r0, [pc, #56]	; (8002304 <MX_TIM3_Init+0xc8>)
 80022ca:	2204      	movs	r2, #4
 80022cc:	a907      	add	r1, sp, #28
 80022ce:	f002 fc85 	bl	8004bdc <HAL_TIM_PWM_ConfigChannel>
 80022d2:	b108      	cbz	r0, 80022d8 <MX_TIM3_Init+0x9c>
        Error_Handler();
 80022d4:	f7ff fa94 	bl	8001800 <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022d8:	480a      	ldr	r0, [pc, #40]	; (8002304 <MX_TIM3_Init+0xc8>)
 80022da:	2208      	movs	r2, #8
 80022dc:	a907      	add	r1, sp, #28
 80022de:	f002 fc7d 	bl	8004bdc <HAL_TIM_PWM_ConfigChannel>
 80022e2:	b108      	cbz	r0, 80022e8 <MX_TIM3_Init+0xac>
        Error_Handler();
 80022e4:	f7ff fa8c 	bl	8001800 <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80022e8:	4806      	ldr	r0, [pc, #24]	; (8002304 <MX_TIM3_Init+0xc8>)
 80022ea:	220c      	movs	r2, #12
 80022ec:	a907      	add	r1, sp, #28
 80022ee:	f002 fc75 	bl	8004bdc <HAL_TIM_PWM_ConfigChannel>
 80022f2:	b108      	cbz	r0, 80022f8 <MX_TIM3_Init+0xbc>
        Error_Handler();
 80022f4:	f7ff fa84 	bl	8001800 <Error_Handler>
    HAL_TIM_MspPostInit(&htim3);
 80022f8:	4802      	ldr	r0, [pc, #8]	; (8002304 <MX_TIM3_Init+0xc8>)
 80022fa:	f7ff ff43 	bl	8002184 <HAL_TIM_MspPostInit>
}
 80022fe:	b00e      	add	sp, #56	; 0x38
 8002300:	bd10      	pop	{r4, pc}
 8002302:	bf00      	nop
 8002304:	20000e90 	.word	0x20000e90
 8002308:	40000400 	.word	0x40000400

0800230c <MX_TIM14_Init>:
{
 800230c:	b500      	push	{lr}
 800230e:	b089      	sub	sp, #36	; 0x24
    TIM_OC_InitTypeDef sConfigOC = {0};
 8002310:	221c      	movs	r2, #28
 8002312:	2100      	movs	r1, #0
 8002314:	a801      	add	r0, sp, #4
 8002316:	f005 fea3 	bl	8008060 <memset>
    htim14.Instance = TIM14;
 800231a:	4815      	ldr	r0, [pc, #84]	; (8002370 <MX_TIM14_Init+0x64>)
    htim14.Init.Prescaler = 42-1;
 800231c:	4915      	ldr	r1, [pc, #84]	; (8002374 <MX_TIM14_Init+0x68>)
 800231e:	2329      	movs	r3, #41	; 0x29
 8002320:	e9c0 1300 	strd	r1, r3, [r0]
    htim14.Init.Period = 1000-1;
 8002324:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002328:	2300      	movs	r3, #0
 800232a:	e9c0 3202 	strd	r3, r2, [r0, #8]
    htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800232e:	6103      	str	r3, [r0, #16]
    htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002330:	6183      	str	r3, [r0, #24]
    if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002332:	f002 fb6f 	bl	8004a14 <HAL_TIM_Base_Init>
 8002336:	b108      	cbz	r0, 800233c <MX_TIM14_Init+0x30>
        Error_Handler();
 8002338:	f7ff fa62 	bl	8001800 <Error_Handler>
    if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800233c:	480c      	ldr	r0, [pc, #48]	; (8002370 <MX_TIM14_Init+0x64>)
 800233e:	f002 fb95 	bl	8004a6c <HAL_TIM_PWM_Init>
 8002342:	b108      	cbz	r0, 8002348 <MX_TIM14_Init+0x3c>
        Error_Handler();
 8002344:	f7ff fa5c 	bl	8001800 <Error_Handler>
    sConfigOC.Pulse = 50;
 8002348:	2260      	movs	r2, #96	; 0x60
 800234a:	2332      	movs	r3, #50	; 0x32
 800234c:	e9cd 2301 	strd	r2, r3, [sp, #4]
    if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002350:	4807      	ldr	r0, [pc, #28]	; (8002370 <MX_TIM14_Init+0x64>)
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002352:	2200      	movs	r2, #0
    if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002354:	a901      	add	r1, sp, #4
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002356:	9203      	str	r2, [sp, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002358:	9205      	str	r2, [sp, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800235a:	f002 fc3f 	bl	8004bdc <HAL_TIM_PWM_ConfigChannel>
 800235e:	b108      	cbz	r0, 8002364 <MX_TIM14_Init+0x58>
        Error_Handler();
 8002360:	f7ff fa4e 	bl	8001800 <Error_Handler>
    HAL_TIM_MspPostInit(&htim14);
 8002364:	4802      	ldr	r0, [pc, #8]	; (8002370 <MX_TIM14_Init+0x64>)
 8002366:	f7ff ff0d 	bl	8002184 <HAL_TIM_MspPostInit>
}
 800236a:	b009      	add	sp, #36	; 0x24
 800236c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002370:	20000e48 	.word	0x20000e48
 8002374:	40002000 	.word	0x40002000

08002378 <MX_USART1_UART_Init>:
    /* USER CODE END USART1_Init 0 */

    /* USER CODE BEGIN USART1_Init 1 */

    /* USER CODE END USART1_Init 1 */
    huart1.Instance = USART1;
 8002378:	480b      	ldr	r0, [pc, #44]	; (80023a8 <MX_USART1_UART_Init+0x30>)
    huart1.Init.BaudRate = 115200;
 800237a:	4a0c      	ldr	r2, [pc, #48]	; (80023ac <MX_USART1_UART_Init+0x34>)
{
 800237c:	b508      	push	{r3, lr}
    huart1.Init.BaudRate = 115200;
 800237e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002382:	e9c0 2300 	strd	r2, r3, [r0]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002386:	2300      	movs	r3, #0
    huart1.Init.StopBits = UART_STOPBITS_1;
    huart1.Init.Parity = UART_PARITY_NONE;
    huart1.Init.Mode = UART_MODE_TX_RX;
 8002388:	220c      	movs	r2, #12
    huart1.Init.StopBits = UART_STOPBITS_1;
 800238a:	e9c0 3302 	strd	r3, r3, [r0, #8]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800238e:	e9c0 2305 	strd	r2, r3, [r0, #20]
    huart1.Init.Parity = UART_PARITY_NONE;
 8002392:	6103      	str	r3, [r0, #16]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002394:	61c3      	str	r3, [r0, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8002396:	f002 fedf 	bl	8005158 <HAL_UART_Init>
 800239a:	b118      	cbz	r0, 80023a4 <MX_USART1_UART_Init+0x2c>
    }
    /* USER CODE BEGIN USART1_Init 2 */

    /* USER CODE END USART1_Init 2 */

}
 800239c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        Error_Handler();
 80023a0:	f7ff ba2e 	b.w	8001800 <Error_Handler>
}
 80023a4:	bd08      	pop	{r3, pc}
 80023a6:	bf00      	nop
 80023a8:	20001040 	.word	0x20001040
 80023ac:	40011000 	.word	0x40011000

080023b0 <MX_USART2_UART_Init>:
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 80023b0:	480b      	ldr	r0, [pc, #44]	; (80023e0 <MX_USART2_UART_Init+0x30>)
    huart2.Init.BaudRate = 115200;
 80023b2:	4a0c      	ldr	r2, [pc, #48]	; (80023e4 <MX_USART2_UART_Init+0x34>)
{
 80023b4:	b508      	push	{r3, lr}
    huart2.Init.BaudRate = 115200;
 80023b6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80023ba:	e9c0 2300 	strd	r2, r3, [r0]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023be:	2300      	movs	r3, #0
    huart2.Init.StopBits = UART_STOPBITS_1;
    huart2.Init.Parity = UART_PARITY_NONE;
    huart2.Init.Mode = UART_MODE_TX_RX;
 80023c0:	220c      	movs	r2, #12
    huart2.Init.StopBits = UART_STOPBITS_1;
 80023c2:	e9c0 3302 	strd	r3, r3, [r0, #8]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023c6:	e9c0 2305 	strd	r2, r3, [r0, #20]
    huart2.Init.Parity = UART_PARITY_NONE;
 80023ca:	6103      	str	r3, [r0, #16]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023cc:	61c3      	str	r3, [r0, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 80023ce:	f002 fec3 	bl	8005158 <HAL_UART_Init>
 80023d2:	b118      	cbz	r0, 80023dc <MX_USART2_UART_Init+0x2c>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */

}
 80023d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        Error_Handler();
 80023d8:	f7ff ba12 	b.w	8001800 <Error_Handler>
}
 80023dc:	bd08      	pop	{r3, pc}
 80023de:	bf00      	nop
 80023e0:	20001084 	.word	0x20001084
 80023e4:	40004400 	.word	0x40004400

080023e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023e8:	b510      	push	{r4, lr}

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ea:	2214      	movs	r2, #20
{
 80023ec:	b08a      	sub	sp, #40	; 0x28
 80023ee:	4604      	mov	r4, r0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	2100      	movs	r1, #0
 80023f2:	eb0d 0002 	add.w	r0, sp, r2
 80023f6:	f005 fe33 	bl	8008060 <memset>
    if(uartHandle->Instance==USART1)
 80023fa:	6823      	ldr	r3, [r4, #0]
 80023fc:	4a2b      	ldr	r2, [pc, #172]	; (80024ac <HAL_UART_MspInit+0xc4>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d12d      	bne.n	800245e <HAL_UART_MspInit+0x76>
    {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
        /* USART1 clock enable */
        __HAL_RCC_USART1_CLK_ENABLE();
 8002402:	4b2b      	ldr	r3, [pc, #172]	; (80024b0 <HAL_UART_MspInit+0xc8>)
 8002404:	2400      	movs	r4, #0
 8002406:	9401      	str	r4, [sp, #4]
 8002408:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800240a:	f042 0210 	orr.w	r2, r2, #16
 800240e:	645a      	str	r2, [r3, #68]	; 0x44
 8002410:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002412:	f002 0210 	and.w	r2, r2, #16
 8002416:	9201      	str	r2, [sp, #4]
 8002418:	9a01      	ldr	r2, [sp, #4]

        __HAL_RCC_GPIOA_CLK_ENABLE();
 800241a:	9402      	str	r4, [sp, #8]
 800241c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800241e:	f042 0201 	orr.w	r2, r2, #1
 8002422:	631a      	str	r2, [r3, #48]	; 0x30
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	9302      	str	r3, [sp, #8]
 800242c:	9b02      	ldr	r3, [sp, #8]
        /**USART1 GPIO Configuration
        PA9         ------> USART1_TX
        PA10         ------> USART1_RX
        */
        GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242e:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8002432:	2302      	movs	r3, #2
 8002434:	e9cd 0305 	strd	r0, r3, [sp, #20]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
        GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002438:	f04f 0c03 	mov.w	ip, #3
 800243c:	2307      	movs	r3, #7
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800243e:	481d      	ldr	r0, [pc, #116]	; (80024b4 <HAL_UART_MspInit+0xcc>)
 8002440:	a905      	add	r1, sp, #20
        GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002442:	e9cd c308 	strd	ip, r3, [sp, #32]
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002446:	f000 fd25 	bl	8002e94 <HAL_GPIO_Init>

        /* USART1 interrupt Init */
        HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800244a:	2025      	movs	r0, #37	; 0x25
 800244c:	4622      	mov	r2, r4
 800244e:	2101      	movs	r1, #1
 8002450:	f000 fae6 	bl	8002a20 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002454:	2025      	movs	r0, #37	; 0x25
 8002456:	f000 fb15 	bl	8002a84 <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
    }
}
 800245a:	b00a      	add	sp, #40	; 0x28
 800245c:	bd10      	pop	{r4, pc}
    else if(uartHandle->Instance==USART2)
 800245e:	4a16      	ldr	r2, [pc, #88]	; (80024b8 <HAL_UART_MspInit+0xd0>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d1fa      	bne.n	800245a <HAL_UART_MspInit+0x72>
        __HAL_RCC_USART2_CLK_ENABLE();
 8002464:	4b12      	ldr	r3, [pc, #72]	; (80024b0 <HAL_UART_MspInit+0xc8>)
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002466:	4813      	ldr	r0, [pc, #76]	; (80024b4 <HAL_UART_MspInit+0xcc>)
        __HAL_RCC_USART2_CLK_ENABLE();
 8002468:	2100      	movs	r1, #0
 800246a:	9103      	str	r1, [sp, #12]
 800246c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800246e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002472:	641a      	str	r2, [r3, #64]	; 0x40
 8002474:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002476:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800247a:	9203      	str	r2, [sp, #12]
 800247c:	9a03      	ldr	r2, [sp, #12]
        __HAL_RCC_GPIOA_CLK_ENABLE();
 800247e:	9104      	str	r1, [sp, #16]
 8002480:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002482:	f042 0201 	orr.w	r2, r2, #1
 8002486:	631a      	str	r2, [r3, #48]	; 0x30
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	9304      	str	r3, [sp, #16]
 8002490:	9b04      	ldr	r3, [sp, #16]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002492:	220c      	movs	r2, #12
 8002494:	2302      	movs	r3, #2
 8002496:	e9cd 2305 	strd	r2, r3, [sp, #20]
        GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800249a:	2103      	movs	r1, #3
 800249c:	2307      	movs	r3, #7
 800249e:	e9cd 1308 	strd	r1, r3, [sp, #32]
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a2:	a905      	add	r1, sp, #20
 80024a4:	f000 fcf6 	bl	8002e94 <HAL_GPIO_Init>
}
 80024a8:	e7d7      	b.n	800245a <HAL_UART_MspInit+0x72>
 80024aa:	bf00      	nop
 80024ac:	40011000 	.word	0x40011000
 80024b0:	40023800 	.word	0x40023800
 80024b4:	40020000 	.word	0x40020000
 80024b8:	40004400 	.word	0x40004400

080024bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024c0:	480d      	ldr	r0, [pc, #52]	; (80024f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024c2:	490e      	ldr	r1, [pc, #56]	; (80024fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024c4:	4a0e      	ldr	r2, [pc, #56]	; (8002500 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024c8:	e002      	b.n	80024d0 <LoopCopyDataInit>

080024ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ce:	3304      	adds	r3, #4

080024d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024d4:	d3f9      	bcc.n	80024ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024d6:	4a0b      	ldr	r2, [pc, #44]	; (8002504 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024d8:	4c0b      	ldr	r4, [pc, #44]	; (8002508 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024dc:	e001      	b.n	80024e2 <LoopFillZerobss>

080024de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024e0:	3204      	adds	r2, #4

080024e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024e4:	d3fb      	bcc.n	80024de <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024e6:	f7ff fbf7 	bl	8001cd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024ea:	f005 fd95 	bl	8008018 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024ee:	f7ff f84d 	bl	800158c <main>
  bx  lr    
 80024f2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024fc:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8002500:	080108a4 	.word	0x080108a4
  ldr r2, =_sbss
 8002504:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 8002508:	20007760 	.word	0x20007760

0800250c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800250c:	e7fe      	b.n	800250c <ADC_IRQHandler>
	...

08002510 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002510:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002512:	4a0e      	ldr	r2, [pc, #56]	; (800254c <HAL_InitTick+0x3c>)
 8002514:	4b0e      	ldr	r3, [pc, #56]	; (8002550 <HAL_InitTick+0x40>)
{
 8002516:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002518:	7818      	ldrb	r0, [r3, #0]
 800251a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800251e:	fbb3 f3f0 	udiv	r3, r3, r0
 8002522:	6810      	ldr	r0, [r2, #0]
 8002524:	fbb0 f0f3 	udiv	r0, r0, r3
 8002528:	f000 faba 	bl	8002aa0 <HAL_SYSTICK_Config>
 800252c:	4604      	mov	r4, r0
 800252e:	b958      	cbnz	r0, 8002548 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002530:	2d0f      	cmp	r5, #15
 8002532:	d809      	bhi.n	8002548 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002534:	4602      	mov	r2, r0
 8002536:	4629      	mov	r1, r5
 8002538:	f04f 30ff 	mov.w	r0, #4294967295
 800253c:	f000 fa70 	bl	8002a20 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002540:	4b04      	ldr	r3, [pc, #16]	; (8002554 <HAL_InitTick+0x44>)
 8002542:	4620      	mov	r0, r4
 8002544:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002546:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002548:	2001      	movs	r0, #1
 800254a:	e7fc      	b.n	8002546 <HAL_InitTick+0x36>
 800254c:	20000008 	.word	0x20000008
 8002550:	2000000c 	.word	0x2000000c
 8002554:	20000010 	.word	0x20000010

08002558 <HAL_Init>:
{
 8002558:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800255a:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <HAL_Init+0x30>)
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002562:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800256a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002572:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002574:	2003      	movs	r0, #3
 8002576:	f000 fa41 	bl	80029fc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800257a:	2000      	movs	r0, #0
 800257c:	f7ff ffc8 	bl	8002510 <HAL_InitTick>
  HAL_MspInit();
 8002580:	f7ff fae2 	bl	8001b48 <HAL_MspInit>
}
 8002584:	2000      	movs	r0, #0
 8002586:	bd08      	pop	{r3, pc}
 8002588:	40023c00 	.word	0x40023c00

0800258c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800258c:	4a03      	ldr	r2, [pc, #12]	; (800259c <HAL_IncTick+0x10>)
 800258e:	4b04      	ldr	r3, [pc, #16]	; (80025a0 <HAL_IncTick+0x14>)
 8002590:	6811      	ldr	r1, [r2, #0]
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	440b      	add	r3, r1
 8002596:	6013      	str	r3, [r2, #0]
}
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	200010c8 	.word	0x200010c8
 80025a0:	2000000c 	.word	0x2000000c

080025a4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80025a4:	4b01      	ldr	r3, [pc, #4]	; (80025ac <HAL_GetTick+0x8>)
 80025a6:	6818      	ldr	r0, [r3, #0]
}
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	200010c8 	.word	0x200010c8

080025b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025b0:	b538      	push	{r3, r4, r5, lr}
 80025b2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80025b4:	f7ff fff6 	bl	80025a4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025b8:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80025ba:	bf1c      	itt	ne
 80025bc:	4b05      	ldrne	r3, [pc, #20]	; (80025d4 <HAL_Delay+0x24>)
 80025be:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80025c0:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80025c2:	bf18      	it	ne
 80025c4:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025c6:	f7ff ffed 	bl	80025a4 <HAL_GetTick>
 80025ca:	1b43      	subs	r3, r0, r5
 80025cc:	42a3      	cmp	r3, r4
 80025ce:	d3fa      	bcc.n	80025c6 <HAL_Delay+0x16>
  {
  }
}
 80025d0:	bd38      	pop	{r3, r4, r5, pc}
 80025d2:	bf00      	nop
 80025d4:	2000000c 	.word	0x2000000c

080025d8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025d8:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025da:	4604      	mov	r4, r0
 80025dc:	2800      	cmp	r0, #0
 80025de:	f000 809b 	beq.w	8002718 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80025e2:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80025e4:	b925      	cbnz	r5, 80025f0 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025e6:	f7fe fd3b 	bl	8001060 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025ea:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025ec:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80025f2:	06db      	lsls	r3, r3, #27
 80025f4:	f100 808e 	bmi.w	8002714 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80025fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025fe:	f023 0302 	bic.w	r3, r3, #2
 8002602:	f043 0302 	orr.w	r3, r3, #2
 8002606:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002608:	4b44      	ldr	r3, [pc, #272]	; (800271c <HAL_ADC_Init+0x144>)
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002610:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	6861      	ldr	r1, [r4, #4]
 8002616:	430a      	orrs	r2, r1
 8002618:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800261a:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800261c:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002624:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002626:	685a      	ldr	r2, [r3, #4]
 8002628:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800262c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800262e:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002630:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002632:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002636:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	430a      	orrs	r2, r1
 800263c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800263e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002640:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002642:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002646:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002648:	689a      	ldr	r2, [r3, #8]
 800264a:	430a      	orrs	r2, r1
 800264c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800264e:	4934      	ldr	r1, [pc, #208]	; (8002720 <HAL_ADC_Init+0x148>)
 8002650:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002652:	428a      	cmp	r2, r1
 8002654:	d052      	beq.n	80026fc <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002656:	6899      	ldr	r1, [r3, #8]
 8002658:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 800265c:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800265e:	6899      	ldr	r1, [r3, #8]
 8002660:	430a      	orrs	r2, r1
 8002662:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002664:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002666:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002668:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800266c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002672:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002674:	689a      	ldr	r2, [r3, #8]
 8002676:	f022 0202 	bic.w	r2, r2, #2
 800267a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800267c:	689a      	ldr	r2, [r3, #8]
 800267e:	7e21      	ldrb	r1, [r4, #24]
 8002680:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8002684:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002686:	f894 2020 	ldrb.w	r2, [r4, #32]
 800268a:	2a00      	cmp	r2, #0
 800268c:	d03e      	beq.n	800270c <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800268e:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002690:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002692:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002696:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800269e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026a0:	685a      	ldr	r2, [r3, #4]
 80026a2:	3901      	subs	r1, #1
 80026a4:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026a8:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026ac:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026ae:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80026b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026b6:	3901      	subs	r1, #1
 80026b8:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80026bc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80026c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026c6:	689a      	ldr	r2, [r3, #8]
 80026c8:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 80026cc:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80026d0:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80026d2:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026d4:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80026d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026dc:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80026de:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026e0:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80026e4:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80026e6:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80026e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80026ea:	f023 0303 	bic.w	r3, r3, #3
 80026ee:	f043 0301 	orr.w	r3, r3, #1
 80026f2:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80026f4:	2300      	movs	r3, #0
 80026f6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80026fa:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002702:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800270a:	e7b2      	b.n	8002672 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800270c:	685a      	ldr	r2, [r3, #4]
 800270e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002712:	e7c9      	b.n	80026a8 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8002714:	2001      	movs	r0, #1
 8002716:	e7ed      	b.n	80026f4 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8002718:	2001      	movs	r0, #1
 800271a:	e7ee      	b.n	80026fa <HAL_ADC_Init+0x122>
 800271c:	40012300 	.word	0x40012300
 8002720:	0f000001 	.word	0x0f000001

08002724 <HAL_ADC_Start>:
{
 8002724:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t counter = 0U;
 8002726:	2300      	movs	r3, #0
 8002728:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800272a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800272e:	2b01      	cmp	r3, #1
 8002730:	d06c      	beq.n	800280c <HAL_ADC_Start+0xe8>
 8002732:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002734:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(hadc);
 8002736:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800273a:	6893      	ldr	r3, [r2, #8]
 800273c:	07d9      	lsls	r1, r3, #31
 800273e:	d50c      	bpl.n	800275a <HAL_ADC_Start+0x36>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002740:	6893      	ldr	r3, [r2, #8]
 8002742:	f013 0301 	ands.w	r3, r3, #1
 8002746:	d11a      	bne.n	800277e <HAL_ADC_Start+0x5a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002748:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800274a:	f042 0210 	orr.w	r2, r2, #16
 800274e:	6402      	str	r2, [r0, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002750:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002752:	f042 0201 	orr.w	r2, r2, #1
 8002756:	6442      	str	r2, [r0, #68]	; 0x44
 8002758:	e056      	b.n	8002808 <HAL_ADC_Start+0xe4>
    __HAL_ADC_ENABLE(hadc);
 800275a:	6893      	ldr	r3, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800275c:	492d      	ldr	r1, [pc, #180]	; (8002814 <HAL_ADC_Start+0xf0>)
    __HAL_ADC_ENABLE(hadc);
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	6093      	str	r3, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002764:	4b2c      	ldr	r3, [pc, #176]	; (8002818 <HAL_ADC_Start+0xf4>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	fbb3 f3f1 	udiv	r3, r3, r1
 800276c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      counter--;
 8002770:	9301      	str	r3, [sp, #4]
    while(counter != 0U)
 8002772:	9b01      	ldr	r3, [sp, #4]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0e3      	beq.n	8002740 <HAL_ADC_Start+0x1c>
      counter--;
 8002778:	9b01      	ldr	r3, [sp, #4]
 800277a:	3b01      	subs	r3, #1
 800277c:	e7f8      	b.n	8002770 <HAL_ADC_Start+0x4c>
    ADC_STATE_CLR_SET(hadc->State,
 800277e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002780:	4c26      	ldr	r4, [pc, #152]	; (800281c <HAL_ADC_Start+0xf8>)
 8002782:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002786:	f023 0301 	bic.w	r3, r3, #1
 800278a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800278e:	6403      	str	r3, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002790:	6853      	ldr	r3, [r2, #4]
 8002792:	055b      	lsls	r3, r3, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002794:	bf41      	itttt	mi
 8002796:	6c03      	ldrmi	r3, [r0, #64]	; 0x40
 8002798:	f423 5340 	bicmi.w	r3, r3, #12288	; 0x3000
 800279c:	f443 5380 	orrmi.w	r3, r3, #4096	; 0x1000
 80027a0:	6403      	strmi	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027a2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80027a4:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027a8:	bf1c      	itt	ne
 80027aa:	6c43      	ldrne	r3, [r0, #68]	; 0x44
 80027ac:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80027b0:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80027b2:	f06f 0122 	mvn.w	r1, #34	; 0x22
    __HAL_UNLOCK(hadc);
 80027b6:	2300      	movs	r3, #0
 80027b8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80027bc:	6011      	str	r1, [r2, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80027be:	4918      	ldr	r1, [pc, #96]	; (8002820 <HAL_ADC_Start+0xfc>)
 80027c0:	6848      	ldr	r0, [r1, #4]
 80027c2:	f010 001f 	ands.w	r0, r0, #31
 80027c6:	d119      	bne.n	80027fc <HAL_ADC_Start+0xd8>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80027c8:	42a2      	cmp	r2, r4
 80027ca:	d006      	beq.n	80027da <HAL_ADC_Start+0xb6>
 80027cc:	4b15      	ldr	r3, [pc, #84]	; (8002824 <HAL_ADC_Start+0x100>)
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d10d      	bne.n	80027ee <HAL_ADC_Start+0xca>
 80027d2:	684b      	ldr	r3, [r1, #4]
 80027d4:	f013 0f1f 	tst.w	r3, #31
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80027d8:	d107      	bne.n	80027ea <HAL_ADC_Start+0xc6>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80027da:	6890      	ldr	r0, [r2, #8]
 80027dc:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80027e0:	d116      	bne.n	8002810 <HAL_ADC_Start+0xec>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027e2:	6893      	ldr	r3, [r2, #8]
 80027e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80027e8:	6093      	str	r3, [r2, #8]
}
 80027ea:	b002      	add	sp, #8
 80027ec:	bd10      	pop	{r4, pc}
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80027ee:	4b0e      	ldr	r3, [pc, #56]	; (8002828 <HAL_ADC_Start+0x104>)
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d1fa      	bne.n	80027ea <HAL_ADC_Start+0xc6>
 80027f4:	684b      	ldr	r3, [r1, #4]
 80027f6:	f013 0f10 	tst.w	r3, #16
 80027fa:	e7ed      	b.n	80027d8 <HAL_ADC_Start+0xb4>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027fc:	42a2      	cmp	r2, r4
 80027fe:	d107      	bne.n	8002810 <HAL_ADC_Start+0xec>
 8002800:	6890      	ldr	r0, [r2, #8]
 8002802:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8002806:	d0ec      	beq.n	80027e2 <HAL_ADC_Start+0xbe>
  return HAL_OK;
 8002808:	4618      	mov	r0, r3
 800280a:	e7ee      	b.n	80027ea <HAL_ADC_Start+0xc6>
  __HAL_LOCK(hadc);
 800280c:	2002      	movs	r0, #2
 800280e:	e7ec      	b.n	80027ea <HAL_ADC_Start+0xc6>
  return HAL_OK;
 8002810:	2000      	movs	r0, #0
 8002812:	e7ea      	b.n	80027ea <HAL_ADC_Start+0xc6>
 8002814:	000f4240 	.word	0x000f4240
 8002818:	20000008 	.word	0x20000008
 800281c:	40012000 	.word	0x40012000
 8002820:	40012300 	.word	0x40012300
 8002824:	40012100 	.word	0x40012100
 8002828:	40012200 	.word	0x40012200

0800282c <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800282c:	6803      	ldr	r3, [r0, #0]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	0552      	lsls	r2, r2, #21
{
 8002832:	b570      	push	{r4, r5, r6, lr}
 8002834:	4604      	mov	r4, r0
 8002836:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002838:	d50b      	bpl.n	8002852 <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800283a:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800283c:	05de      	lsls	r6, r3, #23
 800283e:	d508      	bpl.n	8002852 <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002840:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002842:	f043 0320 	orr.w	r3, r3, #32
 8002846:	6403      	str	r3, [r0, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 8002848:	2300      	movs	r3, #0
 800284a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 800284e:	2001      	movs	r0, #1
}
 8002850:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 8002852:	f7ff fea7 	bl	80025a4 <HAL_GetTick>
 8002856:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002858:	6823      	ldr	r3, [r4, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	0791      	lsls	r1, r2, #30
 800285e:	d50c      	bpl.n	800287a <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002860:	f06f 0212 	mvn.w	r2, #18
 8002864:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002866:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002868:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800286c:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800286e:	689a      	ldr	r2, [r3, #8]
 8002870:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8002874:	d017      	beq.n	80028a6 <HAL_ADC_PollForConversion+0x7a>
  return HAL_OK;
 8002876:	2000      	movs	r0, #0
 8002878:	e7ea      	b.n	8002850 <HAL_ADC_PollForConversion+0x24>
    if(Timeout != HAL_MAX_DELAY)
 800287a:	1c68      	adds	r0, r5, #1
 800287c:	d0ed      	beq.n	800285a <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800287e:	b965      	cbnz	r5, 800289a <HAL_ADC_PollForConversion+0x6e>
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002880:	6823      	ldr	r3, [r4, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f013 0302 	ands.w	r3, r3, #2
 8002888:	d1e6      	bne.n	8002858 <HAL_ADC_PollForConversion+0x2c>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800288a:	6c22      	ldr	r2, [r4, #64]	; 0x40
          __HAL_UNLOCK(hadc);
 800288c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002890:	f042 0204 	orr.w	r2, r2, #4
 8002894:	6422      	str	r2, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 8002896:	2003      	movs	r0, #3
 8002898:	e7da      	b.n	8002850 <HAL_ADC_PollForConversion+0x24>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800289a:	f7ff fe83 	bl	80025a4 <HAL_GetTick>
 800289e:	1b80      	subs	r0, r0, r6
 80028a0:	42a8      	cmp	r0, r5
 80028a2:	d8ed      	bhi.n	8002880 <HAL_ADC_PollForConversion+0x54>
 80028a4:	e7d8      	b.n	8002858 <HAL_ADC_PollForConversion+0x2c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028a6:	7e20      	ldrb	r0, [r4, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028a8:	2800      	cmp	r0, #0
 80028aa:	d1e4      	bne.n	8002876 <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028ae:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80028b2:	d002      	beq.n	80028ba <HAL_ADC_PollForConversion+0x8e>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80028b4:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028b6:	055a      	lsls	r2, r3, #21
 80028b8:	d4dd      	bmi.n	8002876 <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80028ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028c0:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028c4:	04db      	lsls	r3, r3, #19
 80028c6:	d4d6      	bmi.n	8002876 <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	6423      	str	r3, [r4, #64]	; 0x40
 80028d0:	e7be      	b.n	8002850 <HAL_ADC_PollForConversion+0x24>

080028d2 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80028d2:	6803      	ldr	r3, [r0, #0]
 80028d4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80028d6:	4770      	bx	lr

080028d8 <HAL_ADC_ConfigChannel>:
{
 80028d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80028da:	2300      	movs	r3, #0
 80028dc:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80028de:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d066      	beq.n	80029b4 <HAL_ADC_ConfigChannel+0xdc>
 80028e6:	2301      	movs	r3, #1
 80028e8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 80028ec:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80028ee:	6803      	ldr	r3, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028f0:	688e      	ldr	r6, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 80028f2:	2d09      	cmp	r5, #9
 80028f4:	b2ac      	uxth	r4, r5
 80028f6:	d931      	bls.n	800295c <HAL_ADC_ConfigChannel+0x84>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80028f8:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80028fc:	68df      	ldr	r7, [r3, #12]
 80028fe:	3a1e      	subs	r2, #30
 8002900:	f04f 0c07 	mov.w	ip, #7
 8002904:	fa0c fc02 	lsl.w	ip, ip, r2
 8002908:	ea27 070c 	bic.w	r7, r7, ip
 800290c:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800290e:	68df      	ldr	r7, [r3, #12]
 8002910:	fa06 f202 	lsl.w	r2, r6, r2
 8002914:	433a      	orrs	r2, r7
 8002916:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8002918:	6849      	ldr	r1, [r1, #4]
 800291a:	2906      	cmp	r1, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800291c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  if (sConfig->Rank < 7U)
 8002920:	d82c      	bhi.n	800297c <HAL_ADC_ConfigChannel+0xa4>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002922:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002924:	3a05      	subs	r2, #5
 8002926:	261f      	movs	r6, #31
 8002928:	4096      	lsls	r6, r2
 800292a:	ea21 0106 	bic.w	r1, r1, r6
 800292e:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002930:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002932:	fa04 f202 	lsl.w	r2, r4, r2
 8002936:	430a      	orrs	r2, r1
 8002938:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800293a:	4a2c      	ldr	r2, [pc, #176]	; (80029ec <HAL_ADC_ConfigChannel+0x114>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d107      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x78>
 8002940:	2d12      	cmp	r5, #18
 8002942:	d139      	bne.n	80029b8 <HAL_ADC_ConfigChannel+0xe0>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002944:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8002948:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800294c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  __HAL_UNLOCK(hadc);
 8002950:	2300      	movs	r3, #0
 8002952:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8002956:	4618      	mov	r0, r3
}
 8002958:	b003      	add	sp, #12
 800295a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800295c:	691f      	ldr	r7, [r3, #16]
 800295e:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8002962:	f04f 0c07 	mov.w	ip, #7
 8002966:	fa0c fc02 	lsl.w	ip, ip, r2
 800296a:	ea27 070c 	bic.w	r7, r7, ip
 800296e:	611f      	str	r7, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002970:	691f      	ldr	r7, [r3, #16]
 8002972:	fa06 f202 	lsl.w	r2, r6, r2
 8002976:	433a      	orrs	r2, r7
 8002978:	611a      	str	r2, [r3, #16]
 800297a:	e7cd      	b.n	8002918 <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 800297c:	290c      	cmp	r1, #12
 800297e:	f04f 011f 	mov.w	r1, #31
 8002982:	d80b      	bhi.n	800299c <HAL_ADC_ConfigChannel+0xc4>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002984:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8002986:	3a23      	subs	r2, #35	; 0x23
 8002988:	4091      	lsls	r1, r2
 800298a:	ea26 0101 	bic.w	r1, r6, r1
 800298e:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002990:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002992:	fa04 f202 	lsl.w	r2, r4, r2
 8002996:	430a      	orrs	r2, r1
 8002998:	631a      	str	r2, [r3, #48]	; 0x30
 800299a:	e7ce      	b.n	800293a <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800299c:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 800299e:	3a41      	subs	r2, #65	; 0x41
 80029a0:	4091      	lsls	r1, r2
 80029a2:	ea26 0101 	bic.w	r1, r6, r1
 80029a6:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80029a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029aa:	fa04 f202 	lsl.w	r2, r4, r2
 80029ae:	430a      	orrs	r2, r1
 80029b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80029b2:	e7c2      	b.n	800293a <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 80029b4:	2002      	movs	r0, #2
 80029b6:	e7cf      	b.n	8002958 <HAL_ADC_ConfigChannel+0x80>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80029b8:	f1a5 0310 	sub.w	r3, r5, #16
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d8c7      	bhi.n	8002950 <HAL_ADC_ConfigChannel+0x78>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80029c0:	4a0b      	ldr	r2, [pc, #44]	; (80029f0 <HAL_ADC_ConfigChannel+0x118>)
 80029c2:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029c4:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80029c6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80029ca:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029cc:	d1c0      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x78>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029ce:	4b09      	ldr	r3, [pc, #36]	; (80029f4 <HAL_ADC_ConfigChannel+0x11c>)
 80029d0:	4a09      	ldr	r2, [pc, #36]	; (80029f8 <HAL_ADC_ConfigChannel+0x120>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80029d8:	220a      	movs	r2, #10
 80029da:	4353      	muls	r3, r2
        counter--;
 80029dc:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80029de:	9b01      	ldr	r3, [sp, #4]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d0b5      	beq.n	8002950 <HAL_ADC_ConfigChannel+0x78>
        counter--;
 80029e4:	9b01      	ldr	r3, [sp, #4]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	e7f8      	b.n	80029dc <HAL_ADC_ConfigChannel+0x104>
 80029ea:	bf00      	nop
 80029ec:	40012000 	.word	0x40012000
 80029f0:	40012300 	.word	0x40012300
 80029f4:	20000008 	.word	0x20000008
 80029f8:	000f4240 	.word	0x000f4240

080029fc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029fc:	4907      	ldr	r1, [pc, #28]	; (8002a1c <HAL_NVIC_SetPriorityGrouping+0x20>)
 80029fe:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a00:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a04:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a06:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a08:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a0c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002a18:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002a1a:	4770      	bx	lr
 8002a1c:	e000ed00 	.word	0xe000ed00

08002a20 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a20:	4b16      	ldr	r3, [pc, #88]	; (8002a7c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a22:	b530      	push	{r4, r5, lr}
 8002a24:	68dc      	ldr	r4, [r3, #12]
 8002a26:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a2a:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a2e:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a30:	2d04      	cmp	r5, #4
 8002a32:	bf28      	it	cs
 8002a34:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a36:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a38:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a3c:	bf8c      	ite	hi
 8002a3e:	3c03      	subhi	r4, #3
 8002a40:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a42:	fa03 f505 	lsl.w	r5, r3, r5
 8002a46:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a4a:	40a3      	lsls	r3, r4
 8002a4c:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a50:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 8002a52:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a54:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a58:	bfac      	ite	ge
 8002a5a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a5e:	4a08      	ldrlt	r2, [pc, #32]	; (8002a80 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a60:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a64:	bfb8      	it	lt
 8002a66:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	bfaa      	itet	ge
 8002a6e:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a72:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a74:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002a78:	bd30      	pop	{r4, r5, pc}
 8002a7a:	bf00      	nop
 8002a7c:	e000ed00 	.word	0xe000ed00
 8002a80:	e000ed14 	.word	0xe000ed14

08002a84 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002a84:	2800      	cmp	r0, #0
 8002a86:	db08      	blt.n	8002a9a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a88:	0942      	lsrs	r2, r0, #5
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	f000 001f 	and.w	r0, r0, #31
 8002a90:	fa03 f000 	lsl.w	r0, r3, r0
 8002a94:	4b01      	ldr	r3, [pc, #4]	; (8002a9c <HAL_NVIC_EnableIRQ+0x18>)
 8002a96:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002a9a:	4770      	bx	lr
 8002a9c:	e000e100 	.word	0xe000e100

08002aa0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aa0:	3801      	subs	r0, #1
 8002aa2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002aa6:	d20b      	bcs.n	8002ac0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aa8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aac:	4a05      	ldr	r2, [pc, #20]	; (8002ac4 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aae:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab0:	21f0      	movs	r1, #240	; 0xf0
 8002ab2:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ab6:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ab8:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002aba:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002abc:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002abe:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002ac0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002ac2:	4770      	bx	lr
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ac8:	6803      	ldr	r3, [r0, #0]
{
 8002aca:	b510      	push	{r4, lr}
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002acc:	4c08      	ldr	r4, [pc, #32]	; (8002af0 <DMA_CalcBaseAndBitshift+0x28>)
{
 8002ace:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ad0:	b2d9      	uxtb	r1, r3
 8002ad2:	3910      	subs	r1, #16
 8002ad4:	2018      	movs	r0, #24
 8002ad6:	fbb1 f0f0 	udiv	r0, r1, r0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ada:	5c20      	ldrb	r0, [r4, r0]
 8002adc:	65d0      	str	r0, [r2, #92]	; 0x5c
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ade:	f423 707f 	bic.w	r0, r3, #1020	; 0x3fc
 8002ae2:	f020 0003 	bic.w	r0, r0, #3
  if (stream_number > 3U)
 8002ae6:	295f      	cmp	r1, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ae8:	bf88      	it	hi
 8002aea:	3004      	addhi	r0, #4
 8002aec:	6590      	str	r0, [r2, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8002aee:	bd10      	pop	{r4, pc}
 8002af0:	0800c9de 	.word	0x0800c9de

08002af4 <HAL_DMA_Init>:
{
 8002af4:	b570      	push	{r4, r5, r6, lr}
 8002af6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002af8:	f7ff fd54 	bl	80025a4 <HAL_GetTick>
 8002afc:	4605      	mov	r5, r0
  if(hdma == NULL)
 8002afe:	2c00      	cmp	r4, #0
 8002b00:	d073      	beq.n	8002bea <HAL_DMA_Init+0xf6>
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b02:	2302      	movs	r3, #2
 8002b04:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8002b08:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8002b10:	6813      	ldr	r3, [r2, #0]
 8002b12:	f023 0301 	bic.w	r3, r3, #1
 8002b16:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b18:	6821      	ldr	r1, [r4, #0]
 8002b1a:	680b      	ldr	r3, [r1, #0]
 8002b1c:	07d8      	lsls	r0, r3, #31
 8002b1e:	d42f      	bmi.n	8002b80 <HAL_DMA_Init+0x8c>
  tmp = hdma->Instance->CR;
 8002b20:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b22:	4d33      	ldr	r5, [pc, #204]	; (8002bf0 <HAL_DMA_Init+0xfc>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b24:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b26:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b28:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	68e2      	ldr	r2, [r4, #12]
 8002b30:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b32:	6922      	ldr	r2, [r4, #16]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	6962      	ldr	r2, [r4, #20]
 8002b38:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b3a:	69e2      	ldr	r2, [r4, #28]
 8002b3c:	4303      	orrs	r3, r0
 8002b3e:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b40:	6a22      	ldr	r2, [r4, #32]
 8002b42:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b44:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002b46:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b48:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b4c:	bf02      	ittt	eq
 8002b4e:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 8002b52:	4335      	orreq	r5, r6
 8002b54:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8002b56:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8002b58:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b5a:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b5c:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8002b60:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b64:	d133      	bne.n	8002bce <HAL_DMA_Init+0xda>
    tmp |= hdma->Init.FIFOThreshold;
 8002b66:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b68:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8002b6a:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b6c:	b37d      	cbz	r5, 8002bce <HAL_DMA_Init+0xda>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b6e:	b990      	cbnz	r0, 8002b96 <HAL_DMA_Init+0xa2>
  {
    switch (tmp)
 8002b70:	2a01      	cmp	r2, #1
 8002b72:	d021      	beq.n	8002bb8 <HAL_DMA_Init+0xc4>
 8002b74:	f032 0202 	bics.w	r2, r2, #2
 8002b78:	d129      	bne.n	8002bce <HAL_DMA_Init+0xda>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b7a:	01ea      	lsls	r2, r5, #7
 8002b7c:	d527      	bpl.n	8002bce <HAL_DMA_Init+0xda>
 8002b7e:	e01e      	b.n	8002bbe <HAL_DMA_Init+0xca>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b80:	f7ff fd10 	bl	80025a4 <HAL_GetTick>
 8002b84:	1b40      	subs	r0, r0, r5
 8002b86:	2805      	cmp	r0, #5
 8002b88:	d9c6      	bls.n	8002b18 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b8a:	2320      	movs	r3, #32
 8002b8c:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b8e:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8002b90:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8002b94:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b96:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8002b9a:	d114      	bne.n	8002bc6 <HAL_DMA_Init+0xd2>
    switch (tmp)
 8002b9c:	2a03      	cmp	r2, #3
 8002b9e:	d816      	bhi.n	8002bce <HAL_DMA_Init+0xda>
 8002ba0:	a001      	add	r0, pc, #4	; (adr r0, 8002ba8 <HAL_DMA_Init+0xb4>)
 8002ba2:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8002ba6:	bf00      	nop
 8002ba8:	08002bbf 	.word	0x08002bbf
 8002bac:	08002b7b 	.word	0x08002b7b
 8002bb0:	08002bbf 	.word	0x08002bbf
 8002bb4:	08002bb9 	.word	0x08002bb9
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bb8:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8002bbc:	d107      	bne.n	8002bce <HAL_DMA_Init+0xda>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bbe:	2340      	movs	r3, #64	; 0x40
 8002bc0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002bc2:	2001      	movs	r0, #1
 8002bc4:	e7e4      	b.n	8002b90 <HAL_DMA_Init+0x9c>
    switch (tmp)
 8002bc6:	2a02      	cmp	r2, #2
 8002bc8:	d9f9      	bls.n	8002bbe <HAL_DMA_Init+0xca>
 8002bca:	2a03      	cmp	r2, #3
 8002bcc:	d0d5      	beq.n	8002b7a <HAL_DMA_Init+0x86>
  hdma->Instance->FCR = tmp;
 8002bce:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bd0:	4620      	mov	r0, r4
 8002bd2:	f7ff ff79 	bl	8002ac8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bd6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002bd8:	233f      	movs	r3, #63	; 0x3f
 8002bda:	4093      	lsls	r3, r2
 8002bdc:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bde:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002be0:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002be2:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002be4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8002be8:	e7d4      	b.n	8002b94 <HAL_DMA_Init+0xa0>
    return HAL_ERROR;
 8002bea:	2001      	movs	r0, #1
 8002bec:	e7d2      	b.n	8002b94 <HAL_DMA_Init+0xa0>
 8002bee:	bf00      	nop
 8002bf0:	f010803f 	.word	0xf010803f

08002bf4 <HAL_DMA_Start_IT>:
{
 8002bf4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8002bf6:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bfa:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8002bfc:	2c01      	cmp	r4, #1
 8002bfe:	d031      	beq.n	8002c64 <HAL_DMA_Start_IT+0x70>
 8002c00:	2401      	movs	r4, #1
 8002c02:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c06:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8002c0a:	2c01      	cmp	r4, #1
 8002c0c:	f04f 0500 	mov.w	r5, #0
 8002c10:	f04f 0402 	mov.w	r4, #2
 8002c14:	d124      	bne.n	8002c60 <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c16:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c1a:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c1c:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c1e:	6825      	ldr	r5, [r4, #0]
 8002c20:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8002c24:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8002c26:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c28:	6883      	ldr	r3, [r0, #8]
 8002c2a:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8002c2c:	bf0e      	itee	eq
 8002c2e:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8002c30:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c32:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c34:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8002c36:	bf08      	it	eq
 8002c38:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c3a:	233f      	movs	r3, #63	; 0x3f
 8002c3c:	4093      	lsls	r3, r2
 8002c3e:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c40:	6823      	ldr	r3, [r4, #0]
 8002c42:	f043 0316 	orr.w	r3, r3, #22
 8002c46:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002c48:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002c4a:	b11b      	cbz	r3, 8002c54 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c4c:	6823      	ldr	r3, [r4, #0]
 8002c4e:	f043 0308 	orr.w	r3, r3, #8
 8002c52:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002c54:	6823      	ldr	r3, [r4, #0]
 8002c56:	f043 0301 	orr.w	r3, r3, #1
 8002c5a:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c5c:	2000      	movs	r0, #0
}
 8002c5e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8002c60:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8002c64:	2002      	movs	r0, #2
 8002c66:	e7fa      	b.n	8002c5e <HAL_DMA_Start_IT+0x6a>

08002c68 <HAL_DMA_Abort>:
{
 8002c68:	b570      	push	{r4, r5, r6, lr}
 8002c6a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c6c:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8002c6e:	f7ff fc99 	bl	80025a4 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c72:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8002c76:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 8002c78:	4605      	mov	r5, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c7a:	d006      	beq.n	8002c8a <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c7c:	2380      	movs	r3, #128	; 0x80
 8002c7e:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8002c80:	2300      	movs	r3, #0
 8002c82:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 8002c86:	2001      	movs	r0, #1
}
 8002c88:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c8a:	6823      	ldr	r3, [r4, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	f022 0216 	bic.w	r2, r2, #22
 8002c92:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c94:	695a      	ldr	r2, [r3, #20]
 8002c96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c9a:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c9c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002c9e:	b90a      	cbnz	r2, 8002ca4 <HAL_DMA_Abort+0x3c>
 8002ca0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002ca2:	b11a      	cbz	r2, 8002cac <HAL_DMA_Abort+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	f022 0208 	bic.w	r2, r2, #8
 8002caa:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	f022 0201 	bic.w	r2, r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f013 0301 	ands.w	r3, r3, #1
 8002cbc:	d10a      	bne.n	8002cd4 <HAL_DMA_Abort+0x6c>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cbe:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002cc0:	223f      	movs	r2, #63	; 0x3f
 8002cc2:	408a      	lsls	r2, r1
 8002cc4:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8002ccc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	e7d9      	b.n	8002c88 <HAL_DMA_Abort+0x20>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cd4:	f7ff fc66 	bl	80025a4 <HAL_GetTick>
 8002cd8:	1b40      	subs	r0, r0, r5
 8002cda:	2805      	cmp	r0, #5
 8002cdc:	d9ea      	bls.n	8002cb4 <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cde:	2320      	movs	r3, #32
 8002ce0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ce2:	2003      	movs	r0, #3
        __HAL_UNLOCK(hdma);
 8002ce4:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ce6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8002cea:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 8002cee:	e7cb      	b.n	8002c88 <HAL_DMA_Abort+0x20>

08002cf0 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cf0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d003      	beq.n	8002d00 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cf8:	2380      	movs	r3, #128	; 0x80
 8002cfa:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8002cfc:	2001      	movs	r0, #1
 8002cfe:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8002d00:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d02:	2305      	movs	r3, #5
 8002d04:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8002d08:	6813      	ldr	r3, [r2, #0]
 8002d0a:	f023 0301 	bic.w	r3, r3, #1
 8002d0e:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002d10:	2000      	movs	r0, #0
}
 8002d12:	4770      	bx	lr

08002d14 <HAL_DMA_IRQHandler>:
{
 8002d14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8002d16:	2300      	movs	r3, #0
 8002d18:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d1a:	4b5c      	ldr	r3, [pc, #368]	; (8002e8c <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d1c:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d1e:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d20:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8002d22:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d24:	2208      	movs	r2, #8
 8002d26:	409a      	lsls	r2, r3
 8002d28:	4232      	tst	r2, r6
{
 8002d2a:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d2c:	d00c      	beq.n	8002d48 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d2e:	6801      	ldr	r1, [r0, #0]
 8002d30:	6808      	ldr	r0, [r1, #0]
 8002d32:	0740      	lsls	r0, r0, #29
 8002d34:	d508      	bpl.n	8002d48 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d36:	6808      	ldr	r0, [r1, #0]
 8002d38:	f020 0004 	bic.w	r0, r0, #4
 8002d3c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d3e:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d40:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002d42:	f042 0201 	orr.w	r2, r2, #1
 8002d46:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d48:	2201      	movs	r2, #1
 8002d4a:	409a      	lsls	r2, r3
 8002d4c:	4232      	tst	r2, r6
 8002d4e:	d008      	beq.n	8002d62 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d50:	6821      	ldr	r1, [r4, #0]
 8002d52:	6949      	ldr	r1, [r1, #20]
 8002d54:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d56:	bf41      	itttt	mi
 8002d58:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d5a:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8002d5c:	f042 0202 	orrmi.w	r2, r2, #2
 8002d60:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d62:	2204      	movs	r2, #4
 8002d64:	409a      	lsls	r2, r3
 8002d66:	4232      	tst	r2, r6
 8002d68:	d008      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d6a:	6821      	ldr	r1, [r4, #0]
 8002d6c:	6809      	ldr	r1, [r1, #0]
 8002d6e:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d70:	bf41      	itttt	mi
 8002d72:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d74:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8002d76:	f042 0204 	orrmi.w	r2, r2, #4
 8002d7a:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d7c:	2210      	movs	r2, #16
 8002d7e:	409a      	lsls	r2, r3
 8002d80:	4232      	tst	r2, r6
 8002d82:	d010      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d84:	6823      	ldr	r3, [r4, #0]
 8002d86:	6819      	ldr	r1, [r3, #0]
 8002d88:	0709      	lsls	r1, r1, #28
 8002d8a:	d50c      	bpl.n	8002da6 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d8c:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	0350      	lsls	r0, r2, #13
 8002d92:	d537      	bpl.n	8002e04 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	0319      	lsls	r1, r3, #12
 8002d98:	d401      	bmi.n	8002d9e <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8002d9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002d9c:	e000      	b.n	8002da0 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d9e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8002da0:	b10b      	cbz	r3, 8002da6 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8002da2:	4620      	mov	r0, r4
 8002da4:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002da6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002da8:	2220      	movs	r2, #32
 8002daa:	408a      	lsls	r2, r1
 8002dac:	4232      	tst	r2, r6
 8002dae:	d03a      	beq.n	8002e26 <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002db0:	6823      	ldr	r3, [r4, #0]
 8002db2:	6818      	ldr	r0, [r3, #0]
 8002db4:	06c6      	lsls	r6, r0, #27
 8002db6:	d536      	bpl.n	8002e26 <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002db8:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dba:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002dbe:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dc0:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dc2:	d127      	bne.n	8002e14 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dc4:	f022 0216 	bic.w	r2, r2, #22
 8002dc8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dca:	695a      	ldr	r2, [r3, #20]
 8002dcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dd0:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dd2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002dd4:	b90a      	cbnz	r2, 8002dda <HAL_DMA_IRQHandler+0xc6>
 8002dd6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002dd8:	b11a      	cbz	r2, 8002de2 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	f022 0208 	bic.w	r2, r2, #8
 8002de0:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002de2:	233f      	movs	r3, #63	; 0x3f
 8002de4:	408b      	lsls	r3, r1
 8002de6:	60ab      	str	r3, [r5, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8002de8:	2301      	movs	r3, #1
 8002dea:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8002dee:	2300      	movs	r3, #0
 8002df0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8002df4:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d045      	beq.n	8002e86 <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 8002dfa:	4620      	mov	r0, r4
}
 8002dfc:	b003      	add	sp, #12
 8002dfe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8002e02:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e08:	bf5e      	ittt	pl
 8002e0a:	681a      	ldrpl	r2, [r3, #0]
 8002e0c:	f022 0208 	bicpl.w	r2, r2, #8
 8002e10:	601a      	strpl	r2, [r3, #0]
 8002e12:	e7c2      	b.n	8002d9a <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e14:	0350      	lsls	r0, r2, #13
 8002e16:	d527      	bpl.n	8002e68 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	0319      	lsls	r1, r3, #12
 8002e1c:	d431      	bmi.n	8002e82 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8002e1e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8002e20:	b10b      	cbz	r3, 8002e26 <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8002e22:	4620      	mov	r0, r4
 8002e24:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e26:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e28:	b36b      	cbz	r3, 8002e86 <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e2a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e2c:	07da      	lsls	r2, r3, #31
 8002e2e:	d519      	bpl.n	8002e64 <HAL_DMA_IRQHandler+0x150>
      __HAL_DMA_DISABLE(hdma);
 8002e30:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e32:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002e36:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e3a:	2305      	movs	r3, #5
 8002e3c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8002e40:	6813      	ldr	r3, [r2, #0]
 8002e42:	f023 0301 	bic.w	r3, r3, #1
 8002e46:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8002e48:	9b01      	ldr	r3, [sp, #4]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	42bb      	cmp	r3, r7
 8002e4e:	9301      	str	r3, [sp, #4]
 8002e50:	d802      	bhi.n	8002e58 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e52:	6813      	ldr	r3, [r2, #0]
 8002e54:	07db      	lsls	r3, r3, #31
 8002e56:	d4f7      	bmi.n	8002e48 <HAL_DMA_IRQHandler+0x134>
      hdma->State = HAL_DMA_STATE_READY;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8002e5e:	2300      	movs	r3, #0
 8002e60:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8002e64:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002e66:	e7c6      	b.n	8002df6 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8002e6e:	d108      	bne.n	8002e82 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e70:	6819      	ldr	r1, [r3, #0]
 8002e72:	f021 0110 	bic.w	r1, r1, #16
 8002e76:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8002e7e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8002e82:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002e84:	e7cc      	b.n	8002e20 <HAL_DMA_IRQHandler+0x10c>
}
 8002e86:	b003      	add	sp, #12
 8002e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	20000008 	.word	0x20000008

08002e90 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8002e90:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8002e92:	4770      	bx	lr

08002e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e98:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 8003044 <HAL_GPIO_Init+0x1b0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e9c:	4a67      	ldr	r2, [pc, #412]	; (800303c <HAL_GPIO_Init+0x1a8>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e9e:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ea0:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 8002ea2:	2401      	movs	r4, #1
 8002ea4:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ea6:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 8002eaa:	43ac      	bics	r4, r5
 8002eac:	f040 80b1 	bne.w	8003012 <HAL_GPIO_Init+0x17e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eb0:	684d      	ldr	r5, [r1, #4]
 8002eb2:	f005 0403 	and.w	r4, r5, #3
 8002eb6:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002eba:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ebc:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ebe:	fa06 f608 	lsl.w	r6, r6, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ec2:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ec4:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ec8:	d834      	bhi.n	8002f34 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 8002eca:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ecc:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ed0:	68cf      	ldr	r7, [r1, #12]
 8002ed2:	fa07 f708 	lsl.w	r7, r7, r8
 8002ed6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8002eda:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002edc:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ede:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ee2:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8002ee6:	409f      	lsls	r7, r3
 8002ee8:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002eec:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8002eee:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ef0:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ef4:	688f      	ldr	r7, [r1, #8]
 8002ef6:	fa07 f708 	lsl.w	r7, r7, r8
 8002efa:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002efe:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8002f00:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f02:	d119      	bne.n	8002f38 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 8002f04:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8002f08:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f0c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8002f10:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f14:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8002f18:	f04f 0e0f 	mov.w	lr, #15
 8002f1c:	fa0e fe0b 	lsl.w	lr, lr, fp
 8002f20:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f24:	690f      	ldr	r7, [r1, #16]
 8002f26:	fa07 f70b 	lsl.w	r7, r7, fp
 8002f2a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002f2e:	f8ca 7020 	str.w	r7, [sl, #32]
 8002f32:	e001      	b.n	8002f38 <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f34:	2c03      	cmp	r4, #3
 8002f36:	d1da      	bne.n	8002eee <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8002f38:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f3a:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f3e:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f40:	4326      	orrs	r6, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f42:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8002f46:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f48:	d063      	beq.n	8003012 <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f4a:	f04f 0a00 	mov.w	sl, #0
 8002f4e:	f8cd a004 	str.w	sl, [sp, #4]
 8002f52:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f56:	4c3a      	ldr	r4, [pc, #232]	; (8003040 <HAL_GPIO_Init+0x1ac>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f58:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8002f5c:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 8002f60:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8002f64:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8002f68:	9601      	str	r6, [sp, #4]
 8002f6a:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002f6c:	f023 0603 	bic.w	r6, r3, #3
 8002f70:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8002f74:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f78:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002f7c:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f80:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002f84:	270f      	movs	r7, #15
 8002f86:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f8a:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f8c:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f90:	d046      	beq.n	8003020 <HAL_GPIO_Init+0x18c>
 8002f92:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002f96:	42a0      	cmp	r0, r4
 8002f98:	d044      	beq.n	8003024 <HAL_GPIO_Init+0x190>
 8002f9a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002f9e:	42a0      	cmp	r0, r4
 8002fa0:	d042      	beq.n	8003028 <HAL_GPIO_Init+0x194>
 8002fa2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002fa6:	42a0      	cmp	r0, r4
 8002fa8:	d040      	beq.n	800302c <HAL_GPIO_Init+0x198>
 8002faa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002fae:	42a0      	cmp	r0, r4
 8002fb0:	d03e      	beq.n	8003030 <HAL_GPIO_Init+0x19c>
 8002fb2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002fb6:	42a0      	cmp	r0, r4
 8002fb8:	d03c      	beq.n	8003034 <HAL_GPIO_Init+0x1a0>
 8002fba:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002fbe:	42a0      	cmp	r0, r4
 8002fc0:	d03a      	beq.n	8003038 <HAL_GPIO_Init+0x1a4>
 8002fc2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002fc6:	42a0      	cmp	r0, r4
 8002fc8:	bf0c      	ite	eq
 8002fca:	2407      	moveq	r4, #7
 8002fcc:	2408      	movne	r4, #8
 8002fce:	fa04 f40e 	lsl.w	r4, r4, lr
 8002fd2:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fd4:	60b4      	str	r4, [r6, #8]
        temp = EXTI->RTSR;
 8002fd6:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8002fd8:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fdc:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 8002fde:	bf54      	ite	pl
 8002fe0:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8002fe2:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 8002fe6:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 8002fe8:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fea:	02af      	lsls	r7, r5, #10
        temp &= ~((uint32_t)iocurrent);
 8002fec:	bf54      	ite	pl
 8002fee:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8002ff0:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 8002ff4:	60d4      	str	r4, [r2, #12]

        temp = EXTI->EMR;
 8002ff6:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ff8:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 8002ffa:	bf54      	ite	pl
 8002ffc:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8002ffe:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 8003002:	6054      	str	r4, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003004:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003006:	03ed      	lsls	r5, r5, #15
        temp &= ~((uint32_t)iocurrent);
 8003008:	bf54      	ite	pl
 800300a:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800300c:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 8003010:	6014      	str	r4, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003012:	3301      	adds	r3, #1
 8003014:	2b10      	cmp	r3, #16
 8003016:	f47f af43 	bne.w	8002ea0 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 800301a:	b003      	add	sp, #12
 800301c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003020:	4654      	mov	r4, sl
 8003022:	e7d4      	b.n	8002fce <HAL_GPIO_Init+0x13a>
 8003024:	2401      	movs	r4, #1
 8003026:	e7d2      	b.n	8002fce <HAL_GPIO_Init+0x13a>
 8003028:	2402      	movs	r4, #2
 800302a:	e7d0      	b.n	8002fce <HAL_GPIO_Init+0x13a>
 800302c:	2403      	movs	r4, #3
 800302e:	e7ce      	b.n	8002fce <HAL_GPIO_Init+0x13a>
 8003030:	2404      	movs	r4, #4
 8003032:	e7cc      	b.n	8002fce <HAL_GPIO_Init+0x13a>
 8003034:	2405      	movs	r4, #5
 8003036:	e7ca      	b.n	8002fce <HAL_GPIO_Init+0x13a>
 8003038:	2406      	movs	r4, #6
 800303a:	e7c8      	b.n	8002fce <HAL_GPIO_Init+0x13a>
 800303c:	40013c00 	.word	0x40013c00
 8003040:	40020000 	.word	0x40020000
 8003044:	40023800 	.word	0x40023800

08003048 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003048:	6903      	ldr	r3, [r0, #16]
 800304a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800304c:	bf14      	ite	ne
 800304e:	2001      	movne	r0, #1
 8003050:	2000      	moveq	r0, #0
 8003052:	4770      	bx	lr

08003054 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003054:	b10a      	cbz	r2, 800305a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003056:	6181      	str	r1, [r0, #24]
  }
}
 8003058:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800305a:	0409      	lsls	r1, r1, #16
 800305c:	e7fb      	b.n	8003056 <HAL_GPIO_WritePin+0x2>
	...

08003060 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003060:	4a04      	ldr	r2, [pc, #16]	; (8003074 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003062:	6951      	ldr	r1, [r2, #20]
 8003064:	4201      	tst	r1, r0
{
 8003066:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003068:	d002      	beq.n	8003070 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800306a:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800306c:	f7fe fbb4 	bl	80017d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003070:	bd08      	pop	{r3, pc}
 8003072:	bf00      	nop
 8003074:	40013c00 	.word	0x40013c00

08003078 <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8003078:	4a05      	ldr	r2, [pc, #20]	; (8003090 <HAL_PWR_EnterSTANDBYMode+0x18>)
 800307a:	6813      	ldr	r3, [r2, #0]
 800307c:	f043 0302 	orr.w	r3, r3, #2
 8003080:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003082:	4a04      	ldr	r2, [pc, #16]	; (8003094 <HAL_PWR_EnterSTANDBYMode+0x1c>)
 8003084:	6913      	ldr	r3, [r2, #16]
 8003086:	f043 0304 	orr.w	r3, r3, #4
 800308a:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800308c:	bf30      	wfi
}
 800308e:	4770      	bx	lr
 8003090:	40007000 	.word	0x40007000
 8003094:	e000ed00 	.word	0xe000ed00

08003098 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003098:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800309c:	4604      	mov	r4, r0
 800309e:	b340      	cbz	r0, 80030f2 <HAL_RCC_OscConfig+0x5a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030a0:	6803      	ldr	r3, [r0, #0]
 80030a2:	07dd      	lsls	r5, r3, #31
 80030a4:	d410      	bmi.n	80030c8 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030a6:	6823      	ldr	r3, [r4, #0]
 80030a8:	0798      	lsls	r0, r3, #30
 80030aa:	d45e      	bmi.n	800316a <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	071a      	lsls	r2, r3, #28
 80030b0:	f100 80a0 	bmi.w	80031f4 <HAL_RCC_OscConfig+0x15c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030b4:	6823      	ldr	r3, [r4, #0]
 80030b6:	075b      	lsls	r3, r3, #29
 80030b8:	f100 80c0 	bmi.w	800323c <HAL_RCC_OscConfig+0x1a4>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030bc:	69a0      	ldr	r0, [r4, #24]
 80030be:	2800      	cmp	r0, #0
 80030c0:	f040 8128 	bne.w	8003314 <HAL_RCC_OscConfig+0x27c>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80030c4:	2000      	movs	r0, #0
 80030c6:	e02b      	b.n	8003120 <HAL_RCC_OscConfig+0x88>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030c8:	4b8f      	ldr	r3, [pc, #572]	; (8003308 <HAL_RCC_OscConfig+0x270>)
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	f002 020c 	and.w	r2, r2, #12
 80030d0:	2a04      	cmp	r2, #4
 80030d2:	d007      	beq.n	80030e4 <HAL_RCC_OscConfig+0x4c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030da:	2a08      	cmp	r2, #8
 80030dc:	d10b      	bne.n	80030f6 <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030de:	685a      	ldr	r2, [r3, #4]
 80030e0:	0251      	lsls	r1, r2, #9
 80030e2:	d508      	bpl.n	80030f6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e4:	4b88      	ldr	r3, [pc, #544]	; (8003308 <HAL_RCC_OscConfig+0x270>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	039a      	lsls	r2, r3, #14
 80030ea:	d5dc      	bpl.n	80030a6 <HAL_RCC_OscConfig+0xe>
 80030ec:	6863      	ldr	r3, [r4, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1d9      	bne.n	80030a6 <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 80030f2:	2001      	movs	r0, #1
 80030f4:	e014      	b.n	8003120 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030f6:	6862      	ldr	r2, [r4, #4]
 80030f8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80030fc:	d113      	bne.n	8003126 <HAL_RCC_OscConfig+0x8e>
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003104:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003106:	f7ff fa4d 	bl	80025a4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800310a:	4e7f      	ldr	r6, [pc, #508]	; (8003308 <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 800310c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800310e:	6833      	ldr	r3, [r6, #0]
 8003110:	039b      	lsls	r3, r3, #14
 8003112:	d4c8      	bmi.n	80030a6 <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003114:	f7ff fa46 	bl	80025a4 <HAL_GetTick>
 8003118:	1b40      	subs	r0, r0, r5
 800311a:	2864      	cmp	r0, #100	; 0x64
 800311c:	d9f7      	bls.n	800310e <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
 800311e:	2003      	movs	r0, #3
}
 8003120:	b002      	add	sp, #8
 8003122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003126:	4d78      	ldr	r5, [pc, #480]	; (8003308 <HAL_RCC_OscConfig+0x270>)
 8003128:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 800312c:	682b      	ldr	r3, [r5, #0]
 800312e:	d107      	bne.n	8003140 <HAL_RCC_OscConfig+0xa8>
 8003130:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003134:	602b      	str	r3, [r5, #0]
 8003136:	682b      	ldr	r3, [r5, #0]
 8003138:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800313c:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800313e:	e7e2      	b.n	8003106 <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003140:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003144:	602b      	str	r3, [r5, #0]
 8003146:	682b      	ldr	r3, [r5, #0]
 8003148:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800314c:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800314e:	2a00      	cmp	r2, #0
 8003150:	d1d9      	bne.n	8003106 <HAL_RCC_OscConfig+0x6e>
        tickstart = HAL_GetTick();
 8003152:	f7ff fa27 	bl	80025a4 <HAL_GetTick>
 8003156:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003158:	682b      	ldr	r3, [r5, #0]
 800315a:	039f      	lsls	r7, r3, #14
 800315c:	d5a3      	bpl.n	80030a6 <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800315e:	f7ff fa21 	bl	80025a4 <HAL_GetTick>
 8003162:	1b80      	subs	r0, r0, r6
 8003164:	2864      	cmp	r0, #100	; 0x64
 8003166:	d9f7      	bls.n	8003158 <HAL_RCC_OscConfig+0xc0>
 8003168:	e7d9      	b.n	800311e <HAL_RCC_OscConfig+0x86>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800316a:	4b67      	ldr	r3, [pc, #412]	; (8003308 <HAL_RCC_OscConfig+0x270>)
 800316c:	689a      	ldr	r2, [r3, #8]
 800316e:	f012 0f0c 	tst.w	r2, #12
 8003172:	d007      	beq.n	8003184 <HAL_RCC_OscConfig+0xec>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800317a:	2a08      	cmp	r2, #8
 800317c:	d111      	bne.n	80031a2 <HAL_RCC_OscConfig+0x10a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	025e      	lsls	r6, r3, #9
 8003182:	d40e      	bmi.n	80031a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003184:	4a60      	ldr	r2, [pc, #384]	; (8003308 <HAL_RCC_OscConfig+0x270>)
 8003186:	6813      	ldr	r3, [r2, #0]
 8003188:	079d      	lsls	r5, r3, #30
 800318a:	d502      	bpl.n	8003192 <HAL_RCC_OscConfig+0xfa>
 800318c:	68e3      	ldr	r3, [r4, #12]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d1af      	bne.n	80030f2 <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003192:	6813      	ldr	r3, [r2, #0]
 8003194:	6921      	ldr	r1, [r4, #16]
 8003196:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800319a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800319e:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031a0:	e784      	b.n	80030ac <HAL_RCC_OscConfig+0x14>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80031a2:	68e2      	ldr	r2, [r4, #12]
 80031a4:	4b59      	ldr	r3, [pc, #356]	; (800330c <HAL_RCC_OscConfig+0x274>)
 80031a6:	b1b2      	cbz	r2, 80031d6 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_ENABLE();
 80031a8:	2201      	movs	r2, #1
 80031aa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80031ac:	f7ff f9fa 	bl	80025a4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b0:	4d55      	ldr	r5, [pc, #340]	; (8003308 <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 80031b2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b4:	682b      	ldr	r3, [r5, #0]
 80031b6:	0798      	lsls	r0, r3, #30
 80031b8:	d507      	bpl.n	80031ca <HAL_RCC_OscConfig+0x132>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031ba:	682b      	ldr	r3, [r5, #0]
 80031bc:	6922      	ldr	r2, [r4, #16]
 80031be:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80031c2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80031c6:	602b      	str	r3, [r5, #0]
 80031c8:	e770      	b.n	80030ac <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031ca:	f7ff f9eb 	bl	80025a4 <HAL_GetTick>
 80031ce:	1b80      	subs	r0, r0, r6
 80031d0:	2802      	cmp	r0, #2
 80031d2:	d9ef      	bls.n	80031b4 <HAL_RCC_OscConfig+0x11c>
 80031d4:	e7a3      	b.n	800311e <HAL_RCC_OscConfig+0x86>
        __HAL_RCC_HSI_DISABLE();
 80031d6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80031d8:	f7ff f9e4 	bl	80025a4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031dc:	4e4a      	ldr	r6, [pc, #296]	; (8003308 <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 80031de:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031e0:	6833      	ldr	r3, [r6, #0]
 80031e2:	0799      	lsls	r1, r3, #30
 80031e4:	f57f af62 	bpl.w	80030ac <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031e8:	f7ff f9dc 	bl	80025a4 <HAL_GetTick>
 80031ec:	1b40      	subs	r0, r0, r5
 80031ee:	2802      	cmp	r0, #2
 80031f0:	d9f6      	bls.n	80031e0 <HAL_RCC_OscConfig+0x148>
 80031f2:	e794      	b.n	800311e <HAL_RCC_OscConfig+0x86>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031f4:	6962      	ldr	r2, [r4, #20]
 80031f6:	4b45      	ldr	r3, [pc, #276]	; (800330c <HAL_RCC_OscConfig+0x274>)
 80031f8:	b182      	cbz	r2, 800321c <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80031fa:	2201      	movs	r2, #1
 80031fc:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8003200:	f7ff f9d0 	bl	80025a4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003204:	4e40      	ldr	r6, [pc, #256]	; (8003308 <HAL_RCC_OscConfig+0x270>)
      tickstart = HAL_GetTick();
 8003206:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003208:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800320a:	079f      	lsls	r7, r3, #30
 800320c:	f53f af52 	bmi.w	80030b4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003210:	f7ff f9c8 	bl	80025a4 <HAL_GetTick>
 8003214:	1b40      	subs	r0, r0, r5
 8003216:	2802      	cmp	r0, #2
 8003218:	d9f6      	bls.n	8003208 <HAL_RCC_OscConfig+0x170>
 800321a:	e780      	b.n	800311e <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_LSI_DISABLE();
 800321c:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8003220:	f7ff f9c0 	bl	80025a4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003224:	4e38      	ldr	r6, [pc, #224]	; (8003308 <HAL_RCC_OscConfig+0x270>)
      tickstart = HAL_GetTick();
 8003226:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003228:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800322a:	0798      	lsls	r0, r3, #30
 800322c:	f57f af42 	bpl.w	80030b4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003230:	f7ff f9b8 	bl	80025a4 <HAL_GetTick>
 8003234:	1b40      	subs	r0, r0, r5
 8003236:	2802      	cmp	r0, #2
 8003238:	d9f6      	bls.n	8003228 <HAL_RCC_OscConfig+0x190>
 800323a:	e770      	b.n	800311e <HAL_RCC_OscConfig+0x86>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800323c:	4b32      	ldr	r3, [pc, #200]	; (8003308 <HAL_RCC_OscConfig+0x270>)
 800323e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003240:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8003244:	d128      	bne.n	8003298 <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003246:	9201      	str	r2, [sp, #4]
 8003248:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800324a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800324e:	641a      	str	r2, [r3, #64]	; 0x40
 8003250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003256:	9301      	str	r3, [sp, #4]
 8003258:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800325a:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800325c:	4d2c      	ldr	r5, [pc, #176]	; (8003310 <HAL_RCC_OscConfig+0x278>)
 800325e:	682b      	ldr	r3, [r5, #0]
 8003260:	05d9      	lsls	r1, r3, #23
 8003262:	d51b      	bpl.n	800329c <HAL_RCC_OscConfig+0x204>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003264:	68a3      	ldr	r3, [r4, #8]
 8003266:	4d28      	ldr	r5, [pc, #160]	; (8003308 <HAL_RCC_OscConfig+0x270>)
 8003268:	2b01      	cmp	r3, #1
 800326a:	d127      	bne.n	80032bc <HAL_RCC_OscConfig+0x224>
 800326c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800326e:	f043 0301 	orr.w	r3, r3, #1
 8003272:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8003274:	f7ff f996 	bl	80025a4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003278:	4e23      	ldr	r6, [pc, #140]	; (8003308 <HAL_RCC_OscConfig+0x270>)
      tickstart = HAL_GetTick();
 800327a:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800327c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003280:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8003282:	079b      	lsls	r3, r3, #30
 8003284:	d539      	bpl.n	80032fa <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8003286:	2f00      	cmp	r7, #0
 8003288:	f43f af18 	beq.w	80030bc <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800328c:	4a1e      	ldr	r2, [pc, #120]	; (8003308 <HAL_RCC_OscConfig+0x270>)
 800328e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003290:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003294:	6413      	str	r3, [r2, #64]	; 0x40
 8003296:	e711      	b.n	80030bc <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8003298:	2700      	movs	r7, #0
 800329a:	e7df      	b.n	800325c <HAL_RCC_OscConfig+0x1c4>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800329c:	682b      	ldr	r3, [r5, #0]
 800329e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032a2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80032a4:	f7ff f97e 	bl	80025a4 <HAL_GetTick>
 80032a8:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032aa:	682b      	ldr	r3, [r5, #0]
 80032ac:	05da      	lsls	r2, r3, #23
 80032ae:	d4d9      	bmi.n	8003264 <HAL_RCC_OscConfig+0x1cc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032b0:	f7ff f978 	bl	80025a4 <HAL_GetTick>
 80032b4:	1b80      	subs	r0, r0, r6
 80032b6:	2802      	cmp	r0, #2
 80032b8:	d9f7      	bls.n	80032aa <HAL_RCC_OscConfig+0x212>
 80032ba:	e730      	b.n	800311e <HAL_RCC_OscConfig+0x86>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032bc:	2b05      	cmp	r3, #5
 80032be:	d104      	bne.n	80032ca <HAL_RCC_OscConfig+0x232>
 80032c0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80032c2:	f043 0304 	orr.w	r3, r3, #4
 80032c6:	672b      	str	r3, [r5, #112]	; 0x70
 80032c8:	e7d0      	b.n	800326c <HAL_RCC_OscConfig+0x1d4>
 80032ca:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80032cc:	f022 0201 	bic.w	r2, r2, #1
 80032d0:	672a      	str	r2, [r5, #112]	; 0x70
 80032d2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80032d4:	f022 0204 	bic.w	r2, r2, #4
 80032d8:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1ca      	bne.n	8003274 <HAL_RCC_OscConfig+0x1dc>
      tickstart = HAL_GetTick();
 80032de:	f7ff f961 	bl	80025a4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032e2:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80032e6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032e8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80032ea:	0798      	lsls	r0, r3, #30
 80032ec:	d5cb      	bpl.n	8003286 <HAL_RCC_OscConfig+0x1ee>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032ee:	f7ff f959 	bl	80025a4 <HAL_GetTick>
 80032f2:	1b80      	subs	r0, r0, r6
 80032f4:	4540      	cmp	r0, r8
 80032f6:	d9f7      	bls.n	80032e8 <HAL_RCC_OscConfig+0x250>
 80032f8:	e711      	b.n	800311e <HAL_RCC_OscConfig+0x86>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032fa:	f7ff f953 	bl	80025a4 <HAL_GetTick>
 80032fe:	1b40      	subs	r0, r0, r5
 8003300:	4540      	cmp	r0, r8
 8003302:	d9bd      	bls.n	8003280 <HAL_RCC_OscConfig+0x1e8>
 8003304:	e70b      	b.n	800311e <HAL_RCC_OscConfig+0x86>
 8003306:	bf00      	nop
 8003308:	40023800 	.word	0x40023800
 800330c:	42470000 	.word	0x42470000
 8003310:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003314:	4d36      	ldr	r5, [pc, #216]	; (80033f0 <HAL_RCC_OscConfig+0x358>)
 8003316:	68ab      	ldr	r3, [r5, #8]
 8003318:	f003 030c 	and.w	r3, r3, #12
 800331c:	2b08      	cmp	r3, #8
 800331e:	d03d      	beq.n	800339c <HAL_RCC_OscConfig+0x304>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003320:	4b34      	ldr	r3, [pc, #208]	; (80033f4 <HAL_RCC_OscConfig+0x35c>)
 8003322:	2200      	movs	r2, #0
 8003324:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8003326:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003328:	d12b      	bne.n	8003382 <HAL_RCC_OscConfig+0x2ea>
        tickstart = HAL_GetTick();
 800332a:	f7ff f93b 	bl	80025a4 <HAL_GetTick>
 800332e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003330:	682b      	ldr	r3, [r5, #0]
 8003332:	0199      	lsls	r1, r3, #6
 8003334:	d41f      	bmi.n	8003376 <HAL_RCC_OscConfig+0x2de>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003336:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 800333a:	4313      	orrs	r3, r2
 800333c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800333e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003342:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003344:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003348:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800334a:	0852      	lsrs	r2, r2, #1
 800334c:	3a01      	subs	r2, #1
 800334e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003352:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003354:	4b27      	ldr	r3, [pc, #156]	; (80033f4 <HAL_RCC_OscConfig+0x35c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003356:	4d26      	ldr	r5, [pc, #152]	; (80033f0 <HAL_RCC_OscConfig+0x358>)
        __HAL_RCC_PLL_ENABLE();
 8003358:	2201      	movs	r2, #1
 800335a:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800335c:	f7ff f922 	bl	80025a4 <HAL_GetTick>
 8003360:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003362:	682b      	ldr	r3, [r5, #0]
 8003364:	019a      	lsls	r2, r3, #6
 8003366:	f53f aead 	bmi.w	80030c4 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800336a:	f7ff f91b 	bl	80025a4 <HAL_GetTick>
 800336e:	1b00      	subs	r0, r0, r4
 8003370:	2802      	cmp	r0, #2
 8003372:	d9f6      	bls.n	8003362 <HAL_RCC_OscConfig+0x2ca>
 8003374:	e6d3      	b.n	800311e <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003376:	f7ff f915 	bl	80025a4 <HAL_GetTick>
 800337a:	1b80      	subs	r0, r0, r6
 800337c:	2802      	cmp	r0, #2
 800337e:	d9d7      	bls.n	8003330 <HAL_RCC_OscConfig+0x298>
 8003380:	e6cd      	b.n	800311e <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
 8003382:	f7ff f90f 	bl	80025a4 <HAL_GetTick>
 8003386:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003388:	682b      	ldr	r3, [r5, #0]
 800338a:	019b      	lsls	r3, r3, #6
 800338c:	f57f ae9a 	bpl.w	80030c4 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003390:	f7ff f908 	bl	80025a4 <HAL_GetTick>
 8003394:	1b00      	subs	r0, r0, r4
 8003396:	2802      	cmp	r0, #2
 8003398:	d9f6      	bls.n	8003388 <HAL_RCC_OscConfig+0x2f0>
 800339a:	e6c0      	b.n	800311e <HAL_RCC_OscConfig+0x86>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800339c:	2801      	cmp	r0, #1
 800339e:	f43f aebf 	beq.w	8003120 <HAL_RCC_OscConfig+0x88>
        pll_config = RCC->PLLCFGR;
 80033a2:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033a4:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033a6:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033aa:	4291      	cmp	r1, r2
 80033ac:	f47f aea1 	bne.w	80030f2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033b0:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033b6:	428a      	cmp	r2, r1
 80033b8:	f47f ae9b 	bne.w	80030f2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033bc:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033be:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80033c2:	401a      	ands	r2, r3
 80033c4:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80033c8:	f47f ae93 	bne.w	80030f2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033cc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80033ce:	0852      	lsrs	r2, r2, #1
 80033d0:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 80033d4:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033d6:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80033da:	f47f ae8a 	bne.w	80030f2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80033de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80033e0:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033e4:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 80033e8:	f43f ae6c 	beq.w	80030c4 <HAL_RCC_OscConfig+0x2c>
 80033ec:	e681      	b.n	80030f2 <HAL_RCC_OscConfig+0x5a>
 80033ee:	bf00      	nop
 80033f0:	40023800 	.word	0x40023800
 80033f4:	42470000 	.word	0x42470000

080033f8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033f8:	4913      	ldr	r1, [pc, #76]	; (8003448 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80033fa:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033fc:	688b      	ldr	r3, [r1, #8]
 80033fe:	f003 030c 	and.w	r3, r3, #12
 8003402:	2b04      	cmp	r3, #4
 8003404:	d01c      	beq.n	8003440 <HAL_RCC_GetSysClockFreq+0x48>
 8003406:	2b08      	cmp	r3, #8
 8003408:	d11c      	bne.n	8003444 <HAL_RCC_GetSysClockFreq+0x4c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800340a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800340c:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800340e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003410:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003414:	bf14      	ite	ne
 8003416:	480d      	ldrne	r0, [pc, #52]	; (800344c <HAL_RCC_GetSysClockFreq+0x54>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003418:	480d      	ldreq	r0, [pc, #52]	; (8003450 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800341a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800341e:	bf18      	it	ne
 8003420:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003422:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003426:	fba1 0100 	umull	r0, r1, r1, r0
 800342a:	f7fd fc2d 	bl	8000c88 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800342e:	4b06      	ldr	r3, [pc, #24]	; (8003448 <HAL_RCC_GetSysClockFreq+0x50>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003436:	3301      	adds	r3, #1
 8003438:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800343a:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800343e:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003440:	4802      	ldr	r0, [pc, #8]	; (800344c <HAL_RCC_GetSysClockFreq+0x54>)
 8003442:	e7fc      	b.n	800343e <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 8003444:	4802      	ldr	r0, [pc, #8]	; (8003450 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8003446:	e7fa      	b.n	800343e <HAL_RCC_GetSysClockFreq+0x46>
 8003448:	40023800 	.word	0x40023800
 800344c:	007a1200 	.word	0x007a1200
 8003450:	00f42400 	.word	0x00f42400

08003454 <HAL_RCC_ClockConfig>:
{
 8003454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003458:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800345a:	4604      	mov	r4, r0
 800345c:	b910      	cbnz	r0, 8003464 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800345e:	2001      	movs	r0, #1
}
 8003460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003464:	4b44      	ldr	r3, [pc, #272]	; (8003578 <HAL_RCC_ClockConfig+0x124>)
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	f002 0207 	and.w	r2, r2, #7
 800346c:	428a      	cmp	r2, r1
 800346e:	d328      	bcc.n	80034c2 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003470:	6822      	ldr	r2, [r4, #0]
 8003472:	0797      	lsls	r7, r2, #30
 8003474:	d42d      	bmi.n	80034d2 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003476:	07d0      	lsls	r0, r2, #31
 8003478:	d441      	bmi.n	80034fe <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800347a:	4b3f      	ldr	r3, [pc, #252]	; (8003578 <HAL_RCC_ClockConfig+0x124>)
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	f002 0207 	and.w	r2, r2, #7
 8003482:	42aa      	cmp	r2, r5
 8003484:	d866      	bhi.n	8003554 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003486:	6822      	ldr	r2, [r4, #0]
 8003488:	0751      	lsls	r1, r2, #29
 800348a:	d46c      	bmi.n	8003566 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800348c:	0713      	lsls	r3, r2, #28
 800348e:	d507      	bpl.n	80034a0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003490:	4a3a      	ldr	r2, [pc, #232]	; (800357c <HAL_RCC_ClockConfig+0x128>)
 8003492:	6921      	ldr	r1, [r4, #16]
 8003494:	6893      	ldr	r3, [r2, #8]
 8003496:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800349a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800349e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034a0:	f7ff ffaa 	bl	80033f8 <HAL_RCC_GetSysClockFreq>
 80034a4:	4b35      	ldr	r3, [pc, #212]	; (800357c <HAL_RCC_ClockConfig+0x128>)
 80034a6:	4a36      	ldr	r2, [pc, #216]	; (8003580 <HAL_RCC_ClockConfig+0x12c>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80034ae:	5cd3      	ldrb	r3, [r2, r3]
 80034b0:	40d8      	lsrs	r0, r3
 80034b2:	4b34      	ldr	r3, [pc, #208]	; (8003584 <HAL_RCC_ClockConfig+0x130>)
 80034b4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80034b6:	4b34      	ldr	r3, [pc, #208]	; (8003588 <HAL_RCC_ClockConfig+0x134>)
 80034b8:	6818      	ldr	r0, [r3, #0]
 80034ba:	f7ff f829 	bl	8002510 <HAL_InitTick>
  return HAL_OK;
 80034be:	2000      	movs	r0, #0
 80034c0:	e7ce      	b.n	8003460 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c2:	b2ca      	uxtb	r2, r1
 80034c4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	428b      	cmp	r3, r1
 80034ce:	d1c6      	bne.n	800345e <HAL_RCC_ClockConfig+0xa>
 80034d0:	e7ce      	b.n	8003470 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d2:	4b2a      	ldr	r3, [pc, #168]	; (800357c <HAL_RCC_ClockConfig+0x128>)
 80034d4:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034d8:	bf1e      	ittt	ne
 80034da:	6899      	ldrne	r1, [r3, #8]
 80034dc:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 80034e0:	6099      	strne	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034e2:	0716      	lsls	r6, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034e4:	bf42      	ittt	mi
 80034e6:	6899      	ldrmi	r1, [r3, #8]
 80034e8:	f441 4160 	orrmi.w	r1, r1, #57344	; 0xe000
 80034ec:	6099      	strmi	r1, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034ee:	4923      	ldr	r1, [pc, #140]	; (800357c <HAL_RCC_ClockConfig+0x128>)
 80034f0:	68a0      	ldr	r0, [r4, #8]
 80034f2:	688b      	ldr	r3, [r1, #8]
 80034f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034f8:	4303      	orrs	r3, r0
 80034fa:	608b      	str	r3, [r1, #8]
 80034fc:	e7bb      	b.n	8003476 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034fe:	6862      	ldr	r2, [r4, #4]
 8003500:	4b1e      	ldr	r3, [pc, #120]	; (800357c <HAL_RCC_ClockConfig+0x128>)
 8003502:	2a01      	cmp	r2, #1
 8003504:	d11c      	bne.n	8003540 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800350c:	d0a7      	beq.n	800345e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800350e:	4e1b      	ldr	r6, [pc, #108]	; (800357c <HAL_RCC_ClockConfig+0x128>)
 8003510:	68b3      	ldr	r3, [r6, #8]
 8003512:	f023 0303 	bic.w	r3, r3, #3
 8003516:	4313      	orrs	r3, r2
 8003518:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800351a:	f7ff f843 	bl	80025a4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800351e:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003522:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003524:	68b3      	ldr	r3, [r6, #8]
 8003526:	6862      	ldr	r2, [r4, #4]
 8003528:	f003 030c 	and.w	r3, r3, #12
 800352c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003530:	d0a3      	beq.n	800347a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003532:	f7ff f837 	bl	80025a4 <HAL_GetTick>
 8003536:	1bc0      	subs	r0, r0, r7
 8003538:	4540      	cmp	r0, r8
 800353a:	d9f3      	bls.n	8003524 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 800353c:	2003      	movs	r0, #3
 800353e:	e78f      	b.n	8003460 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003540:	1e91      	subs	r1, r2, #2
 8003542:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003544:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003546:	d802      	bhi.n	800354e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003548:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800354c:	e7de      	b.n	800350c <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800354e:	f013 0f02 	tst.w	r3, #2
 8003552:	e7db      	b.n	800350c <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003554:	b2ea      	uxtb	r2, r5
 8003556:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	42ab      	cmp	r3, r5
 8003560:	f47f af7d 	bne.w	800345e <HAL_RCC_ClockConfig+0xa>
 8003564:	e78f      	b.n	8003486 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003566:	4905      	ldr	r1, [pc, #20]	; (800357c <HAL_RCC_ClockConfig+0x128>)
 8003568:	68e0      	ldr	r0, [r4, #12]
 800356a:	688b      	ldr	r3, [r1, #8]
 800356c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003570:	4303      	orrs	r3, r0
 8003572:	608b      	str	r3, [r1, #8]
 8003574:	e78a      	b.n	800348c <HAL_RCC_ClockConfig+0x38>
 8003576:	bf00      	nop
 8003578:	40023c00 	.word	0x40023c00
 800357c:	40023800 	.word	0x40023800
 8003580:	0800c9c6 	.word	0x0800c9c6
 8003584:	20000008 	.word	0x20000008
 8003588:	20000010 	.word	0x20000010

0800358c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800358c:	4b01      	ldr	r3, [pc, #4]	; (8003594 <HAL_RCC_GetHCLKFreq+0x8>)
 800358e:	6818      	ldr	r0, [r3, #0]
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	20000008 	.word	0x20000008

08003598 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003598:	4b04      	ldr	r3, [pc, #16]	; (80035ac <HAL_RCC_GetPCLK1Freq+0x14>)
 800359a:	4a05      	ldr	r2, [pc, #20]	; (80035b0 <HAL_RCC_GetPCLK1Freq+0x18>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80035a2:	5cd3      	ldrb	r3, [r2, r3]
 80035a4:	4a03      	ldr	r2, [pc, #12]	; (80035b4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80035a6:	6810      	ldr	r0, [r2, #0]
}
 80035a8:	40d8      	lsrs	r0, r3
 80035aa:	4770      	bx	lr
 80035ac:	40023800 	.word	0x40023800
 80035b0:	0800c9d6 	.word	0x0800c9d6
 80035b4:	20000008 	.word	0x20000008

080035b8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80035b8:	4b04      	ldr	r3, [pc, #16]	; (80035cc <HAL_RCC_GetPCLK2Freq+0x14>)
 80035ba:	4a05      	ldr	r2, [pc, #20]	; (80035d0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80035c2:	5cd3      	ldrb	r3, [r2, r3]
 80035c4:	4a03      	ldr	r2, [pc, #12]	; (80035d4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80035c6:	6810      	ldr	r0, [r2, #0]
}
 80035c8:	40d8      	lsrs	r0, r3
 80035ca:	4770      	bx	lr
 80035cc:	40023800 	.word	0x40023800
 80035d0:	0800c9d6 	.word	0x0800c9d6
 80035d4:	20000008 	.word	0x20000008

080035d8 <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80035d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80035de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035e2:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80035e4:	4770      	bx	lr

080035e6 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80035e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035e8:	b089      	sub	sp, #36	; 0x24
 80035ea:	4605      	mov	r5, r0
 80035ec:	460e      	mov	r6, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80035ee:	f7fe ffd9 	bl	80025a4 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 80035f2:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 80035f4:	4607      	mov	r7, r0
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80035f6:	2108      	movs	r1, #8
 80035f8:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 80035fa:	e9cd 3300 	strd	r3, r3, [sp]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80035fe:	f002 f91d 	bl	800583c <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003602:	4604      	mov	r4, r0
 8003604:	b9d8      	cbnz	r0, 800363e <SD_FindSCR+0x58>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8003606:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8003608:	6828      	ldr	r0, [r5, #0]
 800360a:	0409      	lsls	r1, r1, #16
 800360c:	f002 f9c0 	bl	8005990 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003610:	4604      	mov	r4, r0
 8003612:	b9a0      	cbnz	r0, 800363e <SD_FindSCR+0x58>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 8U;
 8003614:	f04f 32ff 	mov.w	r2, #4294967295
 8003618:	2308      	movs	r3, #8
 800361a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800361e:	2130      	movs	r1, #48	; 0x30
 8003620:	2302      	movs	r3, #2
 8003622:	e9cd 1304 	strd	r1, r3, [sp, #16]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003626:	9006      	str	r0, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8003628:	2301      	movs	r3, #1
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800362a:	a902      	add	r1, sp, #8
 800362c:	6828      	ldr	r0, [r5, #0]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800362e:	9307      	str	r3, [sp, #28]
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8003630:	f002 f83b 	bl	80056aa <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8003634:	6828      	ldr	r0, [r5, #0]
 8003636:	f002 f9db 	bl	80059f0 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 800363a:	4604      	mov	r4, r0
 800363c:	b190      	cbz	r0, 8003664 <SD_FindSCR+0x7e>
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 800363e:	4620      	mov	r0, r4
 8003640:	b009      	add	sp, #36	; 0x24
 8003642:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8003644:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003646:	0293      	lsls	r3, r2, #10
 8003648:	d512      	bpl.n	8003670 <SD_FindSCR+0x8a>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800364a:	f002 f808 	bl	800565e <SDIO_ReadFIFO>
 800364e:	ab08      	add	r3, sp, #32
 8003650:	eb03 0384 	add.w	r3, r3, r4, lsl #2
      index++;
 8003654:	3401      	adds	r4, #1
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8003656:	f843 0c20 	str.w	r0, [r3, #-32]
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800365a:	f7fe ffa3 	bl	80025a4 <HAL_GetTick>
 800365e:	1bc0      	subs	r0, r0, r7
 8003660:	3001      	adds	r0, #1
 8003662:	d023      	beq.n	80036ac <SD_FindSCR+0xc6>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8003664:	6828      	ldr	r0, [r5, #0]
 8003666:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003668:	f012 0f2a 	tst.w	r2, #42	; 0x2a
 800366c:	d0ea      	beq.n	8003644 <SD_FindSCR+0x5e>
 800366e:	e002      	b.n	8003676 <SD_FindSCR+0x90>
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8003670:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003672:	0491      	lsls	r1, r2, #18
 8003674:	d4f1      	bmi.n	800365a <SD_FindSCR+0x74>
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8003676:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003678:	0712      	lsls	r2, r2, #28
 800367a:	d502      	bpl.n	8003682 <SD_FindSCR+0x9c>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800367c:	2408      	movs	r4, #8
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800367e:	6384      	str	r4, [r0, #56]	; 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8003680:	e7dd      	b.n	800363e <SD_FindSCR+0x58>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003682:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003684:	0793      	lsls	r3, r2, #30
 8003686:	d501      	bpl.n	800368c <SD_FindSCR+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8003688:	2402      	movs	r4, #2
 800368a:	e7f8      	b.n	800367e <SD_FindSCR+0x98>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800368c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800368e:	f014 0420 	ands.w	r4, r4, #32
 8003692:	d001      	beq.n	8003698 <SD_FindSCR+0xb2>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8003694:	2420      	movs	r4, #32
 8003696:	e7f2      	b.n	800367e <SD_FindSCR+0x98>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003698:	9b01      	ldr	r3, [sp, #4]
 800369a:	f240 523a 	movw	r2, #1338	; 0x53a
 800369e:	ba1b      	rev	r3, r3
 80036a0:	6382      	str	r2, [r0, #56]	; 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80036a2:	6033      	str	r3, [r6, #0]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80036a4:	9b00      	ldr	r3, [sp, #0]
 80036a6:	ba1b      	rev	r3, r3
 80036a8:	6073      	str	r3, [r6, #4]
  return HAL_SD_ERROR_NONE;
 80036aa:	e7c8      	b.n	800363e <SD_FindSCR+0x58>
      return HAL_SD_ERROR_TIMEOUT;
 80036ac:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80036b0:	e7c5      	b.n	800363e <SD_FindSCR+0x58>
	...

080036b4 <HAL_SD_ReadBlocks_DMA>:
{
 80036b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036b8:	4604      	mov	r4, r0
 80036ba:	b086      	sub	sp, #24
 80036bc:	4615      	mov	r5, r2
 80036be:	461f      	mov	r7, r3
  if(NULL == pData)
 80036c0:	b941      	cbnz	r1, 80036d4 <HAL_SD_ReadBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80036c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80036c4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80036c8:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 80036ca:	2601      	movs	r6, #1
}
 80036cc:	4630      	mov	r0, r6
 80036ce:	b006      	add	sp, #24
 80036d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 80036d4:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 80036d8:	2b01      	cmp	r3, #1
 80036da:	b2de      	uxtb	r6, r3
 80036dc:	d174      	bne.n	80037c8 <HAL_SD_ReadBlocks_DMA+0x114>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80036de:	2200      	movs	r2, #0
 80036e0:	6382      	str	r2, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80036e2:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 80036e4:	19eb      	adds	r3, r5, r7
 80036e6:	4283      	cmp	r3, r0
 80036e8:	d904      	bls.n	80036f4 <HAL_SD_ReadBlocks_DMA+0x40>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80036ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80036ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80036f0:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 80036f2:	e7eb      	b.n	80036cc <HAL_SD_ReadBlocks_DMA+0x18>
    hsd->Instance->DCTRL = 0U;
 80036f4:	f8d4 c000 	ldr.w	ip, [r4]
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80036f8:	6c20      	ldr	r0, [r4, #64]	; 0x40
    hsd->State = HAL_SD_STATE_BUSY;
 80036fa:	2303      	movs	r3, #3
 80036fc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8003700:	f8cc 202c 	str.w	r2, [ip, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8003704:	f8dc 303c 	ldr.w	r3, [ip, #60]	; 0x3c
 8003708:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 800370c:	f043 0302 	orr.w	r3, r3, #2
 8003710:	f8cc 303c 	str.w	r3, [ip, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003714:	4b2e      	ldr	r3, [pc, #184]	; (80037d0 <HAL_SD_ReadBlocks_DMA+0x11c>)
 8003716:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003718:	4b2e      	ldr	r3, [pc, #184]	; (80037d4 <HAL_SD_ReadBlocks_DMA+0x120>)
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800371a:	6082      	str	r2, [r0, #8]
    hsd->hdmarx->XferAbortCallback = NULL;
 800371c:	e9c0 3213 	strd	r3, r2, [r0, #76]	; 0x4c
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8003720:	6802      	ldr	r2, [r0, #0]
 8003722:	6813      	ldr	r3, [r2, #0]
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003724:	ea4f 2847 	mov.w	r8, r7, lsl #9
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8003728:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800372c:	6013      	str	r3, [r2, #0]
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800372e:	460a      	mov	r2, r1
 8003730:	ea4f 0398 	mov.w	r3, r8, lsr #2
 8003734:	f10c 0180 	add.w	r1, ip, #128	; 0x80
 8003738:	f7ff fa5c 	bl	8002bf4 <HAL_DMA_Start_IT>
 800373c:	b168      	cbz	r0, 800375a <HAL_SD_ReadBlocks_DMA+0xa6>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800373e:	6823      	ldr	r3, [r4, #0]
 8003740:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003742:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8003746:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003748:	4a23      	ldr	r2, [pc, #140]	; (80037d8 <HAL_SD_ReadBlocks_DMA+0x124>)
 800374a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800374c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800374e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003752:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003754:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
      return HAL_ERROR;
 8003758:	e7b8      	b.n	80036cc <HAL_SD_ReadBlocks_DMA+0x18>
      __HAL_SD_DMA_ENABLE(hsd);
 800375a:	4b20      	ldr	r3, [pc, #128]	; (80037dc <HAL_SD_ReadBlocks_DMA+0x128>)
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800375c:	6820      	ldr	r0, [r4, #0]
      __HAL_SD_DMA_ENABLE(hsd);
 800375e:	f8c3 658c 	str.w	r6, [r3, #1420]	; 0x58c
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003762:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003764:	2b01      	cmp	r3, #1
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003766:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800376a:	e9cd 3800 	strd	r3, r8, [sp]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800376e:	f04f 0290 	mov.w	r2, #144	; 0x90
 8003772:	f04f 0302 	mov.w	r3, #2
 8003776:	e9cd 2302 	strd	r2, r3, [sp, #8]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800377a:	f04f 0100 	mov.w	r1, #0
 800377e:	f04f 0301 	mov.w	r3, #1
 8003782:	e9cd 1304 	strd	r1, r3, [sp, #16]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003786:	4669      	mov	r1, sp
        add *= 512U;
 8003788:	bf18      	it	ne
 800378a:	026d      	lslne	r5, r5, #9
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800378c:	f001 ff8d 	bl	80056aa <SDIO_ConfigData>
      if(NumberOfBlocks > 1U)
 8003790:	2f01      	cmp	r7, #1
 8003792:	d912      	bls.n	80037ba <HAL_SD_ReadBlocks_DMA+0x106>
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003794:	2382      	movs	r3, #130	; 0x82
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003796:	6820      	ldr	r0, [r4, #0]
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003798:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800379a:	4629      	mov	r1, r5
 800379c:	f002 f87e 	bl	800589c <SDMMC_CmdReadMultiBlock>
      if(errorstate != HAL_SD_ERROR_NONE)
 80037a0:	b1a0      	cbz	r0, 80037cc <HAL_SD_ReadBlocks_DMA+0x118>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80037a2:	6823      	ldr	r3, [r4, #0]
 80037a4:	4a0c      	ldr	r2, [pc, #48]	; (80037d8 <HAL_SD_ReadBlocks_DMA+0x124>)
 80037a6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80037a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80037aa:	4318      	orrs	r0, r3
        hsd->State = HAL_SD_STATE_READY;
 80037ac:	2301      	movs	r3, #1
        hsd->ErrorCode |= errorstate;
 80037ae:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80037b0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80037b4:	2300      	movs	r3, #0
 80037b6:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 80037b8:	e788      	b.n	80036cc <HAL_SD_ReadBlocks_DMA+0x18>
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80037ba:	2381      	movs	r3, #129	; 0x81
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80037bc:	6820      	ldr	r0, [r4, #0]
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80037be:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80037c0:	4629      	mov	r1, r5
 80037c2:	f002 f853 	bl	800586c <SDMMC_CmdReadSingleBlock>
 80037c6:	e7eb      	b.n	80037a0 <HAL_SD_ReadBlocks_DMA+0xec>
    return HAL_BUSY;
 80037c8:	2602      	movs	r6, #2
 80037ca:	e77f      	b.n	80036cc <HAL_SD_ReadBlocks_DMA+0x18>
      return HAL_OK;
 80037cc:	4606      	mov	r6, r0
 80037ce:	e77d      	b.n	80036cc <HAL_SD_ReadBlocks_DMA+0x18>
 80037d0:	08003903 	.word	0x08003903
 80037d4:	08003e4d 	.word	0x08003e4d
 80037d8:	004005ff 	.word	0x004005ff
 80037dc:	42258000 	.word	0x42258000

080037e0 <HAL_SD_WriteBlocks_DMA>:
{
 80037e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80037e4:	4604      	mov	r4, r0
 80037e6:	b087      	sub	sp, #28
 80037e8:	461e      	mov	r6, r3
  if(NULL == pData)
 80037ea:	4689      	mov	r9, r1
 80037ec:	b941      	cbnz	r1, 8003800 <HAL_SD_WriteBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80037ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80037f0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80037f4:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 80037f6:	2701      	movs	r7, #1
}
 80037f8:	4638      	mov	r0, r7
 80037fa:	b007      	add	sp, #28
 80037fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 8003800:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8003804:	2b01      	cmp	r3, #1
 8003806:	b2df      	uxtb	r7, r3
 8003808:	d170      	bne.n	80038ec <HAL_SD_WriteBlocks_DMA+0x10c>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800380a:	2100      	movs	r1, #0
 800380c:	6381      	str	r1, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800380e:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8003810:	1993      	adds	r3, r2, r6
 8003812:	4283      	cmp	r3, r0
 8003814:	d904      	bls.n	8003820 <HAL_SD_WriteBlocks_DMA+0x40>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003816:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003818:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800381c:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 800381e:	e7eb      	b.n	80037f8 <HAL_SD_WriteBlocks_DMA+0x18>
    hsd->Instance->DCTRL = 0U;
 8003820:	6820      	ldr	r0, [r4, #0]
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003822:	4d33      	ldr	r5, [pc, #204]	; (80038f0 <HAL_SD_WriteBlocks_DMA+0x110>)
    hsd->State = HAL_SD_STATE_BUSY;
 8003824:	2303      	movs	r3, #3
 8003826:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 800382a:	62c1      	str	r1, [r0, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800382c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800382e:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8003832:	f043 0302 	orr.w	r3, r3, #2
 8003836:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003838:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800383a:	63dd      	str	r5, [r3, #60]	; 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800383c:	4d2d      	ldr	r5, [pc, #180]	; (80038f4 <HAL_SD_WriteBlocks_DMA+0x114>)
    hsd->hdmatx->XferAbortCallback = NULL;
 800383e:	e9c3 5113 	strd	r5, r1, [r3, #76]	; 0x4c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003842:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003844:	2b01      	cmp	r3, #1
      add *= 512U;
 8003846:	bf18      	it	ne
 8003848:	0252      	lslne	r2, r2, #9
    if(NumberOfBlocks > 1U)
 800384a:	2e01      	cmp	r6, #1
 800384c:	d912      	bls.n	8003874 <HAL_SD_WriteBlocks_DMA+0x94>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800384e:	23a0      	movs	r3, #160	; 0xa0
 8003850:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003852:	4611      	mov	r1, r2
 8003854:	f002 f852 	bl	80058fc <SDMMC_CmdWriteMultiBlock>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003858:	6822      	ldr	r2, [r4, #0]
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800385a:	4605      	mov	r5, r0
    if(errorstate != HAL_SD_ERROR_NONE)
 800385c:	b180      	cbz	r0, 8003880 <HAL_SD_WriteBlocks_DMA+0xa0>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800385e:	4b26      	ldr	r3, [pc, #152]	; (80038f8 <HAL_SD_WriteBlocks_DMA+0x118>)
 8003860:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003862:	6ba0      	ldr	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003864:	2301      	movs	r3, #1
      hsd->ErrorCode |= errorstate;
 8003866:	4305      	orrs	r5, r0
 8003868:	63a5      	str	r5, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800386a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800386e:	2300      	movs	r3, #0
 8003870:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8003872:	e7c1      	b.n	80037f8 <HAL_SD_WriteBlocks_DMA+0x18>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003874:	2390      	movs	r3, #144	; 0x90
 8003876:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003878:	4611      	mov	r1, r2
 800387a:	f002 f827 	bl	80058cc <SDMMC_CmdWriteSingleBlock>
 800387e:	e7eb      	b.n	8003858 <HAL_SD_WriteBlocks_DMA+0x78>
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003880:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    __HAL_SD_DMA_ENABLE(hsd);
 8003882:	4b1e      	ldr	r3, [pc, #120]	; (80038fc <HAL_SD_WriteBlocks_DMA+0x11c>)
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8003884:	6801      	ldr	r1, [r0, #0]
    __HAL_SD_DMA_ENABLE(hsd);
 8003886:	f04f 0801 	mov.w	r8, #1
 800388a:	f8c3 858c 	str.w	r8, [r3, #1420]	; 0x58c
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800388e:	2340      	movs	r3, #64	; 0x40
 8003890:	6083      	str	r3, [r0, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8003892:	680b      	ldr	r3, [r1, #0]
 8003894:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003898:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800389c:	0276      	lsls	r6, r6, #9
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800389e:	600b      	str	r3, [r1, #0]
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80038a0:	3280      	adds	r2, #128	; 0x80
 80038a2:	08b3      	lsrs	r3, r6, #2
 80038a4:	4649      	mov	r1, r9
 80038a6:	f7ff f9a5 	bl	8002bf4 <HAL_DMA_Start_IT>
 80038aa:	b180      	cbz	r0, 80038ce <HAL_SD_WriteBlocks_DMA+0xee>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80038ac:	6822      	ldr	r2, [r4, #0]
 80038ae:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80038b0:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 80038b4:	f023 0302 	bic.w	r3, r3, #2
 80038b8:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80038ba:	4b0f      	ldr	r3, [pc, #60]	; (80038f8 <HAL_SD_WriteBlocks_DMA+0x118>)
 80038bc:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80038be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80038c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80038c4:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80038c6:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80038ca:	6325      	str	r5, [r4, #48]	; 0x30
      return HAL_ERROR;
 80038cc:	e794      	b.n	80037f8 <HAL_SD_WriteBlocks_DMA+0x18>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80038ce:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80038d2:	e9cd 3600 	strd	r3, r6, [sp]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80038d6:	6820      	ldr	r0, [r4, #0]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80038d8:	2390      	movs	r3, #144	; 0x90
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80038da:	4669      	mov	r1, sp
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80038dc:	e9cd 3502 	strd	r3, r5, [sp, #8]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80038e0:	e9cd 5804 	strd	r5, r8, [sp, #16]
      return HAL_OK;
 80038e4:	462f      	mov	r7, r5
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80038e6:	f001 fee0 	bl	80056aa <SDIO_ConfigData>
      return HAL_OK;
 80038ea:	e785      	b.n	80037f8 <HAL_SD_WriteBlocks_DMA+0x18>
    return HAL_BUSY;
 80038ec:	2702      	movs	r7, #2
 80038ee:	e783      	b.n	80037f8 <HAL_SD_WriteBlocks_DMA+0x18>
 80038f0:	080035d9 	.word	0x080035d9
 80038f4:	08003e4d 	.word	0x08003e4d
 80038f8:	004005ff 	.word	0x004005ff
 80038fc:	42258000 	.word	0x42258000

08003900 <HAL_SD_ErrorCallback>:
 8003900:	4770      	bx	lr

08003902 <SD_DMAReceiveCplt>:
{
 8003902:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003904:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8003906:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003908:	2b82      	cmp	r3, #130	; 0x82
 800390a:	d109      	bne.n	8003920 <SD_DMAReceiveCplt+0x1e>
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800390c:	6820      	ldr	r0, [r4, #0]
 800390e:	f002 f80d 	bl	800592c <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003912:	b128      	cbz	r0, 8003920 <SD_DMAReceiveCplt+0x1e>
      hsd->ErrorCode |= errorstate;
 8003914:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003916:	4318      	orrs	r0, r3
 8003918:	63a0      	str	r0, [r4, #56]	; 0x38
      HAL_SD_ErrorCallback(hsd);
 800391a:	4620      	mov	r0, r4
 800391c:	f7ff fff0 	bl	8003900 <HAL_SD_ErrorCallback>
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8003920:	6823      	ldr	r3, [r4, #0]
 8003922:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003924:	f022 0208 	bic.w	r2, r2, #8
 8003928:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800392a:	f240 523a 	movw	r2, #1338	; 0x53a
 800392e:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 8003930:	2301      	movs	r3, #1
 8003932:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003936:	2300      	movs	r3, #0
 8003938:	6323      	str	r3, [r4, #48]	; 0x30
  HAL_SD_RxCpltCallback(hsd);
 800393a:	4620      	mov	r0, r4
 800393c:	f002 f9fd 	bl	8005d3a <HAL_SD_RxCpltCallback>
}
 8003940:	bd10      	pop	{r4, pc}
	...

08003944 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8003944:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8003946:	0f9a      	lsrs	r2, r3, #30
 8003948:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800394a:	f3c3 6283 	ubfx	r2, r3, #26, #4
 800394e:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8003950:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8003954:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8003956:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800395a:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800395c:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003960:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8003962:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003964:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003966:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8003968:	0d1a      	lsrs	r2, r3, #20
 800396a:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800396c:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8003970:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003972:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8003976:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003978:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800397c:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800397e:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8003982:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003984:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8003988:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 800398a:	2200      	movs	r2, #0
 800398c:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 800398e:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8003990:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 8003992:	2a00      	cmp	r2, #0
 8003994:	d16c      	bne.n	8003a70 <HAL_SD_GetCardCSD+0x12c>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003996:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8003998:	f640 74fc 	movw	r4, #4092	; 0xffc
 800399c:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 80039a0:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 80039a4:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80039a6:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 80039aa:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80039ac:	f3c2 6302 	ubfx	r3, r2, #24, #3
 80039b0:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80039b2:	f3c2 5342 	ubfx	r3, r2, #21, #3
 80039b6:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80039b8:	f3c2 4382 	ubfx	r3, r2, #18, #3
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80039bc:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80039c0:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80039c2:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80039c4:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80039c6:	7e0a      	ldrb	r2, [r1, #24]
 80039c8:	f002 0207 	and.w	r2, r2, #7
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80039cc:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80039ce:	3202      	adds	r2, #2
 80039d0:	fa03 f202 	lsl.w	r2, r3, r2
 80039d4:	6542      	str	r2, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80039d6:	7a0b      	ldrb	r3, [r1, #8]
 80039d8:	f003 040f 	and.w	r4, r3, #15
 80039dc:	2301      	movs	r3, #1
 80039de:	40a3      	lsls	r3, r4
 80039e0:	6583      	str	r3, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80039e2:	0a5b      	lsrs	r3, r3, #9
 80039e4:	4353      	muls	r3, r2
 80039e6:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80039e8:	f44f 7300 	mov.w	r3, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80039ec:	6603      	str	r3, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80039ee:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80039f0:	f3c3 3280 	ubfx	r2, r3, #14, #1
 80039f4:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80039f6:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80039fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80039fe:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8003a00:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8003a02:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8003a04:	0fda      	lsrs	r2, r3, #31
 8003a06:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8003a08:	f3c3 7241 	ubfx	r2, r3, #29, #2
 8003a0c:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8003a0e:	f3c3 6282 	ubfx	r2, r3, #26, #3
 8003a12:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8003a14:	f3c3 5283 	ubfx	r2, r3, #22, #4
 8003a18:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8003a1a:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8003a1e:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 8003a22:	2000      	movs	r0, #0
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8003a24:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 8003a28:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8003a2c:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8003a30:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8003a34:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8003a38:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8003a3c:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8003a40:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8003a44:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8003a48:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8003a4c:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8003a50:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8003a54:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8003a58:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8003a5c:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8003a60:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8003a64:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 8003a6e:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003a70:	2a01      	cmp	r2, #1
 8003a72:	d10f      	bne.n	8003a94 <HAL_SD_GetCardCSD+0x150>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003a74:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 8003a78:	041b      	lsls	r3, r3, #16
 8003a7a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003a82:	690b      	ldr	r3, [r1, #16]
 8003a84:	3301      	adds	r3, #1
 8003a86:	029b      	lsls	r3, r3, #10
 8003a88:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8003a8a:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8003a8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a90:	6583      	str	r3, [r0, #88]	; 0x58
 8003a92:	e7ab      	b.n	80039ec <HAL_SD_GetCardCSD+0xa8>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003a94:	6803      	ldr	r3, [r0, #0]
 8003a96:	4a05      	ldr	r2, [pc, #20]	; (8003aac <HAL_SD_GetCardCSD+0x168>)
 8003a98:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003a9a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aa0:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	e7e0      	b.n	8003a6e <HAL_SD_GetCardCSD+0x12a>
 8003aac:	004005ff 	.word	0x004005ff

08003ab0 <HAL_SD_InitCard>:
{
 8003ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003ab4:	2300      	movs	r3, #0
{
 8003ab6:	b098      	sub	sp, #96	; 0x60
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003ab8:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003abc:	e9cd 3307 	strd	r3, r3, [sp, #28]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003ac0:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003ac2:	2376      	movs	r3, #118	; 0x76
 8003ac4:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDIO_Init(hsd->Instance, Init);
 8003ac6:	ab0a      	add	r3, sp, #40	; 0x28
{
 8003ac8:	4604      	mov	r4, r0
  status = SDIO_Init(hsd->Instance, Init);
 8003aca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003ace:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8003ad2:	ab07      	add	r3, sp, #28
 8003ad4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ad6:	6820      	ldr	r0, [r4, #0]
 8003ad8:	f001 fda5 	bl	8005626 <SDIO_Init>
  if(status != HAL_OK)
 8003adc:	4605      	mov	r5, r0
 8003ade:	2800      	cmp	r0, #0
 8003ae0:	f040 80df 	bne.w	8003ca2 <HAL_SD_InitCard+0x1f2>
  __HAL_SD_DISABLE(hsd);
 8003ae4:	4f70      	ldr	r7, [pc, #448]	; (8003ca8 <HAL_SD_InitCard+0x1f8>)
  __HAL_SD_ENABLE(hsd);
 8003ae6:	2601      	movs	r6, #1
  __HAL_SD_DISABLE(hsd);
 8003ae8:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
  (void)SDIO_PowerState_ON(hsd->Instance);
 8003aec:	6820      	ldr	r0, [r4, #0]
 8003aee:	f001 fdbe 	bl	800566e <SDIO_PowerState_ON>
  HAL_Delay(2);
 8003af2:	2002      	movs	r0, #2
  __HAL_SD_ENABLE(hsd);
 8003af4:	f8c7 60a0 	str.w	r6, [r7, #160]	; 0xa0
  HAL_Delay(2);
 8003af8:	f7fe fd5a 	bl	80025b0 <HAL_Delay>
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003afc:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 8003afe:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003b00:	f001 fde6 	bl	80056d0 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b04:	4605      	mov	r5, r0
 8003b06:	b940      	cbnz	r0, 8003b1a <HAL_SD_InitCard+0x6a>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8003b08:	6820      	ldr	r0, [r4, #0]
 8003b0a:	f002 f8af 	bl	8005c6c <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b0e:	b170      	cbz	r0, 8003b2e <HAL_SD_InitCard+0x7e>
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003b10:	6820      	ldr	r0, [r4, #0]
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003b12:	64a5      	str	r5, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003b14:	f001 fddc 	bl	80056d0 <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003b18:	b190      	cbz	r0, 8003b40 <HAL_SD_InitCard+0x90>
    hsd->State = HAL_SD_STATE_READY;
 8003b1a:	2501      	movs	r5, #1
 8003b1c:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003b20:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003b22:	4303      	orrs	r3, r0
 8003b24:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8003b26:	4628      	mov	r0, r5
 8003b28:	b018      	add	sp, #96	; 0x60
 8003b2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hsd->SdCard.CardVersion = CARD_V2_X;
 8003b2e:	64a6      	str	r6, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003b30:	6820      	ldr	r0, [r4, #0]
 8003b32:	2100      	movs	r1, #0
 8003b34:	f001 ff2c 	bl	8005990 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003b38:	b128      	cbz	r0, 8003b46 <HAL_SD_InitCard+0x96>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003b3a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003b3e:	e7ec      	b.n	8003b1a <HAL_SD_InitCard+0x6a>
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8003b40:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d0f4      	beq.n	8003b30 <HAL_SD_InitCard+0x80>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8003b46:	f8df 8168 	ldr.w	r8, [pc, #360]	; 8003cb0 <HAL_SD_InitCard+0x200>
{
 8003b4a:	2600      	movs	r6, #0
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8003b4c:	f64f 77fe 	movw	r7, #65534	; 0xfffe
 8003b50:	e014      	b.n	8003b7c <HAL_SD_InitCard+0xcc>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003b52:	6820      	ldr	r0, [r4, #0]
 8003b54:	4631      	mov	r1, r6
 8003b56:	f001 ff1b 	bl	8005990 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003b5a:	2800      	cmp	r0, #0
 8003b5c:	d1dd      	bne.n	8003b1a <HAL_SD_InitCard+0x6a>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8003b5e:	6820      	ldr	r0, [r4, #0]
 8003b60:	4641      	mov	r1, r8
 8003b62:	f001 ffe5 	bl	8005b30 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003b66:	2800      	cmp	r0, #0
 8003b68:	d1e7      	bne.n	8003b3a <HAL_SD_InitCard+0x8a>
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003b6a:	4631      	mov	r1, r6
 8003b6c:	6820      	ldr	r0, [r4, #0]
 8003b6e:	f001 fd99 	bl	80056a4 <SDIO_GetResponse>
    count++;
 8003b72:	9b06      	ldr	r3, [sp, #24]
 8003b74:	3301      	adds	r3, #1
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003b76:	4605      	mov	r5, r0
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8003b78:	0fc6      	lsrs	r6, r0, #31
    count++;
 8003b7a:	9306      	str	r3, [sp, #24]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8003b7c:	9b06      	ldr	r3, [sp, #24]
 8003b7e:	42bb      	cmp	r3, r7
 8003b80:	d801      	bhi.n	8003b86 <HAL_SD_InitCard+0xd6>
 8003b82:	2e00      	cmp	r6, #0
 8003b84:	d0e5      	beq.n	8003b52 <HAL_SD_InitCard+0xa2>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8003b86:	9b06      	ldr	r3, [sp, #24]
 8003b88:	42bb      	cmp	r3, r7
 8003b8a:	d80c      	bhi.n	8003ba6 <HAL_SD_InitCard+0xf6>
  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8003b8c:	f3c5 7580 	ubfx	r5, r5, #30, #1
  uint16_t sd_rca = 1U;
 8003b90:	2301      	movs	r3, #1
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8003b92:	6820      	ldr	r0, [r4, #0]
 8003b94:	6465      	str	r5, [r4, #68]	; 0x44
  uint16_t sd_rca = 1U;
 8003b96:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8003b9a:	f001 fd6c 	bl	8005676 <SDIO_GetPowerState>
 8003b9e:	b928      	cbnz	r0, 8003bac <HAL_SD_InitCard+0xfc>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003ba0:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8003ba4:	e7b9      	b.n	8003b1a <HAL_SD_InitCard+0x6a>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003ba6:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    hsd->State = HAL_SD_STATE_READY;
 8003baa:	e7b6      	b.n	8003b1a <HAL_SD_InitCard+0x6a>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003bac:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003bae:	2b03      	cmp	r3, #3
 8003bb0:	d043      	beq.n	8003c3a <HAL_SD_InitCard+0x18a>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8003bb2:	6820      	ldr	r0, [r4, #0]
 8003bb4:	f001 ff72 	bl	8005a9c <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003bb8:	2800      	cmp	r0, #0
 8003bba:	d1ae      	bne.n	8003b1a <HAL_SD_InitCard+0x6a>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003bbc:	4601      	mov	r1, r0
 8003bbe:	6820      	ldr	r0, [r4, #0]
 8003bc0:	f001 fd70 	bl	80056a4 <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003bc4:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003bc6:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003bc8:	6820      	ldr	r0, [r4, #0]
 8003bca:	f001 fd6b 	bl	80056a4 <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003bce:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003bd0:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003bd2:	6820      	ldr	r0, [r4, #0]
 8003bd4:	f001 fd66 	bl	80056a4 <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003bd8:	210c      	movs	r1, #12
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003bda:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003bdc:	6820      	ldr	r0, [r4, #0]
 8003bde:	f001 fd61 	bl	80056a4 <SDIO_GetResponse>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003be2:	6c63      	ldr	r3, [r4, #68]	; 0x44
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003be4:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003be8:	2b03      	cmp	r3, #3
 8003bea:	d026      	beq.n	8003c3a <HAL_SD_InitCard+0x18a>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8003bec:	6820      	ldr	r0, [r4, #0]
 8003bee:	f10d 0116 	add.w	r1, sp, #22
 8003bf2:	f001 fff9 	bl	8005be8 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003bf6:	2800      	cmp	r0, #0
 8003bf8:	d18f      	bne.n	8003b1a <HAL_SD_InitCard+0x6a>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003bfa:	6c63      	ldr	r3, [r4, #68]	; 0x44
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003bfc:	6820      	ldr	r0, [r4, #0]
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003bfe:	2b03      	cmp	r3, #3
 8003c00:	d01b      	beq.n	8003c3a <HAL_SD_InitCard+0x18a>
    hsd->SdCard.RelCardAdd = sd_rca;
 8003c02:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8003c06:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003c08:	0409      	lsls	r1, r1, #16
 8003c0a:	f001 ff5c 	bl	8005ac6 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003c0e:	2800      	cmp	r0, #0
 8003c10:	d183      	bne.n	8003b1a <HAL_SD_InitCard+0x6a>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003c12:	4601      	mov	r1, r0
 8003c14:	6820      	ldr	r0, [r4, #0]
 8003c16:	f001 fd45 	bl	80056a4 <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003c1a:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003c1c:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003c1e:	6820      	ldr	r0, [r4, #0]
 8003c20:	f001 fd40 	bl	80056a4 <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003c24:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003c26:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003c28:	6820      	ldr	r0, [r4, #0]
 8003c2a:	f001 fd3b 	bl	80056a4 <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003c2e:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003c30:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003c32:	6820      	ldr	r0, [r4, #0]
 8003c34:	f001 fd36 	bl	80056a4 <SDIO_GetResponse>
 8003c38:	6720      	str	r0, [r4, #112]	; 0x70
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8003c3a:	2104      	movs	r1, #4
 8003c3c:	6820      	ldr	r0, [r4, #0]
 8003c3e:	f001 fd31 	bl	80056a4 <SDIO_GetResponse>
 8003c42:	0d00      	lsrs	r0, r0, #20
 8003c44:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003c46:	a90d      	add	r1, sp, #52	; 0x34
 8003c48:	4620      	mov	r0, r4
 8003c4a:	f7ff fe7b 	bl	8003944 <HAL_SD_GetCardCSD>
 8003c4e:	4605      	mov	r5, r0
 8003c50:	2800      	cmp	r0, #0
 8003c52:	f47f af72 	bne.w	8003b3a <HAL_SD_InitCard+0x8a>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8003c56:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003c58:	4603      	mov	r3, r0
 8003c5a:	0412      	lsls	r2, r2, #16
 8003c5c:	6820      	ldr	r0, [r4, #0]
 8003c5e:	f001 fe7f 	bl	8005960 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003c62:	2800      	cmp	r0, #0
 8003c64:	f47f af59 	bne.w	8003b1a <HAL_SD_InitCard+0x6a>
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8003c68:	f104 0310 	add.w	r3, r4, #16
 8003c6c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003c70:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8003c74:	1d23      	adds	r3, r4, #4
 8003c76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c78:	6820      	ldr	r0, [r4, #0]
 8003c7a:	f001 fcd4 	bl	8005626 <SDIO_Init>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003c7e:	6820      	ldr	r0, [r4, #0]
 8003c80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c84:	f001 fdda 	bl	800583c <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003c88:	2800      	cmp	r0, #0
 8003c8a:	f43f af4c 	beq.w	8003b26 <HAL_SD_InitCard+0x76>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003c8e:	6823      	ldr	r3, [r4, #0]
 8003c90:	4a06      	ldr	r2, [pc, #24]	; (8003cac <HAL_SD_InitCard+0x1fc>)
 8003c92:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003c94:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003c96:	2501      	movs	r5, #1
    hsd->ErrorCode |= errorstate;
 8003c98:	4318      	orrs	r0, r3
 8003c9a:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003c9c:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    return HAL_ERROR;
 8003ca0:	e741      	b.n	8003b26 <HAL_SD_InitCard+0x76>
    return HAL_ERROR;
 8003ca2:	2501      	movs	r5, #1
 8003ca4:	e73f      	b.n	8003b26 <HAL_SD_InitCard+0x76>
 8003ca6:	bf00      	nop
 8003ca8:	42258000 	.word	0x42258000
 8003cac:	004005ff 	.word	0x004005ff
 8003cb0:	c1100000 	.word	0xc1100000

08003cb4 <HAL_SD_Init>:
{
 8003cb4:	b510      	push	{r4, lr}
  if(hsd == NULL)
 8003cb6:	4604      	mov	r4, r0
 8003cb8:	b908      	cbnz	r0, 8003cbe <HAL_SD_Init+0xa>
    return HAL_ERROR;
 8003cba:	2001      	movs	r0, #1
}
 8003cbc:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 8003cbe:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8003cc2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003cc6:	b913      	cbnz	r3, 8003cce <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 8003cc8:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8003cca:	f7fd fdad 	bl	8001828 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003cd4:	4620      	mov	r0, r4
 8003cd6:	f7ff feeb 	bl	8003ab0 <HAL_SD_InitCard>
 8003cda:	2800      	cmp	r0, #0
 8003cdc:	d1ed      	bne.n	8003cba <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 8003cde:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003ce0:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8003ce2:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 8003ce4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8003ce8:	e7e8      	b.n	8003cbc <HAL_SD_Init+0x8>

08003cea <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8003cea:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003cec:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8003cee:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8003cf0:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8003cf2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003cf4:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8003cf6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003cf8:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8003cfa:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003cfc:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8003cfe:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003d00:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8003d02:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003d04:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8003d06:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003d08:	61cb      	str	r3, [r1, #28]
}
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	4770      	bx	lr
	...

08003d10 <HAL_SD_ConfigWideBusOperation>:
{
 8003d10:	b5f0      	push	{r4, r5, r6, r7, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 8003d12:	2303      	movs	r3, #3
 8003d14:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003d18:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003d1a:	2b03      	cmp	r3, #3
{
 8003d1c:	b08b      	sub	sp, #44	; 0x2c
 8003d1e:	4604      	mov	r4, r0
 8003d20:	460d      	mov	r5, r1
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003d22:	d002      	beq.n	8003d2a <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDIO_BUS_WIDE_8B)
 8003d24:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8003d28:	d103      	bne.n	8003d32 <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003d2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003d2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d30:	e05d      	b.n	8003dee <HAL_SD_ConfigWideBusOperation+0xde>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8003d32:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003d36:	6800      	ldr	r0, [r0, #0]
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8003d38:	d137      	bne.n	8003daa <HAL_SD_ConfigWideBusOperation+0x9a>
  uint32_t scr[2U] = {0U, 0U};
 8003d3a:	2100      	movs	r1, #0
 8003d3c:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003d40:	f001 fcb0 	bl	80056a4 <SDIO_GetResponse>
 8003d44:	0180      	lsls	r0, r0, #6
 8003d46:	d449      	bmi.n	8003ddc <HAL_SD_ConfigWideBusOperation+0xcc>
  errorstate = SD_FindSCR(hsd, scr);
 8003d48:	a904      	add	r1, sp, #16
 8003d4a:	4620      	mov	r0, r4
 8003d4c:	f7ff fc4b 	bl	80035e6 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003d50:	b960      	cbnz	r0, 8003d6c <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8003d52:	9b05      	ldr	r3, [sp, #20]
 8003d54:	0359      	lsls	r1, r3, #13
 8003d56:	d544      	bpl.n	8003de2 <HAL_SD_ConfigWideBusOperation+0xd2>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003d58:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003d5a:	6820      	ldr	r0, [r4, #0]
 8003d5c:	0409      	lsls	r1, r1, #16
 8003d5e:	f001 fe17 	bl	8005990 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003d62:	b918      	cbnz	r0, 8003d6c <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8003d64:	2102      	movs	r1, #2
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8003d66:	6820      	ldr	r0, [r4, #0]
 8003d68:	f001 fe2a 	bl	80059c0 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8003d6c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003d6e:	4318      	orrs	r0, r3
 8003d70:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8003d72:	6ba6      	ldr	r6, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d74:	6827      	ldr	r7, [r4, #0]
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8003d76:	2e00      	cmp	r6, #0
 8003d78:	d03b      	beq.n	8003df2 <HAL_SD_ConfigWideBusOperation+0xe2>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d7a:	4b29      	ldr	r3, [pc, #164]	; (8003e20 <HAL_SD_ConfigWideBusOperation+0x110>)
 8003d7c:	63bb      	str	r3, [r7, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003d7e:	2501      	movs	r5, #1
 8003d80:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003d84:	6820      	ldr	r0, [r4, #0]
 8003d86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d8a:	f001 fd57 	bl	800583c <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003d8e:	b130      	cbz	r0, 8003d9e <HAL_SD_ConfigWideBusOperation+0x8e>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d90:	6823      	ldr	r3, [r4, #0]
 8003d92:	4a23      	ldr	r2, [pc, #140]	; (8003e20 <HAL_SD_ConfigWideBusOperation+0x110>)
 8003d94:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003d96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003d98:	4318      	orrs	r0, r3
 8003d9a:	63a0      	str	r0, [r4, #56]	; 0x38
    status = HAL_ERROR;
 8003d9c:	2501      	movs	r5, #1
  hsd->State = HAL_SD_STATE_READY;
 8003d9e:	2301      	movs	r3, #1
}
 8003da0:	4628      	mov	r0, r5
  hsd->State = HAL_SD_STATE_READY;
 8003da2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8003da6:	b00b      	add	sp, #44	; 0x2c
 8003da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8003daa:	b9e9      	cbnz	r1, 8003de8 <HAL_SD_ConfigWideBusOperation+0xd8>
  uint32_t scr[2U] = {0U, 0U};
 8003dac:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003db0:	f001 fc78 	bl	80056a4 <SDIO_GetResponse>
 8003db4:	0182      	lsls	r2, r0, #6
 8003db6:	d411      	bmi.n	8003ddc <HAL_SD_ConfigWideBusOperation+0xcc>
  errorstate = SD_FindSCR(hsd, scr);
 8003db8:	a904      	add	r1, sp, #16
 8003dba:	4620      	mov	r0, r4
 8003dbc:	f7ff fc13 	bl	80035e6 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003dc0:	2800      	cmp	r0, #0
 8003dc2:	d1d3      	bne.n	8003d6c <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8003dc4:	9b05      	ldr	r3, [sp, #20]
 8003dc6:	03db      	lsls	r3, r3, #15
 8003dc8:	d50b      	bpl.n	8003de2 <HAL_SD_ConfigWideBusOperation+0xd2>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003dca:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003dcc:	6820      	ldr	r0, [r4, #0]
 8003dce:	0409      	lsls	r1, r1, #16
 8003dd0:	f001 fdde 	bl	8005990 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003dd4:	2800      	cmp	r0, #0
 8003dd6:	d1c9      	bne.n	8003d6c <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8003dd8:	4601      	mov	r1, r0
 8003dda:	e7c4      	b.n	8003d66 <HAL_SD_ConfigWideBusOperation+0x56>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8003ddc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003de0:	e7c4      	b.n	8003d6c <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003de2:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8003de6:	e7c1      	b.n	8003d6c <HAL_SD_ConfigWideBusOperation+0x5c>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003de8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003dea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003dee:	63a3      	str	r3, [r4, #56]	; 0x38
 8003df0:	e7bf      	b.n	8003d72 <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8003df2:	6863      	ldr	r3, [r4, #4]
 8003df4:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8003df6:	68a3      	ldr	r3, [r4, #8]
 8003df8:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8003dfa:	68e3      	ldr	r3, [r4, #12]
    Init.BusWide             = WideMode;
 8003dfc:	e9cd 3506 	strd	r3, r5, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8003e00:	6963      	ldr	r3, [r4, #20]
 8003e02:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8003e04:	69a3      	ldr	r3, [r4, #24]
 8003e06:	9309      	str	r3, [sp, #36]	; 0x24
    (void)SDIO_Init(hsd->Instance, Init);
 8003e08:	ab0a      	add	r3, sp, #40	; 0x28
 8003e0a:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8003e0e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8003e12:	ab04      	add	r3, sp, #16
 8003e14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e16:	4638      	mov	r0, r7
 8003e18:	f001 fc05 	bl	8005626 <SDIO_Init>
  HAL_StatusTypeDef status = HAL_OK;
 8003e1c:	4635      	mov	r5, r6
 8003e1e:	e7b1      	b.n	8003d84 <HAL_SD_ConfigWideBusOperation+0x74>
 8003e20:	004005ff 	.word	0x004005ff

08003e24 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003e24:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8003e26:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003e28:	0409      	lsls	r1, r1, #16
{
 8003e2a:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003e2c:	6800      	ldr	r0, [r0, #0]
 8003e2e:	f001 fdf7 	bl	8005a20 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003e32:	4601      	mov	r1, r0
 8003e34:	b928      	cbnz	r0, 8003e42 <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003e36:	6820      	ldr	r0, [r4, #0]
 8003e38:	f001 fc34 	bl	80056a4 <SDIO_GetResponse>
}
 8003e3c:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8003e40:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 8003e42:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003e44:	4308      	orrs	r0, r1
 8003e46:	63a0      	str	r0, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 8003e48:	2000      	movs	r0, #0
 8003e4a:	e7f7      	b.n	8003e3c <HAL_SD_GetCardState+0x18>

08003e4c <SD_DMAError>:
{
 8003e4c:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003e4e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8003e50:	f7ff f81e 	bl	8002e90 <HAL_DMA_GetError>
 8003e54:	2802      	cmp	r0, #2
 8003e56:	d026      	beq.n	8003ea6 <SD_DMAError+0x5a>
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8003e58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e5a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8003e5c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8003e5e:	2a01      	cmp	r2, #1
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8003e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8003e62:	d001      	beq.n	8003e68 <SD_DMAError+0x1c>
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d11b      	bne.n	8003ea0 <SD_DMAError+0x54>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003e68:	6823      	ldr	r3, [r4, #0]
 8003e6a:	4a0f      	ldr	r2, [pc, #60]	; (8003ea8 <SD_DMAError+0x5c>)
 8003e6c:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003e6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e70:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8003e74:	63da      	str	r2, [r3, #60]	; 0x3c
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003e76:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003e78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003e7c:	63a3      	str	r3, [r4, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8003e7e:	4620      	mov	r0, r4
 8003e80:	f7ff ffd0 	bl	8003e24 <HAL_SD_GetCardState>
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003e84:	3805      	subs	r0, #5
 8003e86:	2801      	cmp	r0, #1
 8003e88:	d805      	bhi.n	8003e96 <SD_DMAError+0x4a>
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003e8a:	6820      	ldr	r0, [r4, #0]
 8003e8c:	f001 fd4e 	bl	800592c <SDMMC_CmdStopTransfer>
 8003e90:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003e92:	4318      	orrs	r0, r3
 8003e94:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 8003e96:	2301      	movs	r3, #1
 8003e98:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_SD_ErrorCallback(hsd);
 8003ea0:	4620      	mov	r0, r4
 8003ea2:	f7ff fd2d 	bl	8003900 <HAL_SD_ErrorCallback>
}
 8003ea6:	bd10      	pop	{r4, pc}
 8003ea8:	004005ff 	.word	0x004005ff

08003eac <SD_DMATxAbort>:
{
 8003eac:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003eae:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003eb0:	6823      	ldr	r3, [r4, #0]
 8003eb2:	f240 523a 	movw	r2, #1338	; 0x53a
 8003eb6:	639a      	str	r2, [r3, #56]	; 0x38
  CardState = HAL_SD_GetCardState(hsd);
 8003eb8:	4620      	mov	r0, r4
 8003eba:	f7ff ffb3 	bl	8003e24 <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 8003ebe:	2301      	movs	r3, #1
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003ec0:	3805      	subs	r0, #5
  hsd->State = HAL_SD_STATE_READY;
 8003ec2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003ec6:	2801      	cmp	r0, #1
  hsd->Context = SD_CONTEXT_NONE;
 8003ec8:	f04f 0300 	mov.w	r3, #0
 8003ecc:	6323      	str	r3, [r4, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003ece:	d805      	bhi.n	8003edc <SD_DMATxAbort+0x30>
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003ed0:	6820      	ldr	r0, [r4, #0]
 8003ed2:	f001 fd2b 	bl	800592c <SDMMC_CmdStopTransfer>
 8003ed6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003ed8:	4318      	orrs	r0, r3
 8003eda:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8003edc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    HAL_SD_AbortCallback(hsd);
 8003ede:	4620      	mov	r0, r4
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8003ee0:	b913      	cbnz	r3, 8003ee8 <SD_DMATxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 8003ee2:	f001 ff22 	bl	8005d2a <HAL_SD_AbortCallback>
}
 8003ee6:	bd10      	pop	{r4, pc}
    HAL_SD_ErrorCallback(hsd);
 8003ee8:	f7ff fd0a 	bl	8003900 <HAL_SD_ErrorCallback>
}
 8003eec:	e7fb      	b.n	8003ee6 <SD_DMATxAbort+0x3a>
	...

08003ef0 <HAL_SD_IRQHandler>:
{
 8003ef0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t context = hsd->Context;
 8003ef4:	6b05      	ldr	r5, [r0, #48]	; 0x30
{
 8003ef6:	4604      	mov	r4, r0
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003ef8:	6800      	ldr	r0, [r0, #0]
 8003efa:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003efc:	041a      	lsls	r2, r3, #16
 8003efe:	d51f      	bpl.n	8003f40 <HAL_SD_IRQHandler+0x50>
 8003f00:	072b      	lsls	r3, r5, #28
 8003f02:	d51d      	bpl.n	8003f40 <HAL_SD_IRQHandler+0x50>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
  dataremaining = hsd->RxXferSize;
 8003f04:	6ae7      	ldr	r7, [r4, #44]	; 0x2c

  if (dataremaining > 0U)
 8003f06:	b1c7      	cbz	r7, 8003f3a <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pRxBuffPtr;
 8003f08:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003f0a:	1d35      	adds	r5, r6, #4
 8003f0c:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8003f10:	6820      	ldr	r0, [r4, #0]
 8003f12:	f001 fba4 	bl	800565e <SDIO_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8003f16:	0a03      	lsrs	r3, r0, #8
      *tmp = (uint8_t)(data & 0xFFU);
 8003f18:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8003f1c:	f805 3c03 	strb.w	r3, [r5, #-3]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8003f20:	0c03      	lsrs	r3, r0, #16
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8003f22:	0e00      	lsrs	r0, r0, #24
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8003f24:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8003f28:	f805 0c01 	strb.w	r0, [r5, #-1]
    for(count = 0U; count < 8U; count++)
 8003f2c:	3504      	adds	r5, #4
 8003f2e:	4545      	cmp	r5, r8
 8003f30:	d1ee      	bne.n	8003f10 <HAL_SD_IRQHandler+0x20>
      tmp++;
 8003f32:	3620      	adds	r6, #32
      dataremaining--;
 8003f34:	3f20      	subs	r7, #32
    }

    hsd->pRxBuffPtr = tmp;
 8003f36:	62a6      	str	r6, [r4, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8003f38:	62e7      	str	r7, [r4, #44]	; 0x2c
}
 8003f3a:	b002      	add	sp, #8
 8003f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8003f40:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003f42:	05df      	lsls	r7, r3, #23
 8003f44:	d545      	bpl.n	8003fd2 <HAL_SD_IRQHandler+0xe2>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8003f46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f4a:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003f4c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8003f4e:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8003f52:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8003f56:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8003f58:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 8003f5a:	072e      	lsls	r6, r5, #28
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8003f5c:	f023 0301 	bic.w	r3, r3, #1
 8003f60:	62c3      	str	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 8003f62:	d51b      	bpl.n	8003f9c <HAL_SD_IRQHandler+0xac>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003f64:	f015 0f22 	tst.w	r5, #34	; 0x22
 8003f68:	d008      	beq.n	8003f7c <HAL_SD_IRQHandler+0x8c>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003f6a:	f001 fcdf 	bl	800592c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8003f6e:	b128      	cbz	r0, 8003f7c <HAL_SD_IRQHandler+0x8c>
          hsd->ErrorCode |= errorstate;
 8003f70:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003f72:	4318      	orrs	r0, r3
 8003f74:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8003f76:	4620      	mov	r0, r4
 8003f78:	f7ff fcc2 	bl	8003900 <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003f7c:	6823      	ldr	r3, [r4, #0]
 8003f7e:	f240 523a 	movw	r2, #1338	; 0x53a
 8003f82:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003f84:	2301      	movs	r3, #1
 8003f86:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003f8a:	07a9      	lsls	r1, r5, #30
      hsd->Context = SD_CONTEXT_NONE;
 8003f8c:	f04f 0300 	mov.w	r3, #0
 8003f90:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_SD_RxCpltCallback(hsd);
 8003f92:	4620      	mov	r0, r4
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003f94:	d01a      	beq.n	8003fcc <HAL_SD_IRQHandler+0xdc>
        HAL_SD_RxCpltCallback(hsd);
 8003f96:	f001 fed0 	bl	8005d3a <HAL_SD_RxCpltCallback>
 8003f9a:	e7ce      	b.n	8003f3a <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003f9c:	062a      	lsls	r2, r5, #24
 8003f9e:	d5cc      	bpl.n	8003f3a <HAL_SD_IRQHandler+0x4a>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003fa0:	06ab      	lsls	r3, r5, #26
 8003fa2:	d508      	bpl.n	8003fb6 <HAL_SD_IRQHandler+0xc6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003fa4:	f001 fcc2 	bl	800592c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8003fa8:	b128      	cbz	r0, 8003fb6 <HAL_SD_IRQHandler+0xc6>
          hsd->ErrorCode |= errorstate;
 8003faa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003fac:	4318      	orrs	r0, r3
 8003fae:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	f7ff fca5 	bl	8003900 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8003fb6:	07af      	lsls	r7, r5, #30
 8003fb8:	d1bf      	bne.n	8003f3a <HAL_SD_IRQHandler+0x4a>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8003fba:	6822      	ldr	r2, [r4, #0]
 8003fbc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003fbe:	f023 0308 	bic.w	r3, r3, #8
 8003fc2:	62d3      	str	r3, [r2, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003fca:	4620      	mov	r0, r4
 8003fcc:	f001 feb1 	bl	8005d32 <HAL_SD_TxCpltCallback>
 8003fd0:	e7b3      	b.n	8003f3a <HAL_SD_IRQHandler+0x4a>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003fd2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003fd4:	045e      	lsls	r6, r3, #17
 8003fd6:	d526      	bpl.n	8004026 <HAL_SD_IRQHandler+0x136>
 8003fd8:	0729      	lsls	r1, r5, #28
 8003fda:	d524      	bpl.n	8004026 <HAL_SD_IRQHandler+0x136>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
  dataremaining = hsd->TxXferSize;
 8003fdc:	6a67      	ldr	r7, [r4, #36]	; 0x24

  if (dataremaining > 0U)
 8003fde:	2f00      	cmp	r7, #0
 8003fe0:	d0ab      	beq.n	8003f3a <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pTxBuffPtr;
 8003fe2:	6a26      	ldr	r6, [r4, #32]
 8003fe4:	1d35      	adds	r5, r6, #4
 8003fe6:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = (uint32_t)(*tmp);
 8003fea:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 8003fee:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 8U);
 8003ff0:	f815 2c03 	ldrb.w	r2, [r5, #-3]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 24U);
      tmp++;
      dataremaining--;
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8003ff4:	6820      	ldr	r0, [r4, #0]
      data |= ((uint32_t)(*tmp) << 8U);
 8003ff6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003ffa:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 16U);
 8003ffc:	f815 2c02 	ldrb.w	r2, [r5, #-2]
 8004000:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004004:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 24U);
 8004006:	f815 2c01 	ldrb.w	r2, [r5, #-1]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800400a:	a901      	add	r1, sp, #4
      data |= ((uint32_t)(*tmp) << 24U);
 800400c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
    for(count = 0U; count < 8U; count++)
 8004010:	3504      	adds	r5, #4
      data |= ((uint32_t)(*tmp) << 24U);
 8004012:	9301      	str	r3, [sp, #4]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004014:	f001 fb26 	bl	8005664 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004018:	4545      	cmp	r5, r8
 800401a:	d1e6      	bne.n	8003fea <HAL_SD_IRQHandler+0xfa>
      tmp++;
 800401c:	3620      	adds	r6, #32
      dataremaining--;
 800401e:	3f20      	subs	r7, #32
    }

    hsd->pTxBuffPtr = tmp;
 8004020:	6226      	str	r6, [r4, #32]
    hsd->TxXferSize = dataremaining;
 8004022:	6267      	str	r7, [r4, #36]	; 0x24
  }
}
 8004024:	e789      	b.n	8003f3a <HAL_SD_IRQHandler+0x4a>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8004026:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8004028:	f240 233a 	movw	r3, #570	; 0x23a
 800402c:	421a      	tst	r2, r3
 800402e:	d084      	beq.n	8003f3a <HAL_SD_IRQHandler+0x4a>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004030:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004032:	079a      	lsls	r2, r3, #30
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004034:	bf42      	ittt	mi
 8004036:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8004038:	f043 0302 	orrmi.w	r3, r3, #2
 800403c:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800403e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004040:	071b      	lsls	r3, r3, #28
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004042:	bf42      	ittt	mi
 8004044:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8004046:	f043 0308 	orrmi.w	r3, r3, #8
 800404a:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800404c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800404e:	069f      	lsls	r7, r3, #26
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004050:	bf42      	ittt	mi
 8004052:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8004054:	f043 0320 	orrmi.w	r3, r3, #32
 8004058:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800405a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800405c:	06de      	lsls	r6, r3, #27
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800405e:	bf42      	ittt	mi
 8004060:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8004062:	f043 0310 	orrmi.w	r3, r3, #16
 8004066:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8004068:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800406a:	0599      	lsls	r1, r3, #22
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800406c:	bf42      	ittt	mi
 800406e:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8004070:	f043 0308 	orrmi.w	r3, r3, #8
 8004074:	63a3      	strmi	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8004076:	f240 733a 	movw	r3, #1850	; 0x73a
 800407a:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800407c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800407e:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8004082:	f023 0302 	bic.w	r3, r3, #2
 8004086:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004088:	f001 fc50 	bl	800592c <SDMMC_CmdStopTransfer>
 800408c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800408e:	072a      	lsls	r2, r5, #28
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004090:	ea40 0003 	orr.w	r0, r0, r3
 8004094:	63a0      	str	r0, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004096:	d508      	bpl.n	80040aa <HAL_SD_IRQHandler+0x1ba>
      hsd->State = HAL_SD_STATE_READY;
 8004098:	2301      	movs	r3, #1
 800409a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800409e:	2300      	movs	r3, #0
 80040a0:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80040a2:	4620      	mov	r0, r4
 80040a4:	f7ff fc2c 	bl	8003900 <HAL_SD_ErrorCallback>
 80040a8:	e747      	b.n	8003f3a <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80040aa:	062b      	lsls	r3, r5, #24
 80040ac:	f57f af45 	bpl.w	8003f3a <HAL_SD_IRQHandler+0x4a>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80040b0:	f015 0f30 	tst.w	r5, #48	; 0x30
 80040b4:	d00d      	beq.n	80040d2 <HAL_SD_IRQHandler+0x1e2>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80040b6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80040b8:	4b11      	ldr	r3, [pc, #68]	; (8004100 <HAL_SD_IRQHandler+0x210>)
 80040ba:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80040bc:	f7fe fe18 	bl	8002cf0 <HAL_DMA_Abort_IT>
 80040c0:	2800      	cmp	r0, #0
 80040c2:	f43f af3a 	beq.w	8003f3a <HAL_SD_IRQHandler+0x4a>
          SD_DMATxAbort(hsd->hdmatx);
 80040c6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
}
 80040c8:	b002      	add	sp, #8
 80040ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          SD_DMARxAbort(hsd->hdmarx);
 80040ce:	f7ff beed 	b.w	8003eac <SD_DMATxAbort>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80040d2:	f015 0503 	ands.w	r5, r5, #3
 80040d6:	d009      	beq.n	80040ec <HAL_SD_IRQHandler+0x1fc>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80040d8:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80040da:	4b0a      	ldr	r3, [pc, #40]	; (8004104 <HAL_SD_IRQHandler+0x214>)
 80040dc:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80040de:	f7fe fe07 	bl	8002cf0 <HAL_DMA_Abort_IT>
 80040e2:	2800      	cmp	r0, #0
 80040e4:	f43f af29 	beq.w	8003f3a <HAL_SD_IRQHandler+0x4a>
          SD_DMARxAbort(hsd->hdmarx);
 80040e8:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80040ea:	e7ed      	b.n	80040c8 <HAL_SD_IRQHandler+0x1d8>
        hsd->State = HAL_SD_STATE_READY;
 80040ec:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80040ee:	63a5      	str	r5, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 80040f0:	4620      	mov	r0, r4
        hsd->State = HAL_SD_STATE_READY;
 80040f2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80040f6:	6325      	str	r5, [r4, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80040f8:	f001 fe17 	bl	8005d2a <HAL_SD_AbortCallback>
}
 80040fc:	e71d      	b.n	8003f3a <HAL_SD_IRQHandler+0x4a>
 80040fe:	bf00      	nop
 8004100:	08003ead 	.word	0x08003ead
 8004104:	08004109 	.word	0x08004109

08004108 <SD_DMARxAbort>:
 8004108:	f7ff bed0 	b.w	8003eac <SD_DMATxAbort>

0800410c <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800410c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004110:	461d      	mov	r5, r3
 8004112:	4617      	mov	r7, r2
 8004114:	4688      	mov	r8, r1
 8004116:	4606      	mov	r6, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004118:	f7fe fa44 	bl	80025a4 <HAL_GetTick>
 800411c:	443d      	add	r5, r7
 800411e:	1a2c      	subs	r4, r5, r0
  tmp_tickstart = HAL_GetTick();
 8004120:	f7fe fa40 	bl	80025a4 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004124:	4b22      	ldr	r3, [pc, #136]	; (80041b0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f3c3 33cb 	ubfx	r3, r3, #15, #12
  tmp_tickstart = HAL_GetTick();
 800412c:	4605      	mov	r5, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800412e:	4363      	muls	r3, r4

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004130:	6832      	ldr	r2, [r6, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 8004132:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004134:	6893      	ldr	r3, [r2, #8]
 8004136:	ea38 0303 	bics.w	r3, r8, r3
 800413a:	d001      	beq.n	8004140 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 800413c:	2000      	movs	r0, #0
 800413e:	e02d      	b.n	800419c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8004140:	1c7b      	adds	r3, r7, #1
 8004142:	d0f7      	beq.n	8004134 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004144:	f7fe fa2e 	bl	80025a4 <HAL_GetTick>
 8004148:	1b40      	subs	r0, r0, r5
 800414a:	42a0      	cmp	r0, r4
 800414c:	d329      	bcc.n	80041a2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x96>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800414e:	6833      	ldr	r3, [r6, #0]
 8004150:	685a      	ldr	r2, [r3, #4]
 8004152:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004156:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004158:	6872      	ldr	r2, [r6, #4]
 800415a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800415e:	d10a      	bne.n	8004176 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
 8004160:	68b2      	ldr	r2, [r6, #8]
 8004162:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8004166:	d002      	beq.n	800416e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004168:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800416c:	d103      	bne.n	8004176 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
          __HAL_SPI_DISABLE(hspi);
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004174:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004176:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8004178:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800417c:	d107      	bne.n	800418e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
          SPI_RESET_CRC(hspi);
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004184:	601a      	str	r2, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800418c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800418e:	2301      	movs	r3, #1
 8004190:	f886 3051 	strb.w	r3, [r6, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004194:	2300      	movs	r3, #0
 8004196:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
        return HAL_TIMEOUT;
 800419a:	2003      	movs	r0, #3
}
 800419c:	b002      	add	sp, #8
 800419e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (count == 0U)
 80041a2:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 80041a4:	2b00      	cmp	r3, #0
      count--;
 80041a6:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 80041a8:	bf08      	it	eq
 80041aa:	2400      	moveq	r4, #0
      count--;
 80041ac:	3b01      	subs	r3, #1
 80041ae:	e7bf      	b.n	8004130 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 80041b0:	20000008 	.word	0x20000008

080041b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80041b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80041b6:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80041b8:	4a12      	ldr	r2, [pc, #72]	; (8004204 <SPI_EndRxTxTransaction+0x50>)
 80041ba:	6815      	ldr	r5, [r2, #0]
 80041bc:	4a12      	ldr	r2, [pc, #72]	; (8004208 <SPI_EndRxTxTransaction+0x54>)
 80041be:	fbb5 f5f2 	udiv	r5, r5, r2
 80041c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80041c6:	4355      	muls	r5, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041c8:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80041ca:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041cc:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 80041d0:	4604      	mov	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041d2:	d10b      	bne.n	80041ec <SPI_EndRxTxTransaction+0x38>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041d4:	460a      	mov	r2, r1
 80041d6:	2180      	movs	r1, #128	; 0x80
 80041d8:	f7ff ff98 	bl	800410c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80041dc:	b178      	cbz	r0, 80041fe <SPI_EndRxTxTransaction+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041de:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80041e0:	f043 0320 	orr.w	r3, r3, #32
 80041e4:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80041e6:	2003      	movs	r0, #3
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
}
 80041e8:	b003      	add	sp, #12
 80041ea:	bd30      	pop	{r4, r5, pc}
      if (count == 0U)
 80041ec:	9b01      	ldr	r3, [sp, #4]
 80041ee:	b133      	cbz	r3, 80041fe <SPI_EndRxTxTransaction+0x4a>
      count--;
 80041f0:	9b01      	ldr	r3, [sp, #4]
 80041f2:	3b01      	subs	r3, #1
 80041f4:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80041f6:	6823      	ldr	r3, [r4, #0]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	061b      	lsls	r3, r3, #24
 80041fc:	d4f6      	bmi.n	80041ec <SPI_EndRxTxTransaction+0x38>
  return HAL_OK;
 80041fe:	2000      	movs	r0, #0
 8004200:	e7f2      	b.n	80041e8 <SPI_EndRxTxTransaction+0x34>
 8004202:	bf00      	nop
 8004204:	20000008 	.word	0x20000008
 8004208:	016e3600 	.word	0x016e3600

0800420c <HAL_SPI_Init>:
{
 800420c:	b510      	push	{r4, lr}
  if (hspi == NULL)
 800420e:	4604      	mov	r4, r0
 8004210:	2800      	cmp	r0, #0
 8004212:	d055      	beq.n	80042c0 <HAL_SPI_Init+0xb4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004214:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004216:	2b00      	cmp	r3, #0
 8004218:	d14e      	bne.n	80042b8 <HAL_SPI_Init+0xac>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800421a:	6842      	ldr	r2, [r0, #4]
 800421c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8004220:	d000      	beq.n	8004224 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004222:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004224:	2300      	movs	r3, #0
 8004226:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004228:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800422c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004230:	b923      	cbnz	r3, 800423c <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 8004232:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8004236:	4620      	mov	r0, r4
 8004238:	f7fd fbf2 	bl	8001a20 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800423c:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800423e:	68a0      	ldr	r0, [r4, #8]
 8004240:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8004242:	2302      	movs	r3, #2
 8004244:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8004248:	680b      	ldr	r3, [r1, #0]
 800424a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800424e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004250:	6863      	ldr	r3, [r4, #4]
 8004252:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 8004256:	f403 7382 	and.w	r3, r3, #260	; 0x104
 800425a:	4303      	orrs	r3, r0
 800425c:	68e0      	ldr	r0, [r4, #12]
 800425e:	f400 6000 	and.w	r0, r0, #2048	; 0x800
 8004262:	4303      	orrs	r3, r0
 8004264:	6920      	ldr	r0, [r4, #16]
 8004266:	f000 0002 	and.w	r0, r0, #2
 800426a:	4303      	orrs	r3, r0
 800426c:	6960      	ldr	r0, [r4, #20]
 800426e:	f000 0001 	and.w	r0, r0, #1
 8004272:	4303      	orrs	r3, r0
 8004274:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8004278:	4303      	orrs	r3, r0
 800427a:	69e0      	ldr	r0, [r4, #28]
 800427c:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8004280:	4303      	orrs	r3, r0
 8004282:	6a20      	ldr	r0, [r4, #32]
 8004284:	f000 0080 	and.w	r0, r0, #128	; 0x80
 8004288:	4303      	orrs	r3, r0
 800428a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800428c:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 8004290:	4303      	orrs	r3, r0
 8004292:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004294:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004296:	0c12      	lsrs	r2, r2, #16
 8004298:	f003 0310 	and.w	r3, r3, #16
 800429c:	f002 0204 	and.w	r2, r2, #4
 80042a0:	431a      	orrs	r2, r3
 80042a2:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042a4:	69cb      	ldr	r3, [r1, #28]
 80042a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80042aa:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042ac:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80042ae:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042b0:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042b2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 80042b6:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80042b8:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80042ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80042be:	e7b1      	b.n	8004224 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 80042c0:	2001      	movs	r0, #1
 80042c2:	e7f8      	b.n	80042b6 <HAL_SPI_Init+0xaa>

080042c4 <HAL_SPI_Transmit>:
{
 80042c4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80042c8:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80042ca:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80042ce:	2b01      	cmp	r3, #1
{
 80042d0:	4604      	mov	r4, r0
 80042d2:	460d      	mov	r5, r1
 80042d4:	4617      	mov	r7, r2
  __HAL_LOCK(hspi);
 80042d6:	f000 80a1 	beq.w	800441c <HAL_SPI_Transmit+0x158>
 80042da:	2301      	movs	r3, #1
 80042dc:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80042e0:	f7fe f960 	bl	80025a4 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80042e4:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 80042e8:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 80042ea:	4680      	mov	r8, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80042ec:	b2d8      	uxtb	r0, r3
 80042ee:	f040 8093 	bne.w	8004418 <HAL_SPI_Transmit+0x154>
  if ((pData == NULL) || (Size == 0U))
 80042f2:	2d00      	cmp	r5, #0
 80042f4:	d05e      	beq.n	80043b4 <HAL_SPI_Transmit+0xf0>
 80042f6:	2f00      	cmp	r7, #0
 80042f8:	d05c      	beq.n	80043b4 <HAL_SPI_Transmit+0xf0>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042fa:	68a2      	ldr	r2, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80042fc:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80042fe:	2303      	movs	r3, #3
 8004300:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004304:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004308:	f04f 0300 	mov.w	r3, #0
 800430c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800430e:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8004312:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004314:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004316:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004318:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800431a:	86a7      	strh	r7, [r4, #52]	; 0x34
    __HAL_SPI_DISABLE(hspi);
 800431c:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800431e:	d107      	bne.n	8004330 <HAL_SPI_Transmit+0x6c>
    __HAL_SPI_DISABLE(hspi);
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004326:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800432e:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004330:	681a      	ldr	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004332:	68e1      	ldr	r1, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004334:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8004336:	bf5e      	ittt	pl
 8004338:	681a      	ldrpl	r2, [r3, #0]
 800433a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800433e:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004340:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004344:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004346:	d141      	bne.n	80043cc <HAL_SPI_Transmit+0x108>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004348:	b10a      	cbz	r2, 800434e <HAL_SPI_Transmit+0x8a>
 800434a:	2f01      	cmp	r7, #1
 800434c:	d107      	bne.n	800435e <HAL_SPI_Transmit+0x9a>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800434e:	f835 2b02 	ldrh.w	r2, [r5], #2
 8004352:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004354:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8004356:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004358:	3b01      	subs	r3, #1
 800435a:	b29b      	uxth	r3, r3
 800435c:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800435e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004360:	b29b      	uxth	r3, r3
 8004362:	b9a3      	cbnz	r3, 800438e <HAL_SPI_Transmit+0xca>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004364:	4642      	mov	r2, r8
 8004366:	4631      	mov	r1, r6
 8004368:	4620      	mov	r0, r4
 800436a:	f7ff ff23 	bl	80041b4 <SPI_EndRxTxTransaction>
 800436e:	2800      	cmp	r0, #0
 8004370:	d14f      	bne.n	8004412 <HAL_SPI_Transmit+0x14e>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004372:	68a3      	ldr	r3, [r4, #8]
 8004374:	b933      	cbnz	r3, 8004384 <HAL_SPI_Transmit+0xc0>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004376:	9301      	str	r3, [sp, #4]
 8004378:	6823      	ldr	r3, [r4, #0]
 800437a:	68da      	ldr	r2, [r3, #12]
 800437c:	9201      	str	r2, [sp, #4]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	9301      	str	r3, [sp, #4]
 8004382:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004384:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8004386:	3800      	subs	r0, #0
 8004388:	bf18      	it	ne
 800438a:	2001      	movne	r0, #1
error:
 800438c:	e012      	b.n	80043b4 <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800438e:	6822      	ldr	r2, [r4, #0]
 8004390:	6893      	ldr	r3, [r2, #8]
 8004392:	0798      	lsls	r0, r3, #30
 8004394:	d505      	bpl.n	80043a2 <HAL_SPI_Transmit+0xde>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004396:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004398:	f833 1b02 	ldrh.w	r1, [r3], #2
 800439c:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800439e:	6323      	str	r3, [r4, #48]	; 0x30
 80043a0:	e7d9      	b.n	8004356 <HAL_SPI_Transmit+0x92>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043a2:	f7fe f8ff 	bl	80025a4 <HAL_GetTick>
 80043a6:	eba0 0008 	sub.w	r0, r0, r8
 80043aa:	42b0      	cmp	r0, r6
 80043ac:	d30b      	bcc.n	80043c6 <HAL_SPI_Transmit+0x102>
 80043ae:	1c71      	adds	r1, r6, #1
 80043b0:	d0d5      	beq.n	800435e <HAL_SPI_Transmit+0x9a>
          errorcode = HAL_TIMEOUT;
 80043b2:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80043b4:	2301      	movs	r3, #1
 80043b6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80043ba:	2300      	movs	r3, #0
 80043bc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80043c0:	b002      	add	sp, #8
 80043c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043c6:	2e00      	cmp	r6, #0
 80043c8:	d1c9      	bne.n	800435e <HAL_SPI_Transmit+0x9a>
 80043ca:	e7f2      	b.n	80043b2 <HAL_SPI_Transmit+0xee>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043cc:	b10a      	cbz	r2, 80043d2 <HAL_SPI_Transmit+0x10e>
 80043ce:	2f01      	cmp	r7, #1
 80043d0:	d108      	bne.n	80043e4 <HAL_SPI_Transmit+0x120>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043d2:	782a      	ldrb	r2, [r5, #0]
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043d4:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80043d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80043d8:	3301      	adds	r3, #1
 80043da:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80043dc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80043de:	3b01      	subs	r3, #1
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80043e4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d0bb      	beq.n	8004364 <HAL_SPI_Transmit+0xa0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043ec:	6823      	ldr	r3, [r4, #0]
 80043ee:	689a      	ldr	r2, [r3, #8]
 80043f0:	0792      	lsls	r2, r2, #30
 80043f2:	d502      	bpl.n	80043fa <HAL_SPI_Transmit+0x136>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043f4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80043f6:	7812      	ldrb	r2, [r2, #0]
 80043f8:	e7ec      	b.n	80043d4 <HAL_SPI_Transmit+0x110>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043fa:	f7fe f8d3 	bl	80025a4 <HAL_GetTick>
 80043fe:	eba0 0008 	sub.w	r0, r0, r8
 8004402:	42b0      	cmp	r0, r6
 8004404:	d302      	bcc.n	800440c <HAL_SPI_Transmit+0x148>
 8004406:	1c73      	adds	r3, r6, #1
 8004408:	d0ec      	beq.n	80043e4 <HAL_SPI_Transmit+0x120>
 800440a:	e7d2      	b.n	80043b2 <HAL_SPI_Transmit+0xee>
 800440c:	2e00      	cmp	r6, #0
 800440e:	d1e9      	bne.n	80043e4 <HAL_SPI_Transmit+0x120>
 8004410:	e7cf      	b.n	80043b2 <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004412:	2320      	movs	r3, #32
 8004414:	6563      	str	r3, [r4, #84]	; 0x54
 8004416:	e7ac      	b.n	8004372 <HAL_SPI_Transmit+0xae>
    errorcode = HAL_BUSY;
 8004418:	2002      	movs	r0, #2
 800441a:	e7cb      	b.n	80043b4 <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 800441c:	2002      	movs	r0, #2
 800441e:	e7cf      	b.n	80043c0 <HAL_SPI_Transmit+0xfc>

08004420 <HAL_SPI_Transmit_DMA>:
{
 8004420:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hspi);
 8004422:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8004426:	2b01      	cmp	r3, #1
{
 8004428:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800442a:	d054      	beq.n	80044d6 <HAL_SPI_Transmit_DMA+0xb6>
 800442c:	2301      	movs	r3, #1
 800442e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 8004432:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8004436:	2b01      	cmp	r3, #1
 8004438:	b2dd      	uxtb	r5, r3
 800443a:	d14a      	bne.n	80044d2 <HAL_SPI_Transmit_DMA+0xb2>
  if ((pData == NULL) || (Size == 0U))
 800443c:	2900      	cmp	r1, #0
 800443e:	d031      	beq.n	80044a4 <HAL_SPI_Transmit_DMA+0x84>
 8004440:	2a00      	cmp	r2, #0
 8004442:	d02f      	beq.n	80044a4 <HAL_SPI_Transmit_DMA+0x84>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004444:	2303      	movs	r3, #3
 8004446:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800444a:	2300      	movs	r3, #0
 800444c:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->RxISR       = NULL;
 800444e:	e9c0 3310 	strd	r3, r3, [r0, #64]	; 0x40
  hspi->TxXferCount = Size;
 8004452:	86c2      	strh	r2, [r0, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004454:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004456:	8783      	strh	r3, [r0, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004458:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800445a:	6883      	ldr	r3, [r0, #8]
  hspi->TxXferSize  = Size;
 800445c:	8682      	strh	r2, [r0, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800445e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    __HAL_SPI_DISABLE(hspi);
 8004462:	6802      	ldr	r2, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004464:	6301      	str	r1, [r0, #48]	; 0x30
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004466:	d107      	bne.n	8004478 <HAL_SPI_Transmit_DMA+0x58>
    __HAL_SPI_DISABLE(hspi);
 8004468:	6813      	ldr	r3, [r2, #0]
 800446a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800446e:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8004470:	6813      	ldr	r3, [r2, #0]
 8004472:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004476:	6013      	str	r3, [r2, #0]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004478:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800447a:	4b18      	ldr	r3, [pc, #96]	; (80044dc <HAL_SPI_Transmit_DMA+0xbc>)
 800447c:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800447e:	4b18      	ldr	r3, [pc, #96]	; (80044e0 <HAL_SPI_Transmit_DMA+0xc0>)
 8004480:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004482:	4b18      	ldr	r3, [pc, #96]	; (80044e4 <HAL_SPI_Transmit_DMA+0xc4>)
 8004484:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 8004486:	2300      	movs	r3, #0
 8004488:	6503      	str	r3, [r0, #80]	; 0x50
                                 hspi->TxXferCount))
 800448a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800448c:	320c      	adds	r2, #12
 800448e:	b29b      	uxth	r3, r3
 8004490:	f7fe fbb0 	bl	8002bf4 <HAL_DMA_Start_IT>
 8004494:	b158      	cbz	r0, 80044ae <HAL_SPI_Transmit_DMA+0x8e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004496:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004498:	f043 0310 	orr.w	r3, r3, #16
 800449c:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 800449e:	2301      	movs	r3, #1
 80044a0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80044a4:	2300      	movs	r3, #0
 80044a6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80044aa:	4628      	mov	r0, r5
 80044ac:	bd38      	pop	{r3, r4, r5, pc}
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044ae:	6823      	ldr	r3, [r4, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80044b4:	bf5e      	ittt	pl
 80044b6:	681a      	ldrpl	r2, [r3, #0]
 80044b8:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 80044bc:	601a      	strpl	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80044be:	685a      	ldr	r2, [r3, #4]
 80044c0:	f042 0220 	orr.w	r2, r2, #32
 80044c4:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	f042 0202 	orr.w	r2, r2, #2
 80044cc:	605a      	str	r2, [r3, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80044ce:	2500      	movs	r5, #0
 80044d0:	e7e8      	b.n	80044a4 <HAL_SPI_Transmit_DMA+0x84>
    errorcode = HAL_BUSY;
 80044d2:	2502      	movs	r5, #2
 80044d4:	e7e6      	b.n	80044a4 <HAL_SPI_Transmit_DMA+0x84>
  __HAL_LOCK(hspi);
 80044d6:	2502      	movs	r5, #2
 80044d8:	e7e7      	b.n	80044aa <HAL_SPI_Transmit_DMA+0x8a>
 80044da:	bf00      	nop
 80044dc:	080044ed 	.word	0x080044ed
 80044e0:	0800451b 	.word	0x0800451b
 80044e4:	080044f9 	.word	0x080044f9

080044e8 <HAL_SPI_TxCpltCallback>:
 80044e8:	4770      	bx	lr

080044ea <HAL_SPI_TxHalfCpltCallback>:
 80044ea:	4770      	bx	lr

080044ec <SPI_DMAHalfTransmitCplt>:
{
 80044ec:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 80044ee:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80044f0:	f7ff fffb 	bl	80044ea <HAL_SPI_TxHalfCpltCallback>
}
 80044f4:	bd08      	pop	{r3, pc}

080044f6 <HAL_SPI_ErrorCallback>:
 80044f6:	4770      	bx	lr

080044f8 <SPI_DMAError>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80044f8:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80044fa:	6802      	ldr	r2, [r0, #0]
{
 80044fc:	b508      	push	{r3, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80044fe:	6853      	ldr	r3, [r2, #4]
 8004500:	f023 0303 	bic.w	r3, r3, #3
 8004504:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004506:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004508:	f043 0310 	orr.w	r3, r3, #16
 800450c:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800450e:	2301      	movs	r3, #1
 8004510:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 8004514:	f7ff ffef 	bl	80044f6 <HAL_SPI_ErrorCallback>
}
 8004518:	bd08      	pop	{r3, pc}

0800451a <SPI_DMATransmitCplt>:
{
 800451a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800451c:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800451e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 8004520:	f7fe f840 	bl	80025a4 <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004524:	682b      	ldr	r3, [r5, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	05db      	lsls	r3, r3, #23
  tickstart = HAL_GetTick();
 800452a:	4602      	mov	r2, r0
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800452c:	d426      	bmi.n	800457c <SPI_DMATransmitCplt+0x62>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800452e:	6823      	ldr	r3, [r4, #0]
 8004530:	6859      	ldr	r1, [r3, #4]
 8004532:	f021 0120 	bic.w	r1, r1, #32
 8004536:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004538:	6859      	ldr	r1, [r3, #4]
 800453a:	f021 0102 	bic.w	r1, r1, #2
 800453e:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004540:	4620      	mov	r0, r4
 8004542:	2164      	movs	r1, #100	; 0x64
 8004544:	f7ff fe36 	bl	80041b4 <SPI_EndRxTxTransaction>
 8004548:	b118      	cbz	r0, 8004552 <SPI_DMATransmitCplt+0x38>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800454a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800454c:	f043 0320 	orr.w	r3, r3, #32
 8004550:	6563      	str	r3, [r4, #84]	; 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004552:	68a3      	ldr	r3, [r4, #8]
 8004554:	b933      	cbnz	r3, 8004564 <SPI_DMATransmitCplt+0x4a>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004556:	9301      	str	r3, [sp, #4]
 8004558:	6823      	ldr	r3, [r4, #0]
 800455a:	68da      	ldr	r2, [r3, #12]
 800455c:	9201      	str	r2, [sp, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	9301      	str	r3, [sp, #4]
 8004562:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8004564:	2300      	movs	r3, #0
 8004566:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004568:	2301      	movs	r3, #1
 800456a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800456e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004570:	b123      	cbz	r3, 800457c <SPI_DMATransmitCplt+0x62>
      HAL_SPI_ErrorCallback(hspi);
 8004572:	4620      	mov	r0, r4
 8004574:	f7ff ffbf 	bl	80044f6 <HAL_SPI_ErrorCallback>
}
 8004578:	b003      	add	sp, #12
 800457a:	bd30      	pop	{r4, r5, pc}
  HAL_SPI_TxCpltCallback(hspi);
 800457c:	4620      	mov	r0, r4
 800457e:	f7ff ffb3 	bl	80044e8 <HAL_SPI_TxCpltCallback>
 8004582:	e7f9      	b.n	8004578 <SPI_DMATransmitCplt+0x5e>

08004584 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004584:	6a03      	ldr	r3, [r0, #32]
 8004586:	f023 0301 	bic.w	r3, r3, #1
 800458a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800458c:	6a03      	ldr	r3, [r0, #32]
{
 800458e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004590:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004592:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004594:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004596:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800459a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800459c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800459e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80045a2:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80045a4:	4d0e      	ldr	r5, [pc, #56]	; (80045e0 <TIM_OC1_SetConfig+0x5c>)
 80045a6:	42a8      	cmp	r0, r5
 80045a8:	d002      	beq.n	80045b0 <TIM_OC1_SetConfig+0x2c>
 80045aa:	4e0e      	ldr	r6, [pc, #56]	; (80045e4 <TIM_OC1_SetConfig+0x60>)
 80045ac:	42b0      	cmp	r0, r6
 80045ae:	d110      	bne.n	80045d2 <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80045b0:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80045b2:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80045b6:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045b8:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80045ba:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045be:	d002      	beq.n	80045c6 <TIM_OC1_SetConfig+0x42>
 80045c0:	4d08      	ldr	r5, [pc, #32]	; (80045e4 <TIM_OC1_SetConfig+0x60>)
 80045c2:	42a8      	cmp	r0, r5
 80045c4:	d105      	bne.n	80045d2 <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80045c6:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80045ca:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80045ce:	4335      	orrs	r5, r6
 80045d0:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045d2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045d4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80045d6:	684a      	ldr	r2, [r1, #4]
 80045d8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045da:	6203      	str	r3, [r0, #32]
}
 80045dc:	bd70      	pop	{r4, r5, r6, pc}
 80045de:	bf00      	nop
 80045e0:	40010000 	.word	0x40010000
 80045e4:	40010400 	.word	0x40010400

080045e8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045e8:	6a03      	ldr	r3, [r0, #32]
 80045ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045ee:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045f0:	6a03      	ldr	r3, [r0, #32]
{
 80045f2:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045f4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045f6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045f8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045fa:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80045fe:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004600:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8004602:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004606:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800460a:	4d11      	ldr	r5, [pc, #68]	; (8004650 <TIM_OC3_SetConfig+0x68>)
 800460c:	42a8      	cmp	r0, r5
 800460e:	d003      	beq.n	8004618 <TIM_OC3_SetConfig+0x30>
 8004610:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004614:	42a8      	cmp	r0, r5
 8004616:	d114      	bne.n	8004642 <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004618:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800461a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800461e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004622:	4d0b      	ldr	r5, [pc, #44]	; (8004650 <TIM_OC3_SetConfig+0x68>)
 8004624:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8004626:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800462a:	d003      	beq.n	8004634 <TIM_OC3_SetConfig+0x4c>
 800462c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004630:	42a8      	cmp	r0, r5
 8004632:	d106      	bne.n	8004642 <TIM_OC3_SetConfig+0x5a>
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004634:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004638:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800463c:	4335      	orrs	r5, r6
 800463e:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004642:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004644:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004646:	684a      	ldr	r2, [r1, #4]
 8004648:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800464a:	6203      	str	r3, [r0, #32]
}
 800464c:	bd70      	pop	{r4, r5, r6, pc}
 800464e:	bf00      	nop
 8004650:	40010000 	.word	0x40010000

08004654 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004654:	6a03      	ldr	r3, [r0, #32]
 8004656:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800465a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800465c:	6a03      	ldr	r3, [r0, #32]
{
 800465e:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004660:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004662:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004664:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004666:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800466a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800466e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8004670:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004674:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004678:	4d08      	ldr	r5, [pc, #32]	; (800469c <TIM_OC4_SetConfig+0x48>)
 800467a:	42a8      	cmp	r0, r5
 800467c:	d003      	beq.n	8004686 <TIM_OC4_SetConfig+0x32>
 800467e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004682:	42a8      	cmp	r0, r5
 8004684:	d104      	bne.n	8004690 <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004686:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004688:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800468c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004690:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004692:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004694:	684a      	ldr	r2, [r1, #4]
 8004696:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004698:	6203      	str	r3, [r0, #32]
}
 800469a:	bd30      	pop	{r4, r5, pc}
 800469c:	40010000 	.word	0x40010000

080046a0 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80046a0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d130      	bne.n	800470a <HAL_TIM_Base_Start_IT+0x6a>
  htim->State = HAL_TIM_STATE_BUSY;
 80046a8:	2302      	movs	r3, #2
 80046aa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80046ae:	6803      	ldr	r3, [r0, #0]
 80046b0:	68da      	ldr	r2, [r3, #12]
 80046b2:	f042 0201 	orr.w	r2, r2, #1
 80046b6:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046b8:	4a15      	ldr	r2, [pc, #84]	; (8004710 <HAL_TIM_Base_Start_IT+0x70>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d01a      	beq.n	80046f4 <HAL_TIM_Base_Start_IT+0x54>
 80046be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c2:	d017      	beq.n	80046f4 <HAL_TIM_Base_Start_IT+0x54>
 80046c4:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d013      	beq.n	80046f4 <HAL_TIM_Base_Start_IT+0x54>
 80046cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d00f      	beq.n	80046f4 <HAL_TIM_Base_Start_IT+0x54>
 80046d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80046d8:	4293      	cmp	r3, r2
 80046da:	d00b      	beq.n	80046f4 <HAL_TIM_Base_Start_IT+0x54>
 80046dc:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d007      	beq.n	80046f4 <HAL_TIM_Base_Start_IT+0x54>
 80046e4:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d003      	beq.n	80046f4 <HAL_TIM_Base_Start_IT+0x54>
 80046ec:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d104      	bne.n	80046fe <HAL_TIM_Base_Start_IT+0x5e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046f4:	689a      	ldr	r2, [r3, #8]
 80046f6:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046fa:	2a06      	cmp	r2, #6
 80046fc:	d003      	beq.n	8004706 <HAL_TIM_Base_Start_IT+0x66>
    __HAL_TIM_ENABLE(htim);
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	f042 0201 	orr.w	r2, r2, #1
 8004704:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004706:	2000      	movs	r0, #0
}
 8004708:	4770      	bx	lr
    return HAL_ERROR;
 800470a:	2001      	movs	r0, #1
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	40010000 	.word	0x40010000

08004714 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004714:	6803      	ldr	r3, [r0, #0]
 8004716:	68da      	ldr	r2, [r3, #12]
 8004718:	f022 0201 	bic.w	r2, r2, #1
 800471c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 800471e:	6a19      	ldr	r1, [r3, #32]
 8004720:	f241 1211 	movw	r2, #4369	; 0x1111
 8004724:	4211      	tst	r1, r2
 8004726:	d108      	bne.n	800473a <HAL_TIM_Base_Stop_IT+0x26>
 8004728:	6a19      	ldr	r1, [r3, #32]
 800472a:	f240 4244 	movw	r2, #1092	; 0x444
 800472e:	4211      	tst	r1, r2
 8004730:	bf02      	ittt	eq
 8004732:	681a      	ldreq	r2, [r3, #0]
 8004734:	f022 0201 	biceq.w	r2, r2, #1
 8004738:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800473a:	2301      	movs	r3, #1
 800473c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8004740:	2000      	movs	r0, #0
 8004742:	4770      	bx	lr

08004744 <HAL_TIM_PWM_MspInit>:
 8004744:	4770      	bx	lr

08004746 <HAL_TIM_Encoder_Start>:
{
 8004746:	b530      	push	{r4, r5, lr}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004748:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800474c:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004750:	f890 5042 	ldrb.w	r5, [r0, #66]	; 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004754:	f890 4043 	ldrb.w	r4, [r0, #67]	; 0x43
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004758:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800475a:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800475c:	b2ed      	uxtb	r5, r5
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800475e:	b2e4      	uxtb	r4, r4
  if (Channel == TIM_CHANNEL_1)
 8004760:	b9c9      	cbnz	r1, 8004796 <HAL_TIM_Encoder_Start+0x50>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004762:	2a01      	cmp	r2, #1
 8004764:	d146      	bne.n	80047f4 <HAL_TIM_Encoder_Start+0xae>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004766:	2d01      	cmp	r5, #1
 8004768:	d146      	bne.n	80047f8 <HAL_TIM_Encoder_Start+0xb2>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800476a:	2302      	movs	r3, #2
 800476c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004770:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004774:	6803      	ldr	r3, [r0, #0]
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004776:	6a1a      	ldr	r2, [r3, #32]
 8004778:	f022 0201 	bic.w	r2, r2, #1
 800477c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800477e:	6a1a      	ldr	r2, [r3, #32]
 8004780:	f042 0201 	orr.w	r2, r2, #1
 8004784:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8004786:	6802      	ldr	r2, [r0, #0]
 8004788:	6813      	ldr	r3, [r2, #0]
 800478a:	f043 0301 	orr.w	r3, r3, #1
 800478e:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	bd30      	pop	{r4, r5, pc}
  else if (Channel == TIM_CHANNEL_2)
 8004796:	2904      	cmp	r1, #4
 8004798:	d111      	bne.n	80047be <HAL_TIM_Encoder_Start+0x78>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800479a:	2b01      	cmp	r3, #1
 800479c:	d12a      	bne.n	80047f4 <HAL_TIM_Encoder_Start+0xae>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800479e:	2c01      	cmp	r4, #1
 80047a0:	d1f7      	bne.n	8004792 <HAL_TIM_Encoder_Start+0x4c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047a2:	2302      	movs	r3, #2
 80047a4:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047a8:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80047ac:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 80047ae:	6a1a      	ldr	r2, [r3, #32]
 80047b0:	f022 0210 	bic.w	r2, r2, #16
 80047b4:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80047b6:	6a1a      	ldr	r2, [r3, #32]
 80047b8:	f042 0210 	orr.w	r2, r2, #16
 80047bc:	e7e2      	b.n	8004784 <HAL_TIM_Encoder_Start+0x3e>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80047be:	2a01      	cmp	r2, #1
 80047c0:	d118      	bne.n	80047f4 <HAL_TIM_Encoder_Start+0xae>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d118      	bne.n	80047f8 <HAL_TIM_Encoder_Start+0xb2>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80047c6:	2d01      	cmp	r5, #1
 80047c8:	d1e3      	bne.n	8004792 <HAL_TIM_Encoder_Start+0x4c>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80047ca:	2c01      	cmp	r4, #1
 80047cc:	d1e1      	bne.n	8004792 <HAL_TIM_Encoder_Start+0x4c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ce:	2302      	movs	r3, #2
 80047d0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047d4:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047d8:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047dc:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80047e0:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 80047e2:	6a1a      	ldr	r2, [r3, #32]
 80047e4:	f022 0201 	bic.w	r2, r2, #1
 80047e8:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80047ea:	6a1a      	ldr	r2, [r3, #32]
 80047ec:	f042 0201 	orr.w	r2, r2, #1
 80047f0:	621a      	str	r2, [r3, #32]
 80047f2:	e7dc      	b.n	80047ae <HAL_TIM_Encoder_Start+0x68>
      return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e7cc      	b.n	8004792 <HAL_TIM_Encoder_Start+0x4c>
 80047f8:	4613      	mov	r3, r2
 80047fa:	e7ca      	b.n	8004792 <HAL_TIM_Encoder_Start+0x4c>

080047fc <HAL_TIM_OC_DelayElapsedCallback>:
 80047fc:	4770      	bx	lr

080047fe <HAL_TIM_IC_CaptureCallback>:
 80047fe:	4770      	bx	lr

08004800 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004800:	4770      	bx	lr

08004802 <HAL_TIM_TriggerCallback>:
 8004802:	4770      	bx	lr

08004804 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004804:	6803      	ldr	r3, [r0, #0]
 8004806:	691a      	ldr	r2, [r3, #16]
 8004808:	0791      	lsls	r1, r2, #30
{
 800480a:	b510      	push	{r4, lr}
 800480c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800480e:	d50e      	bpl.n	800482e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004810:	68da      	ldr	r2, [r3, #12]
 8004812:	0792      	lsls	r2, r2, #30
 8004814:	d50b      	bpl.n	800482e <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004816:	f06f 0202 	mvn.w	r2, #2
 800481a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800481c:	2201      	movs	r2, #1
 800481e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004820:	699b      	ldr	r3, [r3, #24]
 8004822:	079b      	lsls	r3, r3, #30
 8004824:	d077      	beq.n	8004916 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8004826:	f7ff ffea 	bl	80047fe <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800482a:	2300      	movs	r3, #0
 800482c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800482e:	6823      	ldr	r3, [r4, #0]
 8004830:	691a      	ldr	r2, [r3, #16]
 8004832:	0750      	lsls	r0, r2, #29
 8004834:	d510      	bpl.n	8004858 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004836:	68da      	ldr	r2, [r3, #12]
 8004838:	0751      	lsls	r1, r2, #29
 800483a:	d50d      	bpl.n	8004858 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800483c:	f06f 0204 	mvn.w	r2, #4
 8004840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004842:	2202      	movs	r2, #2
 8004844:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800484c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800484e:	d068      	beq.n	8004922 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8004850:	f7ff ffd5 	bl	80047fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004854:	2300      	movs	r3, #0
 8004856:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004858:	6823      	ldr	r3, [r4, #0]
 800485a:	691a      	ldr	r2, [r3, #16]
 800485c:	0712      	lsls	r2, r2, #28
 800485e:	d50f      	bpl.n	8004880 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004860:	68da      	ldr	r2, [r3, #12]
 8004862:	0710      	lsls	r0, r2, #28
 8004864:	d50c      	bpl.n	8004880 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004866:	f06f 0208 	mvn.w	r2, #8
 800486a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800486c:	2204      	movs	r2, #4
 800486e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004870:	69db      	ldr	r3, [r3, #28]
 8004872:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8004874:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004876:	d05a      	beq.n	800492e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8004878:	f7ff ffc1 	bl	80047fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800487c:	2300      	movs	r3, #0
 800487e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004880:	6823      	ldr	r3, [r4, #0]
 8004882:	691a      	ldr	r2, [r3, #16]
 8004884:	06d2      	lsls	r2, r2, #27
 8004886:	d510      	bpl.n	80048aa <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004888:	68da      	ldr	r2, [r3, #12]
 800488a:	06d0      	lsls	r0, r2, #27
 800488c:	d50d      	bpl.n	80048aa <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800488e:	f06f 0210 	mvn.w	r2, #16
 8004892:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004894:	2208      	movs	r2, #8
 8004896:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004898:	69db      	ldr	r3, [r3, #28]
 800489a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800489e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048a0:	d04b      	beq.n	800493a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80048a2:	f7ff ffac 	bl	80047fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048a6:	2300      	movs	r3, #0
 80048a8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80048aa:	6823      	ldr	r3, [r4, #0]
 80048ac:	691a      	ldr	r2, [r3, #16]
 80048ae:	07d1      	lsls	r1, r2, #31
 80048b0:	d508      	bpl.n	80048c4 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80048b2:	68da      	ldr	r2, [r3, #12]
 80048b4:	07d2      	lsls	r2, r2, #31
 80048b6:	d505      	bpl.n	80048c4 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80048b8:	f06f 0201 	mvn.w	r2, #1
 80048bc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80048be:	4620      	mov	r0, r4
 80048c0:	f7fc ff58 	bl	8001774 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80048c4:	6823      	ldr	r3, [r4, #0]
 80048c6:	691a      	ldr	r2, [r3, #16]
 80048c8:	0610      	lsls	r0, r2, #24
 80048ca:	d508      	bpl.n	80048de <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	0611      	lsls	r1, r2, #24
 80048d0:	d505      	bpl.n	80048de <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80048d2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80048d6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80048d8:	4620      	mov	r0, r4
 80048da:	f000 fb7a 	bl	8004fd2 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80048de:	6823      	ldr	r3, [r4, #0]
 80048e0:	691a      	ldr	r2, [r3, #16]
 80048e2:	0652      	lsls	r2, r2, #25
 80048e4:	d508      	bpl.n	80048f8 <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80048e6:	68da      	ldr	r2, [r3, #12]
 80048e8:	0650      	lsls	r0, r2, #25
 80048ea:	d505      	bpl.n	80048f8 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80048ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80048f0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80048f2:	4620      	mov	r0, r4
 80048f4:	f7ff ff85 	bl	8004802 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80048f8:	6823      	ldr	r3, [r4, #0]
 80048fa:	691a      	ldr	r2, [r3, #16]
 80048fc:	0691      	lsls	r1, r2, #26
 80048fe:	d522      	bpl.n	8004946 <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004900:	68da      	ldr	r2, [r3, #12]
 8004902:	0692      	lsls	r2, r2, #26
 8004904:	d51f      	bpl.n	8004946 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004906:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800490a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800490c:	611a      	str	r2, [r3, #16]
}
 800490e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8004912:	f000 bb5d 	b.w	8004fd0 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004916:	f7ff ff71 	bl	80047fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800491a:	4620      	mov	r0, r4
 800491c:	f7ff ff70 	bl	8004800 <HAL_TIM_PWM_PulseFinishedCallback>
 8004920:	e783      	b.n	800482a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004922:	f7ff ff6b 	bl	80047fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004926:	4620      	mov	r0, r4
 8004928:	f7ff ff6a 	bl	8004800 <HAL_TIM_PWM_PulseFinishedCallback>
 800492c:	e792      	b.n	8004854 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800492e:	f7ff ff65 	bl	80047fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004932:	4620      	mov	r0, r4
 8004934:	f7ff ff64 	bl	8004800 <HAL_TIM_PWM_PulseFinishedCallback>
 8004938:	e7a0      	b.n	800487c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800493a:	f7ff ff5f 	bl	80047fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800493e:	4620      	mov	r0, r4
 8004940:	f7ff ff5e 	bl	8004800 <HAL_TIM_PWM_PulseFinishedCallback>
 8004944:	e7af      	b.n	80048a6 <HAL_TIM_IRQHandler+0xa2>
}
 8004946:	bd10      	pop	{r4, pc}

08004948 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004948:	4a30      	ldr	r2, [pc, #192]	; (8004a0c <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800494a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800494c:	4290      	cmp	r0, r2
 800494e:	d012      	beq.n	8004976 <TIM_Base_SetConfig+0x2e>
 8004950:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004954:	d00f      	beq.n	8004976 <TIM_Base_SetConfig+0x2e>
 8004956:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800495a:	4290      	cmp	r0, r2
 800495c:	d00b      	beq.n	8004976 <TIM_Base_SetConfig+0x2e>
 800495e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004962:	4290      	cmp	r0, r2
 8004964:	d007      	beq.n	8004976 <TIM_Base_SetConfig+0x2e>
 8004966:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800496a:	4290      	cmp	r0, r2
 800496c:	d003      	beq.n	8004976 <TIM_Base_SetConfig+0x2e>
 800496e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004972:	4290      	cmp	r0, r2
 8004974:	d119      	bne.n	80049aa <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8004976:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800497c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800497e:	4a23      	ldr	r2, [pc, #140]	; (8004a0c <TIM_Base_SetConfig+0xc4>)
 8004980:	4290      	cmp	r0, r2
 8004982:	d029      	beq.n	80049d8 <TIM_Base_SetConfig+0x90>
 8004984:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004988:	d026      	beq.n	80049d8 <TIM_Base_SetConfig+0x90>
 800498a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800498e:	4290      	cmp	r0, r2
 8004990:	d022      	beq.n	80049d8 <TIM_Base_SetConfig+0x90>
 8004992:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004996:	4290      	cmp	r0, r2
 8004998:	d01e      	beq.n	80049d8 <TIM_Base_SetConfig+0x90>
 800499a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800499e:	4290      	cmp	r0, r2
 80049a0:	d01a      	beq.n	80049d8 <TIM_Base_SetConfig+0x90>
 80049a2:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80049a6:	4290      	cmp	r0, r2
 80049a8:	d016      	beq.n	80049d8 <TIM_Base_SetConfig+0x90>
 80049aa:	4a19      	ldr	r2, [pc, #100]	; (8004a10 <TIM_Base_SetConfig+0xc8>)
 80049ac:	4290      	cmp	r0, r2
 80049ae:	d013      	beq.n	80049d8 <TIM_Base_SetConfig+0x90>
 80049b0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049b4:	4290      	cmp	r0, r2
 80049b6:	d00f      	beq.n	80049d8 <TIM_Base_SetConfig+0x90>
 80049b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049bc:	4290      	cmp	r0, r2
 80049be:	d00b      	beq.n	80049d8 <TIM_Base_SetConfig+0x90>
 80049c0:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80049c4:	4290      	cmp	r0, r2
 80049c6:	d007      	beq.n	80049d8 <TIM_Base_SetConfig+0x90>
 80049c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049cc:	4290      	cmp	r0, r2
 80049ce:	d003      	beq.n	80049d8 <TIM_Base_SetConfig+0x90>
 80049d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049d4:	4290      	cmp	r0, r2
 80049d6:	d103      	bne.n	80049e0 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049d8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80049da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049de:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049e0:	694a      	ldr	r2, [r1, #20]
 80049e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049e6:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80049e8:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049ea:	688b      	ldr	r3, [r1, #8]
 80049ec:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80049ee:	680b      	ldr	r3, [r1, #0]
 80049f0:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049f2:	4b06      	ldr	r3, [pc, #24]	; (8004a0c <TIM_Base_SetConfig+0xc4>)
 80049f4:	4298      	cmp	r0, r3
 80049f6:	d003      	beq.n	8004a00 <TIM_Base_SetConfig+0xb8>
 80049f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049fc:	4298      	cmp	r0, r3
 80049fe:	d101      	bne.n	8004a04 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8004a00:	690b      	ldr	r3, [r1, #16]
 8004a02:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004a04:	2301      	movs	r3, #1
 8004a06:	6143      	str	r3, [r0, #20]
}
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	40010000 	.word	0x40010000
 8004a10:	40014000 	.word	0x40014000

08004a14 <HAL_TIM_Base_Init>:
{
 8004a14:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004a16:	4604      	mov	r4, r0
 8004a18:	b330      	cbz	r0, 8004a68 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004a1a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004a1e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004a22:	b91b      	cbnz	r3, 8004a2c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004a24:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004a28:	f7fd fb34 	bl	8002094 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004a2c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a2e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004a30:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a34:	1d21      	adds	r1, r4, #4
 8004a36:	f7ff ff87 	bl	8004948 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  return HAL_OK;
 8004a40:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a42:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004a46:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004a4a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004a4e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a52:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a5a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004a5e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004a62:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004a66:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004a68:	2001      	movs	r0, #1
 8004a6a:	e7fc      	b.n	8004a66 <HAL_TIM_Base_Init+0x52>

08004a6c <HAL_TIM_PWM_Init>:
{
 8004a6c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004a6e:	4604      	mov	r4, r0
 8004a70:	b330      	cbz	r0, 8004ac0 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004a72:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004a76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004a7a:	b91b      	cbnz	r3, 8004a84 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004a7c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004a80:	f7ff fe60 	bl	8004744 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004a84:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a86:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004a88:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a8c:	1d21      	adds	r1, r4, #4
 8004a8e:	f7ff ff5b 	bl	8004948 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a92:	2301      	movs	r3, #1
 8004a94:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  return HAL_OK;
 8004a98:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a9a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004a9e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004aa2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004aa6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aaa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004aae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ab2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004ab6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004aba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004abe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004ac0:	2001      	movs	r0, #1
 8004ac2:	e7fc      	b.n	8004abe <HAL_TIM_PWM_Init+0x52>

08004ac4 <HAL_TIM_Encoder_Init>:
{
 8004ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac6:	460d      	mov	r5, r1
  if (htim == NULL)
 8004ac8:	4604      	mov	r4, r0
 8004aca:	2800      	cmp	r0, #0
 8004acc:	d04d      	beq.n	8004b6a <HAL_TIM_Encoder_Init+0xa6>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004ace:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004ad2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004ad6:	b91b      	cbnz	r3, 8004ae0 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8004ad8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8004adc:	f7fd fa22 	bl	8001f24 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004ae0:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004ae8:	f851 0b04 	ldr.w	r0, [r1], #4
 8004aec:	6883      	ldr	r3, [r0, #8]
 8004aee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004af2:	f023 0307 	bic.w	r3, r3, #7
 8004af6:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004af8:	f7ff ff26 	bl	8004948 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8004afc:	6820      	ldr	r0, [r4, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8004afe:	682a      	ldr	r2, [r5, #0]
  tmpsmcr = htim->Instance->SMCR;
 8004b00:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8004b02:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004b04:	68a9      	ldr	r1, [r5, #8]
  tmpccer = htim->Instance->CCER;
 8004b06:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8004b08:	4316      	orrs	r6, r2
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004b0a:	69aa      	ldr	r2, [r5, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004b0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004b10:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004b14:	f023 0303 	bic.w	r3, r3, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004b18:	430b      	orrs	r3, r1
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004b1a:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004b1e:	692b      	ldr	r3, [r5, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004b20:	69e9      	ldr	r1, [r5, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004b22:	011b      	lsls	r3, r3, #4
 8004b24:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004b28:	68e9      	ldr	r1, [r5, #12]
 8004b2a:	430b      	orrs	r3, r1
 8004b2c:	6a29      	ldr	r1, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004b2e:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004b32:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8004b36:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004b38:	6969      	ldr	r1, [r5, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004b3a:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004b3e:	686f      	ldr	r7, [r5, #4]
  htim->Instance->SMCR = tmpsmcr;
 8004b40:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004b42:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 8004b46:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004b48:	4317      	orrs	r7, r2
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b4a:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 8004b4c:	6207      	str	r7, [r0, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b4e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  return HAL_OK;
 8004b52:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b54:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b58:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  htim->State = HAL_TIM_STATE_READY;
 8004b64:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8004b6a:	2001      	movs	r0, #1
 8004b6c:	e7fc      	b.n	8004b68 <HAL_TIM_Encoder_Init+0xa4>
	...

08004b70 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b70:	6a03      	ldr	r3, [r0, #32]
 8004b72:	f023 0310 	bic.w	r3, r3, #16
 8004b76:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8004b78:	6a03      	ldr	r3, [r0, #32]
{
 8004b7a:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8004b7c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8004b7e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b80:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b82:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b86:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b8a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004b8c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b90:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b94:	4d10      	ldr	r5, [pc, #64]	; (8004bd8 <TIM_OC2_SetConfig+0x68>)
 8004b96:	42a8      	cmp	r0, r5
 8004b98:	d003      	beq.n	8004ba2 <TIM_OC2_SetConfig+0x32>
 8004b9a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004b9e:	42a8      	cmp	r0, r5
 8004ba0:	d114      	bne.n	8004bcc <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ba2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ba4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ba8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bac:	4d0a      	ldr	r5, [pc, #40]	; (8004bd8 <TIM_OC2_SetConfig+0x68>)
 8004bae:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bb4:	d003      	beq.n	8004bbe <TIM_OC2_SetConfig+0x4e>
 8004bb6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004bba:	42a8      	cmp	r0, r5
 8004bbc:	d106      	bne.n	8004bcc <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bbe:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bc2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bc6:	4335      	orrs	r5, r6
 8004bc8:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8004bcc:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004bce:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004bd0:	684a      	ldr	r2, [r1, #4]
 8004bd2:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004bd4:	6203      	str	r3, [r0, #32]
}
 8004bd6:	bd70      	pop	{r4, r5, r6, pc}
 8004bd8:	40010000 	.word	0x40010000

08004bdc <HAL_TIM_PWM_ConfigChannel>:
{
 8004bdc:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8004bde:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004be2:	2b01      	cmp	r3, #1
{
 8004be4:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 8004be6:	d053      	beq.n	8004c90 <HAL_TIM_PWM_ConfigChannel+0xb4>
 8004be8:	2001      	movs	r0, #1
  switch (Channel)
 8004bea:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8004bec:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 8004bf0:	d03d      	beq.n	8004c6e <HAL_TIM_PWM_ConfigChannel+0x92>
 8004bf2:	d806      	bhi.n	8004c02 <HAL_TIM_PWM_ConfigChannel+0x26>
 8004bf4:	b1c2      	cbz	r2, 8004c28 <HAL_TIM_PWM_ConfigChannel+0x4c>
 8004bf6:	2a04      	cmp	r2, #4
 8004bf8:	d028      	beq.n	8004c4c <HAL_TIM_PWM_ConfigChannel+0x70>
  __HAL_UNLOCK(htim);
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8004c00:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8004c02:	2a0c      	cmp	r2, #12
 8004c04:	d1f9      	bne.n	8004bfa <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c06:	6828      	ldr	r0, [r5, #0]
 8004c08:	f7ff fd24 	bl	8004654 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c0c:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c0e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c10:	69da      	ldr	r2, [r3, #28]
 8004c12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c16:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c18:	69da      	ldr	r2, [r3, #28]
 8004c1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c1e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c20:	69da      	ldr	r2, [r3, #28]
 8004c22:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004c26:	e031      	b.n	8004c8c <HAL_TIM_PWM_ConfigChannel+0xb0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c28:	6828      	ldr	r0, [r5, #0]
 8004c2a:	f7ff fcab 	bl	8004584 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c2e:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c30:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c32:	699a      	ldr	r2, [r3, #24]
 8004c34:	f042 0208 	orr.w	r2, r2, #8
 8004c38:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c3a:	699a      	ldr	r2, [r3, #24]
 8004c3c:	f022 0204 	bic.w	r2, r2, #4
 8004c40:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c42:	699a      	ldr	r2, [r3, #24]
 8004c44:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c46:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004c48:	2000      	movs	r0, #0
      break;
 8004c4a:	e7d6      	b.n	8004bfa <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c4c:	6828      	ldr	r0, [r5, #0]
 8004c4e:	f7ff ff8f 	bl	8004b70 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c52:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c54:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c56:	699a      	ldr	r2, [r3, #24]
 8004c58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c5c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c5e:	699a      	ldr	r2, [r3, #24]
 8004c60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c64:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c66:	699a      	ldr	r2, [r3, #24]
 8004c68:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004c6c:	e7eb      	b.n	8004c46 <HAL_TIM_PWM_ConfigChannel+0x6a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c6e:	6828      	ldr	r0, [r5, #0]
 8004c70:	f7ff fcba 	bl	80045e8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c74:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c76:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c78:	69da      	ldr	r2, [r3, #28]
 8004c7a:	f042 0208 	orr.w	r2, r2, #8
 8004c7e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c80:	69da      	ldr	r2, [r3, #28]
 8004c82:	f022 0204 	bic.w	r2, r2, #4
 8004c86:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c88:	69da      	ldr	r2, [r3, #28]
 8004c8a:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c8c:	61da      	str	r2, [r3, #28]
 8004c8e:	e7db      	b.n	8004c48 <HAL_TIM_PWM_ConfigChannel+0x6c>
  __HAL_LOCK(htim);
 8004c90:	2002      	movs	r0, #2
 8004c92:	e7b5      	b.n	8004c00 <HAL_TIM_PWM_ConfigChannel+0x24>

08004c94 <TIM_ETR_SetConfig>:
{
 8004c94:	b510      	push	{r4, lr}
  tmpsmcr = TIMx->SMCR;
 8004c96:	6884      	ldr	r4, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c98:	4311      	orrs	r1, r2
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c9a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c9e:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8004ca2:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 8004ca4:	6083      	str	r3, [r0, #8]
}
 8004ca6:	bd10      	pop	{r4, pc}

08004ca8 <HAL_TIM_ConfigClockSource>:
{
 8004ca8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8004caa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004cae:	2b01      	cmp	r3, #1
{
 8004cb0:	4604      	mov	r4, r0
 8004cb2:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8004cb6:	f000 8091 	beq.w	8004ddc <HAL_TIM_ConfigClockSource+0x134>
 8004cba:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8004cbc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8004cc0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8004cc4:	6800      	ldr	r0, [r0, #0]
 8004cc6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cc8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ccc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004cd0:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8004cd2:	680b      	ldr	r3, [r1, #0]
 8004cd4:	2b60      	cmp	r3, #96	; 0x60
 8004cd6:	d052      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0xd6>
 8004cd8:	d833      	bhi.n	8004d42 <HAL_TIM_ConfigClockSource+0x9a>
 8004cda:	2b40      	cmp	r3, #64	; 0x40
 8004cdc:	d067      	beq.n	8004dae <HAL_TIM_ConfigClockSource+0x106>
 8004cde:	d816      	bhi.n	8004d0e <HAL_TIM_ConfigClockSource+0x66>
 8004ce0:	2b20      	cmp	r3, #32
 8004ce2:	d00d      	beq.n	8004d00 <HAL_TIM_ConfigClockSource+0x58>
 8004ce4:	d80a      	bhi.n	8004cfc <HAL_TIM_ConfigClockSource+0x54>
 8004ce6:	f033 0110 	bics.w	r1, r3, #16
 8004cea:	d009      	beq.n	8004d00 <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 8004cec:	2301      	movs	r3, #1
 8004cee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8004cf8:	4610      	mov	r0, r2
 8004cfa:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8004cfc:	2b30      	cmp	r3, #48	; 0x30
 8004cfe:	d1f5      	bne.n	8004cec <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8004d00:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d02:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d06:	4313      	orrs	r3, r2
 8004d08:	f043 0307 	orr.w	r3, r3, #7
 8004d0c:	e017      	b.n	8004d3e <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8004d0e:	2b50      	cmp	r3, #80	; 0x50
 8004d10:	d1ec      	bne.n	8004cec <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d12:	684a      	ldr	r2, [r1, #4]
 8004d14:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8004d16:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d18:	6a05      	ldr	r5, [r0, #32]
 8004d1a:	f025 0501 	bic.w	r5, r5, #1
 8004d1e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d20:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d22:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d2a:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004d2e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8004d30:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004d32:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8004d34:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d3a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8004d3e:	6083      	str	r3, [r0, #8]
 8004d40:	e011      	b.n	8004d66 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8004d42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d46:	d00e      	beq.n	8004d66 <HAL_TIM_ConfigClockSource+0xbe>
 8004d48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d4c:	d00d      	beq.n	8004d6a <HAL_TIM_ConfigClockSource+0xc2>
 8004d4e:	2b70      	cmp	r3, #112	; 0x70
 8004d50:	d1cc      	bne.n	8004cec <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8004d52:	68cb      	ldr	r3, [r1, #12]
 8004d54:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8004d58:	f7ff ff9c 	bl	8004c94 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d5c:	6822      	ldr	r2, [r4, #0]
 8004d5e:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d60:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d64:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004d66:	2200      	movs	r2, #0
 8004d68:	e7c0      	b.n	8004cec <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8004d6a:	68cb      	ldr	r3, [r1, #12]
 8004d6c:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8004d70:	f7ff ff90 	bl	8004c94 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d74:	6822      	ldr	r2, [r4, #0]
 8004d76:	6893      	ldr	r3, [r2, #8]
 8004d78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d7c:	e7f2      	b.n	8004d64 <HAL_TIM_ConfigClockSource+0xbc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d7e:	684d      	ldr	r5, [r1, #4]
 8004d80:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d82:	6a01      	ldr	r1, [r0, #32]
 8004d84:	f021 0110 	bic.w	r1, r1, #16
 8004d88:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d8a:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8004d8c:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d8e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d92:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d96:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d9a:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004d9e:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8004da0:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8004da2:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004da4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004da8:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8004dac:	e7c7      	b.n	8004d3e <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dae:	684a      	ldr	r2, [r1, #4]
 8004db0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8004db2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004db4:	6a05      	ldr	r5, [r0, #32]
 8004db6:	f025 0501 	bic.w	r5, r5, #1
 8004dba:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dbc:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dbe:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dc6:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004dca:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8004dcc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004dce:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8004dd0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dd6:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8004dda:	e7b0      	b.n	8004d3e <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 8004ddc:	461a      	mov	r2, r3
 8004dde:	e78b      	b.n	8004cf8 <HAL_TIM_ConfigClockSource+0x50>

08004de0 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8004de0:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004de2:	f001 011f 	and.w	r1, r1, #31
{
 8004de6:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004de8:	2401      	movs	r4, #1
 8004dea:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8004dec:	ea23 0304 	bic.w	r3, r3, r4
 8004df0:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004df2:	6a03      	ldr	r3, [r0, #32]
 8004df4:	408a      	lsls	r2, r1
 8004df6:	431a      	orrs	r2, r3
 8004df8:	6202      	str	r2, [r0, #32]
}
 8004dfa:	bd10      	pop	{r4, pc}

08004dfc <HAL_TIM_OC_Start>:
{
 8004dfc:	b510      	push	{r4, lr}
 8004dfe:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e00:	b929      	cbnz	r1, 8004e0e <HAL_TIM_OC_Start+0x12>
 8004e02:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d018      	beq.n	8004e3c <HAL_TIM_OC_Start+0x40>
    return HAL_ERROR;
 8004e0a:	2001      	movs	r0, #1
 8004e0c:	e02d      	b.n	8004e6a <HAL_TIM_OC_Start+0x6e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e0e:	2904      	cmp	r1, #4
 8004e10:	d10d      	bne.n	8004e2e <HAL_TIM_OC_Start+0x32>
 8004e12:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8004e16:	3b01      	subs	r3, #1
 8004e18:	bf18      	it	ne
 8004e1a:	2301      	movne	r3, #1
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d1f4      	bne.n	8004e0a <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e20:	2904      	cmp	r1, #4
 8004e22:	f04f 0302 	mov.w	r3, #2
 8004e26:	d121      	bne.n	8004e6c <HAL_TIM_OC_Start+0x70>
 8004e28:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004e2c:	e009      	b.n	8004e42 <HAL_TIM_OC_Start+0x46>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e2e:	2908      	cmp	r1, #8
 8004e30:	bf0c      	ite	eq
 8004e32:	f890 3040 	ldrbeq.w	r3, [r0, #64]	; 0x40
 8004e36:	f890 3041 	ldrbne.w	r3, [r0, #65]	; 0x41
 8004e3a:	e7ec      	b.n	8004e16 <HAL_TIM_OC_Start+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e3c:	2302      	movs	r3, #2
 8004e3e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e42:	6820      	ldr	r0, [r4, #0]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f7ff ffcb 	bl	8004de0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e4a:	6823      	ldr	r3, [r4, #0]
 8004e4c:	491c      	ldr	r1, [pc, #112]	; (8004ec0 <HAL_TIM_OC_Start+0xc4>)
 8004e4e:	428b      	cmp	r3, r1
 8004e50:	d013      	beq.n	8004e7a <HAL_TIM_OC_Start+0x7e>
 8004e52:	4a1c      	ldr	r2, [pc, #112]	; (8004ec4 <HAL_TIM_OC_Start+0xc8>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d010      	beq.n	8004e7a <HAL_TIM_OC_Start+0x7e>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e5c:	d114      	bne.n	8004e88 <HAL_TIM_OC_Start+0x8c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e5e:	689a      	ldr	r2, [r3, #8]
 8004e60:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e64:	2a06      	cmp	r2, #6
 8004e66:	d126      	bne.n	8004eb6 <HAL_TIM_OC_Start+0xba>
  return HAL_OK;
 8004e68:	2000      	movs	r0, #0
}
 8004e6a:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e6c:	2908      	cmp	r1, #8
 8004e6e:	bf0c      	ite	eq
 8004e70:	f884 3040 	strbeq.w	r3, [r4, #64]	; 0x40
 8004e74:	f884 3041 	strbne.w	r3, [r4, #65]	; 0x41
 8004e78:	e7e3      	b.n	8004e42 <HAL_TIM_OC_Start+0x46>
    __HAL_TIM_MOE_ENABLE(htim);
 8004e7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e7c:	428b      	cmp	r3, r1
    __HAL_TIM_MOE_ENABLE(htim);
 8004e7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e82:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e84:	d0eb      	beq.n	8004e5e <HAL_TIM_OC_Start+0x62>
 8004e86:	e7e7      	b.n	8004e58 <HAL_TIM_OC_Start+0x5c>
 8004e88:	4a0f      	ldr	r2, [pc, #60]	; (8004ec8 <HAL_TIM_OC_Start+0xcc>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d0e7      	beq.n	8004e5e <HAL_TIM_OC_Start+0x62>
 8004e8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d0e3      	beq.n	8004e5e <HAL_TIM_OC_Start+0x62>
 8004e96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d0df      	beq.n	8004e5e <HAL_TIM_OC_Start+0x62>
 8004e9e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d0db      	beq.n	8004e5e <HAL_TIM_OC_Start+0x62>
 8004ea6:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d0d7      	beq.n	8004e5e <HAL_TIM_OC_Start+0x62>
 8004eae:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d0d3      	beq.n	8004e5e <HAL_TIM_OC_Start+0x62>
    __HAL_TIM_ENABLE(htim);
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	f042 0201 	orr.w	r2, r2, #1
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	e7d3      	b.n	8004e68 <HAL_TIM_OC_Start+0x6c>
 8004ec0:	40010000 	.word	0x40010000
 8004ec4:	40010400 	.word	0x40010400
 8004ec8:	40000400 	.word	0x40000400

08004ecc <HAL_TIM_PWM_Start>:
 8004ecc:	f7ff bf96 	b.w	8004dfc <HAL_TIM_OC_Start>

08004ed0 <HAL_TIM_OC_Stop>:
{
 8004ed0:	b538      	push	{r3, r4, r5, lr}
 8004ed2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	6800      	ldr	r0, [r0, #0]
{
 8004ed8:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004eda:	f7ff ff81 	bl	8004de0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ede:	6823      	ldr	r3, [r4, #0]
 8004ee0:	4a1a      	ldr	r2, [pc, #104]	; (8004f4c <HAL_TIM_OC_Stop+0x7c>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d003      	beq.n	8004eee <HAL_TIM_OC_Stop+0x1e>
 8004ee6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d10d      	bne.n	8004f0a <HAL_TIM_OC_Stop+0x3a>
    __HAL_TIM_MOE_DISABLE(htim);
 8004eee:	6a19      	ldr	r1, [r3, #32]
 8004ef0:	f241 1211 	movw	r2, #4369	; 0x1111
 8004ef4:	4211      	tst	r1, r2
 8004ef6:	d108      	bne.n	8004f0a <HAL_TIM_OC_Stop+0x3a>
 8004ef8:	6a19      	ldr	r1, [r3, #32]
 8004efa:	f240 4244 	movw	r2, #1092	; 0x444
 8004efe:	4211      	tst	r1, r2
 8004f00:	bf02      	ittt	eq
 8004f02:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8004f04:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8004f08:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8004f0a:	6a19      	ldr	r1, [r3, #32]
 8004f0c:	f241 1211 	movw	r2, #4369	; 0x1111
 8004f10:	4211      	tst	r1, r2
 8004f12:	d108      	bne.n	8004f26 <HAL_TIM_OC_Stop+0x56>
 8004f14:	6a19      	ldr	r1, [r3, #32]
 8004f16:	f240 4244 	movw	r2, #1092	; 0x444
 8004f1a:	4211      	tst	r1, r2
 8004f1c:	bf02      	ittt	eq
 8004f1e:	681a      	ldreq	r2, [r3, #0]
 8004f20:	f022 0201 	biceq.w	r2, r2, #1
 8004f24:	601a      	streq	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004f26:	2301      	movs	r3, #1
 8004f28:	b91d      	cbnz	r5, 8004f32 <HAL_TIM_OC_Stop+0x62>
 8004f2a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8004f2e:	2000      	movs	r0, #0
 8004f30:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004f32:	2d04      	cmp	r5, #4
 8004f34:	d102      	bne.n	8004f3c <HAL_TIM_OC_Stop+0x6c>
 8004f36:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004f3a:	e7f8      	b.n	8004f2e <HAL_TIM_OC_Stop+0x5e>
 8004f3c:	2d08      	cmp	r5, #8
 8004f3e:	bf0c      	ite	eq
 8004f40:	f884 3040 	strbeq.w	r3, [r4, #64]	; 0x40
 8004f44:	f884 3041 	strbne.w	r3, [r4, #65]	; 0x41
 8004f48:	e7f1      	b.n	8004f2e <HAL_TIM_OC_Stop+0x5e>
 8004f4a:	bf00      	nop
 8004f4c:	40010000 	.word	0x40010000

08004f50 <HAL_TIM_PWM_Stop>:
 8004f50:	f7ff bfbe 	b.w	8004ed0 <HAL_TIM_OC_Stop>

08004f54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f54:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f56:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	f04f 0302 	mov.w	r3, #2
 8004f60:	d032      	beq.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0x74>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f62:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f66:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f68:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8004f6a:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004f6c:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f6e:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f72:	432c      	orrs	r4, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f74:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f76:	4c15      	ldr	r4, [pc, #84]	; (8004fcc <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 8004f78:	42a3      	cmp	r3, r4
 8004f7a:	d01a      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8004f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f80:	d017      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8004f82:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8004f86:	42a3      	cmp	r3, r4
 8004f88:	d013      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8004f8a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004f8e:	42a3      	cmp	r3, r4
 8004f90:	d00f      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8004f92:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004f96:	42a3      	cmp	r3, r4
 8004f98:	d00b      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8004f9a:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8004f9e:	42a3      	cmp	r3, r4
 8004fa0:	d007      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8004fa2:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 8004fa6:	42a3      	cmp	r3, r4
 8004fa8:	d003      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8004faa:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8004fae:	42a3      	cmp	r3, r4
 8004fb0:	d104      	bne.n	8004fbc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fb2:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fb8:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8004fc8:	4618      	mov	r0, r3

  return HAL_OK;
}
 8004fca:	bd30      	pop	{r4, r5, pc}
 8004fcc:	40010000 	.word	0x40010000

08004fd0 <HAL_TIMEx_CommutCallback>:
 8004fd0:	4770      	bx	lr

08004fd2 <HAL_TIMEx_BreakCallback>:
 8004fd2:	4770      	bx	lr

08004fd4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fd4:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd6:	f102 030c 	add.w	r3, r2, #12
 8004fda:	e853 3f00 	ldrex	r3, [r3]
 8004fde:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe2:	320c      	adds	r2, #12
 8004fe4:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8004fe8:	6802      	ldr	r2, [r0, #0]
 8004fea:	2900      	cmp	r1, #0
 8004fec:	d1f2      	bne.n	8004fd4 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fee:	f102 0314 	add.w	r3, r2, #20
 8004ff2:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ffa:	f102 0c14 	add.w	ip, r2, #20
 8004ffe:	e84c 3100 	strex	r1, r3, [ip]
 8005002:	2900      	cmp	r1, #0
 8005004:	d1f3      	bne.n	8004fee <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005006:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8005008:	2b01      	cmp	r3, #1
 800500a:	d10b      	bne.n	8005024 <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800500c:	f102 030c 	add.w	r3, r2, #12
 8005010:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005014:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005018:	f102 0c0c 	add.w	ip, r2, #12
 800501c:	e84c 3100 	strex	r1, r3, [ip]
 8005020:	2900      	cmp	r1, #0
 8005022:	d1f3      	bne.n	800500c <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005024:	2320      	movs	r3, #32
 8005026:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800502a:	2300      	movs	r3, #0
 800502c:	6303      	str	r3, [r0, #48]	; 0x30
}
 800502e:	4770      	bx	lr

08005030 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005030:	6802      	ldr	r2, [r0, #0]
 8005032:	68c1      	ldr	r1, [r0, #12]
 8005034:	6913      	ldr	r3, [r2, #16]
 8005036:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800503a:	430b      	orrs	r3, r1
{
 800503c:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800503e:	6113      	str	r3, [r2, #16]
{
 8005040:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005042:	6883      	ldr	r3, [r0, #8]
 8005044:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8005046:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005048:	4303      	orrs	r3, r0
 800504a:	6968      	ldr	r0, [r5, #20]
 800504c:	4303      	orrs	r3, r0
 800504e:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 8005050:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 8005054:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005058:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 800505a:	430b      	orrs	r3, r1
 800505c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800505e:	6953      	ldr	r3, [r2, #20]
 8005060:	69a9      	ldr	r1, [r5, #24]
 8005062:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005066:	430b      	orrs	r3, r1
 8005068:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800506a:	4b1f      	ldr	r3, [pc, #124]	; (80050e8 <UART_SetConfig+0xb8>)
 800506c:	429a      	cmp	r2, r3
 800506e:	d003      	beq.n	8005078 <UART_SetConfig+0x48>
 8005070:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005074:	429a      	cmp	r2, r3
 8005076:	d123      	bne.n	80050c0 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005078:	f7fe fa9e 	bl	80035b8 <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800507c:	69eb      	ldr	r3, [r5, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800507e:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005080:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005084:	e9d5 4600 	ldrd	r4, r6, [r5]
 8005088:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800508c:	d11b      	bne.n	80050c6 <UART_SetConfig+0x96>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800508e:	19b2      	adds	r2, r6, r6
 8005090:	f04f 0300 	mov.w	r3, #0
 8005094:	415b      	adcs	r3, r3
 8005096:	f7fb fdf7 	bl	8000c88 <__aeabi_uldivmod>
 800509a:	2164      	movs	r1, #100	; 0x64
 800509c:	fbb0 f5f1 	udiv	r5, r0, r1
 80050a0:	fb01 0315 	mls	r3, r1, r5, r0
 80050a4:	00db      	lsls	r3, r3, #3
 80050a6:	3332      	adds	r3, #50	; 0x32
 80050a8:	fbb3 f3f1 	udiv	r3, r3, r1
 80050ac:	f003 0207 	and.w	r2, r3, #7
 80050b0:	005b      	lsls	r3, r3, #1
 80050b2:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 80050b6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80050ba:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050bc:	60a3      	str	r3, [r4, #8]
  }
}
 80050be:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 80050c0:	f7fe fa6a 	bl	8003598 <HAL_RCC_GetPCLK1Freq>
 80050c4:	e7da      	b.n	800507c <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050c6:	00b2      	lsls	r2, r6, #2
 80050c8:	0fb3      	lsrs	r3, r6, #30
 80050ca:	f7fb fddd 	bl	8000c88 <__aeabi_uldivmod>
 80050ce:	2264      	movs	r2, #100	; 0x64
 80050d0:	fbb0 f1f2 	udiv	r1, r0, r2
 80050d4:	fb02 0311 	mls	r3, r2, r1, r0
 80050d8:	011b      	lsls	r3, r3, #4
 80050da:	3332      	adds	r3, #50	; 0x32
 80050dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80050e0:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80050e4:	e7ea      	b.n	80050bc <UART_SetConfig+0x8c>
 80050e6:	bf00      	nop
 80050e8:	40011000 	.word	0x40011000

080050ec <UART_WaitOnFlagUntilTimeout.constprop.0>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
 80050ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ee:	4604      	mov	r4, r0
 80050f0:	460e      	mov	r6, r1
 80050f2:	4617      	mov	r7, r2
 80050f4:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050f6:	6822      	ldr	r2, [r4, #0]
 80050f8:	6813      	ldr	r3, [r2, #0]
 80050fa:	ea36 0303 	bics.w	r3, r6, r3
 80050fe:	d101      	bne.n	8005104 <UART_WaitOnFlagUntilTimeout.constprop.0+0x18>
  return HAL_OK;
 8005100:	2000      	movs	r0, #0
 8005102:	e028      	b.n	8005156 <UART_WaitOnFlagUntilTimeout.constprop.0+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8005104:	1c6b      	adds	r3, r5, #1
 8005106:	d0f7      	beq.n	80050f8 <UART_WaitOnFlagUntilTimeout.constprop.0+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005108:	b125      	cbz	r5, 8005114 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
 800510a:	f7fd fa4b 	bl	80025a4 <HAL_GetTick>
 800510e:	1bc0      	subs	r0, r0, r7
 8005110:	4285      	cmp	r5, r0
 8005112:	d2f0      	bcs.n	80050f6 <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005114:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005116:	f102 030c 	add.w	r3, r2, #12
 800511a:	e853 3f00 	ldrex	r3, [r3]
 800511e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005122:	320c      	adds	r2, #12
 8005124:	e842 3000 	strex	r0, r3, [r2]
   return(result);
 8005128:	6821      	ldr	r1, [r4, #0]
 800512a:	2800      	cmp	r0, #0
 800512c:	d1f2      	bne.n	8005114 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512e:	f101 0314 	add.w	r3, r1, #20
 8005132:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005136:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800513a:	f101 0014 	add.w	r0, r1, #20
 800513e:	e840 3200 	strex	r2, r3, [r0]
 8005142:	2a00      	cmp	r2, #0
 8005144:	d1f3      	bne.n	800512e <UART_WaitOnFlagUntilTimeout.constprop.0+0x42>
        huart->gState  = HAL_UART_STATE_READY;
 8005146:	2320      	movs	r3, #32
 8005148:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        __HAL_UNLOCK(huart);
 800514c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        huart->RxState = HAL_UART_STATE_READY;
 8005150:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        __HAL_UNLOCK(huart);
 8005154:	2003      	movs	r0, #3
}
 8005156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005158 <HAL_UART_Init>:
{
 8005158:	b510      	push	{r4, lr}
  if (huart == NULL)
 800515a:	4604      	mov	r4, r0
 800515c:	b340      	cbz	r0, 80051b0 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800515e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005162:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005166:	b91b      	cbnz	r3, 8005170 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8005168:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 800516c:	f7fd f93c 	bl	80023e8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8005170:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005172:	2324      	movs	r3, #36	; 0x24
 8005174:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8005178:	68d3      	ldr	r3, [r2, #12]
 800517a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800517e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8005180:	4620      	mov	r0, r4
 8005182:	f7ff ff55 	bl	8005030 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005186:	6823      	ldr	r3, [r4, #0]
 8005188:	691a      	ldr	r2, [r3, #16]
 800518a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800518e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005190:	695a      	ldr	r2, [r3, #20]
 8005192:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005196:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8005198:	68da      	ldr	r2, [r3, #12]
 800519a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800519e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051a0:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80051a2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051a4:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80051a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80051aa:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 80051ae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80051b0:	2001      	movs	r0, #1
 80051b2:	e7fc      	b.n	80051ae <HAL_UART_Init+0x56>

080051b4 <HAL_UART_Transmit>:
{
 80051b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051b6:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80051b8:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
{
 80051bc:	9300      	str	r3, [sp, #0]
  if (huart->gState == HAL_UART_STATE_READY)
 80051be:	2a20      	cmp	r2, #32
{
 80051c0:	4604      	mov	r4, r0
 80051c2:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 80051c4:	d149      	bne.n	800525a <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 80051c6:	2900      	cmp	r1, #0
 80051c8:	d045      	beq.n	8005256 <HAL_UART_Transmit+0xa2>
 80051ca:	2f00      	cmp	r7, #0
 80051cc:	d043      	beq.n	8005256 <HAL_UART_Transmit+0xa2>
    __HAL_LOCK(huart);
 80051ce:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80051d2:	2a01      	cmp	r2, #1
 80051d4:	d041      	beq.n	800525a <HAL_UART_Transmit+0xa6>
 80051d6:	2201      	movs	r2, #1
 80051d8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051dc:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051de:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051e0:	6405      	str	r5, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051e2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    tickstart = HAL_GetTick();
 80051e6:	f7fd f9dd 	bl	80025a4 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051ea:	68a1      	ldr	r1, [r4, #8]
 80051ec:	9b00      	ldr	r3, [sp, #0]
    huart->TxXferSize = Size;
 80051ee:	84a7      	strh	r7, [r4, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051f0:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80051f4:	4602      	mov	r2, r0
    huart->TxXferCount = Size;
 80051f6:	84e7      	strh	r7, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051f8:	d103      	bne.n	8005202 <HAL_UART_Transmit+0x4e>
 80051fa:	6921      	ldr	r1, [r4, #16]
 80051fc:	b909      	cbnz	r1, 8005202 <HAL_UART_Transmit+0x4e>
 80051fe:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8005200:	460e      	mov	r6, r1
    __HAL_UNLOCK(huart);
 8005202:	2100      	movs	r1, #0
 8005204:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 8005208:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 800520a:	b289      	uxth	r1, r1
 800520c:	b941      	cbnz	r1, 8005220 <HAL_UART_Transmit+0x6c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800520e:	2140      	movs	r1, #64	; 0x40
 8005210:	4620      	mov	r0, r4
 8005212:	f7ff ff6b 	bl	80050ec <UART_WaitOnFlagUntilTimeout.constprop.0>
 8005216:	b960      	cbnz	r0, 8005232 <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 8005218:	2320      	movs	r3, #32
 800521a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 800521e:	e009      	b.n	8005234 <HAL_UART_Transmit+0x80>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005220:	2180      	movs	r1, #128	; 0x80
 8005222:	4620      	mov	r0, r4
 8005224:	e9cd 2300 	strd	r2, r3, [sp]
 8005228:	f7ff ff60 	bl	80050ec <UART_WaitOnFlagUntilTimeout.constprop.0>
 800522c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005230:	b110      	cbz	r0, 8005238 <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 8005232:	2003      	movs	r0, #3
}
 8005234:	b003      	add	sp, #12
 8005236:	bdf0      	pop	{r4, r5, r6, r7, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005238:	6820      	ldr	r0, [r4, #0]
      if (pdata8bits == NULL)
 800523a:	b94e      	cbnz	r6, 8005250 <HAL_UART_Transmit+0x9c>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800523c:	f835 1b02 	ldrh.w	r1, [r5], #2
 8005240:	f3c1 0108 	ubfx	r1, r1, #0, #9
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005244:	6041      	str	r1, [r0, #4]
      huart->TxXferCount--;
 8005246:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8005248:	3901      	subs	r1, #1
 800524a:	b289      	uxth	r1, r1
 800524c:	84e1      	strh	r1, [r4, #38]	; 0x26
 800524e:	e7db      	b.n	8005208 <HAL_UART_Transmit+0x54>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005250:	f816 1b01 	ldrb.w	r1, [r6], #1
 8005254:	e7f6      	b.n	8005244 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8005256:	2001      	movs	r0, #1
 8005258:	e7ec      	b.n	8005234 <HAL_UART_Transmit+0x80>
    return HAL_BUSY;
 800525a:	2002      	movs	r0, #2
 800525c:	e7ea      	b.n	8005234 <HAL_UART_Transmit+0x80>

0800525e <HAL_UART_TxCpltCallback>:
 800525e:	4770      	bx	lr

08005260 <HAL_UART_ErrorCallback>:
 8005260:	4770      	bx	lr

08005262 <UART_DMAAbortOnError>:
{
 8005262:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005264:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8005266:	2300      	movs	r3, #0
 8005268:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800526a:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800526c:	f7ff fff8 	bl	8005260 <HAL_UART_ErrorCallback>
}
 8005270:	bd08      	pop	{r3, pc}

08005272 <HAL_UARTEx_RxEventCallback>:
}
 8005272:	4770      	bx	lr

08005274 <UART_Receive_IT.part.0.isra.0>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8005274:	b507      	push	{r0, r1, r2, lr}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005276:	6881      	ldr	r1, [r0, #8]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005278:	6a83      	ldr	r3, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800527a:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800527c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8005280:	d13e      	bne.n	8005300 <UART_Receive_IT.part.0.isra.0+0x8c>
 8005282:	6901      	ldr	r1, [r0, #16]
 8005284:	2900      	cmp	r1, #0
 8005286:	d13e      	bne.n	8005306 <UART_Receive_IT.part.0.isra.0+0x92>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005288:	6852      	ldr	r2, [r2, #4]
 800528a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800528e:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 1U;
 8005292:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8005294:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8005296:	3b01      	subs	r3, #1
 8005298:	b29b      	uxth	r3, r3
 800529a:	85c3      	strh	r3, [r0, #46]	; 0x2e
 800529c:	2b00      	cmp	r3, #0
 800529e:	d12c      	bne.n	80052fa <UART_Receive_IT.part.0.isra.0+0x86>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80052a0:	6802      	ldr	r2, [r0, #0]
 80052a2:	68d1      	ldr	r1, [r2, #12]
 80052a4:	f021 0120 	bic.w	r1, r1, #32
 80052a8:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80052aa:	68d1      	ldr	r1, [r2, #12]
 80052ac:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80052b0:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80052b2:	6951      	ldr	r1, [r2, #20]
 80052b4:	f021 0101 	bic.w	r1, r1, #1
 80052b8:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80052ba:	2220      	movs	r2, #32
 80052bc:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052c0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80052c2:	2a01      	cmp	r2, #1
 80052c4:	6802      	ldr	r2, [r0, #0]
 80052c6:	d128      	bne.n	800531a <UART_Receive_IT.part.0.isra.0+0xa6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052c8:	6303      	str	r3, [r0, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ca:	f102 030c 	add.w	r3, r2, #12
 80052ce:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052d2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d6:	f102 0c0c 	add.w	ip, r2, #12
 80052da:	e84c 3100 	strex	r1, r3, [ip]
 80052de:	2900      	cmp	r1, #0
 80052e0:	d1f3      	bne.n	80052ca <UART_Receive_IT.part.0.isra.0+0x56>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80052e2:	6813      	ldr	r3, [r2, #0]
 80052e4:	06db      	lsls	r3, r3, #27
 80052e6:	d505      	bpl.n	80052f4 <UART_Receive_IT.part.0.isra.0+0x80>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052e8:	9101      	str	r1, [sp, #4]
 80052ea:	6813      	ldr	r3, [r2, #0]
 80052ec:	9301      	str	r3, [sp, #4]
 80052ee:	6853      	ldr	r3, [r2, #4]
 80052f0:	9301      	str	r3, [sp, #4]
 80052f2:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80052f4:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 80052f6:	f7ff ffbc 	bl	8005272 <HAL_UARTEx_RxEventCallback>
}
 80052fa:	b003      	add	sp, #12
 80052fc:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005300:	b939      	cbnz	r1, 8005312 <UART_Receive_IT.part.0.isra.0+0x9e>
 8005302:	6901      	ldr	r1, [r0, #16]
 8005304:	b929      	cbnz	r1, 8005312 <UART_Receive_IT.part.0.isra.0+0x9e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005306:	6852      	ldr	r2, [r2, #4]
 8005308:	b2d2      	uxtb	r2, r2
 800530a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 800530c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800530e:	3301      	adds	r3, #1
 8005310:	e7bf      	b.n	8005292 <UART_Receive_IT.part.0.isra.0+0x1e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005312:	6852      	ldr	r2, [r2, #4]
 8005314:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005318:	e7f7      	b.n	800530a <UART_Receive_IT.part.0.isra.0+0x96>
        HAL_UART_RxCpltCallback(huart);
 800531a:	f002 fe1d 	bl	8007f58 <HAL_UART_RxCpltCallback>
 800531e:	e7ec      	b.n	80052fa <UART_Receive_IT.part.0.isra.0+0x86>

08005320 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005320:	6803      	ldr	r3, [r0, #0]
{
 8005322:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005324:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005326:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005328:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800532a:	f012 0f0f 	tst.w	r2, #15
{
 800532e:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8005330:	d10c      	bne.n	800534c <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005332:	0695      	lsls	r5, r2, #26
 8005334:	d570      	bpl.n	8005418 <HAL_UART_IRQHandler+0xf8>
 8005336:	068d      	lsls	r5, r1, #26
 8005338:	d56e      	bpl.n	8005418 <HAL_UART_IRQHandler+0xf8>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800533a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800533e:	2b22      	cmp	r3, #34	; 0x22
 8005340:	d164      	bne.n	800540c <HAL_UART_IRQHandler+0xec>
}
 8005342:	b003      	add	sp, #12
 8005344:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005348:	f7ff bf94 	b.w	8005274 <UART_Receive_IT.part.0.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800534c:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005350:	f401 7590 	and.w	r5, r1, #288	; 0x120
 8005354:	4305      	orrs	r5, r0
 8005356:	d05f      	beq.n	8005418 <HAL_UART_IRQHandler+0xf8>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005358:	07d5      	lsls	r5, r2, #31
 800535a:	d505      	bpl.n	8005368 <HAL_UART_IRQHandler+0x48>
 800535c:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800535e:	bf42      	ittt	mi
 8005360:	6c23      	ldrmi	r3, [r4, #64]	; 0x40
 8005362:	f043 0301 	orrmi.w	r3, r3, #1
 8005366:	6423      	strmi	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005368:	0755      	lsls	r5, r2, #29
 800536a:	d504      	bpl.n	8005376 <HAL_UART_IRQHandler+0x56>
 800536c:	b118      	cbz	r0, 8005376 <HAL_UART_IRQHandler+0x56>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800536e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005370:	f043 0302 	orr.w	r3, r3, #2
 8005374:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005376:	0793      	lsls	r3, r2, #30
 8005378:	d504      	bpl.n	8005384 <HAL_UART_IRQHandler+0x64>
 800537a:	b118      	cbz	r0, 8005384 <HAL_UART_IRQHandler+0x64>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800537c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800537e:	f043 0304 	orr.w	r3, r3, #4
 8005382:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005384:	0715      	lsls	r5, r2, #28
 8005386:	d507      	bpl.n	8005398 <HAL_UART_IRQHandler+0x78>
 8005388:	f001 0320 	and.w	r3, r1, #32
 800538c:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800538e:	bf1e      	ittt	ne
 8005390:	6c23      	ldrne	r3, [r4, #64]	; 0x40
 8005392:	f043 0308 	orrne.w	r3, r3, #8
 8005396:	6423      	strne	r3, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005398:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800539a:	2b00      	cmp	r3, #0
 800539c:	d036      	beq.n	800540c <HAL_UART_IRQHandler+0xec>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800539e:	0690      	lsls	r0, r2, #26
 80053a0:	d508      	bpl.n	80053b4 <HAL_UART_IRQHandler+0x94>
 80053a2:	068a      	lsls	r2, r1, #26
 80053a4:	d506      	bpl.n	80053b4 <HAL_UART_IRQHandler+0x94>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053a6:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80053aa:	2b22      	cmp	r3, #34	; 0x22
 80053ac:	d102      	bne.n	80053b4 <HAL_UART_IRQHandler+0x94>
 80053ae:	4620      	mov	r0, r4
 80053b0:	f7ff ff60 	bl	8005274 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053b4:	6823      	ldr	r3, [r4, #0]
 80053b6:	695b      	ldr	r3, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053b8:	6c25      	ldr	r5, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053be:	f005 0508 	and.w	r5, r5, #8
 80053c2:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 80053c4:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053c6:	d023      	beq.n	8005410 <HAL_UART_IRQHandler+0xf0>
        UART_EndRxTransfer(huart);
 80053c8:	f7ff fe04 	bl	8004fd4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053cc:	6822      	ldr	r2, [r4, #0]
 80053ce:	6953      	ldr	r3, [r2, #20]
 80053d0:	065b      	lsls	r3, r3, #25
 80053d2:	d518      	bpl.n	8005406 <HAL_UART_IRQHandler+0xe6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d4:	f102 0314 	add.w	r3, r2, #20
 80053d8:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e0:	f102 0014 	add.w	r0, r2, #20
 80053e4:	e840 3100 	strex	r1, r3, [r0]
 80053e8:	2900      	cmp	r1, #0
 80053ea:	d1f3      	bne.n	80053d4 <HAL_UART_IRQHandler+0xb4>
          if (huart->hdmarx != NULL)
 80053ec:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80053ee:	b150      	cbz	r0, 8005406 <HAL_UART_IRQHandler+0xe6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053f0:	4b72      	ldr	r3, [pc, #456]	; (80055bc <HAL_UART_IRQHandler+0x29c>)
 80053f2:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053f4:	f7fd fc7c 	bl	8002cf0 <HAL_DMA_Abort_IT>
 80053f8:	b140      	cbz	r0, 800540c <HAL_UART_IRQHandler+0xec>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053fa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80053fc:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 80053fe:	b003      	add	sp, #12
 8005400:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005404:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8005406:	4620      	mov	r0, r4
 8005408:	f7ff ff2a 	bl	8005260 <HAL_UART_ErrorCallback>
}
 800540c:	b003      	add	sp, #12
 800540e:	bd30      	pop	{r4, r5, pc}
        HAL_UART_ErrorCallback(huart);
 8005410:	f7ff ff26 	bl	8005260 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005414:	6425      	str	r5, [r4, #64]	; 0x40
 8005416:	e7f9      	b.n	800540c <HAL_UART_IRQHandler+0xec>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005418:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800541a:	2801      	cmp	r0, #1
 800541c:	f040 8091 	bne.w	8005542 <HAL_UART_IRQHandler+0x222>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005420:	06d5      	lsls	r5, r2, #27
 8005422:	f140 808e 	bpl.w	8005542 <HAL_UART_IRQHandler+0x222>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005426:	06c8      	lsls	r0, r1, #27
 8005428:	f140 808b 	bpl.w	8005542 <HAL_UART_IRQHandler+0x222>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800542c:	2200      	movs	r2, #0
 800542e:	9201      	str	r2, [sp, #4]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	9201      	str	r2, [sp, #4]
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	9201      	str	r2, [sp, #4]
 8005438:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800543a:	695a      	ldr	r2, [r3, #20]
 800543c:	0655      	lsls	r5, r2, #25
 800543e:	d54c      	bpl.n	80054da <HAL_UART_IRQHandler+0x1ba>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005440:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005442:	680a      	ldr	r2, [r1, #0]
 8005444:	6852      	ldr	r2, [r2, #4]
 8005446:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8005448:	2a00      	cmp	r2, #0
 800544a:	d0df      	beq.n	800540c <HAL_UART_IRQHandler+0xec>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800544c:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 800544e:	4290      	cmp	r0, r2
 8005450:	d9dc      	bls.n	800540c <HAL_UART_IRQHandler+0xec>
        huart->RxXferCount = nb_remaining_rx_data;
 8005452:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005454:	69ca      	ldr	r2, [r1, #28]
 8005456:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800545a:	d036      	beq.n	80054ca <HAL_UART_IRQHandler+0x1aa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545c:	f103 020c 	add.w	r2, r3, #12
 8005460:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005464:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005468:	f103 000c 	add.w	r0, r3, #12
 800546c:	e840 2100 	strex	r1, r2, [r0]
 8005470:	2900      	cmp	r1, #0
 8005472:	d1f3      	bne.n	800545c <HAL_UART_IRQHandler+0x13c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005474:	f103 0214 	add.w	r2, r3, #20
 8005478:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800547c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005480:	f103 0014 	add.w	r0, r3, #20
 8005484:	e840 2100 	strex	r1, r2, [r0]
 8005488:	2900      	cmp	r1, #0
 800548a:	d1f3      	bne.n	8005474 <HAL_UART_IRQHandler+0x154>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800548c:	f103 0214 	add.w	r2, r3, #20
 8005490:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005494:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005498:	f103 0014 	add.w	r0, r3, #20
 800549c:	e840 2100 	strex	r1, r2, [r0]
 80054a0:	2900      	cmp	r1, #0
 80054a2:	d1f3      	bne.n	800548c <HAL_UART_IRQHandler+0x16c>
          huart->RxState = HAL_UART_STATE_READY;
 80054a4:	2220      	movs	r2, #32
 80054a6:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054aa:	6321      	str	r1, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ac:	f103 020c 	add.w	r2, r3, #12
 80054b0:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054b4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b8:	f103 000c 	add.w	r0, r3, #12
 80054bc:	e840 2100 	strex	r1, r2, [r0]
 80054c0:	2900      	cmp	r1, #0
 80054c2:	d1f3      	bne.n	80054ac <HAL_UART_IRQHandler+0x18c>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054c4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80054c6:	f7fd fbcf 	bl	8002c68 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054ca:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 80054cc:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 80054ce:	1ac9      	subs	r1, r1, r3
 80054d0:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80054d2:	4620      	mov	r0, r4
 80054d4:	f7ff fecd 	bl	8005272 <HAL_UARTEx_RxEventCallback>
 80054d8:	e798      	b.n	800540c <HAL_UART_IRQHandler+0xec>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054da:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 80054dc:	b28a      	uxth	r2, r1
      if ((huart->RxXferCount > 0U)
 80054de:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 80054e0:	b289      	uxth	r1, r1
 80054e2:	2900      	cmp	r1, #0
 80054e4:	d092      	beq.n	800540c <HAL_UART_IRQHandler+0xec>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054e6:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 80054e8:	1a89      	subs	r1, r1, r2
 80054ea:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80054ec:	2900      	cmp	r1, #0
 80054ee:	d08d      	beq.n	800540c <HAL_UART_IRQHandler+0xec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f0:	f103 020c 	add.w	r2, r3, #12
 80054f4:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fc:	f103 050c 	add.w	r5, r3, #12
 8005500:	e845 2000 	strex	r0, r2, [r5]
 8005504:	2800      	cmp	r0, #0
 8005506:	d1f3      	bne.n	80054f0 <HAL_UART_IRQHandler+0x1d0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005508:	f103 0214 	add.w	r2, r3, #20
 800550c:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005510:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005514:	f103 0514 	add.w	r5, r3, #20
 8005518:	e845 2000 	strex	r0, r2, [r5]
 800551c:	2800      	cmp	r0, #0
 800551e:	d1f3      	bne.n	8005508 <HAL_UART_IRQHandler+0x1e8>
        huart->RxState = HAL_UART_STATE_READY;
 8005520:	2220      	movs	r2, #32
 8005522:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005526:	6320      	str	r0, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005528:	f103 020c 	add.w	r2, r3, #12
 800552c:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005530:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005534:	f103 050c 	add.w	r5, r3, #12
 8005538:	e845 2000 	strex	r0, r2, [r5]
 800553c:	2800      	cmp	r0, #0
 800553e:	d1f3      	bne.n	8005528 <HAL_UART_IRQHandler+0x208>
 8005540:	e7c7      	b.n	80054d2 <HAL_UART_IRQHandler+0x1b2>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005542:	0610      	lsls	r0, r2, #24
 8005544:	d528      	bpl.n	8005598 <HAL_UART_IRQHandler+0x278>
 8005546:	060d      	lsls	r5, r1, #24
 8005548:	d526      	bpl.n	8005598 <HAL_UART_IRQHandler+0x278>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800554a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800554e:	2a21      	cmp	r2, #33	; 0x21
 8005550:	f47f af5c 	bne.w	800540c <HAL_UART_IRQHandler+0xec>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005554:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005556:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005558:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800555c:	d117      	bne.n	800558e <HAL_UART_IRQHandler+0x26e>
 800555e:	6921      	ldr	r1, [r4, #16]
 8005560:	b9a9      	cbnz	r1, 800558e <HAL_UART_IRQHandler+0x26e>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005562:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005566:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800556a:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800556c:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 800556e:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8005570:	3a01      	subs	r2, #1
 8005572:	b292      	uxth	r2, r2
 8005574:	84e2      	strh	r2, [r4, #38]	; 0x26
 8005576:	2a00      	cmp	r2, #0
 8005578:	f47f af48 	bne.w	800540c <HAL_UART_IRQHandler+0xec>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800557c:	68da      	ldr	r2, [r3, #12]
 800557e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005582:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005584:	68da      	ldr	r2, [r3, #12]
 8005586:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800558a:	60da      	str	r2, [r3, #12]
 800558c:	e73e      	b.n	800540c <HAL_UART_IRQHandler+0xec>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800558e:	1c51      	adds	r1, r2, #1
 8005590:	6221      	str	r1, [r4, #32]
 8005592:	7812      	ldrb	r2, [r2, #0]
 8005594:	605a      	str	r2, [r3, #4]
 8005596:	e7ea      	b.n	800556e <HAL_UART_IRQHandler+0x24e>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005598:	0650      	lsls	r0, r2, #25
 800559a:	f57f af37 	bpl.w	800540c <HAL_UART_IRQHandler+0xec>
 800559e:	064a      	lsls	r2, r1, #25
 80055a0:	f57f af34 	bpl.w	800540c <HAL_UART_IRQHandler+0xec>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055a4:	68da      	ldr	r2, [r3, #12]
 80055a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055aa:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80055ac:	2320      	movs	r3, #32
 80055ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 80055b2:	4620      	mov	r0, r4
 80055b4:	f7ff fe53 	bl	800525e <HAL_UART_TxCpltCallback>
  return HAL_OK;
 80055b8:	e728      	b.n	800540c <HAL_UART_IRQHandler+0xec>
 80055ba:	bf00      	nop
 80055bc:	08005263 	.word	0x08005263

080055c0 <UART_Start_Receive_IT>:
  huart->RxXferCount = Size;
 80055c0:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055c2:	2300      	movs	r3, #0
  huart->RxXferSize = Size;
 80055c4:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055c6:	2222      	movs	r2, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055c8:	6403      	str	r3, [r0, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055ca:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  if (huart->Init.Parity != UART_PARITY_NONE)
 80055ce:	6902      	ldr	r2, [r0, #16]
  __HAL_UNLOCK(huart);
 80055d0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  huart->pRxBuffPtr = pData;
 80055d4:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80055d6:	6803      	ldr	r3, [r0, #0]
  if (huart->Init.Parity != UART_PARITY_NONE)
 80055d8:	b11a      	cbz	r2, 80055e2 <UART_Start_Receive_IT+0x22>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80055da:	68da      	ldr	r2, [r3, #12]
 80055dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055e0:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80055e2:	695a      	ldr	r2, [r3, #20]
 80055e4:	f042 0201 	orr.w	r2, r2, #1
 80055e8:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80055ea:	68da      	ldr	r2, [r3, #12]
 80055ec:	f042 0220 	orr.w	r2, r2, #32
 80055f0:	60da      	str	r2, [r3, #12]
}
 80055f2:	2000      	movs	r0, #0
 80055f4:	4770      	bx	lr

080055f6 <HAL_UART_Receive_IT>:
{
 80055f6:	b470      	push	{r4, r5, r6}
  if (huart->RxState == HAL_UART_STATE_READY)
 80055f8:	f890 603e 	ldrb.w	r6, [r0, #62]	; 0x3e
 80055fc:	2e20      	cmp	r6, #32
 80055fe:	d110      	bne.n	8005622 <HAL_UART_Receive_IT+0x2c>
    if ((pData == NULL) || (Size == 0U))
 8005600:	b161      	cbz	r1, 800561c <HAL_UART_Receive_IT+0x26>
 8005602:	b15a      	cbz	r2, 800561c <HAL_UART_Receive_IT+0x26>
    __HAL_LOCK(huart);
 8005604:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8005608:	2c01      	cmp	r4, #1
 800560a:	d00a      	beq.n	8005622 <HAL_UART_Receive_IT+0x2c>
 800560c:	2401      	movs	r4, #1
 800560e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005612:	2400      	movs	r4, #0
 8005614:	6304      	str	r4, [r0, #48]	; 0x30
}
 8005616:	bc70      	pop	{r4, r5, r6}
    return (UART_Start_Receive_IT(huart, pData, Size));
 8005618:	f7ff bfd2 	b.w	80055c0 <UART_Start_Receive_IT>
      return HAL_ERROR;
 800561c:	2001      	movs	r0, #1
}
 800561e:	bc70      	pop	{r4, r5, r6}
 8005620:	4770      	bx	lr
    return HAL_BUSY;
 8005622:	2002      	movs	r0, #2
 8005624:	e7fb      	b.n	800561e <HAL_UART_Receive_IT+0x28>

08005626 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8005626:	b084      	sub	sp, #16
 8005628:	b510      	push	{r4, lr}
 800562a:	ac03      	add	r4, sp, #12
 800562c:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8005630:	460b      	mov	r3, r1
 8005632:	9904      	ldr	r1, [sp, #16]
             Init.HardwareFlowControl |\
             Init.ClockDiv
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8005634:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 8005636:	430b      	orrs	r3, r1
             Init.ClockBypass         |\
 8005638:	9905      	ldr	r1, [sp, #20]
 800563a:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 800563c:	9906      	ldr	r1, [sp, #24]
 800563e:	430b      	orrs	r3, r1
             Init.BusWide             |\
 8005640:	9907      	ldr	r1, [sp, #28]
 8005642:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 8005644:	9908      	ldr	r1, [sp, #32]

  return HAL_OK;
}
 8005646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800564a:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.HardwareFlowControl |\
 800564e:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8005650:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8005654:	4313      	orrs	r3, r2
 8005656:	6043      	str	r3, [r0, #4]
}
 8005658:	b004      	add	sp, #16
 800565a:	2000      	movs	r0, #0
 800565c:	4770      	bx	lr

0800565e <SDIO_ReadFIFO>:
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800565e:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 8005662:	4770      	bx	lr

08005664 <SDIO_WriteFIFO>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8005664:	680b      	ldr	r3, [r1, #0]
 8005666:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80

  return HAL_OK;
}
 800566a:	2000      	movs	r0, #0
 800566c:	4770      	bx	lr

0800566e <SDIO_PowerState_ON>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800566e:	2303      	movs	r3, #3
 8005670:	6003      	str	r3, [r0, #0]

  return HAL_OK;
}
 8005672:	2000      	movs	r0, #0
 8005674:	4770      	bx	lr

08005676 <SDIO_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8005676:	6800      	ldr	r0, [r0, #0]
}
 8005678:	f000 0003 	and.w	r0, r0, #3
 800567c:	4770      	bx	lr

0800567e <SDIO_SendCommand>:
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800567e:	680b      	ldr	r3, [r1, #0]
{
 8005680:	b510      	push	{r4, lr}
  SDIOx->ARG = Command->Argument;
 8005682:	6083      	str	r3, [r0, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005684:	e9d1 3401 	ldrd	r3, r4, [r1, #4]
                       Command->Response         |\
                       Command->WaitForInterrupt |\
                       Command->CPSM);
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8005688:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800568a:	4323      	orrs	r3, r4
                       Command->Response         |\
 800568c:	68cc      	ldr	r4, [r1, #12]
                       Command->WaitForInterrupt |\
 800568e:	6909      	ldr	r1, [r1, #16]
                       Command->Response         |\
 8005690:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8005692:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
                       Command->WaitForInterrupt |\
 8005696:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8005698:	f022 020f 	bic.w	r2, r2, #15
 800569c:	4313      	orrs	r3, r2
 800569e:	60c3      	str	r3, [r0, #12]
  
  return HAL_OK;  
}
 80056a0:	2000      	movs	r0, #0
 80056a2:	bd10      	pop	{r4, pc}

080056a4 <SDIO_GetResponse>:

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80056a4:	3014      	adds	r0, #20
  
  return (*(__IO uint32_t *) tmp);
 80056a6:	5840      	ldr	r0, [r0, r1]
}  
 80056a8:	4770      	bx	lr

080056aa <SDIO_ConfigData>:
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80056aa:	680b      	ldr	r3, [r1, #0]
{
 80056ac:	b510      	push	{r4, lr}
  SDIOx->DTIMER = Data->DataTimeOut;
 80056ae:	6243      	str	r3, [r0, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80056b0:	684b      	ldr	r3, [r1, #4]
 80056b2:	6283      	str	r3, [r0, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80056b4:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
 80056b8:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 80056ba:	690c      	ldr	r4, [r1, #16]
                       Data->TransferMode  |\
                       Data->DPSM);
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80056bc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
                       Data->TransferMode  |\
 80056be:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 80056c0:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 80056c2:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80056c4:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 80056c8:	4313      	orrs	r3, r2
 80056ca:	62c3      	str	r3, [r0, #44]	; 0x2c

  return HAL_OK;

}
 80056cc:	2000      	movs	r0, #0
 80056ce:	bd10      	pop	{r4, pc}

080056d0 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80056d0:	b510      	push	{r4, lr}
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80056d2:	2300      	movs	r3, #0
{
 80056d4:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80056d6:	e9cd 3301 	strd	r3, r3, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80056da:	e9cd 3303 	strd	r3, r3, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80056de:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80056e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056e4:	9305      	str	r3, [sp, #20]
{
 80056e6:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80056e8:	f7ff ffc9 	bl	800567e <SDIO_SendCommand>
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80056ec:	4b0a      	ldr	r3, [pc, #40]	; (8005718 <SDMMC_CmdGoIdleState+0x48>)
 80056ee:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80056f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80056fc:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80056fe:	3b01      	subs	r3, #1
 8005700:	d307      	bcc.n	8005712 <SDMMC_CmdGoIdleState+0x42>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8005702:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005704:	0612      	lsls	r2, r2, #24
 8005706:	d5fa      	bpl.n	80056fe <SDMMC_CmdGoIdleState+0x2e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005708:	23c5      	movs	r3, #197	; 0xc5
 800570a:	63a3      	str	r3, [r4, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800570c:	2000      	movs	r0, #0
}
 800570e:	b006      	add	sp, #24
 8005710:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8005712:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8005716:	e7fa      	b.n	800570e <SDMMC_CmdGoIdleState+0x3e>
 8005718:	20000008 	.word	0x20000008

0800571c <SDMMC_GetCmdResp1>:
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800571c:	4b45      	ldr	r3, [pc, #276]	; (8005834 <SDMMC_GetCmdResp1+0x118>)
{
 800571e:	b510      	push	{r4, lr}
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005720:	681b      	ldr	r3, [r3, #0]
{
 8005722:	4604      	mov	r4, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005724:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8005728:	fbb3 f3f0 	udiv	r3, r3, r0
 800572c:	435a      	muls	r2, r3
    if (count-- == 0U)
 800572e:	2a00      	cmp	r2, #0
 8005730:	d049      	beq.n	80057c6 <SDMMC_GetCmdResp1+0xaa>
    sta_reg = SDIOx->STA;
 8005732:	6b63      	ldr	r3, [r4, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005734:	f013 0f45 	tst.w	r3, #69	; 0x45
 8005738:	d007      	beq.n	800574a <SDMMC_GetCmdResp1+0x2e>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800573a:	051b      	lsls	r3, r3, #20
 800573c:	d405      	bmi.n	800574a <SDMMC_GetCmdResp1+0x2e>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800573e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005740:	0758      	lsls	r0, r3, #29
 8005742:	d504      	bpl.n	800574e <SDMMC_GetCmdResp1+0x32>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005744:	2004      	movs	r0, #4
 8005746:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8005748:	bd10      	pop	{r4, pc}
 800574a:	3a01      	subs	r2, #1
 800574c:	e7ef      	b.n	800572e <SDMMC_GetCmdResp1+0x12>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800574e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005750:	f010 0001 	ands.w	r0, r0, #1
 8005754:	d002      	beq.n	800575c <SDMMC_GetCmdResp1+0x40>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005756:	2301      	movs	r3, #1
 8005758:	63a3      	str	r3, [r4, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800575a:	e7f5      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800575c:	23c5      	movs	r3, #197	; 0xc5
 800575e:	63a3      	str	r3, [r4, #56]	; 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8005760:	6923      	ldr	r3, [r4, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005762:	b2db      	uxtb	r3, r3
 8005764:	4299      	cmp	r1, r3
 8005766:	d131      	bne.n	80057cc <SDMMC_GetCmdResp1+0xb0>
  return (*(__IO uint32_t *) tmp);
 8005768:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800576a:	4833      	ldr	r0, [pc, #204]	; (8005838 <SDMMC_GetCmdResp1+0x11c>)
 800576c:	4018      	ands	r0, r3
 800576e:	2800      	cmp	r0, #0
 8005770:	d0ea      	beq.n	8005748 <SDMMC_GetCmdResp1+0x2c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8005772:	2b00      	cmp	r3, #0
 8005774:	db2c      	blt.n	80057d0 <SDMMC_GetCmdResp1+0xb4>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8005776:	005a      	lsls	r2, r3, #1
 8005778:	d42d      	bmi.n	80057d6 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800577a:	009c      	lsls	r4, r3, #2
 800577c:	d42d      	bmi.n	80057da <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800577e:	00d9      	lsls	r1, r3, #3
 8005780:	d42d      	bmi.n	80057de <SDMMC_GetCmdResp1+0xc2>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005782:	011a      	lsls	r2, r3, #4
 8005784:	d42e      	bmi.n	80057e4 <SDMMC_GetCmdResp1+0xc8>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8005786:	015c      	lsls	r4, r3, #5
 8005788:	d42f      	bmi.n	80057ea <SDMMC_GetCmdResp1+0xce>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800578a:	01d9      	lsls	r1, r3, #7
 800578c:	d430      	bmi.n	80057f0 <SDMMC_GetCmdResp1+0xd4>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800578e:	021a      	lsls	r2, r3, #8
 8005790:	d431      	bmi.n	80057f6 <SDMMC_GetCmdResp1+0xda>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8005792:	025c      	lsls	r4, r3, #9
 8005794:	d432      	bmi.n	80057fc <SDMMC_GetCmdResp1+0xe0>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8005796:	0299      	lsls	r1, r3, #10
 8005798:	d433      	bmi.n	8005802 <SDMMC_GetCmdResp1+0xe6>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800579a:	02da      	lsls	r2, r3, #11
 800579c:	d434      	bmi.n	8005808 <SDMMC_GetCmdResp1+0xec>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800579e:	035c      	lsls	r4, r3, #13
 80057a0:	d435      	bmi.n	800580e <SDMMC_GetCmdResp1+0xf2>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80057a2:	0399      	lsls	r1, r3, #14
 80057a4:	d436      	bmi.n	8005814 <SDMMC_GetCmdResp1+0xf8>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80057a6:	03da      	lsls	r2, r3, #15
 80057a8:	d437      	bmi.n	800581a <SDMMC_GetCmdResp1+0xfe>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80057aa:	041c      	lsls	r4, r3, #16
 80057ac:	d438      	bmi.n	8005820 <SDMMC_GetCmdResp1+0x104>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80057ae:	0459      	lsls	r1, r3, #17
 80057b0:	d439      	bmi.n	8005826 <SDMMC_GetCmdResp1+0x10a>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80057b2:	049a      	lsls	r2, r3, #18
 80057b4:	d43a      	bmi.n	800582c <SDMMC_GetCmdResp1+0x110>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80057b6:	f013 0f08 	tst.w	r3, #8
 80057ba:	bf14      	ite	ne
 80057bc:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 80057c0:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80057c4:	e7c0      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
      return SDMMC_ERROR_TIMEOUT;
 80057c6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80057ca:	e7bd      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80057cc:	2001      	movs	r0, #1
 80057ce:	e7bb      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80057d0:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80057d4:	e7b8      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80057d6:	2040      	movs	r0, #64	; 0x40
 80057d8:	e7b6      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80057da:	2080      	movs	r0, #128	; 0x80
 80057dc:	e7b4      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80057de:	f44f 7080 	mov.w	r0, #256	; 0x100
 80057e2:	e7b1      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80057e4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80057e8:	e7ae      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80057ea:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80057ee:	e7ab      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80057f0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80057f4:	e7a8      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_COM_CRC_FAILED;
 80057f6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80057fa:	e7a5      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 80057fc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005800:	e7a2      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8005802:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005806:	e79f      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CC_ERR;
 8005808:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800580c:	e79c      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800580e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005812:	e799      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005814:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005818:	e796      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800581a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800581e:	e793      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005820:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005824:	e790      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005826:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800582a:	e78d      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_RESET;
 800582c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8005830:	e78a      	b.n	8005748 <SDMMC_GetCmdResp1+0x2c>
 8005832:	bf00      	nop
 8005834:	20000008 	.word	0x20000008
 8005838:	fdffe008 	.word	0xfdffe008

0800583c <SDMMC_CmdBlockLength>:
{
 800583c:	b530      	push	{r4, r5, lr}
 800583e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005840:	2510      	movs	r5, #16
 8005842:	2340      	movs	r3, #64	; 0x40
 8005844:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 8005848:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800584a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800584e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005850:	2200      	movs	r2, #0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005852:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005854:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005858:	f7ff ff11 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800585c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005860:	4629      	mov	r1, r5
 8005862:	4620      	mov	r0, r4
 8005864:	f7ff ff5a 	bl	800571c <SDMMC_GetCmdResp1>
}
 8005868:	b007      	add	sp, #28
 800586a:	bd30      	pop	{r4, r5, pc}

0800586c <SDMMC_CmdReadSingleBlock>:
{
 800586c:	b530      	push	{r4, r5, lr}
 800586e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005870:	2511      	movs	r5, #17
 8005872:	2340      	movs	r3, #64	; 0x40
 8005874:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 8005878:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800587a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800587e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005880:	2200      	movs	r2, #0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005882:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005884:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005888:	f7ff fef9 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800588c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005890:	4629      	mov	r1, r5
 8005892:	4620      	mov	r0, r4
 8005894:	f7ff ff42 	bl	800571c <SDMMC_GetCmdResp1>
}
 8005898:	b007      	add	sp, #28
 800589a:	bd30      	pop	{r4, r5, pc}

0800589c <SDMMC_CmdReadMultiBlock>:
{
 800589c:	b530      	push	{r4, r5, lr}
 800589e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80058a0:	2512      	movs	r5, #18
 80058a2:	2340      	movs	r3, #64	; 0x40
 80058a4:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 80058a8:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80058aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80058ae:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80058b0:	2200      	movs	r2, #0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80058b2:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80058b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80058b8:	f7ff fee1 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80058bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80058c0:	4629      	mov	r1, r5
 80058c2:	4620      	mov	r0, r4
 80058c4:	f7ff ff2a 	bl	800571c <SDMMC_GetCmdResp1>
}
 80058c8:	b007      	add	sp, #28
 80058ca:	bd30      	pop	{r4, r5, pc}

080058cc <SDMMC_CmdWriteSingleBlock>:
{
 80058cc:	b530      	push	{r4, r5, lr}
 80058ce:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80058d0:	2518      	movs	r5, #24
 80058d2:	2340      	movs	r3, #64	; 0x40
 80058d4:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 80058d8:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80058da:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80058de:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80058e0:	2200      	movs	r2, #0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80058e2:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80058e4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80058e8:	f7ff fec9 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80058ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80058f0:	4629      	mov	r1, r5
 80058f2:	4620      	mov	r0, r4
 80058f4:	f7ff ff12 	bl	800571c <SDMMC_GetCmdResp1>
}
 80058f8:	b007      	add	sp, #28
 80058fa:	bd30      	pop	{r4, r5, pc}

080058fc <SDMMC_CmdWriteMultiBlock>:
{
 80058fc:	b530      	push	{r4, r5, lr}
 80058fe:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005900:	2519      	movs	r5, #25
 8005902:	2340      	movs	r3, #64	; 0x40
 8005904:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 8005908:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800590a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800590e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005910:	2200      	movs	r2, #0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005912:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005914:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005918:	f7ff feb1 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800591c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005920:	4629      	mov	r1, r5
 8005922:	4620      	mov	r0, r4
 8005924:	f7ff fefa 	bl	800571c <SDMMC_GetCmdResp1>
}
 8005928:	b007      	add	sp, #28
 800592a:	bd30      	pop	{r4, r5, pc}

0800592c <SDMMC_CmdStopTransfer>:
{
 800592c:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800592e:	2300      	movs	r3, #0
{
 8005930:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005932:	250c      	movs	r5, #12
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005934:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005936:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800593a:	e9cd 3501 	strd	r3, r5, [sp, #4]
{
 800593e:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005940:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005944:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005946:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005948:	f7ff fe99 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800594c:	4a03      	ldr	r2, [pc, #12]	; (800595c <SDMMC_CmdStopTransfer+0x30>)
 800594e:	4629      	mov	r1, r5
 8005950:	4620      	mov	r0, r4
 8005952:	f7ff fee3 	bl	800571c <SDMMC_GetCmdResp1>
}
 8005956:	b007      	add	sp, #28
 8005958:	bd30      	pop	{r4, r5, pc}
 800595a:	bf00      	nop
 800595c:	05f5e100 	.word	0x05f5e100

08005960 <SDMMC_CmdSelDesel>:
{
 8005960:	b530      	push	{r4, r5, lr}
 8005962:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005964:	2507      	movs	r5, #7
 8005966:	2340      	movs	r3, #64	; 0x40
 8005968:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800596c:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800596e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8005972:	9201      	str	r2, [sp, #4]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005974:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005976:	2200      	movs	r2, #0
 8005978:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800597c:	f7ff fe7f 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8005980:	f241 3288 	movw	r2, #5000	; 0x1388
 8005984:	4629      	mov	r1, r5
 8005986:	4620      	mov	r0, r4
 8005988:	f7ff fec8 	bl	800571c <SDMMC_GetCmdResp1>
}
 800598c:	b007      	add	sp, #28
 800598e:	bd30      	pop	{r4, r5, pc}

08005990 <SDMMC_CmdAppCommand>:
{
 8005990:	b530      	push	{r4, r5, lr}
 8005992:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005994:	2537      	movs	r5, #55	; 0x37
 8005996:	2340      	movs	r3, #64	; 0x40
 8005998:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800599c:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800599e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80059a2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80059a4:	2200      	movs	r2, #0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80059a6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80059a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80059ac:	f7ff fe67 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80059b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80059b4:	4629      	mov	r1, r5
 80059b6:	4620      	mov	r0, r4
 80059b8:	f7ff feb0 	bl	800571c <SDMMC_GetCmdResp1>
}
 80059bc:	b007      	add	sp, #28
 80059be:	bd30      	pop	{r4, r5, pc}

080059c0 <SDMMC_CmdBusWidth>:
{
 80059c0:	b530      	push	{r4, r5, lr}
 80059c2:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80059c4:	2506      	movs	r5, #6
 80059c6:	2340      	movs	r3, #64	; 0x40
 80059c8:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 80059cc:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80059ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80059d2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80059d4:	2200      	movs	r2, #0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80059d6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80059d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80059dc:	f7ff fe4f 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80059e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80059e4:	4629      	mov	r1, r5
 80059e6:	4620      	mov	r0, r4
 80059e8:	f7ff fe98 	bl	800571c <SDMMC_GetCmdResp1>
}
 80059ec:	b007      	add	sp, #28
 80059ee:	bd30      	pop	{r4, r5, pc}

080059f0 <SDMMC_CmdSendSCR>:
{
 80059f0:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80059f2:	2300      	movs	r3, #0
{
 80059f4:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80059f6:	2533      	movs	r5, #51	; 0x33
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80059f8:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80059fa:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80059fe:	e9cd 3501 	strd	r3, r5, [sp, #4]
{
 8005a02:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005a04:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005a08:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005a0a:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005a0c:	f7ff fe37 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8005a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a14:	4629      	mov	r1, r5
 8005a16:	4620      	mov	r0, r4
 8005a18:	f7ff fe80 	bl	800571c <SDMMC_GetCmdResp1>
}
 8005a1c:	b007      	add	sp, #28
 8005a1e:	bd30      	pop	{r4, r5, pc}

08005a20 <SDMMC_CmdSendStatus>:
{
 8005a20:	b530      	push	{r4, r5, lr}
 8005a22:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005a24:	250d      	movs	r5, #13
 8005a26:	2340      	movs	r3, #64	; 0x40
 8005a28:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 8005a2c:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005a2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = Argument;
 8005a32:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005a34:	2200      	movs	r2, #0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005a36:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005a38:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005a3c:	f7ff fe1f 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8005a40:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a44:	4629      	mov	r1, r5
 8005a46:	4620      	mov	r0, r4
 8005a48:	f7ff fe68 	bl	800571c <SDMMC_GetCmdResp1>
}
 8005a4c:	b007      	add	sp, #28
 8005a4e:	bd30      	pop	{r4, r5, pc}

08005a50 <SDMMC_GetCmdResp2>:
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005a50:	4b11      	ldr	r3, [pc, #68]	; (8005a98 <SDMMC_GetCmdResp2+0x48>)
 8005a52:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a5c:	f241 3188 	movw	r1, #5000	; 0x1388
{
 8005a60:	4602      	mov	r2, r0
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005a62:	434b      	muls	r3, r1
    if (count-- == 0U)
 8005a64:	3b01      	subs	r3, #1
 8005a66:	d313      	bcc.n	8005a90 <SDMMC_GetCmdResp2+0x40>
    sta_reg = SDIOx->STA;
 8005a68:	6b51      	ldr	r1, [r2, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005a6a:	f011 0f45 	tst.w	r1, #69	; 0x45
 8005a6e:	d0f9      	beq.n	8005a64 <SDMMC_GetCmdResp2+0x14>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005a70:	0509      	lsls	r1, r1, #20
 8005a72:	d4f7      	bmi.n	8005a64 <SDMMC_GetCmdResp2+0x14>
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005a74:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8005a76:	075b      	lsls	r3, r3, #29
 8005a78:	d502      	bpl.n	8005a80 <SDMMC_GetCmdResp2+0x30>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005a7a:	2004      	movs	r0, #4
 8005a7c:	6390      	str	r0, [r2, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005a7e:	4770      	bx	lr
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005a80:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8005a82:	f010 0001 	ands.w	r0, r0, #1
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005a86:	bf14      	ite	ne
 8005a88:	2301      	movne	r3, #1
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005a8a:	23c5      	moveq	r3, #197	; 0xc5
 8005a8c:	6393      	str	r3, [r2, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8005a8e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8005a90:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8005a94:	4770      	bx	lr
 8005a96:	bf00      	nop
 8005a98:	20000008 	.word	0x20000008

08005a9c <SDMMC_CmdSendCID>:
{
 8005a9c:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8005a9e:	2300      	movs	r3, #0
{
 8005aa0:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8005aa2:	2202      	movs	r2, #2
 8005aa4:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8005aa8:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005aaa:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8005aae:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005ab0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005ab4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005ab6:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005ab8:	f7ff fde1 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005abc:	4620      	mov	r0, r4
 8005abe:	f7ff ffc7 	bl	8005a50 <SDMMC_GetCmdResp2>
}
 8005ac2:	b006      	add	sp, #24
 8005ac4:	bd10      	pop	{r4, pc}

08005ac6 <SDMMC_CmdSendCSD>:
{
 8005ac6:	b510      	push	{r4, lr}
 8005ac8:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8005aca:	2209      	movs	r2, #9
 8005acc:	23c0      	movs	r3, #192	; 0xc0
 8005ace:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = Argument;
 8005ad2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005ad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ad8:	2100      	movs	r1, #0
 8005ada:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 8005ade:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005ae0:	a901      	add	r1, sp, #4
 8005ae2:	f7ff fdcc 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005ae6:	4620      	mov	r0, r4
 8005ae8:	f7ff ffb2 	bl	8005a50 <SDMMC_GetCmdResp2>
}
 8005aec:	b006      	add	sp, #24
 8005aee:	bd10      	pop	{r4, pc}

08005af0 <SDMMC_GetCmdResp3>:
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005af0:	4b0e      	ldr	r3, [pc, #56]	; (8005b2c <SDMMC_GetCmdResp3+0x3c>)
 8005af2:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	fbb3 f3f1 	udiv	r3, r3, r1
 8005afc:	f241 3188 	movw	r1, #5000	; 0x1388
{
 8005b00:	4602      	mov	r2, r0
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005b02:	434b      	muls	r3, r1
    if (count-- == 0U)
 8005b04:	3b01      	subs	r3, #1
 8005b06:	d30e      	bcc.n	8005b26 <SDMMC_GetCmdResp3+0x36>
    sta_reg = SDIOx->STA;
 8005b08:	6b51      	ldr	r1, [r2, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005b0a:	f011 0f45 	tst.w	r1, #69	; 0x45
 8005b0e:	d0f9      	beq.n	8005b04 <SDMMC_GetCmdResp3+0x14>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005b10:	0509      	lsls	r1, r1, #20
 8005b12:	d4f7      	bmi.n	8005b04 <SDMMC_GetCmdResp3+0x14>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005b14:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8005b16:	f010 0004 	ands.w	r0, r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005b1a:	bf15      	itete	ne
 8005b1c:	2004      	movne	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005b1e:	23c5      	moveq	r3, #197	; 0xc5
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005b20:	6390      	strne	r0, [r2, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005b22:	6393      	streq	r3, [r2, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8005b24:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8005b26:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8005b2a:	4770      	bx	lr
 8005b2c:	20000008 	.word	0x20000008

08005b30 <SDMMC_CmdAppOperCommand>:
{
 8005b30:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005b32:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
{
 8005b36:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005b38:	2229      	movs	r2, #41	; 0x29
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005b3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005b3e:	2340      	movs	r3, #64	; 0x40
 8005b40:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005b44:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005b46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 8005b50:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005b52:	a901      	add	r1, sp, #4
 8005b54:	f7ff fd93 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8005b58:	4620      	mov	r0, r4
 8005b5a:	f7ff ffc9 	bl	8005af0 <SDMMC_GetCmdResp3>
}
 8005b5e:	b006      	add	sp, #24
 8005b60:	bd10      	pop	{r4, pc}
	...

08005b64 <SDMMC_GetCmdResp6>:
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005b64:	4b1f      	ldr	r3, [pc, #124]	; (8005be4 <SDMMC_GetCmdResp6+0x80>)
{
 8005b66:	b510      	push	{r4, lr}
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005b68:	681b      	ldr	r3, [r3, #0]
{
 8005b6a:	4604      	mov	r4, r0
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005b6c:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8005b70:	fbb3 f3f0 	udiv	r3, r3, r0
 8005b74:	f241 3088 	movw	r0, #5000	; 0x1388
 8005b78:	4343      	muls	r3, r0
    if (count-- == 0U)
 8005b7a:	3b01      	subs	r3, #1
 8005b7c:	d329      	bcc.n	8005bd2 <SDMMC_GetCmdResp6+0x6e>
    sta_reg = SDIOx->STA;
 8005b7e:	6b60      	ldr	r0, [r4, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005b80:	f010 0f45 	tst.w	r0, #69	; 0x45
 8005b84:	d0f9      	beq.n	8005b7a <SDMMC_GetCmdResp6+0x16>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005b86:	0500      	lsls	r0, r0, #20
 8005b88:	d4f7      	bmi.n	8005b7a <SDMMC_GetCmdResp6+0x16>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005b8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b8c:	0758      	lsls	r0, r3, #29
 8005b8e:	d502      	bpl.n	8005b96 <SDMMC_GetCmdResp6+0x32>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005b90:	2004      	movs	r0, #4
 8005b92:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8005b94:	bd10      	pop	{r4, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005b96:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005b98:	f010 0001 	ands.w	r0, r0, #1
 8005b9c:	d002      	beq.n	8005ba4 <SDMMC_GetCmdResp6+0x40>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	63a3      	str	r3, [r4, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005ba2:	e7f7      	b.n	8005b94 <SDMMC_GetCmdResp6+0x30>
  return (uint8_t)(SDIOx->RESPCMD);
 8005ba4:	6923      	ldr	r3, [r4, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	4299      	cmp	r1, r3
 8005baa:	d115      	bne.n	8005bd8 <SDMMC_GetCmdResp6+0x74>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005bac:	23c5      	movs	r3, #197	; 0xc5
 8005bae:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8005bb0:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8005bb2:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 8005bb6:	d102      	bne.n	8005bbe <SDMMC_GetCmdResp6+0x5a>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005bb8:	0c1b      	lsrs	r3, r3, #16
 8005bba:	8013      	strh	r3, [r2, #0]
    return SDMMC_ERROR_NONE;
 8005bbc:	e7ea      	b.n	8005b94 <SDMMC_GetCmdResp6+0x30>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005bbe:	045a      	lsls	r2, r3, #17
 8005bc0:	d40c      	bmi.n	8005bdc <SDMMC_GetCmdResp6+0x78>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005bc2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8005bc6:	bf14      	ite	ne
 8005bc8:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8005bcc:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8005bd0:	e7e0      	b.n	8005b94 <SDMMC_GetCmdResp6+0x30>
      return SDMMC_ERROR_TIMEOUT;
 8005bd2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8005bd6:	e7dd      	b.n	8005b94 <SDMMC_GetCmdResp6+0x30>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005bd8:	2001      	movs	r0, #1
 8005bda:	e7db      	b.n	8005b94 <SDMMC_GetCmdResp6+0x30>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005bdc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005be0:	e7d8      	b.n	8005b94 <SDMMC_GetCmdResp6+0x30>
 8005be2:	bf00      	nop
 8005be4:	20000008 	.word	0x20000008

08005be8 <SDMMC_CmdSetRelAdd>:
{
 8005be8:	b530      	push	{r4, r5, lr}
 8005bea:	b089      	sub	sp, #36	; 0x24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005bec:	2300      	movs	r3, #0
{
 8005bee:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005bf0:	2503      	movs	r5, #3
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005bf2:	2140      	movs	r1, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005bf4:	e9cd 1305 	strd	r1, r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005bf8:	e9cd 3503 	strd	r3, r5, [sp, #12]
{
 8005bfc:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005bfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005c02:	a903      	add	r1, sp, #12
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005c04:	9307      	str	r3, [sp, #28]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005c06:	f7ff fd3a 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005c0a:	9a01      	ldr	r2, [sp, #4]
 8005c0c:	4629      	mov	r1, r5
 8005c0e:	4620      	mov	r0, r4
 8005c10:	f7ff ffa8 	bl	8005b64 <SDMMC_GetCmdResp6>
}
 8005c14:	b009      	add	sp, #36	; 0x24
 8005c16:	bd30      	pop	{r4, r5, pc}

08005c18 <SDMMC_GetCmdResp7>:
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005c18:	4b13      	ldr	r3, [pc, #76]	; (8005c68 <SDMMC_GetCmdResp7+0x50>)
 8005c1a:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c24:	f241 3188 	movw	r1, #5000	; 0x1388
{
 8005c28:	4602      	mov	r2, r0
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005c2a:	434b      	muls	r3, r1
    if (count-- == 0U)
 8005c2c:	3b01      	subs	r3, #1
 8005c2e:	d317      	bcc.n	8005c60 <SDMMC_GetCmdResp7+0x48>
    sta_reg = SDIOx->STA;
 8005c30:	6b51      	ldr	r1, [r2, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005c32:	f011 0f45 	tst.w	r1, #69	; 0x45
 8005c36:	d0f9      	beq.n	8005c2c <SDMMC_GetCmdResp7+0x14>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005c38:	0508      	lsls	r0, r1, #20
 8005c3a:	d4f7      	bmi.n	8005c2c <SDMMC_GetCmdResp7+0x14>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005c3c:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8005c3e:	0759      	lsls	r1, r3, #29
 8005c40:	d502      	bpl.n	8005c48 <SDMMC_GetCmdResp7+0x30>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005c42:	2004      	movs	r0, #4
 8005c44:	6390      	str	r0, [r2, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005c46:	4770      	bx	lr
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005c48:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8005c4a:	f010 0001 	ands.w	r0, r0, #1
 8005c4e:	d002      	beq.n	8005c56 <SDMMC_GetCmdResp7+0x3e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005c50:	2301      	movs	r3, #1
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8005c52:	6393      	str	r3, [r2, #56]	; 0x38
 8005c54:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8005c56:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8005c58:	065b      	lsls	r3, r3, #25
 8005c5a:	d503      	bpl.n	8005c64 <SDMMC_GetCmdResp7+0x4c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8005c5c:	2340      	movs	r3, #64	; 0x40
 8005c5e:	e7f8      	b.n	8005c52 <SDMMC_GetCmdResp7+0x3a>
      return SDMMC_ERROR_TIMEOUT;
 8005c60:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8005c64:	4770      	bx	lr
 8005c66:	bf00      	nop
 8005c68:	20000008 	.word	0x20000008

08005c6c <SDMMC_CmdOperCond>:
{
 8005c6c:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005c6e:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
{
 8005c72:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005c74:	2308      	movs	r3, #8
 8005c76:	e9cd 2301 	strd	r2, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005c7a:	2140      	movs	r1, #64	; 0x40
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	e9cd 1303 	strd	r1, r3, [sp, #12]
{
 8005c82:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005c84:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005c88:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005c8a:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005c8c:	f7ff fcf7 	bl	800567e <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8005c90:	4620      	mov	r0, r4
 8005c92:	f7ff ffc1 	bl	8005c18 <SDMMC_GetCmdResp7>
}
 8005c96:	b006      	add	sp, #24
 8005c98:	bd10      	pop	{r4, pc}
	...

08005c9c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005c9c:	b508      	push	{r3, lr}
    /*## FatFS: Link the SD driver ###########################*/
    retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005c9e:	4906      	ldr	r1, [pc, #24]	; (8005cb8 <MX_FATFS_Init+0x1c>)
 8005ca0:	4806      	ldr	r0, [pc, #24]	; (8005cbc <MX_FATFS_Init+0x20>)
 8005ca2:	f000 ffbf 	bl	8006c24 <FATFS_LinkDriver>
 8005ca6:	4b06      	ldr	r3, [pc, #24]	; (8005cc0 <MX_FATFS_Init+0x24>)
    /*## FatFS: Link the USER driver ###########################*/
    retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005ca8:	4906      	ldr	r1, [pc, #24]	; (8005cc4 <MX_FATFS_Init+0x28>)
    retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005caa:	7018      	strb	r0, [r3, #0]
    retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005cac:	4806      	ldr	r0, [pc, #24]	; (8005cc8 <MX_FATFS_Init+0x2c>)
 8005cae:	f000 ffb9 	bl	8006c24 <FATFS_LinkDriver>
 8005cb2:	4b06      	ldr	r3, [pc, #24]	; (8005ccc <MX_FATFS_Init+0x30>)
 8005cb4:	7018      	strb	r0, [r3, #0]

    /* USER CODE BEGIN Init */
    /* additional user code for init */
    /* USER CODE END Init */
}
 8005cb6:	bd08      	pop	{r3, pc}
 8005cb8:	200010cc 	.word	0x200010cc
 8005cbc:	0800c9e8 	.word	0x0800c9e8
 8005cc0:	200010d4 	.word	0x200010d4
 8005cc4:	200010d0 	.word	0x200010d0
 8005cc8:	20000018 	.word	0x20000018
 8005ccc:	200010d5 	.word	0x200010d5

08005cd0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8005cd0:	b508      	push	{r3, lr}
 8005cd2:	4613      	mov	r3, r2
  uint8_t sd_state = MSD_OK;

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8005cd4:	460a      	mov	r2, r1
 8005cd6:	4601      	mov	r1, r0
 8005cd8:	4803      	ldr	r0, [pc, #12]	; (8005ce8 <BSP_SD_ReadBlocks_DMA+0x18>)
 8005cda:	f7fd fceb 	bl	80036b4 <HAL_SD_ReadBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8005cde:	3800      	subs	r0, #0
 8005ce0:	bf18      	it	ne
 8005ce2:	2001      	movne	r0, #1
 8005ce4:	bd08      	pop	{r3, pc}
 8005ce6:	bf00      	nop
 8005ce8:	20000c20 	.word	0x20000c20

08005cec <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8005cec:	b508      	push	{r3, lr}
 8005cee:	4613      	mov	r3, r2
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8005cf0:	460a      	mov	r2, r1
 8005cf2:	4601      	mov	r1, r0
 8005cf4:	4803      	ldr	r0, [pc, #12]	; (8005d04 <BSP_SD_WriteBlocks_DMA+0x18>)
 8005cf6:	f7fd fd73 	bl	80037e0 <HAL_SD_WriteBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8005cfa:	3800      	subs	r0, #0
 8005cfc:	bf18      	it	ne
 8005cfe:	2001      	movne	r0, #1
 8005d00:	bd08      	pop	{r3, pc}
 8005d02:	bf00      	nop
 8005d04:	20000c20 	.word	0x20000c20

08005d08 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8005d08:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8005d0a:	4803      	ldr	r0, [pc, #12]	; (8005d18 <BSP_SD_GetCardState+0x10>)
 8005d0c:	f7fe f88a 	bl	8003e24 <HAL_SD_GetCardState>
}
 8005d10:	3804      	subs	r0, #4
 8005d12:	bf18      	it	ne
 8005d14:	2001      	movne	r0, #1
 8005d16:	bd08      	pop	{r3, pc}
 8005d18:	20000c20 	.word	0x20000c20

08005d1c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8005d1c:	4601      	mov	r1, r0
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8005d1e:	4801      	ldr	r0, [pc, #4]	; (8005d24 <BSP_SD_GetCardInfo+0x8>)
 8005d20:	f7fd bfe3 	b.w	8003cea <HAL_SD_GetCardInfo>
 8005d24:	20000c20 	.word	0x20000c20

08005d28 <BSP_SD_AbortCallback>:
 8005d28:	4770      	bx	lr

08005d2a <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8005d2a:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 8005d2c:	f7ff fffc 	bl	8005d28 <BSP_SD_AbortCallback>
}
 8005d30:	bd08      	pop	{r3, pc}

08005d32 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005d32:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8005d34:	f000 f908 	bl	8005f48 <BSP_SD_WriteCpltCallback>
}
 8005d38:	bd08      	pop	{r3, pc}

08005d3a <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005d3a:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8005d3c:	f000 f90a 	bl	8005f54 <BSP_SD_ReadCpltCallback>
}
 8005d40:	bd08      	pop	{r3, pc}

08005d42 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8005d42:	b507      	push	{r0, r1, r2, lr}
  __IO uint8_t status = SD_PRESENT;
 8005d44:	2301      	movs	r3, #1
 8005d46:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8005d4a:	f000 f81f 	bl	8005d8c <BSP_PlatformIsDetected>
 8005d4e:	b908      	cbnz	r0, 8005d54 <BSP_SD_IsDetected+0x12>
  {
    status = SD_NOT_PRESENT;
 8005d50:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 8005d54:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8005d58:	b003      	add	sp, #12
 8005d5a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08005d60 <BSP_SD_Init>:
{
 8005d60:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8005d62:	f7ff ffee 	bl	8005d42 <BSP_SD_IsDetected>
 8005d66:	2801      	cmp	r0, #1
 8005d68:	d10c      	bne.n	8005d84 <BSP_SD_Init+0x24>
  sd_state = HAL_SD_Init(&hsd);
 8005d6a:	4807      	ldr	r0, [pc, #28]	; (8005d88 <BSP_SD_Init+0x28>)
 8005d6c:	f7fd ffa2 	bl	8003cb4 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8005d70:	b938      	cbnz	r0, 8005d82 <BSP_SD_Init+0x22>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8005d72:	4805      	ldr	r0, [pc, #20]	; (8005d88 <BSP_SD_Init+0x28>)
 8005d74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005d78:	f7fd ffca 	bl	8003d10 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR;
 8005d7c:	3800      	subs	r0, #0
 8005d7e:	bf18      	it	ne
 8005d80:	2001      	movne	r0, #1
}
 8005d82:	bd08      	pop	{r3, pc}
    return MSD_ERROR;
 8005d84:	2001      	movs	r0, #1
 8005d86:	e7fc      	b.n	8005d82 <BSP_SD_Init+0x22>
 8005d88:	20000c20 	.word	0x20000c20

08005d8c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8005d8c:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8005d8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005d92:	4803      	ldr	r0, [pc, #12]	; (8005da0 <BSP_PlatformIsDetected+0x14>)
 8005d94:	f7fd f958 	bl	8003048 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 8005d98:	fab0 f080 	clz	r0, r0
 8005d9c:	0940      	lsrs	r0, r0, #5
 8005d9e:	bd08      	pop	{r3, pc}
 8005da0:	40021400 	.word	0x40021400

08005da4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8005da4:	b530      	push	{r4, r5, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005da6:	4b13      	ldr	r3, [pc, #76]	; (8005df4 <SD_ioctl+0x50>)
 8005da8:	781c      	ldrb	r4, [r3, #0]
 8005daa:	f014 0401 	ands.w	r4, r4, #1
{
 8005dae:	b089      	sub	sp, #36	; 0x24
 8005db0:	4615      	mov	r5, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005db2:	d11b      	bne.n	8005dec <SD_ioctl+0x48>

  switch (cmd)
 8005db4:	2903      	cmp	r1, #3
 8005db6:	d803      	bhi.n	8005dc0 <SD_ioctl+0x1c>
 8005db8:	e8df f001 	tbb	[pc, r1]
 8005dbc:	120c061a 	.word	0x120c061a
 8005dc0:	2404      	movs	r4, #4
  default:
    res = RES_PARERR;
  }

  return res;
}
 8005dc2:	4620      	mov	r0, r4
 8005dc4:	b009      	add	sp, #36	; 0x24
 8005dc6:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8005dc8:	4668      	mov	r0, sp
 8005dca:	f7ff ffa7 	bl	8005d1c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8005dce:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005dd0:	602b      	str	r3, [r5, #0]
    break;
 8005dd2:	e7f6      	b.n	8005dc2 <SD_ioctl+0x1e>
    BSP_SD_GetCardInfo(&CardInfo);
 8005dd4:	4668      	mov	r0, sp
 8005dd6:	f7ff ffa1 	bl	8005d1c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8005dda:	9b07      	ldr	r3, [sp, #28]
 8005ddc:	802b      	strh	r3, [r5, #0]
    break;
 8005dde:	e7f0      	b.n	8005dc2 <SD_ioctl+0x1e>
    BSP_SD_GetCardInfo(&CardInfo);
 8005de0:	4668      	mov	r0, sp
 8005de2:	f7ff ff9b 	bl	8005d1c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005de6:	9b07      	ldr	r3, [sp, #28]
 8005de8:	0a5b      	lsrs	r3, r3, #9
 8005dea:	e7f1      	b.n	8005dd0 <SD_ioctl+0x2c>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005dec:	2403      	movs	r4, #3
 8005dee:	e7e8      	b.n	8005dc2 <SD_ioctl+0x1e>
    res = RES_OK;
 8005df0:	460c      	mov	r4, r1
 8005df2:	e7e6      	b.n	8005dc2 <SD_ioctl+0x1e>
 8005df4:	20000014 	.word	0x20000014

08005df8 <SD_status>:
{
 8005df8:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8005dfa:	4c06      	ldr	r4, [pc, #24]	; (8005e14 <SD_status+0x1c>)
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	7023      	strb	r3, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 8005e00:	f7ff ff82 	bl	8005d08 <BSP_SD_GetCardState>
 8005e04:	b918      	cbnz	r0, 8005e0e <SD_status+0x16>
    Stat &= ~STA_NOINIT;
 8005e06:	7823      	ldrb	r3, [r4, #0]
 8005e08:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8005e0c:	7023      	strb	r3, [r4, #0]
  return Stat;
 8005e0e:	7820      	ldrb	r0, [r4, #0]
}
 8005e10:	bd10      	pop	{r4, pc}
 8005e12:	bf00      	nop
 8005e14:	20000014 	.word	0x20000014

08005e18 <SD_CheckStatusWithTimeout.constprop.0>:
static int SD_CheckStatusWithTimeout(uint32_t timeout)
 8005e18:	b538      	push	{r3, r4, r5, lr}
  uint32_t timer = HAL_GetTick();
 8005e1a:	f7fc fbc3 	bl	80025a4 <HAL_GetTick>
  while(HAL_GetTick() - timer < timeout)
 8005e1e:	f247 552f 	movw	r5, #29999	; 0x752f
  uint32_t timer = HAL_GetTick();
 8005e22:	4604      	mov	r4, r0
  while(HAL_GetTick() - timer < timeout)
 8005e24:	f7fc fbbe 	bl	80025a4 <HAL_GetTick>
 8005e28:	1b03      	subs	r3, r0, r4
 8005e2a:	42ab      	cmp	r3, r5
 8005e2c:	d902      	bls.n	8005e34 <SD_CheckStatusWithTimeout.constprop.0+0x1c>
  return -1;
 8005e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e32:	e003      	b.n	8005e3c <SD_CheckStatusWithTimeout.constprop.0+0x24>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005e34:	f7ff ff68 	bl	8005d08 <BSP_SD_GetCardState>
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	d1f3      	bne.n	8005e24 <SD_CheckStatusWithTimeout.constprop.0+0xc>
}
 8005e3c:	bd38      	pop	{r3, r4, r5, pc}
	...

08005e40 <SD_write>:
{
 8005e40:	b573      	push	{r0, r1, r4, r5, r6, lr}
   WriteStatus = 0;
 8005e42:	4c1a      	ldr	r4, [pc, #104]	; (8005eac <SD_write+0x6c>)
{
 8005e44:	9300      	str	r3, [sp, #0]
   WriteStatus = 0;
 8005e46:	2300      	movs	r3, #0
{
 8005e48:	460d      	mov	r5, r1
 8005e4a:	9201      	str	r2, [sp, #4]
   WriteStatus = 0;
 8005e4c:	6023      	str	r3, [r4, #0]
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8005e4e:	f7ff ffe3 	bl	8005e18 <SD_CheckStatusWithTimeout.constprop.0>
 8005e52:	2800      	cmp	r0, #0
 8005e54:	e9dd 2100 	ldrd	r2, r1, [sp]
 8005e58:	da02      	bge.n	8005e60 <SD_write+0x20>
    return res;
 8005e5a:	2001      	movs	r0, #1
}
 8005e5c:	b002      	add	sp, #8
 8005e5e:	bd70      	pop	{r4, r5, r6, pc}
    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8005e60:	4628      	mov	r0, r5
 8005e62:	f7ff ff43 	bl	8005cec <BSP_SD_WriteBlocks_DMA>
 8005e66:	2800      	cmp	r0, #0
 8005e68:	d1f7      	bne.n	8005e5a <SD_write+0x1a>
      timeout = HAL_GetTick();
 8005e6a:	f7fc fb9b 	bl	80025a4 <HAL_GetTick>
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8005e6e:	f247 562f 	movw	r6, #29999	; 0x752f
      timeout = HAL_GetTick();
 8005e72:	4605      	mov	r5, r0
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8005e74:	6823      	ldr	r3, [r4, #0]
 8005e76:	b923      	cbnz	r3, 8005e82 <SD_write+0x42>
 8005e78:	f7fc fb94 	bl	80025a4 <HAL_GetTick>
 8005e7c:	1b43      	subs	r3, r0, r5
 8005e7e:	42b3      	cmp	r3, r6
 8005e80:	d9f8      	bls.n	8005e74 <SD_write+0x34>
      if (WriteStatus == 0)
 8005e82:	6823      	ldr	r3, [r4, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d0e8      	beq.n	8005e5a <SD_write+0x1a>
        WriteStatus = 0;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	6023      	str	r3, [r4, #0]
        timeout = HAL_GetTick();
 8005e8c:	f7fc fb8a 	bl	80025a4 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8005e90:	f247 552f 	movw	r5, #29999	; 0x752f
        timeout = HAL_GetTick();
 8005e94:	4604      	mov	r4, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8005e96:	f7fc fb85 	bl	80025a4 <HAL_GetTick>
 8005e9a:	1b03      	subs	r3, r0, r4
 8005e9c:	42ab      	cmp	r3, r5
 8005e9e:	d8dc      	bhi.n	8005e5a <SD_write+0x1a>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005ea0:	f7ff ff32 	bl	8005d08 <BSP_SD_GetCardState>
 8005ea4:	2800      	cmp	r0, #0
 8005ea6:	d1f6      	bne.n	8005e96 <SD_write+0x56>
 8005ea8:	e7d8      	b.n	8005e5c <SD_write+0x1c>
 8005eaa:	bf00      	nop
 8005eac:	200010dc 	.word	0x200010dc

08005eb0 <SD_read>:
{
 8005eb0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005eb2:	460c      	mov	r4, r1
 8005eb4:	9201      	str	r2, [sp, #4]
 8005eb6:	9300      	str	r3, [sp, #0]
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8005eb8:	f7ff ffae 	bl	8005e18 <SD_CheckStatusWithTimeout.constprop.0>
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	e9dd 2100 	ldrd	r2, r1, [sp]
 8005ec2:	da02      	bge.n	8005eca <SD_read+0x1a>
    return res;
 8005ec4:	2001      	movs	r0, #1
}
 8005ec6:	b002      	add	sp, #8
 8005ec8:	bd70      	pop	{r4, r5, r6, pc}
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8005eca:	4620      	mov	r0, r4
 8005ecc:	f7ff ff00 	bl	8005cd0 <BSP_SD_ReadBlocks_DMA>
 8005ed0:	2800      	cmp	r0, #0
 8005ed2:	d1f7      	bne.n	8005ec4 <SD_read+0x14>
      ReadStatus = 0;
 8005ed4:	4c10      	ldr	r4, [pc, #64]	; (8005f18 <SD_read+0x68>)
 8005ed6:	6020      	str	r0, [r4, #0]
      timeout = HAL_GetTick();
 8005ed8:	f7fc fb64 	bl	80025a4 <HAL_GetTick>
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8005edc:	f247 562f 	movw	r6, #29999	; 0x752f
      timeout = HAL_GetTick();
 8005ee0:	4605      	mov	r5, r0
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8005ee2:	6823      	ldr	r3, [r4, #0]
 8005ee4:	b923      	cbnz	r3, 8005ef0 <SD_read+0x40>
 8005ee6:	f7fc fb5d 	bl	80025a4 <HAL_GetTick>
 8005eea:	1b43      	subs	r3, r0, r5
 8005eec:	42b3      	cmp	r3, r6
 8005eee:	d9f8      	bls.n	8005ee2 <SD_read+0x32>
      if (ReadStatus == 0)
 8005ef0:	6823      	ldr	r3, [r4, #0]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d0e6      	beq.n	8005ec4 <SD_read+0x14>
        ReadStatus = 0;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	6023      	str	r3, [r4, #0]
        timeout = HAL_GetTick();
 8005efa:	f7fc fb53 	bl	80025a4 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8005efe:	f247 552f 	movw	r5, #29999	; 0x752f
        timeout = HAL_GetTick();
 8005f02:	4604      	mov	r4, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8005f04:	f7fc fb4e 	bl	80025a4 <HAL_GetTick>
 8005f08:	1b03      	subs	r3, r0, r4
 8005f0a:	42ab      	cmp	r3, r5
 8005f0c:	d8da      	bhi.n	8005ec4 <SD_read+0x14>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005f0e:	f7ff fefb 	bl	8005d08 <BSP_SD_GetCardState>
 8005f12:	2800      	cmp	r0, #0
 8005f14:	d1f6      	bne.n	8005f04 <SD_read+0x54>
 8005f16:	e7d6      	b.n	8005ec6 <SD_read+0x16>
 8005f18:	200010d8 	.word	0x200010d8

08005f1c <SD_initialize>:
{
 8005f1c:	b510      	push	{r4, lr}
  if(BSP_SD_Init() == MSD_OK)
 8005f1e:	f7ff ff1f 	bl	8005d60 <BSP_SD_Init>
 8005f22:	4c08      	ldr	r4, [pc, #32]	; (8005f44 <SD_initialize+0x28>)
 8005f24:	b958      	cbnz	r0, 8005f3e <SD_initialize+0x22>
  Stat = STA_NOINIT;
 8005f26:	2301      	movs	r3, #1
 8005f28:	7023      	strb	r3, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 8005f2a:	f7ff feed 	bl	8005d08 <BSP_SD_GetCardState>
 8005f2e:	b918      	cbnz	r0, 8005f38 <SD_initialize+0x1c>
    Stat &= ~STA_NOINIT;
 8005f30:	7823      	ldrb	r3, [r4, #0]
 8005f32:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8005f36:	7023      	strb	r3, [r4, #0]
  return Stat;
 8005f38:	7823      	ldrb	r3, [r4, #0]
 8005f3a:	b2db      	uxtb	r3, r3
    Stat = SD_CheckStatus(lun);
 8005f3c:	7023      	strb	r3, [r4, #0]
  return Stat;
 8005f3e:	7820      	ldrb	r0, [r4, #0]
}
 8005f40:	bd10      	pop	{r4, pc}
 8005f42:	bf00      	nop
 8005f44:	20000014 	.word	0x20000014

08005f48 <BSP_SD_WriteCpltCallback>:
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{

  WriteStatus = 1;
 8005f48:	4b01      	ldr	r3, [pc, #4]	; (8005f50 <BSP_SD_WriteCpltCallback+0x8>)
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	601a      	str	r2, [r3, #0]
}
 8005f4e:	4770      	bx	lr
 8005f50:	200010dc 	.word	0x200010dc

08005f54 <BSP_SD_ReadCpltCallback>:
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
  ReadStatus = 1;
 8005f54:	4b01      	ldr	r3, [pc, #4]	; (8005f5c <BSP_SD_ReadCpltCallback+0x8>)
 8005f56:	2201      	movs	r2, #1
 8005f58:	601a      	str	r2, [r3, #0]
}
 8005f5a:	4770      	bx	lr
 8005f5c:	200010d8 	.word	0x200010d8

08005f60 <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8005f60:	4b02      	ldr	r3, [pc, #8]	; (8005f6c <USER_initialize+0xc>)
 8005f62:	2201      	movs	r2, #1
 8005f64:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005f66:	7818      	ldrb	r0, [r3, #0]
  /* USER CODE END INIT */
}
 8005f68:	4770      	bx	lr
 8005f6a:	bf00      	nop
 8005f6c:	20000015 	.word	0x20000015

08005f70 <USER_read>:
)
{
  /* USER CODE BEGIN READ */
    return RES_OK;
  /* USER CODE END READ */
}
 8005f70:	2000      	movs	r0, #0
 8005f72:	4770      	bx	lr

08005f74 <USER_ioctl>:
{
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
    return res;
  /* USER CODE END IOCTL */
}
 8005f74:	2001      	movs	r0, #1
 8005f76:	4770      	bx	lr

08005f78 <USER_write>:
 8005f78:	2000      	movs	r0, #0
 8005f7a:	4770      	bx	lr

08005f7c <USER_status>:
 8005f7c:	4b02      	ldr	r3, [pc, #8]	; (8005f88 <USER_status+0xc>)
 8005f7e:	2201      	movs	r2, #1
 8005f80:	701a      	strb	r2, [r3, #0]
 8005f82:	7818      	ldrb	r0, [r3, #0]
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	20000015 	.word	0x20000015

08005f8c <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005f8c:	4b03      	ldr	r3, [pc, #12]	; (8005f9c <disk_status+0x10>)
 8005f8e:	181a      	adds	r2, r3, r0
 8005f90:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8005f94:	7b10      	ldrb	r0, [r2, #12]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	4718      	bx	r3
 8005f9c:	200010ec 	.word	0x200010ec

08005fa0 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8005fa0:	4b06      	ldr	r3, [pc, #24]	; (8005fbc <disk_initialize+0x1c>)
 8005fa2:	5c1a      	ldrb	r2, [r3, r0]
 8005fa4:	b942      	cbnz	r2, 8005fb8 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005faa:	181a      	adds	r2, r3, r0
 8005fac:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8005fb0:	7b10      	ldrb	r0, [r2, #12]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4718      	bx	r3
  }
  return stat;
}
 8005fb8:	2000      	movs	r0, #0
 8005fba:	4770      	bx	lr
 8005fbc:	200010ec 	.word	0x200010ec

08005fc0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005fc0:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005fc2:	4c05      	ldr	r4, [pc, #20]	; (8005fd8 <disk_read+0x18>)
 8005fc4:	1825      	adds	r5, r4, r0
 8005fc6:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8005fca:	6860      	ldr	r0, [r4, #4]
 8005fcc:	6884      	ldr	r4, [r0, #8]
 8005fce:	7b28      	ldrb	r0, [r5, #12]
 8005fd0:	46a4      	mov	ip, r4
  return res;
}
 8005fd2:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005fd4:	4760      	bx	ip
 8005fd6:	bf00      	nop
 8005fd8:	200010ec 	.word	0x200010ec

08005fdc <ld_dword>:
	rv = ptr[3];
	rv = rv << 8 | ptr[2];
	rv = rv << 8 | ptr[1];
	rv = rv << 8 | ptr[0];
	return rv;
}
 8005fdc:	6800      	ldr	r0, [r0, #0]
 8005fde:	4770      	bx	lr

08005fe0 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005fe0:	6903      	ldr	r3, [r0, #16]
	clst -= 2;
 8005fe2:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005fe4:	3b02      	subs	r3, #2
 8005fe6:	428b      	cmp	r3, r1
	return clst * fs->csize + fs->database;
 8005fe8:	bf83      	ittte	hi
 8005fea:	8943      	ldrhhi	r3, [r0, #10]
 8005fec:	6a40      	ldrhi	r0, [r0, #36]	; 0x24
 8005fee:	fb01 0003 	mlahi	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005ff2:	2000      	movls	r0, #0
}
 8005ff4:	4770      	bx	lr

08005ff6 <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005ff6:	6a03      	ldr	r3, [r0, #32]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005ff8:	6802      	ldr	r2, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005ffa:	3304      	adds	r3, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005ffc:	8952      	ldrh	r2, [r2, #10]
 8005ffe:	0a49      	lsrs	r1, r1, #9
 8006000:	fbb1 f1f2 	udiv	r1, r1, r2
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006004:	6818      	ldr	r0, [r3, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006006:	b130      	cbz	r0, 8006016 <clmt_clust+0x20>
		if (cl < ncl) break;	/* In this fragment? */
 8006008:	4281      	cmp	r1, r0
 800600a:	d302      	bcc.n	8006012 <clmt_clust+0x1c>
		cl -= ncl; tbl++;		/* Next fragment */
 800600c:	1a09      	subs	r1, r1, r0
 800600e:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006010:	e7f8      	b.n	8006004 <clmt_clust+0xe>
	}
	return cl + *tbl;	/* Return the cluster number */
 8006012:	6858      	ldr	r0, [r3, #4]
 8006014:	4408      	add	r0, r1
}
 8006016:	4770      	bx	lr

08006018 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006018:	6803      	ldr	r3, [r0, #0]
{
 800601a:	b510      	push	{r4, lr}
 800601c:	4601      	mov	r1, r0
	if (*path) {	/* If the pointer is not a null */
 800601e:	b153      	cbz	r3, 8006036 <get_ldnumber+0x1e>
 8006020:	4618      	mov	r0, r3
 8006022:	4602      	mov	r2, r0
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006024:	f810 4b01 	ldrb.w	r4, [r0], #1
 8006028:	2c1f      	cmp	r4, #31
 800602a:	d910      	bls.n	800604e <get_ldnumber+0x36>
 800602c:	2c3a      	cmp	r4, #58	; 0x3a
 800602e:	d1f8      	bne.n	8006022 <get_ldnumber+0xa>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 8006030:	1c58      	adds	r0, r3, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006032:	4282      	cmp	r2, r0
 8006034:	d002      	beq.n	800603c <get_ldnumber+0x24>
	int vol = -1;
 8006036:	f04f 30ff 	mov.w	r0, #4294967295
 800603a:	e007      	b.n	800604c <get_ldnumber+0x34>
			i = *tp++ - '0';
 800603c:	781b      	ldrb	r3, [r3, #0]
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800603e:	3b30      	subs	r3, #48	; 0x30
 8006040:	b2d8      	uxtb	r0, r3
 8006042:	2801      	cmp	r0, #1
 8006044:	d8f7      	bhi.n	8006036 <get_ldnumber+0x1e>
					vol = (int)i;
					*path = ++tt;
 8006046:	3201      	adds	r2, #1
			i = *tp++ - '0';
 8006048:	4618      	mov	r0, r3
					*path = ++tt;
 800604a:	600a      	str	r2, [r1, #0]
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 800604c:	bd10      	pop	{r4, pc}
		vol = 0;		/* Drive 0 */
 800604e:	2000      	movs	r0, #0
 8006050:	e7fc      	b.n	800604c <get_ldnumber+0x34>

08006052 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8006052:	b538      	push	{r3, r4, r5, lr}
 8006054:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8006056:	4604      	mov	r4, r0
 8006058:	b918      	cbnz	r0, 8006062 <validate+0x10>
	FRESULT res = FR_INVALID_OBJECT;
 800605a:	2009      	movs	r0, #9
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800605c:	2300      	movs	r3, #0
 800605e:	602b      	str	r3, [r5, #0]
	return res;
}
 8006060:	bd38      	pop	{r3, r4, r5, pc}
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8006062:	6803      	ldr	r3, [r0, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d0f8      	beq.n	800605a <validate+0x8>
 8006068:	781a      	ldrb	r2, [r3, #0]
 800606a:	2a00      	cmp	r2, #0
 800606c:	d0f5      	beq.n	800605a <validate+0x8>
 800606e:	8881      	ldrh	r1, [r0, #4]
 8006070:	88da      	ldrh	r2, [r3, #6]
 8006072:	4291      	cmp	r1, r2
 8006074:	d1f1      	bne.n	800605a <validate+0x8>
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8006076:	7858      	ldrb	r0, [r3, #1]
 8006078:	f7ff ff88 	bl	8005f8c <disk_status>
 800607c:	f010 0001 	ands.w	r0, r0, #1
 8006080:	d1eb      	bne.n	800605a <validate+0x8>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8006082:	6823      	ldr	r3, [r4, #0]
 8006084:	e7eb      	b.n	800605e <validate+0xc>

08006086 <move_window>:
{
 8006086:	b538      	push	{r3, r4, r5, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006088:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800608a:	428b      	cmp	r3, r1
{
 800608c:	4605      	mov	r5, r0
 800608e:	460c      	mov	r4, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006090:	d011      	beq.n	80060b6 <move_window+0x30>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006092:	2301      	movs	r3, #1
 8006094:	460a      	mov	r2, r1
 8006096:	f100 012c 	add.w	r1, r0, #44	; 0x2c
 800609a:	7840      	ldrb	r0, [r0, #1]
 800609c:	f7ff ff90 	bl	8005fc0 <disk_read>
				res = FR_DISK_ERR;
 80060a0:	2800      	cmp	r0, #0
 80060a2:	bf18      	it	ne
 80060a4:	f04f 34ff 	movne.w	r4, #4294967295
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80060a8:	4603      	mov	r3, r0
			fs->winsect = sector;
 80060aa:	62ac      	str	r4, [r5, #40]	; 0x28
				res = FR_DISK_ERR;
 80060ac:	bf0c      	ite	eq
 80060ae:	4603      	moveq	r3, r0
 80060b0:	2301      	movne	r3, #1
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	bd38      	pop	{r3, r4, r5, pc}
	FRESULT res = FR_OK;
 80060b6:	2300      	movs	r3, #0
 80060b8:	e7fb      	b.n	80060b2 <move_window+0x2c>
	...

080060bc <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80060bc:	2300      	movs	r3, #0
{
 80060be:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80060c0:	70c3      	strb	r3, [r0, #3]
 80060c2:	f04f 33ff 	mov.w	r3, #4294967295
 80060c6:	6283      	str	r3, [r0, #40]	; 0x28
{
 80060c8:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80060ca:	f7ff ffdc 	bl	8006086 <move_window>
 80060ce:	4603      	mov	r3, r0
 80060d0:	bb18      	cbnz	r0, 800611a <check_fs+0x5e>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80060d2:	f8b4 122a 	ldrh.w	r1, [r4, #554]	; 0x22a
 80060d6:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80060da:	4291      	cmp	r1, r2
 80060dc:	d11f      	bne.n	800611e <check_fs+0x62>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80060de:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 80060e2:	2ae9      	cmp	r2, #233	; 0xe9
 80060e4:	d005      	beq.n	80060f2 <check_fs+0x36>
 80060e6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80060e8:	490f      	ldr	r1, [pc, #60]	; (8006128 <check_fs+0x6c>)
 80060ea:	f002 12ff 	and.w	r2, r2, #16711935	; 0xff00ff
 80060ee:	428a      	cmp	r2, r1
 80060f0:	d117      	bne.n	8006122 <check_fs+0x66>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80060f2:	f104 0062 	add.w	r0, r4, #98	; 0x62
 80060f6:	f7ff ff71 	bl	8005fdc <ld_dword>
 80060fa:	4a0c      	ldr	r2, [pc, #48]	; (800612c <check_fs+0x70>)
 80060fc:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8006100:	4290      	cmp	r0, r2
 8006102:	d008      	beq.n	8006116 <check_fs+0x5a>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006104:	f104 007e 	add.w	r0, r4, #126	; 0x7e
 8006108:	f7ff ff68 	bl	8005fdc <ld_dword>
	return 2;
 800610c:	f102 524c 	add.w	r2, r2, #855638016	; 0x33000000
 8006110:	4290      	cmp	r0, r2
 8006112:	bf18      	it	ne
 8006114:	2302      	movne	r3, #2
}
 8006116:	4618      	mov	r0, r3
 8006118:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800611a:	2304      	movs	r3, #4
 800611c:	e7fb      	b.n	8006116 <check_fs+0x5a>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800611e:	2303      	movs	r3, #3
 8006120:	e7f9      	b.n	8006116 <check_fs+0x5a>
	return 2;
 8006122:	2302      	movs	r3, #2
 8006124:	e7f7      	b.n	8006116 <check_fs+0x5a>
 8006126:	bf00      	nop
 8006128:	009000eb 	.word	0x009000eb
 800612c:	00544146 	.word	0x00544146

08006130 <find_volume.constprop.0>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 8006130:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*rfs = 0;
 8006134:	2300      	movs	r3, #0
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 8006136:	b085      	sub	sp, #20
	*rfs = 0;
 8006138:	600b      	str	r3, [r1, #0]
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 800613a:	460d      	mov	r5, r1
	vol = get_ldnumber(path);
 800613c:	f7ff ff6c 	bl	8006018 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8006140:	1e06      	subs	r6, r0, #0
 8006142:	f2c0 80d3 	blt.w	80062ec <find_volume.constprop.0+0x1bc>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006146:	4b6b      	ldr	r3, [pc, #428]	; (80062f4 <find_volume.constprop.0+0x1c4>)
 8006148:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800614c:	2c00      	cmp	r4, #0
 800614e:	f000 80cf 	beq.w	80062f0 <find_volume.constprop.0+0x1c0>
	*rfs = fs;							/* Return pointer to the file system object */
 8006152:	602c      	str	r4, [r5, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006154:	7823      	ldrb	r3, [r4, #0]
 8006156:	b953      	cbnz	r3, 800616e <find_volume.constprop.0+0x3e>
	fs->fs_type = 0;					/* Clear the file system object */
 8006158:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800615a:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 800615c:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800615e:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006160:	f7ff ff1e 	bl	8005fa0 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006164:	f010 0501 	ands.w	r5, r0, #1
 8006168:	d00b      	beq.n	8006182 <find_volume.constprop.0+0x52>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800616a:	2503      	movs	r5, #3
 800616c:	e005      	b.n	800617a <find_volume.constprop.0+0x4a>
		stat = disk_status(fs->drv);
 800616e:	7860      	ldrb	r0, [r4, #1]
 8006170:	f7ff ff0c 	bl	8005f8c <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006174:	f010 0501 	ands.w	r5, r0, #1
 8006178:	d1ee      	bne.n	8006158 <find_volume.constprop.0+0x28>
}
 800617a:	4628      	mov	r0, r5
 800617c:	b005      	add	sp, #20
 800617e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006182:	4629      	mov	r1, r5
 8006184:	4620      	mov	r0, r4
 8006186:	f7ff ff99 	bl	80060bc <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800618a:	2802      	cmp	r0, #2
 800618c:	f040 8093 	bne.w	80062b6 <find_volume.constprop.0+0x186>
 8006190:	466e      	mov	r6, sp
 8006192:	f504 73f9 	add.w	r3, r4, #498	; 0x1f2
 8006196:	f204 2132 	addw	r1, r4, #562	; 0x232
 800619a:	4632      	mov	r2, r6
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800619c:	f813 0c04 	ldrb.w	r0, [r3, #-4]
 80061a0:	b110      	cbz	r0, 80061a8 <find_volume.constprop.0+0x78>
 80061a2:	4618      	mov	r0, r3
 80061a4:	f7ff ff1a 	bl	8005fdc <ld_dword>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80061a8:	3310      	adds	r3, #16
 80061aa:	428b      	cmp	r3, r1
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80061ac:	f842 0b04 	str.w	r0, [r2], #4
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80061b0:	d1f4      	bne.n	800619c <find_volume.constprop.0+0x6c>
 80061b2:	2700      	movs	r7, #0
			bsect = br[i];
 80061b4:	f856 9b04 	ldr.w	r9, [r6], #4
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80061b8:	f1b9 0f00 	cmp.w	r9, #0
 80061bc:	d073      	beq.n	80062a6 <find_volume.constprop.0+0x176>
 80061be:	4649      	mov	r1, r9
 80061c0:	4620      	mov	r0, r4
 80061c2:	f7ff ff7b 	bl	80060bc <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80061c6:	2801      	cmp	r0, #1
 80061c8:	d86e      	bhi.n	80062a8 <find_volume.constprop.0+0x178>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80061ca:	f8b4 3037 	ldrh.w	r3, [r4, #55]	; 0x37
 80061ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061d2:	d174      	bne.n	80062be <find_volume.constprop.0+0x18e>
		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80061d4:	f8b4 6042 	ldrh.w	r6, [r4, #66]	; 0x42
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80061d8:	b926      	cbnz	r6, 80061e4 <find_volume.constprop.0+0xb4>
 80061da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80061de:	f7ff fefd 	bl	8005fdc <ld_dword>
 80061e2:	4606      	mov	r6, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80061e4:	f894 703c 	ldrb.w	r7, [r4, #60]	; 0x3c
		fs->fsize = fasize;
 80061e8:	6166      	str	r6, [r4, #20]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80061ea:	1e7b      	subs	r3, r7, #1
 80061ec:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80061ee:	70a7      	strb	r7, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80061f0:	d865      	bhi.n	80062be <find_volume.constprop.0+0x18e>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80061f2:	f894 8039 	ldrb.w	r8, [r4, #57]	; 0x39
 80061f6:	f8a4 800a 	strh.w	r8, [r4, #10]
 80061fa:	4643      	mov	r3, r8
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d05e      	beq.n	80062be <find_volume.constprop.0+0x18e>
 8006200:	f108 33ff 	add.w	r3, r8, #4294967295
 8006204:	ea13 0f08 	tst.w	r3, r8
 8006208:	d159      	bne.n	80062be <find_volume.constprop.0+0x18e>
	rv = ptr[1];
 800620a:	f8b4 103d 	ldrh.w	r1, [r4, #61]	; 0x3d
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800620e:	8121      	strh	r1, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006210:	070b      	lsls	r3, r1, #28
 8006212:	d154      	bne.n	80062be <find_volume.constprop.0+0x18e>
		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006214:	f8b4 003f 	ldrh.w	r0, [r4, #63]	; 0x3f
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006218:	b918      	cbnz	r0, 8006222 <find_volume.constprop.0+0xf2>
 800621a:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 800621e:	f7ff fedd 	bl	8005fdc <ld_dword>
	rv = ptr[1];
 8006222:	f8b4 e03a 	ldrh.w	lr, [r4, #58]	; 0x3a
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006226:	f1be 0f00 	cmp.w	lr, #0
 800622a:	d048      	beq.n	80062be <find_volume.constprop.0+0x18e>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800622c:	4377      	muls	r7, r6
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800622e:	eb0e 1c11 	add.w	ip, lr, r1, lsr #4
 8006232:	44bc      	add	ip, r7
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006234:	4584      	cmp	ip, r0
 8006236:	d842      	bhi.n	80062be <find_volume.constprop.0+0x18e>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006238:	eba0 020c 	sub.w	r2, r0, ip
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800623c:	4542      	cmp	r2, r8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800623e:	fbb2 f3f8 	udiv	r3, r2, r8
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006242:	d33c      	bcc.n	80062be <find_volume.constprop.0+0x18e>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006244:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8006248:	4293      	cmp	r3, r2
 800624a:	d83c      	bhi.n	80062c6 <find_volume.constprop.0+0x196>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800624c:	f640 78f5 	movw	r8, #4085	; 0xff5
 8006250:	4543      	cmp	r3, r8
 8006252:	bf8c      	ite	hi
 8006254:	f04f 0802 	movhi.w	r8, #2
 8006258:	f04f 0801 	movls.w	r8, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800625c:	3302      	adds	r3, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800625e:	eb0e 0209 	add.w	r2, lr, r9
		fs->database = bsect + sysect;					/* Data start sector */
 8006262:	eb0c 0009 	add.w	r0, ip, r9
		if (fmt == FS_FAT32) {
 8006266:	f1b8 0f03 	cmp.w	r8, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800626a:	6123      	str	r3, [r4, #16]
		fs->volbase = bsect;							/* Volume start sector */
 800626c:	f8c4 9018 	str.w	r9, [r4, #24]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006270:	61e2      	str	r2, [r4, #28]
		fs->database = bsect + sysect;					/* Data start sector */
 8006272:	6260      	str	r0, [r4, #36]	; 0x24
		if (fmt == FS_FAT32) {
 8006274:	d12a      	bne.n	80062cc <find_volume.constprop.0+0x19c>
	rv = rv << 8 | ptr[0];
 8006276:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800627a:	430a      	orrs	r2, r1
 800627c:	d11f      	bne.n	80062be <find_volume.constprop.0+0x18e>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800627e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006282:	f7ff feab 	bl	8005fdc <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006286:	009b      	lsls	r3, r3, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006288:	6220      	str	r0, [r4, #32]
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800628a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800628e:	ebb6 2f53 	cmp.w	r6, r3, lsr #9
 8006292:	d314      	bcc.n	80062be <find_volume.constprop.0+0x18e>
	fs->id = ++Fsid;		/* File system mount ID */
 8006294:	4a18      	ldr	r2, [pc, #96]	; (80062f8 <find_volume.constprop.0+0x1c8>)
	fs->fs_type = fmt;		/* FAT sub-type */
 8006296:	f884 8000 	strb.w	r8, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 800629a:	8813      	ldrh	r3, [r2, #0]
 800629c:	3301      	adds	r3, #1
 800629e:	b29b      	uxth	r3, r3
 80062a0:	8013      	strh	r3, [r2, #0]
 80062a2:	80e3      	strh	r3, [r4, #6]
	return FR_OK;
 80062a4:	e769      	b.n	800617a <find_volume.constprop.0+0x4a>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80062a6:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80062a8:	3701      	adds	r7, #1
 80062aa:	2f04      	cmp	r7, #4
 80062ac:	d182      	bne.n	80061b4 <find_volume.constprop.0+0x84>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80062ae:	2804      	cmp	r0, #4
 80062b0:	d105      	bne.n	80062be <find_volume.constprop.0+0x18e>
 80062b2:	2501      	movs	r5, #1
 80062b4:	e761      	b.n	800617a <find_volume.constprop.0+0x4a>
 80062b6:	2804      	cmp	r0, #4
 80062b8:	d0fb      	beq.n	80062b2 <find_volume.constprop.0+0x182>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80062ba:	2801      	cmp	r0, #1
 80062bc:	d901      	bls.n	80062c2 <find_volume.constprop.0+0x192>
 80062be:	250d      	movs	r5, #13
 80062c0:	e75b      	b.n	800617a <find_volume.constprop.0+0x4a>
	bsect = 0;
 80062c2:	46a9      	mov	r9, r5
 80062c4:	e781      	b.n	80061ca <find_volume.constprop.0+0x9a>
		fmt = FS_FAT32;
 80062c6:	f04f 0803 	mov.w	r8, #3
 80062ca:	e7c7      	b.n	800625c <find_volume.constprop.0+0x12c>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80062cc:	2900      	cmp	r1, #0
 80062ce:	d0f6      	beq.n	80062be <find_volume.constprop.0+0x18e>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80062d0:	443a      	add	r2, r7
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80062d2:	f1b8 0f02 	cmp.w	r8, #2
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80062d6:	6222      	str	r2, [r4, #32]
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80062d8:	ea4f 0243 	mov.w	r2, r3, lsl #1
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80062dc:	bf1b      	ittet	ne
 80062de:	18d2      	addne	r2, r2, r3
 80062e0:	f003 0301 	andne.w	r3, r3, #1
 80062e4:	4613      	moveq	r3, r2
 80062e6:	eb03 0352 	addne.w	r3, r3, r2, lsr #1
 80062ea:	e7ce      	b.n	800628a <find_volume.constprop.0+0x15a>
	if (vol < 0) return FR_INVALID_DRIVE;
 80062ec:	250b      	movs	r5, #11
 80062ee:	e744      	b.n	800617a <find_volume.constprop.0+0x4a>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80062f0:	250c      	movs	r5, #12
 80062f2:	e742      	b.n	800617a <find_volume.constprop.0+0x4a>
 80062f4:	200010e0 	.word	0x200010e0
 80062f8:	200010e8 	.word	0x200010e8

080062fc <get_fat.isra.0>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80062fc:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 80062fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006300:	4606      	mov	r6, r0
 8006302:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006304:	d94e      	bls.n	80063a4 <get_fat.isra.0+0xa8>
 8006306:	6903      	ldr	r3, [r0, #16]
 8006308:	4299      	cmp	r1, r3
 800630a:	d24b      	bcs.n	80063a4 <get_fat.isra.0+0xa8>
		switch (fs->fs_type) {
 800630c:	7803      	ldrb	r3, [r0, #0]
 800630e:	2b02      	cmp	r3, #2
 8006310:	d029      	beq.n	8006366 <get_fat.isra.0+0x6a>
 8006312:	2b03      	cmp	r3, #3
 8006314:	d034      	beq.n	8006380 <get_fat.isra.0+0x84>
 8006316:	2b01      	cmp	r3, #1
 8006318:	d144      	bne.n	80063a4 <get_fat.isra.0+0xa8>
			bc = (UINT)clst; bc += bc / 2;
 800631a:	eb01 0551 	add.w	r5, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800631e:	69c1      	ldr	r1, [r0, #28]
 8006320:	eb01 2155 	add.w	r1, r1, r5, lsr #9
 8006324:	f7ff feaf 	bl	8006086 <move_window>
 8006328:	b110      	cbz	r0, 8006330 <get_fat.isra.0+0x34>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800632a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800632e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8006330:	1c6f      	adds	r7, r5, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006332:	69f1      	ldr	r1, [r6, #28]
			wc = fs->win[bc++ % SS(fs)];
 8006334:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8006338:	4435      	add	r5, r6
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800633a:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 800633e:	4630      	mov	r0, r6
			wc = fs->win[bc++ % SS(fs)];
 8006340:	f895 502c 	ldrb.w	r5, [r5, #44]	; 0x2c
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006344:	f7ff fe9f 	bl	8006086 <move_window>
 8006348:	2800      	cmp	r0, #0
 800634a:	d1ee      	bne.n	800632a <get_fat.isra.0+0x2e>
			wc |= fs->win[bc % SS(fs)] << 8;
 800634c:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8006350:	443e      	add	r6, r7
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006352:	07e3      	lsls	r3, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8006354:	f896 002c 	ldrb.w	r0, [r6, #44]	; 0x2c
 8006358:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800635c:	bf4c      	ite	mi
 800635e:	0900      	lsrmi	r0, r0, #4
 8006360:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8006364:	e7e3      	b.n	800632e <get_fat.isra.0+0x32>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006366:	69c1      	ldr	r1, [r0, #28]
 8006368:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800636c:	f7ff fe8b 	bl	8006086 <move_window>
 8006370:	2800      	cmp	r0, #0
 8006372:	d1da      	bne.n	800632a <get_fat.isra.0+0x2e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006374:	0064      	lsls	r4, r4, #1
 8006376:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 800637a:	4426      	add	r6, r4
 800637c:	8db0      	ldrh	r0, [r6, #44]	; 0x2c
			break;
 800637e:	e7d6      	b.n	800632e <get_fat.isra.0+0x32>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006380:	69c1      	ldr	r1, [r0, #28]
 8006382:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8006386:	f7ff fe7e 	bl	8006086 <move_window>
 800638a:	2800      	cmp	r0, #0
 800638c:	d1cd      	bne.n	800632a <get_fat.isra.0+0x2e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800638e:	00a4      	lsls	r4, r4, #2
 8006390:	f106 002c 	add.w	r0, r6, #44	; 0x2c
 8006394:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8006398:	4420      	add	r0, r4
 800639a:	f7ff fe1f 	bl	8005fdc <ld_dword>
 800639e:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
			break;
 80063a2:	e7c4      	b.n	800632e <get_fat.isra.0+0x32>
		switch (fs->fs_type) {
 80063a4:	2001      	movs	r0, #1
	return val;
 80063a6:	e7c2      	b.n	800632e <get_fat.isra.0+0x32>

080063a8 <dir_sdi.constprop.0>:
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80063a8:	6882      	ldr	r2, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80063aa:	b538      	push	{r3, r4, r5, lr}
	dp->dptr = ofs;				/* Set current offset */
 80063ac:	2300      	movs	r3, #0
	FATFS *fs = dp->obj.fs;
 80063ae:	6805      	ldr	r5, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 80063b0:	6103      	str	r3, [r0, #16]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80063b2:	4604      	mov	r4, r0
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80063b4:	b99a      	cbnz	r2, 80063de <dir_sdi.constprop.0+0x36>
 80063b6:	782b      	ldrb	r3, [r5, #0]
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d901      	bls.n	80063c0 <dir_sdi.constprop.0+0x18>
		clst = fs->dirbase;
 80063bc:	6a2b      	ldr	r3, [r5, #32]
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80063be:	b96b      	cbnz	r3, 80063dc <dir_sdi.constprop.0+0x34>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80063c0:	892b      	ldrh	r3, [r5, #8]
 80063c2:	b90b      	cbnz	r3, 80063c8 <dir_sdi.constprop.0+0x20>
 80063c4:	2002      	movs	r0, #2
}
 80063c6:	bd38      	pop	{r3, r4, r5, pc}
		dp->sect = fs->dirbase;
 80063c8:	6a2b      	ldr	r3, [r5, #32]
 80063ca:	61a3      	str	r3, [r4, #24]
	if (!dp->sect) return FR_INT_ERR;
 80063cc:	69a3      	ldr	r3, [r4, #24]
	dp->clust = clst;					/* Current cluster# */
 80063ce:	6162      	str	r2, [r4, #20]
	if (!dp->sect) return FR_INT_ERR;
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d0f7      	beq.n	80063c4 <dir_sdi.constprop.0+0x1c>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80063d4:	352c      	adds	r5, #44	; 0x2c
 80063d6:	61e5      	str	r5, [r4, #28]
	return FR_OK;
 80063d8:	2000      	movs	r0, #0
 80063da:	e7f4      	b.n	80063c6 <dir_sdi.constprop.0+0x1e>
 80063dc:	461a      	mov	r2, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80063de:	896b      	ldrh	r3, [r5, #10]
		while (ofs >= csz) {				/* Follow cluster chain */
 80063e0:	b963      	cbnz	r3, 80063fc <dir_sdi.constprop.0+0x54>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80063e2:	4611      	mov	r1, r2
 80063e4:	6820      	ldr	r0, [r4, #0]
 80063e6:	f7ff ff89 	bl	80062fc <get_fat.isra.0>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80063ea:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80063ec:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80063ee:	d00b      	beq.n	8006408 <dir_sdi.constprop.0+0x60>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80063f0:	2801      	cmp	r0, #1
 80063f2:	d9e7      	bls.n	80063c4 <dir_sdi.constprop.0+0x1c>
 80063f4:	692b      	ldr	r3, [r5, #16]
 80063f6:	4298      	cmp	r0, r3
 80063f8:	d3f3      	bcc.n	80063e2 <dir_sdi.constprop.0+0x3a>
 80063fa:	e7e3      	b.n	80063c4 <dir_sdi.constprop.0+0x1c>
		dp->sect = clust2sect(fs, clst);
 80063fc:	4611      	mov	r1, r2
 80063fe:	4628      	mov	r0, r5
 8006400:	f7ff fdee 	bl	8005fe0 <clust2sect>
 8006404:	61a0      	str	r0, [r4, #24]
 8006406:	e7e1      	b.n	80063cc <dir_sdi.constprop.0+0x24>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006408:	2001      	movs	r0, #1
 800640a:	e7dc      	b.n	80063c6 <dir_sdi.constprop.0+0x1e>

0800640c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800640c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800640e:	e9cd 1000 	strd	r1, r0, [sp]
	FRESULT res;
	const TCHAR *rp = path;


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8006412:	a803      	add	r0, sp, #12
{
 8006414:	4614      	mov	r4, r2
	const TCHAR *rp = path;
 8006416:	9103      	str	r1, [sp, #12]
	vol = get_ldnumber(&rp);
 8006418:	f7ff fdfe 	bl	8006018 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800641c:	1e03      	subs	r3, r0, #0
 800641e:	db14      	blt.n	800644a <f_mount+0x3e>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006420:	4a0c      	ldr	r2, [pc, #48]	; (8006454 <f_mount+0x48>)
 8006422:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]

	if (cfs) {
 8006426:	b109      	cbz	r1, 800642c <f_mount+0x20>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8006428:	2000      	movs	r0, #0
 800642a:	7008      	strb	r0, [r1, #0]
	}

	if (fs) {
 800642c:	9801      	ldr	r0, [sp, #4]
 800642e:	b108      	cbz	r0, 8006434 <f_mount+0x28>
		fs->fs_type = 0;				/* Clear new fs object */
 8006430:	2100      	movs	r1, #0
 8006432:	7001      	strb	r1, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006434:	f842 0023 	str.w	r0, [r2, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006438:	b128      	cbz	r0, 8006446 <f_mount+0x3a>
 800643a:	2c01      	cmp	r4, #1
 800643c:	d107      	bne.n	800644e <f_mount+0x42>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800643e:	a901      	add	r1, sp, #4
 8006440:	4668      	mov	r0, sp
 8006442:	f7ff fe75 	bl	8006130 <find_volume.constprop.0>
	LEAVE_FF(fs, res);
}
 8006446:	b004      	add	sp, #16
 8006448:	bd10      	pop	{r4, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 800644a:	200b      	movs	r0, #11
 800644c:	e7fb      	b.n	8006446 <f_mount+0x3a>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800644e:	2000      	movs	r0, #0
 8006450:	e7f9      	b.n	8006446 <f_mount+0x3a>
 8006452:	bf00      	nop
 8006454:	200010e0 	.word	0x200010e0

08006458 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800645c:	b0b7      	sub	sp, #220	; 0xdc
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800645e:	4606      	mov	r6, r0
{
 8006460:	9107      	str	r1, [sp, #28]
 8006462:	9203      	str	r2, [sp, #12]
	if (!fp) return FR_INVALID_OBJECT;
 8006464:	2800      	cmp	r0, #0
 8006466:	f000 8243 	beq.w	80068f0 <f_open+0x498>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
	res = find_volume(&path, &fs, mode);
 800646a:	a908      	add	r1, sp, #32
 800646c:	a807      	add	r0, sp, #28
 800646e:	f7ff fe5f 	bl	8006130 <find_volume.constprop.0>
	if (res == FR_OK) {
 8006472:	2800      	cmp	r0, #0
 8006474:	f040 823a 	bne.w	80068ec <f_open+0x494>
		dj.obj.fs = fs;
 8006478:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800647c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
		INIT_NAMBUF(fs);
 8006480:	ab15      	add	r3, sp, #84	; 0x54
 8006482:	f8c9 300c 	str.w	r3, [r9, #12]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006486:	9b07      	ldr	r3, [sp, #28]
 8006488:	4698      	mov	r8, r3
 800648a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800648e:	2a2f      	cmp	r2, #47	; 0x2f
 8006490:	d0fa      	beq.n	8006488 <f_open+0x30>
 8006492:	2a5c      	cmp	r2, #92	; 0x5c
 8006494:	d0f8      	beq.n	8006488 <f_open+0x30>
		obj->sclust = 0;					/* Start from root directory */
 8006496:	2300      	movs	r3, #0
 8006498:	930b      	str	r3, [sp, #44]	; 0x2c
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800649a:	f898 3000 	ldrb.w	r3, [r8]
 800649e:	2b1f      	cmp	r3, #31
 80064a0:	f200 81a6 	bhi.w	80067f0 <f_open+0x398>
		dp->fn[NSFLAG] = NS_NONAME;
 80064a4:	2380      	movs	r3, #128	; 0x80
		res = dir_sdi(dp, 0);
 80064a6:	a809      	add	r0, sp, #36	; 0x24
		dp->fn[NSFLAG] = NS_NONAME;
 80064a8:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
		res = dir_sdi(dp, 0);
 80064ac:	f7ff ff7c 	bl	80063a8 <dir_sdi.constprop.0>
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
			if (!fp->obj.lockid) res = FR_INT_ERR;
#endif
		}
#else		/* R/O configuration */
		if (res == FR_OK) {
 80064b0:	4603      	mov	r3, r0
 80064b2:	2800      	cmp	r0, #0
 80064b4:	f000 81f1 	beq.w	800689a <f_open+0x442>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80064b8:	2200      	movs	r2, #0
 80064ba:	6032      	str	r2, [r6, #0]
 80064bc:	e212      	b.n	80068e4 <f_open+0x48c>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80064be:	3401      	adds	r4, #1
 80064c0:	e1a8      	b.n	8006814 <f_open+0x3bc>
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80064c2:	2c41      	cmp	r4, #65	; 0x41
 80064c4:	d101      	bne.n	80064ca <f_open+0x72>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80064c6:	2306      	movs	r3, #6
 80064c8:	e7f6      	b.n	80064b8 <f_open+0x60>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80064ca:	2101      	movs	r1, #1
 80064cc:	9201      	str	r2, [sp, #4]
 80064ce:	f000 fbad 	bl	8006c2c <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80064d2:	2800      	cmp	r0, #0
 80064d4:	d0f7      	beq.n	80064c6 <f_open+0x6e>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80064d6:	287f      	cmp	r0, #127	; 0x7f
 80064d8:	9a01      	ldr	r2, [sp, #4]
 80064da:	d806      	bhi.n	80064ea <f_open+0x92>
 80064dc:	49a5      	ldr	r1, [pc, #660]	; (8006774 <f_open+0x31c>)
	while (*str && *str != chr) str++;
 80064de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064e2:	b113      	cbz	r3, 80064ea <f_open+0x92>
 80064e4:	4298      	cmp	r0, r3
 80064e6:	d1fa      	bne.n	80064de <f_open+0x86>
 80064e8:	e7ed      	b.n	80064c6 <f_open+0x6e>
		lfn[di++] = w;					/* Store the Unicode character */
 80064ea:	f82a 0f02 	strh.w	r0, [sl, #2]!
		w = p[si++];					/* Get a character */
 80064ee:	4627      	mov	r7, r4
 80064f0:	e185      	b.n	80067fe <f_open+0x3a6>
		w = lfn[di - 1];
 80064f2:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
		if (w != ' ' && w != '.') break;
 80064f6:	2b20      	cmp	r3, #32
 80064f8:	d002      	beq.n	8006500 <f_open+0xa8>
 80064fa:	2b2e      	cmp	r3, #46	; 0x2e
 80064fc:	f040 819a 	bne.w	8006834 <f_open+0x3dc>
		di--;
 8006500:	3f01      	subs	r7, #1
 8006502:	e194      	b.n	800682e <f_open+0x3d6>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8006504:	3101      	adds	r1, #1
 8006506:	e1a1      	b.n	800684c <f_open+0x3f4>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006508:	45d3      	cmp	fp, sl
 800650a:	d205      	bcs.n	8006518 <f_open+0xc0>
 800650c:	42bb      	cmp	r3, r7
 800650e:	d15d      	bne.n	80065cc <f_open+0x174>
			if (ni == 11) {				/* Long extension */
 8006510:	f1ba 0f0b 	cmp.w	sl, #11
 8006514:	d152      	bne.n	80065bc <f_open+0x164>
 8006516:	e002      	b.n	800651e <f_open+0xc6>
 8006518:	f1ba 0f0b 	cmp.w	sl, #11
 800651c:	d149      	bne.n	80065b2 <f_open+0x15a>
				cf |= NS_LOSS | NS_LFN; break;
 800651e:	f044 0403 	orr.w	r4, r4, #3
 8006522:	f04f 0a0b 	mov.w	sl, #11
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006526:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
 800652a:	2be5      	cmp	r3, #229	; 0xe5
 800652c:	bf04      	itt	eq
 800652e:	2305      	moveq	r3, #5
 8006530:	f88d 3044 	strbeq.w	r3, [sp, #68]	; 0x44
	if (ni == 8) b <<= 2;
 8006534:	f1ba 0f08 	cmp.w	sl, #8
 8006538:	bf04      	itt	eq
 800653a:	00ad      	lsleq	r5, r5, #2
 800653c:	b2ed      	uxtbeq	r5, r5
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800653e:	f005 030c 	and.w	r3, r5, #12
 8006542:	2b0c      	cmp	r3, #12
 8006544:	d003      	beq.n	800654e <f_open+0xf6>
 8006546:	f005 0203 	and.w	r2, r5, #3
 800654a:	2a03      	cmp	r2, #3
 800654c:	d101      	bne.n	8006552 <f_open+0xfa>
 800654e:	f044 0402 	orr.w	r4, r4, #2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006552:	07a0      	lsls	r0, r4, #30
 8006554:	d409      	bmi.n	800656a <f_open+0x112>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8006556:	f005 0503 	and.w	r5, r5, #3
 800655a:	2d01      	cmp	r5, #1
 800655c:	bf08      	it	eq
 800655e:	f044 0410 	orreq.w	r4, r4, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8006562:	2b04      	cmp	r3, #4
 8006564:	bf08      	it	eq
 8006566:	f044 0408 	orreq.w	r4, r4, #8
	FATFS *fs = dp->obj.fs;
 800656a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800656c:	9301      	str	r3, [sp, #4]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800656e:	a809      	add	r0, sp, #36	; 0x24
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8006570:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006574:	f7ff ff18 	bl	80063a8 <dir_sdi.constprop.0>
	if (res != FR_OK) return res;
 8006578:	4603      	mov	r3, r0
 800657a:	2800      	cmp	r0, #0
 800657c:	f040 80f3 	bne.w	8006766 <f_open+0x30e>
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006580:	f04f 33ff 	mov.w	r3, #4294967295
 8006584:	f04f 0aff 	mov.w	sl, #255	; 0xff
 8006588:	9314      	str	r3, [sp, #80]	; 0x50
 800658a:	4654      	mov	r4, sl
		res = move_window(fs, dp->sect);
 800658c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800658e:	9801      	ldr	r0, [sp, #4]
 8006590:	f7ff fd79 	bl	8006086 <move_window>
		if (res != FR_OK) break;
 8006594:	4603      	mov	r3, r0
 8006596:	2800      	cmp	r0, #0
 8006598:	f040 80e5 	bne.w	8006766 <f_open+0x30e>
		c = dp->dir[DIR_Name];
 800659c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800659e:	782b      	ldrb	r3, [r5, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d13b      	bne.n	800661c <f_open+0x1c4>
			ns = dp->fn[NSFLAG];
 80065a4:	f89d 204f 	ldrb.w	r2, [sp, #79]	; 0x4f
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80065a8:	0751      	lsls	r1, r2, #29
 80065aa:	f140 810a 	bpl.w	80067c2 <f_open+0x36a>
			res = dir_find(dp);				/* Find an object with the segment name */
 80065ae:	2304      	movs	r3, #4
 80065b0:	e782      	b.n	80064b8 <f_open+0x60>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80065b2:	42bb      	cmp	r3, r7
 80065b4:	d002      	beq.n	80065bc <f_open+0x164>
 80065b6:	f044 0403 	orr.w	r4, r4, #3
			if (si > di) break;			/* No extension */
 80065ba:	d8b4      	bhi.n	8006526 <f_open+0xce>
			b <<= 2; continue;
 80065bc:	00ad      	lsls	r5, r5, #2
 80065be:	b2ed      	uxtb	r5, r5
 80065c0:	463b      	mov	r3, r7
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80065c2:	f04f 0a0b 	mov.w	sl, #11
 80065c6:	f04f 0b08 	mov.w	fp, #8
			b <<= 2; continue;
 80065ca:	e164      	b.n	8006896 <f_open+0x43e>
		if (w >= 0x80) {				/* Non ASCII character */
 80065cc:	287f      	cmp	r0, #127	; 0x7f
 80065ce:	d90e      	bls.n	80065ee <f_open+0x196>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80065d0:	2100      	movs	r1, #0
 80065d2:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80065d6:	f000 fb29 	bl	8006c2c <ff_convert>
			cf |= NS_LFN;				/* Force create LFN entry */
 80065da:	f044 0402 	orr.w	r4, r4, #2
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80065de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80065e2:	b168      	cbz	r0, 8006600 <f_open+0x1a8>
 80065e4:	4964      	ldr	r1, [pc, #400]	; (8006778 <f_open+0x320>)
 80065e6:	4408      	add	r0, r1
 80065e8:	f810 0c80 	ldrb.w	r0, [r0, #-128]
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80065ec:	b140      	cbz	r0, 8006600 <f_open+0x1a8>
	while (*str && *str != chr) str++;
 80065ee:	f8df c190 	ldr.w	ip, [pc, #400]	; 8006780 <f_open+0x328>
 80065f2:	f81c 1b01 	ldrb.w	r1, [ip], #1
 80065f6:	2900      	cmp	r1, #0
 80065f8:	f000 817c 	beq.w	80068f4 <f_open+0x49c>
 80065fc:	4281      	cmp	r1, r0
 80065fe:	d1f8      	bne.n	80065f2 <f_open+0x19a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006600:	f044 0403 	orr.w	r4, r4, #3
 8006604:	205f      	movs	r0, #95	; 0x5f
		dp->fn[i++] = (BYTE)w;
 8006606:	f10b 01d8 	add.w	r1, fp, #216	; 0xd8
 800660a:	4469      	add	r1, sp
 800660c:	f10b 0b01 	add.w	fp, fp, #1
 8006610:	f801 0c94 	strb.w	r0, [r1, #-148]
 8006614:	e13f      	b.n	8006896 <f_open+0x43e>
					b |= 2;
 8006616:	f045 0502 	orr.w	r5, r5, #2
 800661a:	e7f4      	b.n	8006606 <f_open+0x1ae>
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800661c:	7ae9      	ldrb	r1, [r5, #11]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800661e:	2be5      	cmp	r3, #229	; 0xe5
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8006620:	f001 023f 	and.w	r2, r1, #63	; 0x3f
 8006624:	f88d 202a 	strb.w	r2, [sp, #42]	; 0x2a
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006628:	d003      	beq.n	8006632 <f_open+0x1da>
 800662a:	0709      	lsls	r1, r1, #28
 800662c:	d505      	bpl.n	800663a <f_open+0x1e2>
 800662e:	2a0f      	cmp	r2, #15
 8006630:	d005      	beq.n	800663e <f_open+0x1e6>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006632:	f04f 33ff 	mov.w	r3, #4294967295
 8006636:	9314      	str	r3, [sp, #80]	; 0x50
 8006638:	e067      	b.n	800670a <f_open+0x2b2>
			if (a == AM_LFN) {			/* An LFN entry is found */
 800663a:	2a0f      	cmp	r2, #15
 800663c:	d16c      	bne.n	8006718 <f_open+0x2c0>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800663e:	f89d 204f 	ldrb.w	r2, [sp, #79]	; 0x4f
 8006642:	0652      	lsls	r2, r2, #25
 8006644:	d440      	bmi.n	80066c8 <f_open+0x270>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8006646:	065f      	lsls	r7, r3, #25
 8006648:	d55d      	bpl.n	8006706 <f_open+0x2ae>
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800664a:	f003 04bf 	and.w	r4, r3, #191	; 0xbf
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800664e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
						sum = dp->dir[LDIR_Chksum];
 8006650:	f895 a00d 	ldrb.w	sl, [r5, #13]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8006654:	9314      	str	r3, [sp, #80]	; 0x50
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006656:	7b6b      	ldrb	r3, [r5, #13]
 8006658:	4553      	cmp	r3, sl
 800665a:	d156      	bne.n	800670a <f_open+0x2b2>
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800665c:	8b6b      	ldrh	r3, [r5, #26]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d153      	bne.n	800670a <f_open+0x2b2>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006662:	9b01      	ldr	r3, [sp, #4]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8006664:	782f      	ldrb	r7, [r5, #0]
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	9302      	str	r3, [sp, #8]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800666a:	f007 073f 	and.w	r7, r7, #63	; 0x3f
 800666e:	3f01      	subs	r7, #1
 8006670:	230d      	movs	r3, #13
 8006672:	f8df b110 	ldr.w	fp, [pc, #272]	; 8006784 <f_open+0x32c>
 8006676:	435f      	muls	r7, r3
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006678:	2201      	movs	r2, #1
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800667a:	f81b 3b01 	ldrb.w	r3, [fp], #1
	rv = ptr[1];
 800667e:	5aeb      	ldrh	r3, [r5, r3]
		if (wc) {
 8006680:	2a00      	cmp	r2, #0
 8006682:	d044      	beq.n	800670e <f_open+0x2b6>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8006684:	2f3f      	cmp	r7, #63	; 0x3f
 8006686:	d840      	bhi.n	800670a <f_open+0x2b2>
 8006688:	4618      	mov	r0, r3
 800668a:	9306      	str	r3, [sp, #24]
 800668c:	f000 faec 	bl	8006c68 <ff_wtoupper>
 8006690:	9b02      	ldr	r3, [sp, #8]
 8006692:	9005      	str	r0, [sp, #20]
 8006694:	1c79      	adds	r1, r7, #1
 8006696:	f833 0017 	ldrh.w	r0, [r3, r7, lsl #1]
 800669a:	9104      	str	r1, [sp, #16]
 800669c:	f000 fae4 	bl	8006c68 <ff_wtoupper>
 80066a0:	9a05      	ldr	r2, [sp, #20]
 80066a2:	4282      	cmp	r2, r0
 80066a4:	d131      	bne.n	800670a <f_open+0x2b2>
 80066a6:	9b06      	ldr	r3, [sp, #24]
 80066a8:	9904      	ldr	r1, [sp, #16]
 80066aa:	461a      	mov	r2, r3
 80066ac:	460f      	mov	r7, r1
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80066ae:	4b33      	ldr	r3, [pc, #204]	; (800677c <f_open+0x324>)
 80066b0:	459b      	cmp	fp, r3
 80066b2:	d1e2      	bne.n	800667a <f_open+0x222>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80066b4:	782b      	ldrb	r3, [r5, #0]
 80066b6:	065d      	lsls	r5, r3, #25
 80066b8:	d504      	bpl.n	80066c4 <f_open+0x26c>
 80066ba:	b11a      	cbz	r2, 80066c4 <f_open+0x26c>
 80066bc:	9b02      	ldr	r3, [sp, #8]
 80066be:	f833 3017 	ldrh.w	r3, [r3, r7, lsl #1]
 80066c2:	bb13      	cbnz	r3, 800670a <f_open+0x2b2>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80066c4:	3c01      	subs	r4, #1
 80066c6:	b2e4      	uxtb	r4, r4
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80066c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066ca:	f103 0b20 	add.w	fp, r3, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80066ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f43f af67 	beq.w	80065a4 <f_open+0x14c>
 80066d6:	f5bb 1f00 	cmp.w	fp, #2097152	; 0x200000
 80066da:	f4bf af63 	bcs.w	80065a4 <f_open+0x14c>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80066de:	f3cb 0508 	ubfx	r5, fp, #0, #9
	FATFS *fs = dp->obj.fs;
 80066e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80066e4:	b94d      	cbnz	r5, 80066fa <f_open+0x2a2>
		if (!dp->clust) {		/* Static table */
 80066e6:	990e      	ldr	r1, [sp, #56]	; 0x38
		dp->sect++;				/* Next sector */
 80066e8:	3301      	adds	r3, #1
 80066ea:	930f      	str	r3, [sp, #60]	; 0x3c
		if (!dp->clust) {		/* Static table */
 80066ec:	2900      	cmp	r1, #0
 80066ee:	d14b      	bne.n	8006788 <f_open+0x330>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80066f0:	893b      	ldrh	r3, [r7, #8]
 80066f2:	ebb3 1f5b 	cmp.w	r3, fp, lsr #5
 80066f6:	f67f af55 	bls.w	80065a4 <f_open+0x14c>
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80066fa:	372c      	adds	r7, #44	; 0x2c
 80066fc:	443d      	add	r5, r7
	dp->dptr = ofs;						/* Current entry */
 80066fe:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006702:	9510      	str	r5, [sp, #64]	; 0x40
	} while (res == FR_OK);
 8006704:	e742      	b.n	800658c <f_open+0x134>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006706:	42a3      	cmp	r3, r4
 8006708:	d0a5      	beq.n	8006656 <f_open+0x1fe>
 800670a:	24ff      	movs	r4, #255	; 0xff
 800670c:	e7dc      	b.n	80066c8 <f_open+0x270>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800670e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006712:	428b      	cmp	r3, r1
 8006714:	d0cb      	beq.n	80066ae <f_open+0x256>
 8006716:	e7f8      	b.n	800670a <f_open+0x2b2>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006718:	b974      	cbnz	r4, 8006738 <f_open+0x2e0>
 800671a:	f105 020b 	add.w	r2, r5, #11
 800671e:	4629      	mov	r1, r5
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8006720:	01e3      	lsls	r3, r4, #7
 8006722:	ea43 0454 	orr.w	r4, r3, r4, lsr #1
 8006726:	f811 3b01 	ldrb.w	r3, [r1], #1
 800672a:	fa53 f484 	uxtab	r4, r3, r4
	} while (--n);
 800672e:	428a      	cmp	r2, r1
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8006730:	b2e4      	uxtb	r4, r4
	} while (--n);
 8006732:	d1f5      	bne.n	8006720 <f_open+0x2c8>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006734:	45a2      	cmp	sl, r4
 8006736:	d03e      	beq.n	80067b6 <f_open+0x35e>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006738:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 800673c:	f013 0301 	ands.w	r3, r3, #1
 8006740:	f47f af77 	bne.w	8006632 <f_open+0x1da>
 8006744:	f105 000b 	add.w	r0, r5, #11
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006748:	a911      	add	r1, sp, #68	; 0x44
		r = *d++ - *s++;
 800674a:	f815 2b01 	ldrb.w	r2, [r5], #1
 800674e:	f811 4b01 	ldrb.w	r4, [r1], #1
	} while (--cnt && r == 0);
 8006752:	42a8      	cmp	r0, r5
		r = *d++ - *s++;
 8006754:	eba2 0204 	sub.w	r2, r2, r4
	} while (--cnt && r == 0);
 8006758:	d002      	beq.n	8006760 <f_open+0x308>
 800675a:	2a00      	cmp	r2, #0
 800675c:	d0f5      	beq.n	800674a <f_open+0x2f2>
 800675e:	e768      	b.n	8006632 <f_open+0x1da>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006760:	2a00      	cmp	r2, #0
 8006762:	f47f af66 	bne.w	8006632 <f_open+0x1da>
			ns = dp->fn[NSFLAG];
 8006766:	f89d 204f 	ldrb.w	r2, [sp, #79]	; 0x4f
			if (res != FR_OK) {				/* Failed to find the object */
 800676a:	b363      	cbz	r3, 80067c6 <f_open+0x36e>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800676c:	2b04      	cmp	r3, #4
 800676e:	f47f aea3 	bne.w	80064b8 <f_open+0x60>
 8006772:	e719      	b.n	80065a8 <f_open+0x150>
 8006774:	0800c9fc 	.word	0x0800c9fc
 8006778:	0800ca0c 	.word	0x0800ca0c
 800677c:	0800ca99 	.word	0x0800ca99
 8006780:	0800ca05 	.word	0x0800ca05
 8006784:	0800ca8c 	.word	0x0800ca8c
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006788:	897b      	ldrh	r3, [r7, #10]
 800678a:	3b01      	subs	r3, #1
 800678c:	ea13 235b 	ands.w	r3, r3, fp, lsr #9
 8006790:	d1b3      	bne.n	80066fa <f_open+0x2a2>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006792:	4638      	mov	r0, r7
 8006794:	f7ff fdb2 	bl	80062fc <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006798:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800679a:	4601      	mov	r1, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800679c:	d90d      	bls.n	80067ba <f_open+0x362>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800679e:	1c48      	adds	r0, r1, #1
 80067a0:	d00d      	beq.n	80067be <f_open+0x366>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	4299      	cmp	r1, r3
 80067a6:	f4bf aefd 	bcs.w	80065a4 <f_open+0x14c>
				dp->sect = clust2sect(fs, clst);
 80067aa:	4638      	mov	r0, r7
				dp->clust = clst;		/* Initialize data for new cluster */
 80067ac:	910e      	str	r1, [sp, #56]	; 0x38
				dp->sect = clust2sect(fs, clst);
 80067ae:	f7ff fc17 	bl	8005fe0 <clust2sect>
 80067b2:	900f      	str	r0, [sp, #60]	; 0x3c
 80067b4:	e7a1      	b.n	80066fa <f_open+0x2a2>
		res = move_window(fs, dp->sect);
 80067b6:	2300      	movs	r3, #0
 80067b8:	e7d5      	b.n	8006766 <f_open+0x30e>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80067ba:	2302      	movs	r3, #2
 80067bc:	e7d3      	b.n	8006766 <f_open+0x30e>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80067be:	2301      	movs	r3, #1
 80067c0:	e7d1      	b.n	8006766 <f_open+0x30e>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80067c2:	2305      	movs	r3, #5
 80067c4:	e678      	b.n	80064b8 <f_open+0x60>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80067c6:	0752      	lsls	r2, r2, #29
 80067c8:	d467      	bmi.n	800689a <f_open+0x442>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80067ca:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
 80067ce:	06db      	lsls	r3, r3, #27
 80067d0:	d5f7      	bpl.n	80067c2 <f_open+0x36a>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80067d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
	if (fs->fs_type == FS_FAT32) {
 80067d4:	f899 1000 	ldrb.w	r1, [r9]
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80067d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80067dc:	f109 032c 	add.w	r3, r9, #44	; 0x2c
 80067e0:	4413      	add	r3, r2
	if (fs->fs_type == FS_FAT32) {
 80067e2:	2903      	cmp	r1, #3
	cl = ld_word(dir + DIR_FstClusLO);
 80067e4:	8b5a      	ldrh	r2, [r3, #26]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80067e6:	bf04      	itt	eq
 80067e8:	8a9b      	ldrheq	r3, [r3, #20]
 80067ea:	ea42 4203 	orreq.w	r2, r2, r3, lsl #16
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80067ee:	920b      	str	r2, [sp, #44]	; 0x2c
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80067f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067f2:	68da      	ldr	r2, [r3, #12]
 80067f4:	1e95      	subs	r5, r2, #2
 80067f6:	f108 3bff 	add.w	fp, r8, #4294967295
 80067fa:	46aa      	mov	sl, r5
 80067fc:	2700      	movs	r7, #0
		w = p[si++];					/* Get a character */
 80067fe:	f81b 0f01 	ldrb.w	r0, [fp, #1]!
		if (w < ' ') break;				/* Break if end of the path name */
 8006802:	281f      	cmp	r0, #31
		w = p[si++];					/* Get a character */
 8006804:	f107 0401 	add.w	r4, r7, #1
		if (w < ' ') break;				/* Break if end of the path name */
 8006808:	d90c      	bls.n	8006824 <f_open+0x3cc>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800680a:	282f      	cmp	r0, #47	; 0x2f
 800680c:	d002      	beq.n	8006814 <f_open+0x3bc>
 800680e:	285c      	cmp	r0, #92	; 0x5c
 8006810:	f47f ae57 	bne.w	80064c2 <f_open+0x6a>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006814:	f818 3004 	ldrb.w	r3, [r8, r4]
 8006818:	2b2f      	cmp	r3, #47	; 0x2f
 800681a:	f43f ae50 	beq.w	80064be <f_open+0x66>
 800681e:	2b5c      	cmp	r3, #92	; 0x5c
 8006820:	f43f ae4d 	beq.w	80064be <f_open+0x66>
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006824:	2820      	cmp	r0, #32
	*path = &p[si];						/* Return pointer to the next segment */
 8006826:	44a0      	add	r8, r4
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006828:	bf34      	ite	cc
 800682a:	2404      	movcc	r4, #4
 800682c:	2400      	movcs	r4, #0
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800682e:	2f00      	cmp	r7, #0
 8006830:	f47f ae5f 	bne.w	80064f2 <f_open+0x9a>
	lfn[di] = 0;						/* LFN is created */
 8006834:	2100      	movs	r1, #0
 8006836:	f822 1017 	strh.w	r1, [r2, r7, lsl #1]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800683a:	2f00      	cmp	r7, #0
 800683c:	f43f ae43 	beq.w	80064c6 <f_open+0x6e>
		*d++ = (BYTE)val;
 8006840:	f04f 3320 	mov.w	r3, #538976288	; 0x20202020
 8006844:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
 8006848:	f8cd 304b 	str.w	r3, [sp, #75]	; 0x4b
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800684c:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
 8006850:	2b20      	cmp	r3, #32
 8006852:	f43f ae57 	beq.w	8006504 <f_open+0xac>
 8006856:	2b2e      	cmp	r3, #46	; 0x2e
 8006858:	f43f ae54 	beq.w	8006504 <f_open+0xac>
	if (si) cf |= NS_LOSS | NS_LFN;
 800685c:	b109      	cbz	r1, 8006862 <f_open+0x40a>
 800685e:	f044 0403 	orr.w	r4, r4, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8006862:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
 8006866:	2b2e      	cmp	r3, #46	; 0x2e
 8006868:	d001      	beq.n	800686e <f_open+0x416>
 800686a:	3f01      	subs	r7, #1
 800686c:	d1f9      	bne.n	8006862 <f_open+0x40a>
		dp->fn[i++] = (BYTE)w;
 800686e:	2500      	movs	r5, #0
 8006870:	f04f 0a08 	mov.w	sl, #8
 8006874:	46ab      	mov	fp, r5
		w = lfn[si++];					/* Get an LFN character */
 8006876:	f832 0011 	ldrh.w	r0, [r2, r1, lsl #1]
 800687a:	1c4b      	adds	r3, r1, #1
		if (!w) break;					/* Break on end of the LFN */
 800687c:	2800      	cmp	r0, #0
 800687e:	f43f ae52 	beq.w	8006526 <f_open+0xce>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006882:	2820      	cmp	r0, #32
 8006884:	d005      	beq.n	8006892 <f_open+0x43a>
 8006886:	282e      	cmp	r0, #46	; 0x2e
 8006888:	f47f ae3e 	bne.w	8006508 <f_open+0xb0>
 800688c:	42bb      	cmp	r3, r7
 800688e:	f43f ae3f 	beq.w	8006510 <f_open+0xb8>
			cf |= NS_LOSS | NS_LFN; continue;
 8006892:	f044 0403 	orr.w	r4, r4, #3
		dp->fn[i++] = (BYTE)w;
 8006896:	4619      	mov	r1, r3
 8006898:	e7ed      	b.n	8006876 <f_open+0x41e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800689a:	f99d 304f 	ldrsb.w	r3, [sp, #79]	; 0x4f
 800689e:	2b00      	cmp	r3, #0
 80068a0:	f6ff ae11 	blt.w	80064c6 <f_open+0x6e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80068a4:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
 80068a8:	f013 0310 	ands.w	r3, r3, #16
 80068ac:	f47f ae7f 	bne.w	80065ae <f_open+0x156>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80068b0:	9a08      	ldr	r2, [sp, #32]
 80068b2:	9810      	ldr	r0, [sp, #64]	; 0x40
	if (fs->fs_type == FS_FAT32) {
 80068b4:	7814      	ldrb	r4, [r2, #0]
	cl = ld_word(dir + DIR_FstClusLO);
 80068b6:	8b41      	ldrh	r1, [r0, #26]
	if (fs->fs_type == FS_FAT32) {
 80068b8:	2c03      	cmp	r4, #3
 80068ba:	d102      	bne.n	80068c2 <f_open+0x46a>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80068bc:	8a84      	ldrh	r4, [r0, #20]
 80068be:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80068c2:	60b1      	str	r1, [r6, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80068c4:	301c      	adds	r0, #28
 80068c6:	f7ff fb89 	bl	8005fdc <ld_dword>
			fp->obj.fs = fs;	 	/* Validate the file object */
 80068ca:	6032      	str	r2, [r6, #0]
			fp->obj.id = fs->id;
 80068cc:	88d2      	ldrh	r2, [r2, #6]
 80068ce:	80b2      	strh	r2, [r6, #4]
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80068d0:	9a03      	ldr	r2, [sp, #12]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80068d2:	60f0      	str	r0, [r6, #12]
			fp->cltbl = 0;			/* Disable fast seek mode */
 80068d4:	2100      	movs	r1, #0
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80068d6:	f002 0201 	and.w	r2, r2, #1
			fp->cltbl = 0;			/* Disable fast seek mode */
 80068da:	6231      	str	r1, [r6, #32]
			fp->flag = mode;		/* Set file access mode */
 80068dc:	7432      	strb	r2, [r6, #16]
			fp->err = 0;			/* Clear error flag */
 80068de:	7471      	strb	r1, [r6, #17]
			fp->sect = 0;			/* Invalidate current data sector */
 80068e0:	61f1      	str	r1, [r6, #28]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80068e2:	6171      	str	r1, [r6, #20]

	LEAVE_FF(fs, res);
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	b037      	add	sp, #220	; 0xdc
 80068e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ec:	4603      	mov	r3, r0
 80068ee:	e5e3      	b.n	80064b8 <f_open+0x60>
	if (!fp) return FR_INVALID_OBJECT;
 80068f0:	2309      	movs	r3, #9
 80068f2:	e7f7      	b.n	80068e4 <f_open+0x48c>
				if (IsUpper(w)) {		/* ASCII large capital */
 80068f4:	f1a0 0141 	sub.w	r1, r0, #65	; 0x41
 80068f8:	2919      	cmp	r1, #25
 80068fa:	f67f ae8c 	bls.w	8006616 <f_open+0x1be>
					if (IsLower(w)) {	/* ASCII small capital */
 80068fe:	f1a0 0161 	sub.w	r1, r0, #97	; 0x61
 8006902:	2919      	cmp	r1, #25
						b |= 1; w -= 0x20;
 8006904:	bf9e      	ittt	ls
 8006906:	3820      	subls	r0, #32
 8006908:	f045 0501 	orrls.w	r5, r5, #1
 800690c:	b280      	uxthls	r0, r0
 800690e:	e67a      	b.n	8006606 <f_open+0x1ae>

08006910 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8006910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006914:	4699      	mov	r9, r3
 8006916:	b085      	sub	sp, #20
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 8006918:	2300      	movs	r3, #0
{
 800691a:	4688      	mov	r8, r1
	*br = 0;	/* Clear read byte counter */
 800691c:	f8c9 3000 	str.w	r3, [r9]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8006920:	a903      	add	r1, sp, #12
{
 8006922:	4604      	mov	r4, r0
 8006924:	4616      	mov	r6, r2
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8006926:	f7ff fb94 	bl	8006052 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800692a:	4605      	mov	r5, r0
 800692c:	bb00      	cbnz	r0, 8006970 <f_read+0x60>
 800692e:	7c65      	ldrb	r5, [r4, #17]
 8006930:	b9f5      	cbnz	r5, 8006970 <f_read+0x60>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8006932:	7c23      	ldrb	r3, [r4, #16]
 8006934:	f013 0301 	ands.w	r3, r3, #1
 8006938:	9300      	str	r3, [sp, #0]
 800693a:	d07b      	beq.n	8006a34 <f_read+0x124>
	remain = fp->obj.objsize - fp->fptr;
 800693c:	68e2      	ldr	r2, [r4, #12]
 800693e:	6963      	ldr	r3, [r4, #20]
 8006940:	1ad2      	subs	r2, r2, r3
 8006942:	4296      	cmp	r6, r2
 8006944:	bf28      	it	cs
 8006946:	4616      	movcs	r6, r2
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8006948:	f104 0b24 	add.w	fp, r4, #36	; 0x24
	for ( ;  btr;								/* Repeat until all data read */
 800694c:	b186      	cbz	r6, 8006970 <f_read+0x60>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800694e:	6961      	ldr	r1, [r4, #20]
 8006950:	f3c1 0308 	ubfx	r3, r1, #0, #9
 8006954:	2b00      	cmp	r3, #0
 8006956:	d15a      	bne.n	8006a0e <f_read+0xfe>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8006958:	9b03      	ldr	r3, [sp, #12]
 800695a:	895f      	ldrh	r7, [r3, #10]
 800695c:	3f01      	subs	r7, #1
			if (csect == 0) {					/* On the cluster boundary? */
 800695e:	ea17 2751 	ands.w	r7, r7, r1, lsr #9
 8006962:	d11b      	bne.n	800699c <f_read+0x8c>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8006964:	b941      	cbnz	r1, 8006978 <f_read+0x68>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8006966:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8006968:	2801      	cmp	r0, #1
 800696a:	d810      	bhi.n	800698e <f_read+0x7e>
 800696c:	2502      	movs	r5, #2
 800696e:	7465      	strb	r5, [r4, #17]
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 8006970:	4628      	mov	r0, r5
 8006972:	b005      	add	sp, #20
 8006974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (fp->cltbl) {
 8006978:	6a23      	ldr	r3, [r4, #32]
 800697a:	b11b      	cbz	r3, 8006984 <f_read+0x74>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800697c:	4620      	mov	r0, r4
 800697e:	f7ff fb3a 	bl	8005ff6 <clmt_clust>
 8006982:	e7f1      	b.n	8006968 <f_read+0x58>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8006984:	69a1      	ldr	r1, [r4, #24]
 8006986:	6820      	ldr	r0, [r4, #0]
 8006988:	f7ff fcb8 	bl	80062fc <get_fat.isra.0>
 800698c:	e7ec      	b.n	8006968 <f_read+0x58>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800698e:	1c43      	adds	r3, r0, #1
 8006990:	d103      	bne.n	800699a <f_read+0x8a>
 8006992:	2301      	movs	r3, #1
 8006994:	9d00      	ldr	r5, [sp, #0]
 8006996:	7463      	strb	r3, [r4, #17]
 8006998:	e7ea      	b.n	8006970 <f_read+0x60>
				fp->clust = clst;				/* Update current cluster */
 800699a:	61a0      	str	r0, [r4, #24]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800699c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80069a0:	69a1      	ldr	r1, [r4, #24]
 80069a2:	4650      	mov	r0, sl
 80069a4:	f7ff fb1c 	bl	8005fe0 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 80069a8:	2800      	cmp	r0, #0
 80069aa:	d0df      	beq.n	800696c <f_read+0x5c>
			if (cc) {							/* Read maximum contiguous sectors directly */
 80069ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
			sect += csect;
 80069b0:	eb07 0200 	add.w	r2, r7, r0
			if (cc) {							/* Read maximum contiguous sectors directly */
 80069b4:	d31d      	bcc.n	80069f2 <f_read+0xe2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80069b6:	f8ba 100a 	ldrh.w	r1, [sl, #10]
 80069ba:	eb07 2056 	add.w	r0, r7, r6, lsr #9
 80069be:	4288      	cmp	r0, r1
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80069c0:	ea4f 2356 	mov.w	r3, r6, lsr #9
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80069c4:	f89a 0001 	ldrb.w	r0, [sl, #1]
					cc = fs->csize - csect;
 80069c8:	bf88      	it	hi
 80069ca:	1bcb      	subhi	r3, r1, r7
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80069cc:	4641      	mov	r1, r8
 80069ce:	9301      	str	r3, [sp, #4]
 80069d0:	f7ff faf6 	bl	8005fc0 <disk_read>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	d1dc      	bne.n	8006992 <f_read+0x82>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80069d8:	9b01      	ldr	r3, [sp, #4]
 80069da:	025b      	lsls	r3, r3, #9
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80069dc:	6962      	ldr	r2, [r4, #20]
 80069de:	441a      	add	r2, r3
 80069e0:	6162      	str	r2, [r4, #20]
 80069e2:	f8d9 2000 	ldr.w	r2, [r9]
 80069e6:	441a      	add	r2, r3
 80069e8:	4498      	add	r8, r3
 80069ea:	f8c9 2000 	str.w	r2, [r9]
 80069ee:	1af6      	subs	r6, r6, r3
 80069f0:	e7ac      	b.n	800694c <f_read+0x3c>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80069f2:	69e3      	ldr	r3, [r4, #28]
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d009      	beq.n	8006a0c <f_read+0xfc>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80069f8:	f89a 0001 	ldrb.w	r0, [sl, #1]
 80069fc:	9201      	str	r2, [sp, #4]
 80069fe:	2301      	movs	r3, #1
 8006a00:	4659      	mov	r1, fp
 8006a02:	f7ff fadd 	bl	8005fc0 <disk_read>
 8006a06:	9a01      	ldr	r2, [sp, #4]
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	d1c2      	bne.n	8006992 <f_read+0x82>
			fp->sect = sect;
 8006a0c:	61e2      	str	r2, [r4, #28]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8006a0e:	6962      	ldr	r2, [r4, #20]
 8006a10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a14:	f5c2 7300 	rsb	r3, r2, #512	; 0x200
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8006a18:	42b3      	cmp	r3, r6
 8006a1a:	bf28      	it	cs
 8006a1c:	4633      	movcs	r3, r6
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8006a1e:	445a      	add	r2, fp
	if (cnt) {
 8006a20:	f108 31ff 	add.w	r1, r8, #4294967295
 8006a24:	18d0      	adds	r0, r2, r3
			*d++ = *s++;
 8006a26:	f812 7b01 	ldrb.w	r7, [r2], #1
 8006a2a:	f801 7f01 	strb.w	r7, [r1, #1]!
		} while (--cnt);
 8006a2e:	4282      	cmp	r2, r0
 8006a30:	d1f9      	bne.n	8006a26 <f_read+0x116>
 8006a32:	e7d3      	b.n	80069dc <f_read+0xcc>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8006a34:	2507      	movs	r5, #7
 8006a36:	e79b      	b.n	8006970 <f_read+0x60>

08006a38 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8006a38:	b513      	push	{r0, r1, r4, lr}
#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
	if (res == FR_OK)
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8006a3a:	a901      	add	r1, sp, #4
{
 8006a3c:	4604      	mov	r4, r0
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8006a3e:	f7ff fb08 	bl	8006052 <validate>
		if (res == FR_OK) {
 8006a42:	b900      	cbnz	r0, 8006a46 <f_close+0xe>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8006a44:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8006a46:	b002      	add	sp, #8
 8006a48:	bd10      	pop	{r4, pc}

08006a4a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8006a4a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a4e:	460e      	mov	r6, r1
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8006a50:	a901      	add	r1, sp, #4
{
 8006a52:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8006a54:	f7ff fafd 	bl	8006052 <validate>
	if (res == FR_OK) res = (FRESULT)fp->err;
 8006a58:	4605      	mov	r5, r0
 8006a5a:	b9e8      	cbnz	r0, 8006a98 <f_lseek+0x4e>
 8006a5c:	7c65      	ldrb	r5, [r4, #17]
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8006a5e:	b9dd      	cbnz	r5, 8006a98 <f_lseek+0x4e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8006a60:	6a23      	ldr	r3, [r4, #32]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d068      	beq.n	8006b38 <f_lseek+0xee>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8006a66:	1c71      	adds	r1, r6, #1
 8006a68:	d139      	bne.n	8006ade <f_lseek+0x94>
			tbl = fp->cltbl;
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8006a6a:	461e      	mov	r6, r3
			cl = fp->obj.sclust;		/* Origin of the chain */
 8006a6c:	f8d4 8008 	ldr.w	r8, [r4, #8]
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8006a70:	f856 bb04 	ldr.w	fp, [r6], #4
 8006a74:	2702      	movs	r7, #2
			if (cl) {
 8006a76:	f1b8 0f00 	cmp.w	r8, #0
 8006a7a:	d028      	beq.n	8006ace <f_lseek+0x84>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8006a7c:	4640      	mov	r0, r8
 8006a7e:	f04f 0a00 	mov.w	sl, #0
					do {
						pcl = cl; ncl++;
						cl = get_fat(&fp->obj, cl);
 8006a82:	4601      	mov	r1, r0
 8006a84:	4681      	mov	r9, r0
 8006a86:	6820      	ldr	r0, [r4, #0]
 8006a88:	f7ff fc38 	bl	80062fc <get_fat.isra.0>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8006a8c:	2801      	cmp	r0, #1
						pcl = cl; ncl++;
 8006a8e:	f10a 0a01 	add.w	sl, sl, #1
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8006a92:	d807      	bhi.n	8006aa4 <f_lseek+0x5a>
 8006a94:	2502      	movs	r5, #2
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006a96:	7465      	strb	r5, [r4, #17]
			fp->sect = nsect;
		}
	}

	LEAVE_FF(fs, res);
}
 8006a98:	4628      	mov	r0, r5
 8006a9a:	b003      	add	sp, #12
 8006a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aa0:	4680      	mov	r8, r0
 8006aa2:	e7eb      	b.n	8006a7c <f_lseek+0x32>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006aa4:	1c42      	adds	r2, r0, #1
 8006aa6:	d101      	bne.n	8006aac <f_lseek+0x62>
 8006aa8:	2501      	movs	r5, #1
 8006aaa:	e7f4      	b.n	8006a96 <f_lseek+0x4c>
					} while (cl == pcl + 1);
 8006aac:	f109 0901 	add.w	r9, r9, #1
 8006ab0:	4581      	cmp	r9, r0
 8006ab2:	d0e6      	beq.n	8006a82 <f_lseek+0x38>
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8006ab4:	3702      	adds	r7, #2
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8006ab6:	45bb      	cmp	fp, r7
						*tbl++ = ncl; *tbl++ = tcl;
 8006ab8:	bf21      	itttt	cs
 8006aba:	4633      	movcs	r3, r6
 8006abc:	f843 ab08 	strcs.w	sl, [r3], #8
 8006ac0:	f8c6 8004 	strcs.w	r8, [r6, #4]
 8006ac4:	461e      	movcs	r6, r3
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8006ac6:	9b01      	ldr	r3, [sp, #4]
 8006ac8:	691b      	ldr	r3, [r3, #16]
 8006aca:	4283      	cmp	r3, r0
 8006acc:	d8e8      	bhi.n	8006aa0 <f_lseek+0x56>
			*fp->cltbl = ulen;	/* Number of items used */
 8006ace:	6a23      	ldr	r3, [r4, #32]
			if (ulen <= tlen) {
 8006ad0:	455f      	cmp	r7, fp
			*fp->cltbl = ulen;	/* Number of items used */
 8006ad2:	601f      	str	r7, [r3, #0]
			if (ulen <= tlen) {
 8006ad4:	f200 8082 	bhi.w	8006bdc <f_lseek+0x192>
				*tbl = 0;		/* Terminate table */
 8006ad8:	2300      	movs	r3, #0
 8006ada:	6033      	str	r3, [r6, #0]
 8006adc:	e7dc      	b.n	8006a98 <f_lseek+0x4e>
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8006ade:	68e1      	ldr	r1, [r4, #12]
 8006ae0:	428e      	cmp	r6, r1
 8006ae2:	bf28      	it	cs
 8006ae4:	460e      	movcs	r6, r1
			fp->fptr = ofs;				/* Set file pointer */
 8006ae6:	6166      	str	r6, [r4, #20]
			if (ofs) {
 8006ae8:	2e00      	cmp	r6, #0
 8006aea:	d0d5      	beq.n	8006a98 <f_lseek+0x4e>
				fp->clust = clmt_clust(fp, ofs - 1);
 8006aec:	f106 38ff 	add.w	r8, r6, #4294967295
 8006af0:	4641      	mov	r1, r8
 8006af2:	4620      	mov	r0, r4
 8006af4:	f7ff fa7f 	bl	8005ff6 <clmt_clust>
				dsc = clust2sect(fs, fp->clust);
 8006af8:	9f01      	ldr	r7, [sp, #4]
				fp->clust = clmt_clust(fp, ofs - 1);
 8006afa:	61a0      	str	r0, [r4, #24]
 8006afc:	4601      	mov	r1, r0
				dsc = clust2sect(fs, fp->clust);
 8006afe:	4638      	mov	r0, r7
 8006b00:	f7ff fa6e 	bl	8005fe0 <clust2sect>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8006b04:	2800      	cmp	r0, #0
 8006b06:	d0c5      	beq.n	8006a94 <f_lseek+0x4a>
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8006b08:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8006b0c:	2e00      	cmp	r6, #0
 8006b0e:	d0c3      	beq.n	8006a98 <f_lseek+0x4e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8006b10:	897a      	ldrh	r2, [r7, #10]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8006b12:	69e3      	ldr	r3, [r4, #28]
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8006b14:	3a01      	subs	r2, #1
 8006b16:	ea02 2258 	and.w	r2, r2, r8, lsr #9
 8006b1a:	1816      	adds	r6, r2, r0
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8006b1c:	42b3      	cmp	r3, r6
 8006b1e:	d0bb      	beq.n	8006a98 <f_lseek+0x4e>
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8006b20:	7878      	ldrb	r0, [r7, #1]
 8006b22:	2301      	movs	r3, #1
 8006b24:	4632      	mov	r2, r6
 8006b26:	f104 0124 	add.w	r1, r4, #36	; 0x24
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8006b2a:	f7ff fa49 	bl	8005fc0 <disk_read>
 8006b2e:	4605      	mov	r5, r0
 8006b30:	2800      	cmp	r0, #0
 8006b32:	d1b9      	bne.n	8006aa8 <f_lseek+0x5e>
			fp->sect = nsect;
 8006b34:	61e6      	str	r6, [r4, #28]
 8006b36:	e7af      	b.n	8006a98 <f_lseek+0x4e>
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8006b38:	68e2      	ldr	r2, [r4, #12]
		ifptr = fp->fptr;
 8006b3a:	6963      	ldr	r3, [r4, #20]
		fp->fptr = nsect = 0;
 8006b3c:	6165      	str	r5, [r4, #20]
 8006b3e:	4296      	cmp	r6, r2
 8006b40:	bf28      	it	cs
 8006b42:	4616      	movcs	r6, r2
		if (ofs) {
 8006b44:	2e00      	cmp	r6, #0
 8006b46:	d0a7      	beq.n	8006a98 <f_lseek+0x4e>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8006b48:	9a01      	ldr	r2, [sp, #4]
 8006b4a:	8957      	ldrh	r7, [r2, #10]
 8006b4c:	027f      	lsls	r7, r7, #9
			if (ifptr > 0 &&
 8006b4e:	b1eb      	cbz	r3, 8006b8c <f_lseek+0x142>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8006b50:	3b01      	subs	r3, #1
 8006b52:	1e72      	subs	r2, r6, #1
 8006b54:	fbb3 f1f7 	udiv	r1, r3, r7
 8006b58:	fbb2 f2f7 	udiv	r2, r2, r7
			if (ifptr > 0 &&
 8006b5c:	428a      	cmp	r2, r1
 8006b5e:	d315      	bcc.n	8006b8c <f_lseek+0x142>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8006b60:	427a      	negs	r2, r7
 8006b62:	4013      	ands	r3, r2
				clst = fp->clust;
 8006b64:	69a1      	ldr	r1, [r4, #24]
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8006b66:	6163      	str	r3, [r4, #20]
				ofs -= fp->fptr;
 8006b68:	1af6      	subs	r6, r6, r3
			if (clst != 0) {
 8006b6a:	bb29      	cbnz	r1, 8006bb8 <f_lseek+0x16e>
		fp->fptr = nsect = 0;
 8006b6c:	2600      	movs	r6, #0
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8006b6e:	6963      	ldr	r3, [r4, #20]
 8006b70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d08f      	beq.n	8006a98 <f_lseek+0x4e>
 8006b78:	69e3      	ldr	r3, [r4, #28]
 8006b7a:	42b3      	cmp	r3, r6
 8006b7c:	d08c      	beq.n	8006a98 <f_lseek+0x4e>
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8006b7e:	9801      	ldr	r0, [sp, #4]
 8006b80:	2301      	movs	r3, #1
 8006b82:	7840      	ldrb	r0, [r0, #1]
 8006b84:	4632      	mov	r2, r6
 8006b86:	f104 0124 	add.w	r1, r4, #36	; 0x24
 8006b8a:	e7ce      	b.n	8006b2a <f_lseek+0xe0>
				clst = fp->obj.sclust;					/* start from the first cluster */
 8006b8c:	68a1      	ldr	r1, [r4, #8]
				fp->clust = clst;
 8006b8e:	61a1      	str	r1, [r4, #24]
 8006b90:	e7eb      	b.n	8006b6a <f_lseek+0x120>
					ofs -= bcs; fp->fptr += bcs;
 8006b92:	443b      	add	r3, r7
 8006b94:	6163      	str	r3, [r4, #20]
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8006b96:	6820      	ldr	r0, [r4, #0]
 8006b98:	f7ff fbb0 	bl	80062fc <get_fat.isra.0>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006b9c:	1c43      	adds	r3, r0, #1
					ofs -= bcs; fp->fptr += bcs;
 8006b9e:	eba6 0607 	sub.w	r6, r6, r7
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8006ba2:	4601      	mov	r1, r0
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006ba4:	d080      	beq.n	8006aa8 <f_lseek+0x5e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8006ba6:	2801      	cmp	r0, #1
 8006ba8:	f67f af74 	bls.w	8006a94 <f_lseek+0x4a>
 8006bac:	9b01      	ldr	r3, [sp, #4]
 8006bae:	691b      	ldr	r3, [r3, #16]
 8006bb0:	4283      	cmp	r3, r0
 8006bb2:	f67f af6f 	bls.w	8006a94 <f_lseek+0x4a>
					fp->clust = clst;
 8006bb6:	61a0      	str	r0, [r4, #24]
				while (ofs > bcs) {						/* Cluster following loop */
 8006bb8:	42be      	cmp	r6, r7
					ofs -= bcs; fp->fptr += bcs;
 8006bba:	6963      	ldr	r3, [r4, #20]
				while (ofs > bcs) {						/* Cluster following loop */
 8006bbc:	d8e9      	bhi.n	8006b92 <f_lseek+0x148>
				fp->fptr += ofs;
 8006bbe:	4433      	add	r3, r6
 8006bc0:	6163      	str	r3, [r4, #20]
				if (ofs % SS(fs)) {
 8006bc2:	f3c6 0308 	ubfx	r3, r6, #0, #9
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d0d0      	beq.n	8006b6c <f_lseek+0x122>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8006bca:	9801      	ldr	r0, [sp, #4]
 8006bcc:	f7ff fa08 	bl	8005fe0 <clust2sect>
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8006bd0:	2800      	cmp	r0, #0
 8006bd2:	f43f af5f 	beq.w	8006a94 <f_lseek+0x4a>
					nsect += (DWORD)(ofs / SS(fs));
 8006bd6:	eb00 2656 	add.w	r6, r0, r6, lsr #9
 8006bda:	e7c8      	b.n	8006b6e <f_lseek+0x124>
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8006bdc:	2511      	movs	r5, #17
 8006bde:	e75b      	b.n	8006a98 <f_lseek+0x4e>

08006be0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006be0:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8006be2:	4b0f      	ldr	r3, [pc, #60]	; (8006c20 <FATFS_LinkDriverEx+0x40>)
 8006be4:	7b9c      	ldrb	r4, [r3, #14]
 8006be6:	2c01      	cmp	r4, #1
 8006be8:	d817      	bhi.n	8006c1a <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006bea:	7b9d      	ldrb	r5, [r3, #14]
 8006bec:	b2ed      	uxtb	r5, r5
 8006bee:	2400      	movs	r4, #0
 8006bf0:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8006bf2:	7b9d      	ldrb	r5, [r3, #14]
 8006bf4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8006bf8:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8006bfa:	7b98      	ldrb	r0, [r3, #14]
 8006bfc:	4418      	add	r0, r3
 8006bfe:	7302      	strb	r2, [r0, #12]
    DiskNum = disk.nbr++;
 8006c00:	7b9a      	ldrb	r2, [r3, #14]
 8006c02:	1c50      	adds	r0, r2, #1
 8006c04:	b2c0      	uxtb	r0, r0
 8006c06:	7398      	strb	r0, [r3, #14]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8006c08:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8006c0a:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8006c0c:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8006c0e:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8006c10:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8006c12:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8006c14:	70cc      	strb	r4, [r1, #3]
 8006c16:	4620      	mov	r0, r4
    ret = 0;
  }

  return ret;
}
 8006c18:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8006c1a:	2001      	movs	r0, #1
 8006c1c:	e7fc      	b.n	8006c18 <FATFS_LinkDriverEx+0x38>
 8006c1e:	bf00      	nop
 8006c20:	200010ec 	.word	0x200010ec

08006c24 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8006c24:	2200      	movs	r2, #0
 8006c26:	f7ff bfdb 	b.w	8006be0 <FATFS_LinkDriverEx>
	...

08006c2c <ff_convert>:
)
{
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8006c2c:	287f      	cmp	r0, #127	; 0x7f
{
 8006c2e:	b510      	push	{r4, lr}
	if (chr < 0x80) {	/* ASCII */
 8006c30:	d906      	bls.n	8006c40 <ff_convert+0x14>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 8006c32:	b131      	cbz	r1, 8006c42 <ff_convert+0x16>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8006c34:	28ff      	cmp	r0, #255	; 0xff
 8006c36:	d812      	bhi.n	8006c5e <ff_convert+0x32>
 8006c38:	4b0a      	ldr	r3, [pc, #40]	; (8006c64 <ff_convert+0x38>)
 8006c3a:	3880      	subs	r0, #128	; 0x80
 8006c3c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
			c = (c + 0x80) & 0xFF;
		}
	}

	return c;
}
 8006c40:	bd10      	pop	{r4, pc}
 8006c42:	4a08      	ldr	r2, [pc, #32]	; (8006c64 <ff_convert+0x38>)
				if (chr == Tbl[c]) break;
 8006c44:	f832 4b02 	ldrh.w	r4, [r2], #2
 8006c48:	4284      	cmp	r4, r0
 8006c4a:	b28b      	uxth	r3, r1
 8006c4c:	d003      	beq.n	8006c56 <ff_convert+0x2a>
			for (c = 0; c < 0x80; c++) {
 8006c4e:	3101      	adds	r1, #1
 8006c50:	2980      	cmp	r1, #128	; 0x80
 8006c52:	d1f7      	bne.n	8006c44 <ff_convert+0x18>
 8006c54:	460b      	mov	r3, r1
			c = (c + 0x80) & 0xFF;
 8006c56:	f103 0080 	add.w	r0, r3, #128	; 0x80
 8006c5a:	b2c0      	uxtb	r0, r0
 8006c5c:	e7f0      	b.n	8006c40 <ff_convert+0x14>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8006c5e:	2000      	movs	r0, #0
 8006c60:	e7ee      	b.n	8006c40 <ff_convert+0x14>
 8006c62:	bf00      	nop
 8006c64:	0800ca9a 	.word	0x0800ca9a

08006c68 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8006c68:	b570      	push	{r4, r5, r6, lr}
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8006c6a:	4b1e      	ldr	r3, [pc, #120]	; (8006ce4 <ff_wtoupper+0x7c>)
 8006c6c:	4a1e      	ldr	r2, [pc, #120]	; (8006ce8 <ff_wtoupper+0x80>)
 8006c6e:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8006c72:	bf28      	it	cs
 8006c74:	4613      	movcs	r3, r2
 8006c76:	1d19      	adds	r1, r3, #4
	for (;;) {
		bc = *p++;								/* Get block base */
 8006c78:	f831 3c04 	ldrh.w	r3, [r1, #-4]
		if (!bc || chr < bc) break;
 8006c7c:	460a      	mov	r2, r1
 8006c7e:	b1ab      	cbz	r3, 8006cac <ff_wtoupper+0x44>
 8006c80:	4298      	cmp	r0, r3
 8006c82:	d313      	bcc.n	8006cac <ff_wtoupper+0x44>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8006c84:	f831 4c02 	ldrh.w	r4, [r1, #-2]
 8006c88:	0a25      	lsrs	r5, r4, #8
 8006c8a:	b2e6      	uxtb	r6, r4
		if (chr < bc + nc) {	/* In the block? */
 8006c8c:	fa53 f484 	uxtab	r4, r3, r4
 8006c90:	42a0      	cmp	r0, r4
 8006c92:	da21      	bge.n	8006cd8 <ff_wtoupper+0x70>
			switch (cmd) {
 8006c94:	2d08      	cmp	r5, #8
 8006c96:	d809      	bhi.n	8006cac <ff_wtoupper+0x44>
 8006c98:	e8df f005 	tbb	[pc, r5]
 8006c9c:	110f0905 	.word	0x110f0905
 8006ca0:	19171513 	.word	0x19171513
 8006ca4:	1b          	.byte	0x1b
 8006ca5:	00          	.byte	0x00
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8006ca6:	1ac0      	subs	r0, r0, r3
 8006ca8:	f831 0010 	ldrh.w	r0, [r1, r0, lsl #1]
		}
		if (!cmd) p += nc;
	}

	return chr;
}
 8006cac:	bd70      	pop	{r4, r5, r6, pc}
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8006cae:	1ac3      	subs	r3, r0, r3
 8006cb0:	f003 0301 	and.w	r3, r3, #1
 8006cb4:	1ac0      	subs	r0, r0, r3
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8006cb6:	b280      	uxth	r0, r0
 8006cb8:	e7f8      	b.n	8006cac <ff_wtoupper+0x44>
			case 2: chr -= 16; break;				/* Shift -16 */
 8006cba:	3810      	subs	r0, #16
 8006cbc:	e7fb      	b.n	8006cb6 <ff_wtoupper+0x4e>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8006cbe:	3820      	subs	r0, #32
 8006cc0:	e7f9      	b.n	8006cb6 <ff_wtoupper+0x4e>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8006cc2:	3830      	subs	r0, #48	; 0x30
 8006cc4:	e7f7      	b.n	8006cb6 <ff_wtoupper+0x4e>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8006cc6:	381a      	subs	r0, #26
 8006cc8:	e7f5      	b.n	8006cb6 <ff_wtoupper+0x4e>
			case 6:	chr += 8; break;				/* Shift +8 */
 8006cca:	3008      	adds	r0, #8
 8006ccc:	e7f3      	b.n	8006cb6 <ff_wtoupper+0x4e>
			case 7: chr -= 80; break;				/* Shift -80 */
 8006cce:	3850      	subs	r0, #80	; 0x50
 8006cd0:	e7f1      	b.n	8006cb6 <ff_wtoupper+0x4e>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8006cd2:	f5a0 50e3 	sub.w	r0, r0, #7264	; 0x1c60
 8006cd6:	e7ee      	b.n	8006cb6 <ff_wtoupper+0x4e>
		if (!cmd) p += nc;
 8006cd8:	3104      	adds	r1, #4
 8006cda:	2d00      	cmp	r5, #0
 8006cdc:	d1cc      	bne.n	8006c78 <ff_wtoupper+0x10>
 8006cde:	eb02 0346 	add.w	r3, r2, r6, lsl #1
 8006ce2:	e7c8      	b.n	8006c76 <ff_wtoupper+0xe>
 8006ce4:	0800cb9a 	.word	0x0800cb9a
 8006ce8:	0800cd8c 	.word	0x0800cd8c

08006cec <Get_ADCChannelValue>:
 */

#include "InternalADC.h"

uint16_t Get_ADCChannelValue(ADC_HandleTypeDef *hadc, uint32_t channel)
{
 8006cec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ADC_ChannelConfTypeDef ADC_ChanConf;

	ADC_ChanConf.Channel = channel;
	ADC_ChanConf.Rank = 1;
 8006cee:	2301      	movs	r3, #1
{
 8006cf0:	4604      	mov	r4, r0
	ADC_ChanConf.Channel = channel;
 8006cf2:	9100      	str	r1, [sp, #0]
	ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_15CYCLES;

	HAL_ADC_ConfigChannel(hadc, &ADC_ChanConf);
 8006cf4:	4669      	mov	r1, sp
	ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8006cf6:	e9cd 3301 	strd	r3, r3, [sp, #4]
	HAL_ADC_ConfigChannel(hadc, &ADC_ChanConf);
 8006cfa:	f7fb fded 	bl	80028d8 <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(hadc);
 8006cfe:	4620      	mov	r0, r4
 8006d00:	f7fb fd10 	bl	8002724 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, 10);   //50ms
 8006d04:	210a      	movs	r1, #10
 8006d06:	4620      	mov	r0, r4
 8006d08:	f7fb fd90 	bl	800282c <HAL_ADC_PollForConversion>
	return (uint16_t) HAL_ADC_GetValue(hadc);
 8006d0c:	4620      	mov	r0, r4
 8006d0e:	f7fb fde0 	bl	80028d2 <HAL_ADC_GetValue>
}
 8006d12:	b280      	uxth	r0, r0
 8006d14:	b004      	add	sp, #16
 8006d16:	bd10      	pop	{r4, pc}

08006d18 <delay_us>:
 */

#include "delay.h"

void delay_us(uint32_t us)
{
 8006d18:	b510      	push	{r4, lr}
 8006d1a:	4604      	mov	r4, r0
	uint32_t delay = (HAL_RCC_GetHCLKFreq() / 1000000 * us);
 8006d1c:	f7fc fc36 	bl	800358c <HAL_RCC_GetHCLKFreq>
 8006d20:	4b04      	ldr	r3, [pc, #16]	; (8006d34 <delay_us+0x1c>)
 8006d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d26:	4363      	muls	r3, r4
	while (delay--)
 8006d28:	b903      	cbnz	r3, 8006d2c <delay_us+0x14>
		__NOP();
}
 8006d2a:	bd10      	pop	{r4, pc}
		__NOP();
 8006d2c:	bf00      	nop
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	e7fa      	b.n	8006d28 <delay_us+0x10>
 8006d32:	bf00      	nop
 8006d34:	000f4240 	.word	0x000f4240

08006d38 <Clean_Dormancy_Count>:

// -1 
int16_t Dormancy_Count = -1;

void Clean_Dormancy_Count()
{
 8006d38:	b510      	push	{r4, lr}
	if (Dormancy_Count == -1)
 8006d3a:	4c05      	ldr	r4, [pc, #20]	; (8006d50 <Clean_Dormancy_Count+0x18>)
 8006d3c:	f9b4 3000 	ldrsh.w	r3, [r4]
 8006d40:	3301      	adds	r3, #1
 8006d42:	d102      	bne.n	8006d4a <Clean_Dormancy_Count+0x12>
	{
		// 
		HAL_TIM_Base_Start_IT(&htim7);
 8006d44:	4803      	ldr	r0, [pc, #12]	; (8006d54 <Clean_Dormancy_Count+0x1c>)
 8006d46:	f7fd fcab 	bl	80046a0 <HAL_TIM_Base_Start_IT>
	}
	Dormancy_Count = 0;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	8023      	strh	r3, [r4, #0]
}
 8006d4e:	bd10      	pop	{r4, pc}
 8006d50:	2000002c 	.word	0x2000002c
 8006d54:	20000fb0 	.word	0x20000fb0

08006d58 <PreHibernate>:

void PreHibernate()
{
 8006d58:	b570      	push	{r4, r5, r6, lr}
	Screen_Clear();
 8006d5a:	f001 f811 	bl	8007d80 <Screen_Clear>
	{
		Screen_ShowPicture_Num(1, (var % 70) + 1);
		HAL_Delay(40);
		//HAL_Delay(1000);
		//
		if (Dormancy_Count != -1)
 8006d5e:	4e0e      	ldr	r6, [pc, #56]	; (8006d98 <PreHibernate+0x40>)
	for (int var = 1; var < Dormancy_PreHibernate_Max; ++var)
 8006d60:	2401      	movs	r4, #1
		Screen_ShowPicture_Num(1, (var % 70) + 1);
 8006d62:	2546      	movs	r5, #70	; 0x46
 8006d64:	fbb4 f1f5 	udiv	r1, r4, r5
 8006d68:	fb05 4111 	mls	r1, r5, r1, r4
 8006d6c:	3101      	adds	r1, #1
 8006d6e:	b2c9      	uxtb	r1, r1
 8006d70:	2001      	movs	r0, #1
 8006d72:	f001 f8b5 	bl	8007ee0 <Screen_ShowPicture_Num>
		HAL_Delay(40);
 8006d76:	2028      	movs	r0, #40	; 0x28
 8006d78:	f7fb fc1a 	bl	80025b0 <HAL_Delay>
		if (Dormancy_Count != -1)
 8006d7c:	f9b6 3000 	ldrsh.w	r3, [r6]
 8006d80:	3301      	adds	r3, #1
 8006d82:	d003      	beq.n	8006d8c <PreHibernate+0x34>
			return;
		}

	}
	//Screen_Clear();
}
 8006d84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			Screen_Clear();
 8006d88:	f000 bffa 	b.w	8007d80 <Screen_Clear>
	for (int var = 1; var < Dormancy_PreHibernate_Max; ++var)
 8006d8c:	3401      	adds	r4, #1
 8006d8e:	f5b4 7f0e 	cmp.w	r4, #568	; 0x238
 8006d92:	d1e7      	bne.n	8006d64 <PreHibernate+0xc>
}
 8006d94:	bd70      	pop	{r4, r5, r6, pc}
 8006d96:	bf00      	nop
 8006d98:	2000002c 	.word	0x2000002c

08006d9c <Hibernate>:

void Hibernate()
{
 8006d9c:	b508      	push	{r3, lr}
	Screen_Close();
 8006d9e:	f000 fff2 	bl	8007d86 <Screen_Close>
	HAL_PWR_EnterSTANDBYMode();
}
 8006da2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_PWR_EnterSTANDBYMode();
 8006da6:	f7fc b967 	b.w	8003078 <HAL_PWR_EnterSTANDBYMode>
	...

08006dac <Periodic_Dormancy_Counter>:

void Periodic_Dormancy_Counter()
{
 8006dac:	b510      	push	{r4, lr}
	Dormancy_Count++;
 8006dae:	4c0c      	ldr	r4, [pc, #48]	; (8006de0 <Periodic_Dormancy_Counter+0x34>)
 8006db0:	8823      	ldrh	r3, [r4, #0]
 8006db2:	3301      	adds	r3, #1
 8006db4:	b21b      	sxth	r3, r3

	if (Dormancy_Count > Dormancy_Count_Max)
 8006db6:	2b3c      	cmp	r3, #60	; 0x3c
	Dormancy_Count++;
 8006db8:	8023      	strh	r3, [r4, #0]
	if (Dormancy_Count > Dormancy_Count_Max)
 8006dba:	dd0f      	ble.n	8006ddc <Periodic_Dormancy_Counter+0x30>
	{
		//
		HAL_TIM_Base_Stop_IT(&htim7);
 8006dbc:	4809      	ldr	r0, [pc, #36]	; (8006de4 <Periodic_Dormancy_Counter+0x38>)
 8006dbe:	f7fd fca9 	bl	8004714 <HAL_TIM_Base_Stop_IT>
		Dormancy_Count = -1;
 8006dc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006dc6:	8023      	strh	r3, [r4, #0]
		//
		PreHibernate();
 8006dc8:	f7ff ffc6 	bl	8006d58 <PreHibernate>
		if (Dormancy_Count != -1)
 8006dcc:	f9b4 3000 	ldrsh.w	r3, [r4]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	d103      	bne.n	8006ddc <Periodic_Dormancy_Counter+0x30>
			return;
		}
		// 
		Hibernate();
	}
}
 8006dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Hibernate();
 8006dd8:	f7ff bfe0 	b.w	8006d9c <Hibernate>
}
 8006ddc:	bd10      	pop	{r4, pc}
 8006dde:	bf00      	nop
 8006de0:	2000002c 	.word	0x2000002c
 8006de4:	20000fb0 	.word	0x20000fb0

08006de8 <Status_Control_Clear>:
//
float Temp_Speed;

void Status_Control_Clear()
{
	StatusControl_RuningFlag = 0;
 8006de8:	4a05      	ldr	r2, [pc, #20]	; (8006e00 <Status_Control_Clear+0x18>)
 8006dea:	2300      	movs	r3, #0
 8006dec:	7013      	strb	r3, [r2, #0]
	Command_Duration_Flag = 0;
 8006dee:	4a05      	ldr	r2, [pc, #20]	; (8006e04 <Status_Control_Clear+0x1c>)
 8006df0:	7013      	strb	r3, [r2, #0]
	Command_Index = -1;
 8006df2:	4a05      	ldr	r2, [pc, #20]	; (8006e08 <Status_Control_Clear+0x20>)
 8006df4:	21ff      	movs	r1, #255	; 0xff
 8006df6:	7011      	strb	r1, [r2, #0]
	Last_RunCommand_Time = 0;
 8006df8:	4a04      	ldr	r2, [pc, #16]	; (8006e0c <Status_Control_Clear+0x24>)
 8006dfa:	6013      	str	r3, [r2, #0]
}
 8006dfc:	4770      	bx	lr
 8006dfe:	bf00      	nop
 8006e00:	200018d4 	.word	0x200018d4
 8006e04:	200018cc 	.word	0x200018cc
 8006e08:	2000002e 	.word	0x2000002e
 8006e0c:	200018d0 	.word	0x200018d0

08006e10 <Periodic_Status_Control>:
// 
void Periodic_Status_Control()
{
 8006e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//
	if (StatusControl_RuningFlag == 0)
 8006e12:	4b40      	ldr	r3, [pc, #256]	; (8006f14 <Periodic_Status_Control+0x104>)
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	b1a3      	cbz	r3, 8006e42 <Periodic_Status_Control+0x32>
	{
		return;
	}

	//
	if (Command_Index >= 0 && Commands[Command_Index].RunCommand_Time > 0 && uwTick - Last_RunCommand_Time < Commands[Command_Index].Duration)
 8006e18:	4d3f      	ldr	r5, [pc, #252]	; (8006f18 <Periodic_Status_Control+0x108>)
 8006e1a:	4f40      	ldr	r7, [pc, #256]	; (8006f1c <Periodic_Status_Control+0x10c>)
 8006e1c:	f995 3000 	ldrsb.w	r3, [r5]
 8006e20:	4e3f      	ldr	r6, [pc, #252]	; (8006f20 <Periodic_Status_Control+0x110>)
 8006e22:	4940      	ldr	r1, [pc, #256]	; (8006f24 <Periodic_Status_Control+0x114>)
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	db0d      	blt.n	8006e44 <Periodic_Status_Control+0x34>
 8006e28:	4a3f      	ldr	r2, [pc, #252]	; (8006f28 <Periodic_Status_Control+0x118>)
 8006e2a:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8006e2e:	68d0      	ldr	r0, [r2, #12]
 8006e30:	b140      	cbz	r0, 8006e44 <Periodic_Status_Control+0x34>
 8006e32:	6838      	ldr	r0, [r7, #0]
 8006e34:	6834      	ldr	r4, [r6, #0]
 8006e36:	6852      	ldr	r2, [r2, #4]
 8006e38:	1b00      	subs	r0, r0, r4
 8006e3a:	4290      	cmp	r0, r2
 8006e3c:	d202      	bcs.n	8006e44 <Periodic_Status_Control+0x34>
	{
		Command_Duration_Flag = 1;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	700b      	strb	r3, [r1, #0]
		case Command_Backward:

			break;
	}
	Commands[Command_Index].RunCommand_Time = Last_RunCommand_Time = uwTick;
}
 8006e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (Command_Duration_Flag == 1)
 8006e44:	780a      	ldrb	r2, [r1, #0]
 8006e46:	2a01      	cmp	r2, #1
 8006e48:	d115      	bne.n	8006e76 <Periodic_Status_Control+0x66>
		switch (Commands[Command_Index].Type)
 8006e4a:	4a37      	ldr	r2, [pc, #220]	; (8006f28 <Periodic_Status_Control+0x118>)
 8006e4c:	011b      	lsls	r3, r3, #4
		Command_Duration_Flag = 0;
 8006e4e:	2000      	movs	r0, #0
		switch (Commands[Command_Index].Type)
 8006e50:	5cd3      	ldrb	r3, [r2, r3]
		Command_Duration_Flag = 0;
 8006e52:	7008      	strb	r0, [r1, #0]
		switch (Commands[Command_Index].Type)
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d80c      	bhi.n	8006e72 <Periodic_Status_Control+0x62>
 8006e58:	b16b      	cbz	r3, 8006e76 <Periodic_Status_Control+0x66>
				Motor_Expected_Axis_Speeds[Axis_Z] = 0;
 8006e5a:	ed9f 1a34 	vldr	s2, [pc, #208]	; 8006f2c <Periodic_Status_Control+0x11c>
 8006e5e:	4b34      	ldr	r3, [pc, #208]	; (8006f30 <Periodic_Status_Control+0x120>)
				SetAbnormalBehavior(Abnormal_Mode_None, 0, 0, 0);
 8006e60:	eef0 0a41 	vmov.f32	s1, s2
				Motor_Expected_Axis_Speeds[Axis_Z] = 0;
 8006e64:	ed83 1a02 	vstr	s2, [r3, #8]
				SetAbnormalBehavior(Abnormal_Mode_None, 0, 0, 0);
 8006e68:	eeb0 0a41 	vmov.f32	s0, s2
				SetAbnormalBehavior(Abnormal_Mode_None, Temp_Speed, 0, 0);
 8006e6c:	f000 fa7e 	bl	800736c <SetAbnormalBehavior>
				break;
 8006e70:	e001      	b.n	8006e76 <Periodic_Status_Control+0x66>
		switch (Commands[Command_Index].Type)
 8006e72:	2b04      	cmp	r3, #4
 8006e74:	d02d      	beq.n	8006ed2 <Periodic_Status_Control+0xc2>
	if (uwTick - Last_RunCommand_Time < Command_CooldownTime)
 8006e76:	6832      	ldr	r2, [r6, #0]
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	1a9b      	subs	r3, r3, r2
 8006e7c:	f242 720f 	movw	r2, #9999	; 0x270f
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d9de      	bls.n	8006e42 <Periodic_Status_Control+0x32>
	DriveState state = GetDriveState();
 8006e84:	f000 fc0c 	bl	80076a0 <GetDriveState>
	int8_t index = Command_Index + 1;
 8006e88:	782b      	ldrb	r3, [r5, #0]
	if (Commands[index].Trigger != state)
 8006e8a:	4c27      	ldr	r4, [pc, #156]	; (8006f28 <Periodic_Status_Control+0x118>)
	int8_t index = Command_Index + 1;
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	b25b      	sxtb	r3, r3
		index = 0;
 8006e90:	2b04      	cmp	r3, #4
 8006e92:	bfa8      	it	ge
 8006e94:	2300      	movge	r3, #0
	if (Commands[index].Trigger != state)
 8006e96:	eb04 1103 	add.w	r1, r4, r3, lsl #4
 8006e9a:	011a      	lsls	r2, r3, #4
 8006e9c:	7a09      	ldrb	r1, [r1, #8]
 8006e9e:	4281      	cmp	r1, r0
 8006ea0:	d1cf      	bne.n	8006e42 <Periodic_Status_Control+0x32>
	switch (Commands[Command_Index].Type)
 8006ea2:	5ca0      	ldrb	r0, [r4, r2]
	Command_Index = index;
 8006ea4:	702b      	strb	r3, [r5, #0]
	switch (Commands[Command_Index].Type)
 8006ea6:	2802      	cmp	r0, #2
 8006ea8:	d020      	beq.n	8006eec <Periodic_Status_Control+0xdc>
 8006eaa:	2804      	cmp	r0, #4
 8006eac:	d026      	beq.n	8006efc <Periodic_Status_Control+0xec>
 8006eae:	2801      	cmp	r0, #1
 8006eb0:	d107      	bne.n	8006ec2 <Periodic_Status_Control+0xb2>
			SetAbnormalBehavior(Abnormal_Mode_Accumulate, 0, 0, -Turn_Speed_Step);
 8006eb2:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8006f2c <Periodic_Status_Control+0x11c>
 8006eb6:	eeba 1a04 	vmov.f32	s2, #164	; 0xc1200000 -10.0
 8006eba:	eeb0 0a60 	vmov.f32	s0, s1
			SetAbnormalBehavior(Abnormal_Mode_Onetime, -Temp_Speed, 0, Temp_Speed);
 8006ebe:	f000 fa55 	bl	800736c <SetAbnormalBehavior>
	Commands[Command_Index].RunCommand_Time = Last_RunCommand_Time = uwTick;
 8006ec2:	f995 2000 	ldrsb.w	r2, [r5]
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	6033      	str	r3, [r6, #0]
 8006eca:	eb04 1402 	add.w	r4, r4, r2, lsl #4
 8006ece:	60e3      	str	r3, [r4, #12]
 8006ed0:	e7b7      	b.n	8006e42 <Periodic_Status_Control+0x32>
				Motor_Expected_Axis_Speeds[Axis_X] = Temp_Speed;
 8006ed2:	4b18      	ldr	r3, [pc, #96]	; (8006f34 <Periodic_Status_Control+0x124>)
				Motor_Expected_Axis_Speeds[Axis_Z] = 0;
 8006ed4:	ed9f 1a15 	vldr	s2, [pc, #84]	; 8006f2c <Periodic_Status_Control+0x11c>
				Motor_Expected_Axis_Speeds[Axis_X] = Temp_Speed;
 8006ed8:	ed93 0a00 	vldr	s0, [r3]
 8006edc:	4b14      	ldr	r3, [pc, #80]	; (8006f30 <Periodic_Status_Control+0x120>)
				SetAbnormalBehavior(Abnormal_Mode_None, Temp_Speed, 0, 0);
 8006ede:	eef0 0a41 	vmov.f32	s1, s2
				Motor_Expected_Axis_Speeds[Axis_X] = Temp_Speed;
 8006ee2:	ed83 0a00 	vstr	s0, [r3]
				Motor_Expected_Axis_Speeds[Axis_Z] = 0;
 8006ee6:	ed83 1a02 	vstr	s2, [r3, #8]
				SetAbnormalBehavior(Abnormal_Mode_None, Temp_Speed, 0, 0);
 8006eea:	e7bf      	b.n	8006e6c <Periodic_Status_Control+0x5c>
			SetAbnormalBehavior(Abnormal_Mode_Accumulate, 0, 0, Turn_Speed_Step);
 8006eec:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8006f2c <Periodic_Status_Control+0x11c>
 8006ef0:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 8006ef4:	eeb0 0a60 	vmov.f32	s0, s1
 8006ef8:	2001      	movs	r0, #1
 8006efa:	e7e0      	b.n	8006ebe <Periodic_Status_Control+0xae>
			Temp_Speed = Motor_Expected_Axis_Speeds[Axis_X];
 8006efc:	4b0c      	ldr	r3, [pc, #48]	; (8006f30 <Periodic_Status_Control+0x120>)
			SetAbnormalBehavior(Abnormal_Mode_Onetime, -Temp_Speed, 0, Temp_Speed);
 8006efe:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8006f2c <Periodic_Status_Control+0x11c>
			Temp_Speed = Motor_Expected_Axis_Speeds[Axis_X];
 8006f02:	ed93 1a00 	vldr	s2, [r3]
 8006f06:	4b0b      	ldr	r3, [pc, #44]	; (8006f34 <Periodic_Status_Control+0x124>)
			SetAbnormalBehavior(Abnormal_Mode_Onetime, -Temp_Speed, 0, Temp_Speed);
 8006f08:	eeb1 0a41 	vneg.f32	s0, s2
			Temp_Speed = Motor_Expected_Axis_Speeds[Axis_X];
 8006f0c:	ed83 1a00 	vstr	s2, [r3]
			SetAbnormalBehavior(Abnormal_Mode_Onetime, -Temp_Speed, 0, Temp_Speed);
 8006f10:	2002      	movs	r0, #2
 8006f12:	e7d4      	b.n	8006ebe <Periodic_Status_Control+0xae>
 8006f14:	200018d4 	.word	0x200018d4
 8006f18:	2000002e 	.word	0x2000002e
 8006f1c:	200010c8 	.word	0x200010c8
 8006f20:	200018d0 	.word	0x200018d0
 8006f24:	200018cc 	.word	0x200018cc
 8006f28:	20000030 	.word	0x20000030
 8006f2c:	00000000 	.word	0x00000000
 8006f30:	20001978 	.word	0x20001978
 8006f34:	200018d8 	.word	0x200018d8

08006f38 <GetBatteryLevel>:
uint8_t ID[4];          //ID
uint32_t i;

//
float GetBatteryLevel()
{
 8006f38:	b508      	push	{r3, lr}
	return Get_ADCChannelValue(&hadc1, ADC_CHANNEL_4) * 3.3 * 11 / 4096;
 8006f3a:	2104      	movs	r1, #4
 8006f3c:	480e      	ldr	r0, [pc, #56]	; (8006f78 <GetBatteryLevel+0x40>)
 8006f3e:	f7ff fed5 	bl	8006cec <Get_ADCChannelValue>
 8006f42:	f7f9 faef 	bl	8000524 <__aeabi_i2d>
 8006f46:	a30a      	add	r3, pc, #40	; (adr r3, 8006f70 <GetBatteryLevel+0x38>)
 8006f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4c:	f7f9 fb54 	bl	80005f8 <__aeabi_dmul>
 8006f50:	4b0a      	ldr	r3, [pc, #40]	; (8006f7c <GetBatteryLevel+0x44>)
 8006f52:	2200      	movs	r2, #0
 8006f54:	f7f9 fb50 	bl	80005f8 <__aeabi_dmul>
 8006f58:	4b09      	ldr	r3, [pc, #36]	; (8006f80 <GetBatteryLevel+0x48>)
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f7f9 fb4c 	bl	80005f8 <__aeabi_dmul>
 8006f60:	f7f9 fe42 	bl	8000be8 <__aeabi_d2f>
}
 8006f64:	ee00 0a10 	vmov	s0, r0
 8006f68:	bd08      	pop	{r3, pc}
 8006f6a:	bf00      	nop
 8006f6c:	f3af 8000 	nop.w
 8006f70:	66666666 	.word	0x66666666
 8006f74:	400a6666 	.word	0x400a6666
 8006f78:	200002f0 	.word	0x200002f0
 8006f7c:	40260000 	.word	0x40260000
 8006f80:	3f300000 	.word	0x3f300000
 8006f84:	00000000 	.word	0x00000000

08006f88 <GetInternalTemperature>:

//
float GetInternalTemperature()
{
 8006f88:	b508      	push	{r3, lr}
	return ((Get_ADCChannelValue(&hadc1, ADC_CHANNEL_TEMPSENSOR) * 3.3 / 4096) - 0.76) / 0.0025 + 25;
 8006f8a:	2110      	movs	r1, #16
 8006f8c:	4816      	ldr	r0, [pc, #88]	; (8006fe8 <GetInternalTemperature+0x60>)
 8006f8e:	f7ff fead 	bl	8006cec <Get_ADCChannelValue>
 8006f92:	f7f9 fac7 	bl	8000524 <__aeabi_i2d>
 8006f96:	a30e      	add	r3, pc, #56	; (adr r3, 8006fd0 <GetInternalTemperature+0x48>)
 8006f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9c:	f7f9 fb2c 	bl	80005f8 <__aeabi_dmul>
 8006fa0:	4b12      	ldr	r3, [pc, #72]	; (8006fec <GetInternalTemperature+0x64>)
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f7f9 fb28 	bl	80005f8 <__aeabi_dmul>
 8006fa8:	a30b      	add	r3, pc, #44	; (adr r3, 8006fd8 <GetInternalTemperature+0x50>)
 8006faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fae:	f7f9 f96b 	bl	8000288 <__aeabi_dsub>
 8006fb2:	a30b      	add	r3, pc, #44	; (adr r3, 8006fe0 <GetInternalTemperature+0x58>)
 8006fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb8:	f7f9 fc48 	bl	800084c <__aeabi_ddiv>
 8006fbc:	4b0c      	ldr	r3, [pc, #48]	; (8006ff0 <GetInternalTemperature+0x68>)
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f7f9 f964 	bl	800028c <__adddf3>
 8006fc4:	f7f9 fe10 	bl	8000be8 <__aeabi_d2f>
}
 8006fc8:	ee00 0a10 	vmov	s0, r0
 8006fcc:	bd08      	pop	{r3, pc}
 8006fce:	bf00      	nop
 8006fd0:	66666666 	.word	0x66666666
 8006fd4:	400a6666 	.word	0x400a6666
 8006fd8:	851eb852 	.word	0x851eb852
 8006fdc:	3fe851eb 	.word	0x3fe851eb
 8006fe0:	47ae147b 	.word	0x47ae147b
 8006fe4:	3f647ae1 	.word	0x3f647ae1
 8006fe8:	200002f0 	.word	0x200002f0
 8006fec:	3f300000 	.word	0x3f300000
 8006ff0:	40390000 	.word	0x40390000

08006ff4 <EnableAllMotorEncoders>:

TIM_HandleTypeDef *Motor_Encoders[4] = { &htim1, &htim8, &htim5, &htim4 };

//
void EnableAllMotorEncoders()
{
 8006ff4:	b538      	push	{r3, r4, r5, lr}
 8006ff6:	4d05      	ldr	r5, [pc, #20]	; (800700c <EnableAllMotorEncoders+0x18>)
	for (int var = 0; var < Motor_Number; ++var)
 8006ff8:	2400      	movs	r4, #0
	{
		HAL_TIM_Encoder_Start(Motor_Encoders[var], TIM_CHANNEL_ALL);
 8006ffa:	f855 0b04 	ldr.w	r0, [r5], #4
 8006ffe:	213c      	movs	r1, #60	; 0x3c
	for (int var = 0; var < Motor_Number; ++var)
 8007000:	3401      	adds	r4, #1
		HAL_TIM_Encoder_Start(Motor_Encoders[var], TIM_CHANNEL_ALL);
 8007002:	f7fd fba0 	bl	8004746 <HAL_TIM_Encoder_Start>
	for (int var = 0; var < Motor_Number; ++var)
 8007006:	2c04      	cmp	r4, #4
 8007008:	d1f7      	bne.n	8006ffa <EnableAllMotorEncoders+0x6>
	}
}
 800700a:	bd38      	pop	{r3, r4, r5, pc}
 800700c:	20000080 	.word	0x20000080

08007010 <UpdateAllMotorSpeed>:

//

void UpdateAllMotorSpeed()
{
 8007010:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007014:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8007070 <UpdateAllMotorSpeed+0x60>
 8007018:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8007074 <UpdateAllMotorSpeed+0x64>
 800701c:	4d12      	ldr	r5, [pc, #72]	; (8007068 <UpdateAllMotorSpeed+0x58>)
 800701e:	2404      	movs	r4, #4
	float speed_duty;

	for (int var = 0; var < Motor_Number; ++var)
	{
		speed_count = (short) __HAL_TIM_GET_COUNTER(Motor_Encoders[var]);
		__HAL_TIM_SET_COUNTER(Motor_Encoders[var], 0);
 8007020:	f04f 0b00 	mov.w	fp, #0
		speed_count = (short) __HAL_TIM_GET_COUNTER(Motor_Encoders[var]);
 8007024:	f859 3b04 	ldr.w	r3, [r9], #4

		//
		speed_duty = speed_count * 100.0 / Motor_Encoder_Max_Counts[var];
 8007028:	f858 ab04 	ldr.w	sl, [r8], #4
		speed_count = (short) __HAL_TIM_GET_COUNTER(Motor_Encoders[var]);
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	6a58      	ldr	r0, [r3, #36]	; 0x24
		__HAL_TIM_SET_COUNTER(Motor_Encoders[var], 0);
 8007030:	f8c3 b024 	str.w	fp, [r3, #36]	; 0x24
		speed_duty = speed_count * 100.0 / Motor_Encoder_Max_Counts[var];
 8007034:	b200      	sxth	r0, r0
 8007036:	f7f9 fa75 	bl	8000524 <__aeabi_i2d>
 800703a:	4b0c      	ldr	r3, [pc, #48]	; (800706c <UpdateAllMotorSpeed+0x5c>)
 800703c:	2200      	movs	r2, #0
 800703e:	f7f9 fadb 	bl	80005f8 <__aeabi_dmul>
 8007042:	4606      	mov	r6, r0
 8007044:	4650      	mov	r0, sl
 8007046:	460f      	mov	r7, r1
 8007048:	f7f9 fa7e 	bl	8000548 <__aeabi_f2d>
 800704c:	4602      	mov	r2, r0
 800704e:	460b      	mov	r3, r1
 8007050:	4630      	mov	r0, r6
 8007052:	4639      	mov	r1, r7
 8007054:	f7f9 fbfa 	bl	800084c <__aeabi_ddiv>
 8007058:	f7f9 fdc6 	bl	8000be8 <__aeabi_d2f>
	for (int var = 0; var < Motor_Number; ++var)
 800705c:	3c01      	subs	r4, #1
		speed_duty = speed_count * 100.0 / Motor_Encoder_Max_Counts[var];
 800705e:	f845 0b04 	str.w	r0, [r5], #4
	for (int var = 0; var < Motor_Number; ++var)
 8007062:	d1df      	bne.n	8007024 <UpdateAllMotorSpeed+0x14>
		Motor_Actual_Speeds[var] = speed_duty;
	}

}
 8007064:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007068:	200018dc 	.word	0x200018dc
 800706c:	40590000 	.word	0x40590000
 8007070:	20000080 	.word	0x20000080
 8007074:	20000070 	.word	0x20000070

08007078 <InitMotorPID>:
struct _pid Motor_PID[4];

//PID
void InitMotorPID()
{
	for (uint8_t i = 0; i < Motor_Number; i++)
 8007078:	4b0a      	ldr	r3, [pc, #40]	; (80070a4 <InitMotorPID+0x2c>)
{
 800707a:	b510      	push	{r4, lr}
 800707c:	2100      	movs	r1, #0
	{
		Motor_PID[i].SetSpeed = 0.0;
 800707e:	2200      	movs	r2, #0
		Motor_PID[i].ActualSpeed = 0.0;
		Motor_PID[i].err = 0.0;
		Motor_PID[i].err_next = 0.0;
		Motor_PID[i].err_last = 0.0;
		Motor_PID[i].Kp = 2;
 8007080:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		Motor_PID[i].Ki = 4;
 8007084:	f04f 4481 	mov.w	r4, #1082130432	; 0x40800000
	for (uint8_t i = 0; i < Motor_Number; i++)
 8007088:	3101      	adds	r1, #1
 800708a:	2904      	cmp	r1, #4
		Motor_PID[i].SetSpeed = 0.0;
 800708c:	601a      	str	r2, [r3, #0]
		Motor_PID[i].ActualSpeed = 0.0;
 800708e:	605a      	str	r2, [r3, #4]
		Motor_PID[i].err = 0.0;
 8007090:	609a      	str	r2, [r3, #8]
		Motor_PID[i].err_next = 0.0;
 8007092:	60da      	str	r2, [r3, #12]
		Motor_PID[i].err_last = 0.0;
 8007094:	611a      	str	r2, [r3, #16]
		Motor_PID[i].Kp = 2;
 8007096:	6158      	str	r0, [r3, #20]
		Motor_PID[i].Ki = 4;
 8007098:	619c      	str	r4, [r3, #24]
		Motor_PID[i].Kd = 2;
 800709a:	61d8      	str	r0, [r3, #28]
	for (uint8_t i = 0; i < Motor_Number; i++)
 800709c:	f103 0320 	add.w	r3, r3, #32
 80070a0:	d1f2      	bne.n	8007088 <InitMotorPID+0x10>
	}
}
 80070a2:	bd10      	pop	{r4, pc}
 80070a4:	200018ec 	.word	0x200018ec

080070a8 <PID_realize>:
	float incrementSpeed;
	//
	pid->SetSpeed = speed;
	pid->ActualSpeed = actualSpeed;
	// 0 
	if (speed == 0)
 80070a8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80070ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid->SetSpeed = speed;
 80070b0:	ed80 0a00 	vstr	s0, [r0]
	pid->ActualSpeed = actualSpeed;
 80070b4:	edc0 0a01 	vstr	s1, [r0, #4]
	if (speed == 0)
 80070b8:	d026      	beq.n	8007108 <PID_realize+0x60>
	{
		return 0;
	}

	pid->err = pid->SetSpeed - pid->ActualSpeed;
 80070ba:	ee70 7a60 	vsub.f32	s15, s0, s1
	incrementSpeed = pid->Kp * (pid->err - pid->err_next) + pid->Ki * pid->err + pid->Kd * (pid->err - 2 * pid->err_next + pid->err_last); //
 80070be:	ed90 7a03 	vldr	s14, [r0, #12]
 80070c2:	ed90 0a06 	vldr	s0, [r0, #24]
 80070c6:	ed90 6a05 	vldr	s12, [r0, #20]
	pid->err = pid->SetSpeed - pid->ActualSpeed;
 80070ca:	edc0 7a02 	vstr	s15, [r0, #8]
	incrementSpeed = pid->Kp * (pid->err - pid->err_next) + pid->Ki * pid->err + pid->Kd * (pid->err - 2 * pid->err_next + pid->err_last); //
 80070ce:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80070d2:	ee27 0a80 	vmul.f32	s0, s15, s0

	pid->ActualSpeed += incrementSpeed;
	pid->err_last = pid->err_next;
	pid->err_next = pid->err;
 80070d6:	edc0 7a03 	vstr	s15, [r0, #12]
	incrementSpeed = pid->Kp * (pid->err - pid->err_next) + pid->Ki * pid->err + pid->Kd * (pid->err - 2 * pid->err_next + pid->err_last); //
 80070da:	eea6 0a26 	vfma.f32	s0, s12, s13
 80070de:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80070e2:	eef0 6a67 	vmov.f32	s13, s15
 80070e6:	eee7 6a46 	vfms.f32	s13, s14, s12
 80070ea:	ed90 6a04 	vldr	s12, [r0, #16]
	pid->err_last = pid->err_next;
 80070ee:	ed80 7a04 	vstr	s14, [r0, #16]
	incrementSpeed = pid->Kp * (pid->err - pid->err_next) + pid->Ki * pid->err + pid->Kd * (pid->err - 2 * pid->err_next + pid->err_last); //
 80070f2:	ee76 6a86 	vadd.f32	s13, s13, s12
 80070f6:	ed90 6a07 	vldr	s12, [r0, #28]
 80070fa:	eea6 0a26 	vfma.f32	s0, s12, s13
	pid->ActualSpeed += incrementSpeed;
 80070fe:	ee30 0a80 	vadd.f32	s0, s1, s0
 8007102:	ed80 0a01 	vstr	s0, [r0, #4]
	return pid->ActualSpeed;
 8007106:	4770      	bx	lr
		return 0;
 8007108:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007110 <PID_realize+0x68>
}
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop
 8007110:	00000000 	.word	0x00000000

08007114 <UpdateMotorSpeedPID>:
//PID
float UpdateMotorSpeedPID(Motor_Name motor, float speed, float actualSpeed)
{
	//
	float ac = 0;
	ac = PID_realize(&Motor_PID[motor], speed, actualSpeed);
 8007114:	4b02      	ldr	r3, [pc, #8]	; (8007120 <UpdateMotorSpeedPID+0xc>)
 8007116:	eb03 1040 	add.w	r0, r3, r0, lsl #5
 800711a:	f7ff bfc5 	b.w	80070a8 <PID_realize>
 800711e:	bf00      	nop
 8007120:	200018ec 	.word	0x200018ec

08007124 <Set_TB6612_State>:
//
Motor_State Motor_States[] = { Motor_Stop, Motor_Stop, Motor_Stop, Motor_Stop };

//
void Set_TB6612_State()
{
 8007124:	b510      	push	{r4, lr}
	if (Motor_States[0] != Motor_Stop || Motor_States[1] != Motor_Stop)
 8007126:	4c0e      	ldr	r4, [pc, #56]	; (8007160 <Set_TB6612_State+0x3c>)
 8007128:	7823      	ldrb	r3, [r4, #0]
 800712a:	2b02      	cmp	r3, #2
 800712c:	d102      	bne.n	8007134 <Set_TB6612_State+0x10>
 800712e:	7863      	ldrb	r3, [r4, #1]
 8007130:	2b02      	cmp	r3, #2
 8007132:	d011      	beq.n	8007158 <Set_TB6612_State+0x34>
	{
		HAL_GPIO_WritePin(Motor_F_STBY_GPIO_Port, Motor_F_STBY_Pin, GPIO_PIN_SET);
 8007134:	2201      	movs	r2, #1
	}
	else
	{
		HAL_GPIO_WritePin(Motor_F_STBY_GPIO_Port, Motor_F_STBY_Pin, GPIO_PIN_RESET);
 8007136:	480b      	ldr	r0, [pc, #44]	; (8007164 <Set_TB6612_State+0x40>)
 8007138:	2104      	movs	r1, #4
 800713a:	f7fb ff8b 	bl	8003054 <HAL_GPIO_WritePin>
	}

	if (Motor_States[2] != Motor_Stop || Motor_States[3] != Motor_Stop)
 800713e:	78a3      	ldrb	r3, [r4, #2]
 8007140:	2b02      	cmp	r3, #2
 8007142:	d102      	bne.n	800714a <Set_TB6612_State+0x26>
 8007144:	78e3      	ldrb	r3, [r4, #3]
 8007146:	2b02      	cmp	r3, #2
 8007148:	d008      	beq.n	800715c <Set_TB6612_State+0x38>
	{
		HAL_GPIO_WritePin(Motor_B_STBY_GPIO_Port, Motor_B_STBY_Pin, GPIO_PIN_SET);
 800714a:	2201      	movs	r2, #1
	}
	else
	{
		HAL_GPIO_WritePin(Motor_B_STBY_GPIO_Port, Motor_B_STBY_Pin, GPIO_PIN_RESET);
	}
}
 800714c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_GPIO_WritePin(Motor_B_STBY_GPIO_Port, Motor_B_STBY_Pin, GPIO_PIN_RESET);
 8007150:	4804      	ldr	r0, [pc, #16]	; (8007164 <Set_TB6612_State+0x40>)
 8007152:	2108      	movs	r1, #8
 8007154:	f7fb bf7e 	b.w	8003054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor_F_STBY_GPIO_Port, Motor_F_STBY_Pin, GPIO_PIN_RESET);
 8007158:	2200      	movs	r2, #0
 800715a:	e7ec      	b.n	8007136 <Set_TB6612_State+0x12>
		HAL_GPIO_WritePin(Motor_B_STBY_GPIO_Port, Motor_B_STBY_Pin, GPIO_PIN_RESET);
 800715c:	2200      	movs	r2, #0
 800715e:	e7f5      	b.n	800714c <Set_TB6612_State+0x28>
 8007160:	200000d0 	.word	0x200000d0
 8007164:	40021800 	.word	0x40021800

08007168 <SetMotorState>:

//
void SetMotorState(Motor_Name motor, Motor_State state)
{
 8007168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//
	Motor_States[motor] = state;
 800716a:	4b22      	ldr	r3, [pc, #136]	; (80071f4 <SetMotorState+0x8c>)

	switch (state)
 800716c:	2901      	cmp	r1, #1
	Motor_States[motor] = state;
 800716e:	5419      	strb	r1, [r3, r0]
{
 8007170:	4604      	mov	r4, r0
 8007172:	460d      	mov	r5, r1
	switch (state)
 8007174:	d01e      	beq.n	80071b4 <SetMotorState+0x4c>
 8007176:	2902      	cmp	r1, #2
 8007178:	d026      	beq.n	80071c8 <SetMotorState+0x60>
 800717a:	b9b9      	cbnz	r1, 80071ac <SetMotorState+0x44>
	{
		case Motor_Forward:
			HAL_TIM_PWM_Start(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 800717c:	4b1e      	ldr	r3, [pc, #120]	; (80071f8 <SetMotorState+0x90>)
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_SET);
 800717e:	4f1f      	ldr	r7, [pc, #124]	; (80071fc <SetMotorState+0x94>)
			HAL_TIM_PWM_Start(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 8007180:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_SET);
 8007184:	4e1e      	ldr	r6, [pc, #120]	; (8007200 <SetMotorState+0x98>)
			HAL_TIM_PWM_Start(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 8007186:	481f      	ldr	r0, [pc, #124]	; (8007204 <SetMotorState+0x9c>)
 8007188:	f7fd fea0 	bl	8004ecc <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_SET);
 800718c:	2201      	movs	r2, #1
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][1], Motor_IN_Pins[motor][1], GPIO_PIN_RESET);
			break;
		case Motor_Backward:
			HAL_TIM_PWM_Start(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
 800718e:	f837 1024 	ldrh.w	r1, [r7, r4, lsl #2]
 8007192:	f856 0034 	ldr.w	r0, [r6, r4, lsl #3]
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][1], Motor_IN_Pins[motor][1], GPIO_PIN_SET);
 8007196:	eb07 0784 	add.w	r7, r7, r4, lsl #2
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
 800719a:	f7fb ff5b 	bl	8003054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][1], Motor_IN_Pins[motor][1], GPIO_PIN_SET);
 800719e:	8879      	ldrh	r1, [r7, #2]
 80071a0:	eb06 04c4 	add.w	r4, r6, r4, lsl #3
 80071a4:	462a      	mov	r2, r5
			break;
		case Motor_Stop:
			HAL_TIM_PWM_Stop(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][1], Motor_IN_Pins[motor][1], GPIO_PIN_RESET);
 80071a6:	6860      	ldr	r0, [r4, #4]
 80071a8:	f7fb ff54 	bl	8003054 <HAL_GPIO_WritePin>
			break;
	}

	//
	Set_TB6612_State();
}
 80071ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	Set_TB6612_State();
 80071b0:	f7ff bfb8 	b.w	8007124 <Set_TB6612_State>
			HAL_TIM_PWM_Start(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 80071b4:	4b10      	ldr	r3, [pc, #64]	; (80071f8 <SetMotorState+0x90>)
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
 80071b6:	4f11      	ldr	r7, [pc, #68]	; (80071fc <SetMotorState+0x94>)
			HAL_TIM_PWM_Start(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 80071b8:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 80071bc:	4811      	ldr	r0, [pc, #68]	; (8007204 <SetMotorState+0x9c>)
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
 80071be:	4e10      	ldr	r6, [pc, #64]	; (8007200 <SetMotorState+0x98>)
			HAL_TIM_PWM_Start(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 80071c0:	f7fd fe84 	bl	8004ecc <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
 80071c4:	2200      	movs	r2, #0
 80071c6:	e7e2      	b.n	800718e <SetMotorState+0x26>
			HAL_TIM_PWM_Stop(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 80071c8:	4b0b      	ldr	r3, [pc, #44]	; (80071f8 <SetMotorState+0x90>)
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
 80071ca:	4e0c      	ldr	r6, [pc, #48]	; (80071fc <SetMotorState+0x94>)
			HAL_TIM_PWM_Stop(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 80071cc:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
 80071d0:	4d0b      	ldr	r5, [pc, #44]	; (8007200 <SetMotorState+0x98>)
			HAL_TIM_PWM_Stop(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 80071d2:	480c      	ldr	r0, [pc, #48]	; (8007204 <SetMotorState+0x9c>)
 80071d4:	f7fd febc 	bl	8004f50 <HAL_TIM_PWM_Stop>
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
 80071d8:	f836 1024 	ldrh.w	r1, [r6, r4, lsl #2]
 80071dc:	f855 0034 	ldr.w	r0, [r5, r4, lsl #3]
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][1], Motor_IN_Pins[motor][1], GPIO_PIN_RESET);
 80071e0:	eb06 0684 	add.w	r6, r6, r4, lsl #2
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
 80071e4:	2200      	movs	r2, #0
 80071e6:	f7fb ff35 	bl	8003054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][1], Motor_IN_Pins[motor][1], GPIO_PIN_RESET);
 80071ea:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 80071ee:	8871      	ldrh	r1, [r6, #2]
 80071f0:	2200      	movs	r2, #0
 80071f2:	e7d8      	b.n	80071a6 <SetMotorState+0x3e>
 80071f4:	200000d0 	.word	0x200000d0
 80071f8:	200000c0 	.word	0x200000c0
 80071fc:	200000b0 	.word	0x200000b0
 8007200:	20000090 	.word	0x20000090
 8007204:	20000e90 	.word	0x20000e90

08007208 <SetMotorSpeed>:

//
// -100 ~ 100  0% - 100%
void SetMotorSpeed(Motor_Name motor, float speed)
{
 8007208:	b510      	push	{r4, lr}
	uint8_t state = 0;
	//
	if (speed == 0)
 800720a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800720e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 8007212:	ed2d 8b02 	vpush	{d8}
 8007216:	4604      	mov	r4, r0
 8007218:	eeb0 8a40 	vmov.f32	s16, s0
	if (speed == 0)
 800721c:	d035      	beq.n	800728a <SetMotorSpeed+0x82>
	{
		state = Motor_Stop;
	}
	else if (speed > 0)
 800721e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		state = Motor_Stop;
 8007226:	bfd4      	ite	le
 8007228:	2101      	movle	r1, #1
 800722a:	2100      	movgt	r1, #0
	{
		state = Motor_Backward;
	}

	//
	if (Motor_States[motor] != state)
 800722c:	4b46      	ldr	r3, [pc, #280]	; (8007348 <SetMotorSpeed+0x140>)
 800722e:	5d1b      	ldrb	r3, [r3, r4]
 8007230:	428b      	cmp	r3, r1
 8007232:	d002      	beq.n	800723a <SetMotorSpeed+0x32>
	{
		SetMotorState(motor, state);
 8007234:	4620      	mov	r0, r4
 8007236:	f7ff ff97 	bl	8007168 <SetMotorState>
	{
		speed = -speed;
	}

	//PWM
	__HAL_TIM_SetCompare(&Motor_PWM_TIM, Motor_PWM_Channels[motor], (speed>100?100:speed)*0.01*PWM_Count_Max);
 800723a:	4b44      	ldr	r3, [pc, #272]	; (800734c <SetMotorSpeed+0x144>)
 800723c:	eddf 7a44 	vldr	s15, [pc, #272]	; 8007350 <SetMotorSpeed+0x148>
 8007240:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007244:	4c43      	ldr	r4, [pc, #268]	; (8007354 <SetMotorSpeed+0x14c>)
	if (speed < 0)
 8007246:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800724a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		speed = -speed;
 800724e:	bf48      	it	mi
 8007250:	eeb1 8a48 	vnegmi.f32	s16, s16
	__HAL_TIM_SetCompare(&Motor_PWM_TIM, Motor_PWM_Channels[motor], (speed>100?100:speed)*0.01*PWM_Count_Max);
 8007254:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8007258:	b9e3      	cbnz	r3, 8007294 <SetMotorSpeed+0x8c>
 800725a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800725e:	dc16      	bgt.n	800728e <SetMotorSpeed+0x86>
 8007260:	ee18 0a10 	vmov	r0, s16
 8007264:	f7f9 f970 	bl	8000548 <__aeabi_f2d>
 8007268:	a333      	add	r3, pc, #204	; (adr r3, 8007338 <SetMotorSpeed+0x130>)
 800726a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726e:	f7f9 f9c3 	bl	80005f8 <__aeabi_dmul>
 8007272:	a333      	add	r3, pc, #204	; (adr r3, 8007340 <SetMotorSpeed+0x138>)
 8007274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007278:	f7f9 f9be 	bl	80005f8 <__aeabi_dmul>
 800727c:	f7f9 fc94 	bl	8000ba8 <__aeabi_d2uiz>
 8007280:	6824      	ldr	r4, [r4, #0]
 8007282:	6360      	str	r0, [r4, #52]	; 0x34
}
 8007284:	ecbd 8b02 	vpop	{d8}
 8007288:	bd10      	pop	{r4, pc}
		state = Motor_Stop;
 800728a:	2102      	movs	r1, #2
 800728c:	e7ce      	b.n	800722c <SetMotorSpeed+0x24>
	__HAL_TIM_SetCompare(&Motor_PWM_TIM, Motor_PWM_Channels[motor], (speed>100?100:speed)*0.01*PWM_Count_Max);
 800728e:	4932      	ldr	r1, [pc, #200]	; (8007358 <SetMotorSpeed+0x150>)
 8007290:	2000      	movs	r0, #0
 8007292:	e7e9      	b.n	8007268 <SetMotorSpeed+0x60>
 8007294:	2b04      	cmp	r3, #4
 8007296:	d118      	bne.n	80072ca <SetMotorSpeed+0xc2>
 8007298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800729c:	dc12      	bgt.n	80072c4 <SetMotorSpeed+0xbc>
 800729e:	ee18 0a10 	vmov	r0, s16
 80072a2:	f7f9 f951 	bl	8000548 <__aeabi_f2d>
 80072a6:	a324      	add	r3, pc, #144	; (adr r3, 8007338 <SetMotorSpeed+0x130>)
 80072a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ac:	f7f9 f9a4 	bl	80005f8 <__aeabi_dmul>
 80072b0:	a323      	add	r3, pc, #140	; (adr r3, 8007340 <SetMotorSpeed+0x138>)
 80072b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b6:	f7f9 f99f 	bl	80005f8 <__aeabi_dmul>
 80072ba:	f7f9 fc75 	bl	8000ba8 <__aeabi_d2uiz>
 80072be:	6824      	ldr	r4, [r4, #0]
 80072c0:	63a0      	str	r0, [r4, #56]	; 0x38
 80072c2:	e7df      	b.n	8007284 <SetMotorSpeed+0x7c>
 80072c4:	4924      	ldr	r1, [pc, #144]	; (8007358 <SetMotorSpeed+0x150>)
 80072c6:	2000      	movs	r0, #0
 80072c8:	e7ed      	b.n	80072a6 <SetMotorSpeed+0x9e>
 80072ca:	2b08      	cmp	r3, #8
 80072cc:	d118      	bne.n	8007300 <SetMotorSpeed+0xf8>
 80072ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072d2:	dc12      	bgt.n	80072fa <SetMotorSpeed+0xf2>
 80072d4:	ee18 0a10 	vmov	r0, s16
 80072d8:	f7f9 f936 	bl	8000548 <__aeabi_f2d>
 80072dc:	a316      	add	r3, pc, #88	; (adr r3, 8007338 <SetMotorSpeed+0x130>)
 80072de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e2:	f7f9 f989 	bl	80005f8 <__aeabi_dmul>
 80072e6:	a316      	add	r3, pc, #88	; (adr r3, 8007340 <SetMotorSpeed+0x138>)
 80072e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ec:	f7f9 f984 	bl	80005f8 <__aeabi_dmul>
 80072f0:	f7f9 fc5a 	bl	8000ba8 <__aeabi_d2uiz>
 80072f4:	6824      	ldr	r4, [r4, #0]
 80072f6:	63e0      	str	r0, [r4, #60]	; 0x3c
 80072f8:	e7c4      	b.n	8007284 <SetMotorSpeed+0x7c>
 80072fa:	4917      	ldr	r1, [pc, #92]	; (8007358 <SetMotorSpeed+0x150>)
 80072fc:	2000      	movs	r0, #0
 80072fe:	e7ed      	b.n	80072dc <SetMotorSpeed+0xd4>
 8007300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007304:	dc12      	bgt.n	800732c <SetMotorSpeed+0x124>
 8007306:	ee18 0a10 	vmov	r0, s16
 800730a:	f7f9 f91d 	bl	8000548 <__aeabi_f2d>
 800730e:	a30a      	add	r3, pc, #40	; (adr r3, 8007338 <SetMotorSpeed+0x130>)
 8007310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007314:	f7f9 f970 	bl	80005f8 <__aeabi_dmul>
 8007318:	a309      	add	r3, pc, #36	; (adr r3, 8007340 <SetMotorSpeed+0x138>)
 800731a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731e:	f7f9 f96b 	bl	80005f8 <__aeabi_dmul>
 8007322:	f7f9 fc41 	bl	8000ba8 <__aeabi_d2uiz>
 8007326:	6824      	ldr	r4, [r4, #0]
 8007328:	6420      	str	r0, [r4, #64]	; 0x40
}
 800732a:	e7ab      	b.n	8007284 <SetMotorSpeed+0x7c>
	__HAL_TIM_SetCompare(&Motor_PWM_TIM, Motor_PWM_Channels[motor], (speed>100?100:speed)*0.01*PWM_Count_Max);
 800732c:	490a      	ldr	r1, [pc, #40]	; (8007358 <SetMotorSpeed+0x150>)
 800732e:	2000      	movs	r0, #0
 8007330:	e7ed      	b.n	800730e <SetMotorSpeed+0x106>
 8007332:	bf00      	nop
 8007334:	f3af 8000 	nop.w
 8007338:	47ae147b 	.word	0x47ae147b
 800733c:	3f847ae1 	.word	0x3f847ae1
 8007340:	00000000 	.word	0x00000000
 8007344:	40d067c0 	.word	0x40d067c0
 8007348:	200000d0 	.word	0x200000d0
 800734c:	200000c0 	.word	0x200000c0
 8007350:	42c80000 	.word	0x42c80000
 8007354:	20000e90 	.word	0x20000e90
 8007358:	40590000 	.word	0x40590000

0800735c <InitCar>:
float Abnormal_Axis_Speed[3];

Abnormal_Mode StateAbnormal_Mode;

void InitCar()
{
 800735c:	b508      	push	{r3, lr}
	//PID
	InitMotorPID();
 800735e:	f7ff fe8b 	bl	8007078 <InitMotorPID>
	//
	EnableAllMotorEncoders();
}
 8007362:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	EnableAllMotorEncoders();
 8007366:	f7ff be45 	b.w	8006ff4 <EnableAllMotorEncoders>
	...

0800736c <SetAbnormalBehavior>:

void SetAbnormalBehavior(Abnormal_Mode model, float x, float y, float z)
{
	StateAbnormal_Mode = model;
 800736c:	4b04      	ldr	r3, [pc, #16]	; (8007380 <SetAbnormalBehavior+0x14>)
 800736e:	7018      	strb	r0, [r3, #0]
	Abnormal_Axis_Speed[0] = x;
 8007370:	4b04      	ldr	r3, [pc, #16]	; (8007384 <SetAbnormalBehavior+0x18>)
 8007372:	ed83 0a00 	vstr	s0, [r3]
	Abnormal_Axis_Speed[1] = y;
 8007376:	edc3 0a01 	vstr	s1, [r3, #4]
	Abnormal_Axis_Speed[2] = z;
 800737a:	ed83 1a02 	vstr	s2, [r3, #8]
}
 800737e:	4770      	bx	lr
 8007380:	20001994 	.word	0x20001994
 8007384:	2000196c 	.word	0x2000196c

08007388 <Is_Car_Runing>:

//
uint8_t Is_Car_Runing()
{
	uint8_t flag = 0;
	for (int var = 0; var < Motor_Number; ++var)
 8007388:	4b06      	ldr	r3, [pc, #24]	; (80073a4 <Is_Car_Runing+0x1c>)
{
 800738a:	2004      	movs	r0, #4
	{
		if (Motor_Expected_Speeds[var] != 0)
 800738c:	ecf3 7a01 	vldmia	r3!, {s15}
 8007390:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007398:	d102      	bne.n	80073a0 <Is_Car_Runing+0x18>
	for (int var = 0; var < Motor_Number; ++var)
 800739a:	3801      	subs	r0, #1
 800739c:	d1f6      	bne.n	800738c <Is_Car_Runing+0x4>
 800739e:	4770      	bx	lr
		{
			flag = 1;
 80073a0:	2001      	movs	r0, #1
			break;
		}
	}
	return flag;
}
 80073a2:	4770      	bx	lr
 80073a4:	20001984 	.word	0x20001984

080073a8 <Periodic_Update_Car_ActualSpeed>:

//
void Periodic_Update_Car_ActualSpeed()
{
 80073a8:	b510      	push	{r4, lr}
	UpdateAllMotorSpeed();
 80073aa:	f7ff fe31 	bl	8007010 <UpdateAllMotorSpeed>

	// 
	for (int motor = 0; motor < Motor_Number; ++motor)
 80073ae:	490b      	ldr	r1, [pc, #44]	; (80073dc <Periodic_Update_Car_ActualSpeed+0x34>)
 80073b0:	4b0b      	ldr	r3, [pc, #44]	; (80073e0 <Periodic_Update_Car_ActualSpeed+0x38>)
 80073b2:	2200      	movs	r2, #0
	{
		if (Motor_States[motor] == Motor_Stop && Motor_Actual_Speeds[motor] != 0)
 80073b4:	2000      	movs	r0, #0
 80073b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073ba:	2c02      	cmp	r4, #2
 80073bc:	d107      	bne.n	80073ce <Periodic_Update_Car_ActualSpeed+0x26>
 80073be:	edd3 7a00 	vldr	s15, [r3]
 80073c2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80073c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		{
			Motor_Actual_Speeds[motor] = 0;
 80073ca:	bf18      	it	ne
 80073cc:	6018      	strne	r0, [r3, #0]
	for (int motor = 0; motor < Motor_Number; ++motor)
 80073ce:	3201      	adds	r2, #1
 80073d0:	2a04      	cmp	r2, #4
 80073d2:	f103 0304 	add.w	r3, r3, #4
 80073d6:	d1ee      	bne.n	80073b6 <Periodic_Update_Car_ActualSpeed+0xe>
		}
	}
}
 80073d8:	bd10      	pop	{r4, pc}
 80073da:	bf00      	nop
 80073dc:	200000d0 	.word	0x200000d0
 80073e0:	200018dc 	.word	0x200018dc

080073e4 <Set_Motor_ExpectedSpeed>:

// 
//
void Set_Motor_ExpectedSpeed(Motor_Name motor, float speed)
{
	Motor_Expected_Speeds[motor] = speed;
 80073e4:	4b02      	ldr	r3, [pc, #8]	; (80073f0 <Set_Motor_ExpectedSpeed+0xc>)
 80073e6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80073ea:	ed80 0a00 	vstr	s0, [r0]
}
 80073ee:	4770      	bx	lr
 80073f0:	20001984 	.word	0x20001984

080073f4 <Transform_AxisSpeed>:

//
void Transform_AxisSpeed()
{
	Motor_Expected_Speeds[2] = (Motor_Expected_Axis_Speeds[Axis_X] - Motor_Expected_Axis_Speeds[Axis_Z]);
 80073f4:	4b22      	ldr	r3, [pc, #136]	; (8007480 <Transform_AxisSpeed+0x8c>)
	//
	for (int var = 0; var < Motor_Number; ++var)
	{
		if (Motor_Expected_Speeds[var] < 0)
		{
			if (Motor_Expected_Speeds[var] < -Motor_Expected_Speed_Max)
 80073f6:	ed9f 6a23 	vldr	s12, [pc, #140]	; 8007484 <Transform_AxisSpeed+0x90>
	Motor_Expected_Speeds[2] = (Motor_Expected_Axis_Speeds[Axis_X] - Motor_Expected_Axis_Speeds[Axis_Z]);
 80073fa:	ed93 7a02 	vldr	s14, [r3, #8]
 80073fe:	edd3 7a00 	vldr	s15, [r3]
 8007402:	4b21      	ldr	r3, [pc, #132]	; (8007488 <Transform_AxisSpeed+0x94>)
 8007404:	ee77 6ac7 	vsub.f32	s13, s15, s14
	Motor_Expected_Speeds[1] = (Motor_Expected_Axis_Speeds[Axis_X] + Motor_Expected_Axis_Speeds[Axis_Z]);
 8007408:	ee77 7a87 	vadd.f32	s15, s15, s14
				Motor_Expected_Speeds[var] = -Motor_Expected_Speed_Min;
			}
		}
		else if (Motor_Expected_Speeds[var] > 0)
		{
			if (Motor_Expected_Speeds[var] > Motor_Expected_Speed_Max)
 800740c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800748c <Transform_AxisSpeed+0x98>
	Motor_Expected_Speeds[2] = (Motor_Expected_Axis_Speeds[Axis_X] - Motor_Expected_Axis_Speeds[Axis_Z]);
 8007410:	edc3 6a02 	vstr	s13, [r3, #8]
	Motor_Expected_Speeds[0] = (Motor_Expected_Axis_Speeds[Axis_X] - Motor_Expected_Axis_Speeds[Axis_Z]);
 8007414:	edc3 6a00 	vstr	s13, [r3]
	Motor_Expected_Speeds[1] = (Motor_Expected_Axis_Speeds[Axis_X] + Motor_Expected_Axis_Speeds[Axis_Z]);
 8007418:	edc3 7a01 	vstr	s15, [r3, #4]
	Motor_Expected_Speeds[3] = (Motor_Expected_Axis_Speeds[Axis_X] + Motor_Expected_Axis_Speeds[Axis_Z]);
 800741c:	edc3 7a03 	vstr	s15, [r3, #12]
 8007420:	2204      	movs	r2, #4
			{
				Motor_Expected_Speeds[var] = Motor_Expected_Speed_Max;
			}
			else if (Motor_Expected_Speeds[var] < Motor_Expected_Speed_Min)
 8007422:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
			else if (Motor_Expected_Speeds[var] > -Motor_Expected_Speed_Min)
 8007426:	eef9 5a04 	vmov.f32	s11, #148	; 0xc0a00000 -5.0
		if (Motor_Expected_Speeds[var] < 0)
 800742a:	ecf3 7a01 	vldmia	r3!, {s15}
 800742e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007436:	d511      	bpl.n	800745c <Transform_AxisSpeed+0x68>
			if (Motor_Expected_Speeds[var] < -Motor_Expected_Speed_Max)
 8007438:	eef4 7ac6 	vcmpe.f32	s15, s12
 800743c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007440:	d504      	bpl.n	800744c <Transform_AxisSpeed+0x58>
				Motor_Expected_Speeds[var] = -Motor_Expected_Speed_Max;
 8007442:	ed03 6a01 	vstr	s12, [r3, #-4]
	for (int var = 0; var < Motor_Number; ++var)
 8007446:	3a01      	subs	r2, #1
 8007448:	d1ef      	bne.n	800742a <Transform_AxisSpeed+0x36>
			{
				Motor_Expected_Speeds[var] = Motor_Expected_Speed_Min;
			}
		}
	}
}
 800744a:	4770      	bx	lr
			else if (Motor_Expected_Speeds[var] > -Motor_Expected_Speed_Min)
 800744c:	eef4 7ae5 	vcmpe.f32	s15, s11
 8007450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007454:	ddf7      	ble.n	8007446 <Transform_AxisSpeed+0x52>
				Motor_Expected_Speeds[var] = -Motor_Expected_Speed_Min;
 8007456:	ed43 5a01 	vstr	s11, [r3, #-4]
 800745a:	e7f4      	b.n	8007446 <Transform_AxisSpeed+0x52>
		else if (Motor_Expected_Speeds[var] > 0)
 800745c:	ddf3      	ble.n	8007446 <Transform_AxisSpeed+0x52>
			if (Motor_Expected_Speeds[var] > Motor_Expected_Speed_Max)
 800745e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007466:	dd02      	ble.n	800746e <Transform_AxisSpeed+0x7a>
				Motor_Expected_Speeds[var] = Motor_Expected_Speed_Max;
 8007468:	ed03 7a01 	vstr	s14, [r3, #-4]
 800746c:	e7eb      	b.n	8007446 <Transform_AxisSpeed+0x52>
			else if (Motor_Expected_Speeds[var] < Motor_Expected_Speed_Min)
 800746e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8007472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				Motor_Expected_Speeds[var] = Motor_Expected_Speed_Min;
 8007476:	bf48      	it	mi
 8007478:	ed43 6a01 	vstrmi	s13, [r3, #-4]
 800747c:	e7e3      	b.n	8007446 <Transform_AxisSpeed+0x52>
 800747e:	bf00      	nop
 8007480:	20001978 	.word	0x20001978
 8007484:	c2a00000 	.word	0xc2a00000
 8007488:	20001984 	.word	0x20001984
 800748c:	42a00000 	.word	0x42a00000

08007490 <AddCarSpeed>:

// 
void AddCarSpeed(float vx, float vy, float vz)
{
	Motor_Expected_Axis_Speeds[Axis_X] += vx;
 8007490:	4b0a      	ldr	r3, [pc, #40]	; (80074bc <AddCarSpeed+0x2c>)
 8007492:	edd3 6a00 	vldr	s13, [r3]
	Motor_Expected_Axis_Speeds[Axis_Y] += vy;
 8007496:	ed93 7a01 	vldr	s14, [r3, #4]
	Motor_Expected_Axis_Speeds[Axis_Z] += vz;
 800749a:	edd3 7a02 	vldr	s15, [r3, #8]
	Motor_Expected_Axis_Speeds[Axis_X] += vx;
 800749e:	ee36 0a80 	vadd.f32	s0, s13, s0
	Motor_Expected_Axis_Speeds[Axis_Y] += vy;
 80074a2:	ee77 0a20 	vadd.f32	s1, s14, s1
	Motor_Expected_Axis_Speeds[Axis_Z] += vz;
 80074a6:	ee37 1a81 	vadd.f32	s2, s15, s2
	Motor_Expected_Axis_Speeds[Axis_X] += vx;
 80074aa:	ed83 0a00 	vstr	s0, [r3]
	Motor_Expected_Axis_Speeds[Axis_Y] += vy;
 80074ae:	edc3 0a01 	vstr	s1, [r3, #4]
	Motor_Expected_Axis_Speeds[Axis_Z] += vz;
 80074b2:	ed83 1a02 	vstr	s2, [r3, #8]

	Transform_AxisSpeed();
 80074b6:	f7ff bf9d 	b.w	80073f4 <Transform_AxisSpeed>
 80074ba:	bf00      	nop
 80074bc:	20001978 	.word	0x20001978

080074c0 <CorrectCarDirection>:
{
 80074c0:	b538      	push	{r3, r4, r5, lr}
	if (Motor_Expected_Axis_Speeds[Axis_X] == 0 && Motor_Expected_Axis_Speeds[Axis_Z] == 0)
 80074c2:	4c51      	ldr	r4, [pc, #324]	; (8007608 <CorrectCarDirection+0x148>)
 80074c4:	edd4 7a00 	vldr	s15, [r4]
 80074c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80074cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 80074d0:	ed2d 8b02 	vpush	{d8}
	if (Motor_Expected_Axis_Speeds[Axis_X] == 0 && Motor_Expected_Axis_Speeds[Axis_Z] == 0)
 80074d4:	d107      	bne.n	80074e6 <CorrectCarDirection+0x26>
 80074d6:	edd4 7a02 	vldr	s15, [r4, #8]
 80074da:	eef5 7a40 	vcmp.f32	s15, #0.0
 80074de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074e2:	f000 8085 	beq.w	80075f0 <CorrectCarDirection+0x130>
	DriveState hw = GetDriveState();
 80074e6:	f000 f8db 	bl	80076a0 <GetDriveState>
	if (StateAbnormal_Mode == Abnormal_Mode_None)
 80074ea:	4b48      	ldr	r3, [pc, #288]	; (800760c <CorrectCarDirection+0x14c>)
 80074ec:	ed9f 8a48 	vldr	s16, [pc, #288]	; 8007610 <CorrectCarDirection+0x150>
 80074f0:	781b      	ldrb	r3, [r3, #0]
	DriveState hw = GetDriveState();
 80074f2:	4605      	mov	r5, r0
	if (StateAbnormal_Mode == Abnormal_Mode_None)
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d15a      	bne.n	80075ae <CorrectCarDirection+0xee>
	float k = 0.15 + 0.001 * fabs(Motor_Expected_Axis_Speeds[Axis_X]);
 80074f8:	edd4 7a00 	vldr	s15, [r4]
 80074fc:	eef0 7ae7 	vabs.f32	s15, s15
 8007500:	ee17 0a90 	vmov	r0, s15
 8007504:	f7f9 f820 	bl	8000548 <__aeabi_f2d>
 8007508:	a33b      	add	r3, pc, #236	; (adr r3, 80075f8 <CorrectCarDirection+0x138>)
 800750a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750e:	f7f9 f873 	bl	80005f8 <__aeabi_dmul>
 8007512:	a33b      	add	r3, pc, #236	; (adr r3, 8007600 <CorrectCarDirection+0x140>)
 8007514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007518:	f7f8 feb8 	bl	800028c <__adddf3>
 800751c:	f7f9 fb64 	bl	8000be8 <__aeabi_d2f>
 8007520:	ee01 0a10 	vmov	s2, r0
		switch (hw)
 8007524:	1e68      	subs	r0, r5, #1
 8007526:	2804      	cmp	r0, #4
 8007528:	d83a      	bhi.n	80075a0 <CorrectCarDirection+0xe0>
 800752a:	e8df f000 	tbb	[pc, r0]
 800752e:	1c03      	.short	0x1c03
 8007530:	1f37      	.short	0x1f37
 8007532:	30          	.byte	0x30
 8007533:	00          	.byte	0x00
				z = -StepLength * k;
 8007534:	eef8 7a04 	vmov.f32	s15, #132	; 0xc0200000 -2.5
				z = StepLength * k;
 8007538:	ee21 1a27 	vmul.f32	s2, s2, s15
	float y = 0.0;
 800753c:	eddf 0a34 	vldr	s1, [pc, #208]	; 8007610 <CorrectCarDirection+0x150>
	float x = 0.0;
 8007540:	eeb0 0a60 	vmov.f32	s0, s1
	if (Motor_Expected_Axis_Speeds[Axis_Z] * z < 0)
 8007544:	edd4 7a02 	vldr	s15, [r4, #8]
 8007548:	ee61 7a27 	vmul.f32	s15, s2, s15
 800754c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		Motor_Expected_Axis_Speeds[Axis_Z] = 0;
 8007554:	bf48      	it	mi
 8007556:	ed84 8a02 	vstrmi	s16, [r4, #8]
}
 800755a:	ecbd 8b02 	vpop	{d8}
 800755e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	AddCarSpeed(x, y, z);
 8007562:	f7ff bf95 	b.w	8007490 <AddCarSpeed>
				z = StepLength * k;
 8007566:	eef0 7a04 	vmov.f32	s15, #4	; 0x40200000  2.5
 800756a:	e7e5      	b.n	8007538 <CorrectCarDirection+0x78>
				z = StepLength * k * 2;
 800756c:	ee11 0a10 	vmov	r0, s2
 8007570:	f7f8 ffea 	bl	8000548 <__aeabi_f2d>
 8007574:	4b27      	ldr	r3, [pc, #156]	; (8007614 <CorrectCarDirection+0x154>)
 8007576:	2200      	movs	r2, #0
				z = - StepLength * k * 2;
 8007578:	f7f9 f83e 	bl	80005f8 <__aeabi_dmul>
 800757c:	4602      	mov	r2, r0
 800757e:	460b      	mov	r3, r1
 8007580:	f7f8 fe84 	bl	800028c <__adddf3>
 8007584:	f7f9 fb30 	bl	8000be8 <__aeabi_d2f>
 8007588:	ee01 0a10 	vmov	s2, r0
				break;
 800758c:	e7d6      	b.n	800753c <CorrectCarDirection+0x7c>
				z = - StepLength * k * 2;
 800758e:	ee11 0a10 	vmov	r0, s2
 8007592:	f7f8 ffd9 	bl	8000548 <__aeabi_f2d>
 8007596:	4b20      	ldr	r3, [pc, #128]	; (8007618 <CorrectCarDirection+0x158>)
 8007598:	2200      	movs	r2, #0
 800759a:	e7ed      	b.n	8007578 <CorrectCarDirection+0xb8>
				Motor_Expected_Axis_Speeds[Axis_Z] = 0;
 800759c:	ed84 8a02 	vstr	s16, [r4, #8]
		switch (hw)
 80075a0:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 8007610 <CorrectCarDirection+0x150>
 80075a4:	eef0 0a41 	vmov.f32	s1, s2
 80075a8:	eeb0 0a41 	vmov.f32	s0, s2
 80075ac:	e7ca      	b.n	8007544 <CorrectCarDirection+0x84>
		switch (StateAbnormal_Mode)
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	d008      	beq.n	80075c4 <CorrectCarDirection+0x104>
 80075b2:	2b02      	cmp	r3, #2
 80075b4:	d00e      	beq.n	80075d4 <CorrectCarDirection+0x114>
 80075b6:	eeb0 1a48 	vmov.f32	s2, s16
 80075ba:	eef0 0a48 	vmov.f32	s1, s16
 80075be:	eeb0 0a48 	vmov.f32	s0, s16
 80075c2:	e7bf      	b.n	8007544 <CorrectCarDirection+0x84>
				x = Abnormal_Axis_Speed[Axis_X];
 80075c4:	4b15      	ldr	r3, [pc, #84]	; (800761c <CorrectCarDirection+0x15c>)
 80075c6:	ed93 0a00 	vldr	s0, [r3]
				y = Abnormal_Axis_Speed[Axis_Y];
 80075ca:	edd3 0a01 	vldr	s1, [r3, #4]
				z = Abnormal_Axis_Speed[Axis_Z];
 80075ce:	ed93 1a02 	vldr	s2, [r3, #8]
				break;
 80075d2:	e7b7      	b.n	8007544 <CorrectCarDirection+0x84>
				x = Abnormal_Axis_Speed[Axis_X];
 80075d4:	4b11      	ldr	r3, [pc, #68]	; (800761c <CorrectCarDirection+0x15c>)
 80075d6:	ed93 0a00 	vldr	s0, [r3]
				y = Abnormal_Axis_Speed[Axis_Y];
 80075da:	edd3 0a01 	vldr	s1, [r3, #4]
				z = Abnormal_Axis_Speed[Axis_Z];
 80075de:	ed93 1a02 	vldr	s2, [r3, #8]
				Abnormal_Axis_Speed[Axis_X] = Abnormal_Axis_Speed[Axis_Y] = Abnormal_Axis_Speed[Axis_Z] = 0;
 80075e2:	ed83 8a01 	vstr	s16, [r3, #4]
 80075e6:	ed83 8a02 	vstr	s16, [r3, #8]
 80075ea:	ed83 8a00 	vstr	s16, [r3]
				break;
 80075ee:	e7a9      	b.n	8007544 <CorrectCarDirection+0x84>
}
 80075f0:	ecbd 8b02 	vpop	{d8}
 80075f4:	bd38      	pop	{r3, r4, r5, pc}
 80075f6:	bf00      	nop
 80075f8:	d2f1a9fc 	.word	0xd2f1a9fc
 80075fc:	3f50624d 	.word	0x3f50624d
 8007600:	33333333 	.word	0x33333333
 8007604:	3fc33333 	.word	0x3fc33333
 8007608:	20001978 	.word	0x20001978
 800760c:	20001994 	.word	0x20001994
 8007610:	00000000 	.word	0x00000000
 8007614:	40040000 	.word	0x40040000
 8007618:	c0040000 	.word	0xc0040000
 800761c:	2000196c 	.word	0x2000196c

08007620 <Periodic_UpdateAndSet_Car_ExpectedSpeed>:
{
 8007620:	b573      	push	{r0, r1, r4, r5, r6, lr}
	CorrectCarDirection();
 8007622:	f7ff ff4d 	bl	80074c0 <CorrectCarDirection>
	for (int motor = 0; motor < Motor_Number; ++motor)
 8007626:	4d09      	ldr	r5, [pc, #36]	; (800764c <Periodic_UpdateAndSet_Car_ExpectedSpeed+0x2c>)
 8007628:	4e09      	ldr	r6, [pc, #36]	; (8007650 <Periodic_UpdateAndSet_Car_ExpectedSpeed+0x30>)
 800762a:	2400      	movs	r4, #0
		SetMotorSpeed(motor, UpdateMotorSpeedPID(motor, Motor_Expected_Speeds[motor], Motor_Actual_Speeds[motor]));
 800762c:	b2e0      	uxtb	r0, r4
 800762e:	ecf6 0a01 	vldmia	r6!, {s1}
 8007632:	ecb5 0a01 	vldmia	r5!, {s0}
 8007636:	9001      	str	r0, [sp, #4]
	for (int motor = 0; motor < Motor_Number; ++motor)
 8007638:	3401      	adds	r4, #1
		SetMotorSpeed(motor, UpdateMotorSpeedPID(motor, Motor_Expected_Speeds[motor], Motor_Actual_Speeds[motor]));
 800763a:	f7ff fd6b 	bl	8007114 <UpdateMotorSpeedPID>
 800763e:	9801      	ldr	r0, [sp, #4]
 8007640:	f7ff fde2 	bl	8007208 <SetMotorSpeed>
	for (int motor = 0; motor < Motor_Number; ++motor)
 8007644:	2c04      	cmp	r4, #4
 8007646:	d1f1      	bne.n	800762c <Periodic_UpdateAndSet_Car_ExpectedSpeed+0xc>
}
 8007648:	b002      	add	sp, #8
 800764a:	bd70      	pop	{r4, r5, r6, pc}
 800764c:	20001984 	.word	0x20001984
 8007650:	200018dc 	.word	0x200018dc

08007654 <SetCarSpeed>:
}

//
void SetCarSpeed(float vx, float vy, float vz)
{
	Motor_Expected_Axis_Speeds[0] = vx;
 8007654:	4b04      	ldr	r3, [pc, #16]	; (8007668 <SetCarSpeed+0x14>)
 8007656:	ed83 0a00 	vstr	s0, [r3]
	Motor_Expected_Axis_Speeds[1] = vy;
 800765a:	edc3 0a01 	vstr	s1, [r3, #4]
	Motor_Expected_Axis_Speeds[2] = vz;
 800765e:	ed83 1a02 	vstr	s2, [r3, #8]

	Transform_AxisSpeed();
 8007662:	f7ff bec7 	b.w	80073f4 <Transform_AxisSpeed>
 8007666:	bf00      	nop
 8007668:	20001978 	.word	0x20001978

0800766c <UpdateInfraredData>:
GPIO_TypeDef *Infrared_GPIO_Ports[Infrared_Number] = { Infrared1_GPIO_Port, Infrared2_GPIO_Port, Infrared3_GPIO_Port, Infrared4_GPIO_Port };
uint16_t Infrared_Pins[Infrared_Number] = { Infrared1_Pin, Infrared2_Pin, Infrared3_Pin, Infrared4_Pin };

//
void UpdateInfraredData()
{
 800766c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800766e:	4e09      	ldr	r6, [pc, #36]	; (8007694 <UpdateInfraredData+0x28>)
 8007670:	4f09      	ldr	r7, [pc, #36]	; (8007698 <UpdateInfraredData+0x2c>)
 8007672:	4d0a      	ldr	r5, [pc, #40]	; (800769c <UpdateInfraredData+0x30>)
 8007674:	2404      	movs	r4, #4
	for (int var = 0; var < Infrared_Number; ++var)
	{
		Infrared_Datas[var] = HAL_GPIO_ReadPin(Infrared_GPIO_Ports[var], Infrared_Pins[var]) == GPIO_PIN_RESET;
 8007676:	f837 1b02 	ldrh.w	r1, [r7], #2
 800767a:	f856 0b04 	ldr.w	r0, [r6], #4
 800767e:	f7fb fce3 	bl	8003048 <HAL_GPIO_ReadPin>
 8007682:	fab0 f080 	clz	r0, r0
 8007686:	0940      	lsrs	r0, r0, #5
	for (int var = 0; var < Infrared_Number; ++var)
 8007688:	3c01      	subs	r4, #1
		Infrared_Datas[var] = HAL_GPIO_ReadPin(Infrared_GPIO_Ports[var], Infrared_Pins[var]) == GPIO_PIN_RESET;
 800768a:	f805 0b01 	strb.w	r0, [r5], #1
	for (int var = 0; var < Infrared_Number; ++var)
 800768e:	d1f2      	bne.n	8007676 <UpdateInfraredData+0xa>
	}
}
 8007690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007692:	bf00      	nop
 8007694:	200000d4 	.word	0x200000d4
 8007698:	200000e4 	.word	0x200000e4
 800769c:	20001995 	.word	0x20001995

080076a0 <GetDriveState>:

//
DriveState GetDriveState()
{
 80076a0:	b508      	push	{r3, lr}
	UpdateInfraredData();
 80076a2:	f7ff ffe3 	bl	800766c <UpdateInfraredData>

	//
	if (Infrared_Datas[Infrared_Left] && Infrared_Datas[Infrared_Right] && Infrared_Datas[Infrared_Center_Left] && Infrared_Datas[Infrared_Center_Right])
 80076a6:	4b16      	ldr	r3, [pc, #88]	; (8007700 <GetDriveState+0x60>)
 80076a8:	785a      	ldrb	r2, [r3, #1]
 80076aa:	b12a      	cbz	r2, 80076b8 <GetDriveState+0x18>
 80076ac:	78d9      	ldrb	r1, [r3, #3]
 80076ae:	b119      	cbz	r1, 80076b8 <GetDriveState+0x18>
 80076b0:	7819      	ldrb	r1, [r3, #0]
 80076b2:	b109      	cbz	r1, 80076b8 <GetDriveState+0x18>
 80076b4:	7899      	ldrb	r1, [r3, #2]
 80076b6:	b989      	cbnz	r1, 80076dc <GetDriveState+0x3c>
	{
		return DriveState_Intersection;
	}
	else if (Infrared_Datas[Infrared_Right] && Infrared_Datas[Infrared_Center_Right])
 80076b8:	78d9      	ldrb	r1, [r3, #3]
 80076ba:	b1b1      	cbz	r1, 80076ea <GetDriveState+0x4a>
 80076bc:	7898      	ldrb	r0, [r3, #2]
 80076be:	b188      	cbz	r0, 80076e4 <GetDriveState+0x44>
	{
		return DriveState_Turn_Right;
 80076c0:	2008      	movs	r0, #8
 80076c2:	e01c      	b.n	80076fe <GetDriveState+0x5e>
	if (Infrared_Datas[Infrared_Left] && Infrared_Datas[Infrared_Right] && Infrared_Datas[Infrared_Center_Left] && Infrared_Datas[Infrared_Center_Right])
 80076c4:	789b      	ldrb	r3, [r3, #2]
	}
	else if (Infrared_Datas[Infrared_Left])
	{
		return DriveState_Sharp_Left;
	}
	else if (Infrared_Datas[Infrared_Center_Left] == 0 && Infrared_Datas[Infrared_Center_Right] == 0)
 80076c6:	b920      	cbnz	r0, 80076d2 <GetDriveState+0x32>
	{
		return DriveState_Derailment;
	}
	else if (Infrared_Datas[Infrared_Center_Left] == 0)
	{
		return DriveState_Left;
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	bf0c      	ite	eq
 80076cc:	2006      	moveq	r0, #6
 80076ce:	2001      	movne	r0, #1
 80076d0:	e015      	b.n	80076fe <GetDriveState+0x5e>
	{
		return DriveState_Right;
	}
	else
	{
		return DriveState_Normal;
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	bf0c      	ite	eq
 80076d6:	2002      	moveq	r0, #2
 80076d8:	2003      	movne	r0, #3
 80076da:	e010      	b.n	80076fe <GetDriveState+0x5e>
		return DriveState_Intersection;
 80076dc:	2000      	movs	r0, #0
 80076de:	e00e      	b.n	80076fe <GetDriveState+0x5e>
		return DriveState_Turn_Left;
 80076e0:	2007      	movs	r0, #7
 80076e2:	e00c      	b.n	80076fe <GetDriveState+0x5e>
	else if (Infrared_Datas[Infrared_Left] && Infrared_Datas[Infrared_Center_Left])
 80076e4:	b922      	cbnz	r2, 80076f0 <GetDriveState+0x50>
		return DriveState_Sharp_Right;
 80076e6:	2005      	movs	r0, #5
 80076e8:	e009      	b.n	80076fe <GetDriveState+0x5e>
	if (Infrared_Datas[Infrared_Left] && Infrared_Datas[Infrared_Right] && Infrared_Datas[Infrared_Center_Left] && Infrared_Datas[Infrared_Center_Right])
 80076ea:	7818      	ldrb	r0, [r3, #0]
	else if (Infrared_Datas[Infrared_Left] && Infrared_Datas[Infrared_Center_Left])
 80076ec:	2a00      	cmp	r2, #0
 80076ee:	d0e9      	beq.n	80076c4 <GetDriveState+0x24>
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d1f4      	bne.n	80076e0 <GetDriveState+0x40>
		return DriveState_Sharp_Left;
 80076f6:	2900      	cmp	r1, #0
 80076f8:	bf14      	ite	ne
 80076fa:	2005      	movne	r0, #5
 80076fc:	2004      	moveq	r0, #4
	}
}
 80076fe:	bd08      	pop	{r3, pc}
 8007700:	20001995 	.word	0x20001995

08007704 <printf_fatfs_error>:
 * @brief  
 * @param  
 * @retval 
 */
void printf_fatfs_error(FRESULT fresult)
{
 8007704:	b508      	push	{r3, lr}
	switch (fresult)
 8007706:	2813      	cmp	r0, #19
 8007708:	d838      	bhi.n	800777c <printf_fatfs_error+0x78>
 800770a:	e8df f000 	tbb	[pc, r0]
 800770e:	130a      	.short	0x130a
 8007710:	1b191715 	.word	0x1b191715
 8007714:	211f1f1d 	.word	0x211f1f1d
 8007718:	29272523 	.word	0x29272523
 800771c:	312f2d2b 	.word	0x312f2d2b
 8007720:	3533      	.short	0x3533
	{
		case FR_OK:
			printfX("\r\n");
 8007722:	4917      	ldr	r1, [pc, #92]	; (8007780 <printf_fatfs_error+0x7c>)
			break;
		case FR_TOO_MANY_OPEN_FILES:
			printfX("\r\n");
			break;
		case FR_INVALID_PARAMETER:
			printfX("\r\n");
 8007724:	4817      	ldr	r0, [pc, #92]	; (8007784 <printf_fatfs_error+0x80>)
 8007726:	f001 fb43 	bl	8008db0 <strcpy>
			break;
	}
}
 800772a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			printfX("\r\n");
 800772e:	4815      	ldr	r0, [pc, #84]	; (8007784 <printf_fatfs_error+0x80>)
 8007730:	f000 bc5a 	b.w	8007fe8 <printf_Base>
			printfX("\r\n");
 8007734:	4914      	ldr	r1, [pc, #80]	; (8007788 <printf_fatfs_error+0x84>)
 8007736:	e7f5      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007738:	4914      	ldr	r1, [pc, #80]	; (800778c <printf_fatfs_error+0x88>)
 800773a:	e7f3      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 800773c:	4914      	ldr	r1, [pc, #80]	; (8007790 <printf_fatfs_error+0x8c>)
 800773e:	e7f1      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007740:	4914      	ldr	r1, [pc, #80]	; (8007794 <printf_fatfs_error+0x90>)
 8007742:	e7ef      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007744:	4914      	ldr	r1, [pc, #80]	; (8007798 <printf_fatfs_error+0x94>)
 8007746:	e7ed      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007748:	4914      	ldr	r1, [pc, #80]	; (800779c <printf_fatfs_error+0x98>)
 800774a:	e7eb      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 800774c:	4914      	ldr	r1, [pc, #80]	; (80077a0 <printf_fatfs_error+0x9c>)
 800774e:	e7e9      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007750:	4914      	ldr	r1, [pc, #80]	; (80077a4 <printf_fatfs_error+0xa0>)
 8007752:	e7e7      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007754:	4914      	ldr	r1, [pc, #80]	; (80077a8 <printf_fatfs_error+0xa4>)
 8007756:	e7e5      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007758:	4914      	ldr	r1, [pc, #80]	; (80077ac <printf_fatfs_error+0xa8>)
 800775a:	e7e3      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 800775c:	4914      	ldr	r1, [pc, #80]	; (80077b0 <printf_fatfs_error+0xac>)
 800775e:	e7e1      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007760:	4914      	ldr	r1, [pc, #80]	; (80077b4 <printf_fatfs_error+0xb0>)
 8007762:	e7df      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("f_mkfs\r\n");
 8007764:	4914      	ldr	r1, [pc, #80]	; (80077b8 <printf_fatfs_error+0xb4>)
 8007766:	e7dd      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007768:	4914      	ldr	r1, [pc, #80]	; (80077bc <printf_fatfs_error+0xb8>)
 800776a:	e7db      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 800776c:	4914      	ldr	r1, [pc, #80]	; (80077c0 <printf_fatfs_error+0xbc>)
 800776e:	e7d9      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007770:	4914      	ldr	r1, [pc, #80]	; (80077c4 <printf_fatfs_error+0xc0>)
 8007772:	e7d7      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007774:	4914      	ldr	r1, [pc, #80]	; (80077c8 <printf_fatfs_error+0xc4>)
 8007776:	e7d5      	b.n	8007724 <printf_fatfs_error+0x20>
			printfX("\r\n");
 8007778:	4914      	ldr	r1, [pc, #80]	; (80077cc <printf_fatfs_error+0xc8>)
 800777a:	e7d3      	b.n	8007724 <printf_fatfs_error+0x20>
}
 800777c:	bd08      	pop	{r3, pc}
 800777e:	bf00      	nop
 8007780:	0800ce48 	.word	0x0800ce48
 8007784:	200010fc 	.word	0x200010fc
 8007788:	0800ce5d 	.word	0x0800ce5d
 800778c:	0800ce87 	.word	0x0800ce87
 8007790:	0800ce9f 	.word	0x0800ce9f
 8007794:	0800cec3 	.word	0x0800cec3
 8007798:	0800cee1 	.word	0x0800cee1
 800779c:	0800ceff 	.word	0x0800ceff
 80077a0:	0800cf1d 	.word	0x0800cf1d
 80077a4:	0800cf35 	.word	0x0800cf35
 80077a8:	0800cf59 	.word	0x0800cf59
 80077ac:	0800cf7a 	.word	0x0800cf7a
 80077b0:	0800cf9b 	.word	0x0800cf9b
 80077b4:	0800cfb9 	.word	0x0800cfb9
 80077b8:	0800cfda 	.word	0x0800cfda
 80077bc:	0800d019 	.word	0x0800d019
 80077c0:	0800d031 	.word	0x0800d031
 80077c4:	0800d04c 	.word	0x0800d04c
 80077c8:	0800d07f 	.word	0x0800d07f
 80077cc:	0800d09d 	.word	0x0800d09d

080077d0 <Init_FATFS>:
{
 80077d0:	b508      	push	{r3, lr}
	FATFS_LinkDriver(&SD_Driver, SDPath);
 80077d2:	4907      	ldr	r1, [pc, #28]	; (80077f0 <Init_FATFS+0x20>)
 80077d4:	4807      	ldr	r0, [pc, #28]	; (80077f4 <Init_FATFS+0x24>)
 80077d6:	f7ff fa25 	bl	8006c24 <FATFS_LinkDriver>
	f_res = f_mount(&fs, (TCHAR const*) SDPath, 1);
 80077da:	4905      	ldr	r1, [pc, #20]	; (80077f0 <Init_FATFS+0x20>)
 80077dc:	4806      	ldr	r0, [pc, #24]	; (80077f8 <Init_FATFS+0x28>)
 80077de:	2201      	movs	r2, #1
 80077e0:	f7fe fe14 	bl	800640c <f_mount>
 80077e4:	4b05      	ldr	r3, [pc, #20]	; (80077fc <Init_FATFS+0x2c>)
 80077e6:	7018      	strb	r0, [r3, #0]
}
 80077e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	printf_fatfs_error(f_res);
 80077ec:	f7ff bf8a 	b.w	8007704 <printf_fatfs_error>
 80077f0:	200010cc 	.word	0x200010cc
 80077f4:	0800c9e8 	.word	0x0800c9e8
 80077f8:	20001bc0 	.word	0x20001bc0
 80077fc:	20001999 	.word	0x20001999

08007800 <Periodic_Update_BreathingLights>:
uint16_t LED1_Pulsewidth;

// 
void Periodic_Update_BreathingLights()
{
	if (LED1_DirInc == 0) //
 8007800:	490c      	ldr	r1, [pc, #48]	; (8007834 <Periodic_Update_BreathingLights+0x34>)
	{
		LED1_Pulsewidth++;
 8007802:	4a0d      	ldr	r2, [pc, #52]	; (8007838 <Periodic_Update_BreathingLights+0x38>)
	if (LED1_DirInc == 0) //
 8007804:	7808      	ldrb	r0, [r1, #0]
		LED1_Pulsewidth++;
 8007806:	8813      	ldrh	r3, [r2, #0]
	if (LED1_DirInc == 0) //
 8007808:	b968      	cbnz	r0, 8007826 <Periodic_Update_BreathingLights+0x26>
		LED1_Pulsewidth++;
 800780a:	3301      	adds	r3, #1
 800780c:	b29b      	uxth	r3, r3
		if (LED1_Pulsewidth >= 999)
 800780e:	f240 30e6 	movw	r0, #998	; 0x3e6
 8007812:	4283      	cmp	r3, r0
		LED1_Pulsewidth++;
 8007814:	8013      	strh	r3, [r2, #0]
		if (LED1_Pulsewidth >= 999)
 8007816:	d901      	bls.n	800781c <Periodic_Update_BreathingLights+0x1c>
		{
			LED1_DirInc = 1; //
 8007818:	2301      	movs	r3, #1
	else
	{
		LED1_Pulsewidth--;
		if (LED1_Pulsewidth <= 1)
		{
			LED1_DirInc = 0; //
 800781a:	700b      	strb	r3, [r1, #0]
		}
	}

	__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, LED1_Pulsewidth); //CCR
 800781c:	4b07      	ldr	r3, [pc, #28]	; (800783c <Periodic_Update_BreathingLights+0x3c>)
 800781e:	8812      	ldrh	r2, [r2, #0]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	635a      	str	r2, [r3, #52]	; 0x34
}
 8007824:	4770      	bx	lr
		LED1_Pulsewidth--;
 8007826:	3b01      	subs	r3, #1
 8007828:	b29b      	uxth	r3, r3
		if (LED1_Pulsewidth <= 1)
 800782a:	2b01      	cmp	r3, #1
		LED1_Pulsewidth--;
 800782c:	8013      	strh	r3, [r2, #0]
		if (LED1_Pulsewidth <= 1)
 800782e:	d8f5      	bhi.n	800781c <Periodic_Update_BreathingLights+0x1c>
			LED1_DirInc = 0; //
 8007830:	2300      	movs	r3, #0
 8007832:	e7f2      	b.n	800781a <Periodic_Update_BreathingLights+0x1a>
 8007834:	20001dec 	.word	0x20001dec
 8007838:	20001dee 	.word	0x20001dee
 800783c:	20000e48 	.word	0x20000e48

08007840 <SPI_WriteByte>:
 * @param    TxData 
 * @param    size   
 * @return  0:,:
 */
uint8_t SPI_WriteByte(uint8_t *TxData, uint16_t size)
{
 8007840:	460a      	mov	r2, r1
	return HAL_SPI_Transmit(LCD_SPI, TxData, size, 1000);
 8007842:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007846:	4601      	mov	r1, r0
 8007848:	4801      	ldr	r0, [pc, #4]	; (8007850 <SPI_WriteByte+0x10>)
 800784a:	f7fc bd3b 	b.w	80042c4 <HAL_SPI_Transmit>
 800784e:	bf00      	nop
 8007850:	20000d5c 	.word	0x20000d5c

08007854 <LCD_Write_Data>:
 * @brief   LCD
 * @param   dat  
 * @return  none
 */
static void LCD_Write_Data(uint8_t dat)
{
 8007854:	b507      	push	{r0, r1, r2, lr}
	LCD_WR_RS(1);
 8007856:	2201      	movs	r2, #1
{
 8007858:	f88d 0007 	strb.w	r0, [sp, #7]
	LCD_WR_RS(1);
 800785c:	2140      	movs	r1, #64	; 0x40
 800785e:	4805      	ldr	r0, [pc, #20]	; (8007874 <LCD_Write_Data+0x20>)
 8007860:	f7fb fbf8 	bl	8003054 <HAL_GPIO_WritePin>
	SPI_WriteByte(&dat, 1);
 8007864:	2101      	movs	r1, #1
 8007866:	f10d 0007 	add.w	r0, sp, #7
 800786a:	f7ff ffe9 	bl	8007840 <SPI_WriteByte>
}
 800786e:	b003      	add	sp, #12
 8007870:	f85d fb04 	ldr.w	pc, [sp], #4
 8007874:	40021800 	.word	0x40021800

08007878 <LCD_Write_Cmd>:
{
 8007878:	b507      	push	{r0, r1, r2, lr}
	LCD_WR_RS(0);
 800787a:	2200      	movs	r2, #0
{
 800787c:	f88d 0007 	strb.w	r0, [sp, #7]
	LCD_WR_RS(0);
 8007880:	2140      	movs	r1, #64	; 0x40
 8007882:	4805      	ldr	r0, [pc, #20]	; (8007898 <LCD_Write_Cmd+0x20>)
 8007884:	f7fb fbe6 	bl	8003054 <HAL_GPIO_WritePin>
	SPI_WriteByte(&cmd, 1);
 8007888:	2101      	movs	r1, #1
 800788a:	f10d 0007 	add.w	r0, sp, #7
 800788e:	f7ff ffd7 	bl	8007840 <SPI_WriteByte>
}
 8007892:	b003      	add	sp, #12
 8007894:	f85d fb04 	ldr.w	pc, [sp], #4
 8007898:	40021800 	.word	0x40021800

0800789c <SPI_WriteByte_DMA>:
{
 800789c:	460a      	mov	r2, r1
	HAL_SPI_Transmit_DMA(LCD_SPI, TxData, size);
 800789e:	4601      	mov	r1, r0
 80078a0:	4801      	ldr	r0, [pc, #4]	; (80078a8 <SPI_WriteByte_DMA+0xc>)
 80078a2:	f7fc bdbd 	b.w	8004420 <HAL_SPI_Transmit_DMA>
 80078a6:	bf00      	nop
 80078a8:	20000d5c 	.word	0x20000d5c

080078ac <LCD_Write_2Bytes>:
 * @brief  16LCD
 * @param   dat  16bit
 * @return  none
 */
void LCD_Write_2Bytes(const uint16_t dat)
{
 80078ac:	b510      	push	{r4, lr}
 80078ae:	4604      	mov	r4, r0
	uint8_t data[2] = { 0 };

	data[0] = dat >> 8;
	LCD_Write_Data(data[0]);
 80078b0:	0a00      	lsrs	r0, r0, #8
 80078b2:	f7ff ffcf 	bl	8007854 <LCD_Write_Data>
	data[1] = dat;
	LCD_Write_Data(data[1]);
 80078b6:	b2e0      	uxtb	r0, r4

	//SPI_WriteByte((uint8_t*) data, 2);
}
 80078b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD_Write_Data(data[1]);
 80078bc:	f7ff bfca 	b.w	8007854 <LCD_Write_Data>

080078c0 <LCD_Address_Set>:
 * @param   x1,y1    
 * @param   x2,y2    
 * @return  none
 */
void LCD_Address_Set(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 80078c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078c2:	4607      	mov	r7, r0
	/* X */
	LCD_Write_Cmd(0x2a);
 80078c4:	202a      	movs	r0, #42	; 0x2a
{
 80078c6:	460d      	mov	r5, r1
 80078c8:	4616      	mov	r6, r2
 80078ca:	461c      	mov	r4, r3
	LCD_Write_Cmd(0x2a);
 80078cc:	f7ff ffd4 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(x1 >> 8);
 80078d0:	0a38      	lsrs	r0, r7, #8
 80078d2:	f7ff ffbf 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(x1);
 80078d6:	b2f8      	uxtb	r0, r7
 80078d8:	f7ff ffbc 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(x2 >> 8);
 80078dc:	0a30      	lsrs	r0, r6, #8
 80078de:	f7ff ffb9 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(x2);
 80078e2:	b2f0      	uxtb	r0, r6
 80078e4:	f7ff ffb6 	bl	8007854 <LCD_Write_Data>

	/* Y */
	LCD_Write_Cmd(0x2b);
 80078e8:	202b      	movs	r0, #43	; 0x2b
 80078ea:	f7ff ffc5 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(y1 >> 8);
 80078ee:	0a28      	lsrs	r0, r5, #8
 80078f0:	f7ff ffb0 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(y1);
 80078f4:	b2e8      	uxtb	r0, r5
 80078f6:	f7ff ffad 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(y2 >> 8);
 80078fa:	0a20      	lsrs	r0, r4, #8
 80078fc:	f7ff ffaa 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(y2);
 8007900:	b2e0      	uxtb	r0, r4
 8007902:	f7ff ffa7 	bl	8007854 <LCD_Write_Data>

	/* LCD */
	LCD_Write_Cmd(0x2C);
}
 8007906:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	LCD_Write_Cmd(0x2C);
 800790a:	202c      	movs	r0, #44	; 0x2c
 800790c:	f7ff bfb4 	b.w	8007878 <LCD_Write_Cmd>

08007910 <LCD_Clear>:
 * @brief   LCD
 * @param   color  (16bit)
 * @return  none
 */
void LCD_Clear(uint16_t color)
{
 8007910:	b538      	push	{r3, r4, r5, lr}
 8007912:	4b11      	ldr	r3, [pc, #68]	; (8007958 <LCD_Clear+0x48>)
	uint16_t i, j;
	uint8_t data[2] = { 0 };  //color16bit

	/* 16bitcolor */
	data[0] = color >> 8;
 8007914:	0a01      	lsrs	r1, r0, #8
	data[1] = color;
 8007916:	2200      	movs	r2, #0
 8007918:	b2c0      	uxtb	r0, r0

	/*  */
	for (j = 0; j < LCD_Buf_Size / 2; j++)
 800791a:	3201      	adds	r2, #1
 800791c:	f5b2 7f10 	cmp.w	r2, #576	; 0x240
	{
		lcd_buf[j * 2] = data[0];
 8007920:	7019      	strb	r1, [r3, #0]
		lcd_buf[j * 2 + 1] = data[1];
 8007922:	7058      	strb	r0, [r3, #1]
	for (j = 0; j < LCD_Buf_Size / 2; j++)
 8007924:	f103 0302 	add.w	r3, r3, #2
 8007928:	d1f7      	bne.n	800791a <LCD_Clear+0xa>
	}
	/*  */
	LCD_Address_Set(0, 0, LCD_Width - 1, LCD_Height - 1);
 800792a:	23ef      	movs	r3, #239	; 0xef
 800792c:	2100      	movs	r1, #0
 800792e:	461a      	mov	r2, r3
 8007930:	4608      	mov	r0, r1
 8007932:	f7ff ffc5 	bl	80078c0 <LCD_Address_Set>
	/*  */
	LCD_WR_RS(1);
 8007936:	4809      	ldr	r0, [pc, #36]	; (800795c <LCD_Clear+0x4c>)
	/*  */
	for (i = 0; i < (LCD_TOTAL_BUF_SIZE / LCD_Buf_Size); i++)
	{
		SPI_WriteByte(lcd_buf, (uint16_t) LCD_Buf_Size);
 8007938:	4d07      	ldr	r5, [pc, #28]	; (8007958 <LCD_Clear+0x48>)
	LCD_WR_RS(1);
 800793a:	2201      	movs	r2, #1
 800793c:	2140      	movs	r1, #64	; 0x40
 800793e:	f7fb fb89 	bl	8003054 <HAL_GPIO_WritePin>
 8007942:	2464      	movs	r4, #100	; 0x64
	for (i = 0; i < (LCD_TOTAL_BUF_SIZE / LCD_Buf_Size); i++)
 8007944:	3c01      	subs	r4, #1
		SPI_WriteByte(lcd_buf, (uint16_t) LCD_Buf_Size);
 8007946:	f44f 6190 	mov.w	r1, #1152	; 0x480
 800794a:	4628      	mov	r0, r5
	for (i = 0; i < (LCD_TOTAL_BUF_SIZE / LCD_Buf_Size); i++)
 800794c:	b2a4      	uxth	r4, r4
		SPI_WriteByte(lcd_buf, (uint16_t) LCD_Buf_Size);
 800794e:	f7ff ff77 	bl	8007840 <SPI_WriteByte>
	for (i = 0; i < (LCD_TOTAL_BUF_SIZE / LCD_Buf_Size); i++)
 8007952:	2c00      	cmp	r4, #0
 8007954:	d1f6      	bne.n	8007944 <LCD_Clear+0x34>
	}
}
 8007956:	bd38      	pop	{r3, r4, r5, pc}
 8007958:	20001df2 	.word	0x20001df2
 800795c:	40021800 	.word	0x40021800

08007960 <LCD_Init>:
 * @brief   LCD
 * @param   none
 * @return  none
 */
void LCD_Init(void)
{
 8007960:	b510      	push	{r4, lr}
	/* LCD */
	/* LCD */
	LCD_PWR(0);
 8007962:	4c6c      	ldr	r4, [pc, #432]	; (8007b14 <LCD_Init+0x1b4>)
 8007964:	2200      	movs	r2, #0
 8007966:	4620      	mov	r0, r4
 8007968:	2110      	movs	r1, #16
 800796a:	f7fb fb73 	bl	8003054 <HAL_GPIO_WritePin>
	LCD_RST(0);
 800796e:	2200      	movs	r2, #0
 8007970:	2120      	movs	r1, #32
 8007972:	4620      	mov	r0, r4
 8007974:	f7fb fb6e 	bl	8003054 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8007978:	2064      	movs	r0, #100	; 0x64
 800797a:	f7fa fe19 	bl	80025b0 <HAL_Delay>
	LCD_RST(1);
 800797e:	2201      	movs	r2, #1
 8007980:	2120      	movs	r1, #32
 8007982:	4620      	mov	r0, r4
 8007984:	f7fb fb66 	bl	8003054 <HAL_GPIO_WritePin>

	HAL_Delay(120);
 8007988:	2078      	movs	r0, #120	; 0x78
 800798a:	f7fa fe11 	bl	80025b0 <HAL_Delay>

	/*  */
	LCD_Write_Cmd(0x11);
 800798e:	2011      	movs	r0, #17
 8007990:	f7ff ff72 	bl	8007878 <LCD_Write_Cmd>
	HAL_Delay(120);
 8007994:	2078      	movs	r0, #120	; 0x78
 8007996:	f7fa fe0b 	bl	80025b0 <HAL_Delay>

	/*  */
	LCD_Write_Cmd(0x36);
 800799a:	2036      	movs	r0, #54	; 0x36
 800799c:	f7ff ff6c 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0x00);
 80079a0:	2000      	movs	r0, #0
 80079a2:	f7ff ff57 	bl	8007854 <LCD_Write_Data>
	/* RGB 5-6-5-bit  */
	LCD_Write_Cmd(0x3A);
 80079a6:	203a      	movs	r0, #58	; 0x3a
 80079a8:	f7ff ff66 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0x65);
 80079ac:	2065      	movs	r0, #101	; 0x65
 80079ae:	f7ff ff51 	bl	8007854 <LCD_Write_Data>
	/* porch  */
	LCD_Write_Cmd(0xB2);
 80079b2:	20b2      	movs	r0, #178	; 0xb2
 80079b4:	f7ff ff60 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0x0C);
 80079b8:	200c      	movs	r0, #12
 80079ba:	f7ff ff4b 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x0C);
 80079be:	200c      	movs	r0, #12
 80079c0:	f7ff ff48 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x00);
 80079c4:	2000      	movs	r0, #0
 80079c6:	f7ff ff45 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x33);
 80079ca:	2033      	movs	r0, #51	; 0x33
 80079cc:	f7ff ff42 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x33);
 80079d0:	2033      	movs	r0, #51	; 0x33
 80079d2:	f7ff ff3f 	bl	8007854 <LCD_Write_Data>
	/* VGH */
	LCD_Write_Cmd(0xB7);
 80079d6:	20b7      	movs	r0, #183	; 0xb7
 80079d8:	f7ff ff4e 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0x72);
 80079dc:	2072      	movs	r0, #114	; 0x72
 80079de:	f7ff ff39 	bl	8007854 <LCD_Write_Data>
	/* VCOM  */
	LCD_Write_Cmd(0xBB);
 80079e2:	20bb      	movs	r0, #187	; 0xbb
 80079e4:	f7ff ff48 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0x3D);
 80079e8:	203d      	movs	r0, #61	; 0x3d
 80079ea:	f7ff ff33 	bl	8007854 <LCD_Write_Data>
	/* LCM  */
	LCD_Write_Cmd(0xC0);
 80079ee:	20c0      	movs	r0, #192	; 0xc0
 80079f0:	f7ff ff42 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0x2C);
 80079f4:	202c      	movs	r0, #44	; 0x2c
 80079f6:	f7ff ff2d 	bl	8007854 <LCD_Write_Data>
	/* VDV and VRH  */
	LCD_Write_Cmd(0xC2);
 80079fa:	20c2      	movs	r0, #194	; 0xc2
 80079fc:	f7ff ff3c 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0x01);
 8007a00:	2001      	movs	r0, #1
 8007a02:	f7ff ff27 	bl	8007854 <LCD_Write_Data>
	/* VRH  */
	LCD_Write_Cmd(0xC3);
 8007a06:	20c3      	movs	r0, #195	; 0xc3
 8007a08:	f7ff ff36 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0x19);
 8007a0c:	2019      	movs	r0, #25
 8007a0e:	f7ff ff21 	bl	8007854 <LCD_Write_Data>
	/* VDV  */
	LCD_Write_Cmd(0xC4);
 8007a12:	20c4      	movs	r0, #196	; 0xc4
 8007a14:	f7ff ff30 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0x20);
 8007a18:	2020      	movs	r0, #32
 8007a1a:	f7ff ff1b 	bl	8007854 <LCD_Write_Data>
	/*  60Mhz */
	LCD_Write_Cmd(0xC6);
 8007a1e:	20c6      	movs	r0, #198	; 0xc6
 8007a20:	f7ff ff2a 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0x0F);
 8007a24:	200f      	movs	r0, #15
 8007a26:	f7ff ff15 	bl	8007854 <LCD_Write_Data>
	/*  */
	LCD_Write_Cmd(0xD0);
 8007a2a:	20d0      	movs	r0, #208	; 0xd0
 8007a2c:	f7ff ff24 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0xA4);
 8007a30:	20a4      	movs	r0, #164	; 0xa4
 8007a32:	f7ff ff0f 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0xA1);
 8007a36:	20a1      	movs	r0, #161	; 0xa1
 8007a38:	f7ff ff0c 	bl	8007854 <LCD_Write_Data>
	/*  */
	LCD_Write_Cmd(0xE0);
 8007a3c:	20e0      	movs	r0, #224	; 0xe0
 8007a3e:	f7ff ff1b 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0xD0);
 8007a42:	20d0      	movs	r0, #208	; 0xd0
 8007a44:	f7ff ff06 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x04);
 8007a48:	2004      	movs	r0, #4
 8007a4a:	f7ff ff03 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x0D);
 8007a4e:	200d      	movs	r0, #13
 8007a50:	f7ff ff00 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x11);
 8007a54:	2011      	movs	r0, #17
 8007a56:	f7ff fefd 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x13);
 8007a5a:	2013      	movs	r0, #19
 8007a5c:	f7ff fefa 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x2B);
 8007a60:	202b      	movs	r0, #43	; 0x2b
 8007a62:	f7ff fef7 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x3F);
 8007a66:	203f      	movs	r0, #63	; 0x3f
 8007a68:	f7ff fef4 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x54);
 8007a6c:	2054      	movs	r0, #84	; 0x54
 8007a6e:	f7ff fef1 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x4C);
 8007a72:	204c      	movs	r0, #76	; 0x4c
 8007a74:	f7ff feee 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x18);
 8007a78:	2018      	movs	r0, #24
 8007a7a:	f7ff feeb 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x0D);
 8007a7e:	200d      	movs	r0, #13
 8007a80:	f7ff fee8 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x0B);
 8007a84:	200b      	movs	r0, #11
 8007a86:	f7ff fee5 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x1F);
 8007a8a:	201f      	movs	r0, #31
 8007a8c:	f7ff fee2 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x23);
 8007a90:	2023      	movs	r0, #35	; 0x23
 8007a92:	f7ff fedf 	bl	8007854 <LCD_Write_Data>
	/*  */
	LCD_Write_Cmd(0xE1);
 8007a96:	20e1      	movs	r0, #225	; 0xe1
 8007a98:	f7ff feee 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Data(0xD0);
 8007a9c:	20d0      	movs	r0, #208	; 0xd0
 8007a9e:	f7ff fed9 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x04);
 8007aa2:	2004      	movs	r0, #4
 8007aa4:	f7ff fed6 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x0C);
 8007aa8:	200c      	movs	r0, #12
 8007aaa:	f7ff fed3 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x11);
 8007aae:	2011      	movs	r0, #17
 8007ab0:	f7ff fed0 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x13);
 8007ab4:	2013      	movs	r0, #19
 8007ab6:	f7ff fecd 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x2C);
 8007aba:	202c      	movs	r0, #44	; 0x2c
 8007abc:	f7ff feca 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x3F);
 8007ac0:	203f      	movs	r0, #63	; 0x3f
 8007ac2:	f7ff fec7 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x44);
 8007ac6:	2044      	movs	r0, #68	; 0x44
 8007ac8:	f7ff fec4 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x51);
 8007acc:	2051      	movs	r0, #81	; 0x51
 8007ace:	f7ff fec1 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x2F);
 8007ad2:	202f      	movs	r0, #47	; 0x2f
 8007ad4:	f7ff febe 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x1F);
 8007ad8:	201f      	movs	r0, #31
 8007ada:	f7ff febb 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x1F);
 8007ade:	201f      	movs	r0, #31
 8007ae0:	f7ff feb8 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x20);
 8007ae4:	2020      	movs	r0, #32
 8007ae6:	f7ff feb5 	bl	8007854 <LCD_Write_Data>
	LCD_Write_Data(0x23);
 8007aea:	2023      	movs	r0, #35	; 0x23
 8007aec:	f7ff feb2 	bl	8007854 <LCD_Write_Data>
	/*  */
	LCD_Write_Cmd(0x21);
 8007af0:	2021      	movs	r0, #33	; 0x21
 8007af2:	f7ff fec1 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Cmd(0x29);
 8007af6:	2029      	movs	r0, #41	; 0x29
 8007af8:	f7ff febe 	bl	8007878 <LCD_Write_Cmd>

	/*  */
	LCD_Clear(WHITE);
 8007afc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007b00:	f7ff ff06 	bl	8007910 <LCD_Clear>

	/**/
	LCD_PWR(1);
 8007b04:	4620      	mov	r0, r4
 8007b06:	2201      	movs	r2, #1
}
 8007b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD_PWR(1);
 8007b0c:	2110      	movs	r1, #16
 8007b0e:	f7fb baa1 	b.w	8003054 <HAL_GPIO_WritePin>
 8007b12:	bf00      	nop
 8007b14:	40021800 	.word	0x40021800

08007b18 <LCD_ShowChar>:
 * @param   size	(16/24/32)
 * @return  none
 * @note		font.h
 */
void LCD_ShowChar(uint16_t x, uint16_t y, char ch, uint16_t back_color, uint16_t font_color, uint8_t font_size)
{
 8007b18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b1c:	f89d 7034 	ldrb.w	r7, [sp, #52]	; 0x34
 8007b20:	f8bd 6030 	ldrh.w	r6, [sp, #48]	; 0x30
	uint8_t temp = 0;
	uint8_t size = 0;
	uint8_t t = 0;

	/*  */
	if ((x > (LCD_Width - font_size / 2)) || (y > (LCD_Height - font_size)))
 8007b24:	ea4f 0857 	mov.w	r8, r7, lsr #1
{
 8007b28:	461d      	mov	r5, r3
	if ((x > (LCD_Width - font_size / 2)) || (y > (LCD_Height - font_size)))
 8007b2a:	f1c8 03f0 	rsb	r3, r8, #240	; 0xf0
 8007b2e:	4298      	cmp	r0, r3
{
 8007b30:	468e      	mov	lr, r1
 8007b32:	4614      	mov	r4, r2
	if ((x > (LCD_Width - font_size / 2)) || (y > (LCD_Height - font_size)))
 8007b34:	dc28      	bgt.n	8007b88 <LCD_ShowChar+0x70>
 8007b36:	f1c7 03f0 	rsb	r3, r7, #240	; 0xf0
 8007b3a:	4299      	cmp	r1, r3
 8007b3c:	dc24      	bgt.n	8007b88 <LCD_ShowChar+0x70>
		return;

	/*  */
	LCD_Address_Set(x, y, x + font_size / 2 - 1, y + font_size - 1);
 8007b3e:	1e4b      	subs	r3, r1, #1
 8007b40:	1e42      	subs	r2, r0, #1
 8007b42:	443b      	add	r3, r7
 8007b44:	4442      	add	r2, r8
 8007b46:	b292      	uxth	r2, r2
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	f7ff feb9 	bl	80078c0 <LCD_Address_Set>

	/* */
	uint8_t charIndex = ch - ' ';
 8007b4e:	f1a4 0220 	sub.w	r2, r4, #32

	/* 16/32 */
	if ((font_size == 16) || (font_size == 32))
 8007b52:	2f10      	cmp	r7, #16
	uint8_t charIndex = ch - ' ';
 8007b54:	b2d2      	uxtb	r2, r2
	if ((font_size == 16) || (font_size == 32))
 8007b56:	d001      	beq.n	8007b5c <LCD_ShowChar+0x44>
 8007b58:	2f20      	cmp	r7, #32
 8007b5a:	d134      	bne.n	8007bc6 <LCD_ShowChar+0xae>
	{
		/*  */
		size = (font_size / 8 + ((font_size % 8) ? 1 : 0)) * (font_size / 2);
 8007b5c:	f017 0307 	ands.w	r3, r7, #7
 8007b60:	bf18      	it	ne
 8007b62:	2301      	movne	r3, #1
 8007b64:	eb03 03d7 	add.w	r3, r3, r7, lsr #3
 8007b68:	4c37      	ldr	r4, [pc, #220]	; (8007c48 <LCD_ShowChar+0x130>)
 8007b6a:	fb13 f808 	smulbb	r8, r3, r8
 8007b6e:	4b37      	ldr	r3, [pc, #220]	; (8007c4c <LCD_ShowChar+0x134>)
 8007b70:	ebc2 1a02 	rsb	sl, r2, r2, lsl #4
 8007b74:	eb03 0a8a 	add.w	sl, r3, sl, lsl #2
 8007b78:	eb04 1302 	add.w	r3, r4, r2, lsl #4
 8007b7c:	fa5f f888 	uxtb.w	r8, r8

		for (i = 0; i < size; i++)
 8007b80:	9301      	str	r3, [sp, #4]
 8007b82:	2400      	movs	r4, #0
 8007b84:	45a0      	cmp	r8, r4
 8007b86:	d802      	bhi.n	8007b8e <LCD_ShowChar+0x76>
		}
	}
	/*  */
	else
		return;
}
 8007b88:	b003      	add	sp, #12
 8007b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (font_size == 16)
 8007b8e:	2f10      	cmp	r7, #16
 8007b90:	d114      	bne.n	8007bbc <LCD_ShowChar+0xa4>
				temp = F16X8[charIndex][i];	//1608
 8007b92:	9b01      	ldr	r3, [sp, #4]
 8007b94:	f813 9004 	ldrb.w	r9, [r3, r4]
{
 8007b98:	f04f 0b08 	mov.w	fp, #8
				if (temp & 0x80)
 8007b9c:	f019 0f80 	tst.w	r9, #128	; 0x80
					LCD_Write_2Bytes(font_color);
 8007ba0:	bf14      	ite	ne
 8007ba2:	4630      	movne	r0, r6
					LCD_Write_2Bytes(back_color);
 8007ba4:	4628      	moveq	r0, r5
 8007ba6:	f7ff fe81 	bl	80078ac <LCD_Write_2Bytes>
				temp <<= 1;
 8007baa:	ea4f 0949 	mov.w	r9, r9, lsl #1
			for (j = 0; j < 8; j++)
 8007bae:	f1bb 0b01 	subs.w	fp, fp, #1
				temp <<= 1;
 8007bb2:	fa5f f989 	uxtb.w	r9, r9
			for (j = 0; j < 8; j++)
 8007bb6:	d1f1      	bne.n	8007b9c <LCD_ShowChar+0x84>
		for (i = 0; i < size; i++)
 8007bb8:	3401      	adds	r4, #1
 8007bba:	e7e3      	b.n	8007b84 <LCD_ShowChar+0x6c>
			else if (font_size == 32)
 8007bbc:	2f20      	cmp	r7, #32
 8007bbe:	d1e3      	bne.n	8007b88 <LCD_ShowChar+0x70>
				temp = F32X16[charIndex][i];	//3216
 8007bc0:	f81a 9004 	ldrb.w	r9, [sl, r4]
 8007bc4:	e7e8      	b.n	8007b98 <LCD_ShowChar+0x80>
	else if (font_size == 12)
 8007bc6:	2f0c      	cmp	r7, #12
 8007bc8:	d11b      	bne.n	8007c02 <LCD_ShowChar+0xea>
 8007bca:	4f21      	ldr	r7, [pc, #132]	; (8007c50 <LCD_ShowChar+0x138>)
 8007bcc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8007bd0:	eb07 0782 	add.w	r7, r7, r2, lsl #2
		for (i = 0; i < size; i++)
 8007bd4:	f04f 0800 	mov.w	r8, #0
			temp = F12X6[charIndex][i];
 8007bd8:	f817 4b01 	ldrb.w	r4, [r7], #1
 8007bdc:	f04f 0906 	mov.w	r9, #6
				if (temp & 0x80)
 8007be0:	0622      	lsls	r2, r4, #24
					LCD_Write_2Bytes(font_color);
 8007be2:	bf4c      	ite	mi
 8007be4:	4630      	movmi	r0, r6
					LCD_Write_2Bytes(back_color);
 8007be6:	4628      	movpl	r0, r5
 8007be8:	f7ff fe60 	bl	80078ac <LCD_Write_2Bytes>
				temp <<= 1;
 8007bec:	0064      	lsls	r4, r4, #1
			for (j = 0; j < 6; j++)
 8007bee:	f1b9 0901 	subs.w	r9, r9, #1
				temp <<= 1;
 8007bf2:	b2e4      	uxtb	r4, r4
			for (j = 0; j < 6; j++)
 8007bf4:	d1f4      	bne.n	8007be0 <LCD_ShowChar+0xc8>
		for (i = 0; i < size; i++)
 8007bf6:	f108 0801 	add.w	r8, r8, #1
 8007bfa:	f1b8 0f0c 	cmp.w	r8, #12
 8007bfe:	d1eb      	bne.n	8007bd8 <LCD_ShowChar+0xc0>
 8007c00:	e7c2      	b.n	8007b88 <LCD_ShowChar+0x70>
	else if (font_size == 24)
 8007c02:	2f18      	cmp	r7, #24
 8007c04:	d1c0      	bne.n	8007b88 <LCD_ShowChar+0x70>
 8007c06:	4b13      	ldr	r3, [pc, #76]	; (8007c54 <LCD_ShowChar+0x13c>)
 8007c08:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8007c0c:	eb03 1802 	add.w	r8, r3, r2, lsl #4
		for (i = 0; i < size; i++)
 8007c10:	2700      	movs	r7, #0
				t = 4;
 8007c12:	f017 0f01 	tst.w	r7, #1
			temp = F24X12[charIndex][i];
 8007c16:	f818 4b01 	ldrb.w	r4, [r8], #1
				t = 4;
 8007c1a:	bf0c      	ite	eq
 8007c1c:	f04f 0a08 	moveq.w	sl, #8
 8007c20:	f04f 0a04 	movne.w	sl, #4
			for (j = 0; j < t; j++)
 8007c24:	f04f 0900 	mov.w	r9, #0
				if (temp & 0x80)
 8007c28:	0623      	lsls	r3, r4, #24
					LCD_Write_2Bytes(font_color);
 8007c2a:	bf4c      	ite	mi
 8007c2c:	4630      	movmi	r0, r6
					LCD_Write_2Bytes(back_color);
 8007c2e:	4628      	movpl	r0, r5
			for (j = 0; j < t; j++)
 8007c30:	f109 0901 	add.w	r9, r9, #1
					LCD_Write_2Bytes(back_color);
 8007c34:	f7ff fe3a 	bl	80078ac <LCD_Write_2Bytes>
				temp <<= 1;
 8007c38:	0064      	lsls	r4, r4, #1
			for (j = 0; j < t; j++)
 8007c3a:	45ca      	cmp	sl, r9
				temp <<= 1;
 8007c3c:	b2e4      	uxtb	r4, r4
			for (j = 0; j < t; j++)
 8007c3e:	d8f3      	bhi.n	8007c28 <LCD_ShowChar+0x110>
		for (i = 0; i < size; i++)
 8007c40:	3701      	adds	r7, #1
 8007c42:	2f30      	cmp	r7, #48	; 0x30
 8007c44:	d1e5      	bne.n	8007c12 <LCD_ShowChar+0xfa>
 8007c46:	e79f      	b.n	8007b88 <LCD_ShowChar+0x70>
 8007c48:	0800d529 	.word	0x0800d529
 8007c4c:	0800ece9 	.word	0x0800ece9
 8007c50:	0800d0b5 	.word	0x0800d0b5
 8007c54:	0800db19 	.word	0x0800db19

08007c58 <LCD_ShowCharStr>:
 * @return  none
 * @note		1. font.h
 * 					2. width
 */
void LCD_ShowCharStr(uint16_t x, uint16_t y, uint8_t max_width, char *str, uint16_t back_color, uint16_t font_color, uint8_t font_size)
{
 8007c58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c5c:	f89d 7038 	ldrb.w	r7, [sp, #56]	; 0x38
 8007c60:	f8bd a030 	ldrh.w	sl, [sp, #48]	; 0x30
 8007c64:	f8bd 9034 	ldrh.w	r9, [sp, #52]	; 0x34

	max_width += x;
 8007c68:	4402      	add	r2, r0
{
 8007c6a:	4604      	mov	r4, r0
 8007c6c:	468b      	mov	fp, r1
			//x
			break;
		}

		LCD_ShowChar(x, y, *str, back_color, font_color, font_size);
		x += font_size / 2;
 8007c6e:	ea4f 0857 	mov.w	r8, r7, lsr #1
 8007c72:	1e5e      	subs	r6, r3, #1
		if (x >= max_width)
 8007c74:	b2d5      	uxtb	r5, r2
	while ((*str <= '~') && (*str >= ' '))	//
 8007c76:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8007c7a:	f1a2 0320 	sub.w	r3, r2, #32
 8007c7e:	2b5e      	cmp	r3, #94	; 0x5e
 8007c80:	d902      	bls.n	8007c88 <LCD_ShowCharStr+0x30>
		str++;
	}
}
 8007c82:	b003      	add	sp, #12
 8007c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (x >= max_width)
 8007c88:	42a5      	cmp	r5, r4
 8007c8a:	d9fa      	bls.n	8007c82 <LCD_ShowCharStr+0x2a>
		LCD_ShowChar(x, y, *str, back_color, font_color, font_size);
 8007c8c:	4620      	mov	r0, r4
 8007c8e:	e9cd 9700 	strd	r9, r7, [sp]
 8007c92:	4653      	mov	r3, sl
 8007c94:	4659      	mov	r1, fp
		x += font_size / 2;
 8007c96:	4444      	add	r4, r8
		LCD_ShowChar(x, y, *str, back_color, font_color, font_size);
 8007c98:	f7ff ff3e 	bl	8007b18 <LCD_ShowChar>
		x += font_size / 2;
 8007c9c:	b2a4      	uxth	r4, r4
		str++;
 8007c9e:	e7ea      	b.n	8007c76 <LCD_ShowCharStr+0x1e>

08007ca0 <LCD_Show_Image>:
 * @param   p  
 * @note		Image2LcdC//16(RGB565)/		
 * @return  none
 */
void LCD_Show_Image(uint16_t x, uint16_t y, uint16_t width, uint16_t height, const uint8_t *p)
{
 8007ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t remain_size = img_size;									//
	uint8_t i = 0;
	uint8_t flag = 0;

	/*  */
	if (x + width > LCD_Width || y + height > LCD_Height)
 8007ca4:	1884      	adds	r4, r0, r2
 8007ca6:	2cf0      	cmp	r4, #240	; 0xf0
{
 8007ca8:	9d06      	ldr	r5, [sp, #24]
	if (x + width > LCD_Width || y + height > LCD_Height)
 8007caa:	dc27      	bgt.n	8007cfc <LCD_Show_Image+0x5c>
 8007cac:	18cc      	adds	r4, r1, r3
 8007cae:	2cf0      	cmp	r4, #240	; 0xf0
 8007cb0:	dc24      	bgt.n	8007cfc <LCD_Show_Image+0x5c>
	{
		return;
	}

	LCD_Address_Set(x, y, x + width - 1, y + height - 1);
 8007cb2:	1e4e      	subs	r6, r1, #1
 8007cb4:	1e47      	subs	r7, r0, #1
	uint32_t img_size = width * height * 2;		//
 8007cb6:	fb03 f402 	mul.w	r4, r3, r2
	LCD_Address_Set(x, y, x + width - 1, y + height - 1);
 8007cba:	4433      	add	r3, r6
 8007cbc:	443a      	add	r2, r7
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	b292      	uxth	r2, r2
 8007cc2:	f7ff fdfd 	bl	80078c0 <LCD_Address_Set>

	LCD_WR_RS(1);
 8007cc6:	4815      	ldr	r0, [pc, #84]	; (8007d1c <LCD_Show_Image+0x7c>)
 8007cc8:	2201      	movs	r2, #1
 8007cca:	2140      	movs	r1, #64	; 0x40
 8007ccc:	f7fb f9c2 	bl	8003054 <HAL_GPIO_WritePin>
	uint32_t img_size = width * height * 2;		//
 8007cd0:	0064      	lsls	r4, r4, #1

	/* SPI2^16 = 65536,240*240*2 = 115200 */
	for (i = 0; i <= img_size / SPI_DMA_Max_Length; i++)
 8007cd2:	ea4f 38d4 	mov.w	r8, r4, lsr #15
 8007cd6:	2600      	movs	r6, #0
 8007cd8:	f647 77ff 	movw	r7, #32767	; 0x7fff
		if (flag != 0)
		{
			// 
			delay_us(SPI_DMA_Delay_us);
		}
		if (remain_size / SPI_DMA_Max_Length >= 1)
 8007cdc:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8007ce0:	d312      	bcc.n	8007d08 <LCD_Show_Image+0x68>
		{
			SPI_WriteByte_DMA((uint8_t*) p, SPI_DMA_Max_Length - 1);
 8007ce2:	4628      	mov	r0, r5
 8007ce4:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8007ce8:	f7ff fdd8 	bl	800789c <SPI_WriteByte_DMA>
			p += SPI_DMA_Max_Length - 1;
			remain_size -= SPI_DMA_Max_Length - 1;
 8007cec:	f5a4 44ff 	sub.w	r4, r4, #32640	; 0x7f80
			p += SPI_DMA_Max_Length - 1;
 8007cf0:	443d      	add	r5, r7
			remain_size -= SPI_DMA_Max_Length - 1;
 8007cf2:	3c7f      	subs	r4, #127	; 0x7f
	for (i = 0; i <= img_size / SPI_DMA_Max_Length; i++)
 8007cf4:	3601      	adds	r6, #1
 8007cf6:	b2f6      	uxtb	r6, r6
 8007cf8:	4546      	cmp	r6, r8
 8007cfa:	d901      	bls.n	8007d00 <LCD_Show_Image+0x60>
			SPI_WriteByte_DMA((uint8_t*) p, remain_size % (SPI_DMA_Max_Length - 1));
		}

		flag = 1;
	}
}
 8007cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			delay_us(SPI_DMA_Delay_us);
 8007d00:	20b4      	movs	r0, #180	; 0xb4
 8007d02:	f7ff f809 	bl	8006d18 <delay_us>
 8007d06:	e7e9      	b.n	8007cdc <LCD_Show_Image+0x3c>
			SPI_WriteByte_DMA((uint8_t*) p, remain_size % (SPI_DMA_Max_Length - 1));
 8007d08:	fbb4 f1f7 	udiv	r1, r4, r7
 8007d0c:	ebc1 31c1 	rsb	r1, r1, r1, lsl #15
 8007d10:	1a61      	subs	r1, r4, r1
 8007d12:	b289      	uxth	r1, r1
 8007d14:	4628      	mov	r0, r5
 8007d16:	f7ff fdc1 	bl	800789c <SPI_WriteByte_DMA>
 8007d1a:	e7eb      	b.n	8007cf4 <LCD_Show_Image+0x54>
 8007d1c:	40021800 	.word	0x40021800

08007d20 <LCD_ShowStringLineX>:
uint16_t LCD_FontColor = WHITE;
uint16_t LCD_BackgroundColor = BLACK;

//
void LCD_ShowStringLineX(uint8_t line, char *chr, uint8_t size)
{
 8007d20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d22:	460b      	mov	r3, r1
	LCD_ShowCharStr(0, line * size, LCD_Width, chr, LCD_BackgroundColor, LCD_FontColor, size);
 8007d24:	9202      	str	r2, [sp, #8]
{
 8007d26:	4611      	mov	r1, r2
	LCD_ShowCharStr(0, line * size, LCD_Width, chr, LCD_BackgroundColor, LCD_FontColor, size);
 8007d28:	4a06      	ldr	r2, [pc, #24]	; (8007d44 <LCD_ShowStringLineX+0x24>)
 8007d2a:	8812      	ldrh	r2, [r2, #0]
 8007d2c:	9201      	str	r2, [sp, #4]
 8007d2e:	4a06      	ldr	r2, [pc, #24]	; (8007d48 <LCD_ShowStringLineX+0x28>)
 8007d30:	8812      	ldrh	r2, [r2, #0]
 8007d32:	9200      	str	r2, [sp, #0]
 8007d34:	4341      	muls	r1, r0
 8007d36:	22f0      	movs	r2, #240	; 0xf0
 8007d38:	2000      	movs	r0, #0
 8007d3a:	f7ff ff8d 	bl	8007c58 <LCD_ShowCharStr>
}
 8007d3e:	b005      	add	sp, #20
 8007d40:	f85d fb04 	ldr.w	pc, [sp], #4
 8007d44:	200000ec 	.word	0x200000ec
 8007d48:	20001df0 	.word	0x20001df0

08007d4c <LCD_Close>:
//	HAL_Delay(2000);
//	LCD_Clear(BLACK);
}

void LCD_Close()
{
 8007d4c:	b508      	push	{r3, lr}

	LCD_Write_Cmd(0x53);
 8007d4e:	2053      	movs	r0, #83	; 0x53
 8007d50:	f7ff fd92 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Cmd(0x28);
 8007d54:	2028      	movs	r0, #40	; 0x28
 8007d56:	f7ff fd8f 	bl	8007878 <LCD_Write_Cmd>
	LCD_Write_Cmd(0x10);
 8007d5a:	2010      	movs	r0, #16
 8007d5c:	f7ff fd8c 	bl	8007878 <LCD_Write_Cmd>
	LCD_PWR(0);
 8007d60:	4805      	ldr	r0, [pc, #20]	; (8007d78 <LCD_Close+0x2c>)
 8007d62:	2200      	movs	r2, #0
 8007d64:	2110      	movs	r1, #16
 8007d66:	f7fb f975 	bl	8003054 <HAL_GPIO_WritePin>
	LCD_RST(0);
}
 8007d6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	LCD_RST(0);
 8007d6e:	4802      	ldr	r0, [pc, #8]	; (8007d78 <LCD_Close+0x2c>)
 8007d70:	2200      	movs	r2, #0
 8007d72:	2120      	movs	r1, #32
 8007d74:	f7fb b96e 	b.w	8003054 <HAL_GPIO_WritePin>
 8007d78:	40021800 	.word	0x40021800

08007d7c <Screen_ShowStringLine>:
void Screen_ShowStringLine(uint8_t line, char *chr, uint8_t size)
{
#if defined USE_OLED
	OLED_ShowStringLine(line, chr);
#else
	LCD_ShowStringLineX(line, chr, size);
 8007d7c:	f7ff bfd0 	b.w	8007d20 <LCD_ShowStringLineX>

08007d80 <Screen_Clear>:
void Screen_Clear()
{
#if defined USE_OLED
	OLED_Clear();
#else
	LCD_Clear(BLACK);
 8007d80:	2000      	movs	r0, #0
 8007d82:	f7ff bdc5 	b.w	8007910 <LCD_Clear>

08007d86 <Screen_Close>:
void Screen_Close()
{
#if defined USE_OLED

#else
	LCD_Close();
 8007d86:	f7ff bfe1 	b.w	8007d4c <LCD_Close>
	...

08007d8c <Screen_ShowFileImage>:
#define  readRowNum 15
BYTE pColorData[960 * readRowNum]; /*  240 * 2 = 480 */
uint8_t ImageTransform_Buffer[480 * readRowNum];

void Screen_ShowFileImage(const char *fileName)
{
 8007d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d90:	4601      	mov	r1, r0

	BITMAPFILEHEADER bitHead;
	BITMAPINFOHEADER bitInfoHead;
	WORD fileType;
	unsigned int read_num;
	f_res = f_open(&file, fileName, FA_OPEN_EXISTING | FA_READ);
 8007d92:	2201      	movs	r2, #1
 8007d94:	484a      	ldr	r0, [pc, #296]	; (8007ec0 <Screen_ShowFileImage+0x134>)
{
 8007d96:	b092      	sub	sp, #72	; 0x48
	f_res = f_open(&file, fileName, FA_OPEN_EXISTING | FA_READ);
 8007d98:	f7fe fb5e 	bl	8006458 <f_open>
 8007d9c:	4b49      	ldr	r3, [pc, #292]	; (8007ec4 <Screen_ShowFileImage+0x138>)
 8007d9e:	4602      	mov	r2, r0
 8007da0:	7018      	strb	r0, [r3, #0]
	/*-------------------------------------------------------------------------------------------------------*/
	if (f_res == FR_OK)
 8007da2:	2800      	cmp	r0, #0
 8007da4:	f040 8083 	bne.w	8007eae <Screen_ShowFileImage+0x122>
	{
		//printfX("\r\n");

		/*   */
		f_read(&file, &fileType, sizeof(WORD), &read_num);
 8007da8:	ab04      	add	r3, sp, #16
 8007daa:	2202      	movs	r2, #2
 8007dac:	4844      	ldr	r0, [pc, #272]	; (8007ec0 <Screen_ShowFileImage+0x134>)
 8007dae:	f10d 010e 	add.w	r1, sp, #14
 8007db2:	f7fe fdad 	bl	8006910 <f_read>

		/* bmp "BM"*/
		if (fileType != 0x4d42)
 8007db6:	f8bd 200e 	ldrh.w	r2, [sp, #14]
 8007dba:	f644 5342 	movw	r3, #19778	; 0x4d42
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d006      	beq.n	8007dd0 <Screen_ShowFileImage+0x44>
		{
			printfX(" .bmp !\r\n");
 8007dc2:	4941      	ldr	r1, [pc, #260]	; (8007ec8 <Screen_ShowFileImage+0x13c>)
 8007dc4:	4841      	ldr	r0, [pc, #260]	; (8007ecc <Screen_ShowFileImage+0x140>)
 8007dc6:	f000 fff3 	bl	8008db0 <strcpy>
 8007dca:	4840      	ldr	r0, [pc, #256]	; (8007ecc <Screen_ShowFileImage+0x140>)
 8007dcc:	f000 f90c 	bl	8007fe8 <printf_Base>
		{
			//printfX(" .bmp \r\n");
		}

		/* BMP*/
		f_read(&file, &bitHead, sizeof(tagBITMAPFILEHEADER), &read_num);
 8007dd0:	ab04      	add	r3, sp, #16
 8007dd2:	220c      	movs	r2, #12
 8007dd4:	a905      	add	r1, sp, #20
 8007dd6:	483a      	ldr	r0, [pc, #232]	; (8007ec0 <Screen_ShowFileImage+0x134>)
 8007dd8:	f7fe fd9a 	bl	8006910 <f_read>
		//showBmpHead(&bitHead);

		/*  */
		f_read(&file, &bitInfoHead, sizeof(BITMAPINFOHEADER), &read_num);
 8007ddc:	4838      	ldr	r0, [pc, #224]	; (8007ec0 <Screen_ShowFileImage+0x134>)
 8007dde:	ab04      	add	r3, sp, #16
 8007de0:	2228      	movs	r2, #40	; 0x28
 8007de2:	a908      	add	r1, sp, #32
 8007de4:	f7fe fd94 	bl	8006910 <f_read>
	width = 240;
	height = 240;
	uint16_t temp = 0;
	int row, m;
	/* 32	*/
	l_width = WIDTHBYTES(width * bitInfoHead.biBitCount);
 8007de8:	f8bd 402e 	ldrh.w	r4, [sp, #46]	; 0x2e
 8007dec:	23f0      	movs	r3, #240	; 0xf0
 8007dee:	435c      	muls	r4, r3
 8007df0:	341f      	adds	r4, #31
 8007df2:	1164      	asrs	r4, r4, #5

	if (l_width > 720)
 8007df4:	2cb4      	cmp	r4, #180	; 0xb4
	l_width = WIDTHBYTES(width * bitInfoHead.biBitCount);
 8007df6:	ea4f 0284 	mov.w	r2, r4, lsl #2
	if (l_width > 720)
 8007dfa:	dd06      	ble.n	8007e0a <Screen_ShowFileImage+0x7e>
	{
		printfX("\n (%d) (<=240)\n", l_width);
 8007dfc:	4934      	ldr	r1, [pc, #208]	; (8007ed0 <Screen_ShowFileImage+0x144>)
 8007dfe:	4833      	ldr	r0, [pc, #204]	; (8007ecc <Screen_ShowFileImage+0x140>)
 8007e00:	f000 ffb6 	bl	8008d70 <siprintf>
 8007e04:	4831      	ldr	r0, [pc, #196]	; (8007ecc <Screen_ShowFileImage+0x140>)
 8007e06:	f000 f8ef 	bl	8007fe8 <printf_Base>
	for (i = 0; i < height / readRowNum; i++)
	{
		/*BMP*/
		f_lseek(&file, bitHead.bfOffBits + (height - (i + 1) * readRowNum) * l_width);
		/* bmppColorData */
		f_read(&file, pColorData, l_width * readRowNum, &read_num);
 8007e0a:	273c      	movs	r7, #60	; 0x3c
 8007e0c:	f06f 063b 	mvn.w	r6, #59	; 0x3b
 8007e10:	f44f 7361 	mov.w	r3, #900	; 0x384
		f_lseek(&file, bitHead.bfOffBits + (height - (i + 1) * readRowNum) * l_width);
 8007e14:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8007ec0 <Screen_ShowFileImage+0x134>
 8007e18:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8007edc <Screen_ShowFileImage+0x150>
		f_read(&file, pColorData, l_width * readRowNum, &read_num);
 8007e1c:	4367      	muls	r7, r4
 8007e1e:	4366      	muls	r6, r4
 8007e20:	2500      	movs	r5, #0
 8007e22:	435c      	muls	r4, r3
		f_lseek(&file, bitHead.bfOffBits + (height - (i + 1) * readRowNum) * l_width);
 8007e24:	9907      	ldr	r1, [sp, #28]
 8007e26:	4648      	mov	r0, r9
 8007e28:	4421      	add	r1, r4
 8007e2a:	f7fe fe0e 	bl	8006a4a <f_lseek>
		f_read(&file, pColorData, l_width * readRowNum, &read_num);
 8007e2e:	4929      	ldr	r1, [pc, #164]	; (8007ed4 <Screen_ShowFileImage+0x148>)
 8007e30:	ab04      	add	r3, sp, #16
 8007e32:	463a      	mov	r2, r7
 8007e34:	4648      	mov	r0, r9
 8007e36:	f7fe fd6b 	bl	8006910 <f_read>

		for (m = 0; m < readRowNum; m++)
 8007e3a:	f8df e098 	ldr.w	lr, [pc, #152]	; 8007ed4 <Screen_ShowFileImage+0x148>
		f_read(&file, pColorData, l_width * readRowNum, &read_num);
 8007e3e:	f44f 6c52 	mov.w	ip, #3360	; 0xd20
		{
			for (j = 0; j < width; j++) 											   //
 8007e42:	eb08 004c 	add.w	r0, r8, ip, lsl #1
		f_read(&file, pColorData, l_width * readRowNum, &read_num);
 8007e46:	4671      	mov	r1, lr
			for (j = 0; j < width; j++) 											   //
 8007e48:	2200      	movs	r2, #0
			{
				k = j * 3 + m * width * 3;																	 //K
				row = readRowNum - m - 1;
				temp = RGB24TORGB16(pColorData[k + 2], pColorData[k + 1], pColorData[k]);
 8007e4a:	788b      	ldrb	r3, [r1, #2]
 8007e4c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8007e50:	784b      	ldrb	r3, [r1, #1]
 8007e52:	089b      	lsrs	r3, r3, #2
 8007e54:	015b      	lsls	r3, r3, #5
 8007e56:	ea43 23ca 	orr.w	r3, r3, sl, lsl #11
 8007e5a:	f811 ab03 	ldrb.w	sl, [r1], #3
			for (j = 0; j < width; j++) 											   //
 8007e5e:	3201      	adds	r2, #1
				temp = RGB24TORGB16(pColorData[k + 2], pColorData[k + 1], pColorData[k]);
 8007e60:	ea43 0ada 	orr.w	sl, r3, sl, lsr #3
			for (j = 0; j < width; j++) 											   //
 8007e64:	2af0      	cmp	r2, #240	; 0xf0
				ImageTransform_Buffer[row * 480 + j * 2] = temp >> 8;
 8007e66:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8007e6a:	7003      	strb	r3, [r0, #0]
				ImageTransform_Buffer[row * 480 + j * 2 + 1] = temp;
 8007e6c:	f880 a001 	strb.w	sl, [r0, #1]
			for (j = 0; j < width; j++) 											   //
 8007e70:	f100 0002 	add.w	r0, r0, #2
 8007e74:	d1e9      	bne.n	8007e4a <Screen_ShowFileImage+0xbe>
		for (m = 0; m < readRowNum; m++)
 8007e76:	f1ac 0cf0 	sub.w	ip, ip, #240	; 0xf0
 8007e7a:	f11c 0ff0 	cmn.w	ip, #240	; 0xf0
 8007e7e:	f50e 7e34 	add.w	lr, lr, #720	; 0x2d0
 8007e82:	d1de      	bne.n	8007e42 <Screen_ShowFileImage+0xb6>
//				ImageTransform_Buffer[row * 480 + j * 2] = ((pColorData[k + 1] << 1) | pColorData[k] >> 7);
//				ImageTransform_Buffer[row * 480 + j * 2 + 1] = (pColorData[k] & 0x1F) | ((pColorData[k] & 0xE0) << 1);
			}
		}

		LCD_Show_Image(0, i * readRowNum, 240, readRowNum, ImageTransform_Buffer);
 8007e84:	4629      	mov	r1, r5
 8007e86:	230f      	movs	r3, #15
 8007e88:	2000      	movs	r0, #0
 8007e8a:	f8cd 8000 	str.w	r8, [sp]
	for (i = 0; i < height / readRowNum; i++)
 8007e8e:	350f      	adds	r5, #15
		LCD_Show_Image(0, i * readRowNum, 240, readRowNum, ImageTransform_Buffer);
 8007e90:	f7ff ff06 	bl	8007ca0 <LCD_Show_Image>
	for (i = 0; i < height / readRowNum; i++)
 8007e94:	b2ad      	uxth	r5, r5
		delay_us(LCD_File_Disp_Delay_us);
 8007e96:	2028      	movs	r0, #40	; 0x28
 8007e98:	f7fe ff3e 	bl	8006d18 <delay_us>
	for (i = 0; i < height / readRowNum; i++)
 8007e9c:	2df0      	cmp	r5, #240	; 0xf0
 8007e9e:	4434      	add	r4, r6
 8007ea0:	d1c0      	bne.n	8007e24 <Screen_ShowFileImage+0x98>
	}
	//  //
	f_close(&file);
 8007ea2:	4807      	ldr	r0, [pc, #28]	; (8007ec0 <Screen_ShowFileImage+0x134>)
 8007ea4:	f7fe fdc8 	bl	8006a38 <f_close>

	// FatFSSD //
	//FATFS_UnLinkDriver(SDPath);

	//printfX("%.d ms\n\n", (int )(uwTick - time));
}
 8007ea8:	b012      	add	sp, #72	; 0x48
 8007eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		printfX("!f_res = %d \r\n", f_res);
 8007eae:	490a      	ldr	r1, [pc, #40]	; (8007ed8 <Screen_ShowFileImage+0x14c>)
 8007eb0:	4806      	ldr	r0, [pc, #24]	; (8007ecc <Screen_ShowFileImage+0x140>)
 8007eb2:	f000 ff5d 	bl	8008d70 <siprintf>
 8007eb6:	4805      	ldr	r0, [pc, #20]	; (8007ecc <Screen_ShowFileImage+0x140>)
 8007eb8:	f000 f896 	bl	8007fe8 <printf_Base>
 8007ebc:	e794      	b.n	8007de8 <Screen_ShowFileImage+0x5c>
 8007ebe:	bf00      	nop
 8007ec0:	2000199c 	.word	0x2000199c
 8007ec4:	20001999 	.word	0x20001999
 8007ec8:	0801032d 	.word	0x0801032d
 8007ecc:	200010fc 	.word	0x200010fc
 8007ed0:	0801037c 	.word	0x0801037c
 8007ed4:	20003eba 	.word	0x20003eba
 8007ed8:	0801034c 	.word	0x0801034c
 8007edc:	2000229a 	.word	0x2000229a

08007ee0 <Screen_ShowPicture_Num>:
{
 8007ee0:	b508      	push	{r3, lr}
 8007ee2:	460a      	mov	r2, r1
	switch (a)
 8007ee4:	b110      	cbz	r0, 8007eec <Screen_ShowPicture_Num+0xc>
 8007ee6:	2801      	cmp	r0, #1
 8007ee8:	d005      	beq.n	8007ef6 <Screen_ShowPicture_Num+0x16>
}
 8007eea:	bd08      	pop	{r3, pc}
			Screen_ShowFileImage("Images/PuppySauce.bmp");
 8007eec:	4805      	ldr	r0, [pc, #20]	; (8007f04 <Screen_ShowPicture_Num+0x24>)
}
 8007eee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			Screen_ShowFileImage(ImageNameString);
 8007ef2:	f7ff bf4b 	b.w	8007d8c <Screen_ShowFileImage>
			sprintf(ImageNameString, "Images/miku/image%03d.bmp", b);
 8007ef6:	4904      	ldr	r1, [pc, #16]	; (8007f08 <Screen_ShowPicture_Num+0x28>)
 8007ef8:	4804      	ldr	r0, [pc, #16]	; (8007f0c <Screen_ShowPicture_Num+0x2c>)
 8007efa:	f000 ff39 	bl	8008d70 <siprintf>
			Screen_ShowFileImage(ImageNameString);
 8007efe:	4803      	ldr	r0, [pc, #12]	; (8007f0c <Screen_ShowPicture_Num+0x2c>)
 8007f00:	e7f5      	b.n	8007eee <Screen_ShowPicture_Num+0xe>
 8007f02:	bf00      	nop
 8007f04:	080103b9 	.word	0x080103b9
 8007f08:	080103cf 	.word	0x080103cf
 8007f0c:	20002272 	.word	0x20002272

08007f10 <Screen_Init>:
{
 8007f10:	b508      	push	{r3, lr}
	LCD_Init();
 8007f12:	f7ff fd25 	bl	8007960 <LCD_Init>
			Screen_ShowFileImage("Images/PuppySauce.bmp");
 8007f16:	4805      	ldr	r0, [pc, #20]	; (8007f2c <Screen_Init+0x1c>)
 8007f18:	f7ff ff38 	bl	8007d8c <Screen_ShowFileImage>
	HAL_Delay(2000);
 8007f1c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007f20:	f7fa fb46 	bl	80025b0 <HAL_Delay>
}
 8007f24:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Screen_Clear();
 8007f28:	f7ff bf2a 	b.w	8007d80 <Screen_Clear>
 8007f2c:	080103b9 	.word	0x080103b9

08007f30 <Init_USART>:
uint8_t RxData_Index[UART_Number];
//1  0 
uint8_t RxData_Flag[UART_Number];

void Init_USART()
{
 8007f30:	b538      	push	{r3, r4, r5, lr}
	//
	for (int var = 0; var < UART_Number; ++var)
	{
		HAL_UART_Receive_IT(UART_Handles[var], &RxData_Buffer[var], 1);
 8007f32:	4d07      	ldr	r5, [pc, #28]	; (8007f50 <Init_USART+0x20>)
 8007f34:	4c07      	ldr	r4, [pc, #28]	; (8007f54 <Init_USART+0x24>)
 8007f36:	4629      	mov	r1, r5
 8007f38:	6820      	ldr	r0, [r4, #0]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f7fd fb5b 	bl	80055f6 <HAL_UART_Receive_IT>
 8007f40:	2201      	movs	r2, #1
 8007f42:	6860      	ldr	r0, [r4, #4]
 8007f44:	18a9      	adds	r1, r5, r2
	}
}
 8007f46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_UART_Receive_IT(UART_Handles[var], &RxData_Buffer[var], 1);
 8007f4a:	f7fd bb54 	b.w	80055f6 <HAL_UART_Receive_IT>
 8007f4e:	bf00      	nop
 8007f50:	2000774a 	.word	0x2000774a
 8007f54:	200000f0 	.word	0x200000f0

08007f58 <HAL_UART_RxCpltCallback>:
{
	uint8_t index = 0;
	//
	for (int var = 0; var < UART_Number; ++var)
	{
		if (huart->Instance == UART_Types[var])
 8007f58:	4b18      	ldr	r3, [pc, #96]	; (8007fbc <HAL_UART_RxCpltCallback+0x64>)
 8007f5a:	6802      	ldr	r2, [r0, #0]
 8007f5c:	685b      	ldr	r3, [r3, #4]
			index = var;
		}
	}

	//
	if (RxData_Buffer[index] == '\0' || RxData_Buffer[index] == '#' || RxData_Buffer[index] == '\n')
 8007f5e:	4918      	ldr	r1, [pc, #96]	; (8007fc0 <HAL_UART_RxCpltCallback+0x68>)
 8007f60:	4818      	ldr	r0, [pc, #96]	; (8007fc4 <HAL_UART_RxCpltCallback+0x6c>)
{
 8007f62:	b470      	push	{r4, r5, r6}
		if (huart->Instance == UART_Types[var])
 8007f64:	1ad2      	subs	r2, r2, r3
 8007f66:	4253      	negs	r3, r2
 8007f68:	4153      	adcs	r3, r2
	if (RxData_Buffer[index] == '\0' || RxData_Buffer[index] == '#' || RxData_Buffer[index] == '\n')
 8007f6a:	4d17      	ldr	r5, [pc, #92]	; (8007fc8 <HAL_UART_RxCpltCallback+0x70>)
 8007f6c:	5ccc      	ldrb	r4, [r1, r3]
 8007f6e:	4a17      	ldr	r2, [pc, #92]	; (8007fcc <HAL_UART_RxCpltCallback+0x74>)
 8007f70:	b11c      	cbz	r4, 8007f7a <HAL_UART_RxCpltCallback+0x22>
 8007f72:	2c23      	cmp	r4, #35	; 0x23
 8007f74:	d001      	beq.n	8007f7a <HAL_UART_RxCpltCallback+0x22>
 8007f76:	2c0a      	cmp	r4, #10
 8007f78:	d111      	bne.n	8007f9e <HAL_UART_RxCpltCallback+0x46>
	{
		RxData[index][RxData_Index[index]++] = '\0';
 8007f7a:	5cc4      	ldrb	r4, [r0, r3]
 8007f7c:	1c66      	adds	r6, r4, #1
 8007f7e:	54c6      	strb	r6, [r0, r3]
 8007f80:	2028      	movs	r0, #40	; 0x28
 8007f82:	fb00 2203 	mla	r2, r0, r3, r2
 8007f86:	2000      	movs	r0, #0
 8007f88:	5510      	strb	r0, [r2, r4]
		RxData_Flag[index] = RX_UnRead;
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	54ea      	strb	r2, [r5, r3]
		//
		RxData[index][RxData_Index[index]++] = RxData_Buffer[index];
	}

	//
	HAL_UART_Receive_IT(UART_Handles[index], &RxData_Buffer[index], 1);
 8007f8e:	4810      	ldr	r0, [pc, #64]	; (8007fd0 <HAL_UART_RxCpltCallback+0x78>)
}
 8007f90:	bc70      	pop	{r4, r5, r6}
	HAL_UART_Receive_IT(UART_Handles[index], &RxData_Buffer[index], 1);
 8007f92:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8007f96:	2201      	movs	r2, #1
 8007f98:	4419      	add	r1, r3
 8007f9a:	f7fd bb2c 	b.w	80055f6 <HAL_UART_Receive_IT>
		if (RxData_Flag[index] == RX_UnRead)
 8007f9e:	5cee      	ldrb	r6, [r5, r3]
 8007fa0:	2e01      	cmp	r6, #1
			RxData_Flag[index] = RX_NoData;
 8007fa2:	bf02      	ittt	eq
 8007fa4:	2600      	moveq	r6, #0
			RxData_Index[index] = RX_NoData;
 8007fa6:	54c6      	strbeq	r6, [r0, r3]
			RxData_Flag[index] = RX_NoData;
 8007fa8:	54ee      	strbeq	r6, [r5, r3]
		RxData[index][RxData_Index[index]++] = RxData_Buffer[index];
 8007faa:	5cc5      	ldrb	r5, [r0, r3]
 8007fac:	1c6e      	adds	r6, r5, #1
 8007fae:	54c6      	strb	r6, [r0, r3]
 8007fb0:	2028      	movs	r0, #40	; 0x28
 8007fb2:	fb00 2203 	mla	r2, r0, r3, r2
 8007fb6:	5554      	strb	r4, [r2, r5]
 8007fb8:	e7e9      	b.n	8007f8e <HAL_UART_RxCpltCallback+0x36>
 8007fba:	bf00      	nop
 8007fbc:	200000f8 	.word	0x200000f8
 8007fc0:	2000774a 	.word	0x2000774a
 8007fc4:	2000774e 	.word	0x2000774e
 8007fc8:	2000774c 	.word	0x2000774c
 8007fcc:	200076fa 	.word	0x200076fa
 8007fd0:	200000f0 	.word	0x200000f0

08007fd4 <CleanRxData>:

//
void CleanRxData(uint8_t index)
{

	RxData_Flag[index] = 0;
 8007fd4:	4a02      	ldr	r2, [pc, #8]	; (8007fe0 <CleanRxData+0xc>)
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	5413      	strb	r3, [r2, r0]
	RxData_Index[index] = 0;
 8007fda:	4a02      	ldr	r2, [pc, #8]	; (8007fe4 <CleanRxData+0x10>)
 8007fdc:	5413      	strb	r3, [r2, r0]
}
 8007fde:	4770      	bx	lr
 8007fe0:	2000774c 	.word	0x2000774c
 8007fe4:	2000774e 	.word	0x2000774e

08007fe8 <printf_Base>:

void printf_Base(const char *TX_String)
{
 8007fe8:	b507      	push	{r0, r1, r2, lr}
 8007fea:	9001      	str	r0, [sp, #4]
	HAL_UART_Transmit(UART_Handles[Printf_UART], (uint8_t*) TX_String, strlen(TX_String), 0xFFFF);
 8007fec:	f7f8 f8f0 	bl	80001d0 <strlen>
 8007ff0:	b282      	uxth	r2, r0
 8007ff2:	4805      	ldr	r0, [pc, #20]	; (8008008 <printf_Base+0x20>)
 8007ff4:	9901      	ldr	r1, [sp, #4]
 8007ff6:	6840      	ldr	r0, [r0, #4]
 8007ff8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007ffc:	b003      	add	sp, #12
 8007ffe:	f85d eb04 	ldr.w	lr, [sp], #4
	HAL_UART_Transmit(UART_Handles[Printf_UART], (uint8_t*) TX_String, strlen(TX_String), 0xFFFF);
 8008002:	f7fd b8d7 	b.w	80051b4 <HAL_UART_Transmit>
 8008006:	bf00      	nop
 8008008:	200000f0 	.word	0x200000f0

0800800c <__errno>:
 800800c:	4b01      	ldr	r3, [pc, #4]	; (8008014 <__errno+0x8>)
 800800e:	6818      	ldr	r0, [r3, #0]
 8008010:	4770      	bx	lr
 8008012:	bf00      	nop
 8008014:	20000100 	.word	0x20000100

08008018 <__libc_init_array>:
 8008018:	b570      	push	{r4, r5, r6, lr}
 800801a:	4d0d      	ldr	r5, [pc, #52]	; (8008050 <__libc_init_array+0x38>)
 800801c:	4c0d      	ldr	r4, [pc, #52]	; (8008054 <__libc_init_array+0x3c>)
 800801e:	1b64      	subs	r4, r4, r5
 8008020:	10a4      	asrs	r4, r4, #2
 8008022:	2600      	movs	r6, #0
 8008024:	42a6      	cmp	r6, r4
 8008026:	d109      	bne.n	800803c <__libc_init_array+0x24>
 8008028:	4d0b      	ldr	r5, [pc, #44]	; (8008058 <__libc_init_array+0x40>)
 800802a:	4c0c      	ldr	r4, [pc, #48]	; (800805c <__libc_init_array+0x44>)
 800802c:	f004 fc98 	bl	800c960 <_init>
 8008030:	1b64      	subs	r4, r4, r5
 8008032:	10a4      	asrs	r4, r4, #2
 8008034:	2600      	movs	r6, #0
 8008036:	42a6      	cmp	r6, r4
 8008038:	d105      	bne.n	8008046 <__libc_init_array+0x2e>
 800803a:	bd70      	pop	{r4, r5, r6, pc}
 800803c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008040:	4798      	blx	r3
 8008042:	3601      	adds	r6, #1
 8008044:	e7ee      	b.n	8008024 <__libc_init_array+0xc>
 8008046:	f855 3b04 	ldr.w	r3, [r5], #4
 800804a:	4798      	blx	r3
 800804c:	3601      	adds	r6, #1
 800804e:	e7f2      	b.n	8008036 <__libc_init_array+0x1e>
 8008050:	0801089c 	.word	0x0801089c
 8008054:	0801089c 	.word	0x0801089c
 8008058:	0801089c 	.word	0x0801089c
 800805c:	080108a0 	.word	0x080108a0

08008060 <memset>:
 8008060:	4402      	add	r2, r0
 8008062:	4603      	mov	r3, r0
 8008064:	4293      	cmp	r3, r2
 8008066:	d100      	bne.n	800806a <memset+0xa>
 8008068:	4770      	bx	lr
 800806a:	f803 1b01 	strb.w	r1, [r3], #1
 800806e:	e7f9      	b.n	8008064 <memset+0x4>

08008070 <__cvt>:
 8008070:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008074:	ec55 4b10 	vmov	r4, r5, d0
 8008078:	2d00      	cmp	r5, #0
 800807a:	460e      	mov	r6, r1
 800807c:	4619      	mov	r1, r3
 800807e:	462b      	mov	r3, r5
 8008080:	bfbb      	ittet	lt
 8008082:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008086:	461d      	movlt	r5, r3
 8008088:	2300      	movge	r3, #0
 800808a:	232d      	movlt	r3, #45	; 0x2d
 800808c:	700b      	strb	r3, [r1, #0]
 800808e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008090:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008094:	4691      	mov	r9, r2
 8008096:	f023 0820 	bic.w	r8, r3, #32
 800809a:	bfbc      	itt	lt
 800809c:	4622      	movlt	r2, r4
 800809e:	4614      	movlt	r4, r2
 80080a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80080a4:	d005      	beq.n	80080b2 <__cvt+0x42>
 80080a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80080aa:	d100      	bne.n	80080ae <__cvt+0x3e>
 80080ac:	3601      	adds	r6, #1
 80080ae:	2102      	movs	r1, #2
 80080b0:	e000      	b.n	80080b4 <__cvt+0x44>
 80080b2:	2103      	movs	r1, #3
 80080b4:	ab03      	add	r3, sp, #12
 80080b6:	9301      	str	r3, [sp, #4]
 80080b8:	ab02      	add	r3, sp, #8
 80080ba:	9300      	str	r3, [sp, #0]
 80080bc:	ec45 4b10 	vmov	d0, r4, r5
 80080c0:	4653      	mov	r3, sl
 80080c2:	4632      	mov	r2, r6
 80080c4:	f001 fdb4 	bl	8009c30 <_dtoa_r>
 80080c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80080cc:	4607      	mov	r7, r0
 80080ce:	d102      	bne.n	80080d6 <__cvt+0x66>
 80080d0:	f019 0f01 	tst.w	r9, #1
 80080d4:	d022      	beq.n	800811c <__cvt+0xac>
 80080d6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80080da:	eb07 0906 	add.w	r9, r7, r6
 80080de:	d110      	bne.n	8008102 <__cvt+0x92>
 80080e0:	783b      	ldrb	r3, [r7, #0]
 80080e2:	2b30      	cmp	r3, #48	; 0x30
 80080e4:	d10a      	bne.n	80080fc <__cvt+0x8c>
 80080e6:	2200      	movs	r2, #0
 80080e8:	2300      	movs	r3, #0
 80080ea:	4620      	mov	r0, r4
 80080ec:	4629      	mov	r1, r5
 80080ee:	f7f8 fceb 	bl	8000ac8 <__aeabi_dcmpeq>
 80080f2:	b918      	cbnz	r0, 80080fc <__cvt+0x8c>
 80080f4:	f1c6 0601 	rsb	r6, r6, #1
 80080f8:	f8ca 6000 	str.w	r6, [sl]
 80080fc:	f8da 3000 	ldr.w	r3, [sl]
 8008100:	4499      	add	r9, r3
 8008102:	2200      	movs	r2, #0
 8008104:	2300      	movs	r3, #0
 8008106:	4620      	mov	r0, r4
 8008108:	4629      	mov	r1, r5
 800810a:	f7f8 fcdd 	bl	8000ac8 <__aeabi_dcmpeq>
 800810e:	b108      	cbz	r0, 8008114 <__cvt+0xa4>
 8008110:	f8cd 900c 	str.w	r9, [sp, #12]
 8008114:	2230      	movs	r2, #48	; 0x30
 8008116:	9b03      	ldr	r3, [sp, #12]
 8008118:	454b      	cmp	r3, r9
 800811a:	d307      	bcc.n	800812c <__cvt+0xbc>
 800811c:	9b03      	ldr	r3, [sp, #12]
 800811e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008120:	1bdb      	subs	r3, r3, r7
 8008122:	4638      	mov	r0, r7
 8008124:	6013      	str	r3, [r2, #0]
 8008126:	b004      	add	sp, #16
 8008128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800812c:	1c59      	adds	r1, r3, #1
 800812e:	9103      	str	r1, [sp, #12]
 8008130:	701a      	strb	r2, [r3, #0]
 8008132:	e7f0      	b.n	8008116 <__cvt+0xa6>

08008134 <__exponent>:
 8008134:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008136:	4603      	mov	r3, r0
 8008138:	2900      	cmp	r1, #0
 800813a:	bfb8      	it	lt
 800813c:	4249      	neglt	r1, r1
 800813e:	f803 2b02 	strb.w	r2, [r3], #2
 8008142:	bfb4      	ite	lt
 8008144:	222d      	movlt	r2, #45	; 0x2d
 8008146:	222b      	movge	r2, #43	; 0x2b
 8008148:	2909      	cmp	r1, #9
 800814a:	7042      	strb	r2, [r0, #1]
 800814c:	dd2a      	ble.n	80081a4 <__exponent+0x70>
 800814e:	f10d 0407 	add.w	r4, sp, #7
 8008152:	46a4      	mov	ip, r4
 8008154:	270a      	movs	r7, #10
 8008156:	46a6      	mov	lr, r4
 8008158:	460a      	mov	r2, r1
 800815a:	fb91 f6f7 	sdiv	r6, r1, r7
 800815e:	fb07 1516 	mls	r5, r7, r6, r1
 8008162:	3530      	adds	r5, #48	; 0x30
 8008164:	2a63      	cmp	r2, #99	; 0x63
 8008166:	f104 34ff 	add.w	r4, r4, #4294967295
 800816a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800816e:	4631      	mov	r1, r6
 8008170:	dcf1      	bgt.n	8008156 <__exponent+0x22>
 8008172:	3130      	adds	r1, #48	; 0x30
 8008174:	f1ae 0502 	sub.w	r5, lr, #2
 8008178:	f804 1c01 	strb.w	r1, [r4, #-1]
 800817c:	1c44      	adds	r4, r0, #1
 800817e:	4629      	mov	r1, r5
 8008180:	4561      	cmp	r1, ip
 8008182:	d30a      	bcc.n	800819a <__exponent+0x66>
 8008184:	f10d 0209 	add.w	r2, sp, #9
 8008188:	eba2 020e 	sub.w	r2, r2, lr
 800818c:	4565      	cmp	r5, ip
 800818e:	bf88      	it	hi
 8008190:	2200      	movhi	r2, #0
 8008192:	4413      	add	r3, r2
 8008194:	1a18      	subs	r0, r3, r0
 8008196:	b003      	add	sp, #12
 8008198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800819a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800819e:	f804 2f01 	strb.w	r2, [r4, #1]!
 80081a2:	e7ed      	b.n	8008180 <__exponent+0x4c>
 80081a4:	2330      	movs	r3, #48	; 0x30
 80081a6:	3130      	adds	r1, #48	; 0x30
 80081a8:	7083      	strb	r3, [r0, #2]
 80081aa:	70c1      	strb	r1, [r0, #3]
 80081ac:	1d03      	adds	r3, r0, #4
 80081ae:	e7f1      	b.n	8008194 <__exponent+0x60>

080081b0 <_printf_float>:
 80081b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081b4:	ed2d 8b02 	vpush	{d8}
 80081b8:	b08d      	sub	sp, #52	; 0x34
 80081ba:	460c      	mov	r4, r1
 80081bc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80081c0:	4616      	mov	r6, r2
 80081c2:	461f      	mov	r7, r3
 80081c4:	4605      	mov	r5, r0
 80081c6:	f002 fe91 	bl	800aeec <_localeconv_r>
 80081ca:	f8d0 a000 	ldr.w	sl, [r0]
 80081ce:	4650      	mov	r0, sl
 80081d0:	f7f7 fffe 	bl	80001d0 <strlen>
 80081d4:	2300      	movs	r3, #0
 80081d6:	930a      	str	r3, [sp, #40]	; 0x28
 80081d8:	6823      	ldr	r3, [r4, #0]
 80081da:	9305      	str	r3, [sp, #20]
 80081dc:	f8d8 3000 	ldr.w	r3, [r8]
 80081e0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80081e4:	3307      	adds	r3, #7
 80081e6:	f023 0307 	bic.w	r3, r3, #7
 80081ea:	f103 0208 	add.w	r2, r3, #8
 80081ee:	f8c8 2000 	str.w	r2, [r8]
 80081f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80081fa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80081fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008202:	9307      	str	r3, [sp, #28]
 8008204:	f8cd 8018 	str.w	r8, [sp, #24]
 8008208:	ee08 0a10 	vmov	s16, r0
 800820c:	4b9f      	ldr	r3, [pc, #636]	; (800848c <_printf_float+0x2dc>)
 800820e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008212:	f04f 32ff 	mov.w	r2, #4294967295
 8008216:	f7f8 fc89 	bl	8000b2c <__aeabi_dcmpun>
 800821a:	bb88      	cbnz	r0, 8008280 <_printf_float+0xd0>
 800821c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008220:	4b9a      	ldr	r3, [pc, #616]	; (800848c <_printf_float+0x2dc>)
 8008222:	f04f 32ff 	mov.w	r2, #4294967295
 8008226:	f7f8 fc63 	bl	8000af0 <__aeabi_dcmple>
 800822a:	bb48      	cbnz	r0, 8008280 <_printf_float+0xd0>
 800822c:	2200      	movs	r2, #0
 800822e:	2300      	movs	r3, #0
 8008230:	4640      	mov	r0, r8
 8008232:	4649      	mov	r1, r9
 8008234:	f7f8 fc52 	bl	8000adc <__aeabi_dcmplt>
 8008238:	b110      	cbz	r0, 8008240 <_printf_float+0x90>
 800823a:	232d      	movs	r3, #45	; 0x2d
 800823c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008240:	4b93      	ldr	r3, [pc, #588]	; (8008490 <_printf_float+0x2e0>)
 8008242:	4894      	ldr	r0, [pc, #592]	; (8008494 <_printf_float+0x2e4>)
 8008244:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008248:	bf94      	ite	ls
 800824a:	4698      	movls	r8, r3
 800824c:	4680      	movhi	r8, r0
 800824e:	2303      	movs	r3, #3
 8008250:	6123      	str	r3, [r4, #16]
 8008252:	9b05      	ldr	r3, [sp, #20]
 8008254:	f023 0204 	bic.w	r2, r3, #4
 8008258:	6022      	str	r2, [r4, #0]
 800825a:	f04f 0900 	mov.w	r9, #0
 800825e:	9700      	str	r7, [sp, #0]
 8008260:	4633      	mov	r3, r6
 8008262:	aa0b      	add	r2, sp, #44	; 0x2c
 8008264:	4621      	mov	r1, r4
 8008266:	4628      	mov	r0, r5
 8008268:	f000 f9d8 	bl	800861c <_printf_common>
 800826c:	3001      	adds	r0, #1
 800826e:	f040 8090 	bne.w	8008392 <_printf_float+0x1e2>
 8008272:	f04f 30ff 	mov.w	r0, #4294967295
 8008276:	b00d      	add	sp, #52	; 0x34
 8008278:	ecbd 8b02 	vpop	{d8}
 800827c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008280:	4642      	mov	r2, r8
 8008282:	464b      	mov	r3, r9
 8008284:	4640      	mov	r0, r8
 8008286:	4649      	mov	r1, r9
 8008288:	f7f8 fc50 	bl	8000b2c <__aeabi_dcmpun>
 800828c:	b140      	cbz	r0, 80082a0 <_printf_float+0xf0>
 800828e:	464b      	mov	r3, r9
 8008290:	2b00      	cmp	r3, #0
 8008292:	bfbc      	itt	lt
 8008294:	232d      	movlt	r3, #45	; 0x2d
 8008296:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800829a:	487f      	ldr	r0, [pc, #508]	; (8008498 <_printf_float+0x2e8>)
 800829c:	4b7f      	ldr	r3, [pc, #508]	; (800849c <_printf_float+0x2ec>)
 800829e:	e7d1      	b.n	8008244 <_printf_float+0x94>
 80082a0:	6863      	ldr	r3, [r4, #4]
 80082a2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80082a6:	9206      	str	r2, [sp, #24]
 80082a8:	1c5a      	adds	r2, r3, #1
 80082aa:	d13f      	bne.n	800832c <_printf_float+0x17c>
 80082ac:	2306      	movs	r3, #6
 80082ae:	6063      	str	r3, [r4, #4]
 80082b0:	9b05      	ldr	r3, [sp, #20]
 80082b2:	6861      	ldr	r1, [r4, #4]
 80082b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80082b8:	2300      	movs	r3, #0
 80082ba:	9303      	str	r3, [sp, #12]
 80082bc:	ab0a      	add	r3, sp, #40	; 0x28
 80082be:	e9cd b301 	strd	fp, r3, [sp, #4]
 80082c2:	ab09      	add	r3, sp, #36	; 0x24
 80082c4:	ec49 8b10 	vmov	d0, r8, r9
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	6022      	str	r2, [r4, #0]
 80082cc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80082d0:	4628      	mov	r0, r5
 80082d2:	f7ff fecd 	bl	8008070 <__cvt>
 80082d6:	9b06      	ldr	r3, [sp, #24]
 80082d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80082da:	2b47      	cmp	r3, #71	; 0x47
 80082dc:	4680      	mov	r8, r0
 80082de:	d108      	bne.n	80082f2 <_printf_float+0x142>
 80082e0:	1cc8      	adds	r0, r1, #3
 80082e2:	db02      	blt.n	80082ea <_printf_float+0x13a>
 80082e4:	6863      	ldr	r3, [r4, #4]
 80082e6:	4299      	cmp	r1, r3
 80082e8:	dd41      	ble.n	800836e <_printf_float+0x1be>
 80082ea:	f1ab 0b02 	sub.w	fp, fp, #2
 80082ee:	fa5f fb8b 	uxtb.w	fp, fp
 80082f2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80082f6:	d820      	bhi.n	800833a <_printf_float+0x18a>
 80082f8:	3901      	subs	r1, #1
 80082fa:	465a      	mov	r2, fp
 80082fc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008300:	9109      	str	r1, [sp, #36]	; 0x24
 8008302:	f7ff ff17 	bl	8008134 <__exponent>
 8008306:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008308:	1813      	adds	r3, r2, r0
 800830a:	2a01      	cmp	r2, #1
 800830c:	4681      	mov	r9, r0
 800830e:	6123      	str	r3, [r4, #16]
 8008310:	dc02      	bgt.n	8008318 <_printf_float+0x168>
 8008312:	6822      	ldr	r2, [r4, #0]
 8008314:	07d2      	lsls	r2, r2, #31
 8008316:	d501      	bpl.n	800831c <_printf_float+0x16c>
 8008318:	3301      	adds	r3, #1
 800831a:	6123      	str	r3, [r4, #16]
 800831c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008320:	2b00      	cmp	r3, #0
 8008322:	d09c      	beq.n	800825e <_printf_float+0xae>
 8008324:	232d      	movs	r3, #45	; 0x2d
 8008326:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800832a:	e798      	b.n	800825e <_printf_float+0xae>
 800832c:	9a06      	ldr	r2, [sp, #24]
 800832e:	2a47      	cmp	r2, #71	; 0x47
 8008330:	d1be      	bne.n	80082b0 <_printf_float+0x100>
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1bc      	bne.n	80082b0 <_printf_float+0x100>
 8008336:	2301      	movs	r3, #1
 8008338:	e7b9      	b.n	80082ae <_printf_float+0xfe>
 800833a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800833e:	d118      	bne.n	8008372 <_printf_float+0x1c2>
 8008340:	2900      	cmp	r1, #0
 8008342:	6863      	ldr	r3, [r4, #4]
 8008344:	dd0b      	ble.n	800835e <_printf_float+0x1ae>
 8008346:	6121      	str	r1, [r4, #16]
 8008348:	b913      	cbnz	r3, 8008350 <_printf_float+0x1a0>
 800834a:	6822      	ldr	r2, [r4, #0]
 800834c:	07d0      	lsls	r0, r2, #31
 800834e:	d502      	bpl.n	8008356 <_printf_float+0x1a6>
 8008350:	3301      	adds	r3, #1
 8008352:	440b      	add	r3, r1
 8008354:	6123      	str	r3, [r4, #16]
 8008356:	65a1      	str	r1, [r4, #88]	; 0x58
 8008358:	f04f 0900 	mov.w	r9, #0
 800835c:	e7de      	b.n	800831c <_printf_float+0x16c>
 800835e:	b913      	cbnz	r3, 8008366 <_printf_float+0x1b6>
 8008360:	6822      	ldr	r2, [r4, #0]
 8008362:	07d2      	lsls	r2, r2, #31
 8008364:	d501      	bpl.n	800836a <_printf_float+0x1ba>
 8008366:	3302      	adds	r3, #2
 8008368:	e7f4      	b.n	8008354 <_printf_float+0x1a4>
 800836a:	2301      	movs	r3, #1
 800836c:	e7f2      	b.n	8008354 <_printf_float+0x1a4>
 800836e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008372:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008374:	4299      	cmp	r1, r3
 8008376:	db05      	blt.n	8008384 <_printf_float+0x1d4>
 8008378:	6823      	ldr	r3, [r4, #0]
 800837a:	6121      	str	r1, [r4, #16]
 800837c:	07d8      	lsls	r0, r3, #31
 800837e:	d5ea      	bpl.n	8008356 <_printf_float+0x1a6>
 8008380:	1c4b      	adds	r3, r1, #1
 8008382:	e7e7      	b.n	8008354 <_printf_float+0x1a4>
 8008384:	2900      	cmp	r1, #0
 8008386:	bfd4      	ite	le
 8008388:	f1c1 0202 	rsble	r2, r1, #2
 800838c:	2201      	movgt	r2, #1
 800838e:	4413      	add	r3, r2
 8008390:	e7e0      	b.n	8008354 <_printf_float+0x1a4>
 8008392:	6823      	ldr	r3, [r4, #0]
 8008394:	055a      	lsls	r2, r3, #21
 8008396:	d407      	bmi.n	80083a8 <_printf_float+0x1f8>
 8008398:	6923      	ldr	r3, [r4, #16]
 800839a:	4642      	mov	r2, r8
 800839c:	4631      	mov	r1, r6
 800839e:	4628      	mov	r0, r5
 80083a0:	47b8      	blx	r7
 80083a2:	3001      	adds	r0, #1
 80083a4:	d12c      	bne.n	8008400 <_printf_float+0x250>
 80083a6:	e764      	b.n	8008272 <_printf_float+0xc2>
 80083a8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80083ac:	f240 80e0 	bls.w	8008570 <_printf_float+0x3c0>
 80083b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083b4:	2200      	movs	r2, #0
 80083b6:	2300      	movs	r3, #0
 80083b8:	f7f8 fb86 	bl	8000ac8 <__aeabi_dcmpeq>
 80083bc:	2800      	cmp	r0, #0
 80083be:	d034      	beq.n	800842a <_printf_float+0x27a>
 80083c0:	4a37      	ldr	r2, [pc, #220]	; (80084a0 <_printf_float+0x2f0>)
 80083c2:	2301      	movs	r3, #1
 80083c4:	4631      	mov	r1, r6
 80083c6:	4628      	mov	r0, r5
 80083c8:	47b8      	blx	r7
 80083ca:	3001      	adds	r0, #1
 80083cc:	f43f af51 	beq.w	8008272 <_printf_float+0xc2>
 80083d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80083d4:	429a      	cmp	r2, r3
 80083d6:	db02      	blt.n	80083de <_printf_float+0x22e>
 80083d8:	6823      	ldr	r3, [r4, #0]
 80083da:	07d8      	lsls	r0, r3, #31
 80083dc:	d510      	bpl.n	8008400 <_printf_float+0x250>
 80083de:	ee18 3a10 	vmov	r3, s16
 80083e2:	4652      	mov	r2, sl
 80083e4:	4631      	mov	r1, r6
 80083e6:	4628      	mov	r0, r5
 80083e8:	47b8      	blx	r7
 80083ea:	3001      	adds	r0, #1
 80083ec:	f43f af41 	beq.w	8008272 <_printf_float+0xc2>
 80083f0:	f04f 0800 	mov.w	r8, #0
 80083f4:	f104 091a 	add.w	r9, r4, #26
 80083f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083fa:	3b01      	subs	r3, #1
 80083fc:	4543      	cmp	r3, r8
 80083fe:	dc09      	bgt.n	8008414 <_printf_float+0x264>
 8008400:	6823      	ldr	r3, [r4, #0]
 8008402:	079b      	lsls	r3, r3, #30
 8008404:	f100 8105 	bmi.w	8008612 <_printf_float+0x462>
 8008408:	68e0      	ldr	r0, [r4, #12]
 800840a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800840c:	4298      	cmp	r0, r3
 800840e:	bfb8      	it	lt
 8008410:	4618      	movlt	r0, r3
 8008412:	e730      	b.n	8008276 <_printf_float+0xc6>
 8008414:	2301      	movs	r3, #1
 8008416:	464a      	mov	r2, r9
 8008418:	4631      	mov	r1, r6
 800841a:	4628      	mov	r0, r5
 800841c:	47b8      	blx	r7
 800841e:	3001      	adds	r0, #1
 8008420:	f43f af27 	beq.w	8008272 <_printf_float+0xc2>
 8008424:	f108 0801 	add.w	r8, r8, #1
 8008428:	e7e6      	b.n	80083f8 <_printf_float+0x248>
 800842a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800842c:	2b00      	cmp	r3, #0
 800842e:	dc39      	bgt.n	80084a4 <_printf_float+0x2f4>
 8008430:	4a1b      	ldr	r2, [pc, #108]	; (80084a0 <_printf_float+0x2f0>)
 8008432:	2301      	movs	r3, #1
 8008434:	4631      	mov	r1, r6
 8008436:	4628      	mov	r0, r5
 8008438:	47b8      	blx	r7
 800843a:	3001      	adds	r0, #1
 800843c:	f43f af19 	beq.w	8008272 <_printf_float+0xc2>
 8008440:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008444:	4313      	orrs	r3, r2
 8008446:	d102      	bne.n	800844e <_printf_float+0x29e>
 8008448:	6823      	ldr	r3, [r4, #0]
 800844a:	07d9      	lsls	r1, r3, #31
 800844c:	d5d8      	bpl.n	8008400 <_printf_float+0x250>
 800844e:	ee18 3a10 	vmov	r3, s16
 8008452:	4652      	mov	r2, sl
 8008454:	4631      	mov	r1, r6
 8008456:	4628      	mov	r0, r5
 8008458:	47b8      	blx	r7
 800845a:	3001      	adds	r0, #1
 800845c:	f43f af09 	beq.w	8008272 <_printf_float+0xc2>
 8008460:	f04f 0900 	mov.w	r9, #0
 8008464:	f104 0a1a 	add.w	sl, r4, #26
 8008468:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800846a:	425b      	negs	r3, r3
 800846c:	454b      	cmp	r3, r9
 800846e:	dc01      	bgt.n	8008474 <_printf_float+0x2c4>
 8008470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008472:	e792      	b.n	800839a <_printf_float+0x1ea>
 8008474:	2301      	movs	r3, #1
 8008476:	4652      	mov	r2, sl
 8008478:	4631      	mov	r1, r6
 800847a:	4628      	mov	r0, r5
 800847c:	47b8      	blx	r7
 800847e:	3001      	adds	r0, #1
 8008480:	f43f aef7 	beq.w	8008272 <_printf_float+0xc2>
 8008484:	f109 0901 	add.w	r9, r9, #1
 8008488:	e7ee      	b.n	8008468 <_printf_float+0x2b8>
 800848a:	bf00      	nop
 800848c:	7fefffff 	.word	0x7fefffff
 8008490:	080103f0 	.word	0x080103f0
 8008494:	080103f4 	.word	0x080103f4
 8008498:	080103fc 	.word	0x080103fc
 800849c:	080103f8 	.word	0x080103f8
 80084a0:	08010400 	.word	0x08010400
 80084a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084a8:	429a      	cmp	r2, r3
 80084aa:	bfa8      	it	ge
 80084ac:	461a      	movge	r2, r3
 80084ae:	2a00      	cmp	r2, #0
 80084b0:	4691      	mov	r9, r2
 80084b2:	dc37      	bgt.n	8008524 <_printf_float+0x374>
 80084b4:	f04f 0b00 	mov.w	fp, #0
 80084b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084bc:	f104 021a 	add.w	r2, r4, #26
 80084c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084c2:	9305      	str	r3, [sp, #20]
 80084c4:	eba3 0309 	sub.w	r3, r3, r9
 80084c8:	455b      	cmp	r3, fp
 80084ca:	dc33      	bgt.n	8008534 <_printf_float+0x384>
 80084cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80084d0:	429a      	cmp	r2, r3
 80084d2:	db3b      	blt.n	800854c <_printf_float+0x39c>
 80084d4:	6823      	ldr	r3, [r4, #0]
 80084d6:	07da      	lsls	r2, r3, #31
 80084d8:	d438      	bmi.n	800854c <_printf_float+0x39c>
 80084da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084dc:	9a05      	ldr	r2, [sp, #20]
 80084de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80084e0:	1a9a      	subs	r2, r3, r2
 80084e2:	eba3 0901 	sub.w	r9, r3, r1
 80084e6:	4591      	cmp	r9, r2
 80084e8:	bfa8      	it	ge
 80084ea:	4691      	movge	r9, r2
 80084ec:	f1b9 0f00 	cmp.w	r9, #0
 80084f0:	dc35      	bgt.n	800855e <_printf_float+0x3ae>
 80084f2:	f04f 0800 	mov.w	r8, #0
 80084f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084fa:	f104 0a1a 	add.w	sl, r4, #26
 80084fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008502:	1a9b      	subs	r3, r3, r2
 8008504:	eba3 0309 	sub.w	r3, r3, r9
 8008508:	4543      	cmp	r3, r8
 800850a:	f77f af79 	ble.w	8008400 <_printf_float+0x250>
 800850e:	2301      	movs	r3, #1
 8008510:	4652      	mov	r2, sl
 8008512:	4631      	mov	r1, r6
 8008514:	4628      	mov	r0, r5
 8008516:	47b8      	blx	r7
 8008518:	3001      	adds	r0, #1
 800851a:	f43f aeaa 	beq.w	8008272 <_printf_float+0xc2>
 800851e:	f108 0801 	add.w	r8, r8, #1
 8008522:	e7ec      	b.n	80084fe <_printf_float+0x34e>
 8008524:	4613      	mov	r3, r2
 8008526:	4631      	mov	r1, r6
 8008528:	4642      	mov	r2, r8
 800852a:	4628      	mov	r0, r5
 800852c:	47b8      	blx	r7
 800852e:	3001      	adds	r0, #1
 8008530:	d1c0      	bne.n	80084b4 <_printf_float+0x304>
 8008532:	e69e      	b.n	8008272 <_printf_float+0xc2>
 8008534:	2301      	movs	r3, #1
 8008536:	4631      	mov	r1, r6
 8008538:	4628      	mov	r0, r5
 800853a:	9205      	str	r2, [sp, #20]
 800853c:	47b8      	blx	r7
 800853e:	3001      	adds	r0, #1
 8008540:	f43f ae97 	beq.w	8008272 <_printf_float+0xc2>
 8008544:	9a05      	ldr	r2, [sp, #20]
 8008546:	f10b 0b01 	add.w	fp, fp, #1
 800854a:	e7b9      	b.n	80084c0 <_printf_float+0x310>
 800854c:	ee18 3a10 	vmov	r3, s16
 8008550:	4652      	mov	r2, sl
 8008552:	4631      	mov	r1, r6
 8008554:	4628      	mov	r0, r5
 8008556:	47b8      	blx	r7
 8008558:	3001      	adds	r0, #1
 800855a:	d1be      	bne.n	80084da <_printf_float+0x32a>
 800855c:	e689      	b.n	8008272 <_printf_float+0xc2>
 800855e:	9a05      	ldr	r2, [sp, #20]
 8008560:	464b      	mov	r3, r9
 8008562:	4442      	add	r2, r8
 8008564:	4631      	mov	r1, r6
 8008566:	4628      	mov	r0, r5
 8008568:	47b8      	blx	r7
 800856a:	3001      	adds	r0, #1
 800856c:	d1c1      	bne.n	80084f2 <_printf_float+0x342>
 800856e:	e680      	b.n	8008272 <_printf_float+0xc2>
 8008570:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008572:	2a01      	cmp	r2, #1
 8008574:	dc01      	bgt.n	800857a <_printf_float+0x3ca>
 8008576:	07db      	lsls	r3, r3, #31
 8008578:	d538      	bpl.n	80085ec <_printf_float+0x43c>
 800857a:	2301      	movs	r3, #1
 800857c:	4642      	mov	r2, r8
 800857e:	4631      	mov	r1, r6
 8008580:	4628      	mov	r0, r5
 8008582:	47b8      	blx	r7
 8008584:	3001      	adds	r0, #1
 8008586:	f43f ae74 	beq.w	8008272 <_printf_float+0xc2>
 800858a:	ee18 3a10 	vmov	r3, s16
 800858e:	4652      	mov	r2, sl
 8008590:	4631      	mov	r1, r6
 8008592:	4628      	mov	r0, r5
 8008594:	47b8      	blx	r7
 8008596:	3001      	adds	r0, #1
 8008598:	f43f ae6b 	beq.w	8008272 <_printf_float+0xc2>
 800859c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80085a0:	2200      	movs	r2, #0
 80085a2:	2300      	movs	r3, #0
 80085a4:	f7f8 fa90 	bl	8000ac8 <__aeabi_dcmpeq>
 80085a8:	b9d8      	cbnz	r0, 80085e2 <_printf_float+0x432>
 80085aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085ac:	f108 0201 	add.w	r2, r8, #1
 80085b0:	3b01      	subs	r3, #1
 80085b2:	4631      	mov	r1, r6
 80085b4:	4628      	mov	r0, r5
 80085b6:	47b8      	blx	r7
 80085b8:	3001      	adds	r0, #1
 80085ba:	d10e      	bne.n	80085da <_printf_float+0x42a>
 80085bc:	e659      	b.n	8008272 <_printf_float+0xc2>
 80085be:	2301      	movs	r3, #1
 80085c0:	4652      	mov	r2, sl
 80085c2:	4631      	mov	r1, r6
 80085c4:	4628      	mov	r0, r5
 80085c6:	47b8      	blx	r7
 80085c8:	3001      	adds	r0, #1
 80085ca:	f43f ae52 	beq.w	8008272 <_printf_float+0xc2>
 80085ce:	f108 0801 	add.w	r8, r8, #1
 80085d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085d4:	3b01      	subs	r3, #1
 80085d6:	4543      	cmp	r3, r8
 80085d8:	dcf1      	bgt.n	80085be <_printf_float+0x40e>
 80085da:	464b      	mov	r3, r9
 80085dc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80085e0:	e6dc      	b.n	800839c <_printf_float+0x1ec>
 80085e2:	f04f 0800 	mov.w	r8, #0
 80085e6:	f104 0a1a 	add.w	sl, r4, #26
 80085ea:	e7f2      	b.n	80085d2 <_printf_float+0x422>
 80085ec:	2301      	movs	r3, #1
 80085ee:	4642      	mov	r2, r8
 80085f0:	e7df      	b.n	80085b2 <_printf_float+0x402>
 80085f2:	2301      	movs	r3, #1
 80085f4:	464a      	mov	r2, r9
 80085f6:	4631      	mov	r1, r6
 80085f8:	4628      	mov	r0, r5
 80085fa:	47b8      	blx	r7
 80085fc:	3001      	adds	r0, #1
 80085fe:	f43f ae38 	beq.w	8008272 <_printf_float+0xc2>
 8008602:	f108 0801 	add.w	r8, r8, #1
 8008606:	68e3      	ldr	r3, [r4, #12]
 8008608:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800860a:	1a5b      	subs	r3, r3, r1
 800860c:	4543      	cmp	r3, r8
 800860e:	dcf0      	bgt.n	80085f2 <_printf_float+0x442>
 8008610:	e6fa      	b.n	8008408 <_printf_float+0x258>
 8008612:	f04f 0800 	mov.w	r8, #0
 8008616:	f104 0919 	add.w	r9, r4, #25
 800861a:	e7f4      	b.n	8008606 <_printf_float+0x456>

0800861c <_printf_common>:
 800861c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008620:	4616      	mov	r6, r2
 8008622:	4699      	mov	r9, r3
 8008624:	688a      	ldr	r2, [r1, #8]
 8008626:	690b      	ldr	r3, [r1, #16]
 8008628:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800862c:	4293      	cmp	r3, r2
 800862e:	bfb8      	it	lt
 8008630:	4613      	movlt	r3, r2
 8008632:	6033      	str	r3, [r6, #0]
 8008634:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008638:	4607      	mov	r7, r0
 800863a:	460c      	mov	r4, r1
 800863c:	b10a      	cbz	r2, 8008642 <_printf_common+0x26>
 800863e:	3301      	adds	r3, #1
 8008640:	6033      	str	r3, [r6, #0]
 8008642:	6823      	ldr	r3, [r4, #0]
 8008644:	0699      	lsls	r1, r3, #26
 8008646:	bf42      	ittt	mi
 8008648:	6833      	ldrmi	r3, [r6, #0]
 800864a:	3302      	addmi	r3, #2
 800864c:	6033      	strmi	r3, [r6, #0]
 800864e:	6825      	ldr	r5, [r4, #0]
 8008650:	f015 0506 	ands.w	r5, r5, #6
 8008654:	d106      	bne.n	8008664 <_printf_common+0x48>
 8008656:	f104 0a19 	add.w	sl, r4, #25
 800865a:	68e3      	ldr	r3, [r4, #12]
 800865c:	6832      	ldr	r2, [r6, #0]
 800865e:	1a9b      	subs	r3, r3, r2
 8008660:	42ab      	cmp	r3, r5
 8008662:	dc26      	bgt.n	80086b2 <_printf_common+0x96>
 8008664:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008668:	1e13      	subs	r3, r2, #0
 800866a:	6822      	ldr	r2, [r4, #0]
 800866c:	bf18      	it	ne
 800866e:	2301      	movne	r3, #1
 8008670:	0692      	lsls	r2, r2, #26
 8008672:	d42b      	bmi.n	80086cc <_printf_common+0xb0>
 8008674:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008678:	4649      	mov	r1, r9
 800867a:	4638      	mov	r0, r7
 800867c:	47c0      	blx	r8
 800867e:	3001      	adds	r0, #1
 8008680:	d01e      	beq.n	80086c0 <_printf_common+0xa4>
 8008682:	6823      	ldr	r3, [r4, #0]
 8008684:	68e5      	ldr	r5, [r4, #12]
 8008686:	6832      	ldr	r2, [r6, #0]
 8008688:	f003 0306 	and.w	r3, r3, #6
 800868c:	2b04      	cmp	r3, #4
 800868e:	bf08      	it	eq
 8008690:	1aad      	subeq	r5, r5, r2
 8008692:	68a3      	ldr	r3, [r4, #8]
 8008694:	6922      	ldr	r2, [r4, #16]
 8008696:	bf0c      	ite	eq
 8008698:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800869c:	2500      	movne	r5, #0
 800869e:	4293      	cmp	r3, r2
 80086a0:	bfc4      	itt	gt
 80086a2:	1a9b      	subgt	r3, r3, r2
 80086a4:	18ed      	addgt	r5, r5, r3
 80086a6:	2600      	movs	r6, #0
 80086a8:	341a      	adds	r4, #26
 80086aa:	42b5      	cmp	r5, r6
 80086ac:	d11a      	bne.n	80086e4 <_printf_common+0xc8>
 80086ae:	2000      	movs	r0, #0
 80086b0:	e008      	b.n	80086c4 <_printf_common+0xa8>
 80086b2:	2301      	movs	r3, #1
 80086b4:	4652      	mov	r2, sl
 80086b6:	4649      	mov	r1, r9
 80086b8:	4638      	mov	r0, r7
 80086ba:	47c0      	blx	r8
 80086bc:	3001      	adds	r0, #1
 80086be:	d103      	bne.n	80086c8 <_printf_common+0xac>
 80086c0:	f04f 30ff 	mov.w	r0, #4294967295
 80086c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086c8:	3501      	adds	r5, #1
 80086ca:	e7c6      	b.n	800865a <_printf_common+0x3e>
 80086cc:	18e1      	adds	r1, r4, r3
 80086ce:	1c5a      	adds	r2, r3, #1
 80086d0:	2030      	movs	r0, #48	; 0x30
 80086d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80086d6:	4422      	add	r2, r4
 80086d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80086dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80086e0:	3302      	adds	r3, #2
 80086e2:	e7c7      	b.n	8008674 <_printf_common+0x58>
 80086e4:	2301      	movs	r3, #1
 80086e6:	4622      	mov	r2, r4
 80086e8:	4649      	mov	r1, r9
 80086ea:	4638      	mov	r0, r7
 80086ec:	47c0      	blx	r8
 80086ee:	3001      	adds	r0, #1
 80086f0:	d0e6      	beq.n	80086c0 <_printf_common+0xa4>
 80086f2:	3601      	adds	r6, #1
 80086f4:	e7d9      	b.n	80086aa <_printf_common+0x8e>
	...

080086f8 <_printf_i>:
 80086f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086fc:	7e0f      	ldrb	r7, [r1, #24]
 80086fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008700:	2f78      	cmp	r7, #120	; 0x78
 8008702:	4691      	mov	r9, r2
 8008704:	4680      	mov	r8, r0
 8008706:	460c      	mov	r4, r1
 8008708:	469a      	mov	sl, r3
 800870a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800870e:	d807      	bhi.n	8008720 <_printf_i+0x28>
 8008710:	2f62      	cmp	r7, #98	; 0x62
 8008712:	d80a      	bhi.n	800872a <_printf_i+0x32>
 8008714:	2f00      	cmp	r7, #0
 8008716:	f000 80d8 	beq.w	80088ca <_printf_i+0x1d2>
 800871a:	2f58      	cmp	r7, #88	; 0x58
 800871c:	f000 80a3 	beq.w	8008866 <_printf_i+0x16e>
 8008720:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008724:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008728:	e03a      	b.n	80087a0 <_printf_i+0xa8>
 800872a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800872e:	2b15      	cmp	r3, #21
 8008730:	d8f6      	bhi.n	8008720 <_printf_i+0x28>
 8008732:	a101      	add	r1, pc, #4	; (adr r1, 8008738 <_printf_i+0x40>)
 8008734:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008738:	08008791 	.word	0x08008791
 800873c:	080087a5 	.word	0x080087a5
 8008740:	08008721 	.word	0x08008721
 8008744:	08008721 	.word	0x08008721
 8008748:	08008721 	.word	0x08008721
 800874c:	08008721 	.word	0x08008721
 8008750:	080087a5 	.word	0x080087a5
 8008754:	08008721 	.word	0x08008721
 8008758:	08008721 	.word	0x08008721
 800875c:	08008721 	.word	0x08008721
 8008760:	08008721 	.word	0x08008721
 8008764:	080088b1 	.word	0x080088b1
 8008768:	080087d5 	.word	0x080087d5
 800876c:	08008893 	.word	0x08008893
 8008770:	08008721 	.word	0x08008721
 8008774:	08008721 	.word	0x08008721
 8008778:	080088d3 	.word	0x080088d3
 800877c:	08008721 	.word	0x08008721
 8008780:	080087d5 	.word	0x080087d5
 8008784:	08008721 	.word	0x08008721
 8008788:	08008721 	.word	0x08008721
 800878c:	0800889b 	.word	0x0800889b
 8008790:	682b      	ldr	r3, [r5, #0]
 8008792:	1d1a      	adds	r2, r3, #4
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	602a      	str	r2, [r5, #0]
 8008798:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800879c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80087a0:	2301      	movs	r3, #1
 80087a2:	e0a3      	b.n	80088ec <_printf_i+0x1f4>
 80087a4:	6820      	ldr	r0, [r4, #0]
 80087a6:	6829      	ldr	r1, [r5, #0]
 80087a8:	0606      	lsls	r6, r0, #24
 80087aa:	f101 0304 	add.w	r3, r1, #4
 80087ae:	d50a      	bpl.n	80087c6 <_printf_i+0xce>
 80087b0:	680e      	ldr	r6, [r1, #0]
 80087b2:	602b      	str	r3, [r5, #0]
 80087b4:	2e00      	cmp	r6, #0
 80087b6:	da03      	bge.n	80087c0 <_printf_i+0xc8>
 80087b8:	232d      	movs	r3, #45	; 0x2d
 80087ba:	4276      	negs	r6, r6
 80087bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087c0:	485e      	ldr	r0, [pc, #376]	; (800893c <_printf_i+0x244>)
 80087c2:	230a      	movs	r3, #10
 80087c4:	e019      	b.n	80087fa <_printf_i+0x102>
 80087c6:	680e      	ldr	r6, [r1, #0]
 80087c8:	602b      	str	r3, [r5, #0]
 80087ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80087ce:	bf18      	it	ne
 80087d0:	b236      	sxthne	r6, r6
 80087d2:	e7ef      	b.n	80087b4 <_printf_i+0xbc>
 80087d4:	682b      	ldr	r3, [r5, #0]
 80087d6:	6820      	ldr	r0, [r4, #0]
 80087d8:	1d19      	adds	r1, r3, #4
 80087da:	6029      	str	r1, [r5, #0]
 80087dc:	0601      	lsls	r1, r0, #24
 80087de:	d501      	bpl.n	80087e4 <_printf_i+0xec>
 80087e0:	681e      	ldr	r6, [r3, #0]
 80087e2:	e002      	b.n	80087ea <_printf_i+0xf2>
 80087e4:	0646      	lsls	r6, r0, #25
 80087e6:	d5fb      	bpl.n	80087e0 <_printf_i+0xe8>
 80087e8:	881e      	ldrh	r6, [r3, #0]
 80087ea:	4854      	ldr	r0, [pc, #336]	; (800893c <_printf_i+0x244>)
 80087ec:	2f6f      	cmp	r7, #111	; 0x6f
 80087ee:	bf0c      	ite	eq
 80087f0:	2308      	moveq	r3, #8
 80087f2:	230a      	movne	r3, #10
 80087f4:	2100      	movs	r1, #0
 80087f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80087fa:	6865      	ldr	r5, [r4, #4]
 80087fc:	60a5      	str	r5, [r4, #8]
 80087fe:	2d00      	cmp	r5, #0
 8008800:	bfa2      	ittt	ge
 8008802:	6821      	ldrge	r1, [r4, #0]
 8008804:	f021 0104 	bicge.w	r1, r1, #4
 8008808:	6021      	strge	r1, [r4, #0]
 800880a:	b90e      	cbnz	r6, 8008810 <_printf_i+0x118>
 800880c:	2d00      	cmp	r5, #0
 800880e:	d04d      	beq.n	80088ac <_printf_i+0x1b4>
 8008810:	4615      	mov	r5, r2
 8008812:	fbb6 f1f3 	udiv	r1, r6, r3
 8008816:	fb03 6711 	mls	r7, r3, r1, r6
 800881a:	5dc7      	ldrb	r7, [r0, r7]
 800881c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008820:	4637      	mov	r7, r6
 8008822:	42bb      	cmp	r3, r7
 8008824:	460e      	mov	r6, r1
 8008826:	d9f4      	bls.n	8008812 <_printf_i+0x11a>
 8008828:	2b08      	cmp	r3, #8
 800882a:	d10b      	bne.n	8008844 <_printf_i+0x14c>
 800882c:	6823      	ldr	r3, [r4, #0]
 800882e:	07de      	lsls	r6, r3, #31
 8008830:	d508      	bpl.n	8008844 <_printf_i+0x14c>
 8008832:	6923      	ldr	r3, [r4, #16]
 8008834:	6861      	ldr	r1, [r4, #4]
 8008836:	4299      	cmp	r1, r3
 8008838:	bfde      	ittt	le
 800883a:	2330      	movle	r3, #48	; 0x30
 800883c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008840:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008844:	1b52      	subs	r2, r2, r5
 8008846:	6122      	str	r2, [r4, #16]
 8008848:	f8cd a000 	str.w	sl, [sp]
 800884c:	464b      	mov	r3, r9
 800884e:	aa03      	add	r2, sp, #12
 8008850:	4621      	mov	r1, r4
 8008852:	4640      	mov	r0, r8
 8008854:	f7ff fee2 	bl	800861c <_printf_common>
 8008858:	3001      	adds	r0, #1
 800885a:	d14c      	bne.n	80088f6 <_printf_i+0x1fe>
 800885c:	f04f 30ff 	mov.w	r0, #4294967295
 8008860:	b004      	add	sp, #16
 8008862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008866:	4835      	ldr	r0, [pc, #212]	; (800893c <_printf_i+0x244>)
 8008868:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800886c:	6829      	ldr	r1, [r5, #0]
 800886e:	6823      	ldr	r3, [r4, #0]
 8008870:	f851 6b04 	ldr.w	r6, [r1], #4
 8008874:	6029      	str	r1, [r5, #0]
 8008876:	061d      	lsls	r5, r3, #24
 8008878:	d514      	bpl.n	80088a4 <_printf_i+0x1ac>
 800887a:	07df      	lsls	r7, r3, #31
 800887c:	bf44      	itt	mi
 800887e:	f043 0320 	orrmi.w	r3, r3, #32
 8008882:	6023      	strmi	r3, [r4, #0]
 8008884:	b91e      	cbnz	r6, 800888e <_printf_i+0x196>
 8008886:	6823      	ldr	r3, [r4, #0]
 8008888:	f023 0320 	bic.w	r3, r3, #32
 800888c:	6023      	str	r3, [r4, #0]
 800888e:	2310      	movs	r3, #16
 8008890:	e7b0      	b.n	80087f4 <_printf_i+0xfc>
 8008892:	6823      	ldr	r3, [r4, #0]
 8008894:	f043 0320 	orr.w	r3, r3, #32
 8008898:	6023      	str	r3, [r4, #0]
 800889a:	2378      	movs	r3, #120	; 0x78
 800889c:	4828      	ldr	r0, [pc, #160]	; (8008940 <_printf_i+0x248>)
 800889e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80088a2:	e7e3      	b.n	800886c <_printf_i+0x174>
 80088a4:	0659      	lsls	r1, r3, #25
 80088a6:	bf48      	it	mi
 80088a8:	b2b6      	uxthmi	r6, r6
 80088aa:	e7e6      	b.n	800887a <_printf_i+0x182>
 80088ac:	4615      	mov	r5, r2
 80088ae:	e7bb      	b.n	8008828 <_printf_i+0x130>
 80088b0:	682b      	ldr	r3, [r5, #0]
 80088b2:	6826      	ldr	r6, [r4, #0]
 80088b4:	6961      	ldr	r1, [r4, #20]
 80088b6:	1d18      	adds	r0, r3, #4
 80088b8:	6028      	str	r0, [r5, #0]
 80088ba:	0635      	lsls	r5, r6, #24
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	d501      	bpl.n	80088c4 <_printf_i+0x1cc>
 80088c0:	6019      	str	r1, [r3, #0]
 80088c2:	e002      	b.n	80088ca <_printf_i+0x1d2>
 80088c4:	0670      	lsls	r0, r6, #25
 80088c6:	d5fb      	bpl.n	80088c0 <_printf_i+0x1c8>
 80088c8:	8019      	strh	r1, [r3, #0]
 80088ca:	2300      	movs	r3, #0
 80088cc:	6123      	str	r3, [r4, #16]
 80088ce:	4615      	mov	r5, r2
 80088d0:	e7ba      	b.n	8008848 <_printf_i+0x150>
 80088d2:	682b      	ldr	r3, [r5, #0]
 80088d4:	1d1a      	adds	r2, r3, #4
 80088d6:	602a      	str	r2, [r5, #0]
 80088d8:	681d      	ldr	r5, [r3, #0]
 80088da:	6862      	ldr	r2, [r4, #4]
 80088dc:	2100      	movs	r1, #0
 80088de:	4628      	mov	r0, r5
 80088e0:	f7f7 fc7e 	bl	80001e0 <memchr>
 80088e4:	b108      	cbz	r0, 80088ea <_printf_i+0x1f2>
 80088e6:	1b40      	subs	r0, r0, r5
 80088e8:	6060      	str	r0, [r4, #4]
 80088ea:	6863      	ldr	r3, [r4, #4]
 80088ec:	6123      	str	r3, [r4, #16]
 80088ee:	2300      	movs	r3, #0
 80088f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088f4:	e7a8      	b.n	8008848 <_printf_i+0x150>
 80088f6:	6923      	ldr	r3, [r4, #16]
 80088f8:	462a      	mov	r2, r5
 80088fa:	4649      	mov	r1, r9
 80088fc:	4640      	mov	r0, r8
 80088fe:	47d0      	blx	sl
 8008900:	3001      	adds	r0, #1
 8008902:	d0ab      	beq.n	800885c <_printf_i+0x164>
 8008904:	6823      	ldr	r3, [r4, #0]
 8008906:	079b      	lsls	r3, r3, #30
 8008908:	d413      	bmi.n	8008932 <_printf_i+0x23a>
 800890a:	68e0      	ldr	r0, [r4, #12]
 800890c:	9b03      	ldr	r3, [sp, #12]
 800890e:	4298      	cmp	r0, r3
 8008910:	bfb8      	it	lt
 8008912:	4618      	movlt	r0, r3
 8008914:	e7a4      	b.n	8008860 <_printf_i+0x168>
 8008916:	2301      	movs	r3, #1
 8008918:	4632      	mov	r2, r6
 800891a:	4649      	mov	r1, r9
 800891c:	4640      	mov	r0, r8
 800891e:	47d0      	blx	sl
 8008920:	3001      	adds	r0, #1
 8008922:	d09b      	beq.n	800885c <_printf_i+0x164>
 8008924:	3501      	adds	r5, #1
 8008926:	68e3      	ldr	r3, [r4, #12]
 8008928:	9903      	ldr	r1, [sp, #12]
 800892a:	1a5b      	subs	r3, r3, r1
 800892c:	42ab      	cmp	r3, r5
 800892e:	dcf2      	bgt.n	8008916 <_printf_i+0x21e>
 8008930:	e7eb      	b.n	800890a <_printf_i+0x212>
 8008932:	2500      	movs	r5, #0
 8008934:	f104 0619 	add.w	r6, r4, #25
 8008938:	e7f5      	b.n	8008926 <_printf_i+0x22e>
 800893a:	bf00      	nop
 800893c:	08010402 	.word	0x08010402
 8008940:	08010413 	.word	0x08010413

08008944 <_scanf_float>:
 8008944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008948:	b087      	sub	sp, #28
 800894a:	4617      	mov	r7, r2
 800894c:	9303      	str	r3, [sp, #12]
 800894e:	688b      	ldr	r3, [r1, #8]
 8008950:	1e5a      	subs	r2, r3, #1
 8008952:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008956:	bf83      	ittte	hi
 8008958:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800895c:	195b      	addhi	r3, r3, r5
 800895e:	9302      	strhi	r3, [sp, #8]
 8008960:	2300      	movls	r3, #0
 8008962:	bf86      	itte	hi
 8008964:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008968:	608b      	strhi	r3, [r1, #8]
 800896a:	9302      	strls	r3, [sp, #8]
 800896c:	680b      	ldr	r3, [r1, #0]
 800896e:	468b      	mov	fp, r1
 8008970:	2500      	movs	r5, #0
 8008972:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008976:	f84b 3b1c 	str.w	r3, [fp], #28
 800897a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800897e:	4680      	mov	r8, r0
 8008980:	460c      	mov	r4, r1
 8008982:	465e      	mov	r6, fp
 8008984:	46aa      	mov	sl, r5
 8008986:	46a9      	mov	r9, r5
 8008988:	9501      	str	r5, [sp, #4]
 800898a:	68a2      	ldr	r2, [r4, #8]
 800898c:	b152      	cbz	r2, 80089a4 <_scanf_float+0x60>
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	2b4e      	cmp	r3, #78	; 0x4e
 8008994:	d864      	bhi.n	8008a60 <_scanf_float+0x11c>
 8008996:	2b40      	cmp	r3, #64	; 0x40
 8008998:	d83c      	bhi.n	8008a14 <_scanf_float+0xd0>
 800899a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800899e:	b2c8      	uxtb	r0, r1
 80089a0:	280e      	cmp	r0, #14
 80089a2:	d93a      	bls.n	8008a1a <_scanf_float+0xd6>
 80089a4:	f1b9 0f00 	cmp.w	r9, #0
 80089a8:	d003      	beq.n	80089b2 <_scanf_float+0x6e>
 80089aa:	6823      	ldr	r3, [r4, #0]
 80089ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089b0:	6023      	str	r3, [r4, #0]
 80089b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089b6:	f1ba 0f01 	cmp.w	sl, #1
 80089ba:	f200 8113 	bhi.w	8008be4 <_scanf_float+0x2a0>
 80089be:	455e      	cmp	r6, fp
 80089c0:	f200 8105 	bhi.w	8008bce <_scanf_float+0x28a>
 80089c4:	2501      	movs	r5, #1
 80089c6:	4628      	mov	r0, r5
 80089c8:	b007      	add	sp, #28
 80089ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ce:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80089d2:	2a0d      	cmp	r2, #13
 80089d4:	d8e6      	bhi.n	80089a4 <_scanf_float+0x60>
 80089d6:	a101      	add	r1, pc, #4	; (adr r1, 80089dc <_scanf_float+0x98>)
 80089d8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80089dc:	08008b1b 	.word	0x08008b1b
 80089e0:	080089a5 	.word	0x080089a5
 80089e4:	080089a5 	.word	0x080089a5
 80089e8:	080089a5 	.word	0x080089a5
 80089ec:	08008b7b 	.word	0x08008b7b
 80089f0:	08008b53 	.word	0x08008b53
 80089f4:	080089a5 	.word	0x080089a5
 80089f8:	080089a5 	.word	0x080089a5
 80089fc:	08008b29 	.word	0x08008b29
 8008a00:	080089a5 	.word	0x080089a5
 8008a04:	080089a5 	.word	0x080089a5
 8008a08:	080089a5 	.word	0x080089a5
 8008a0c:	080089a5 	.word	0x080089a5
 8008a10:	08008ae1 	.word	0x08008ae1
 8008a14:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008a18:	e7db      	b.n	80089d2 <_scanf_float+0x8e>
 8008a1a:	290e      	cmp	r1, #14
 8008a1c:	d8c2      	bhi.n	80089a4 <_scanf_float+0x60>
 8008a1e:	a001      	add	r0, pc, #4	; (adr r0, 8008a24 <_scanf_float+0xe0>)
 8008a20:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008a24:	08008ad3 	.word	0x08008ad3
 8008a28:	080089a5 	.word	0x080089a5
 8008a2c:	08008ad3 	.word	0x08008ad3
 8008a30:	08008b67 	.word	0x08008b67
 8008a34:	080089a5 	.word	0x080089a5
 8008a38:	08008a81 	.word	0x08008a81
 8008a3c:	08008abd 	.word	0x08008abd
 8008a40:	08008abd 	.word	0x08008abd
 8008a44:	08008abd 	.word	0x08008abd
 8008a48:	08008abd 	.word	0x08008abd
 8008a4c:	08008abd 	.word	0x08008abd
 8008a50:	08008abd 	.word	0x08008abd
 8008a54:	08008abd 	.word	0x08008abd
 8008a58:	08008abd 	.word	0x08008abd
 8008a5c:	08008abd 	.word	0x08008abd
 8008a60:	2b6e      	cmp	r3, #110	; 0x6e
 8008a62:	d809      	bhi.n	8008a78 <_scanf_float+0x134>
 8008a64:	2b60      	cmp	r3, #96	; 0x60
 8008a66:	d8b2      	bhi.n	80089ce <_scanf_float+0x8a>
 8008a68:	2b54      	cmp	r3, #84	; 0x54
 8008a6a:	d077      	beq.n	8008b5c <_scanf_float+0x218>
 8008a6c:	2b59      	cmp	r3, #89	; 0x59
 8008a6e:	d199      	bne.n	80089a4 <_scanf_float+0x60>
 8008a70:	2d07      	cmp	r5, #7
 8008a72:	d197      	bne.n	80089a4 <_scanf_float+0x60>
 8008a74:	2508      	movs	r5, #8
 8008a76:	e029      	b.n	8008acc <_scanf_float+0x188>
 8008a78:	2b74      	cmp	r3, #116	; 0x74
 8008a7a:	d06f      	beq.n	8008b5c <_scanf_float+0x218>
 8008a7c:	2b79      	cmp	r3, #121	; 0x79
 8008a7e:	e7f6      	b.n	8008a6e <_scanf_float+0x12a>
 8008a80:	6821      	ldr	r1, [r4, #0]
 8008a82:	05c8      	lsls	r0, r1, #23
 8008a84:	d51a      	bpl.n	8008abc <_scanf_float+0x178>
 8008a86:	9b02      	ldr	r3, [sp, #8]
 8008a88:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008a8c:	6021      	str	r1, [r4, #0]
 8008a8e:	f109 0901 	add.w	r9, r9, #1
 8008a92:	b11b      	cbz	r3, 8008a9c <_scanf_float+0x158>
 8008a94:	3b01      	subs	r3, #1
 8008a96:	3201      	adds	r2, #1
 8008a98:	9302      	str	r3, [sp, #8]
 8008a9a:	60a2      	str	r2, [r4, #8]
 8008a9c:	68a3      	ldr	r3, [r4, #8]
 8008a9e:	3b01      	subs	r3, #1
 8008aa0:	60a3      	str	r3, [r4, #8]
 8008aa2:	6923      	ldr	r3, [r4, #16]
 8008aa4:	3301      	adds	r3, #1
 8008aa6:	6123      	str	r3, [r4, #16]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	607b      	str	r3, [r7, #4]
 8008ab0:	f340 8084 	ble.w	8008bbc <_scanf_float+0x278>
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	3301      	adds	r3, #1
 8008ab8:	603b      	str	r3, [r7, #0]
 8008aba:	e766      	b.n	800898a <_scanf_float+0x46>
 8008abc:	eb1a 0f05 	cmn.w	sl, r5
 8008ac0:	f47f af70 	bne.w	80089a4 <_scanf_float+0x60>
 8008ac4:	6822      	ldr	r2, [r4, #0]
 8008ac6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008aca:	6022      	str	r2, [r4, #0]
 8008acc:	f806 3b01 	strb.w	r3, [r6], #1
 8008ad0:	e7e4      	b.n	8008a9c <_scanf_float+0x158>
 8008ad2:	6822      	ldr	r2, [r4, #0]
 8008ad4:	0610      	lsls	r0, r2, #24
 8008ad6:	f57f af65 	bpl.w	80089a4 <_scanf_float+0x60>
 8008ada:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008ade:	e7f4      	b.n	8008aca <_scanf_float+0x186>
 8008ae0:	f1ba 0f00 	cmp.w	sl, #0
 8008ae4:	d10e      	bne.n	8008b04 <_scanf_float+0x1c0>
 8008ae6:	f1b9 0f00 	cmp.w	r9, #0
 8008aea:	d10e      	bne.n	8008b0a <_scanf_float+0x1c6>
 8008aec:	6822      	ldr	r2, [r4, #0]
 8008aee:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008af2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008af6:	d108      	bne.n	8008b0a <_scanf_float+0x1c6>
 8008af8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008afc:	6022      	str	r2, [r4, #0]
 8008afe:	f04f 0a01 	mov.w	sl, #1
 8008b02:	e7e3      	b.n	8008acc <_scanf_float+0x188>
 8008b04:	f1ba 0f02 	cmp.w	sl, #2
 8008b08:	d055      	beq.n	8008bb6 <_scanf_float+0x272>
 8008b0a:	2d01      	cmp	r5, #1
 8008b0c:	d002      	beq.n	8008b14 <_scanf_float+0x1d0>
 8008b0e:	2d04      	cmp	r5, #4
 8008b10:	f47f af48 	bne.w	80089a4 <_scanf_float+0x60>
 8008b14:	3501      	adds	r5, #1
 8008b16:	b2ed      	uxtb	r5, r5
 8008b18:	e7d8      	b.n	8008acc <_scanf_float+0x188>
 8008b1a:	f1ba 0f01 	cmp.w	sl, #1
 8008b1e:	f47f af41 	bne.w	80089a4 <_scanf_float+0x60>
 8008b22:	f04f 0a02 	mov.w	sl, #2
 8008b26:	e7d1      	b.n	8008acc <_scanf_float+0x188>
 8008b28:	b97d      	cbnz	r5, 8008b4a <_scanf_float+0x206>
 8008b2a:	f1b9 0f00 	cmp.w	r9, #0
 8008b2e:	f47f af3c 	bne.w	80089aa <_scanf_float+0x66>
 8008b32:	6822      	ldr	r2, [r4, #0]
 8008b34:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008b38:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008b3c:	f47f af39 	bne.w	80089b2 <_scanf_float+0x6e>
 8008b40:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008b44:	6022      	str	r2, [r4, #0]
 8008b46:	2501      	movs	r5, #1
 8008b48:	e7c0      	b.n	8008acc <_scanf_float+0x188>
 8008b4a:	2d03      	cmp	r5, #3
 8008b4c:	d0e2      	beq.n	8008b14 <_scanf_float+0x1d0>
 8008b4e:	2d05      	cmp	r5, #5
 8008b50:	e7de      	b.n	8008b10 <_scanf_float+0x1cc>
 8008b52:	2d02      	cmp	r5, #2
 8008b54:	f47f af26 	bne.w	80089a4 <_scanf_float+0x60>
 8008b58:	2503      	movs	r5, #3
 8008b5a:	e7b7      	b.n	8008acc <_scanf_float+0x188>
 8008b5c:	2d06      	cmp	r5, #6
 8008b5e:	f47f af21 	bne.w	80089a4 <_scanf_float+0x60>
 8008b62:	2507      	movs	r5, #7
 8008b64:	e7b2      	b.n	8008acc <_scanf_float+0x188>
 8008b66:	6822      	ldr	r2, [r4, #0]
 8008b68:	0591      	lsls	r1, r2, #22
 8008b6a:	f57f af1b 	bpl.w	80089a4 <_scanf_float+0x60>
 8008b6e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008b72:	6022      	str	r2, [r4, #0]
 8008b74:	f8cd 9004 	str.w	r9, [sp, #4]
 8008b78:	e7a8      	b.n	8008acc <_scanf_float+0x188>
 8008b7a:	6822      	ldr	r2, [r4, #0]
 8008b7c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008b80:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008b84:	d006      	beq.n	8008b94 <_scanf_float+0x250>
 8008b86:	0550      	lsls	r0, r2, #21
 8008b88:	f57f af0c 	bpl.w	80089a4 <_scanf_float+0x60>
 8008b8c:	f1b9 0f00 	cmp.w	r9, #0
 8008b90:	f43f af0f 	beq.w	80089b2 <_scanf_float+0x6e>
 8008b94:	0591      	lsls	r1, r2, #22
 8008b96:	bf58      	it	pl
 8008b98:	9901      	ldrpl	r1, [sp, #4]
 8008b9a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008b9e:	bf58      	it	pl
 8008ba0:	eba9 0101 	subpl.w	r1, r9, r1
 8008ba4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008ba8:	bf58      	it	pl
 8008baa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008bae:	6022      	str	r2, [r4, #0]
 8008bb0:	f04f 0900 	mov.w	r9, #0
 8008bb4:	e78a      	b.n	8008acc <_scanf_float+0x188>
 8008bb6:	f04f 0a03 	mov.w	sl, #3
 8008bba:	e787      	b.n	8008acc <_scanf_float+0x188>
 8008bbc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008bc0:	4639      	mov	r1, r7
 8008bc2:	4640      	mov	r0, r8
 8008bc4:	4798      	blx	r3
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	f43f aedf 	beq.w	800898a <_scanf_float+0x46>
 8008bcc:	e6ea      	b.n	80089a4 <_scanf_float+0x60>
 8008bce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008bd2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008bd6:	463a      	mov	r2, r7
 8008bd8:	4640      	mov	r0, r8
 8008bda:	4798      	blx	r3
 8008bdc:	6923      	ldr	r3, [r4, #16]
 8008bde:	3b01      	subs	r3, #1
 8008be0:	6123      	str	r3, [r4, #16]
 8008be2:	e6ec      	b.n	80089be <_scanf_float+0x7a>
 8008be4:	1e6b      	subs	r3, r5, #1
 8008be6:	2b06      	cmp	r3, #6
 8008be8:	d825      	bhi.n	8008c36 <_scanf_float+0x2f2>
 8008bea:	2d02      	cmp	r5, #2
 8008bec:	d836      	bhi.n	8008c5c <_scanf_float+0x318>
 8008bee:	455e      	cmp	r6, fp
 8008bf0:	f67f aee8 	bls.w	80089c4 <_scanf_float+0x80>
 8008bf4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008bf8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008bfc:	463a      	mov	r2, r7
 8008bfe:	4640      	mov	r0, r8
 8008c00:	4798      	blx	r3
 8008c02:	6923      	ldr	r3, [r4, #16]
 8008c04:	3b01      	subs	r3, #1
 8008c06:	6123      	str	r3, [r4, #16]
 8008c08:	e7f1      	b.n	8008bee <_scanf_float+0x2aa>
 8008c0a:	9802      	ldr	r0, [sp, #8]
 8008c0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c10:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008c14:	9002      	str	r0, [sp, #8]
 8008c16:	463a      	mov	r2, r7
 8008c18:	4640      	mov	r0, r8
 8008c1a:	4798      	blx	r3
 8008c1c:	6923      	ldr	r3, [r4, #16]
 8008c1e:	3b01      	subs	r3, #1
 8008c20:	6123      	str	r3, [r4, #16]
 8008c22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c26:	fa5f fa8a 	uxtb.w	sl, sl
 8008c2a:	f1ba 0f02 	cmp.w	sl, #2
 8008c2e:	d1ec      	bne.n	8008c0a <_scanf_float+0x2c6>
 8008c30:	3d03      	subs	r5, #3
 8008c32:	b2ed      	uxtb	r5, r5
 8008c34:	1b76      	subs	r6, r6, r5
 8008c36:	6823      	ldr	r3, [r4, #0]
 8008c38:	05da      	lsls	r2, r3, #23
 8008c3a:	d52f      	bpl.n	8008c9c <_scanf_float+0x358>
 8008c3c:	055b      	lsls	r3, r3, #21
 8008c3e:	d510      	bpl.n	8008c62 <_scanf_float+0x31e>
 8008c40:	455e      	cmp	r6, fp
 8008c42:	f67f aebf 	bls.w	80089c4 <_scanf_float+0x80>
 8008c46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c4e:	463a      	mov	r2, r7
 8008c50:	4640      	mov	r0, r8
 8008c52:	4798      	blx	r3
 8008c54:	6923      	ldr	r3, [r4, #16]
 8008c56:	3b01      	subs	r3, #1
 8008c58:	6123      	str	r3, [r4, #16]
 8008c5a:	e7f1      	b.n	8008c40 <_scanf_float+0x2fc>
 8008c5c:	46aa      	mov	sl, r5
 8008c5e:	9602      	str	r6, [sp, #8]
 8008c60:	e7df      	b.n	8008c22 <_scanf_float+0x2de>
 8008c62:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008c66:	6923      	ldr	r3, [r4, #16]
 8008c68:	2965      	cmp	r1, #101	; 0x65
 8008c6a:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c6e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008c72:	6123      	str	r3, [r4, #16]
 8008c74:	d00c      	beq.n	8008c90 <_scanf_float+0x34c>
 8008c76:	2945      	cmp	r1, #69	; 0x45
 8008c78:	d00a      	beq.n	8008c90 <_scanf_float+0x34c>
 8008c7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c7e:	463a      	mov	r2, r7
 8008c80:	4640      	mov	r0, r8
 8008c82:	4798      	blx	r3
 8008c84:	6923      	ldr	r3, [r4, #16]
 8008c86:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008c8a:	3b01      	subs	r3, #1
 8008c8c:	1eb5      	subs	r5, r6, #2
 8008c8e:	6123      	str	r3, [r4, #16]
 8008c90:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c94:	463a      	mov	r2, r7
 8008c96:	4640      	mov	r0, r8
 8008c98:	4798      	blx	r3
 8008c9a:	462e      	mov	r6, r5
 8008c9c:	6825      	ldr	r5, [r4, #0]
 8008c9e:	f015 0510 	ands.w	r5, r5, #16
 8008ca2:	d159      	bne.n	8008d58 <_scanf_float+0x414>
 8008ca4:	7035      	strb	r5, [r6, #0]
 8008ca6:	6823      	ldr	r3, [r4, #0]
 8008ca8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008cac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cb0:	d11b      	bne.n	8008cea <_scanf_float+0x3a6>
 8008cb2:	9b01      	ldr	r3, [sp, #4]
 8008cb4:	454b      	cmp	r3, r9
 8008cb6:	eba3 0209 	sub.w	r2, r3, r9
 8008cba:	d123      	bne.n	8008d04 <_scanf_float+0x3c0>
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	4659      	mov	r1, fp
 8008cc0:	4640      	mov	r0, r8
 8008cc2:	f000 fe9f 	bl	8009a04 <_strtod_r>
 8008cc6:	6822      	ldr	r2, [r4, #0]
 8008cc8:	9b03      	ldr	r3, [sp, #12]
 8008cca:	f012 0f02 	tst.w	r2, #2
 8008cce:	ec57 6b10 	vmov	r6, r7, d0
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	d021      	beq.n	8008d1a <_scanf_float+0x3d6>
 8008cd6:	9903      	ldr	r1, [sp, #12]
 8008cd8:	1d1a      	adds	r2, r3, #4
 8008cda:	600a      	str	r2, [r1, #0]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	e9c3 6700 	strd	r6, r7, [r3]
 8008ce2:	68e3      	ldr	r3, [r4, #12]
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	60e3      	str	r3, [r4, #12]
 8008ce8:	e66d      	b.n	80089c6 <_scanf_float+0x82>
 8008cea:	9b04      	ldr	r3, [sp, #16]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d0e5      	beq.n	8008cbc <_scanf_float+0x378>
 8008cf0:	9905      	ldr	r1, [sp, #20]
 8008cf2:	230a      	movs	r3, #10
 8008cf4:	462a      	mov	r2, r5
 8008cf6:	3101      	adds	r1, #1
 8008cf8:	4640      	mov	r0, r8
 8008cfa:	f000 ff0b 	bl	8009b14 <_strtol_r>
 8008cfe:	9b04      	ldr	r3, [sp, #16]
 8008d00:	9e05      	ldr	r6, [sp, #20]
 8008d02:	1ac2      	subs	r2, r0, r3
 8008d04:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008d08:	429e      	cmp	r6, r3
 8008d0a:	bf28      	it	cs
 8008d0c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008d10:	4912      	ldr	r1, [pc, #72]	; (8008d5c <_scanf_float+0x418>)
 8008d12:	4630      	mov	r0, r6
 8008d14:	f000 f82c 	bl	8008d70 <siprintf>
 8008d18:	e7d0      	b.n	8008cbc <_scanf_float+0x378>
 8008d1a:	9903      	ldr	r1, [sp, #12]
 8008d1c:	f012 0f04 	tst.w	r2, #4
 8008d20:	f103 0204 	add.w	r2, r3, #4
 8008d24:	600a      	str	r2, [r1, #0]
 8008d26:	d1d9      	bne.n	8008cdc <_scanf_float+0x398>
 8008d28:	f8d3 8000 	ldr.w	r8, [r3]
 8008d2c:	ee10 2a10 	vmov	r2, s0
 8008d30:	ee10 0a10 	vmov	r0, s0
 8008d34:	463b      	mov	r3, r7
 8008d36:	4639      	mov	r1, r7
 8008d38:	f7f7 fef8 	bl	8000b2c <__aeabi_dcmpun>
 8008d3c:	b128      	cbz	r0, 8008d4a <_scanf_float+0x406>
 8008d3e:	4808      	ldr	r0, [pc, #32]	; (8008d60 <_scanf_float+0x41c>)
 8008d40:	f000 f810 	bl	8008d64 <nanf>
 8008d44:	ed88 0a00 	vstr	s0, [r8]
 8008d48:	e7cb      	b.n	8008ce2 <_scanf_float+0x39e>
 8008d4a:	4630      	mov	r0, r6
 8008d4c:	4639      	mov	r1, r7
 8008d4e:	f7f7 ff4b 	bl	8000be8 <__aeabi_d2f>
 8008d52:	f8c8 0000 	str.w	r0, [r8]
 8008d56:	e7c4      	b.n	8008ce2 <_scanf_float+0x39e>
 8008d58:	2500      	movs	r5, #0
 8008d5a:	e634      	b.n	80089c6 <_scanf_float+0x82>
 8008d5c:	08010424 	.word	0x08010424
 8008d60:	0801037b 	.word	0x0801037b

08008d64 <nanf>:
 8008d64:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008d6c <nanf+0x8>
 8008d68:	4770      	bx	lr
 8008d6a:	bf00      	nop
 8008d6c:	7fc00000 	.word	0x7fc00000

08008d70 <siprintf>:
 8008d70:	b40e      	push	{r1, r2, r3}
 8008d72:	b500      	push	{lr}
 8008d74:	b09c      	sub	sp, #112	; 0x70
 8008d76:	ab1d      	add	r3, sp, #116	; 0x74
 8008d78:	9002      	str	r0, [sp, #8]
 8008d7a:	9006      	str	r0, [sp, #24]
 8008d7c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008d80:	4809      	ldr	r0, [pc, #36]	; (8008da8 <siprintf+0x38>)
 8008d82:	9107      	str	r1, [sp, #28]
 8008d84:	9104      	str	r1, [sp, #16]
 8008d86:	4909      	ldr	r1, [pc, #36]	; (8008dac <siprintf+0x3c>)
 8008d88:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d8c:	9105      	str	r1, [sp, #20]
 8008d8e:	6800      	ldr	r0, [r0, #0]
 8008d90:	9301      	str	r3, [sp, #4]
 8008d92:	a902      	add	r1, sp, #8
 8008d94:	f002 feea 	bl	800bb6c <_svfiprintf_r>
 8008d98:	9b02      	ldr	r3, [sp, #8]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	701a      	strb	r2, [r3, #0]
 8008d9e:	b01c      	add	sp, #112	; 0x70
 8008da0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008da4:	b003      	add	sp, #12
 8008da6:	4770      	bx	lr
 8008da8:	20000100 	.word	0x20000100
 8008dac:	ffff0208 	.word	0xffff0208

08008db0 <strcpy>:
 8008db0:	4603      	mov	r3, r0
 8008db2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008db6:	f803 2b01 	strb.w	r2, [r3], #1
 8008dba:	2a00      	cmp	r2, #0
 8008dbc:	d1f9      	bne.n	8008db2 <strcpy+0x2>
 8008dbe:	4770      	bx	lr

08008dc0 <sulp>:
 8008dc0:	b570      	push	{r4, r5, r6, lr}
 8008dc2:	4604      	mov	r4, r0
 8008dc4:	460d      	mov	r5, r1
 8008dc6:	ec45 4b10 	vmov	d0, r4, r5
 8008dca:	4616      	mov	r6, r2
 8008dcc:	f002 fc2c 	bl	800b628 <__ulp>
 8008dd0:	ec51 0b10 	vmov	r0, r1, d0
 8008dd4:	b17e      	cbz	r6, 8008df6 <sulp+0x36>
 8008dd6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008dda:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	dd09      	ble.n	8008df6 <sulp+0x36>
 8008de2:	051b      	lsls	r3, r3, #20
 8008de4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008de8:	2400      	movs	r4, #0
 8008dea:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008dee:	4622      	mov	r2, r4
 8008df0:	462b      	mov	r3, r5
 8008df2:	f7f7 fc01 	bl	80005f8 <__aeabi_dmul>
 8008df6:	bd70      	pop	{r4, r5, r6, pc}

08008df8 <_strtod_l>:
 8008df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dfc:	ed2d 8b02 	vpush	{d8}
 8008e00:	b09d      	sub	sp, #116	; 0x74
 8008e02:	461f      	mov	r7, r3
 8008e04:	2300      	movs	r3, #0
 8008e06:	9318      	str	r3, [sp, #96]	; 0x60
 8008e08:	4ba2      	ldr	r3, [pc, #648]	; (8009094 <_strtod_l+0x29c>)
 8008e0a:	9213      	str	r2, [sp, #76]	; 0x4c
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	9305      	str	r3, [sp, #20]
 8008e10:	4604      	mov	r4, r0
 8008e12:	4618      	mov	r0, r3
 8008e14:	4688      	mov	r8, r1
 8008e16:	f7f7 f9db 	bl	80001d0 <strlen>
 8008e1a:	f04f 0a00 	mov.w	sl, #0
 8008e1e:	4605      	mov	r5, r0
 8008e20:	f04f 0b00 	mov.w	fp, #0
 8008e24:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008e28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e2a:	781a      	ldrb	r2, [r3, #0]
 8008e2c:	2a2b      	cmp	r2, #43	; 0x2b
 8008e2e:	d04e      	beq.n	8008ece <_strtod_l+0xd6>
 8008e30:	d83b      	bhi.n	8008eaa <_strtod_l+0xb2>
 8008e32:	2a0d      	cmp	r2, #13
 8008e34:	d834      	bhi.n	8008ea0 <_strtod_l+0xa8>
 8008e36:	2a08      	cmp	r2, #8
 8008e38:	d834      	bhi.n	8008ea4 <_strtod_l+0xac>
 8008e3a:	2a00      	cmp	r2, #0
 8008e3c:	d03e      	beq.n	8008ebc <_strtod_l+0xc4>
 8008e3e:	2300      	movs	r3, #0
 8008e40:	930a      	str	r3, [sp, #40]	; 0x28
 8008e42:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008e44:	7833      	ldrb	r3, [r6, #0]
 8008e46:	2b30      	cmp	r3, #48	; 0x30
 8008e48:	f040 80b0 	bne.w	8008fac <_strtod_l+0x1b4>
 8008e4c:	7873      	ldrb	r3, [r6, #1]
 8008e4e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008e52:	2b58      	cmp	r3, #88	; 0x58
 8008e54:	d168      	bne.n	8008f28 <_strtod_l+0x130>
 8008e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e58:	9301      	str	r3, [sp, #4]
 8008e5a:	ab18      	add	r3, sp, #96	; 0x60
 8008e5c:	9702      	str	r7, [sp, #8]
 8008e5e:	9300      	str	r3, [sp, #0]
 8008e60:	4a8d      	ldr	r2, [pc, #564]	; (8009098 <_strtod_l+0x2a0>)
 8008e62:	ab19      	add	r3, sp, #100	; 0x64
 8008e64:	a917      	add	r1, sp, #92	; 0x5c
 8008e66:	4620      	mov	r0, r4
 8008e68:	f001 fd38 	bl	800a8dc <__gethex>
 8008e6c:	f010 0707 	ands.w	r7, r0, #7
 8008e70:	4605      	mov	r5, r0
 8008e72:	d005      	beq.n	8008e80 <_strtod_l+0x88>
 8008e74:	2f06      	cmp	r7, #6
 8008e76:	d12c      	bne.n	8008ed2 <_strtod_l+0xda>
 8008e78:	3601      	adds	r6, #1
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	9617      	str	r6, [sp, #92]	; 0x5c
 8008e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8008e80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	f040 8590 	bne.w	80099a8 <_strtod_l+0xbb0>
 8008e88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e8a:	b1eb      	cbz	r3, 8008ec8 <_strtod_l+0xd0>
 8008e8c:	4652      	mov	r2, sl
 8008e8e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008e92:	ec43 2b10 	vmov	d0, r2, r3
 8008e96:	b01d      	add	sp, #116	; 0x74
 8008e98:	ecbd 8b02 	vpop	{d8}
 8008e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ea0:	2a20      	cmp	r2, #32
 8008ea2:	d1cc      	bne.n	8008e3e <_strtod_l+0x46>
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	9317      	str	r3, [sp, #92]	; 0x5c
 8008ea8:	e7be      	b.n	8008e28 <_strtod_l+0x30>
 8008eaa:	2a2d      	cmp	r2, #45	; 0x2d
 8008eac:	d1c7      	bne.n	8008e3e <_strtod_l+0x46>
 8008eae:	2201      	movs	r2, #1
 8008eb0:	920a      	str	r2, [sp, #40]	; 0x28
 8008eb2:	1c5a      	adds	r2, r3, #1
 8008eb4:	9217      	str	r2, [sp, #92]	; 0x5c
 8008eb6:	785b      	ldrb	r3, [r3, #1]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d1c2      	bne.n	8008e42 <_strtod_l+0x4a>
 8008ebc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008ebe:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	f040 856e 	bne.w	80099a4 <_strtod_l+0xbac>
 8008ec8:	4652      	mov	r2, sl
 8008eca:	465b      	mov	r3, fp
 8008ecc:	e7e1      	b.n	8008e92 <_strtod_l+0x9a>
 8008ece:	2200      	movs	r2, #0
 8008ed0:	e7ee      	b.n	8008eb0 <_strtod_l+0xb8>
 8008ed2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008ed4:	b13a      	cbz	r2, 8008ee6 <_strtod_l+0xee>
 8008ed6:	2135      	movs	r1, #53	; 0x35
 8008ed8:	a81a      	add	r0, sp, #104	; 0x68
 8008eda:	f002 fcb0 	bl	800b83e <__copybits>
 8008ede:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008ee0:	4620      	mov	r0, r4
 8008ee2:	f002 f86f 	bl	800afc4 <_Bfree>
 8008ee6:	3f01      	subs	r7, #1
 8008ee8:	2f04      	cmp	r7, #4
 8008eea:	d806      	bhi.n	8008efa <_strtod_l+0x102>
 8008eec:	e8df f007 	tbb	[pc, r7]
 8008ef0:	1714030a 	.word	0x1714030a
 8008ef4:	0a          	.byte	0x0a
 8008ef5:	00          	.byte	0x00
 8008ef6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008efa:	0728      	lsls	r0, r5, #28
 8008efc:	d5c0      	bpl.n	8008e80 <_strtod_l+0x88>
 8008efe:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008f02:	e7bd      	b.n	8008e80 <_strtod_l+0x88>
 8008f04:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008f08:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008f0a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008f0e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008f12:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008f16:	e7f0      	b.n	8008efa <_strtod_l+0x102>
 8008f18:	f8df b180 	ldr.w	fp, [pc, #384]	; 800909c <_strtod_l+0x2a4>
 8008f1c:	e7ed      	b.n	8008efa <_strtod_l+0x102>
 8008f1e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008f22:	f04f 3aff 	mov.w	sl, #4294967295
 8008f26:	e7e8      	b.n	8008efa <_strtod_l+0x102>
 8008f28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f2a:	1c5a      	adds	r2, r3, #1
 8008f2c:	9217      	str	r2, [sp, #92]	; 0x5c
 8008f2e:	785b      	ldrb	r3, [r3, #1]
 8008f30:	2b30      	cmp	r3, #48	; 0x30
 8008f32:	d0f9      	beq.n	8008f28 <_strtod_l+0x130>
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d0a3      	beq.n	8008e80 <_strtod_l+0x88>
 8008f38:	2301      	movs	r3, #1
 8008f3a:	f04f 0900 	mov.w	r9, #0
 8008f3e:	9304      	str	r3, [sp, #16]
 8008f40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f42:	9308      	str	r3, [sp, #32]
 8008f44:	f8cd 901c 	str.w	r9, [sp, #28]
 8008f48:	464f      	mov	r7, r9
 8008f4a:	220a      	movs	r2, #10
 8008f4c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008f4e:	7806      	ldrb	r6, [r0, #0]
 8008f50:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008f54:	b2d9      	uxtb	r1, r3
 8008f56:	2909      	cmp	r1, #9
 8008f58:	d92a      	bls.n	8008fb0 <_strtod_l+0x1b8>
 8008f5a:	9905      	ldr	r1, [sp, #20]
 8008f5c:	462a      	mov	r2, r5
 8008f5e:	f002 ff1f 	bl	800bda0 <strncmp>
 8008f62:	b398      	cbz	r0, 8008fcc <_strtod_l+0x1d4>
 8008f64:	2000      	movs	r0, #0
 8008f66:	4632      	mov	r2, r6
 8008f68:	463d      	mov	r5, r7
 8008f6a:	9005      	str	r0, [sp, #20]
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	2a65      	cmp	r2, #101	; 0x65
 8008f70:	d001      	beq.n	8008f76 <_strtod_l+0x17e>
 8008f72:	2a45      	cmp	r2, #69	; 0x45
 8008f74:	d118      	bne.n	8008fa8 <_strtod_l+0x1b0>
 8008f76:	b91d      	cbnz	r5, 8008f80 <_strtod_l+0x188>
 8008f78:	9a04      	ldr	r2, [sp, #16]
 8008f7a:	4302      	orrs	r2, r0
 8008f7c:	d09e      	beq.n	8008ebc <_strtod_l+0xc4>
 8008f7e:	2500      	movs	r5, #0
 8008f80:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008f84:	f108 0201 	add.w	r2, r8, #1
 8008f88:	9217      	str	r2, [sp, #92]	; 0x5c
 8008f8a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008f8e:	2a2b      	cmp	r2, #43	; 0x2b
 8008f90:	d075      	beq.n	800907e <_strtod_l+0x286>
 8008f92:	2a2d      	cmp	r2, #45	; 0x2d
 8008f94:	d07b      	beq.n	800908e <_strtod_l+0x296>
 8008f96:	f04f 0c00 	mov.w	ip, #0
 8008f9a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008f9e:	2909      	cmp	r1, #9
 8008fa0:	f240 8082 	bls.w	80090a8 <_strtod_l+0x2b0>
 8008fa4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008fa8:	2600      	movs	r6, #0
 8008faa:	e09d      	b.n	80090e8 <_strtod_l+0x2f0>
 8008fac:	2300      	movs	r3, #0
 8008fae:	e7c4      	b.n	8008f3a <_strtod_l+0x142>
 8008fb0:	2f08      	cmp	r7, #8
 8008fb2:	bfd8      	it	le
 8008fb4:	9907      	ldrle	r1, [sp, #28]
 8008fb6:	f100 0001 	add.w	r0, r0, #1
 8008fba:	bfda      	itte	le
 8008fbc:	fb02 3301 	mlale	r3, r2, r1, r3
 8008fc0:	9307      	strle	r3, [sp, #28]
 8008fc2:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008fc6:	3701      	adds	r7, #1
 8008fc8:	9017      	str	r0, [sp, #92]	; 0x5c
 8008fca:	e7bf      	b.n	8008f4c <_strtod_l+0x154>
 8008fcc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008fce:	195a      	adds	r2, r3, r5
 8008fd0:	9217      	str	r2, [sp, #92]	; 0x5c
 8008fd2:	5d5a      	ldrb	r2, [r3, r5]
 8008fd4:	2f00      	cmp	r7, #0
 8008fd6:	d037      	beq.n	8009048 <_strtod_l+0x250>
 8008fd8:	9005      	str	r0, [sp, #20]
 8008fda:	463d      	mov	r5, r7
 8008fdc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008fe0:	2b09      	cmp	r3, #9
 8008fe2:	d912      	bls.n	800900a <_strtod_l+0x212>
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	e7c2      	b.n	8008f6e <_strtod_l+0x176>
 8008fe8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008fea:	1c5a      	adds	r2, r3, #1
 8008fec:	9217      	str	r2, [sp, #92]	; 0x5c
 8008fee:	785a      	ldrb	r2, [r3, #1]
 8008ff0:	3001      	adds	r0, #1
 8008ff2:	2a30      	cmp	r2, #48	; 0x30
 8008ff4:	d0f8      	beq.n	8008fe8 <_strtod_l+0x1f0>
 8008ff6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008ffa:	2b08      	cmp	r3, #8
 8008ffc:	f200 84d9 	bhi.w	80099b2 <_strtod_l+0xbba>
 8009000:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009002:	9005      	str	r0, [sp, #20]
 8009004:	2000      	movs	r0, #0
 8009006:	9308      	str	r3, [sp, #32]
 8009008:	4605      	mov	r5, r0
 800900a:	3a30      	subs	r2, #48	; 0x30
 800900c:	f100 0301 	add.w	r3, r0, #1
 8009010:	d014      	beq.n	800903c <_strtod_l+0x244>
 8009012:	9905      	ldr	r1, [sp, #20]
 8009014:	4419      	add	r1, r3
 8009016:	9105      	str	r1, [sp, #20]
 8009018:	462b      	mov	r3, r5
 800901a:	eb00 0e05 	add.w	lr, r0, r5
 800901e:	210a      	movs	r1, #10
 8009020:	4573      	cmp	r3, lr
 8009022:	d113      	bne.n	800904c <_strtod_l+0x254>
 8009024:	182b      	adds	r3, r5, r0
 8009026:	2b08      	cmp	r3, #8
 8009028:	f105 0501 	add.w	r5, r5, #1
 800902c:	4405      	add	r5, r0
 800902e:	dc1c      	bgt.n	800906a <_strtod_l+0x272>
 8009030:	9907      	ldr	r1, [sp, #28]
 8009032:	230a      	movs	r3, #10
 8009034:	fb03 2301 	mla	r3, r3, r1, r2
 8009038:	9307      	str	r3, [sp, #28]
 800903a:	2300      	movs	r3, #0
 800903c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800903e:	1c51      	adds	r1, r2, #1
 8009040:	9117      	str	r1, [sp, #92]	; 0x5c
 8009042:	7852      	ldrb	r2, [r2, #1]
 8009044:	4618      	mov	r0, r3
 8009046:	e7c9      	b.n	8008fdc <_strtod_l+0x1e4>
 8009048:	4638      	mov	r0, r7
 800904a:	e7d2      	b.n	8008ff2 <_strtod_l+0x1fa>
 800904c:	2b08      	cmp	r3, #8
 800904e:	dc04      	bgt.n	800905a <_strtod_l+0x262>
 8009050:	9e07      	ldr	r6, [sp, #28]
 8009052:	434e      	muls	r6, r1
 8009054:	9607      	str	r6, [sp, #28]
 8009056:	3301      	adds	r3, #1
 8009058:	e7e2      	b.n	8009020 <_strtod_l+0x228>
 800905a:	f103 0c01 	add.w	ip, r3, #1
 800905e:	f1bc 0f10 	cmp.w	ip, #16
 8009062:	bfd8      	it	le
 8009064:	fb01 f909 	mulle.w	r9, r1, r9
 8009068:	e7f5      	b.n	8009056 <_strtod_l+0x25e>
 800906a:	2d10      	cmp	r5, #16
 800906c:	bfdc      	itt	le
 800906e:	230a      	movle	r3, #10
 8009070:	fb03 2909 	mlale	r9, r3, r9, r2
 8009074:	e7e1      	b.n	800903a <_strtod_l+0x242>
 8009076:	2300      	movs	r3, #0
 8009078:	9305      	str	r3, [sp, #20]
 800907a:	2301      	movs	r3, #1
 800907c:	e77c      	b.n	8008f78 <_strtod_l+0x180>
 800907e:	f04f 0c00 	mov.w	ip, #0
 8009082:	f108 0202 	add.w	r2, r8, #2
 8009086:	9217      	str	r2, [sp, #92]	; 0x5c
 8009088:	f898 2002 	ldrb.w	r2, [r8, #2]
 800908c:	e785      	b.n	8008f9a <_strtod_l+0x1a2>
 800908e:	f04f 0c01 	mov.w	ip, #1
 8009092:	e7f6      	b.n	8009082 <_strtod_l+0x28a>
 8009094:	08010678 	.word	0x08010678
 8009098:	0801042c 	.word	0x0801042c
 800909c:	7ff00000 	.word	0x7ff00000
 80090a0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80090a2:	1c51      	adds	r1, r2, #1
 80090a4:	9117      	str	r1, [sp, #92]	; 0x5c
 80090a6:	7852      	ldrb	r2, [r2, #1]
 80090a8:	2a30      	cmp	r2, #48	; 0x30
 80090aa:	d0f9      	beq.n	80090a0 <_strtod_l+0x2a8>
 80090ac:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80090b0:	2908      	cmp	r1, #8
 80090b2:	f63f af79 	bhi.w	8008fa8 <_strtod_l+0x1b0>
 80090b6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80090ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80090bc:	9206      	str	r2, [sp, #24]
 80090be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80090c0:	1c51      	adds	r1, r2, #1
 80090c2:	9117      	str	r1, [sp, #92]	; 0x5c
 80090c4:	7852      	ldrb	r2, [r2, #1]
 80090c6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80090ca:	2e09      	cmp	r6, #9
 80090cc:	d937      	bls.n	800913e <_strtod_l+0x346>
 80090ce:	9e06      	ldr	r6, [sp, #24]
 80090d0:	1b89      	subs	r1, r1, r6
 80090d2:	2908      	cmp	r1, #8
 80090d4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80090d8:	dc02      	bgt.n	80090e0 <_strtod_l+0x2e8>
 80090da:	4576      	cmp	r6, lr
 80090dc:	bfa8      	it	ge
 80090de:	4676      	movge	r6, lr
 80090e0:	f1bc 0f00 	cmp.w	ip, #0
 80090e4:	d000      	beq.n	80090e8 <_strtod_l+0x2f0>
 80090e6:	4276      	negs	r6, r6
 80090e8:	2d00      	cmp	r5, #0
 80090ea:	d14d      	bne.n	8009188 <_strtod_l+0x390>
 80090ec:	9904      	ldr	r1, [sp, #16]
 80090ee:	4301      	orrs	r1, r0
 80090f0:	f47f aec6 	bne.w	8008e80 <_strtod_l+0x88>
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f47f aee1 	bne.w	8008ebc <_strtod_l+0xc4>
 80090fa:	2a69      	cmp	r2, #105	; 0x69
 80090fc:	d027      	beq.n	800914e <_strtod_l+0x356>
 80090fe:	dc24      	bgt.n	800914a <_strtod_l+0x352>
 8009100:	2a49      	cmp	r2, #73	; 0x49
 8009102:	d024      	beq.n	800914e <_strtod_l+0x356>
 8009104:	2a4e      	cmp	r2, #78	; 0x4e
 8009106:	f47f aed9 	bne.w	8008ebc <_strtod_l+0xc4>
 800910a:	499f      	ldr	r1, [pc, #636]	; (8009388 <_strtod_l+0x590>)
 800910c:	a817      	add	r0, sp, #92	; 0x5c
 800910e:	f001 fe3d 	bl	800ad8c <__match>
 8009112:	2800      	cmp	r0, #0
 8009114:	f43f aed2 	beq.w	8008ebc <_strtod_l+0xc4>
 8009118:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	2b28      	cmp	r3, #40	; 0x28
 800911e:	d12d      	bne.n	800917c <_strtod_l+0x384>
 8009120:	499a      	ldr	r1, [pc, #616]	; (800938c <_strtod_l+0x594>)
 8009122:	aa1a      	add	r2, sp, #104	; 0x68
 8009124:	a817      	add	r0, sp, #92	; 0x5c
 8009126:	f001 fe45 	bl	800adb4 <__hexnan>
 800912a:	2805      	cmp	r0, #5
 800912c:	d126      	bne.n	800917c <_strtod_l+0x384>
 800912e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009130:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009134:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009138:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800913c:	e6a0      	b.n	8008e80 <_strtod_l+0x88>
 800913e:	210a      	movs	r1, #10
 8009140:	fb01 2e0e 	mla	lr, r1, lr, r2
 8009144:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009148:	e7b9      	b.n	80090be <_strtod_l+0x2c6>
 800914a:	2a6e      	cmp	r2, #110	; 0x6e
 800914c:	e7db      	b.n	8009106 <_strtod_l+0x30e>
 800914e:	4990      	ldr	r1, [pc, #576]	; (8009390 <_strtod_l+0x598>)
 8009150:	a817      	add	r0, sp, #92	; 0x5c
 8009152:	f001 fe1b 	bl	800ad8c <__match>
 8009156:	2800      	cmp	r0, #0
 8009158:	f43f aeb0 	beq.w	8008ebc <_strtod_l+0xc4>
 800915c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800915e:	498d      	ldr	r1, [pc, #564]	; (8009394 <_strtod_l+0x59c>)
 8009160:	3b01      	subs	r3, #1
 8009162:	a817      	add	r0, sp, #92	; 0x5c
 8009164:	9317      	str	r3, [sp, #92]	; 0x5c
 8009166:	f001 fe11 	bl	800ad8c <__match>
 800916a:	b910      	cbnz	r0, 8009172 <_strtod_l+0x37a>
 800916c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800916e:	3301      	adds	r3, #1
 8009170:	9317      	str	r3, [sp, #92]	; 0x5c
 8009172:	f8df b230 	ldr.w	fp, [pc, #560]	; 80093a4 <_strtod_l+0x5ac>
 8009176:	f04f 0a00 	mov.w	sl, #0
 800917a:	e681      	b.n	8008e80 <_strtod_l+0x88>
 800917c:	4886      	ldr	r0, [pc, #536]	; (8009398 <_strtod_l+0x5a0>)
 800917e:	f002 fdf7 	bl	800bd70 <nan>
 8009182:	ec5b ab10 	vmov	sl, fp, d0
 8009186:	e67b      	b.n	8008e80 <_strtod_l+0x88>
 8009188:	9b05      	ldr	r3, [sp, #20]
 800918a:	9807      	ldr	r0, [sp, #28]
 800918c:	1af3      	subs	r3, r6, r3
 800918e:	2f00      	cmp	r7, #0
 8009190:	bf08      	it	eq
 8009192:	462f      	moveq	r7, r5
 8009194:	2d10      	cmp	r5, #16
 8009196:	9306      	str	r3, [sp, #24]
 8009198:	46a8      	mov	r8, r5
 800919a:	bfa8      	it	ge
 800919c:	f04f 0810 	movge.w	r8, #16
 80091a0:	f7f7 f9b0 	bl	8000504 <__aeabi_ui2d>
 80091a4:	2d09      	cmp	r5, #9
 80091a6:	4682      	mov	sl, r0
 80091a8:	468b      	mov	fp, r1
 80091aa:	dd13      	ble.n	80091d4 <_strtod_l+0x3dc>
 80091ac:	4b7b      	ldr	r3, [pc, #492]	; (800939c <_strtod_l+0x5a4>)
 80091ae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80091b2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80091b6:	f7f7 fa1f 	bl	80005f8 <__aeabi_dmul>
 80091ba:	4682      	mov	sl, r0
 80091bc:	4648      	mov	r0, r9
 80091be:	468b      	mov	fp, r1
 80091c0:	f7f7 f9a0 	bl	8000504 <__aeabi_ui2d>
 80091c4:	4602      	mov	r2, r0
 80091c6:	460b      	mov	r3, r1
 80091c8:	4650      	mov	r0, sl
 80091ca:	4659      	mov	r1, fp
 80091cc:	f7f7 f85e 	bl	800028c <__adddf3>
 80091d0:	4682      	mov	sl, r0
 80091d2:	468b      	mov	fp, r1
 80091d4:	2d0f      	cmp	r5, #15
 80091d6:	dc38      	bgt.n	800924a <_strtod_l+0x452>
 80091d8:	9b06      	ldr	r3, [sp, #24]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	f43f ae50 	beq.w	8008e80 <_strtod_l+0x88>
 80091e0:	dd24      	ble.n	800922c <_strtod_l+0x434>
 80091e2:	2b16      	cmp	r3, #22
 80091e4:	dc0b      	bgt.n	80091fe <_strtod_l+0x406>
 80091e6:	496d      	ldr	r1, [pc, #436]	; (800939c <_strtod_l+0x5a4>)
 80091e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80091ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091f0:	4652      	mov	r2, sl
 80091f2:	465b      	mov	r3, fp
 80091f4:	f7f7 fa00 	bl	80005f8 <__aeabi_dmul>
 80091f8:	4682      	mov	sl, r0
 80091fa:	468b      	mov	fp, r1
 80091fc:	e640      	b.n	8008e80 <_strtod_l+0x88>
 80091fe:	9a06      	ldr	r2, [sp, #24]
 8009200:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009204:	4293      	cmp	r3, r2
 8009206:	db20      	blt.n	800924a <_strtod_l+0x452>
 8009208:	4c64      	ldr	r4, [pc, #400]	; (800939c <_strtod_l+0x5a4>)
 800920a:	f1c5 050f 	rsb	r5, r5, #15
 800920e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009212:	4652      	mov	r2, sl
 8009214:	465b      	mov	r3, fp
 8009216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800921a:	f7f7 f9ed 	bl	80005f8 <__aeabi_dmul>
 800921e:	9b06      	ldr	r3, [sp, #24]
 8009220:	1b5d      	subs	r5, r3, r5
 8009222:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009226:	e9d4 2300 	ldrd	r2, r3, [r4]
 800922a:	e7e3      	b.n	80091f4 <_strtod_l+0x3fc>
 800922c:	9b06      	ldr	r3, [sp, #24]
 800922e:	3316      	adds	r3, #22
 8009230:	db0b      	blt.n	800924a <_strtod_l+0x452>
 8009232:	9b05      	ldr	r3, [sp, #20]
 8009234:	1b9e      	subs	r6, r3, r6
 8009236:	4b59      	ldr	r3, [pc, #356]	; (800939c <_strtod_l+0x5a4>)
 8009238:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800923c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009240:	4650      	mov	r0, sl
 8009242:	4659      	mov	r1, fp
 8009244:	f7f7 fb02 	bl	800084c <__aeabi_ddiv>
 8009248:	e7d6      	b.n	80091f8 <_strtod_l+0x400>
 800924a:	9b06      	ldr	r3, [sp, #24]
 800924c:	eba5 0808 	sub.w	r8, r5, r8
 8009250:	4498      	add	r8, r3
 8009252:	f1b8 0f00 	cmp.w	r8, #0
 8009256:	dd74      	ble.n	8009342 <_strtod_l+0x54a>
 8009258:	f018 030f 	ands.w	r3, r8, #15
 800925c:	d00a      	beq.n	8009274 <_strtod_l+0x47c>
 800925e:	494f      	ldr	r1, [pc, #316]	; (800939c <_strtod_l+0x5a4>)
 8009260:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009264:	4652      	mov	r2, sl
 8009266:	465b      	mov	r3, fp
 8009268:	e9d1 0100 	ldrd	r0, r1, [r1]
 800926c:	f7f7 f9c4 	bl	80005f8 <__aeabi_dmul>
 8009270:	4682      	mov	sl, r0
 8009272:	468b      	mov	fp, r1
 8009274:	f038 080f 	bics.w	r8, r8, #15
 8009278:	d04f      	beq.n	800931a <_strtod_l+0x522>
 800927a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800927e:	dd22      	ble.n	80092c6 <_strtod_l+0x4ce>
 8009280:	2500      	movs	r5, #0
 8009282:	462e      	mov	r6, r5
 8009284:	9507      	str	r5, [sp, #28]
 8009286:	9505      	str	r5, [sp, #20]
 8009288:	2322      	movs	r3, #34	; 0x22
 800928a:	f8df b118 	ldr.w	fp, [pc, #280]	; 80093a4 <_strtod_l+0x5ac>
 800928e:	6023      	str	r3, [r4, #0]
 8009290:	f04f 0a00 	mov.w	sl, #0
 8009294:	9b07      	ldr	r3, [sp, #28]
 8009296:	2b00      	cmp	r3, #0
 8009298:	f43f adf2 	beq.w	8008e80 <_strtod_l+0x88>
 800929c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800929e:	4620      	mov	r0, r4
 80092a0:	f001 fe90 	bl	800afc4 <_Bfree>
 80092a4:	9905      	ldr	r1, [sp, #20]
 80092a6:	4620      	mov	r0, r4
 80092a8:	f001 fe8c 	bl	800afc4 <_Bfree>
 80092ac:	4631      	mov	r1, r6
 80092ae:	4620      	mov	r0, r4
 80092b0:	f001 fe88 	bl	800afc4 <_Bfree>
 80092b4:	9907      	ldr	r1, [sp, #28]
 80092b6:	4620      	mov	r0, r4
 80092b8:	f001 fe84 	bl	800afc4 <_Bfree>
 80092bc:	4629      	mov	r1, r5
 80092be:	4620      	mov	r0, r4
 80092c0:	f001 fe80 	bl	800afc4 <_Bfree>
 80092c4:	e5dc      	b.n	8008e80 <_strtod_l+0x88>
 80092c6:	4b36      	ldr	r3, [pc, #216]	; (80093a0 <_strtod_l+0x5a8>)
 80092c8:	9304      	str	r3, [sp, #16]
 80092ca:	2300      	movs	r3, #0
 80092cc:	ea4f 1828 	mov.w	r8, r8, asr #4
 80092d0:	4650      	mov	r0, sl
 80092d2:	4659      	mov	r1, fp
 80092d4:	4699      	mov	r9, r3
 80092d6:	f1b8 0f01 	cmp.w	r8, #1
 80092da:	dc21      	bgt.n	8009320 <_strtod_l+0x528>
 80092dc:	b10b      	cbz	r3, 80092e2 <_strtod_l+0x4ea>
 80092de:	4682      	mov	sl, r0
 80092e0:	468b      	mov	fp, r1
 80092e2:	4b2f      	ldr	r3, [pc, #188]	; (80093a0 <_strtod_l+0x5a8>)
 80092e4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80092e8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80092ec:	4652      	mov	r2, sl
 80092ee:	465b      	mov	r3, fp
 80092f0:	e9d9 0100 	ldrd	r0, r1, [r9]
 80092f4:	f7f7 f980 	bl	80005f8 <__aeabi_dmul>
 80092f8:	4b2a      	ldr	r3, [pc, #168]	; (80093a4 <_strtod_l+0x5ac>)
 80092fa:	460a      	mov	r2, r1
 80092fc:	400b      	ands	r3, r1
 80092fe:	492a      	ldr	r1, [pc, #168]	; (80093a8 <_strtod_l+0x5b0>)
 8009300:	428b      	cmp	r3, r1
 8009302:	4682      	mov	sl, r0
 8009304:	d8bc      	bhi.n	8009280 <_strtod_l+0x488>
 8009306:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800930a:	428b      	cmp	r3, r1
 800930c:	bf86      	itte	hi
 800930e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80093ac <_strtod_l+0x5b4>
 8009312:	f04f 3aff 	movhi.w	sl, #4294967295
 8009316:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800931a:	2300      	movs	r3, #0
 800931c:	9304      	str	r3, [sp, #16]
 800931e:	e084      	b.n	800942a <_strtod_l+0x632>
 8009320:	f018 0f01 	tst.w	r8, #1
 8009324:	d005      	beq.n	8009332 <_strtod_l+0x53a>
 8009326:	9b04      	ldr	r3, [sp, #16]
 8009328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800932c:	f7f7 f964 	bl	80005f8 <__aeabi_dmul>
 8009330:	2301      	movs	r3, #1
 8009332:	9a04      	ldr	r2, [sp, #16]
 8009334:	3208      	adds	r2, #8
 8009336:	f109 0901 	add.w	r9, r9, #1
 800933a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800933e:	9204      	str	r2, [sp, #16]
 8009340:	e7c9      	b.n	80092d6 <_strtod_l+0x4de>
 8009342:	d0ea      	beq.n	800931a <_strtod_l+0x522>
 8009344:	f1c8 0800 	rsb	r8, r8, #0
 8009348:	f018 020f 	ands.w	r2, r8, #15
 800934c:	d00a      	beq.n	8009364 <_strtod_l+0x56c>
 800934e:	4b13      	ldr	r3, [pc, #76]	; (800939c <_strtod_l+0x5a4>)
 8009350:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009354:	4650      	mov	r0, sl
 8009356:	4659      	mov	r1, fp
 8009358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800935c:	f7f7 fa76 	bl	800084c <__aeabi_ddiv>
 8009360:	4682      	mov	sl, r0
 8009362:	468b      	mov	fp, r1
 8009364:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009368:	d0d7      	beq.n	800931a <_strtod_l+0x522>
 800936a:	f1b8 0f1f 	cmp.w	r8, #31
 800936e:	dd1f      	ble.n	80093b0 <_strtod_l+0x5b8>
 8009370:	2500      	movs	r5, #0
 8009372:	462e      	mov	r6, r5
 8009374:	9507      	str	r5, [sp, #28]
 8009376:	9505      	str	r5, [sp, #20]
 8009378:	2322      	movs	r3, #34	; 0x22
 800937a:	f04f 0a00 	mov.w	sl, #0
 800937e:	f04f 0b00 	mov.w	fp, #0
 8009382:	6023      	str	r3, [r4, #0]
 8009384:	e786      	b.n	8009294 <_strtod_l+0x49c>
 8009386:	bf00      	nop
 8009388:	080103fd 	.word	0x080103fd
 800938c:	08010440 	.word	0x08010440
 8009390:	080103f5 	.word	0x080103f5
 8009394:	08010584 	.word	0x08010584
 8009398:	0801037b 	.word	0x0801037b
 800939c:	08010710 	.word	0x08010710
 80093a0:	080106e8 	.word	0x080106e8
 80093a4:	7ff00000 	.word	0x7ff00000
 80093a8:	7ca00000 	.word	0x7ca00000
 80093ac:	7fefffff 	.word	0x7fefffff
 80093b0:	f018 0310 	ands.w	r3, r8, #16
 80093b4:	bf18      	it	ne
 80093b6:	236a      	movne	r3, #106	; 0x6a
 80093b8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009768 <_strtod_l+0x970>
 80093bc:	9304      	str	r3, [sp, #16]
 80093be:	4650      	mov	r0, sl
 80093c0:	4659      	mov	r1, fp
 80093c2:	2300      	movs	r3, #0
 80093c4:	f018 0f01 	tst.w	r8, #1
 80093c8:	d004      	beq.n	80093d4 <_strtod_l+0x5dc>
 80093ca:	e9d9 2300 	ldrd	r2, r3, [r9]
 80093ce:	f7f7 f913 	bl	80005f8 <__aeabi_dmul>
 80093d2:	2301      	movs	r3, #1
 80093d4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80093d8:	f109 0908 	add.w	r9, r9, #8
 80093dc:	d1f2      	bne.n	80093c4 <_strtod_l+0x5cc>
 80093de:	b10b      	cbz	r3, 80093e4 <_strtod_l+0x5ec>
 80093e0:	4682      	mov	sl, r0
 80093e2:	468b      	mov	fp, r1
 80093e4:	9b04      	ldr	r3, [sp, #16]
 80093e6:	b1c3      	cbz	r3, 800941a <_strtod_l+0x622>
 80093e8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80093ec:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	4659      	mov	r1, fp
 80093f4:	dd11      	ble.n	800941a <_strtod_l+0x622>
 80093f6:	2b1f      	cmp	r3, #31
 80093f8:	f340 8124 	ble.w	8009644 <_strtod_l+0x84c>
 80093fc:	2b34      	cmp	r3, #52	; 0x34
 80093fe:	bfde      	ittt	le
 8009400:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009404:	f04f 33ff 	movle.w	r3, #4294967295
 8009408:	fa03 f202 	lslle.w	r2, r3, r2
 800940c:	f04f 0a00 	mov.w	sl, #0
 8009410:	bfcc      	ite	gt
 8009412:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009416:	ea02 0b01 	andle.w	fp, r2, r1
 800941a:	2200      	movs	r2, #0
 800941c:	2300      	movs	r3, #0
 800941e:	4650      	mov	r0, sl
 8009420:	4659      	mov	r1, fp
 8009422:	f7f7 fb51 	bl	8000ac8 <__aeabi_dcmpeq>
 8009426:	2800      	cmp	r0, #0
 8009428:	d1a2      	bne.n	8009370 <_strtod_l+0x578>
 800942a:	9b07      	ldr	r3, [sp, #28]
 800942c:	9300      	str	r3, [sp, #0]
 800942e:	9908      	ldr	r1, [sp, #32]
 8009430:	462b      	mov	r3, r5
 8009432:	463a      	mov	r2, r7
 8009434:	4620      	mov	r0, r4
 8009436:	f001 fe2d 	bl	800b094 <__s2b>
 800943a:	9007      	str	r0, [sp, #28]
 800943c:	2800      	cmp	r0, #0
 800943e:	f43f af1f 	beq.w	8009280 <_strtod_l+0x488>
 8009442:	9b05      	ldr	r3, [sp, #20]
 8009444:	1b9e      	subs	r6, r3, r6
 8009446:	9b06      	ldr	r3, [sp, #24]
 8009448:	2b00      	cmp	r3, #0
 800944a:	bfb4      	ite	lt
 800944c:	4633      	movlt	r3, r6
 800944e:	2300      	movge	r3, #0
 8009450:	930c      	str	r3, [sp, #48]	; 0x30
 8009452:	9b06      	ldr	r3, [sp, #24]
 8009454:	2500      	movs	r5, #0
 8009456:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800945a:	9312      	str	r3, [sp, #72]	; 0x48
 800945c:	462e      	mov	r6, r5
 800945e:	9b07      	ldr	r3, [sp, #28]
 8009460:	4620      	mov	r0, r4
 8009462:	6859      	ldr	r1, [r3, #4]
 8009464:	f001 fd6e 	bl	800af44 <_Balloc>
 8009468:	9005      	str	r0, [sp, #20]
 800946a:	2800      	cmp	r0, #0
 800946c:	f43f af0c 	beq.w	8009288 <_strtod_l+0x490>
 8009470:	9b07      	ldr	r3, [sp, #28]
 8009472:	691a      	ldr	r2, [r3, #16]
 8009474:	3202      	adds	r2, #2
 8009476:	f103 010c 	add.w	r1, r3, #12
 800947a:	0092      	lsls	r2, r2, #2
 800947c:	300c      	adds	r0, #12
 800947e:	f001 fd53 	bl	800af28 <memcpy>
 8009482:	ec4b ab10 	vmov	d0, sl, fp
 8009486:	aa1a      	add	r2, sp, #104	; 0x68
 8009488:	a919      	add	r1, sp, #100	; 0x64
 800948a:	4620      	mov	r0, r4
 800948c:	f002 f948 	bl	800b720 <__d2b>
 8009490:	ec4b ab18 	vmov	d8, sl, fp
 8009494:	9018      	str	r0, [sp, #96]	; 0x60
 8009496:	2800      	cmp	r0, #0
 8009498:	f43f aef6 	beq.w	8009288 <_strtod_l+0x490>
 800949c:	2101      	movs	r1, #1
 800949e:	4620      	mov	r0, r4
 80094a0:	f001 fe92 	bl	800b1c8 <__i2b>
 80094a4:	4606      	mov	r6, r0
 80094a6:	2800      	cmp	r0, #0
 80094a8:	f43f aeee 	beq.w	8009288 <_strtod_l+0x490>
 80094ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80094ae:	9904      	ldr	r1, [sp, #16]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	bfab      	itete	ge
 80094b4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80094b6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80094b8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80094ba:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80094be:	bfac      	ite	ge
 80094c0:	eb03 0902 	addge.w	r9, r3, r2
 80094c4:	1ad7      	sublt	r7, r2, r3
 80094c6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80094c8:	eba3 0801 	sub.w	r8, r3, r1
 80094cc:	4490      	add	r8, r2
 80094ce:	4ba1      	ldr	r3, [pc, #644]	; (8009754 <_strtod_l+0x95c>)
 80094d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80094d4:	4598      	cmp	r8, r3
 80094d6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80094da:	f280 80c7 	bge.w	800966c <_strtod_l+0x874>
 80094de:	eba3 0308 	sub.w	r3, r3, r8
 80094e2:	2b1f      	cmp	r3, #31
 80094e4:	eba2 0203 	sub.w	r2, r2, r3
 80094e8:	f04f 0101 	mov.w	r1, #1
 80094ec:	f300 80b1 	bgt.w	8009652 <_strtod_l+0x85a>
 80094f0:	fa01 f303 	lsl.w	r3, r1, r3
 80094f4:	930d      	str	r3, [sp, #52]	; 0x34
 80094f6:	2300      	movs	r3, #0
 80094f8:	9308      	str	r3, [sp, #32]
 80094fa:	eb09 0802 	add.w	r8, r9, r2
 80094fe:	9b04      	ldr	r3, [sp, #16]
 8009500:	45c1      	cmp	r9, r8
 8009502:	4417      	add	r7, r2
 8009504:	441f      	add	r7, r3
 8009506:	464b      	mov	r3, r9
 8009508:	bfa8      	it	ge
 800950a:	4643      	movge	r3, r8
 800950c:	42bb      	cmp	r3, r7
 800950e:	bfa8      	it	ge
 8009510:	463b      	movge	r3, r7
 8009512:	2b00      	cmp	r3, #0
 8009514:	bfc2      	ittt	gt
 8009516:	eba8 0803 	subgt.w	r8, r8, r3
 800951a:	1aff      	subgt	r7, r7, r3
 800951c:	eba9 0903 	subgt.w	r9, r9, r3
 8009520:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009522:	2b00      	cmp	r3, #0
 8009524:	dd17      	ble.n	8009556 <_strtod_l+0x75e>
 8009526:	4631      	mov	r1, r6
 8009528:	461a      	mov	r2, r3
 800952a:	4620      	mov	r0, r4
 800952c:	f001 ff0c 	bl	800b348 <__pow5mult>
 8009530:	4606      	mov	r6, r0
 8009532:	2800      	cmp	r0, #0
 8009534:	f43f aea8 	beq.w	8009288 <_strtod_l+0x490>
 8009538:	4601      	mov	r1, r0
 800953a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800953c:	4620      	mov	r0, r4
 800953e:	f001 fe59 	bl	800b1f4 <__multiply>
 8009542:	900b      	str	r0, [sp, #44]	; 0x2c
 8009544:	2800      	cmp	r0, #0
 8009546:	f43f ae9f 	beq.w	8009288 <_strtod_l+0x490>
 800954a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800954c:	4620      	mov	r0, r4
 800954e:	f001 fd39 	bl	800afc4 <_Bfree>
 8009552:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009554:	9318      	str	r3, [sp, #96]	; 0x60
 8009556:	f1b8 0f00 	cmp.w	r8, #0
 800955a:	f300 808c 	bgt.w	8009676 <_strtod_l+0x87e>
 800955e:	9b06      	ldr	r3, [sp, #24]
 8009560:	2b00      	cmp	r3, #0
 8009562:	dd08      	ble.n	8009576 <_strtod_l+0x77e>
 8009564:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009566:	9905      	ldr	r1, [sp, #20]
 8009568:	4620      	mov	r0, r4
 800956a:	f001 feed 	bl	800b348 <__pow5mult>
 800956e:	9005      	str	r0, [sp, #20]
 8009570:	2800      	cmp	r0, #0
 8009572:	f43f ae89 	beq.w	8009288 <_strtod_l+0x490>
 8009576:	2f00      	cmp	r7, #0
 8009578:	dd08      	ble.n	800958c <_strtod_l+0x794>
 800957a:	9905      	ldr	r1, [sp, #20]
 800957c:	463a      	mov	r2, r7
 800957e:	4620      	mov	r0, r4
 8009580:	f001 ff3c 	bl	800b3fc <__lshift>
 8009584:	9005      	str	r0, [sp, #20]
 8009586:	2800      	cmp	r0, #0
 8009588:	f43f ae7e 	beq.w	8009288 <_strtod_l+0x490>
 800958c:	f1b9 0f00 	cmp.w	r9, #0
 8009590:	dd08      	ble.n	80095a4 <_strtod_l+0x7ac>
 8009592:	4631      	mov	r1, r6
 8009594:	464a      	mov	r2, r9
 8009596:	4620      	mov	r0, r4
 8009598:	f001 ff30 	bl	800b3fc <__lshift>
 800959c:	4606      	mov	r6, r0
 800959e:	2800      	cmp	r0, #0
 80095a0:	f43f ae72 	beq.w	8009288 <_strtod_l+0x490>
 80095a4:	9a05      	ldr	r2, [sp, #20]
 80095a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80095a8:	4620      	mov	r0, r4
 80095aa:	f001 ffb3 	bl	800b514 <__mdiff>
 80095ae:	4605      	mov	r5, r0
 80095b0:	2800      	cmp	r0, #0
 80095b2:	f43f ae69 	beq.w	8009288 <_strtod_l+0x490>
 80095b6:	68c3      	ldr	r3, [r0, #12]
 80095b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80095ba:	2300      	movs	r3, #0
 80095bc:	60c3      	str	r3, [r0, #12]
 80095be:	4631      	mov	r1, r6
 80095c0:	f001 ff8c 	bl	800b4dc <__mcmp>
 80095c4:	2800      	cmp	r0, #0
 80095c6:	da60      	bge.n	800968a <_strtod_l+0x892>
 80095c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095ca:	ea53 030a 	orrs.w	r3, r3, sl
 80095ce:	f040 8082 	bne.w	80096d6 <_strtod_l+0x8de>
 80095d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d17d      	bne.n	80096d6 <_strtod_l+0x8de>
 80095da:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80095de:	0d1b      	lsrs	r3, r3, #20
 80095e0:	051b      	lsls	r3, r3, #20
 80095e2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80095e6:	d976      	bls.n	80096d6 <_strtod_l+0x8de>
 80095e8:	696b      	ldr	r3, [r5, #20]
 80095ea:	b913      	cbnz	r3, 80095f2 <_strtod_l+0x7fa>
 80095ec:	692b      	ldr	r3, [r5, #16]
 80095ee:	2b01      	cmp	r3, #1
 80095f0:	dd71      	ble.n	80096d6 <_strtod_l+0x8de>
 80095f2:	4629      	mov	r1, r5
 80095f4:	2201      	movs	r2, #1
 80095f6:	4620      	mov	r0, r4
 80095f8:	f001 ff00 	bl	800b3fc <__lshift>
 80095fc:	4631      	mov	r1, r6
 80095fe:	4605      	mov	r5, r0
 8009600:	f001 ff6c 	bl	800b4dc <__mcmp>
 8009604:	2800      	cmp	r0, #0
 8009606:	dd66      	ble.n	80096d6 <_strtod_l+0x8de>
 8009608:	9904      	ldr	r1, [sp, #16]
 800960a:	4a53      	ldr	r2, [pc, #332]	; (8009758 <_strtod_l+0x960>)
 800960c:	465b      	mov	r3, fp
 800960e:	2900      	cmp	r1, #0
 8009610:	f000 8081 	beq.w	8009716 <_strtod_l+0x91e>
 8009614:	ea02 010b 	and.w	r1, r2, fp
 8009618:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800961c:	dc7b      	bgt.n	8009716 <_strtod_l+0x91e>
 800961e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009622:	f77f aea9 	ble.w	8009378 <_strtod_l+0x580>
 8009626:	4b4d      	ldr	r3, [pc, #308]	; (800975c <_strtod_l+0x964>)
 8009628:	4650      	mov	r0, sl
 800962a:	4659      	mov	r1, fp
 800962c:	2200      	movs	r2, #0
 800962e:	f7f6 ffe3 	bl	80005f8 <__aeabi_dmul>
 8009632:	460b      	mov	r3, r1
 8009634:	4303      	orrs	r3, r0
 8009636:	bf08      	it	eq
 8009638:	2322      	moveq	r3, #34	; 0x22
 800963a:	4682      	mov	sl, r0
 800963c:	468b      	mov	fp, r1
 800963e:	bf08      	it	eq
 8009640:	6023      	streq	r3, [r4, #0]
 8009642:	e62b      	b.n	800929c <_strtod_l+0x4a4>
 8009644:	f04f 32ff 	mov.w	r2, #4294967295
 8009648:	fa02 f303 	lsl.w	r3, r2, r3
 800964c:	ea03 0a0a 	and.w	sl, r3, sl
 8009650:	e6e3      	b.n	800941a <_strtod_l+0x622>
 8009652:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009656:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800965a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800965e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009662:	fa01 f308 	lsl.w	r3, r1, r8
 8009666:	9308      	str	r3, [sp, #32]
 8009668:	910d      	str	r1, [sp, #52]	; 0x34
 800966a:	e746      	b.n	80094fa <_strtod_l+0x702>
 800966c:	2300      	movs	r3, #0
 800966e:	9308      	str	r3, [sp, #32]
 8009670:	2301      	movs	r3, #1
 8009672:	930d      	str	r3, [sp, #52]	; 0x34
 8009674:	e741      	b.n	80094fa <_strtod_l+0x702>
 8009676:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009678:	4642      	mov	r2, r8
 800967a:	4620      	mov	r0, r4
 800967c:	f001 febe 	bl	800b3fc <__lshift>
 8009680:	9018      	str	r0, [sp, #96]	; 0x60
 8009682:	2800      	cmp	r0, #0
 8009684:	f47f af6b 	bne.w	800955e <_strtod_l+0x766>
 8009688:	e5fe      	b.n	8009288 <_strtod_l+0x490>
 800968a:	465f      	mov	r7, fp
 800968c:	d16e      	bne.n	800976c <_strtod_l+0x974>
 800968e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009690:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009694:	b342      	cbz	r2, 80096e8 <_strtod_l+0x8f0>
 8009696:	4a32      	ldr	r2, [pc, #200]	; (8009760 <_strtod_l+0x968>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d128      	bne.n	80096ee <_strtod_l+0x8f6>
 800969c:	9b04      	ldr	r3, [sp, #16]
 800969e:	4651      	mov	r1, sl
 80096a0:	b1eb      	cbz	r3, 80096de <_strtod_l+0x8e6>
 80096a2:	4b2d      	ldr	r3, [pc, #180]	; (8009758 <_strtod_l+0x960>)
 80096a4:	403b      	ands	r3, r7
 80096a6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80096aa:	f04f 32ff 	mov.w	r2, #4294967295
 80096ae:	d819      	bhi.n	80096e4 <_strtod_l+0x8ec>
 80096b0:	0d1b      	lsrs	r3, r3, #20
 80096b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80096b6:	fa02 f303 	lsl.w	r3, r2, r3
 80096ba:	4299      	cmp	r1, r3
 80096bc:	d117      	bne.n	80096ee <_strtod_l+0x8f6>
 80096be:	4b29      	ldr	r3, [pc, #164]	; (8009764 <_strtod_l+0x96c>)
 80096c0:	429f      	cmp	r7, r3
 80096c2:	d102      	bne.n	80096ca <_strtod_l+0x8d2>
 80096c4:	3101      	adds	r1, #1
 80096c6:	f43f addf 	beq.w	8009288 <_strtod_l+0x490>
 80096ca:	4b23      	ldr	r3, [pc, #140]	; (8009758 <_strtod_l+0x960>)
 80096cc:	403b      	ands	r3, r7
 80096ce:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80096d2:	f04f 0a00 	mov.w	sl, #0
 80096d6:	9b04      	ldr	r3, [sp, #16]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d1a4      	bne.n	8009626 <_strtod_l+0x82e>
 80096dc:	e5de      	b.n	800929c <_strtod_l+0x4a4>
 80096de:	f04f 33ff 	mov.w	r3, #4294967295
 80096e2:	e7ea      	b.n	80096ba <_strtod_l+0x8c2>
 80096e4:	4613      	mov	r3, r2
 80096e6:	e7e8      	b.n	80096ba <_strtod_l+0x8c2>
 80096e8:	ea53 030a 	orrs.w	r3, r3, sl
 80096ec:	d08c      	beq.n	8009608 <_strtod_l+0x810>
 80096ee:	9b08      	ldr	r3, [sp, #32]
 80096f0:	b1db      	cbz	r3, 800972a <_strtod_l+0x932>
 80096f2:	423b      	tst	r3, r7
 80096f4:	d0ef      	beq.n	80096d6 <_strtod_l+0x8de>
 80096f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096f8:	9a04      	ldr	r2, [sp, #16]
 80096fa:	4650      	mov	r0, sl
 80096fc:	4659      	mov	r1, fp
 80096fe:	b1c3      	cbz	r3, 8009732 <_strtod_l+0x93a>
 8009700:	f7ff fb5e 	bl	8008dc0 <sulp>
 8009704:	4602      	mov	r2, r0
 8009706:	460b      	mov	r3, r1
 8009708:	ec51 0b18 	vmov	r0, r1, d8
 800970c:	f7f6 fdbe 	bl	800028c <__adddf3>
 8009710:	4682      	mov	sl, r0
 8009712:	468b      	mov	fp, r1
 8009714:	e7df      	b.n	80096d6 <_strtod_l+0x8de>
 8009716:	4013      	ands	r3, r2
 8009718:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800971c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009720:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009724:	f04f 3aff 	mov.w	sl, #4294967295
 8009728:	e7d5      	b.n	80096d6 <_strtod_l+0x8de>
 800972a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800972c:	ea13 0f0a 	tst.w	r3, sl
 8009730:	e7e0      	b.n	80096f4 <_strtod_l+0x8fc>
 8009732:	f7ff fb45 	bl	8008dc0 <sulp>
 8009736:	4602      	mov	r2, r0
 8009738:	460b      	mov	r3, r1
 800973a:	ec51 0b18 	vmov	r0, r1, d8
 800973e:	f7f6 fda3 	bl	8000288 <__aeabi_dsub>
 8009742:	2200      	movs	r2, #0
 8009744:	2300      	movs	r3, #0
 8009746:	4682      	mov	sl, r0
 8009748:	468b      	mov	fp, r1
 800974a:	f7f7 f9bd 	bl	8000ac8 <__aeabi_dcmpeq>
 800974e:	2800      	cmp	r0, #0
 8009750:	d0c1      	beq.n	80096d6 <_strtod_l+0x8de>
 8009752:	e611      	b.n	8009378 <_strtod_l+0x580>
 8009754:	fffffc02 	.word	0xfffffc02
 8009758:	7ff00000 	.word	0x7ff00000
 800975c:	39500000 	.word	0x39500000
 8009760:	000fffff 	.word	0x000fffff
 8009764:	7fefffff 	.word	0x7fefffff
 8009768:	08010458 	.word	0x08010458
 800976c:	4631      	mov	r1, r6
 800976e:	4628      	mov	r0, r5
 8009770:	f002 f832 	bl	800b7d8 <__ratio>
 8009774:	ec59 8b10 	vmov	r8, r9, d0
 8009778:	ee10 0a10 	vmov	r0, s0
 800977c:	2200      	movs	r2, #0
 800977e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009782:	4649      	mov	r1, r9
 8009784:	f7f7 f9b4 	bl	8000af0 <__aeabi_dcmple>
 8009788:	2800      	cmp	r0, #0
 800978a:	d07a      	beq.n	8009882 <_strtod_l+0xa8a>
 800978c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800978e:	2b00      	cmp	r3, #0
 8009790:	d04a      	beq.n	8009828 <_strtod_l+0xa30>
 8009792:	4b95      	ldr	r3, [pc, #596]	; (80099e8 <_strtod_l+0xbf0>)
 8009794:	2200      	movs	r2, #0
 8009796:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800979a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80099e8 <_strtod_l+0xbf0>
 800979e:	f04f 0800 	mov.w	r8, #0
 80097a2:	4b92      	ldr	r3, [pc, #584]	; (80099ec <_strtod_l+0xbf4>)
 80097a4:	403b      	ands	r3, r7
 80097a6:	930d      	str	r3, [sp, #52]	; 0x34
 80097a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097aa:	4b91      	ldr	r3, [pc, #580]	; (80099f0 <_strtod_l+0xbf8>)
 80097ac:	429a      	cmp	r2, r3
 80097ae:	f040 80b0 	bne.w	8009912 <_strtod_l+0xb1a>
 80097b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80097b6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80097ba:	ec4b ab10 	vmov	d0, sl, fp
 80097be:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80097c2:	f001 ff31 	bl	800b628 <__ulp>
 80097c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80097ca:	ec53 2b10 	vmov	r2, r3, d0
 80097ce:	f7f6 ff13 	bl	80005f8 <__aeabi_dmul>
 80097d2:	4652      	mov	r2, sl
 80097d4:	465b      	mov	r3, fp
 80097d6:	f7f6 fd59 	bl	800028c <__adddf3>
 80097da:	460b      	mov	r3, r1
 80097dc:	4983      	ldr	r1, [pc, #524]	; (80099ec <_strtod_l+0xbf4>)
 80097de:	4a85      	ldr	r2, [pc, #532]	; (80099f4 <_strtod_l+0xbfc>)
 80097e0:	4019      	ands	r1, r3
 80097e2:	4291      	cmp	r1, r2
 80097e4:	4682      	mov	sl, r0
 80097e6:	d960      	bls.n	80098aa <_strtod_l+0xab2>
 80097e8:	ee18 3a90 	vmov	r3, s17
 80097ec:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d104      	bne.n	80097fe <_strtod_l+0xa06>
 80097f4:	ee18 3a10 	vmov	r3, s16
 80097f8:	3301      	adds	r3, #1
 80097fa:	f43f ad45 	beq.w	8009288 <_strtod_l+0x490>
 80097fe:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009a00 <_strtod_l+0xc08>
 8009802:	f04f 3aff 	mov.w	sl, #4294967295
 8009806:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009808:	4620      	mov	r0, r4
 800980a:	f001 fbdb 	bl	800afc4 <_Bfree>
 800980e:	9905      	ldr	r1, [sp, #20]
 8009810:	4620      	mov	r0, r4
 8009812:	f001 fbd7 	bl	800afc4 <_Bfree>
 8009816:	4631      	mov	r1, r6
 8009818:	4620      	mov	r0, r4
 800981a:	f001 fbd3 	bl	800afc4 <_Bfree>
 800981e:	4629      	mov	r1, r5
 8009820:	4620      	mov	r0, r4
 8009822:	f001 fbcf 	bl	800afc4 <_Bfree>
 8009826:	e61a      	b.n	800945e <_strtod_l+0x666>
 8009828:	f1ba 0f00 	cmp.w	sl, #0
 800982c:	d11b      	bne.n	8009866 <_strtod_l+0xa6e>
 800982e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009832:	b9f3      	cbnz	r3, 8009872 <_strtod_l+0xa7a>
 8009834:	4b6c      	ldr	r3, [pc, #432]	; (80099e8 <_strtod_l+0xbf0>)
 8009836:	2200      	movs	r2, #0
 8009838:	4640      	mov	r0, r8
 800983a:	4649      	mov	r1, r9
 800983c:	f7f7 f94e 	bl	8000adc <__aeabi_dcmplt>
 8009840:	b9d0      	cbnz	r0, 8009878 <_strtod_l+0xa80>
 8009842:	4640      	mov	r0, r8
 8009844:	4649      	mov	r1, r9
 8009846:	4b6c      	ldr	r3, [pc, #432]	; (80099f8 <_strtod_l+0xc00>)
 8009848:	2200      	movs	r2, #0
 800984a:	f7f6 fed5 	bl	80005f8 <__aeabi_dmul>
 800984e:	4680      	mov	r8, r0
 8009850:	4689      	mov	r9, r1
 8009852:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009856:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800985a:	9315      	str	r3, [sp, #84]	; 0x54
 800985c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009860:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009864:	e79d      	b.n	80097a2 <_strtod_l+0x9aa>
 8009866:	f1ba 0f01 	cmp.w	sl, #1
 800986a:	d102      	bne.n	8009872 <_strtod_l+0xa7a>
 800986c:	2f00      	cmp	r7, #0
 800986e:	f43f ad83 	beq.w	8009378 <_strtod_l+0x580>
 8009872:	4b62      	ldr	r3, [pc, #392]	; (80099fc <_strtod_l+0xc04>)
 8009874:	2200      	movs	r2, #0
 8009876:	e78e      	b.n	8009796 <_strtod_l+0x99e>
 8009878:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80099f8 <_strtod_l+0xc00>
 800987c:	f04f 0800 	mov.w	r8, #0
 8009880:	e7e7      	b.n	8009852 <_strtod_l+0xa5a>
 8009882:	4b5d      	ldr	r3, [pc, #372]	; (80099f8 <_strtod_l+0xc00>)
 8009884:	4640      	mov	r0, r8
 8009886:	4649      	mov	r1, r9
 8009888:	2200      	movs	r2, #0
 800988a:	f7f6 feb5 	bl	80005f8 <__aeabi_dmul>
 800988e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009890:	4680      	mov	r8, r0
 8009892:	4689      	mov	r9, r1
 8009894:	b933      	cbnz	r3, 80098a4 <_strtod_l+0xaac>
 8009896:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800989a:	900e      	str	r0, [sp, #56]	; 0x38
 800989c:	930f      	str	r3, [sp, #60]	; 0x3c
 800989e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80098a2:	e7dd      	b.n	8009860 <_strtod_l+0xa68>
 80098a4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80098a8:	e7f9      	b.n	800989e <_strtod_l+0xaa6>
 80098aa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80098ae:	9b04      	ldr	r3, [sp, #16]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d1a8      	bne.n	8009806 <_strtod_l+0xa0e>
 80098b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80098b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098ba:	0d1b      	lsrs	r3, r3, #20
 80098bc:	051b      	lsls	r3, r3, #20
 80098be:	429a      	cmp	r2, r3
 80098c0:	d1a1      	bne.n	8009806 <_strtod_l+0xa0e>
 80098c2:	4640      	mov	r0, r8
 80098c4:	4649      	mov	r1, r9
 80098c6:	f7f7 f9f7 	bl	8000cb8 <__aeabi_d2lz>
 80098ca:	f7f6 fe67 	bl	800059c <__aeabi_l2d>
 80098ce:	4602      	mov	r2, r0
 80098d0:	460b      	mov	r3, r1
 80098d2:	4640      	mov	r0, r8
 80098d4:	4649      	mov	r1, r9
 80098d6:	f7f6 fcd7 	bl	8000288 <__aeabi_dsub>
 80098da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80098dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80098e0:	ea43 030a 	orr.w	r3, r3, sl
 80098e4:	4313      	orrs	r3, r2
 80098e6:	4680      	mov	r8, r0
 80098e8:	4689      	mov	r9, r1
 80098ea:	d055      	beq.n	8009998 <_strtod_l+0xba0>
 80098ec:	a336      	add	r3, pc, #216	; (adr r3, 80099c8 <_strtod_l+0xbd0>)
 80098ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f2:	f7f7 f8f3 	bl	8000adc <__aeabi_dcmplt>
 80098f6:	2800      	cmp	r0, #0
 80098f8:	f47f acd0 	bne.w	800929c <_strtod_l+0x4a4>
 80098fc:	a334      	add	r3, pc, #208	; (adr r3, 80099d0 <_strtod_l+0xbd8>)
 80098fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009902:	4640      	mov	r0, r8
 8009904:	4649      	mov	r1, r9
 8009906:	f7f7 f907 	bl	8000b18 <__aeabi_dcmpgt>
 800990a:	2800      	cmp	r0, #0
 800990c:	f43f af7b 	beq.w	8009806 <_strtod_l+0xa0e>
 8009910:	e4c4      	b.n	800929c <_strtod_l+0x4a4>
 8009912:	9b04      	ldr	r3, [sp, #16]
 8009914:	b333      	cbz	r3, 8009964 <_strtod_l+0xb6c>
 8009916:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009918:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800991c:	d822      	bhi.n	8009964 <_strtod_l+0xb6c>
 800991e:	a32e      	add	r3, pc, #184	; (adr r3, 80099d8 <_strtod_l+0xbe0>)
 8009920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009924:	4640      	mov	r0, r8
 8009926:	4649      	mov	r1, r9
 8009928:	f7f7 f8e2 	bl	8000af0 <__aeabi_dcmple>
 800992c:	b1a0      	cbz	r0, 8009958 <_strtod_l+0xb60>
 800992e:	4649      	mov	r1, r9
 8009930:	4640      	mov	r0, r8
 8009932:	f7f7 f939 	bl	8000ba8 <__aeabi_d2uiz>
 8009936:	2801      	cmp	r0, #1
 8009938:	bf38      	it	cc
 800993a:	2001      	movcc	r0, #1
 800993c:	f7f6 fde2 	bl	8000504 <__aeabi_ui2d>
 8009940:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009942:	4680      	mov	r8, r0
 8009944:	4689      	mov	r9, r1
 8009946:	bb23      	cbnz	r3, 8009992 <_strtod_l+0xb9a>
 8009948:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800994c:	9010      	str	r0, [sp, #64]	; 0x40
 800994e:	9311      	str	r3, [sp, #68]	; 0x44
 8009950:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009954:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009958:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800995a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800995c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009960:	1a9b      	subs	r3, r3, r2
 8009962:	9309      	str	r3, [sp, #36]	; 0x24
 8009964:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009968:	eeb0 0a48 	vmov.f32	s0, s16
 800996c:	eef0 0a68 	vmov.f32	s1, s17
 8009970:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009974:	f001 fe58 	bl	800b628 <__ulp>
 8009978:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800997c:	ec53 2b10 	vmov	r2, r3, d0
 8009980:	f7f6 fe3a 	bl	80005f8 <__aeabi_dmul>
 8009984:	ec53 2b18 	vmov	r2, r3, d8
 8009988:	f7f6 fc80 	bl	800028c <__adddf3>
 800998c:	4682      	mov	sl, r0
 800998e:	468b      	mov	fp, r1
 8009990:	e78d      	b.n	80098ae <_strtod_l+0xab6>
 8009992:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009996:	e7db      	b.n	8009950 <_strtod_l+0xb58>
 8009998:	a311      	add	r3, pc, #68	; (adr r3, 80099e0 <_strtod_l+0xbe8>)
 800999a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999e:	f7f7 f89d 	bl	8000adc <__aeabi_dcmplt>
 80099a2:	e7b2      	b.n	800990a <_strtod_l+0xb12>
 80099a4:	2300      	movs	r3, #0
 80099a6:	930a      	str	r3, [sp, #40]	; 0x28
 80099a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80099aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099ac:	6013      	str	r3, [r2, #0]
 80099ae:	f7ff ba6b 	b.w	8008e88 <_strtod_l+0x90>
 80099b2:	2a65      	cmp	r2, #101	; 0x65
 80099b4:	f43f ab5f 	beq.w	8009076 <_strtod_l+0x27e>
 80099b8:	2a45      	cmp	r2, #69	; 0x45
 80099ba:	f43f ab5c 	beq.w	8009076 <_strtod_l+0x27e>
 80099be:	2301      	movs	r3, #1
 80099c0:	f7ff bb94 	b.w	80090ec <_strtod_l+0x2f4>
 80099c4:	f3af 8000 	nop.w
 80099c8:	94a03595 	.word	0x94a03595
 80099cc:	3fdfffff 	.word	0x3fdfffff
 80099d0:	35afe535 	.word	0x35afe535
 80099d4:	3fe00000 	.word	0x3fe00000
 80099d8:	ffc00000 	.word	0xffc00000
 80099dc:	41dfffff 	.word	0x41dfffff
 80099e0:	94a03595 	.word	0x94a03595
 80099e4:	3fcfffff 	.word	0x3fcfffff
 80099e8:	3ff00000 	.word	0x3ff00000
 80099ec:	7ff00000 	.word	0x7ff00000
 80099f0:	7fe00000 	.word	0x7fe00000
 80099f4:	7c9fffff 	.word	0x7c9fffff
 80099f8:	3fe00000 	.word	0x3fe00000
 80099fc:	bff00000 	.word	0xbff00000
 8009a00:	7fefffff 	.word	0x7fefffff

08009a04 <_strtod_r>:
 8009a04:	4b01      	ldr	r3, [pc, #4]	; (8009a0c <_strtod_r+0x8>)
 8009a06:	f7ff b9f7 	b.w	8008df8 <_strtod_l>
 8009a0a:	bf00      	nop
 8009a0c:	20000168 	.word	0x20000168

08009a10 <_strtol_l.constprop.0>:
 8009a10:	2b01      	cmp	r3, #1
 8009a12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a16:	d001      	beq.n	8009a1c <_strtol_l.constprop.0+0xc>
 8009a18:	2b24      	cmp	r3, #36	; 0x24
 8009a1a:	d906      	bls.n	8009a2a <_strtol_l.constprop.0+0x1a>
 8009a1c:	f7fe faf6 	bl	800800c <__errno>
 8009a20:	2316      	movs	r3, #22
 8009a22:	6003      	str	r3, [r0, #0]
 8009a24:	2000      	movs	r0, #0
 8009a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a2a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009b10 <_strtol_l.constprop.0+0x100>
 8009a2e:	460d      	mov	r5, r1
 8009a30:	462e      	mov	r6, r5
 8009a32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a36:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009a3a:	f017 0708 	ands.w	r7, r7, #8
 8009a3e:	d1f7      	bne.n	8009a30 <_strtol_l.constprop.0+0x20>
 8009a40:	2c2d      	cmp	r4, #45	; 0x2d
 8009a42:	d132      	bne.n	8009aaa <_strtol_l.constprop.0+0x9a>
 8009a44:	782c      	ldrb	r4, [r5, #0]
 8009a46:	2701      	movs	r7, #1
 8009a48:	1cb5      	adds	r5, r6, #2
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d05b      	beq.n	8009b06 <_strtol_l.constprop.0+0xf6>
 8009a4e:	2b10      	cmp	r3, #16
 8009a50:	d109      	bne.n	8009a66 <_strtol_l.constprop.0+0x56>
 8009a52:	2c30      	cmp	r4, #48	; 0x30
 8009a54:	d107      	bne.n	8009a66 <_strtol_l.constprop.0+0x56>
 8009a56:	782c      	ldrb	r4, [r5, #0]
 8009a58:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009a5c:	2c58      	cmp	r4, #88	; 0x58
 8009a5e:	d14d      	bne.n	8009afc <_strtol_l.constprop.0+0xec>
 8009a60:	786c      	ldrb	r4, [r5, #1]
 8009a62:	2310      	movs	r3, #16
 8009a64:	3502      	adds	r5, #2
 8009a66:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009a6a:	f108 38ff 	add.w	r8, r8, #4294967295
 8009a6e:	f04f 0c00 	mov.w	ip, #0
 8009a72:	fbb8 f9f3 	udiv	r9, r8, r3
 8009a76:	4666      	mov	r6, ip
 8009a78:	fb03 8a19 	mls	sl, r3, r9, r8
 8009a7c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009a80:	f1be 0f09 	cmp.w	lr, #9
 8009a84:	d816      	bhi.n	8009ab4 <_strtol_l.constprop.0+0xa4>
 8009a86:	4674      	mov	r4, lr
 8009a88:	42a3      	cmp	r3, r4
 8009a8a:	dd24      	ble.n	8009ad6 <_strtol_l.constprop.0+0xc6>
 8009a8c:	f1bc 0f00 	cmp.w	ip, #0
 8009a90:	db1e      	blt.n	8009ad0 <_strtol_l.constprop.0+0xc0>
 8009a92:	45b1      	cmp	r9, r6
 8009a94:	d31c      	bcc.n	8009ad0 <_strtol_l.constprop.0+0xc0>
 8009a96:	d101      	bne.n	8009a9c <_strtol_l.constprop.0+0x8c>
 8009a98:	45a2      	cmp	sl, r4
 8009a9a:	db19      	blt.n	8009ad0 <_strtol_l.constprop.0+0xc0>
 8009a9c:	fb06 4603 	mla	r6, r6, r3, r4
 8009aa0:	f04f 0c01 	mov.w	ip, #1
 8009aa4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009aa8:	e7e8      	b.n	8009a7c <_strtol_l.constprop.0+0x6c>
 8009aaa:	2c2b      	cmp	r4, #43	; 0x2b
 8009aac:	bf04      	itt	eq
 8009aae:	782c      	ldrbeq	r4, [r5, #0]
 8009ab0:	1cb5      	addeq	r5, r6, #2
 8009ab2:	e7ca      	b.n	8009a4a <_strtol_l.constprop.0+0x3a>
 8009ab4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009ab8:	f1be 0f19 	cmp.w	lr, #25
 8009abc:	d801      	bhi.n	8009ac2 <_strtol_l.constprop.0+0xb2>
 8009abe:	3c37      	subs	r4, #55	; 0x37
 8009ac0:	e7e2      	b.n	8009a88 <_strtol_l.constprop.0+0x78>
 8009ac2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009ac6:	f1be 0f19 	cmp.w	lr, #25
 8009aca:	d804      	bhi.n	8009ad6 <_strtol_l.constprop.0+0xc6>
 8009acc:	3c57      	subs	r4, #87	; 0x57
 8009ace:	e7db      	b.n	8009a88 <_strtol_l.constprop.0+0x78>
 8009ad0:	f04f 3cff 	mov.w	ip, #4294967295
 8009ad4:	e7e6      	b.n	8009aa4 <_strtol_l.constprop.0+0x94>
 8009ad6:	f1bc 0f00 	cmp.w	ip, #0
 8009ada:	da05      	bge.n	8009ae8 <_strtol_l.constprop.0+0xd8>
 8009adc:	2322      	movs	r3, #34	; 0x22
 8009ade:	6003      	str	r3, [r0, #0]
 8009ae0:	4646      	mov	r6, r8
 8009ae2:	b942      	cbnz	r2, 8009af6 <_strtol_l.constprop.0+0xe6>
 8009ae4:	4630      	mov	r0, r6
 8009ae6:	e79e      	b.n	8009a26 <_strtol_l.constprop.0+0x16>
 8009ae8:	b107      	cbz	r7, 8009aec <_strtol_l.constprop.0+0xdc>
 8009aea:	4276      	negs	r6, r6
 8009aec:	2a00      	cmp	r2, #0
 8009aee:	d0f9      	beq.n	8009ae4 <_strtol_l.constprop.0+0xd4>
 8009af0:	f1bc 0f00 	cmp.w	ip, #0
 8009af4:	d000      	beq.n	8009af8 <_strtol_l.constprop.0+0xe8>
 8009af6:	1e69      	subs	r1, r5, #1
 8009af8:	6011      	str	r1, [r2, #0]
 8009afa:	e7f3      	b.n	8009ae4 <_strtol_l.constprop.0+0xd4>
 8009afc:	2430      	movs	r4, #48	; 0x30
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d1b1      	bne.n	8009a66 <_strtol_l.constprop.0+0x56>
 8009b02:	2308      	movs	r3, #8
 8009b04:	e7af      	b.n	8009a66 <_strtol_l.constprop.0+0x56>
 8009b06:	2c30      	cmp	r4, #48	; 0x30
 8009b08:	d0a5      	beq.n	8009a56 <_strtol_l.constprop.0+0x46>
 8009b0a:	230a      	movs	r3, #10
 8009b0c:	e7ab      	b.n	8009a66 <_strtol_l.constprop.0+0x56>
 8009b0e:	bf00      	nop
 8009b10:	08010481 	.word	0x08010481

08009b14 <_strtol_r>:
 8009b14:	f7ff bf7c 	b.w	8009a10 <_strtol_l.constprop.0>

08009b18 <quorem>:
 8009b18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b1c:	6903      	ldr	r3, [r0, #16]
 8009b1e:	690c      	ldr	r4, [r1, #16]
 8009b20:	42a3      	cmp	r3, r4
 8009b22:	4607      	mov	r7, r0
 8009b24:	f2c0 8081 	blt.w	8009c2a <quorem+0x112>
 8009b28:	3c01      	subs	r4, #1
 8009b2a:	f101 0814 	add.w	r8, r1, #20
 8009b2e:	f100 0514 	add.w	r5, r0, #20
 8009b32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b36:	9301      	str	r3, [sp, #4]
 8009b38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009b3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b40:	3301      	adds	r3, #1
 8009b42:	429a      	cmp	r2, r3
 8009b44:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009b48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009b4c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009b50:	d331      	bcc.n	8009bb6 <quorem+0x9e>
 8009b52:	f04f 0e00 	mov.w	lr, #0
 8009b56:	4640      	mov	r0, r8
 8009b58:	46ac      	mov	ip, r5
 8009b5a:	46f2      	mov	sl, lr
 8009b5c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009b60:	b293      	uxth	r3, r2
 8009b62:	fb06 e303 	mla	r3, r6, r3, lr
 8009b66:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009b6a:	b29b      	uxth	r3, r3
 8009b6c:	ebaa 0303 	sub.w	r3, sl, r3
 8009b70:	f8dc a000 	ldr.w	sl, [ip]
 8009b74:	0c12      	lsrs	r2, r2, #16
 8009b76:	fa13 f38a 	uxtah	r3, r3, sl
 8009b7a:	fb06 e202 	mla	r2, r6, r2, lr
 8009b7e:	9300      	str	r3, [sp, #0]
 8009b80:	9b00      	ldr	r3, [sp, #0]
 8009b82:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009b86:	b292      	uxth	r2, r2
 8009b88:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009b8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009b90:	f8bd 3000 	ldrh.w	r3, [sp]
 8009b94:	4581      	cmp	r9, r0
 8009b96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b9a:	f84c 3b04 	str.w	r3, [ip], #4
 8009b9e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009ba2:	d2db      	bcs.n	8009b5c <quorem+0x44>
 8009ba4:	f855 300b 	ldr.w	r3, [r5, fp]
 8009ba8:	b92b      	cbnz	r3, 8009bb6 <quorem+0x9e>
 8009baa:	9b01      	ldr	r3, [sp, #4]
 8009bac:	3b04      	subs	r3, #4
 8009bae:	429d      	cmp	r5, r3
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	d32e      	bcc.n	8009c12 <quorem+0xfa>
 8009bb4:	613c      	str	r4, [r7, #16]
 8009bb6:	4638      	mov	r0, r7
 8009bb8:	f001 fc90 	bl	800b4dc <__mcmp>
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	db24      	blt.n	8009c0a <quorem+0xf2>
 8009bc0:	3601      	adds	r6, #1
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	f04f 0c00 	mov.w	ip, #0
 8009bc8:	f858 2b04 	ldr.w	r2, [r8], #4
 8009bcc:	f8d0 e000 	ldr.w	lr, [r0]
 8009bd0:	b293      	uxth	r3, r2
 8009bd2:	ebac 0303 	sub.w	r3, ip, r3
 8009bd6:	0c12      	lsrs	r2, r2, #16
 8009bd8:	fa13 f38e 	uxtah	r3, r3, lr
 8009bdc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009be0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009bea:	45c1      	cmp	r9, r8
 8009bec:	f840 3b04 	str.w	r3, [r0], #4
 8009bf0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009bf4:	d2e8      	bcs.n	8009bc8 <quorem+0xb0>
 8009bf6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009bfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009bfe:	b922      	cbnz	r2, 8009c0a <quorem+0xf2>
 8009c00:	3b04      	subs	r3, #4
 8009c02:	429d      	cmp	r5, r3
 8009c04:	461a      	mov	r2, r3
 8009c06:	d30a      	bcc.n	8009c1e <quorem+0x106>
 8009c08:	613c      	str	r4, [r7, #16]
 8009c0a:	4630      	mov	r0, r6
 8009c0c:	b003      	add	sp, #12
 8009c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c12:	6812      	ldr	r2, [r2, #0]
 8009c14:	3b04      	subs	r3, #4
 8009c16:	2a00      	cmp	r2, #0
 8009c18:	d1cc      	bne.n	8009bb4 <quorem+0x9c>
 8009c1a:	3c01      	subs	r4, #1
 8009c1c:	e7c7      	b.n	8009bae <quorem+0x96>
 8009c1e:	6812      	ldr	r2, [r2, #0]
 8009c20:	3b04      	subs	r3, #4
 8009c22:	2a00      	cmp	r2, #0
 8009c24:	d1f0      	bne.n	8009c08 <quorem+0xf0>
 8009c26:	3c01      	subs	r4, #1
 8009c28:	e7eb      	b.n	8009c02 <quorem+0xea>
 8009c2a:	2000      	movs	r0, #0
 8009c2c:	e7ee      	b.n	8009c0c <quorem+0xf4>
	...

08009c30 <_dtoa_r>:
 8009c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c34:	ed2d 8b04 	vpush	{d8-d9}
 8009c38:	ec57 6b10 	vmov	r6, r7, d0
 8009c3c:	b093      	sub	sp, #76	; 0x4c
 8009c3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009c40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009c44:	9106      	str	r1, [sp, #24]
 8009c46:	ee10 aa10 	vmov	sl, s0
 8009c4a:	4604      	mov	r4, r0
 8009c4c:	9209      	str	r2, [sp, #36]	; 0x24
 8009c4e:	930c      	str	r3, [sp, #48]	; 0x30
 8009c50:	46bb      	mov	fp, r7
 8009c52:	b975      	cbnz	r5, 8009c72 <_dtoa_r+0x42>
 8009c54:	2010      	movs	r0, #16
 8009c56:	f001 f94d 	bl	800aef4 <malloc>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	6260      	str	r0, [r4, #36]	; 0x24
 8009c5e:	b920      	cbnz	r0, 8009c6a <_dtoa_r+0x3a>
 8009c60:	4ba7      	ldr	r3, [pc, #668]	; (8009f00 <_dtoa_r+0x2d0>)
 8009c62:	21ea      	movs	r1, #234	; 0xea
 8009c64:	48a7      	ldr	r0, [pc, #668]	; (8009f04 <_dtoa_r+0x2d4>)
 8009c66:	f002 f8bd 	bl	800bde4 <__assert_func>
 8009c6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009c6e:	6005      	str	r5, [r0, #0]
 8009c70:	60c5      	str	r5, [r0, #12]
 8009c72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c74:	6819      	ldr	r1, [r3, #0]
 8009c76:	b151      	cbz	r1, 8009c8e <_dtoa_r+0x5e>
 8009c78:	685a      	ldr	r2, [r3, #4]
 8009c7a:	604a      	str	r2, [r1, #4]
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	4093      	lsls	r3, r2
 8009c80:	608b      	str	r3, [r1, #8]
 8009c82:	4620      	mov	r0, r4
 8009c84:	f001 f99e 	bl	800afc4 <_Bfree>
 8009c88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	601a      	str	r2, [r3, #0]
 8009c8e:	1e3b      	subs	r3, r7, #0
 8009c90:	bfaa      	itet	ge
 8009c92:	2300      	movge	r3, #0
 8009c94:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009c98:	f8c8 3000 	strge.w	r3, [r8]
 8009c9c:	4b9a      	ldr	r3, [pc, #616]	; (8009f08 <_dtoa_r+0x2d8>)
 8009c9e:	bfbc      	itt	lt
 8009ca0:	2201      	movlt	r2, #1
 8009ca2:	f8c8 2000 	strlt.w	r2, [r8]
 8009ca6:	ea33 030b 	bics.w	r3, r3, fp
 8009caa:	d11b      	bne.n	8009ce4 <_dtoa_r+0xb4>
 8009cac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009cae:	f242 730f 	movw	r3, #9999	; 0x270f
 8009cb2:	6013      	str	r3, [r2, #0]
 8009cb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009cb8:	4333      	orrs	r3, r6
 8009cba:	f000 8592 	beq.w	800a7e2 <_dtoa_r+0xbb2>
 8009cbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cc0:	b963      	cbnz	r3, 8009cdc <_dtoa_r+0xac>
 8009cc2:	4b92      	ldr	r3, [pc, #584]	; (8009f0c <_dtoa_r+0x2dc>)
 8009cc4:	e022      	b.n	8009d0c <_dtoa_r+0xdc>
 8009cc6:	4b92      	ldr	r3, [pc, #584]	; (8009f10 <_dtoa_r+0x2e0>)
 8009cc8:	9301      	str	r3, [sp, #4]
 8009cca:	3308      	adds	r3, #8
 8009ccc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009cce:	6013      	str	r3, [r2, #0]
 8009cd0:	9801      	ldr	r0, [sp, #4]
 8009cd2:	b013      	add	sp, #76	; 0x4c
 8009cd4:	ecbd 8b04 	vpop	{d8-d9}
 8009cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cdc:	4b8b      	ldr	r3, [pc, #556]	; (8009f0c <_dtoa_r+0x2dc>)
 8009cde:	9301      	str	r3, [sp, #4]
 8009ce0:	3303      	adds	r3, #3
 8009ce2:	e7f3      	b.n	8009ccc <_dtoa_r+0x9c>
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	4650      	mov	r0, sl
 8009cea:	4659      	mov	r1, fp
 8009cec:	f7f6 feec 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cf0:	ec4b ab19 	vmov	d9, sl, fp
 8009cf4:	4680      	mov	r8, r0
 8009cf6:	b158      	cbz	r0, 8009d10 <_dtoa_r+0xe0>
 8009cf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	6013      	str	r3, [r2, #0]
 8009cfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	f000 856b 	beq.w	800a7dc <_dtoa_r+0xbac>
 8009d06:	4883      	ldr	r0, [pc, #524]	; (8009f14 <_dtoa_r+0x2e4>)
 8009d08:	6018      	str	r0, [r3, #0]
 8009d0a:	1e43      	subs	r3, r0, #1
 8009d0c:	9301      	str	r3, [sp, #4]
 8009d0e:	e7df      	b.n	8009cd0 <_dtoa_r+0xa0>
 8009d10:	ec4b ab10 	vmov	d0, sl, fp
 8009d14:	aa10      	add	r2, sp, #64	; 0x40
 8009d16:	a911      	add	r1, sp, #68	; 0x44
 8009d18:	4620      	mov	r0, r4
 8009d1a:	f001 fd01 	bl	800b720 <__d2b>
 8009d1e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009d22:	ee08 0a10 	vmov	s16, r0
 8009d26:	2d00      	cmp	r5, #0
 8009d28:	f000 8084 	beq.w	8009e34 <_dtoa_r+0x204>
 8009d2c:	ee19 3a90 	vmov	r3, s19
 8009d30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d34:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009d38:	4656      	mov	r6, sl
 8009d3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009d3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009d42:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009d46:	4b74      	ldr	r3, [pc, #464]	; (8009f18 <_dtoa_r+0x2e8>)
 8009d48:	2200      	movs	r2, #0
 8009d4a:	4630      	mov	r0, r6
 8009d4c:	4639      	mov	r1, r7
 8009d4e:	f7f6 fa9b 	bl	8000288 <__aeabi_dsub>
 8009d52:	a365      	add	r3, pc, #404	; (adr r3, 8009ee8 <_dtoa_r+0x2b8>)
 8009d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d58:	f7f6 fc4e 	bl	80005f8 <__aeabi_dmul>
 8009d5c:	a364      	add	r3, pc, #400	; (adr r3, 8009ef0 <_dtoa_r+0x2c0>)
 8009d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d62:	f7f6 fa93 	bl	800028c <__adddf3>
 8009d66:	4606      	mov	r6, r0
 8009d68:	4628      	mov	r0, r5
 8009d6a:	460f      	mov	r7, r1
 8009d6c:	f7f6 fbda 	bl	8000524 <__aeabi_i2d>
 8009d70:	a361      	add	r3, pc, #388	; (adr r3, 8009ef8 <_dtoa_r+0x2c8>)
 8009d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d76:	f7f6 fc3f 	bl	80005f8 <__aeabi_dmul>
 8009d7a:	4602      	mov	r2, r0
 8009d7c:	460b      	mov	r3, r1
 8009d7e:	4630      	mov	r0, r6
 8009d80:	4639      	mov	r1, r7
 8009d82:	f7f6 fa83 	bl	800028c <__adddf3>
 8009d86:	4606      	mov	r6, r0
 8009d88:	460f      	mov	r7, r1
 8009d8a:	f7f6 fee5 	bl	8000b58 <__aeabi_d2iz>
 8009d8e:	2200      	movs	r2, #0
 8009d90:	9000      	str	r0, [sp, #0]
 8009d92:	2300      	movs	r3, #0
 8009d94:	4630      	mov	r0, r6
 8009d96:	4639      	mov	r1, r7
 8009d98:	f7f6 fea0 	bl	8000adc <__aeabi_dcmplt>
 8009d9c:	b150      	cbz	r0, 8009db4 <_dtoa_r+0x184>
 8009d9e:	9800      	ldr	r0, [sp, #0]
 8009da0:	f7f6 fbc0 	bl	8000524 <__aeabi_i2d>
 8009da4:	4632      	mov	r2, r6
 8009da6:	463b      	mov	r3, r7
 8009da8:	f7f6 fe8e 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dac:	b910      	cbnz	r0, 8009db4 <_dtoa_r+0x184>
 8009dae:	9b00      	ldr	r3, [sp, #0]
 8009db0:	3b01      	subs	r3, #1
 8009db2:	9300      	str	r3, [sp, #0]
 8009db4:	9b00      	ldr	r3, [sp, #0]
 8009db6:	2b16      	cmp	r3, #22
 8009db8:	d85a      	bhi.n	8009e70 <_dtoa_r+0x240>
 8009dba:	9a00      	ldr	r2, [sp, #0]
 8009dbc:	4b57      	ldr	r3, [pc, #348]	; (8009f1c <_dtoa_r+0x2ec>)
 8009dbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc6:	ec51 0b19 	vmov	r0, r1, d9
 8009dca:	f7f6 fe87 	bl	8000adc <__aeabi_dcmplt>
 8009dce:	2800      	cmp	r0, #0
 8009dd0:	d050      	beq.n	8009e74 <_dtoa_r+0x244>
 8009dd2:	9b00      	ldr	r3, [sp, #0]
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	9300      	str	r3, [sp, #0]
 8009dd8:	2300      	movs	r3, #0
 8009dda:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ddc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009dde:	1b5d      	subs	r5, r3, r5
 8009de0:	1e6b      	subs	r3, r5, #1
 8009de2:	9305      	str	r3, [sp, #20]
 8009de4:	bf45      	ittet	mi
 8009de6:	f1c5 0301 	rsbmi	r3, r5, #1
 8009dea:	9304      	strmi	r3, [sp, #16]
 8009dec:	2300      	movpl	r3, #0
 8009dee:	2300      	movmi	r3, #0
 8009df0:	bf4c      	ite	mi
 8009df2:	9305      	strmi	r3, [sp, #20]
 8009df4:	9304      	strpl	r3, [sp, #16]
 8009df6:	9b00      	ldr	r3, [sp, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	db3d      	blt.n	8009e78 <_dtoa_r+0x248>
 8009dfc:	9b05      	ldr	r3, [sp, #20]
 8009dfe:	9a00      	ldr	r2, [sp, #0]
 8009e00:	920a      	str	r2, [sp, #40]	; 0x28
 8009e02:	4413      	add	r3, r2
 8009e04:	9305      	str	r3, [sp, #20]
 8009e06:	2300      	movs	r3, #0
 8009e08:	9307      	str	r3, [sp, #28]
 8009e0a:	9b06      	ldr	r3, [sp, #24]
 8009e0c:	2b09      	cmp	r3, #9
 8009e0e:	f200 8089 	bhi.w	8009f24 <_dtoa_r+0x2f4>
 8009e12:	2b05      	cmp	r3, #5
 8009e14:	bfc4      	itt	gt
 8009e16:	3b04      	subgt	r3, #4
 8009e18:	9306      	strgt	r3, [sp, #24]
 8009e1a:	9b06      	ldr	r3, [sp, #24]
 8009e1c:	f1a3 0302 	sub.w	r3, r3, #2
 8009e20:	bfcc      	ite	gt
 8009e22:	2500      	movgt	r5, #0
 8009e24:	2501      	movle	r5, #1
 8009e26:	2b03      	cmp	r3, #3
 8009e28:	f200 8087 	bhi.w	8009f3a <_dtoa_r+0x30a>
 8009e2c:	e8df f003 	tbb	[pc, r3]
 8009e30:	59383a2d 	.word	0x59383a2d
 8009e34:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009e38:	441d      	add	r5, r3
 8009e3a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009e3e:	2b20      	cmp	r3, #32
 8009e40:	bfc1      	itttt	gt
 8009e42:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009e46:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009e4a:	fa0b f303 	lslgt.w	r3, fp, r3
 8009e4e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009e52:	bfda      	itte	le
 8009e54:	f1c3 0320 	rsble	r3, r3, #32
 8009e58:	fa06 f003 	lslle.w	r0, r6, r3
 8009e5c:	4318      	orrgt	r0, r3
 8009e5e:	f7f6 fb51 	bl	8000504 <__aeabi_ui2d>
 8009e62:	2301      	movs	r3, #1
 8009e64:	4606      	mov	r6, r0
 8009e66:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009e6a:	3d01      	subs	r5, #1
 8009e6c:	930e      	str	r3, [sp, #56]	; 0x38
 8009e6e:	e76a      	b.n	8009d46 <_dtoa_r+0x116>
 8009e70:	2301      	movs	r3, #1
 8009e72:	e7b2      	b.n	8009dda <_dtoa_r+0x1aa>
 8009e74:	900b      	str	r0, [sp, #44]	; 0x2c
 8009e76:	e7b1      	b.n	8009ddc <_dtoa_r+0x1ac>
 8009e78:	9b04      	ldr	r3, [sp, #16]
 8009e7a:	9a00      	ldr	r2, [sp, #0]
 8009e7c:	1a9b      	subs	r3, r3, r2
 8009e7e:	9304      	str	r3, [sp, #16]
 8009e80:	4253      	negs	r3, r2
 8009e82:	9307      	str	r3, [sp, #28]
 8009e84:	2300      	movs	r3, #0
 8009e86:	930a      	str	r3, [sp, #40]	; 0x28
 8009e88:	e7bf      	b.n	8009e0a <_dtoa_r+0x1da>
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	9308      	str	r3, [sp, #32]
 8009e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	dc55      	bgt.n	8009f40 <_dtoa_r+0x310>
 8009e94:	2301      	movs	r3, #1
 8009e96:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009e9a:	461a      	mov	r2, r3
 8009e9c:	9209      	str	r2, [sp, #36]	; 0x24
 8009e9e:	e00c      	b.n	8009eba <_dtoa_r+0x28a>
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	e7f3      	b.n	8009e8c <_dtoa_r+0x25c>
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ea8:	9308      	str	r3, [sp, #32]
 8009eaa:	9b00      	ldr	r3, [sp, #0]
 8009eac:	4413      	add	r3, r2
 8009eae:	9302      	str	r3, [sp, #8]
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	2b01      	cmp	r3, #1
 8009eb4:	9303      	str	r3, [sp, #12]
 8009eb6:	bfb8      	it	lt
 8009eb8:	2301      	movlt	r3, #1
 8009eba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	6042      	str	r2, [r0, #4]
 8009ec0:	2204      	movs	r2, #4
 8009ec2:	f102 0614 	add.w	r6, r2, #20
 8009ec6:	429e      	cmp	r6, r3
 8009ec8:	6841      	ldr	r1, [r0, #4]
 8009eca:	d93d      	bls.n	8009f48 <_dtoa_r+0x318>
 8009ecc:	4620      	mov	r0, r4
 8009ece:	f001 f839 	bl	800af44 <_Balloc>
 8009ed2:	9001      	str	r0, [sp, #4]
 8009ed4:	2800      	cmp	r0, #0
 8009ed6:	d13b      	bne.n	8009f50 <_dtoa_r+0x320>
 8009ed8:	4b11      	ldr	r3, [pc, #68]	; (8009f20 <_dtoa_r+0x2f0>)
 8009eda:	4602      	mov	r2, r0
 8009edc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009ee0:	e6c0      	b.n	8009c64 <_dtoa_r+0x34>
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	e7df      	b.n	8009ea6 <_dtoa_r+0x276>
 8009ee6:	bf00      	nop
 8009ee8:	636f4361 	.word	0x636f4361
 8009eec:	3fd287a7 	.word	0x3fd287a7
 8009ef0:	8b60c8b3 	.word	0x8b60c8b3
 8009ef4:	3fc68a28 	.word	0x3fc68a28
 8009ef8:	509f79fb 	.word	0x509f79fb
 8009efc:	3fd34413 	.word	0x3fd34413
 8009f00:	0801058e 	.word	0x0801058e
 8009f04:	080105a5 	.word	0x080105a5
 8009f08:	7ff00000 	.word	0x7ff00000
 8009f0c:	0801058a 	.word	0x0801058a
 8009f10:	08010581 	.word	0x08010581
 8009f14:	08010401 	.word	0x08010401
 8009f18:	3ff80000 	.word	0x3ff80000
 8009f1c:	08010710 	.word	0x08010710
 8009f20:	08010600 	.word	0x08010600
 8009f24:	2501      	movs	r5, #1
 8009f26:	2300      	movs	r3, #0
 8009f28:	9306      	str	r3, [sp, #24]
 8009f2a:	9508      	str	r5, [sp, #32]
 8009f2c:	f04f 33ff 	mov.w	r3, #4294967295
 8009f30:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009f34:	2200      	movs	r2, #0
 8009f36:	2312      	movs	r3, #18
 8009f38:	e7b0      	b.n	8009e9c <_dtoa_r+0x26c>
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	9308      	str	r3, [sp, #32]
 8009f3e:	e7f5      	b.n	8009f2c <_dtoa_r+0x2fc>
 8009f40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f42:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009f46:	e7b8      	b.n	8009eba <_dtoa_r+0x28a>
 8009f48:	3101      	adds	r1, #1
 8009f4a:	6041      	str	r1, [r0, #4]
 8009f4c:	0052      	lsls	r2, r2, #1
 8009f4e:	e7b8      	b.n	8009ec2 <_dtoa_r+0x292>
 8009f50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f52:	9a01      	ldr	r2, [sp, #4]
 8009f54:	601a      	str	r2, [r3, #0]
 8009f56:	9b03      	ldr	r3, [sp, #12]
 8009f58:	2b0e      	cmp	r3, #14
 8009f5a:	f200 809d 	bhi.w	800a098 <_dtoa_r+0x468>
 8009f5e:	2d00      	cmp	r5, #0
 8009f60:	f000 809a 	beq.w	800a098 <_dtoa_r+0x468>
 8009f64:	9b00      	ldr	r3, [sp, #0]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	dd32      	ble.n	8009fd0 <_dtoa_r+0x3a0>
 8009f6a:	4ab7      	ldr	r2, [pc, #732]	; (800a248 <_dtoa_r+0x618>)
 8009f6c:	f003 030f 	and.w	r3, r3, #15
 8009f70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009f74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009f78:	9b00      	ldr	r3, [sp, #0]
 8009f7a:	05d8      	lsls	r0, r3, #23
 8009f7c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009f80:	d516      	bpl.n	8009fb0 <_dtoa_r+0x380>
 8009f82:	4bb2      	ldr	r3, [pc, #712]	; (800a24c <_dtoa_r+0x61c>)
 8009f84:	ec51 0b19 	vmov	r0, r1, d9
 8009f88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009f8c:	f7f6 fc5e 	bl	800084c <__aeabi_ddiv>
 8009f90:	f007 070f 	and.w	r7, r7, #15
 8009f94:	4682      	mov	sl, r0
 8009f96:	468b      	mov	fp, r1
 8009f98:	2503      	movs	r5, #3
 8009f9a:	4eac      	ldr	r6, [pc, #688]	; (800a24c <_dtoa_r+0x61c>)
 8009f9c:	b957      	cbnz	r7, 8009fb4 <_dtoa_r+0x384>
 8009f9e:	4642      	mov	r2, r8
 8009fa0:	464b      	mov	r3, r9
 8009fa2:	4650      	mov	r0, sl
 8009fa4:	4659      	mov	r1, fp
 8009fa6:	f7f6 fc51 	bl	800084c <__aeabi_ddiv>
 8009faa:	4682      	mov	sl, r0
 8009fac:	468b      	mov	fp, r1
 8009fae:	e028      	b.n	800a002 <_dtoa_r+0x3d2>
 8009fb0:	2502      	movs	r5, #2
 8009fb2:	e7f2      	b.n	8009f9a <_dtoa_r+0x36a>
 8009fb4:	07f9      	lsls	r1, r7, #31
 8009fb6:	d508      	bpl.n	8009fca <_dtoa_r+0x39a>
 8009fb8:	4640      	mov	r0, r8
 8009fba:	4649      	mov	r1, r9
 8009fbc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009fc0:	f7f6 fb1a 	bl	80005f8 <__aeabi_dmul>
 8009fc4:	3501      	adds	r5, #1
 8009fc6:	4680      	mov	r8, r0
 8009fc8:	4689      	mov	r9, r1
 8009fca:	107f      	asrs	r7, r7, #1
 8009fcc:	3608      	adds	r6, #8
 8009fce:	e7e5      	b.n	8009f9c <_dtoa_r+0x36c>
 8009fd0:	f000 809b 	beq.w	800a10a <_dtoa_r+0x4da>
 8009fd4:	9b00      	ldr	r3, [sp, #0]
 8009fd6:	4f9d      	ldr	r7, [pc, #628]	; (800a24c <_dtoa_r+0x61c>)
 8009fd8:	425e      	negs	r6, r3
 8009fda:	4b9b      	ldr	r3, [pc, #620]	; (800a248 <_dtoa_r+0x618>)
 8009fdc:	f006 020f 	and.w	r2, r6, #15
 8009fe0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe8:	ec51 0b19 	vmov	r0, r1, d9
 8009fec:	f7f6 fb04 	bl	80005f8 <__aeabi_dmul>
 8009ff0:	1136      	asrs	r6, r6, #4
 8009ff2:	4682      	mov	sl, r0
 8009ff4:	468b      	mov	fp, r1
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	2502      	movs	r5, #2
 8009ffa:	2e00      	cmp	r6, #0
 8009ffc:	d17a      	bne.n	800a0f4 <_dtoa_r+0x4c4>
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d1d3      	bne.n	8009faa <_dtoa_r+0x37a>
 800a002:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a004:	2b00      	cmp	r3, #0
 800a006:	f000 8082 	beq.w	800a10e <_dtoa_r+0x4de>
 800a00a:	4b91      	ldr	r3, [pc, #580]	; (800a250 <_dtoa_r+0x620>)
 800a00c:	2200      	movs	r2, #0
 800a00e:	4650      	mov	r0, sl
 800a010:	4659      	mov	r1, fp
 800a012:	f7f6 fd63 	bl	8000adc <__aeabi_dcmplt>
 800a016:	2800      	cmp	r0, #0
 800a018:	d079      	beq.n	800a10e <_dtoa_r+0x4de>
 800a01a:	9b03      	ldr	r3, [sp, #12]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d076      	beq.n	800a10e <_dtoa_r+0x4de>
 800a020:	9b02      	ldr	r3, [sp, #8]
 800a022:	2b00      	cmp	r3, #0
 800a024:	dd36      	ble.n	800a094 <_dtoa_r+0x464>
 800a026:	9b00      	ldr	r3, [sp, #0]
 800a028:	4650      	mov	r0, sl
 800a02a:	4659      	mov	r1, fp
 800a02c:	1e5f      	subs	r7, r3, #1
 800a02e:	2200      	movs	r2, #0
 800a030:	4b88      	ldr	r3, [pc, #544]	; (800a254 <_dtoa_r+0x624>)
 800a032:	f7f6 fae1 	bl	80005f8 <__aeabi_dmul>
 800a036:	9e02      	ldr	r6, [sp, #8]
 800a038:	4682      	mov	sl, r0
 800a03a:	468b      	mov	fp, r1
 800a03c:	3501      	adds	r5, #1
 800a03e:	4628      	mov	r0, r5
 800a040:	f7f6 fa70 	bl	8000524 <__aeabi_i2d>
 800a044:	4652      	mov	r2, sl
 800a046:	465b      	mov	r3, fp
 800a048:	f7f6 fad6 	bl	80005f8 <__aeabi_dmul>
 800a04c:	4b82      	ldr	r3, [pc, #520]	; (800a258 <_dtoa_r+0x628>)
 800a04e:	2200      	movs	r2, #0
 800a050:	f7f6 f91c 	bl	800028c <__adddf3>
 800a054:	46d0      	mov	r8, sl
 800a056:	46d9      	mov	r9, fp
 800a058:	4682      	mov	sl, r0
 800a05a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a05e:	2e00      	cmp	r6, #0
 800a060:	d158      	bne.n	800a114 <_dtoa_r+0x4e4>
 800a062:	4b7e      	ldr	r3, [pc, #504]	; (800a25c <_dtoa_r+0x62c>)
 800a064:	2200      	movs	r2, #0
 800a066:	4640      	mov	r0, r8
 800a068:	4649      	mov	r1, r9
 800a06a:	f7f6 f90d 	bl	8000288 <__aeabi_dsub>
 800a06e:	4652      	mov	r2, sl
 800a070:	465b      	mov	r3, fp
 800a072:	4680      	mov	r8, r0
 800a074:	4689      	mov	r9, r1
 800a076:	f7f6 fd4f 	bl	8000b18 <__aeabi_dcmpgt>
 800a07a:	2800      	cmp	r0, #0
 800a07c:	f040 8295 	bne.w	800a5aa <_dtoa_r+0x97a>
 800a080:	4652      	mov	r2, sl
 800a082:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a086:	4640      	mov	r0, r8
 800a088:	4649      	mov	r1, r9
 800a08a:	f7f6 fd27 	bl	8000adc <__aeabi_dcmplt>
 800a08e:	2800      	cmp	r0, #0
 800a090:	f040 8289 	bne.w	800a5a6 <_dtoa_r+0x976>
 800a094:	ec5b ab19 	vmov	sl, fp, d9
 800a098:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	f2c0 8148 	blt.w	800a330 <_dtoa_r+0x700>
 800a0a0:	9a00      	ldr	r2, [sp, #0]
 800a0a2:	2a0e      	cmp	r2, #14
 800a0a4:	f300 8144 	bgt.w	800a330 <_dtoa_r+0x700>
 800a0a8:	4b67      	ldr	r3, [pc, #412]	; (800a248 <_dtoa_r+0x618>)
 800a0aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a0ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a0b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	f280 80d5 	bge.w	800a264 <_dtoa_r+0x634>
 800a0ba:	9b03      	ldr	r3, [sp, #12]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	f300 80d1 	bgt.w	800a264 <_dtoa_r+0x634>
 800a0c2:	f040 826f 	bne.w	800a5a4 <_dtoa_r+0x974>
 800a0c6:	4b65      	ldr	r3, [pc, #404]	; (800a25c <_dtoa_r+0x62c>)
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	4640      	mov	r0, r8
 800a0cc:	4649      	mov	r1, r9
 800a0ce:	f7f6 fa93 	bl	80005f8 <__aeabi_dmul>
 800a0d2:	4652      	mov	r2, sl
 800a0d4:	465b      	mov	r3, fp
 800a0d6:	f7f6 fd15 	bl	8000b04 <__aeabi_dcmpge>
 800a0da:	9e03      	ldr	r6, [sp, #12]
 800a0dc:	4637      	mov	r7, r6
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	f040 8245 	bne.w	800a56e <_dtoa_r+0x93e>
 800a0e4:	9d01      	ldr	r5, [sp, #4]
 800a0e6:	2331      	movs	r3, #49	; 0x31
 800a0e8:	f805 3b01 	strb.w	r3, [r5], #1
 800a0ec:	9b00      	ldr	r3, [sp, #0]
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	9300      	str	r3, [sp, #0]
 800a0f2:	e240      	b.n	800a576 <_dtoa_r+0x946>
 800a0f4:	07f2      	lsls	r2, r6, #31
 800a0f6:	d505      	bpl.n	800a104 <_dtoa_r+0x4d4>
 800a0f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0fc:	f7f6 fa7c 	bl	80005f8 <__aeabi_dmul>
 800a100:	3501      	adds	r5, #1
 800a102:	2301      	movs	r3, #1
 800a104:	1076      	asrs	r6, r6, #1
 800a106:	3708      	adds	r7, #8
 800a108:	e777      	b.n	8009ffa <_dtoa_r+0x3ca>
 800a10a:	2502      	movs	r5, #2
 800a10c:	e779      	b.n	800a002 <_dtoa_r+0x3d2>
 800a10e:	9f00      	ldr	r7, [sp, #0]
 800a110:	9e03      	ldr	r6, [sp, #12]
 800a112:	e794      	b.n	800a03e <_dtoa_r+0x40e>
 800a114:	9901      	ldr	r1, [sp, #4]
 800a116:	4b4c      	ldr	r3, [pc, #304]	; (800a248 <_dtoa_r+0x618>)
 800a118:	4431      	add	r1, r6
 800a11a:	910d      	str	r1, [sp, #52]	; 0x34
 800a11c:	9908      	ldr	r1, [sp, #32]
 800a11e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a122:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a126:	2900      	cmp	r1, #0
 800a128:	d043      	beq.n	800a1b2 <_dtoa_r+0x582>
 800a12a:	494d      	ldr	r1, [pc, #308]	; (800a260 <_dtoa_r+0x630>)
 800a12c:	2000      	movs	r0, #0
 800a12e:	f7f6 fb8d 	bl	800084c <__aeabi_ddiv>
 800a132:	4652      	mov	r2, sl
 800a134:	465b      	mov	r3, fp
 800a136:	f7f6 f8a7 	bl	8000288 <__aeabi_dsub>
 800a13a:	9d01      	ldr	r5, [sp, #4]
 800a13c:	4682      	mov	sl, r0
 800a13e:	468b      	mov	fp, r1
 800a140:	4649      	mov	r1, r9
 800a142:	4640      	mov	r0, r8
 800a144:	f7f6 fd08 	bl	8000b58 <__aeabi_d2iz>
 800a148:	4606      	mov	r6, r0
 800a14a:	f7f6 f9eb 	bl	8000524 <__aeabi_i2d>
 800a14e:	4602      	mov	r2, r0
 800a150:	460b      	mov	r3, r1
 800a152:	4640      	mov	r0, r8
 800a154:	4649      	mov	r1, r9
 800a156:	f7f6 f897 	bl	8000288 <__aeabi_dsub>
 800a15a:	3630      	adds	r6, #48	; 0x30
 800a15c:	f805 6b01 	strb.w	r6, [r5], #1
 800a160:	4652      	mov	r2, sl
 800a162:	465b      	mov	r3, fp
 800a164:	4680      	mov	r8, r0
 800a166:	4689      	mov	r9, r1
 800a168:	f7f6 fcb8 	bl	8000adc <__aeabi_dcmplt>
 800a16c:	2800      	cmp	r0, #0
 800a16e:	d163      	bne.n	800a238 <_dtoa_r+0x608>
 800a170:	4642      	mov	r2, r8
 800a172:	464b      	mov	r3, r9
 800a174:	4936      	ldr	r1, [pc, #216]	; (800a250 <_dtoa_r+0x620>)
 800a176:	2000      	movs	r0, #0
 800a178:	f7f6 f886 	bl	8000288 <__aeabi_dsub>
 800a17c:	4652      	mov	r2, sl
 800a17e:	465b      	mov	r3, fp
 800a180:	f7f6 fcac 	bl	8000adc <__aeabi_dcmplt>
 800a184:	2800      	cmp	r0, #0
 800a186:	f040 80b5 	bne.w	800a2f4 <_dtoa_r+0x6c4>
 800a18a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a18c:	429d      	cmp	r5, r3
 800a18e:	d081      	beq.n	800a094 <_dtoa_r+0x464>
 800a190:	4b30      	ldr	r3, [pc, #192]	; (800a254 <_dtoa_r+0x624>)
 800a192:	2200      	movs	r2, #0
 800a194:	4650      	mov	r0, sl
 800a196:	4659      	mov	r1, fp
 800a198:	f7f6 fa2e 	bl	80005f8 <__aeabi_dmul>
 800a19c:	4b2d      	ldr	r3, [pc, #180]	; (800a254 <_dtoa_r+0x624>)
 800a19e:	4682      	mov	sl, r0
 800a1a0:	468b      	mov	fp, r1
 800a1a2:	4640      	mov	r0, r8
 800a1a4:	4649      	mov	r1, r9
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	f7f6 fa26 	bl	80005f8 <__aeabi_dmul>
 800a1ac:	4680      	mov	r8, r0
 800a1ae:	4689      	mov	r9, r1
 800a1b0:	e7c6      	b.n	800a140 <_dtoa_r+0x510>
 800a1b2:	4650      	mov	r0, sl
 800a1b4:	4659      	mov	r1, fp
 800a1b6:	f7f6 fa1f 	bl	80005f8 <__aeabi_dmul>
 800a1ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1bc:	9d01      	ldr	r5, [sp, #4]
 800a1be:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1c0:	4682      	mov	sl, r0
 800a1c2:	468b      	mov	fp, r1
 800a1c4:	4649      	mov	r1, r9
 800a1c6:	4640      	mov	r0, r8
 800a1c8:	f7f6 fcc6 	bl	8000b58 <__aeabi_d2iz>
 800a1cc:	4606      	mov	r6, r0
 800a1ce:	f7f6 f9a9 	bl	8000524 <__aeabi_i2d>
 800a1d2:	3630      	adds	r6, #48	; 0x30
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	4640      	mov	r0, r8
 800a1da:	4649      	mov	r1, r9
 800a1dc:	f7f6 f854 	bl	8000288 <__aeabi_dsub>
 800a1e0:	f805 6b01 	strb.w	r6, [r5], #1
 800a1e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1e6:	429d      	cmp	r5, r3
 800a1e8:	4680      	mov	r8, r0
 800a1ea:	4689      	mov	r9, r1
 800a1ec:	f04f 0200 	mov.w	r2, #0
 800a1f0:	d124      	bne.n	800a23c <_dtoa_r+0x60c>
 800a1f2:	4b1b      	ldr	r3, [pc, #108]	; (800a260 <_dtoa_r+0x630>)
 800a1f4:	4650      	mov	r0, sl
 800a1f6:	4659      	mov	r1, fp
 800a1f8:	f7f6 f848 	bl	800028c <__adddf3>
 800a1fc:	4602      	mov	r2, r0
 800a1fe:	460b      	mov	r3, r1
 800a200:	4640      	mov	r0, r8
 800a202:	4649      	mov	r1, r9
 800a204:	f7f6 fc88 	bl	8000b18 <__aeabi_dcmpgt>
 800a208:	2800      	cmp	r0, #0
 800a20a:	d173      	bne.n	800a2f4 <_dtoa_r+0x6c4>
 800a20c:	4652      	mov	r2, sl
 800a20e:	465b      	mov	r3, fp
 800a210:	4913      	ldr	r1, [pc, #76]	; (800a260 <_dtoa_r+0x630>)
 800a212:	2000      	movs	r0, #0
 800a214:	f7f6 f838 	bl	8000288 <__aeabi_dsub>
 800a218:	4602      	mov	r2, r0
 800a21a:	460b      	mov	r3, r1
 800a21c:	4640      	mov	r0, r8
 800a21e:	4649      	mov	r1, r9
 800a220:	f7f6 fc5c 	bl	8000adc <__aeabi_dcmplt>
 800a224:	2800      	cmp	r0, #0
 800a226:	f43f af35 	beq.w	800a094 <_dtoa_r+0x464>
 800a22a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a22c:	1e6b      	subs	r3, r5, #1
 800a22e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a230:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a234:	2b30      	cmp	r3, #48	; 0x30
 800a236:	d0f8      	beq.n	800a22a <_dtoa_r+0x5fa>
 800a238:	9700      	str	r7, [sp, #0]
 800a23a:	e049      	b.n	800a2d0 <_dtoa_r+0x6a0>
 800a23c:	4b05      	ldr	r3, [pc, #20]	; (800a254 <_dtoa_r+0x624>)
 800a23e:	f7f6 f9db 	bl	80005f8 <__aeabi_dmul>
 800a242:	4680      	mov	r8, r0
 800a244:	4689      	mov	r9, r1
 800a246:	e7bd      	b.n	800a1c4 <_dtoa_r+0x594>
 800a248:	08010710 	.word	0x08010710
 800a24c:	080106e8 	.word	0x080106e8
 800a250:	3ff00000 	.word	0x3ff00000
 800a254:	40240000 	.word	0x40240000
 800a258:	401c0000 	.word	0x401c0000
 800a25c:	40140000 	.word	0x40140000
 800a260:	3fe00000 	.word	0x3fe00000
 800a264:	9d01      	ldr	r5, [sp, #4]
 800a266:	4656      	mov	r6, sl
 800a268:	465f      	mov	r7, fp
 800a26a:	4642      	mov	r2, r8
 800a26c:	464b      	mov	r3, r9
 800a26e:	4630      	mov	r0, r6
 800a270:	4639      	mov	r1, r7
 800a272:	f7f6 faeb 	bl	800084c <__aeabi_ddiv>
 800a276:	f7f6 fc6f 	bl	8000b58 <__aeabi_d2iz>
 800a27a:	4682      	mov	sl, r0
 800a27c:	f7f6 f952 	bl	8000524 <__aeabi_i2d>
 800a280:	4642      	mov	r2, r8
 800a282:	464b      	mov	r3, r9
 800a284:	f7f6 f9b8 	bl	80005f8 <__aeabi_dmul>
 800a288:	4602      	mov	r2, r0
 800a28a:	460b      	mov	r3, r1
 800a28c:	4630      	mov	r0, r6
 800a28e:	4639      	mov	r1, r7
 800a290:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a294:	f7f5 fff8 	bl	8000288 <__aeabi_dsub>
 800a298:	f805 6b01 	strb.w	r6, [r5], #1
 800a29c:	9e01      	ldr	r6, [sp, #4]
 800a29e:	9f03      	ldr	r7, [sp, #12]
 800a2a0:	1bae      	subs	r6, r5, r6
 800a2a2:	42b7      	cmp	r7, r6
 800a2a4:	4602      	mov	r2, r0
 800a2a6:	460b      	mov	r3, r1
 800a2a8:	d135      	bne.n	800a316 <_dtoa_r+0x6e6>
 800a2aa:	f7f5 ffef 	bl	800028c <__adddf3>
 800a2ae:	4642      	mov	r2, r8
 800a2b0:	464b      	mov	r3, r9
 800a2b2:	4606      	mov	r6, r0
 800a2b4:	460f      	mov	r7, r1
 800a2b6:	f7f6 fc2f 	bl	8000b18 <__aeabi_dcmpgt>
 800a2ba:	b9d0      	cbnz	r0, 800a2f2 <_dtoa_r+0x6c2>
 800a2bc:	4642      	mov	r2, r8
 800a2be:	464b      	mov	r3, r9
 800a2c0:	4630      	mov	r0, r6
 800a2c2:	4639      	mov	r1, r7
 800a2c4:	f7f6 fc00 	bl	8000ac8 <__aeabi_dcmpeq>
 800a2c8:	b110      	cbz	r0, 800a2d0 <_dtoa_r+0x6a0>
 800a2ca:	f01a 0f01 	tst.w	sl, #1
 800a2ce:	d110      	bne.n	800a2f2 <_dtoa_r+0x6c2>
 800a2d0:	4620      	mov	r0, r4
 800a2d2:	ee18 1a10 	vmov	r1, s16
 800a2d6:	f000 fe75 	bl	800afc4 <_Bfree>
 800a2da:	2300      	movs	r3, #0
 800a2dc:	9800      	ldr	r0, [sp, #0]
 800a2de:	702b      	strb	r3, [r5, #0]
 800a2e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2e2:	3001      	adds	r0, #1
 800a2e4:	6018      	str	r0, [r3, #0]
 800a2e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	f43f acf1 	beq.w	8009cd0 <_dtoa_r+0xa0>
 800a2ee:	601d      	str	r5, [r3, #0]
 800a2f0:	e4ee      	b.n	8009cd0 <_dtoa_r+0xa0>
 800a2f2:	9f00      	ldr	r7, [sp, #0]
 800a2f4:	462b      	mov	r3, r5
 800a2f6:	461d      	mov	r5, r3
 800a2f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a2fc:	2a39      	cmp	r2, #57	; 0x39
 800a2fe:	d106      	bne.n	800a30e <_dtoa_r+0x6de>
 800a300:	9a01      	ldr	r2, [sp, #4]
 800a302:	429a      	cmp	r2, r3
 800a304:	d1f7      	bne.n	800a2f6 <_dtoa_r+0x6c6>
 800a306:	9901      	ldr	r1, [sp, #4]
 800a308:	2230      	movs	r2, #48	; 0x30
 800a30a:	3701      	adds	r7, #1
 800a30c:	700a      	strb	r2, [r1, #0]
 800a30e:	781a      	ldrb	r2, [r3, #0]
 800a310:	3201      	adds	r2, #1
 800a312:	701a      	strb	r2, [r3, #0]
 800a314:	e790      	b.n	800a238 <_dtoa_r+0x608>
 800a316:	4ba6      	ldr	r3, [pc, #664]	; (800a5b0 <_dtoa_r+0x980>)
 800a318:	2200      	movs	r2, #0
 800a31a:	f7f6 f96d 	bl	80005f8 <__aeabi_dmul>
 800a31e:	2200      	movs	r2, #0
 800a320:	2300      	movs	r3, #0
 800a322:	4606      	mov	r6, r0
 800a324:	460f      	mov	r7, r1
 800a326:	f7f6 fbcf 	bl	8000ac8 <__aeabi_dcmpeq>
 800a32a:	2800      	cmp	r0, #0
 800a32c:	d09d      	beq.n	800a26a <_dtoa_r+0x63a>
 800a32e:	e7cf      	b.n	800a2d0 <_dtoa_r+0x6a0>
 800a330:	9a08      	ldr	r2, [sp, #32]
 800a332:	2a00      	cmp	r2, #0
 800a334:	f000 80d7 	beq.w	800a4e6 <_dtoa_r+0x8b6>
 800a338:	9a06      	ldr	r2, [sp, #24]
 800a33a:	2a01      	cmp	r2, #1
 800a33c:	f300 80ba 	bgt.w	800a4b4 <_dtoa_r+0x884>
 800a340:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a342:	2a00      	cmp	r2, #0
 800a344:	f000 80b2 	beq.w	800a4ac <_dtoa_r+0x87c>
 800a348:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a34c:	9e07      	ldr	r6, [sp, #28]
 800a34e:	9d04      	ldr	r5, [sp, #16]
 800a350:	9a04      	ldr	r2, [sp, #16]
 800a352:	441a      	add	r2, r3
 800a354:	9204      	str	r2, [sp, #16]
 800a356:	9a05      	ldr	r2, [sp, #20]
 800a358:	2101      	movs	r1, #1
 800a35a:	441a      	add	r2, r3
 800a35c:	4620      	mov	r0, r4
 800a35e:	9205      	str	r2, [sp, #20]
 800a360:	f000 ff32 	bl	800b1c8 <__i2b>
 800a364:	4607      	mov	r7, r0
 800a366:	2d00      	cmp	r5, #0
 800a368:	dd0c      	ble.n	800a384 <_dtoa_r+0x754>
 800a36a:	9b05      	ldr	r3, [sp, #20]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	dd09      	ble.n	800a384 <_dtoa_r+0x754>
 800a370:	42ab      	cmp	r3, r5
 800a372:	9a04      	ldr	r2, [sp, #16]
 800a374:	bfa8      	it	ge
 800a376:	462b      	movge	r3, r5
 800a378:	1ad2      	subs	r2, r2, r3
 800a37a:	9204      	str	r2, [sp, #16]
 800a37c:	9a05      	ldr	r2, [sp, #20]
 800a37e:	1aed      	subs	r5, r5, r3
 800a380:	1ad3      	subs	r3, r2, r3
 800a382:	9305      	str	r3, [sp, #20]
 800a384:	9b07      	ldr	r3, [sp, #28]
 800a386:	b31b      	cbz	r3, 800a3d0 <_dtoa_r+0x7a0>
 800a388:	9b08      	ldr	r3, [sp, #32]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	f000 80af 	beq.w	800a4ee <_dtoa_r+0x8be>
 800a390:	2e00      	cmp	r6, #0
 800a392:	dd13      	ble.n	800a3bc <_dtoa_r+0x78c>
 800a394:	4639      	mov	r1, r7
 800a396:	4632      	mov	r2, r6
 800a398:	4620      	mov	r0, r4
 800a39a:	f000 ffd5 	bl	800b348 <__pow5mult>
 800a39e:	ee18 2a10 	vmov	r2, s16
 800a3a2:	4601      	mov	r1, r0
 800a3a4:	4607      	mov	r7, r0
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	f000 ff24 	bl	800b1f4 <__multiply>
 800a3ac:	ee18 1a10 	vmov	r1, s16
 800a3b0:	4680      	mov	r8, r0
 800a3b2:	4620      	mov	r0, r4
 800a3b4:	f000 fe06 	bl	800afc4 <_Bfree>
 800a3b8:	ee08 8a10 	vmov	s16, r8
 800a3bc:	9b07      	ldr	r3, [sp, #28]
 800a3be:	1b9a      	subs	r2, r3, r6
 800a3c0:	d006      	beq.n	800a3d0 <_dtoa_r+0x7a0>
 800a3c2:	ee18 1a10 	vmov	r1, s16
 800a3c6:	4620      	mov	r0, r4
 800a3c8:	f000 ffbe 	bl	800b348 <__pow5mult>
 800a3cc:	ee08 0a10 	vmov	s16, r0
 800a3d0:	2101      	movs	r1, #1
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	f000 fef8 	bl	800b1c8 <__i2b>
 800a3d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	4606      	mov	r6, r0
 800a3de:	f340 8088 	ble.w	800a4f2 <_dtoa_r+0x8c2>
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	4601      	mov	r1, r0
 800a3e6:	4620      	mov	r0, r4
 800a3e8:	f000 ffae 	bl	800b348 <__pow5mult>
 800a3ec:	9b06      	ldr	r3, [sp, #24]
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	4606      	mov	r6, r0
 800a3f2:	f340 8081 	ble.w	800a4f8 <_dtoa_r+0x8c8>
 800a3f6:	f04f 0800 	mov.w	r8, #0
 800a3fa:	6933      	ldr	r3, [r6, #16]
 800a3fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a400:	6918      	ldr	r0, [r3, #16]
 800a402:	f000 fe91 	bl	800b128 <__hi0bits>
 800a406:	f1c0 0020 	rsb	r0, r0, #32
 800a40a:	9b05      	ldr	r3, [sp, #20]
 800a40c:	4418      	add	r0, r3
 800a40e:	f010 001f 	ands.w	r0, r0, #31
 800a412:	f000 8092 	beq.w	800a53a <_dtoa_r+0x90a>
 800a416:	f1c0 0320 	rsb	r3, r0, #32
 800a41a:	2b04      	cmp	r3, #4
 800a41c:	f340 808a 	ble.w	800a534 <_dtoa_r+0x904>
 800a420:	f1c0 001c 	rsb	r0, r0, #28
 800a424:	9b04      	ldr	r3, [sp, #16]
 800a426:	4403      	add	r3, r0
 800a428:	9304      	str	r3, [sp, #16]
 800a42a:	9b05      	ldr	r3, [sp, #20]
 800a42c:	4403      	add	r3, r0
 800a42e:	4405      	add	r5, r0
 800a430:	9305      	str	r3, [sp, #20]
 800a432:	9b04      	ldr	r3, [sp, #16]
 800a434:	2b00      	cmp	r3, #0
 800a436:	dd07      	ble.n	800a448 <_dtoa_r+0x818>
 800a438:	ee18 1a10 	vmov	r1, s16
 800a43c:	461a      	mov	r2, r3
 800a43e:	4620      	mov	r0, r4
 800a440:	f000 ffdc 	bl	800b3fc <__lshift>
 800a444:	ee08 0a10 	vmov	s16, r0
 800a448:	9b05      	ldr	r3, [sp, #20]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	dd05      	ble.n	800a45a <_dtoa_r+0x82a>
 800a44e:	4631      	mov	r1, r6
 800a450:	461a      	mov	r2, r3
 800a452:	4620      	mov	r0, r4
 800a454:	f000 ffd2 	bl	800b3fc <__lshift>
 800a458:	4606      	mov	r6, r0
 800a45a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d06e      	beq.n	800a53e <_dtoa_r+0x90e>
 800a460:	ee18 0a10 	vmov	r0, s16
 800a464:	4631      	mov	r1, r6
 800a466:	f001 f839 	bl	800b4dc <__mcmp>
 800a46a:	2800      	cmp	r0, #0
 800a46c:	da67      	bge.n	800a53e <_dtoa_r+0x90e>
 800a46e:	9b00      	ldr	r3, [sp, #0]
 800a470:	3b01      	subs	r3, #1
 800a472:	ee18 1a10 	vmov	r1, s16
 800a476:	9300      	str	r3, [sp, #0]
 800a478:	220a      	movs	r2, #10
 800a47a:	2300      	movs	r3, #0
 800a47c:	4620      	mov	r0, r4
 800a47e:	f000 fdc3 	bl	800b008 <__multadd>
 800a482:	9b08      	ldr	r3, [sp, #32]
 800a484:	ee08 0a10 	vmov	s16, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	f000 81b1 	beq.w	800a7f0 <_dtoa_r+0xbc0>
 800a48e:	2300      	movs	r3, #0
 800a490:	4639      	mov	r1, r7
 800a492:	220a      	movs	r2, #10
 800a494:	4620      	mov	r0, r4
 800a496:	f000 fdb7 	bl	800b008 <__multadd>
 800a49a:	9b02      	ldr	r3, [sp, #8]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	4607      	mov	r7, r0
 800a4a0:	f300 808e 	bgt.w	800a5c0 <_dtoa_r+0x990>
 800a4a4:	9b06      	ldr	r3, [sp, #24]
 800a4a6:	2b02      	cmp	r3, #2
 800a4a8:	dc51      	bgt.n	800a54e <_dtoa_r+0x91e>
 800a4aa:	e089      	b.n	800a5c0 <_dtoa_r+0x990>
 800a4ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a4b2:	e74b      	b.n	800a34c <_dtoa_r+0x71c>
 800a4b4:	9b03      	ldr	r3, [sp, #12]
 800a4b6:	1e5e      	subs	r6, r3, #1
 800a4b8:	9b07      	ldr	r3, [sp, #28]
 800a4ba:	42b3      	cmp	r3, r6
 800a4bc:	bfbf      	itttt	lt
 800a4be:	9b07      	ldrlt	r3, [sp, #28]
 800a4c0:	9607      	strlt	r6, [sp, #28]
 800a4c2:	1af2      	sublt	r2, r6, r3
 800a4c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a4c6:	bfb6      	itet	lt
 800a4c8:	189b      	addlt	r3, r3, r2
 800a4ca:	1b9e      	subge	r6, r3, r6
 800a4cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a4ce:	9b03      	ldr	r3, [sp, #12]
 800a4d0:	bfb8      	it	lt
 800a4d2:	2600      	movlt	r6, #0
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	bfb7      	itett	lt
 800a4d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a4dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a4e0:	1a9d      	sublt	r5, r3, r2
 800a4e2:	2300      	movlt	r3, #0
 800a4e4:	e734      	b.n	800a350 <_dtoa_r+0x720>
 800a4e6:	9e07      	ldr	r6, [sp, #28]
 800a4e8:	9d04      	ldr	r5, [sp, #16]
 800a4ea:	9f08      	ldr	r7, [sp, #32]
 800a4ec:	e73b      	b.n	800a366 <_dtoa_r+0x736>
 800a4ee:	9a07      	ldr	r2, [sp, #28]
 800a4f0:	e767      	b.n	800a3c2 <_dtoa_r+0x792>
 800a4f2:	9b06      	ldr	r3, [sp, #24]
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	dc18      	bgt.n	800a52a <_dtoa_r+0x8fa>
 800a4f8:	f1ba 0f00 	cmp.w	sl, #0
 800a4fc:	d115      	bne.n	800a52a <_dtoa_r+0x8fa>
 800a4fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a502:	b993      	cbnz	r3, 800a52a <_dtoa_r+0x8fa>
 800a504:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a508:	0d1b      	lsrs	r3, r3, #20
 800a50a:	051b      	lsls	r3, r3, #20
 800a50c:	b183      	cbz	r3, 800a530 <_dtoa_r+0x900>
 800a50e:	9b04      	ldr	r3, [sp, #16]
 800a510:	3301      	adds	r3, #1
 800a512:	9304      	str	r3, [sp, #16]
 800a514:	9b05      	ldr	r3, [sp, #20]
 800a516:	3301      	adds	r3, #1
 800a518:	9305      	str	r3, [sp, #20]
 800a51a:	f04f 0801 	mov.w	r8, #1
 800a51e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a520:	2b00      	cmp	r3, #0
 800a522:	f47f af6a 	bne.w	800a3fa <_dtoa_r+0x7ca>
 800a526:	2001      	movs	r0, #1
 800a528:	e76f      	b.n	800a40a <_dtoa_r+0x7da>
 800a52a:	f04f 0800 	mov.w	r8, #0
 800a52e:	e7f6      	b.n	800a51e <_dtoa_r+0x8ee>
 800a530:	4698      	mov	r8, r3
 800a532:	e7f4      	b.n	800a51e <_dtoa_r+0x8ee>
 800a534:	f43f af7d 	beq.w	800a432 <_dtoa_r+0x802>
 800a538:	4618      	mov	r0, r3
 800a53a:	301c      	adds	r0, #28
 800a53c:	e772      	b.n	800a424 <_dtoa_r+0x7f4>
 800a53e:	9b03      	ldr	r3, [sp, #12]
 800a540:	2b00      	cmp	r3, #0
 800a542:	dc37      	bgt.n	800a5b4 <_dtoa_r+0x984>
 800a544:	9b06      	ldr	r3, [sp, #24]
 800a546:	2b02      	cmp	r3, #2
 800a548:	dd34      	ble.n	800a5b4 <_dtoa_r+0x984>
 800a54a:	9b03      	ldr	r3, [sp, #12]
 800a54c:	9302      	str	r3, [sp, #8]
 800a54e:	9b02      	ldr	r3, [sp, #8]
 800a550:	b96b      	cbnz	r3, 800a56e <_dtoa_r+0x93e>
 800a552:	4631      	mov	r1, r6
 800a554:	2205      	movs	r2, #5
 800a556:	4620      	mov	r0, r4
 800a558:	f000 fd56 	bl	800b008 <__multadd>
 800a55c:	4601      	mov	r1, r0
 800a55e:	4606      	mov	r6, r0
 800a560:	ee18 0a10 	vmov	r0, s16
 800a564:	f000 ffba 	bl	800b4dc <__mcmp>
 800a568:	2800      	cmp	r0, #0
 800a56a:	f73f adbb 	bgt.w	800a0e4 <_dtoa_r+0x4b4>
 800a56e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a570:	9d01      	ldr	r5, [sp, #4]
 800a572:	43db      	mvns	r3, r3
 800a574:	9300      	str	r3, [sp, #0]
 800a576:	f04f 0800 	mov.w	r8, #0
 800a57a:	4631      	mov	r1, r6
 800a57c:	4620      	mov	r0, r4
 800a57e:	f000 fd21 	bl	800afc4 <_Bfree>
 800a582:	2f00      	cmp	r7, #0
 800a584:	f43f aea4 	beq.w	800a2d0 <_dtoa_r+0x6a0>
 800a588:	f1b8 0f00 	cmp.w	r8, #0
 800a58c:	d005      	beq.n	800a59a <_dtoa_r+0x96a>
 800a58e:	45b8      	cmp	r8, r7
 800a590:	d003      	beq.n	800a59a <_dtoa_r+0x96a>
 800a592:	4641      	mov	r1, r8
 800a594:	4620      	mov	r0, r4
 800a596:	f000 fd15 	bl	800afc4 <_Bfree>
 800a59a:	4639      	mov	r1, r7
 800a59c:	4620      	mov	r0, r4
 800a59e:	f000 fd11 	bl	800afc4 <_Bfree>
 800a5a2:	e695      	b.n	800a2d0 <_dtoa_r+0x6a0>
 800a5a4:	2600      	movs	r6, #0
 800a5a6:	4637      	mov	r7, r6
 800a5a8:	e7e1      	b.n	800a56e <_dtoa_r+0x93e>
 800a5aa:	9700      	str	r7, [sp, #0]
 800a5ac:	4637      	mov	r7, r6
 800a5ae:	e599      	b.n	800a0e4 <_dtoa_r+0x4b4>
 800a5b0:	40240000 	.word	0x40240000
 800a5b4:	9b08      	ldr	r3, [sp, #32]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	f000 80ca 	beq.w	800a750 <_dtoa_r+0xb20>
 800a5bc:	9b03      	ldr	r3, [sp, #12]
 800a5be:	9302      	str	r3, [sp, #8]
 800a5c0:	2d00      	cmp	r5, #0
 800a5c2:	dd05      	ble.n	800a5d0 <_dtoa_r+0x9a0>
 800a5c4:	4639      	mov	r1, r7
 800a5c6:	462a      	mov	r2, r5
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	f000 ff17 	bl	800b3fc <__lshift>
 800a5ce:	4607      	mov	r7, r0
 800a5d0:	f1b8 0f00 	cmp.w	r8, #0
 800a5d4:	d05b      	beq.n	800a68e <_dtoa_r+0xa5e>
 800a5d6:	6879      	ldr	r1, [r7, #4]
 800a5d8:	4620      	mov	r0, r4
 800a5da:	f000 fcb3 	bl	800af44 <_Balloc>
 800a5de:	4605      	mov	r5, r0
 800a5e0:	b928      	cbnz	r0, 800a5ee <_dtoa_r+0x9be>
 800a5e2:	4b87      	ldr	r3, [pc, #540]	; (800a800 <_dtoa_r+0xbd0>)
 800a5e4:	4602      	mov	r2, r0
 800a5e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a5ea:	f7ff bb3b 	b.w	8009c64 <_dtoa_r+0x34>
 800a5ee:	693a      	ldr	r2, [r7, #16]
 800a5f0:	3202      	adds	r2, #2
 800a5f2:	0092      	lsls	r2, r2, #2
 800a5f4:	f107 010c 	add.w	r1, r7, #12
 800a5f8:	300c      	adds	r0, #12
 800a5fa:	f000 fc95 	bl	800af28 <memcpy>
 800a5fe:	2201      	movs	r2, #1
 800a600:	4629      	mov	r1, r5
 800a602:	4620      	mov	r0, r4
 800a604:	f000 fefa 	bl	800b3fc <__lshift>
 800a608:	9b01      	ldr	r3, [sp, #4]
 800a60a:	f103 0901 	add.w	r9, r3, #1
 800a60e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a612:	4413      	add	r3, r2
 800a614:	9305      	str	r3, [sp, #20]
 800a616:	f00a 0301 	and.w	r3, sl, #1
 800a61a:	46b8      	mov	r8, r7
 800a61c:	9304      	str	r3, [sp, #16]
 800a61e:	4607      	mov	r7, r0
 800a620:	4631      	mov	r1, r6
 800a622:	ee18 0a10 	vmov	r0, s16
 800a626:	f7ff fa77 	bl	8009b18 <quorem>
 800a62a:	4641      	mov	r1, r8
 800a62c:	9002      	str	r0, [sp, #8]
 800a62e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a632:	ee18 0a10 	vmov	r0, s16
 800a636:	f000 ff51 	bl	800b4dc <__mcmp>
 800a63a:	463a      	mov	r2, r7
 800a63c:	9003      	str	r0, [sp, #12]
 800a63e:	4631      	mov	r1, r6
 800a640:	4620      	mov	r0, r4
 800a642:	f000 ff67 	bl	800b514 <__mdiff>
 800a646:	68c2      	ldr	r2, [r0, #12]
 800a648:	f109 3bff 	add.w	fp, r9, #4294967295
 800a64c:	4605      	mov	r5, r0
 800a64e:	bb02      	cbnz	r2, 800a692 <_dtoa_r+0xa62>
 800a650:	4601      	mov	r1, r0
 800a652:	ee18 0a10 	vmov	r0, s16
 800a656:	f000 ff41 	bl	800b4dc <__mcmp>
 800a65a:	4602      	mov	r2, r0
 800a65c:	4629      	mov	r1, r5
 800a65e:	4620      	mov	r0, r4
 800a660:	9207      	str	r2, [sp, #28]
 800a662:	f000 fcaf 	bl	800afc4 <_Bfree>
 800a666:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a66a:	ea43 0102 	orr.w	r1, r3, r2
 800a66e:	9b04      	ldr	r3, [sp, #16]
 800a670:	430b      	orrs	r3, r1
 800a672:	464d      	mov	r5, r9
 800a674:	d10f      	bne.n	800a696 <_dtoa_r+0xa66>
 800a676:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a67a:	d02a      	beq.n	800a6d2 <_dtoa_r+0xaa2>
 800a67c:	9b03      	ldr	r3, [sp, #12]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	dd02      	ble.n	800a688 <_dtoa_r+0xa58>
 800a682:	9b02      	ldr	r3, [sp, #8]
 800a684:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a688:	f88b a000 	strb.w	sl, [fp]
 800a68c:	e775      	b.n	800a57a <_dtoa_r+0x94a>
 800a68e:	4638      	mov	r0, r7
 800a690:	e7ba      	b.n	800a608 <_dtoa_r+0x9d8>
 800a692:	2201      	movs	r2, #1
 800a694:	e7e2      	b.n	800a65c <_dtoa_r+0xa2c>
 800a696:	9b03      	ldr	r3, [sp, #12]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	db04      	blt.n	800a6a6 <_dtoa_r+0xa76>
 800a69c:	9906      	ldr	r1, [sp, #24]
 800a69e:	430b      	orrs	r3, r1
 800a6a0:	9904      	ldr	r1, [sp, #16]
 800a6a2:	430b      	orrs	r3, r1
 800a6a4:	d122      	bne.n	800a6ec <_dtoa_r+0xabc>
 800a6a6:	2a00      	cmp	r2, #0
 800a6a8:	ddee      	ble.n	800a688 <_dtoa_r+0xa58>
 800a6aa:	ee18 1a10 	vmov	r1, s16
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	4620      	mov	r0, r4
 800a6b2:	f000 fea3 	bl	800b3fc <__lshift>
 800a6b6:	4631      	mov	r1, r6
 800a6b8:	ee08 0a10 	vmov	s16, r0
 800a6bc:	f000 ff0e 	bl	800b4dc <__mcmp>
 800a6c0:	2800      	cmp	r0, #0
 800a6c2:	dc03      	bgt.n	800a6cc <_dtoa_r+0xa9c>
 800a6c4:	d1e0      	bne.n	800a688 <_dtoa_r+0xa58>
 800a6c6:	f01a 0f01 	tst.w	sl, #1
 800a6ca:	d0dd      	beq.n	800a688 <_dtoa_r+0xa58>
 800a6cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a6d0:	d1d7      	bne.n	800a682 <_dtoa_r+0xa52>
 800a6d2:	2339      	movs	r3, #57	; 0x39
 800a6d4:	f88b 3000 	strb.w	r3, [fp]
 800a6d8:	462b      	mov	r3, r5
 800a6da:	461d      	mov	r5, r3
 800a6dc:	3b01      	subs	r3, #1
 800a6de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a6e2:	2a39      	cmp	r2, #57	; 0x39
 800a6e4:	d071      	beq.n	800a7ca <_dtoa_r+0xb9a>
 800a6e6:	3201      	adds	r2, #1
 800a6e8:	701a      	strb	r2, [r3, #0]
 800a6ea:	e746      	b.n	800a57a <_dtoa_r+0x94a>
 800a6ec:	2a00      	cmp	r2, #0
 800a6ee:	dd07      	ble.n	800a700 <_dtoa_r+0xad0>
 800a6f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a6f4:	d0ed      	beq.n	800a6d2 <_dtoa_r+0xaa2>
 800a6f6:	f10a 0301 	add.w	r3, sl, #1
 800a6fa:	f88b 3000 	strb.w	r3, [fp]
 800a6fe:	e73c      	b.n	800a57a <_dtoa_r+0x94a>
 800a700:	9b05      	ldr	r3, [sp, #20]
 800a702:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a706:	4599      	cmp	r9, r3
 800a708:	d047      	beq.n	800a79a <_dtoa_r+0xb6a>
 800a70a:	ee18 1a10 	vmov	r1, s16
 800a70e:	2300      	movs	r3, #0
 800a710:	220a      	movs	r2, #10
 800a712:	4620      	mov	r0, r4
 800a714:	f000 fc78 	bl	800b008 <__multadd>
 800a718:	45b8      	cmp	r8, r7
 800a71a:	ee08 0a10 	vmov	s16, r0
 800a71e:	f04f 0300 	mov.w	r3, #0
 800a722:	f04f 020a 	mov.w	r2, #10
 800a726:	4641      	mov	r1, r8
 800a728:	4620      	mov	r0, r4
 800a72a:	d106      	bne.n	800a73a <_dtoa_r+0xb0a>
 800a72c:	f000 fc6c 	bl	800b008 <__multadd>
 800a730:	4680      	mov	r8, r0
 800a732:	4607      	mov	r7, r0
 800a734:	f109 0901 	add.w	r9, r9, #1
 800a738:	e772      	b.n	800a620 <_dtoa_r+0x9f0>
 800a73a:	f000 fc65 	bl	800b008 <__multadd>
 800a73e:	4639      	mov	r1, r7
 800a740:	4680      	mov	r8, r0
 800a742:	2300      	movs	r3, #0
 800a744:	220a      	movs	r2, #10
 800a746:	4620      	mov	r0, r4
 800a748:	f000 fc5e 	bl	800b008 <__multadd>
 800a74c:	4607      	mov	r7, r0
 800a74e:	e7f1      	b.n	800a734 <_dtoa_r+0xb04>
 800a750:	9b03      	ldr	r3, [sp, #12]
 800a752:	9302      	str	r3, [sp, #8]
 800a754:	9d01      	ldr	r5, [sp, #4]
 800a756:	ee18 0a10 	vmov	r0, s16
 800a75a:	4631      	mov	r1, r6
 800a75c:	f7ff f9dc 	bl	8009b18 <quorem>
 800a760:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a764:	9b01      	ldr	r3, [sp, #4]
 800a766:	f805 ab01 	strb.w	sl, [r5], #1
 800a76a:	1aea      	subs	r2, r5, r3
 800a76c:	9b02      	ldr	r3, [sp, #8]
 800a76e:	4293      	cmp	r3, r2
 800a770:	dd09      	ble.n	800a786 <_dtoa_r+0xb56>
 800a772:	ee18 1a10 	vmov	r1, s16
 800a776:	2300      	movs	r3, #0
 800a778:	220a      	movs	r2, #10
 800a77a:	4620      	mov	r0, r4
 800a77c:	f000 fc44 	bl	800b008 <__multadd>
 800a780:	ee08 0a10 	vmov	s16, r0
 800a784:	e7e7      	b.n	800a756 <_dtoa_r+0xb26>
 800a786:	9b02      	ldr	r3, [sp, #8]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	bfc8      	it	gt
 800a78c:	461d      	movgt	r5, r3
 800a78e:	9b01      	ldr	r3, [sp, #4]
 800a790:	bfd8      	it	le
 800a792:	2501      	movle	r5, #1
 800a794:	441d      	add	r5, r3
 800a796:	f04f 0800 	mov.w	r8, #0
 800a79a:	ee18 1a10 	vmov	r1, s16
 800a79e:	2201      	movs	r2, #1
 800a7a0:	4620      	mov	r0, r4
 800a7a2:	f000 fe2b 	bl	800b3fc <__lshift>
 800a7a6:	4631      	mov	r1, r6
 800a7a8:	ee08 0a10 	vmov	s16, r0
 800a7ac:	f000 fe96 	bl	800b4dc <__mcmp>
 800a7b0:	2800      	cmp	r0, #0
 800a7b2:	dc91      	bgt.n	800a6d8 <_dtoa_r+0xaa8>
 800a7b4:	d102      	bne.n	800a7bc <_dtoa_r+0xb8c>
 800a7b6:	f01a 0f01 	tst.w	sl, #1
 800a7ba:	d18d      	bne.n	800a6d8 <_dtoa_r+0xaa8>
 800a7bc:	462b      	mov	r3, r5
 800a7be:	461d      	mov	r5, r3
 800a7c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a7c4:	2a30      	cmp	r2, #48	; 0x30
 800a7c6:	d0fa      	beq.n	800a7be <_dtoa_r+0xb8e>
 800a7c8:	e6d7      	b.n	800a57a <_dtoa_r+0x94a>
 800a7ca:	9a01      	ldr	r2, [sp, #4]
 800a7cc:	429a      	cmp	r2, r3
 800a7ce:	d184      	bne.n	800a6da <_dtoa_r+0xaaa>
 800a7d0:	9b00      	ldr	r3, [sp, #0]
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	9300      	str	r3, [sp, #0]
 800a7d6:	2331      	movs	r3, #49	; 0x31
 800a7d8:	7013      	strb	r3, [r2, #0]
 800a7da:	e6ce      	b.n	800a57a <_dtoa_r+0x94a>
 800a7dc:	4b09      	ldr	r3, [pc, #36]	; (800a804 <_dtoa_r+0xbd4>)
 800a7de:	f7ff ba95 	b.w	8009d0c <_dtoa_r+0xdc>
 800a7e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	f47f aa6e 	bne.w	8009cc6 <_dtoa_r+0x96>
 800a7ea:	4b07      	ldr	r3, [pc, #28]	; (800a808 <_dtoa_r+0xbd8>)
 800a7ec:	f7ff ba8e 	b.w	8009d0c <_dtoa_r+0xdc>
 800a7f0:	9b02      	ldr	r3, [sp, #8]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	dcae      	bgt.n	800a754 <_dtoa_r+0xb24>
 800a7f6:	9b06      	ldr	r3, [sp, #24]
 800a7f8:	2b02      	cmp	r3, #2
 800a7fa:	f73f aea8 	bgt.w	800a54e <_dtoa_r+0x91e>
 800a7fe:	e7a9      	b.n	800a754 <_dtoa_r+0xb24>
 800a800:	08010600 	.word	0x08010600
 800a804:	08010400 	.word	0x08010400
 800a808:	08010581 	.word	0x08010581

0800a80c <rshift>:
 800a80c:	6903      	ldr	r3, [r0, #16]
 800a80e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a812:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a816:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a81a:	f100 0414 	add.w	r4, r0, #20
 800a81e:	dd45      	ble.n	800a8ac <rshift+0xa0>
 800a820:	f011 011f 	ands.w	r1, r1, #31
 800a824:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a828:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a82c:	d10c      	bne.n	800a848 <rshift+0x3c>
 800a82e:	f100 0710 	add.w	r7, r0, #16
 800a832:	4629      	mov	r1, r5
 800a834:	42b1      	cmp	r1, r6
 800a836:	d334      	bcc.n	800a8a2 <rshift+0x96>
 800a838:	1a9b      	subs	r3, r3, r2
 800a83a:	009b      	lsls	r3, r3, #2
 800a83c:	1eea      	subs	r2, r5, #3
 800a83e:	4296      	cmp	r6, r2
 800a840:	bf38      	it	cc
 800a842:	2300      	movcc	r3, #0
 800a844:	4423      	add	r3, r4
 800a846:	e015      	b.n	800a874 <rshift+0x68>
 800a848:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a84c:	f1c1 0820 	rsb	r8, r1, #32
 800a850:	40cf      	lsrs	r7, r1
 800a852:	f105 0e04 	add.w	lr, r5, #4
 800a856:	46a1      	mov	r9, r4
 800a858:	4576      	cmp	r6, lr
 800a85a:	46f4      	mov	ip, lr
 800a85c:	d815      	bhi.n	800a88a <rshift+0x7e>
 800a85e:	1a9a      	subs	r2, r3, r2
 800a860:	0092      	lsls	r2, r2, #2
 800a862:	3a04      	subs	r2, #4
 800a864:	3501      	adds	r5, #1
 800a866:	42ae      	cmp	r6, r5
 800a868:	bf38      	it	cc
 800a86a:	2200      	movcc	r2, #0
 800a86c:	18a3      	adds	r3, r4, r2
 800a86e:	50a7      	str	r7, [r4, r2]
 800a870:	b107      	cbz	r7, 800a874 <rshift+0x68>
 800a872:	3304      	adds	r3, #4
 800a874:	1b1a      	subs	r2, r3, r4
 800a876:	42a3      	cmp	r3, r4
 800a878:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a87c:	bf08      	it	eq
 800a87e:	2300      	moveq	r3, #0
 800a880:	6102      	str	r2, [r0, #16]
 800a882:	bf08      	it	eq
 800a884:	6143      	streq	r3, [r0, #20]
 800a886:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a88a:	f8dc c000 	ldr.w	ip, [ip]
 800a88e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a892:	ea4c 0707 	orr.w	r7, ip, r7
 800a896:	f849 7b04 	str.w	r7, [r9], #4
 800a89a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a89e:	40cf      	lsrs	r7, r1
 800a8a0:	e7da      	b.n	800a858 <rshift+0x4c>
 800a8a2:	f851 cb04 	ldr.w	ip, [r1], #4
 800a8a6:	f847 cf04 	str.w	ip, [r7, #4]!
 800a8aa:	e7c3      	b.n	800a834 <rshift+0x28>
 800a8ac:	4623      	mov	r3, r4
 800a8ae:	e7e1      	b.n	800a874 <rshift+0x68>

0800a8b0 <__hexdig_fun>:
 800a8b0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a8b4:	2b09      	cmp	r3, #9
 800a8b6:	d802      	bhi.n	800a8be <__hexdig_fun+0xe>
 800a8b8:	3820      	subs	r0, #32
 800a8ba:	b2c0      	uxtb	r0, r0
 800a8bc:	4770      	bx	lr
 800a8be:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a8c2:	2b05      	cmp	r3, #5
 800a8c4:	d801      	bhi.n	800a8ca <__hexdig_fun+0x1a>
 800a8c6:	3847      	subs	r0, #71	; 0x47
 800a8c8:	e7f7      	b.n	800a8ba <__hexdig_fun+0xa>
 800a8ca:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a8ce:	2b05      	cmp	r3, #5
 800a8d0:	d801      	bhi.n	800a8d6 <__hexdig_fun+0x26>
 800a8d2:	3827      	subs	r0, #39	; 0x27
 800a8d4:	e7f1      	b.n	800a8ba <__hexdig_fun+0xa>
 800a8d6:	2000      	movs	r0, #0
 800a8d8:	4770      	bx	lr
	...

0800a8dc <__gethex>:
 800a8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e0:	ed2d 8b02 	vpush	{d8}
 800a8e4:	b089      	sub	sp, #36	; 0x24
 800a8e6:	ee08 0a10 	vmov	s16, r0
 800a8ea:	9304      	str	r3, [sp, #16]
 800a8ec:	4bb4      	ldr	r3, [pc, #720]	; (800abc0 <__gethex+0x2e4>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	9301      	str	r3, [sp, #4]
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	468b      	mov	fp, r1
 800a8f6:	4690      	mov	r8, r2
 800a8f8:	f7f5 fc6a 	bl	80001d0 <strlen>
 800a8fc:	9b01      	ldr	r3, [sp, #4]
 800a8fe:	f8db 2000 	ldr.w	r2, [fp]
 800a902:	4403      	add	r3, r0
 800a904:	4682      	mov	sl, r0
 800a906:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a90a:	9305      	str	r3, [sp, #20]
 800a90c:	1c93      	adds	r3, r2, #2
 800a90e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a912:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a916:	32fe      	adds	r2, #254	; 0xfe
 800a918:	18d1      	adds	r1, r2, r3
 800a91a:	461f      	mov	r7, r3
 800a91c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a920:	9100      	str	r1, [sp, #0]
 800a922:	2830      	cmp	r0, #48	; 0x30
 800a924:	d0f8      	beq.n	800a918 <__gethex+0x3c>
 800a926:	f7ff ffc3 	bl	800a8b0 <__hexdig_fun>
 800a92a:	4604      	mov	r4, r0
 800a92c:	2800      	cmp	r0, #0
 800a92e:	d13a      	bne.n	800a9a6 <__gethex+0xca>
 800a930:	9901      	ldr	r1, [sp, #4]
 800a932:	4652      	mov	r2, sl
 800a934:	4638      	mov	r0, r7
 800a936:	f001 fa33 	bl	800bda0 <strncmp>
 800a93a:	4605      	mov	r5, r0
 800a93c:	2800      	cmp	r0, #0
 800a93e:	d168      	bne.n	800aa12 <__gethex+0x136>
 800a940:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a944:	eb07 060a 	add.w	r6, r7, sl
 800a948:	f7ff ffb2 	bl	800a8b0 <__hexdig_fun>
 800a94c:	2800      	cmp	r0, #0
 800a94e:	d062      	beq.n	800aa16 <__gethex+0x13a>
 800a950:	4633      	mov	r3, r6
 800a952:	7818      	ldrb	r0, [r3, #0]
 800a954:	2830      	cmp	r0, #48	; 0x30
 800a956:	461f      	mov	r7, r3
 800a958:	f103 0301 	add.w	r3, r3, #1
 800a95c:	d0f9      	beq.n	800a952 <__gethex+0x76>
 800a95e:	f7ff ffa7 	bl	800a8b0 <__hexdig_fun>
 800a962:	2301      	movs	r3, #1
 800a964:	fab0 f480 	clz	r4, r0
 800a968:	0964      	lsrs	r4, r4, #5
 800a96a:	4635      	mov	r5, r6
 800a96c:	9300      	str	r3, [sp, #0]
 800a96e:	463a      	mov	r2, r7
 800a970:	4616      	mov	r6, r2
 800a972:	3201      	adds	r2, #1
 800a974:	7830      	ldrb	r0, [r6, #0]
 800a976:	f7ff ff9b 	bl	800a8b0 <__hexdig_fun>
 800a97a:	2800      	cmp	r0, #0
 800a97c:	d1f8      	bne.n	800a970 <__gethex+0x94>
 800a97e:	9901      	ldr	r1, [sp, #4]
 800a980:	4652      	mov	r2, sl
 800a982:	4630      	mov	r0, r6
 800a984:	f001 fa0c 	bl	800bda0 <strncmp>
 800a988:	b980      	cbnz	r0, 800a9ac <__gethex+0xd0>
 800a98a:	b94d      	cbnz	r5, 800a9a0 <__gethex+0xc4>
 800a98c:	eb06 050a 	add.w	r5, r6, sl
 800a990:	462a      	mov	r2, r5
 800a992:	4616      	mov	r6, r2
 800a994:	3201      	adds	r2, #1
 800a996:	7830      	ldrb	r0, [r6, #0]
 800a998:	f7ff ff8a 	bl	800a8b0 <__hexdig_fun>
 800a99c:	2800      	cmp	r0, #0
 800a99e:	d1f8      	bne.n	800a992 <__gethex+0xb6>
 800a9a0:	1bad      	subs	r5, r5, r6
 800a9a2:	00ad      	lsls	r5, r5, #2
 800a9a4:	e004      	b.n	800a9b0 <__gethex+0xd4>
 800a9a6:	2400      	movs	r4, #0
 800a9a8:	4625      	mov	r5, r4
 800a9aa:	e7e0      	b.n	800a96e <__gethex+0x92>
 800a9ac:	2d00      	cmp	r5, #0
 800a9ae:	d1f7      	bne.n	800a9a0 <__gethex+0xc4>
 800a9b0:	7833      	ldrb	r3, [r6, #0]
 800a9b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a9b6:	2b50      	cmp	r3, #80	; 0x50
 800a9b8:	d13b      	bne.n	800aa32 <__gethex+0x156>
 800a9ba:	7873      	ldrb	r3, [r6, #1]
 800a9bc:	2b2b      	cmp	r3, #43	; 0x2b
 800a9be:	d02c      	beq.n	800aa1a <__gethex+0x13e>
 800a9c0:	2b2d      	cmp	r3, #45	; 0x2d
 800a9c2:	d02e      	beq.n	800aa22 <__gethex+0x146>
 800a9c4:	1c71      	adds	r1, r6, #1
 800a9c6:	f04f 0900 	mov.w	r9, #0
 800a9ca:	7808      	ldrb	r0, [r1, #0]
 800a9cc:	f7ff ff70 	bl	800a8b0 <__hexdig_fun>
 800a9d0:	1e43      	subs	r3, r0, #1
 800a9d2:	b2db      	uxtb	r3, r3
 800a9d4:	2b18      	cmp	r3, #24
 800a9d6:	d82c      	bhi.n	800aa32 <__gethex+0x156>
 800a9d8:	f1a0 0210 	sub.w	r2, r0, #16
 800a9dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a9e0:	f7ff ff66 	bl	800a8b0 <__hexdig_fun>
 800a9e4:	1e43      	subs	r3, r0, #1
 800a9e6:	b2db      	uxtb	r3, r3
 800a9e8:	2b18      	cmp	r3, #24
 800a9ea:	d91d      	bls.n	800aa28 <__gethex+0x14c>
 800a9ec:	f1b9 0f00 	cmp.w	r9, #0
 800a9f0:	d000      	beq.n	800a9f4 <__gethex+0x118>
 800a9f2:	4252      	negs	r2, r2
 800a9f4:	4415      	add	r5, r2
 800a9f6:	f8cb 1000 	str.w	r1, [fp]
 800a9fa:	b1e4      	cbz	r4, 800aa36 <__gethex+0x15a>
 800a9fc:	9b00      	ldr	r3, [sp, #0]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	bf14      	ite	ne
 800aa02:	2700      	movne	r7, #0
 800aa04:	2706      	moveq	r7, #6
 800aa06:	4638      	mov	r0, r7
 800aa08:	b009      	add	sp, #36	; 0x24
 800aa0a:	ecbd 8b02 	vpop	{d8}
 800aa0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa12:	463e      	mov	r6, r7
 800aa14:	4625      	mov	r5, r4
 800aa16:	2401      	movs	r4, #1
 800aa18:	e7ca      	b.n	800a9b0 <__gethex+0xd4>
 800aa1a:	f04f 0900 	mov.w	r9, #0
 800aa1e:	1cb1      	adds	r1, r6, #2
 800aa20:	e7d3      	b.n	800a9ca <__gethex+0xee>
 800aa22:	f04f 0901 	mov.w	r9, #1
 800aa26:	e7fa      	b.n	800aa1e <__gethex+0x142>
 800aa28:	230a      	movs	r3, #10
 800aa2a:	fb03 0202 	mla	r2, r3, r2, r0
 800aa2e:	3a10      	subs	r2, #16
 800aa30:	e7d4      	b.n	800a9dc <__gethex+0x100>
 800aa32:	4631      	mov	r1, r6
 800aa34:	e7df      	b.n	800a9f6 <__gethex+0x11a>
 800aa36:	1bf3      	subs	r3, r6, r7
 800aa38:	3b01      	subs	r3, #1
 800aa3a:	4621      	mov	r1, r4
 800aa3c:	2b07      	cmp	r3, #7
 800aa3e:	dc0b      	bgt.n	800aa58 <__gethex+0x17c>
 800aa40:	ee18 0a10 	vmov	r0, s16
 800aa44:	f000 fa7e 	bl	800af44 <_Balloc>
 800aa48:	4604      	mov	r4, r0
 800aa4a:	b940      	cbnz	r0, 800aa5e <__gethex+0x182>
 800aa4c:	4b5d      	ldr	r3, [pc, #372]	; (800abc4 <__gethex+0x2e8>)
 800aa4e:	4602      	mov	r2, r0
 800aa50:	21de      	movs	r1, #222	; 0xde
 800aa52:	485d      	ldr	r0, [pc, #372]	; (800abc8 <__gethex+0x2ec>)
 800aa54:	f001 f9c6 	bl	800bde4 <__assert_func>
 800aa58:	3101      	adds	r1, #1
 800aa5a:	105b      	asrs	r3, r3, #1
 800aa5c:	e7ee      	b.n	800aa3c <__gethex+0x160>
 800aa5e:	f100 0914 	add.w	r9, r0, #20
 800aa62:	f04f 0b00 	mov.w	fp, #0
 800aa66:	f1ca 0301 	rsb	r3, sl, #1
 800aa6a:	f8cd 9008 	str.w	r9, [sp, #8]
 800aa6e:	f8cd b000 	str.w	fp, [sp]
 800aa72:	9306      	str	r3, [sp, #24]
 800aa74:	42b7      	cmp	r7, r6
 800aa76:	d340      	bcc.n	800aafa <__gethex+0x21e>
 800aa78:	9802      	ldr	r0, [sp, #8]
 800aa7a:	9b00      	ldr	r3, [sp, #0]
 800aa7c:	f840 3b04 	str.w	r3, [r0], #4
 800aa80:	eba0 0009 	sub.w	r0, r0, r9
 800aa84:	1080      	asrs	r0, r0, #2
 800aa86:	0146      	lsls	r6, r0, #5
 800aa88:	6120      	str	r0, [r4, #16]
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f000 fb4c 	bl	800b128 <__hi0bits>
 800aa90:	1a30      	subs	r0, r6, r0
 800aa92:	f8d8 6000 	ldr.w	r6, [r8]
 800aa96:	42b0      	cmp	r0, r6
 800aa98:	dd63      	ble.n	800ab62 <__gethex+0x286>
 800aa9a:	1b87      	subs	r7, r0, r6
 800aa9c:	4639      	mov	r1, r7
 800aa9e:	4620      	mov	r0, r4
 800aaa0:	f000 fef0 	bl	800b884 <__any_on>
 800aaa4:	4682      	mov	sl, r0
 800aaa6:	b1a8      	cbz	r0, 800aad4 <__gethex+0x1f8>
 800aaa8:	1e7b      	subs	r3, r7, #1
 800aaaa:	1159      	asrs	r1, r3, #5
 800aaac:	f003 021f 	and.w	r2, r3, #31
 800aab0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800aab4:	f04f 0a01 	mov.w	sl, #1
 800aab8:	fa0a f202 	lsl.w	r2, sl, r2
 800aabc:	420a      	tst	r2, r1
 800aabe:	d009      	beq.n	800aad4 <__gethex+0x1f8>
 800aac0:	4553      	cmp	r3, sl
 800aac2:	dd05      	ble.n	800aad0 <__gethex+0x1f4>
 800aac4:	1eb9      	subs	r1, r7, #2
 800aac6:	4620      	mov	r0, r4
 800aac8:	f000 fedc 	bl	800b884 <__any_on>
 800aacc:	2800      	cmp	r0, #0
 800aace:	d145      	bne.n	800ab5c <__gethex+0x280>
 800aad0:	f04f 0a02 	mov.w	sl, #2
 800aad4:	4639      	mov	r1, r7
 800aad6:	4620      	mov	r0, r4
 800aad8:	f7ff fe98 	bl	800a80c <rshift>
 800aadc:	443d      	add	r5, r7
 800aade:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aae2:	42ab      	cmp	r3, r5
 800aae4:	da4c      	bge.n	800ab80 <__gethex+0x2a4>
 800aae6:	ee18 0a10 	vmov	r0, s16
 800aaea:	4621      	mov	r1, r4
 800aaec:	f000 fa6a 	bl	800afc4 <_Bfree>
 800aaf0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	6013      	str	r3, [r2, #0]
 800aaf6:	27a3      	movs	r7, #163	; 0xa3
 800aaf8:	e785      	b.n	800aa06 <__gethex+0x12a>
 800aafa:	1e73      	subs	r3, r6, #1
 800aafc:	9a05      	ldr	r2, [sp, #20]
 800aafe:	9303      	str	r3, [sp, #12]
 800ab00:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d019      	beq.n	800ab3c <__gethex+0x260>
 800ab08:	f1bb 0f20 	cmp.w	fp, #32
 800ab0c:	d107      	bne.n	800ab1e <__gethex+0x242>
 800ab0e:	9b02      	ldr	r3, [sp, #8]
 800ab10:	9a00      	ldr	r2, [sp, #0]
 800ab12:	f843 2b04 	str.w	r2, [r3], #4
 800ab16:	9302      	str	r3, [sp, #8]
 800ab18:	2300      	movs	r3, #0
 800ab1a:	9300      	str	r3, [sp, #0]
 800ab1c:	469b      	mov	fp, r3
 800ab1e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ab22:	f7ff fec5 	bl	800a8b0 <__hexdig_fun>
 800ab26:	9b00      	ldr	r3, [sp, #0]
 800ab28:	f000 000f 	and.w	r0, r0, #15
 800ab2c:	fa00 f00b 	lsl.w	r0, r0, fp
 800ab30:	4303      	orrs	r3, r0
 800ab32:	9300      	str	r3, [sp, #0]
 800ab34:	f10b 0b04 	add.w	fp, fp, #4
 800ab38:	9b03      	ldr	r3, [sp, #12]
 800ab3a:	e00d      	b.n	800ab58 <__gethex+0x27c>
 800ab3c:	9b03      	ldr	r3, [sp, #12]
 800ab3e:	9a06      	ldr	r2, [sp, #24]
 800ab40:	4413      	add	r3, r2
 800ab42:	42bb      	cmp	r3, r7
 800ab44:	d3e0      	bcc.n	800ab08 <__gethex+0x22c>
 800ab46:	4618      	mov	r0, r3
 800ab48:	9901      	ldr	r1, [sp, #4]
 800ab4a:	9307      	str	r3, [sp, #28]
 800ab4c:	4652      	mov	r2, sl
 800ab4e:	f001 f927 	bl	800bda0 <strncmp>
 800ab52:	9b07      	ldr	r3, [sp, #28]
 800ab54:	2800      	cmp	r0, #0
 800ab56:	d1d7      	bne.n	800ab08 <__gethex+0x22c>
 800ab58:	461e      	mov	r6, r3
 800ab5a:	e78b      	b.n	800aa74 <__gethex+0x198>
 800ab5c:	f04f 0a03 	mov.w	sl, #3
 800ab60:	e7b8      	b.n	800aad4 <__gethex+0x1f8>
 800ab62:	da0a      	bge.n	800ab7a <__gethex+0x29e>
 800ab64:	1a37      	subs	r7, r6, r0
 800ab66:	4621      	mov	r1, r4
 800ab68:	ee18 0a10 	vmov	r0, s16
 800ab6c:	463a      	mov	r2, r7
 800ab6e:	f000 fc45 	bl	800b3fc <__lshift>
 800ab72:	1bed      	subs	r5, r5, r7
 800ab74:	4604      	mov	r4, r0
 800ab76:	f100 0914 	add.w	r9, r0, #20
 800ab7a:	f04f 0a00 	mov.w	sl, #0
 800ab7e:	e7ae      	b.n	800aade <__gethex+0x202>
 800ab80:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ab84:	42a8      	cmp	r0, r5
 800ab86:	dd72      	ble.n	800ac6e <__gethex+0x392>
 800ab88:	1b45      	subs	r5, r0, r5
 800ab8a:	42ae      	cmp	r6, r5
 800ab8c:	dc36      	bgt.n	800abfc <__gethex+0x320>
 800ab8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ab92:	2b02      	cmp	r3, #2
 800ab94:	d02a      	beq.n	800abec <__gethex+0x310>
 800ab96:	2b03      	cmp	r3, #3
 800ab98:	d02c      	beq.n	800abf4 <__gethex+0x318>
 800ab9a:	2b01      	cmp	r3, #1
 800ab9c:	d11c      	bne.n	800abd8 <__gethex+0x2fc>
 800ab9e:	42ae      	cmp	r6, r5
 800aba0:	d11a      	bne.n	800abd8 <__gethex+0x2fc>
 800aba2:	2e01      	cmp	r6, #1
 800aba4:	d112      	bne.n	800abcc <__gethex+0x2f0>
 800aba6:	9a04      	ldr	r2, [sp, #16]
 800aba8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800abac:	6013      	str	r3, [r2, #0]
 800abae:	2301      	movs	r3, #1
 800abb0:	6123      	str	r3, [r4, #16]
 800abb2:	f8c9 3000 	str.w	r3, [r9]
 800abb6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800abb8:	2762      	movs	r7, #98	; 0x62
 800abba:	601c      	str	r4, [r3, #0]
 800abbc:	e723      	b.n	800aa06 <__gethex+0x12a>
 800abbe:	bf00      	nop
 800abc0:	08010678 	.word	0x08010678
 800abc4:	08010600 	.word	0x08010600
 800abc8:	08010611 	.word	0x08010611
 800abcc:	1e71      	subs	r1, r6, #1
 800abce:	4620      	mov	r0, r4
 800abd0:	f000 fe58 	bl	800b884 <__any_on>
 800abd4:	2800      	cmp	r0, #0
 800abd6:	d1e6      	bne.n	800aba6 <__gethex+0x2ca>
 800abd8:	ee18 0a10 	vmov	r0, s16
 800abdc:	4621      	mov	r1, r4
 800abde:	f000 f9f1 	bl	800afc4 <_Bfree>
 800abe2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800abe4:	2300      	movs	r3, #0
 800abe6:	6013      	str	r3, [r2, #0]
 800abe8:	2750      	movs	r7, #80	; 0x50
 800abea:	e70c      	b.n	800aa06 <__gethex+0x12a>
 800abec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d1f2      	bne.n	800abd8 <__gethex+0x2fc>
 800abf2:	e7d8      	b.n	800aba6 <__gethex+0x2ca>
 800abf4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d1d5      	bne.n	800aba6 <__gethex+0x2ca>
 800abfa:	e7ed      	b.n	800abd8 <__gethex+0x2fc>
 800abfc:	1e6f      	subs	r7, r5, #1
 800abfe:	f1ba 0f00 	cmp.w	sl, #0
 800ac02:	d131      	bne.n	800ac68 <__gethex+0x38c>
 800ac04:	b127      	cbz	r7, 800ac10 <__gethex+0x334>
 800ac06:	4639      	mov	r1, r7
 800ac08:	4620      	mov	r0, r4
 800ac0a:	f000 fe3b 	bl	800b884 <__any_on>
 800ac0e:	4682      	mov	sl, r0
 800ac10:	117b      	asrs	r3, r7, #5
 800ac12:	2101      	movs	r1, #1
 800ac14:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ac18:	f007 071f 	and.w	r7, r7, #31
 800ac1c:	fa01 f707 	lsl.w	r7, r1, r7
 800ac20:	421f      	tst	r7, r3
 800ac22:	4629      	mov	r1, r5
 800ac24:	4620      	mov	r0, r4
 800ac26:	bf18      	it	ne
 800ac28:	f04a 0a02 	orrne.w	sl, sl, #2
 800ac2c:	1b76      	subs	r6, r6, r5
 800ac2e:	f7ff fded 	bl	800a80c <rshift>
 800ac32:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ac36:	2702      	movs	r7, #2
 800ac38:	f1ba 0f00 	cmp.w	sl, #0
 800ac3c:	d048      	beq.n	800acd0 <__gethex+0x3f4>
 800ac3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ac42:	2b02      	cmp	r3, #2
 800ac44:	d015      	beq.n	800ac72 <__gethex+0x396>
 800ac46:	2b03      	cmp	r3, #3
 800ac48:	d017      	beq.n	800ac7a <__gethex+0x39e>
 800ac4a:	2b01      	cmp	r3, #1
 800ac4c:	d109      	bne.n	800ac62 <__gethex+0x386>
 800ac4e:	f01a 0f02 	tst.w	sl, #2
 800ac52:	d006      	beq.n	800ac62 <__gethex+0x386>
 800ac54:	f8d9 0000 	ldr.w	r0, [r9]
 800ac58:	ea4a 0a00 	orr.w	sl, sl, r0
 800ac5c:	f01a 0f01 	tst.w	sl, #1
 800ac60:	d10e      	bne.n	800ac80 <__gethex+0x3a4>
 800ac62:	f047 0710 	orr.w	r7, r7, #16
 800ac66:	e033      	b.n	800acd0 <__gethex+0x3f4>
 800ac68:	f04f 0a01 	mov.w	sl, #1
 800ac6c:	e7d0      	b.n	800ac10 <__gethex+0x334>
 800ac6e:	2701      	movs	r7, #1
 800ac70:	e7e2      	b.n	800ac38 <__gethex+0x35c>
 800ac72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac74:	f1c3 0301 	rsb	r3, r3, #1
 800ac78:	9315      	str	r3, [sp, #84]	; 0x54
 800ac7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d0f0      	beq.n	800ac62 <__gethex+0x386>
 800ac80:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ac84:	f104 0314 	add.w	r3, r4, #20
 800ac88:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ac8c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ac90:	f04f 0c00 	mov.w	ip, #0
 800ac94:	4618      	mov	r0, r3
 800ac96:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac9a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ac9e:	d01c      	beq.n	800acda <__gethex+0x3fe>
 800aca0:	3201      	adds	r2, #1
 800aca2:	6002      	str	r2, [r0, #0]
 800aca4:	2f02      	cmp	r7, #2
 800aca6:	f104 0314 	add.w	r3, r4, #20
 800acaa:	d13f      	bne.n	800ad2c <__gethex+0x450>
 800acac:	f8d8 2000 	ldr.w	r2, [r8]
 800acb0:	3a01      	subs	r2, #1
 800acb2:	42b2      	cmp	r2, r6
 800acb4:	d10a      	bne.n	800accc <__gethex+0x3f0>
 800acb6:	1171      	asrs	r1, r6, #5
 800acb8:	2201      	movs	r2, #1
 800acba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800acbe:	f006 061f 	and.w	r6, r6, #31
 800acc2:	fa02 f606 	lsl.w	r6, r2, r6
 800acc6:	421e      	tst	r6, r3
 800acc8:	bf18      	it	ne
 800acca:	4617      	movne	r7, r2
 800accc:	f047 0720 	orr.w	r7, r7, #32
 800acd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800acd2:	601c      	str	r4, [r3, #0]
 800acd4:	9b04      	ldr	r3, [sp, #16]
 800acd6:	601d      	str	r5, [r3, #0]
 800acd8:	e695      	b.n	800aa06 <__gethex+0x12a>
 800acda:	4299      	cmp	r1, r3
 800acdc:	f843 cc04 	str.w	ip, [r3, #-4]
 800ace0:	d8d8      	bhi.n	800ac94 <__gethex+0x3b8>
 800ace2:	68a3      	ldr	r3, [r4, #8]
 800ace4:	459b      	cmp	fp, r3
 800ace6:	db19      	blt.n	800ad1c <__gethex+0x440>
 800ace8:	6861      	ldr	r1, [r4, #4]
 800acea:	ee18 0a10 	vmov	r0, s16
 800acee:	3101      	adds	r1, #1
 800acf0:	f000 f928 	bl	800af44 <_Balloc>
 800acf4:	4681      	mov	r9, r0
 800acf6:	b918      	cbnz	r0, 800ad00 <__gethex+0x424>
 800acf8:	4b1a      	ldr	r3, [pc, #104]	; (800ad64 <__gethex+0x488>)
 800acfa:	4602      	mov	r2, r0
 800acfc:	2184      	movs	r1, #132	; 0x84
 800acfe:	e6a8      	b.n	800aa52 <__gethex+0x176>
 800ad00:	6922      	ldr	r2, [r4, #16]
 800ad02:	3202      	adds	r2, #2
 800ad04:	f104 010c 	add.w	r1, r4, #12
 800ad08:	0092      	lsls	r2, r2, #2
 800ad0a:	300c      	adds	r0, #12
 800ad0c:	f000 f90c 	bl	800af28 <memcpy>
 800ad10:	4621      	mov	r1, r4
 800ad12:	ee18 0a10 	vmov	r0, s16
 800ad16:	f000 f955 	bl	800afc4 <_Bfree>
 800ad1a:	464c      	mov	r4, r9
 800ad1c:	6923      	ldr	r3, [r4, #16]
 800ad1e:	1c5a      	adds	r2, r3, #1
 800ad20:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ad24:	6122      	str	r2, [r4, #16]
 800ad26:	2201      	movs	r2, #1
 800ad28:	615a      	str	r2, [r3, #20]
 800ad2a:	e7bb      	b.n	800aca4 <__gethex+0x3c8>
 800ad2c:	6922      	ldr	r2, [r4, #16]
 800ad2e:	455a      	cmp	r2, fp
 800ad30:	dd0b      	ble.n	800ad4a <__gethex+0x46e>
 800ad32:	2101      	movs	r1, #1
 800ad34:	4620      	mov	r0, r4
 800ad36:	f7ff fd69 	bl	800a80c <rshift>
 800ad3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad3e:	3501      	adds	r5, #1
 800ad40:	42ab      	cmp	r3, r5
 800ad42:	f6ff aed0 	blt.w	800aae6 <__gethex+0x20a>
 800ad46:	2701      	movs	r7, #1
 800ad48:	e7c0      	b.n	800accc <__gethex+0x3f0>
 800ad4a:	f016 061f 	ands.w	r6, r6, #31
 800ad4e:	d0fa      	beq.n	800ad46 <__gethex+0x46a>
 800ad50:	4453      	add	r3, sl
 800ad52:	f1c6 0620 	rsb	r6, r6, #32
 800ad56:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ad5a:	f000 f9e5 	bl	800b128 <__hi0bits>
 800ad5e:	42b0      	cmp	r0, r6
 800ad60:	dbe7      	blt.n	800ad32 <__gethex+0x456>
 800ad62:	e7f0      	b.n	800ad46 <__gethex+0x46a>
 800ad64:	08010600 	.word	0x08010600

0800ad68 <L_shift>:
 800ad68:	f1c2 0208 	rsb	r2, r2, #8
 800ad6c:	0092      	lsls	r2, r2, #2
 800ad6e:	b570      	push	{r4, r5, r6, lr}
 800ad70:	f1c2 0620 	rsb	r6, r2, #32
 800ad74:	6843      	ldr	r3, [r0, #4]
 800ad76:	6804      	ldr	r4, [r0, #0]
 800ad78:	fa03 f506 	lsl.w	r5, r3, r6
 800ad7c:	432c      	orrs	r4, r5
 800ad7e:	40d3      	lsrs	r3, r2
 800ad80:	6004      	str	r4, [r0, #0]
 800ad82:	f840 3f04 	str.w	r3, [r0, #4]!
 800ad86:	4288      	cmp	r0, r1
 800ad88:	d3f4      	bcc.n	800ad74 <L_shift+0xc>
 800ad8a:	bd70      	pop	{r4, r5, r6, pc}

0800ad8c <__match>:
 800ad8c:	b530      	push	{r4, r5, lr}
 800ad8e:	6803      	ldr	r3, [r0, #0]
 800ad90:	3301      	adds	r3, #1
 800ad92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad96:	b914      	cbnz	r4, 800ad9e <__match+0x12>
 800ad98:	6003      	str	r3, [r0, #0]
 800ad9a:	2001      	movs	r0, #1
 800ad9c:	bd30      	pop	{r4, r5, pc}
 800ad9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ada2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ada6:	2d19      	cmp	r5, #25
 800ada8:	bf98      	it	ls
 800adaa:	3220      	addls	r2, #32
 800adac:	42a2      	cmp	r2, r4
 800adae:	d0f0      	beq.n	800ad92 <__match+0x6>
 800adb0:	2000      	movs	r0, #0
 800adb2:	e7f3      	b.n	800ad9c <__match+0x10>

0800adb4 <__hexnan>:
 800adb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adb8:	680b      	ldr	r3, [r1, #0]
 800adba:	115e      	asrs	r6, r3, #5
 800adbc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800adc0:	f013 031f 	ands.w	r3, r3, #31
 800adc4:	b087      	sub	sp, #28
 800adc6:	bf18      	it	ne
 800adc8:	3604      	addne	r6, #4
 800adca:	2500      	movs	r5, #0
 800adcc:	1f37      	subs	r7, r6, #4
 800adce:	4690      	mov	r8, r2
 800add0:	6802      	ldr	r2, [r0, #0]
 800add2:	9301      	str	r3, [sp, #4]
 800add4:	4682      	mov	sl, r0
 800add6:	f846 5c04 	str.w	r5, [r6, #-4]
 800adda:	46b9      	mov	r9, r7
 800addc:	463c      	mov	r4, r7
 800adde:	9502      	str	r5, [sp, #8]
 800ade0:	46ab      	mov	fp, r5
 800ade2:	7851      	ldrb	r1, [r2, #1]
 800ade4:	1c53      	adds	r3, r2, #1
 800ade6:	9303      	str	r3, [sp, #12]
 800ade8:	b341      	cbz	r1, 800ae3c <__hexnan+0x88>
 800adea:	4608      	mov	r0, r1
 800adec:	9205      	str	r2, [sp, #20]
 800adee:	9104      	str	r1, [sp, #16]
 800adf0:	f7ff fd5e 	bl	800a8b0 <__hexdig_fun>
 800adf4:	2800      	cmp	r0, #0
 800adf6:	d14f      	bne.n	800ae98 <__hexnan+0xe4>
 800adf8:	9904      	ldr	r1, [sp, #16]
 800adfa:	9a05      	ldr	r2, [sp, #20]
 800adfc:	2920      	cmp	r1, #32
 800adfe:	d818      	bhi.n	800ae32 <__hexnan+0x7e>
 800ae00:	9b02      	ldr	r3, [sp, #8]
 800ae02:	459b      	cmp	fp, r3
 800ae04:	dd13      	ble.n	800ae2e <__hexnan+0x7a>
 800ae06:	454c      	cmp	r4, r9
 800ae08:	d206      	bcs.n	800ae18 <__hexnan+0x64>
 800ae0a:	2d07      	cmp	r5, #7
 800ae0c:	dc04      	bgt.n	800ae18 <__hexnan+0x64>
 800ae0e:	462a      	mov	r2, r5
 800ae10:	4649      	mov	r1, r9
 800ae12:	4620      	mov	r0, r4
 800ae14:	f7ff ffa8 	bl	800ad68 <L_shift>
 800ae18:	4544      	cmp	r4, r8
 800ae1a:	d950      	bls.n	800aebe <__hexnan+0x10a>
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	f1a4 0904 	sub.w	r9, r4, #4
 800ae22:	f844 3c04 	str.w	r3, [r4, #-4]
 800ae26:	f8cd b008 	str.w	fp, [sp, #8]
 800ae2a:	464c      	mov	r4, r9
 800ae2c:	461d      	mov	r5, r3
 800ae2e:	9a03      	ldr	r2, [sp, #12]
 800ae30:	e7d7      	b.n	800ade2 <__hexnan+0x2e>
 800ae32:	2929      	cmp	r1, #41	; 0x29
 800ae34:	d156      	bne.n	800aee4 <__hexnan+0x130>
 800ae36:	3202      	adds	r2, #2
 800ae38:	f8ca 2000 	str.w	r2, [sl]
 800ae3c:	f1bb 0f00 	cmp.w	fp, #0
 800ae40:	d050      	beq.n	800aee4 <__hexnan+0x130>
 800ae42:	454c      	cmp	r4, r9
 800ae44:	d206      	bcs.n	800ae54 <__hexnan+0xa0>
 800ae46:	2d07      	cmp	r5, #7
 800ae48:	dc04      	bgt.n	800ae54 <__hexnan+0xa0>
 800ae4a:	462a      	mov	r2, r5
 800ae4c:	4649      	mov	r1, r9
 800ae4e:	4620      	mov	r0, r4
 800ae50:	f7ff ff8a 	bl	800ad68 <L_shift>
 800ae54:	4544      	cmp	r4, r8
 800ae56:	d934      	bls.n	800aec2 <__hexnan+0x10e>
 800ae58:	f1a8 0204 	sub.w	r2, r8, #4
 800ae5c:	4623      	mov	r3, r4
 800ae5e:	f853 1b04 	ldr.w	r1, [r3], #4
 800ae62:	f842 1f04 	str.w	r1, [r2, #4]!
 800ae66:	429f      	cmp	r7, r3
 800ae68:	d2f9      	bcs.n	800ae5e <__hexnan+0xaa>
 800ae6a:	1b3b      	subs	r3, r7, r4
 800ae6c:	f023 0303 	bic.w	r3, r3, #3
 800ae70:	3304      	adds	r3, #4
 800ae72:	3401      	adds	r4, #1
 800ae74:	3e03      	subs	r6, #3
 800ae76:	42b4      	cmp	r4, r6
 800ae78:	bf88      	it	hi
 800ae7a:	2304      	movhi	r3, #4
 800ae7c:	4443      	add	r3, r8
 800ae7e:	2200      	movs	r2, #0
 800ae80:	f843 2b04 	str.w	r2, [r3], #4
 800ae84:	429f      	cmp	r7, r3
 800ae86:	d2fb      	bcs.n	800ae80 <__hexnan+0xcc>
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	b91b      	cbnz	r3, 800ae94 <__hexnan+0xe0>
 800ae8c:	4547      	cmp	r7, r8
 800ae8e:	d127      	bne.n	800aee0 <__hexnan+0x12c>
 800ae90:	2301      	movs	r3, #1
 800ae92:	603b      	str	r3, [r7, #0]
 800ae94:	2005      	movs	r0, #5
 800ae96:	e026      	b.n	800aee6 <__hexnan+0x132>
 800ae98:	3501      	adds	r5, #1
 800ae9a:	2d08      	cmp	r5, #8
 800ae9c:	f10b 0b01 	add.w	fp, fp, #1
 800aea0:	dd06      	ble.n	800aeb0 <__hexnan+0xfc>
 800aea2:	4544      	cmp	r4, r8
 800aea4:	d9c3      	bls.n	800ae2e <__hexnan+0x7a>
 800aea6:	2300      	movs	r3, #0
 800aea8:	f844 3c04 	str.w	r3, [r4, #-4]
 800aeac:	2501      	movs	r5, #1
 800aeae:	3c04      	subs	r4, #4
 800aeb0:	6822      	ldr	r2, [r4, #0]
 800aeb2:	f000 000f 	and.w	r0, r0, #15
 800aeb6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800aeba:	6022      	str	r2, [r4, #0]
 800aebc:	e7b7      	b.n	800ae2e <__hexnan+0x7a>
 800aebe:	2508      	movs	r5, #8
 800aec0:	e7b5      	b.n	800ae2e <__hexnan+0x7a>
 800aec2:	9b01      	ldr	r3, [sp, #4]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d0df      	beq.n	800ae88 <__hexnan+0xd4>
 800aec8:	f04f 32ff 	mov.w	r2, #4294967295
 800aecc:	f1c3 0320 	rsb	r3, r3, #32
 800aed0:	fa22 f303 	lsr.w	r3, r2, r3
 800aed4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aed8:	401a      	ands	r2, r3
 800aeda:	f846 2c04 	str.w	r2, [r6, #-4]
 800aede:	e7d3      	b.n	800ae88 <__hexnan+0xd4>
 800aee0:	3f04      	subs	r7, #4
 800aee2:	e7d1      	b.n	800ae88 <__hexnan+0xd4>
 800aee4:	2004      	movs	r0, #4
 800aee6:	b007      	add	sp, #28
 800aee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aeec <_localeconv_r>:
 800aeec:	4800      	ldr	r0, [pc, #0]	; (800aef0 <_localeconv_r+0x4>)
 800aeee:	4770      	bx	lr
 800aef0:	20000258 	.word	0x20000258

0800aef4 <malloc>:
 800aef4:	4b02      	ldr	r3, [pc, #8]	; (800af00 <malloc+0xc>)
 800aef6:	4601      	mov	r1, r0
 800aef8:	6818      	ldr	r0, [r3, #0]
 800aefa:	f000 bd67 	b.w	800b9cc <_malloc_r>
 800aefe:	bf00      	nop
 800af00:	20000100 	.word	0x20000100

0800af04 <__ascii_mbtowc>:
 800af04:	b082      	sub	sp, #8
 800af06:	b901      	cbnz	r1, 800af0a <__ascii_mbtowc+0x6>
 800af08:	a901      	add	r1, sp, #4
 800af0a:	b142      	cbz	r2, 800af1e <__ascii_mbtowc+0x1a>
 800af0c:	b14b      	cbz	r3, 800af22 <__ascii_mbtowc+0x1e>
 800af0e:	7813      	ldrb	r3, [r2, #0]
 800af10:	600b      	str	r3, [r1, #0]
 800af12:	7812      	ldrb	r2, [r2, #0]
 800af14:	1e10      	subs	r0, r2, #0
 800af16:	bf18      	it	ne
 800af18:	2001      	movne	r0, #1
 800af1a:	b002      	add	sp, #8
 800af1c:	4770      	bx	lr
 800af1e:	4610      	mov	r0, r2
 800af20:	e7fb      	b.n	800af1a <__ascii_mbtowc+0x16>
 800af22:	f06f 0001 	mvn.w	r0, #1
 800af26:	e7f8      	b.n	800af1a <__ascii_mbtowc+0x16>

0800af28 <memcpy>:
 800af28:	440a      	add	r2, r1
 800af2a:	4291      	cmp	r1, r2
 800af2c:	f100 33ff 	add.w	r3, r0, #4294967295
 800af30:	d100      	bne.n	800af34 <memcpy+0xc>
 800af32:	4770      	bx	lr
 800af34:	b510      	push	{r4, lr}
 800af36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af3e:	4291      	cmp	r1, r2
 800af40:	d1f9      	bne.n	800af36 <memcpy+0xe>
 800af42:	bd10      	pop	{r4, pc}

0800af44 <_Balloc>:
 800af44:	b570      	push	{r4, r5, r6, lr}
 800af46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800af48:	4604      	mov	r4, r0
 800af4a:	460d      	mov	r5, r1
 800af4c:	b976      	cbnz	r6, 800af6c <_Balloc+0x28>
 800af4e:	2010      	movs	r0, #16
 800af50:	f7ff ffd0 	bl	800aef4 <malloc>
 800af54:	4602      	mov	r2, r0
 800af56:	6260      	str	r0, [r4, #36]	; 0x24
 800af58:	b920      	cbnz	r0, 800af64 <_Balloc+0x20>
 800af5a:	4b18      	ldr	r3, [pc, #96]	; (800afbc <_Balloc+0x78>)
 800af5c:	4818      	ldr	r0, [pc, #96]	; (800afc0 <_Balloc+0x7c>)
 800af5e:	2166      	movs	r1, #102	; 0x66
 800af60:	f000 ff40 	bl	800bde4 <__assert_func>
 800af64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af68:	6006      	str	r6, [r0, #0]
 800af6a:	60c6      	str	r6, [r0, #12]
 800af6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800af6e:	68f3      	ldr	r3, [r6, #12]
 800af70:	b183      	cbz	r3, 800af94 <_Balloc+0x50>
 800af72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af74:	68db      	ldr	r3, [r3, #12]
 800af76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800af7a:	b9b8      	cbnz	r0, 800afac <_Balloc+0x68>
 800af7c:	2101      	movs	r1, #1
 800af7e:	fa01 f605 	lsl.w	r6, r1, r5
 800af82:	1d72      	adds	r2, r6, #5
 800af84:	0092      	lsls	r2, r2, #2
 800af86:	4620      	mov	r0, r4
 800af88:	f000 fc9d 	bl	800b8c6 <_calloc_r>
 800af8c:	b160      	cbz	r0, 800afa8 <_Balloc+0x64>
 800af8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800af92:	e00e      	b.n	800afb2 <_Balloc+0x6e>
 800af94:	2221      	movs	r2, #33	; 0x21
 800af96:	2104      	movs	r1, #4
 800af98:	4620      	mov	r0, r4
 800af9a:	f000 fc94 	bl	800b8c6 <_calloc_r>
 800af9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afa0:	60f0      	str	r0, [r6, #12]
 800afa2:	68db      	ldr	r3, [r3, #12]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d1e4      	bne.n	800af72 <_Balloc+0x2e>
 800afa8:	2000      	movs	r0, #0
 800afaa:	bd70      	pop	{r4, r5, r6, pc}
 800afac:	6802      	ldr	r2, [r0, #0]
 800afae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800afb2:	2300      	movs	r3, #0
 800afb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800afb8:	e7f7      	b.n	800afaa <_Balloc+0x66>
 800afba:	bf00      	nop
 800afbc:	0801058e 	.word	0x0801058e
 800afc0:	0801068c 	.word	0x0801068c

0800afc4 <_Bfree>:
 800afc4:	b570      	push	{r4, r5, r6, lr}
 800afc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800afc8:	4605      	mov	r5, r0
 800afca:	460c      	mov	r4, r1
 800afcc:	b976      	cbnz	r6, 800afec <_Bfree+0x28>
 800afce:	2010      	movs	r0, #16
 800afd0:	f7ff ff90 	bl	800aef4 <malloc>
 800afd4:	4602      	mov	r2, r0
 800afd6:	6268      	str	r0, [r5, #36]	; 0x24
 800afd8:	b920      	cbnz	r0, 800afe4 <_Bfree+0x20>
 800afda:	4b09      	ldr	r3, [pc, #36]	; (800b000 <_Bfree+0x3c>)
 800afdc:	4809      	ldr	r0, [pc, #36]	; (800b004 <_Bfree+0x40>)
 800afde:	218a      	movs	r1, #138	; 0x8a
 800afe0:	f000 ff00 	bl	800bde4 <__assert_func>
 800afe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800afe8:	6006      	str	r6, [r0, #0]
 800afea:	60c6      	str	r6, [r0, #12]
 800afec:	b13c      	cbz	r4, 800affe <_Bfree+0x3a>
 800afee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800aff0:	6862      	ldr	r2, [r4, #4]
 800aff2:	68db      	ldr	r3, [r3, #12]
 800aff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aff8:	6021      	str	r1, [r4, #0]
 800affa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800affe:	bd70      	pop	{r4, r5, r6, pc}
 800b000:	0801058e 	.word	0x0801058e
 800b004:	0801068c 	.word	0x0801068c

0800b008 <__multadd>:
 800b008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b00c:	690d      	ldr	r5, [r1, #16]
 800b00e:	4607      	mov	r7, r0
 800b010:	460c      	mov	r4, r1
 800b012:	461e      	mov	r6, r3
 800b014:	f101 0c14 	add.w	ip, r1, #20
 800b018:	2000      	movs	r0, #0
 800b01a:	f8dc 3000 	ldr.w	r3, [ip]
 800b01e:	b299      	uxth	r1, r3
 800b020:	fb02 6101 	mla	r1, r2, r1, r6
 800b024:	0c1e      	lsrs	r6, r3, #16
 800b026:	0c0b      	lsrs	r3, r1, #16
 800b028:	fb02 3306 	mla	r3, r2, r6, r3
 800b02c:	b289      	uxth	r1, r1
 800b02e:	3001      	adds	r0, #1
 800b030:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b034:	4285      	cmp	r5, r0
 800b036:	f84c 1b04 	str.w	r1, [ip], #4
 800b03a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b03e:	dcec      	bgt.n	800b01a <__multadd+0x12>
 800b040:	b30e      	cbz	r6, 800b086 <__multadd+0x7e>
 800b042:	68a3      	ldr	r3, [r4, #8]
 800b044:	42ab      	cmp	r3, r5
 800b046:	dc19      	bgt.n	800b07c <__multadd+0x74>
 800b048:	6861      	ldr	r1, [r4, #4]
 800b04a:	4638      	mov	r0, r7
 800b04c:	3101      	adds	r1, #1
 800b04e:	f7ff ff79 	bl	800af44 <_Balloc>
 800b052:	4680      	mov	r8, r0
 800b054:	b928      	cbnz	r0, 800b062 <__multadd+0x5a>
 800b056:	4602      	mov	r2, r0
 800b058:	4b0c      	ldr	r3, [pc, #48]	; (800b08c <__multadd+0x84>)
 800b05a:	480d      	ldr	r0, [pc, #52]	; (800b090 <__multadd+0x88>)
 800b05c:	21b5      	movs	r1, #181	; 0xb5
 800b05e:	f000 fec1 	bl	800bde4 <__assert_func>
 800b062:	6922      	ldr	r2, [r4, #16]
 800b064:	3202      	adds	r2, #2
 800b066:	f104 010c 	add.w	r1, r4, #12
 800b06a:	0092      	lsls	r2, r2, #2
 800b06c:	300c      	adds	r0, #12
 800b06e:	f7ff ff5b 	bl	800af28 <memcpy>
 800b072:	4621      	mov	r1, r4
 800b074:	4638      	mov	r0, r7
 800b076:	f7ff ffa5 	bl	800afc4 <_Bfree>
 800b07a:	4644      	mov	r4, r8
 800b07c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b080:	3501      	adds	r5, #1
 800b082:	615e      	str	r6, [r3, #20]
 800b084:	6125      	str	r5, [r4, #16]
 800b086:	4620      	mov	r0, r4
 800b088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b08c:	08010600 	.word	0x08010600
 800b090:	0801068c 	.word	0x0801068c

0800b094 <__s2b>:
 800b094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b098:	460c      	mov	r4, r1
 800b09a:	4615      	mov	r5, r2
 800b09c:	461f      	mov	r7, r3
 800b09e:	2209      	movs	r2, #9
 800b0a0:	3308      	adds	r3, #8
 800b0a2:	4606      	mov	r6, r0
 800b0a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0a8:	2100      	movs	r1, #0
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	db09      	blt.n	800b0c4 <__s2b+0x30>
 800b0b0:	4630      	mov	r0, r6
 800b0b2:	f7ff ff47 	bl	800af44 <_Balloc>
 800b0b6:	b940      	cbnz	r0, 800b0ca <__s2b+0x36>
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	4b19      	ldr	r3, [pc, #100]	; (800b120 <__s2b+0x8c>)
 800b0bc:	4819      	ldr	r0, [pc, #100]	; (800b124 <__s2b+0x90>)
 800b0be:	21ce      	movs	r1, #206	; 0xce
 800b0c0:	f000 fe90 	bl	800bde4 <__assert_func>
 800b0c4:	0052      	lsls	r2, r2, #1
 800b0c6:	3101      	adds	r1, #1
 800b0c8:	e7f0      	b.n	800b0ac <__s2b+0x18>
 800b0ca:	9b08      	ldr	r3, [sp, #32]
 800b0cc:	6143      	str	r3, [r0, #20]
 800b0ce:	2d09      	cmp	r5, #9
 800b0d0:	f04f 0301 	mov.w	r3, #1
 800b0d4:	6103      	str	r3, [r0, #16]
 800b0d6:	dd16      	ble.n	800b106 <__s2b+0x72>
 800b0d8:	f104 0909 	add.w	r9, r4, #9
 800b0dc:	46c8      	mov	r8, r9
 800b0de:	442c      	add	r4, r5
 800b0e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b0e4:	4601      	mov	r1, r0
 800b0e6:	3b30      	subs	r3, #48	; 0x30
 800b0e8:	220a      	movs	r2, #10
 800b0ea:	4630      	mov	r0, r6
 800b0ec:	f7ff ff8c 	bl	800b008 <__multadd>
 800b0f0:	45a0      	cmp	r8, r4
 800b0f2:	d1f5      	bne.n	800b0e0 <__s2b+0x4c>
 800b0f4:	f1a5 0408 	sub.w	r4, r5, #8
 800b0f8:	444c      	add	r4, r9
 800b0fa:	1b2d      	subs	r5, r5, r4
 800b0fc:	1963      	adds	r3, r4, r5
 800b0fe:	42bb      	cmp	r3, r7
 800b100:	db04      	blt.n	800b10c <__s2b+0x78>
 800b102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b106:	340a      	adds	r4, #10
 800b108:	2509      	movs	r5, #9
 800b10a:	e7f6      	b.n	800b0fa <__s2b+0x66>
 800b10c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b110:	4601      	mov	r1, r0
 800b112:	3b30      	subs	r3, #48	; 0x30
 800b114:	220a      	movs	r2, #10
 800b116:	4630      	mov	r0, r6
 800b118:	f7ff ff76 	bl	800b008 <__multadd>
 800b11c:	e7ee      	b.n	800b0fc <__s2b+0x68>
 800b11e:	bf00      	nop
 800b120:	08010600 	.word	0x08010600
 800b124:	0801068c 	.word	0x0801068c

0800b128 <__hi0bits>:
 800b128:	0c03      	lsrs	r3, r0, #16
 800b12a:	041b      	lsls	r3, r3, #16
 800b12c:	b9d3      	cbnz	r3, 800b164 <__hi0bits+0x3c>
 800b12e:	0400      	lsls	r0, r0, #16
 800b130:	2310      	movs	r3, #16
 800b132:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b136:	bf04      	itt	eq
 800b138:	0200      	lsleq	r0, r0, #8
 800b13a:	3308      	addeq	r3, #8
 800b13c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b140:	bf04      	itt	eq
 800b142:	0100      	lsleq	r0, r0, #4
 800b144:	3304      	addeq	r3, #4
 800b146:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b14a:	bf04      	itt	eq
 800b14c:	0080      	lsleq	r0, r0, #2
 800b14e:	3302      	addeq	r3, #2
 800b150:	2800      	cmp	r0, #0
 800b152:	db05      	blt.n	800b160 <__hi0bits+0x38>
 800b154:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b158:	f103 0301 	add.w	r3, r3, #1
 800b15c:	bf08      	it	eq
 800b15e:	2320      	moveq	r3, #32
 800b160:	4618      	mov	r0, r3
 800b162:	4770      	bx	lr
 800b164:	2300      	movs	r3, #0
 800b166:	e7e4      	b.n	800b132 <__hi0bits+0xa>

0800b168 <__lo0bits>:
 800b168:	6803      	ldr	r3, [r0, #0]
 800b16a:	f013 0207 	ands.w	r2, r3, #7
 800b16e:	4601      	mov	r1, r0
 800b170:	d00b      	beq.n	800b18a <__lo0bits+0x22>
 800b172:	07da      	lsls	r2, r3, #31
 800b174:	d423      	bmi.n	800b1be <__lo0bits+0x56>
 800b176:	0798      	lsls	r0, r3, #30
 800b178:	bf49      	itett	mi
 800b17a:	085b      	lsrmi	r3, r3, #1
 800b17c:	089b      	lsrpl	r3, r3, #2
 800b17e:	2001      	movmi	r0, #1
 800b180:	600b      	strmi	r3, [r1, #0]
 800b182:	bf5c      	itt	pl
 800b184:	600b      	strpl	r3, [r1, #0]
 800b186:	2002      	movpl	r0, #2
 800b188:	4770      	bx	lr
 800b18a:	b298      	uxth	r0, r3
 800b18c:	b9a8      	cbnz	r0, 800b1ba <__lo0bits+0x52>
 800b18e:	0c1b      	lsrs	r3, r3, #16
 800b190:	2010      	movs	r0, #16
 800b192:	b2da      	uxtb	r2, r3
 800b194:	b90a      	cbnz	r2, 800b19a <__lo0bits+0x32>
 800b196:	3008      	adds	r0, #8
 800b198:	0a1b      	lsrs	r3, r3, #8
 800b19a:	071a      	lsls	r2, r3, #28
 800b19c:	bf04      	itt	eq
 800b19e:	091b      	lsreq	r3, r3, #4
 800b1a0:	3004      	addeq	r0, #4
 800b1a2:	079a      	lsls	r2, r3, #30
 800b1a4:	bf04      	itt	eq
 800b1a6:	089b      	lsreq	r3, r3, #2
 800b1a8:	3002      	addeq	r0, #2
 800b1aa:	07da      	lsls	r2, r3, #31
 800b1ac:	d403      	bmi.n	800b1b6 <__lo0bits+0x4e>
 800b1ae:	085b      	lsrs	r3, r3, #1
 800b1b0:	f100 0001 	add.w	r0, r0, #1
 800b1b4:	d005      	beq.n	800b1c2 <__lo0bits+0x5a>
 800b1b6:	600b      	str	r3, [r1, #0]
 800b1b8:	4770      	bx	lr
 800b1ba:	4610      	mov	r0, r2
 800b1bc:	e7e9      	b.n	800b192 <__lo0bits+0x2a>
 800b1be:	2000      	movs	r0, #0
 800b1c0:	4770      	bx	lr
 800b1c2:	2020      	movs	r0, #32
 800b1c4:	4770      	bx	lr
	...

0800b1c8 <__i2b>:
 800b1c8:	b510      	push	{r4, lr}
 800b1ca:	460c      	mov	r4, r1
 800b1cc:	2101      	movs	r1, #1
 800b1ce:	f7ff feb9 	bl	800af44 <_Balloc>
 800b1d2:	4602      	mov	r2, r0
 800b1d4:	b928      	cbnz	r0, 800b1e2 <__i2b+0x1a>
 800b1d6:	4b05      	ldr	r3, [pc, #20]	; (800b1ec <__i2b+0x24>)
 800b1d8:	4805      	ldr	r0, [pc, #20]	; (800b1f0 <__i2b+0x28>)
 800b1da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b1de:	f000 fe01 	bl	800bde4 <__assert_func>
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	6144      	str	r4, [r0, #20]
 800b1e6:	6103      	str	r3, [r0, #16]
 800b1e8:	bd10      	pop	{r4, pc}
 800b1ea:	bf00      	nop
 800b1ec:	08010600 	.word	0x08010600
 800b1f0:	0801068c 	.word	0x0801068c

0800b1f4 <__multiply>:
 800b1f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1f8:	4691      	mov	r9, r2
 800b1fa:	690a      	ldr	r2, [r1, #16]
 800b1fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b200:	429a      	cmp	r2, r3
 800b202:	bfb8      	it	lt
 800b204:	460b      	movlt	r3, r1
 800b206:	460c      	mov	r4, r1
 800b208:	bfbc      	itt	lt
 800b20a:	464c      	movlt	r4, r9
 800b20c:	4699      	movlt	r9, r3
 800b20e:	6927      	ldr	r7, [r4, #16]
 800b210:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b214:	68a3      	ldr	r3, [r4, #8]
 800b216:	6861      	ldr	r1, [r4, #4]
 800b218:	eb07 060a 	add.w	r6, r7, sl
 800b21c:	42b3      	cmp	r3, r6
 800b21e:	b085      	sub	sp, #20
 800b220:	bfb8      	it	lt
 800b222:	3101      	addlt	r1, #1
 800b224:	f7ff fe8e 	bl	800af44 <_Balloc>
 800b228:	b930      	cbnz	r0, 800b238 <__multiply+0x44>
 800b22a:	4602      	mov	r2, r0
 800b22c:	4b44      	ldr	r3, [pc, #272]	; (800b340 <__multiply+0x14c>)
 800b22e:	4845      	ldr	r0, [pc, #276]	; (800b344 <__multiply+0x150>)
 800b230:	f240 115d 	movw	r1, #349	; 0x15d
 800b234:	f000 fdd6 	bl	800bde4 <__assert_func>
 800b238:	f100 0514 	add.w	r5, r0, #20
 800b23c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b240:	462b      	mov	r3, r5
 800b242:	2200      	movs	r2, #0
 800b244:	4543      	cmp	r3, r8
 800b246:	d321      	bcc.n	800b28c <__multiply+0x98>
 800b248:	f104 0314 	add.w	r3, r4, #20
 800b24c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b250:	f109 0314 	add.w	r3, r9, #20
 800b254:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b258:	9202      	str	r2, [sp, #8]
 800b25a:	1b3a      	subs	r2, r7, r4
 800b25c:	3a15      	subs	r2, #21
 800b25e:	f022 0203 	bic.w	r2, r2, #3
 800b262:	3204      	adds	r2, #4
 800b264:	f104 0115 	add.w	r1, r4, #21
 800b268:	428f      	cmp	r7, r1
 800b26a:	bf38      	it	cc
 800b26c:	2204      	movcc	r2, #4
 800b26e:	9201      	str	r2, [sp, #4]
 800b270:	9a02      	ldr	r2, [sp, #8]
 800b272:	9303      	str	r3, [sp, #12]
 800b274:	429a      	cmp	r2, r3
 800b276:	d80c      	bhi.n	800b292 <__multiply+0x9e>
 800b278:	2e00      	cmp	r6, #0
 800b27a:	dd03      	ble.n	800b284 <__multiply+0x90>
 800b27c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b280:	2b00      	cmp	r3, #0
 800b282:	d05a      	beq.n	800b33a <__multiply+0x146>
 800b284:	6106      	str	r6, [r0, #16]
 800b286:	b005      	add	sp, #20
 800b288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b28c:	f843 2b04 	str.w	r2, [r3], #4
 800b290:	e7d8      	b.n	800b244 <__multiply+0x50>
 800b292:	f8b3 a000 	ldrh.w	sl, [r3]
 800b296:	f1ba 0f00 	cmp.w	sl, #0
 800b29a:	d024      	beq.n	800b2e6 <__multiply+0xf2>
 800b29c:	f104 0e14 	add.w	lr, r4, #20
 800b2a0:	46a9      	mov	r9, r5
 800b2a2:	f04f 0c00 	mov.w	ip, #0
 800b2a6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b2aa:	f8d9 1000 	ldr.w	r1, [r9]
 800b2ae:	fa1f fb82 	uxth.w	fp, r2
 800b2b2:	b289      	uxth	r1, r1
 800b2b4:	fb0a 110b 	mla	r1, sl, fp, r1
 800b2b8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b2bc:	f8d9 2000 	ldr.w	r2, [r9]
 800b2c0:	4461      	add	r1, ip
 800b2c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b2c6:	fb0a c20b 	mla	r2, sl, fp, ip
 800b2ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b2ce:	b289      	uxth	r1, r1
 800b2d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b2d4:	4577      	cmp	r7, lr
 800b2d6:	f849 1b04 	str.w	r1, [r9], #4
 800b2da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b2de:	d8e2      	bhi.n	800b2a6 <__multiply+0xb2>
 800b2e0:	9a01      	ldr	r2, [sp, #4]
 800b2e2:	f845 c002 	str.w	ip, [r5, r2]
 800b2e6:	9a03      	ldr	r2, [sp, #12]
 800b2e8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b2ec:	3304      	adds	r3, #4
 800b2ee:	f1b9 0f00 	cmp.w	r9, #0
 800b2f2:	d020      	beq.n	800b336 <__multiply+0x142>
 800b2f4:	6829      	ldr	r1, [r5, #0]
 800b2f6:	f104 0c14 	add.w	ip, r4, #20
 800b2fa:	46ae      	mov	lr, r5
 800b2fc:	f04f 0a00 	mov.w	sl, #0
 800b300:	f8bc b000 	ldrh.w	fp, [ip]
 800b304:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b308:	fb09 220b 	mla	r2, r9, fp, r2
 800b30c:	4492      	add	sl, r2
 800b30e:	b289      	uxth	r1, r1
 800b310:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b314:	f84e 1b04 	str.w	r1, [lr], #4
 800b318:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b31c:	f8be 1000 	ldrh.w	r1, [lr]
 800b320:	0c12      	lsrs	r2, r2, #16
 800b322:	fb09 1102 	mla	r1, r9, r2, r1
 800b326:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b32a:	4567      	cmp	r7, ip
 800b32c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b330:	d8e6      	bhi.n	800b300 <__multiply+0x10c>
 800b332:	9a01      	ldr	r2, [sp, #4]
 800b334:	50a9      	str	r1, [r5, r2]
 800b336:	3504      	adds	r5, #4
 800b338:	e79a      	b.n	800b270 <__multiply+0x7c>
 800b33a:	3e01      	subs	r6, #1
 800b33c:	e79c      	b.n	800b278 <__multiply+0x84>
 800b33e:	bf00      	nop
 800b340:	08010600 	.word	0x08010600
 800b344:	0801068c 	.word	0x0801068c

0800b348 <__pow5mult>:
 800b348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b34c:	4615      	mov	r5, r2
 800b34e:	f012 0203 	ands.w	r2, r2, #3
 800b352:	4606      	mov	r6, r0
 800b354:	460f      	mov	r7, r1
 800b356:	d007      	beq.n	800b368 <__pow5mult+0x20>
 800b358:	4c25      	ldr	r4, [pc, #148]	; (800b3f0 <__pow5mult+0xa8>)
 800b35a:	3a01      	subs	r2, #1
 800b35c:	2300      	movs	r3, #0
 800b35e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b362:	f7ff fe51 	bl	800b008 <__multadd>
 800b366:	4607      	mov	r7, r0
 800b368:	10ad      	asrs	r5, r5, #2
 800b36a:	d03d      	beq.n	800b3e8 <__pow5mult+0xa0>
 800b36c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b36e:	b97c      	cbnz	r4, 800b390 <__pow5mult+0x48>
 800b370:	2010      	movs	r0, #16
 800b372:	f7ff fdbf 	bl	800aef4 <malloc>
 800b376:	4602      	mov	r2, r0
 800b378:	6270      	str	r0, [r6, #36]	; 0x24
 800b37a:	b928      	cbnz	r0, 800b388 <__pow5mult+0x40>
 800b37c:	4b1d      	ldr	r3, [pc, #116]	; (800b3f4 <__pow5mult+0xac>)
 800b37e:	481e      	ldr	r0, [pc, #120]	; (800b3f8 <__pow5mult+0xb0>)
 800b380:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b384:	f000 fd2e 	bl	800bde4 <__assert_func>
 800b388:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b38c:	6004      	str	r4, [r0, #0]
 800b38e:	60c4      	str	r4, [r0, #12]
 800b390:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b394:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b398:	b94c      	cbnz	r4, 800b3ae <__pow5mult+0x66>
 800b39a:	f240 2171 	movw	r1, #625	; 0x271
 800b39e:	4630      	mov	r0, r6
 800b3a0:	f7ff ff12 	bl	800b1c8 <__i2b>
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b3aa:	4604      	mov	r4, r0
 800b3ac:	6003      	str	r3, [r0, #0]
 800b3ae:	f04f 0900 	mov.w	r9, #0
 800b3b2:	07eb      	lsls	r3, r5, #31
 800b3b4:	d50a      	bpl.n	800b3cc <__pow5mult+0x84>
 800b3b6:	4639      	mov	r1, r7
 800b3b8:	4622      	mov	r2, r4
 800b3ba:	4630      	mov	r0, r6
 800b3bc:	f7ff ff1a 	bl	800b1f4 <__multiply>
 800b3c0:	4639      	mov	r1, r7
 800b3c2:	4680      	mov	r8, r0
 800b3c4:	4630      	mov	r0, r6
 800b3c6:	f7ff fdfd 	bl	800afc4 <_Bfree>
 800b3ca:	4647      	mov	r7, r8
 800b3cc:	106d      	asrs	r5, r5, #1
 800b3ce:	d00b      	beq.n	800b3e8 <__pow5mult+0xa0>
 800b3d0:	6820      	ldr	r0, [r4, #0]
 800b3d2:	b938      	cbnz	r0, 800b3e4 <__pow5mult+0x9c>
 800b3d4:	4622      	mov	r2, r4
 800b3d6:	4621      	mov	r1, r4
 800b3d8:	4630      	mov	r0, r6
 800b3da:	f7ff ff0b 	bl	800b1f4 <__multiply>
 800b3de:	6020      	str	r0, [r4, #0]
 800b3e0:	f8c0 9000 	str.w	r9, [r0]
 800b3e4:	4604      	mov	r4, r0
 800b3e6:	e7e4      	b.n	800b3b2 <__pow5mult+0x6a>
 800b3e8:	4638      	mov	r0, r7
 800b3ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3ee:	bf00      	nop
 800b3f0:	080107d8 	.word	0x080107d8
 800b3f4:	0801058e 	.word	0x0801058e
 800b3f8:	0801068c 	.word	0x0801068c

0800b3fc <__lshift>:
 800b3fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b400:	460c      	mov	r4, r1
 800b402:	6849      	ldr	r1, [r1, #4]
 800b404:	6923      	ldr	r3, [r4, #16]
 800b406:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b40a:	68a3      	ldr	r3, [r4, #8]
 800b40c:	4607      	mov	r7, r0
 800b40e:	4691      	mov	r9, r2
 800b410:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b414:	f108 0601 	add.w	r6, r8, #1
 800b418:	42b3      	cmp	r3, r6
 800b41a:	db0b      	blt.n	800b434 <__lshift+0x38>
 800b41c:	4638      	mov	r0, r7
 800b41e:	f7ff fd91 	bl	800af44 <_Balloc>
 800b422:	4605      	mov	r5, r0
 800b424:	b948      	cbnz	r0, 800b43a <__lshift+0x3e>
 800b426:	4602      	mov	r2, r0
 800b428:	4b2a      	ldr	r3, [pc, #168]	; (800b4d4 <__lshift+0xd8>)
 800b42a:	482b      	ldr	r0, [pc, #172]	; (800b4d8 <__lshift+0xdc>)
 800b42c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b430:	f000 fcd8 	bl	800bde4 <__assert_func>
 800b434:	3101      	adds	r1, #1
 800b436:	005b      	lsls	r3, r3, #1
 800b438:	e7ee      	b.n	800b418 <__lshift+0x1c>
 800b43a:	2300      	movs	r3, #0
 800b43c:	f100 0114 	add.w	r1, r0, #20
 800b440:	f100 0210 	add.w	r2, r0, #16
 800b444:	4618      	mov	r0, r3
 800b446:	4553      	cmp	r3, sl
 800b448:	db37      	blt.n	800b4ba <__lshift+0xbe>
 800b44a:	6920      	ldr	r0, [r4, #16]
 800b44c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b450:	f104 0314 	add.w	r3, r4, #20
 800b454:	f019 091f 	ands.w	r9, r9, #31
 800b458:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b45c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b460:	d02f      	beq.n	800b4c2 <__lshift+0xc6>
 800b462:	f1c9 0e20 	rsb	lr, r9, #32
 800b466:	468a      	mov	sl, r1
 800b468:	f04f 0c00 	mov.w	ip, #0
 800b46c:	681a      	ldr	r2, [r3, #0]
 800b46e:	fa02 f209 	lsl.w	r2, r2, r9
 800b472:	ea42 020c 	orr.w	r2, r2, ip
 800b476:	f84a 2b04 	str.w	r2, [sl], #4
 800b47a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b47e:	4298      	cmp	r0, r3
 800b480:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b484:	d8f2      	bhi.n	800b46c <__lshift+0x70>
 800b486:	1b03      	subs	r3, r0, r4
 800b488:	3b15      	subs	r3, #21
 800b48a:	f023 0303 	bic.w	r3, r3, #3
 800b48e:	3304      	adds	r3, #4
 800b490:	f104 0215 	add.w	r2, r4, #21
 800b494:	4290      	cmp	r0, r2
 800b496:	bf38      	it	cc
 800b498:	2304      	movcc	r3, #4
 800b49a:	f841 c003 	str.w	ip, [r1, r3]
 800b49e:	f1bc 0f00 	cmp.w	ip, #0
 800b4a2:	d001      	beq.n	800b4a8 <__lshift+0xac>
 800b4a4:	f108 0602 	add.w	r6, r8, #2
 800b4a8:	3e01      	subs	r6, #1
 800b4aa:	4638      	mov	r0, r7
 800b4ac:	612e      	str	r6, [r5, #16]
 800b4ae:	4621      	mov	r1, r4
 800b4b0:	f7ff fd88 	bl	800afc4 <_Bfree>
 800b4b4:	4628      	mov	r0, r5
 800b4b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800b4be:	3301      	adds	r3, #1
 800b4c0:	e7c1      	b.n	800b446 <__lshift+0x4a>
 800b4c2:	3904      	subs	r1, #4
 800b4c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4c8:	f841 2f04 	str.w	r2, [r1, #4]!
 800b4cc:	4298      	cmp	r0, r3
 800b4ce:	d8f9      	bhi.n	800b4c4 <__lshift+0xc8>
 800b4d0:	e7ea      	b.n	800b4a8 <__lshift+0xac>
 800b4d2:	bf00      	nop
 800b4d4:	08010600 	.word	0x08010600
 800b4d8:	0801068c 	.word	0x0801068c

0800b4dc <__mcmp>:
 800b4dc:	b530      	push	{r4, r5, lr}
 800b4de:	6902      	ldr	r2, [r0, #16]
 800b4e0:	690c      	ldr	r4, [r1, #16]
 800b4e2:	1b12      	subs	r2, r2, r4
 800b4e4:	d10e      	bne.n	800b504 <__mcmp+0x28>
 800b4e6:	f100 0314 	add.w	r3, r0, #20
 800b4ea:	3114      	adds	r1, #20
 800b4ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b4f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b4f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b4f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b4fc:	42a5      	cmp	r5, r4
 800b4fe:	d003      	beq.n	800b508 <__mcmp+0x2c>
 800b500:	d305      	bcc.n	800b50e <__mcmp+0x32>
 800b502:	2201      	movs	r2, #1
 800b504:	4610      	mov	r0, r2
 800b506:	bd30      	pop	{r4, r5, pc}
 800b508:	4283      	cmp	r3, r0
 800b50a:	d3f3      	bcc.n	800b4f4 <__mcmp+0x18>
 800b50c:	e7fa      	b.n	800b504 <__mcmp+0x28>
 800b50e:	f04f 32ff 	mov.w	r2, #4294967295
 800b512:	e7f7      	b.n	800b504 <__mcmp+0x28>

0800b514 <__mdiff>:
 800b514:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b518:	460c      	mov	r4, r1
 800b51a:	4606      	mov	r6, r0
 800b51c:	4611      	mov	r1, r2
 800b51e:	4620      	mov	r0, r4
 800b520:	4690      	mov	r8, r2
 800b522:	f7ff ffdb 	bl	800b4dc <__mcmp>
 800b526:	1e05      	subs	r5, r0, #0
 800b528:	d110      	bne.n	800b54c <__mdiff+0x38>
 800b52a:	4629      	mov	r1, r5
 800b52c:	4630      	mov	r0, r6
 800b52e:	f7ff fd09 	bl	800af44 <_Balloc>
 800b532:	b930      	cbnz	r0, 800b542 <__mdiff+0x2e>
 800b534:	4b3a      	ldr	r3, [pc, #232]	; (800b620 <__mdiff+0x10c>)
 800b536:	4602      	mov	r2, r0
 800b538:	f240 2132 	movw	r1, #562	; 0x232
 800b53c:	4839      	ldr	r0, [pc, #228]	; (800b624 <__mdiff+0x110>)
 800b53e:	f000 fc51 	bl	800bde4 <__assert_func>
 800b542:	2301      	movs	r3, #1
 800b544:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b548:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b54c:	bfa4      	itt	ge
 800b54e:	4643      	movge	r3, r8
 800b550:	46a0      	movge	r8, r4
 800b552:	4630      	mov	r0, r6
 800b554:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b558:	bfa6      	itte	ge
 800b55a:	461c      	movge	r4, r3
 800b55c:	2500      	movge	r5, #0
 800b55e:	2501      	movlt	r5, #1
 800b560:	f7ff fcf0 	bl	800af44 <_Balloc>
 800b564:	b920      	cbnz	r0, 800b570 <__mdiff+0x5c>
 800b566:	4b2e      	ldr	r3, [pc, #184]	; (800b620 <__mdiff+0x10c>)
 800b568:	4602      	mov	r2, r0
 800b56a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b56e:	e7e5      	b.n	800b53c <__mdiff+0x28>
 800b570:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b574:	6926      	ldr	r6, [r4, #16]
 800b576:	60c5      	str	r5, [r0, #12]
 800b578:	f104 0914 	add.w	r9, r4, #20
 800b57c:	f108 0514 	add.w	r5, r8, #20
 800b580:	f100 0e14 	add.w	lr, r0, #20
 800b584:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b588:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b58c:	f108 0210 	add.w	r2, r8, #16
 800b590:	46f2      	mov	sl, lr
 800b592:	2100      	movs	r1, #0
 800b594:	f859 3b04 	ldr.w	r3, [r9], #4
 800b598:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b59c:	fa1f f883 	uxth.w	r8, r3
 800b5a0:	fa11 f18b 	uxtah	r1, r1, fp
 800b5a4:	0c1b      	lsrs	r3, r3, #16
 800b5a6:	eba1 0808 	sub.w	r8, r1, r8
 800b5aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b5ae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b5b2:	fa1f f888 	uxth.w	r8, r8
 800b5b6:	1419      	asrs	r1, r3, #16
 800b5b8:	454e      	cmp	r6, r9
 800b5ba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b5be:	f84a 3b04 	str.w	r3, [sl], #4
 800b5c2:	d8e7      	bhi.n	800b594 <__mdiff+0x80>
 800b5c4:	1b33      	subs	r3, r6, r4
 800b5c6:	3b15      	subs	r3, #21
 800b5c8:	f023 0303 	bic.w	r3, r3, #3
 800b5cc:	3304      	adds	r3, #4
 800b5ce:	3415      	adds	r4, #21
 800b5d0:	42a6      	cmp	r6, r4
 800b5d2:	bf38      	it	cc
 800b5d4:	2304      	movcc	r3, #4
 800b5d6:	441d      	add	r5, r3
 800b5d8:	4473      	add	r3, lr
 800b5da:	469e      	mov	lr, r3
 800b5dc:	462e      	mov	r6, r5
 800b5de:	4566      	cmp	r6, ip
 800b5e0:	d30e      	bcc.n	800b600 <__mdiff+0xec>
 800b5e2:	f10c 0203 	add.w	r2, ip, #3
 800b5e6:	1b52      	subs	r2, r2, r5
 800b5e8:	f022 0203 	bic.w	r2, r2, #3
 800b5ec:	3d03      	subs	r5, #3
 800b5ee:	45ac      	cmp	ip, r5
 800b5f0:	bf38      	it	cc
 800b5f2:	2200      	movcc	r2, #0
 800b5f4:	441a      	add	r2, r3
 800b5f6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b5fa:	b17b      	cbz	r3, 800b61c <__mdiff+0x108>
 800b5fc:	6107      	str	r7, [r0, #16]
 800b5fe:	e7a3      	b.n	800b548 <__mdiff+0x34>
 800b600:	f856 8b04 	ldr.w	r8, [r6], #4
 800b604:	fa11 f288 	uxtah	r2, r1, r8
 800b608:	1414      	asrs	r4, r2, #16
 800b60a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b60e:	b292      	uxth	r2, r2
 800b610:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b614:	f84e 2b04 	str.w	r2, [lr], #4
 800b618:	1421      	asrs	r1, r4, #16
 800b61a:	e7e0      	b.n	800b5de <__mdiff+0xca>
 800b61c:	3f01      	subs	r7, #1
 800b61e:	e7ea      	b.n	800b5f6 <__mdiff+0xe2>
 800b620:	08010600 	.word	0x08010600
 800b624:	0801068c 	.word	0x0801068c

0800b628 <__ulp>:
 800b628:	b082      	sub	sp, #8
 800b62a:	ed8d 0b00 	vstr	d0, [sp]
 800b62e:	9b01      	ldr	r3, [sp, #4]
 800b630:	4912      	ldr	r1, [pc, #72]	; (800b67c <__ulp+0x54>)
 800b632:	4019      	ands	r1, r3
 800b634:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b638:	2900      	cmp	r1, #0
 800b63a:	dd05      	ble.n	800b648 <__ulp+0x20>
 800b63c:	2200      	movs	r2, #0
 800b63e:	460b      	mov	r3, r1
 800b640:	ec43 2b10 	vmov	d0, r2, r3
 800b644:	b002      	add	sp, #8
 800b646:	4770      	bx	lr
 800b648:	4249      	negs	r1, r1
 800b64a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b64e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b652:	f04f 0200 	mov.w	r2, #0
 800b656:	f04f 0300 	mov.w	r3, #0
 800b65a:	da04      	bge.n	800b666 <__ulp+0x3e>
 800b65c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b660:	fa41 f300 	asr.w	r3, r1, r0
 800b664:	e7ec      	b.n	800b640 <__ulp+0x18>
 800b666:	f1a0 0114 	sub.w	r1, r0, #20
 800b66a:	291e      	cmp	r1, #30
 800b66c:	bfda      	itte	le
 800b66e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b672:	fa20 f101 	lsrle.w	r1, r0, r1
 800b676:	2101      	movgt	r1, #1
 800b678:	460a      	mov	r2, r1
 800b67a:	e7e1      	b.n	800b640 <__ulp+0x18>
 800b67c:	7ff00000 	.word	0x7ff00000

0800b680 <__b2d>:
 800b680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b682:	6905      	ldr	r5, [r0, #16]
 800b684:	f100 0714 	add.w	r7, r0, #20
 800b688:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b68c:	1f2e      	subs	r6, r5, #4
 800b68e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b692:	4620      	mov	r0, r4
 800b694:	f7ff fd48 	bl	800b128 <__hi0bits>
 800b698:	f1c0 0320 	rsb	r3, r0, #32
 800b69c:	280a      	cmp	r0, #10
 800b69e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b71c <__b2d+0x9c>
 800b6a2:	600b      	str	r3, [r1, #0]
 800b6a4:	dc14      	bgt.n	800b6d0 <__b2d+0x50>
 800b6a6:	f1c0 0e0b 	rsb	lr, r0, #11
 800b6aa:	fa24 f10e 	lsr.w	r1, r4, lr
 800b6ae:	42b7      	cmp	r7, r6
 800b6b0:	ea41 030c 	orr.w	r3, r1, ip
 800b6b4:	bf34      	ite	cc
 800b6b6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b6ba:	2100      	movcs	r1, #0
 800b6bc:	3015      	adds	r0, #21
 800b6be:	fa04 f000 	lsl.w	r0, r4, r0
 800b6c2:	fa21 f10e 	lsr.w	r1, r1, lr
 800b6c6:	ea40 0201 	orr.w	r2, r0, r1
 800b6ca:	ec43 2b10 	vmov	d0, r2, r3
 800b6ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6d0:	42b7      	cmp	r7, r6
 800b6d2:	bf3a      	itte	cc
 800b6d4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b6d8:	f1a5 0608 	subcc.w	r6, r5, #8
 800b6dc:	2100      	movcs	r1, #0
 800b6de:	380b      	subs	r0, #11
 800b6e0:	d017      	beq.n	800b712 <__b2d+0x92>
 800b6e2:	f1c0 0c20 	rsb	ip, r0, #32
 800b6e6:	fa04 f500 	lsl.w	r5, r4, r0
 800b6ea:	42be      	cmp	r6, r7
 800b6ec:	fa21 f40c 	lsr.w	r4, r1, ip
 800b6f0:	ea45 0504 	orr.w	r5, r5, r4
 800b6f4:	bf8c      	ite	hi
 800b6f6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b6fa:	2400      	movls	r4, #0
 800b6fc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b700:	fa01 f000 	lsl.w	r0, r1, r0
 800b704:	fa24 f40c 	lsr.w	r4, r4, ip
 800b708:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b70c:	ea40 0204 	orr.w	r2, r0, r4
 800b710:	e7db      	b.n	800b6ca <__b2d+0x4a>
 800b712:	ea44 030c 	orr.w	r3, r4, ip
 800b716:	460a      	mov	r2, r1
 800b718:	e7d7      	b.n	800b6ca <__b2d+0x4a>
 800b71a:	bf00      	nop
 800b71c:	3ff00000 	.word	0x3ff00000

0800b720 <__d2b>:
 800b720:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b724:	4689      	mov	r9, r1
 800b726:	2101      	movs	r1, #1
 800b728:	ec57 6b10 	vmov	r6, r7, d0
 800b72c:	4690      	mov	r8, r2
 800b72e:	f7ff fc09 	bl	800af44 <_Balloc>
 800b732:	4604      	mov	r4, r0
 800b734:	b930      	cbnz	r0, 800b744 <__d2b+0x24>
 800b736:	4602      	mov	r2, r0
 800b738:	4b25      	ldr	r3, [pc, #148]	; (800b7d0 <__d2b+0xb0>)
 800b73a:	4826      	ldr	r0, [pc, #152]	; (800b7d4 <__d2b+0xb4>)
 800b73c:	f240 310a 	movw	r1, #778	; 0x30a
 800b740:	f000 fb50 	bl	800bde4 <__assert_func>
 800b744:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b748:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b74c:	bb35      	cbnz	r5, 800b79c <__d2b+0x7c>
 800b74e:	2e00      	cmp	r6, #0
 800b750:	9301      	str	r3, [sp, #4]
 800b752:	d028      	beq.n	800b7a6 <__d2b+0x86>
 800b754:	4668      	mov	r0, sp
 800b756:	9600      	str	r6, [sp, #0]
 800b758:	f7ff fd06 	bl	800b168 <__lo0bits>
 800b75c:	9900      	ldr	r1, [sp, #0]
 800b75e:	b300      	cbz	r0, 800b7a2 <__d2b+0x82>
 800b760:	9a01      	ldr	r2, [sp, #4]
 800b762:	f1c0 0320 	rsb	r3, r0, #32
 800b766:	fa02 f303 	lsl.w	r3, r2, r3
 800b76a:	430b      	orrs	r3, r1
 800b76c:	40c2      	lsrs	r2, r0
 800b76e:	6163      	str	r3, [r4, #20]
 800b770:	9201      	str	r2, [sp, #4]
 800b772:	9b01      	ldr	r3, [sp, #4]
 800b774:	61a3      	str	r3, [r4, #24]
 800b776:	2b00      	cmp	r3, #0
 800b778:	bf14      	ite	ne
 800b77a:	2202      	movne	r2, #2
 800b77c:	2201      	moveq	r2, #1
 800b77e:	6122      	str	r2, [r4, #16]
 800b780:	b1d5      	cbz	r5, 800b7b8 <__d2b+0x98>
 800b782:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b786:	4405      	add	r5, r0
 800b788:	f8c9 5000 	str.w	r5, [r9]
 800b78c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b790:	f8c8 0000 	str.w	r0, [r8]
 800b794:	4620      	mov	r0, r4
 800b796:	b003      	add	sp, #12
 800b798:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b79c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b7a0:	e7d5      	b.n	800b74e <__d2b+0x2e>
 800b7a2:	6161      	str	r1, [r4, #20]
 800b7a4:	e7e5      	b.n	800b772 <__d2b+0x52>
 800b7a6:	a801      	add	r0, sp, #4
 800b7a8:	f7ff fcde 	bl	800b168 <__lo0bits>
 800b7ac:	9b01      	ldr	r3, [sp, #4]
 800b7ae:	6163      	str	r3, [r4, #20]
 800b7b0:	2201      	movs	r2, #1
 800b7b2:	6122      	str	r2, [r4, #16]
 800b7b4:	3020      	adds	r0, #32
 800b7b6:	e7e3      	b.n	800b780 <__d2b+0x60>
 800b7b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b7bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b7c0:	f8c9 0000 	str.w	r0, [r9]
 800b7c4:	6918      	ldr	r0, [r3, #16]
 800b7c6:	f7ff fcaf 	bl	800b128 <__hi0bits>
 800b7ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b7ce:	e7df      	b.n	800b790 <__d2b+0x70>
 800b7d0:	08010600 	.word	0x08010600
 800b7d4:	0801068c 	.word	0x0801068c

0800b7d8 <__ratio>:
 800b7d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7dc:	4688      	mov	r8, r1
 800b7de:	4669      	mov	r1, sp
 800b7e0:	4681      	mov	r9, r0
 800b7e2:	f7ff ff4d 	bl	800b680 <__b2d>
 800b7e6:	a901      	add	r1, sp, #4
 800b7e8:	4640      	mov	r0, r8
 800b7ea:	ec55 4b10 	vmov	r4, r5, d0
 800b7ee:	f7ff ff47 	bl	800b680 <__b2d>
 800b7f2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b7f6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b7fa:	eba3 0c02 	sub.w	ip, r3, r2
 800b7fe:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b802:	1a9b      	subs	r3, r3, r2
 800b804:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b808:	ec51 0b10 	vmov	r0, r1, d0
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	bfd6      	itet	le
 800b810:	460a      	movle	r2, r1
 800b812:	462a      	movgt	r2, r5
 800b814:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b818:	468b      	mov	fp, r1
 800b81a:	462f      	mov	r7, r5
 800b81c:	bfd4      	ite	le
 800b81e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b822:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b826:	4620      	mov	r0, r4
 800b828:	ee10 2a10 	vmov	r2, s0
 800b82c:	465b      	mov	r3, fp
 800b82e:	4639      	mov	r1, r7
 800b830:	f7f5 f80c 	bl	800084c <__aeabi_ddiv>
 800b834:	ec41 0b10 	vmov	d0, r0, r1
 800b838:	b003      	add	sp, #12
 800b83a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b83e <__copybits>:
 800b83e:	3901      	subs	r1, #1
 800b840:	b570      	push	{r4, r5, r6, lr}
 800b842:	1149      	asrs	r1, r1, #5
 800b844:	6914      	ldr	r4, [r2, #16]
 800b846:	3101      	adds	r1, #1
 800b848:	f102 0314 	add.w	r3, r2, #20
 800b84c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b850:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b854:	1f05      	subs	r5, r0, #4
 800b856:	42a3      	cmp	r3, r4
 800b858:	d30c      	bcc.n	800b874 <__copybits+0x36>
 800b85a:	1aa3      	subs	r3, r4, r2
 800b85c:	3b11      	subs	r3, #17
 800b85e:	f023 0303 	bic.w	r3, r3, #3
 800b862:	3211      	adds	r2, #17
 800b864:	42a2      	cmp	r2, r4
 800b866:	bf88      	it	hi
 800b868:	2300      	movhi	r3, #0
 800b86a:	4418      	add	r0, r3
 800b86c:	2300      	movs	r3, #0
 800b86e:	4288      	cmp	r0, r1
 800b870:	d305      	bcc.n	800b87e <__copybits+0x40>
 800b872:	bd70      	pop	{r4, r5, r6, pc}
 800b874:	f853 6b04 	ldr.w	r6, [r3], #4
 800b878:	f845 6f04 	str.w	r6, [r5, #4]!
 800b87c:	e7eb      	b.n	800b856 <__copybits+0x18>
 800b87e:	f840 3b04 	str.w	r3, [r0], #4
 800b882:	e7f4      	b.n	800b86e <__copybits+0x30>

0800b884 <__any_on>:
 800b884:	f100 0214 	add.w	r2, r0, #20
 800b888:	6900      	ldr	r0, [r0, #16]
 800b88a:	114b      	asrs	r3, r1, #5
 800b88c:	4298      	cmp	r0, r3
 800b88e:	b510      	push	{r4, lr}
 800b890:	db11      	blt.n	800b8b6 <__any_on+0x32>
 800b892:	dd0a      	ble.n	800b8aa <__any_on+0x26>
 800b894:	f011 011f 	ands.w	r1, r1, #31
 800b898:	d007      	beq.n	800b8aa <__any_on+0x26>
 800b89a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b89e:	fa24 f001 	lsr.w	r0, r4, r1
 800b8a2:	fa00 f101 	lsl.w	r1, r0, r1
 800b8a6:	428c      	cmp	r4, r1
 800b8a8:	d10b      	bne.n	800b8c2 <__any_on+0x3e>
 800b8aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b8ae:	4293      	cmp	r3, r2
 800b8b0:	d803      	bhi.n	800b8ba <__any_on+0x36>
 800b8b2:	2000      	movs	r0, #0
 800b8b4:	bd10      	pop	{r4, pc}
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	e7f7      	b.n	800b8aa <__any_on+0x26>
 800b8ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b8be:	2900      	cmp	r1, #0
 800b8c0:	d0f5      	beq.n	800b8ae <__any_on+0x2a>
 800b8c2:	2001      	movs	r0, #1
 800b8c4:	e7f6      	b.n	800b8b4 <__any_on+0x30>

0800b8c6 <_calloc_r>:
 800b8c6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b8c8:	fba1 2402 	umull	r2, r4, r1, r2
 800b8cc:	b94c      	cbnz	r4, 800b8e2 <_calloc_r+0x1c>
 800b8ce:	4611      	mov	r1, r2
 800b8d0:	9201      	str	r2, [sp, #4]
 800b8d2:	f000 f87b 	bl	800b9cc <_malloc_r>
 800b8d6:	9a01      	ldr	r2, [sp, #4]
 800b8d8:	4605      	mov	r5, r0
 800b8da:	b930      	cbnz	r0, 800b8ea <_calloc_r+0x24>
 800b8dc:	4628      	mov	r0, r5
 800b8de:	b003      	add	sp, #12
 800b8e0:	bd30      	pop	{r4, r5, pc}
 800b8e2:	220c      	movs	r2, #12
 800b8e4:	6002      	str	r2, [r0, #0]
 800b8e6:	2500      	movs	r5, #0
 800b8e8:	e7f8      	b.n	800b8dc <_calloc_r+0x16>
 800b8ea:	4621      	mov	r1, r4
 800b8ec:	f7fc fbb8 	bl	8008060 <memset>
 800b8f0:	e7f4      	b.n	800b8dc <_calloc_r+0x16>
	...

0800b8f4 <_free_r>:
 800b8f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b8f6:	2900      	cmp	r1, #0
 800b8f8:	d044      	beq.n	800b984 <_free_r+0x90>
 800b8fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8fe:	9001      	str	r0, [sp, #4]
 800b900:	2b00      	cmp	r3, #0
 800b902:	f1a1 0404 	sub.w	r4, r1, #4
 800b906:	bfb8      	it	lt
 800b908:	18e4      	addlt	r4, r4, r3
 800b90a:	f000 fab5 	bl	800be78 <__malloc_lock>
 800b90e:	4a1e      	ldr	r2, [pc, #120]	; (800b988 <_free_r+0x94>)
 800b910:	9801      	ldr	r0, [sp, #4]
 800b912:	6813      	ldr	r3, [r2, #0]
 800b914:	b933      	cbnz	r3, 800b924 <_free_r+0x30>
 800b916:	6063      	str	r3, [r4, #4]
 800b918:	6014      	str	r4, [r2, #0]
 800b91a:	b003      	add	sp, #12
 800b91c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b920:	f000 bab0 	b.w	800be84 <__malloc_unlock>
 800b924:	42a3      	cmp	r3, r4
 800b926:	d908      	bls.n	800b93a <_free_r+0x46>
 800b928:	6825      	ldr	r5, [r4, #0]
 800b92a:	1961      	adds	r1, r4, r5
 800b92c:	428b      	cmp	r3, r1
 800b92e:	bf01      	itttt	eq
 800b930:	6819      	ldreq	r1, [r3, #0]
 800b932:	685b      	ldreq	r3, [r3, #4]
 800b934:	1949      	addeq	r1, r1, r5
 800b936:	6021      	streq	r1, [r4, #0]
 800b938:	e7ed      	b.n	800b916 <_free_r+0x22>
 800b93a:	461a      	mov	r2, r3
 800b93c:	685b      	ldr	r3, [r3, #4]
 800b93e:	b10b      	cbz	r3, 800b944 <_free_r+0x50>
 800b940:	42a3      	cmp	r3, r4
 800b942:	d9fa      	bls.n	800b93a <_free_r+0x46>
 800b944:	6811      	ldr	r1, [r2, #0]
 800b946:	1855      	adds	r5, r2, r1
 800b948:	42a5      	cmp	r5, r4
 800b94a:	d10b      	bne.n	800b964 <_free_r+0x70>
 800b94c:	6824      	ldr	r4, [r4, #0]
 800b94e:	4421      	add	r1, r4
 800b950:	1854      	adds	r4, r2, r1
 800b952:	42a3      	cmp	r3, r4
 800b954:	6011      	str	r1, [r2, #0]
 800b956:	d1e0      	bne.n	800b91a <_free_r+0x26>
 800b958:	681c      	ldr	r4, [r3, #0]
 800b95a:	685b      	ldr	r3, [r3, #4]
 800b95c:	6053      	str	r3, [r2, #4]
 800b95e:	4421      	add	r1, r4
 800b960:	6011      	str	r1, [r2, #0]
 800b962:	e7da      	b.n	800b91a <_free_r+0x26>
 800b964:	d902      	bls.n	800b96c <_free_r+0x78>
 800b966:	230c      	movs	r3, #12
 800b968:	6003      	str	r3, [r0, #0]
 800b96a:	e7d6      	b.n	800b91a <_free_r+0x26>
 800b96c:	6825      	ldr	r5, [r4, #0]
 800b96e:	1961      	adds	r1, r4, r5
 800b970:	428b      	cmp	r3, r1
 800b972:	bf04      	itt	eq
 800b974:	6819      	ldreq	r1, [r3, #0]
 800b976:	685b      	ldreq	r3, [r3, #4]
 800b978:	6063      	str	r3, [r4, #4]
 800b97a:	bf04      	itt	eq
 800b97c:	1949      	addeq	r1, r1, r5
 800b97e:	6021      	streq	r1, [r4, #0]
 800b980:	6054      	str	r4, [r2, #4]
 800b982:	e7ca      	b.n	800b91a <_free_r+0x26>
 800b984:	b003      	add	sp, #12
 800b986:	bd30      	pop	{r4, r5, pc}
 800b988:	20007750 	.word	0x20007750

0800b98c <sbrk_aligned>:
 800b98c:	b570      	push	{r4, r5, r6, lr}
 800b98e:	4e0e      	ldr	r6, [pc, #56]	; (800b9c8 <sbrk_aligned+0x3c>)
 800b990:	460c      	mov	r4, r1
 800b992:	6831      	ldr	r1, [r6, #0]
 800b994:	4605      	mov	r5, r0
 800b996:	b911      	cbnz	r1, 800b99e <sbrk_aligned+0x12>
 800b998:	f000 f9f2 	bl	800bd80 <_sbrk_r>
 800b99c:	6030      	str	r0, [r6, #0]
 800b99e:	4621      	mov	r1, r4
 800b9a0:	4628      	mov	r0, r5
 800b9a2:	f000 f9ed 	bl	800bd80 <_sbrk_r>
 800b9a6:	1c43      	adds	r3, r0, #1
 800b9a8:	d00a      	beq.n	800b9c0 <sbrk_aligned+0x34>
 800b9aa:	1cc4      	adds	r4, r0, #3
 800b9ac:	f024 0403 	bic.w	r4, r4, #3
 800b9b0:	42a0      	cmp	r0, r4
 800b9b2:	d007      	beq.n	800b9c4 <sbrk_aligned+0x38>
 800b9b4:	1a21      	subs	r1, r4, r0
 800b9b6:	4628      	mov	r0, r5
 800b9b8:	f000 f9e2 	bl	800bd80 <_sbrk_r>
 800b9bc:	3001      	adds	r0, #1
 800b9be:	d101      	bne.n	800b9c4 <sbrk_aligned+0x38>
 800b9c0:	f04f 34ff 	mov.w	r4, #4294967295
 800b9c4:	4620      	mov	r0, r4
 800b9c6:	bd70      	pop	{r4, r5, r6, pc}
 800b9c8:	20007754 	.word	0x20007754

0800b9cc <_malloc_r>:
 800b9cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9d0:	1ccd      	adds	r5, r1, #3
 800b9d2:	f025 0503 	bic.w	r5, r5, #3
 800b9d6:	3508      	adds	r5, #8
 800b9d8:	2d0c      	cmp	r5, #12
 800b9da:	bf38      	it	cc
 800b9dc:	250c      	movcc	r5, #12
 800b9de:	2d00      	cmp	r5, #0
 800b9e0:	4607      	mov	r7, r0
 800b9e2:	db01      	blt.n	800b9e8 <_malloc_r+0x1c>
 800b9e4:	42a9      	cmp	r1, r5
 800b9e6:	d905      	bls.n	800b9f4 <_malloc_r+0x28>
 800b9e8:	230c      	movs	r3, #12
 800b9ea:	603b      	str	r3, [r7, #0]
 800b9ec:	2600      	movs	r6, #0
 800b9ee:	4630      	mov	r0, r6
 800b9f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9f4:	4e2e      	ldr	r6, [pc, #184]	; (800bab0 <_malloc_r+0xe4>)
 800b9f6:	f000 fa3f 	bl	800be78 <__malloc_lock>
 800b9fa:	6833      	ldr	r3, [r6, #0]
 800b9fc:	461c      	mov	r4, r3
 800b9fe:	bb34      	cbnz	r4, 800ba4e <_malloc_r+0x82>
 800ba00:	4629      	mov	r1, r5
 800ba02:	4638      	mov	r0, r7
 800ba04:	f7ff ffc2 	bl	800b98c <sbrk_aligned>
 800ba08:	1c43      	adds	r3, r0, #1
 800ba0a:	4604      	mov	r4, r0
 800ba0c:	d14d      	bne.n	800baaa <_malloc_r+0xde>
 800ba0e:	6834      	ldr	r4, [r6, #0]
 800ba10:	4626      	mov	r6, r4
 800ba12:	2e00      	cmp	r6, #0
 800ba14:	d140      	bne.n	800ba98 <_malloc_r+0xcc>
 800ba16:	6823      	ldr	r3, [r4, #0]
 800ba18:	4631      	mov	r1, r6
 800ba1a:	4638      	mov	r0, r7
 800ba1c:	eb04 0803 	add.w	r8, r4, r3
 800ba20:	f000 f9ae 	bl	800bd80 <_sbrk_r>
 800ba24:	4580      	cmp	r8, r0
 800ba26:	d13a      	bne.n	800ba9e <_malloc_r+0xd2>
 800ba28:	6821      	ldr	r1, [r4, #0]
 800ba2a:	3503      	adds	r5, #3
 800ba2c:	1a6d      	subs	r5, r5, r1
 800ba2e:	f025 0503 	bic.w	r5, r5, #3
 800ba32:	3508      	adds	r5, #8
 800ba34:	2d0c      	cmp	r5, #12
 800ba36:	bf38      	it	cc
 800ba38:	250c      	movcc	r5, #12
 800ba3a:	4629      	mov	r1, r5
 800ba3c:	4638      	mov	r0, r7
 800ba3e:	f7ff ffa5 	bl	800b98c <sbrk_aligned>
 800ba42:	3001      	adds	r0, #1
 800ba44:	d02b      	beq.n	800ba9e <_malloc_r+0xd2>
 800ba46:	6823      	ldr	r3, [r4, #0]
 800ba48:	442b      	add	r3, r5
 800ba4a:	6023      	str	r3, [r4, #0]
 800ba4c:	e00e      	b.n	800ba6c <_malloc_r+0xa0>
 800ba4e:	6822      	ldr	r2, [r4, #0]
 800ba50:	1b52      	subs	r2, r2, r5
 800ba52:	d41e      	bmi.n	800ba92 <_malloc_r+0xc6>
 800ba54:	2a0b      	cmp	r2, #11
 800ba56:	d916      	bls.n	800ba86 <_malloc_r+0xba>
 800ba58:	1961      	adds	r1, r4, r5
 800ba5a:	42a3      	cmp	r3, r4
 800ba5c:	6025      	str	r5, [r4, #0]
 800ba5e:	bf18      	it	ne
 800ba60:	6059      	strne	r1, [r3, #4]
 800ba62:	6863      	ldr	r3, [r4, #4]
 800ba64:	bf08      	it	eq
 800ba66:	6031      	streq	r1, [r6, #0]
 800ba68:	5162      	str	r2, [r4, r5]
 800ba6a:	604b      	str	r3, [r1, #4]
 800ba6c:	4638      	mov	r0, r7
 800ba6e:	f104 060b 	add.w	r6, r4, #11
 800ba72:	f000 fa07 	bl	800be84 <__malloc_unlock>
 800ba76:	f026 0607 	bic.w	r6, r6, #7
 800ba7a:	1d23      	adds	r3, r4, #4
 800ba7c:	1af2      	subs	r2, r6, r3
 800ba7e:	d0b6      	beq.n	800b9ee <_malloc_r+0x22>
 800ba80:	1b9b      	subs	r3, r3, r6
 800ba82:	50a3      	str	r3, [r4, r2]
 800ba84:	e7b3      	b.n	800b9ee <_malloc_r+0x22>
 800ba86:	6862      	ldr	r2, [r4, #4]
 800ba88:	42a3      	cmp	r3, r4
 800ba8a:	bf0c      	ite	eq
 800ba8c:	6032      	streq	r2, [r6, #0]
 800ba8e:	605a      	strne	r2, [r3, #4]
 800ba90:	e7ec      	b.n	800ba6c <_malloc_r+0xa0>
 800ba92:	4623      	mov	r3, r4
 800ba94:	6864      	ldr	r4, [r4, #4]
 800ba96:	e7b2      	b.n	800b9fe <_malloc_r+0x32>
 800ba98:	4634      	mov	r4, r6
 800ba9a:	6876      	ldr	r6, [r6, #4]
 800ba9c:	e7b9      	b.n	800ba12 <_malloc_r+0x46>
 800ba9e:	230c      	movs	r3, #12
 800baa0:	603b      	str	r3, [r7, #0]
 800baa2:	4638      	mov	r0, r7
 800baa4:	f000 f9ee 	bl	800be84 <__malloc_unlock>
 800baa8:	e7a1      	b.n	800b9ee <_malloc_r+0x22>
 800baaa:	6025      	str	r5, [r4, #0]
 800baac:	e7de      	b.n	800ba6c <_malloc_r+0xa0>
 800baae:	bf00      	nop
 800bab0:	20007750 	.word	0x20007750

0800bab4 <__ssputs_r>:
 800bab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bab8:	688e      	ldr	r6, [r1, #8]
 800baba:	429e      	cmp	r6, r3
 800babc:	4682      	mov	sl, r0
 800babe:	460c      	mov	r4, r1
 800bac0:	4690      	mov	r8, r2
 800bac2:	461f      	mov	r7, r3
 800bac4:	d838      	bhi.n	800bb38 <__ssputs_r+0x84>
 800bac6:	898a      	ldrh	r2, [r1, #12]
 800bac8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bacc:	d032      	beq.n	800bb34 <__ssputs_r+0x80>
 800bace:	6825      	ldr	r5, [r4, #0]
 800bad0:	6909      	ldr	r1, [r1, #16]
 800bad2:	eba5 0901 	sub.w	r9, r5, r1
 800bad6:	6965      	ldr	r5, [r4, #20]
 800bad8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800badc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bae0:	3301      	adds	r3, #1
 800bae2:	444b      	add	r3, r9
 800bae4:	106d      	asrs	r5, r5, #1
 800bae6:	429d      	cmp	r5, r3
 800bae8:	bf38      	it	cc
 800baea:	461d      	movcc	r5, r3
 800baec:	0553      	lsls	r3, r2, #21
 800baee:	d531      	bpl.n	800bb54 <__ssputs_r+0xa0>
 800baf0:	4629      	mov	r1, r5
 800baf2:	f7ff ff6b 	bl	800b9cc <_malloc_r>
 800baf6:	4606      	mov	r6, r0
 800baf8:	b950      	cbnz	r0, 800bb10 <__ssputs_r+0x5c>
 800bafa:	230c      	movs	r3, #12
 800bafc:	f8ca 3000 	str.w	r3, [sl]
 800bb00:	89a3      	ldrh	r3, [r4, #12]
 800bb02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb06:	81a3      	strh	r3, [r4, #12]
 800bb08:	f04f 30ff 	mov.w	r0, #4294967295
 800bb0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb10:	6921      	ldr	r1, [r4, #16]
 800bb12:	464a      	mov	r2, r9
 800bb14:	f7ff fa08 	bl	800af28 <memcpy>
 800bb18:	89a3      	ldrh	r3, [r4, #12]
 800bb1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bb1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb22:	81a3      	strh	r3, [r4, #12]
 800bb24:	6126      	str	r6, [r4, #16]
 800bb26:	6165      	str	r5, [r4, #20]
 800bb28:	444e      	add	r6, r9
 800bb2a:	eba5 0509 	sub.w	r5, r5, r9
 800bb2e:	6026      	str	r6, [r4, #0]
 800bb30:	60a5      	str	r5, [r4, #8]
 800bb32:	463e      	mov	r6, r7
 800bb34:	42be      	cmp	r6, r7
 800bb36:	d900      	bls.n	800bb3a <__ssputs_r+0x86>
 800bb38:	463e      	mov	r6, r7
 800bb3a:	6820      	ldr	r0, [r4, #0]
 800bb3c:	4632      	mov	r2, r6
 800bb3e:	4641      	mov	r1, r8
 800bb40:	f000 f980 	bl	800be44 <memmove>
 800bb44:	68a3      	ldr	r3, [r4, #8]
 800bb46:	1b9b      	subs	r3, r3, r6
 800bb48:	60a3      	str	r3, [r4, #8]
 800bb4a:	6823      	ldr	r3, [r4, #0]
 800bb4c:	4433      	add	r3, r6
 800bb4e:	6023      	str	r3, [r4, #0]
 800bb50:	2000      	movs	r0, #0
 800bb52:	e7db      	b.n	800bb0c <__ssputs_r+0x58>
 800bb54:	462a      	mov	r2, r5
 800bb56:	f000 f99b 	bl	800be90 <_realloc_r>
 800bb5a:	4606      	mov	r6, r0
 800bb5c:	2800      	cmp	r0, #0
 800bb5e:	d1e1      	bne.n	800bb24 <__ssputs_r+0x70>
 800bb60:	6921      	ldr	r1, [r4, #16]
 800bb62:	4650      	mov	r0, sl
 800bb64:	f7ff fec6 	bl	800b8f4 <_free_r>
 800bb68:	e7c7      	b.n	800bafa <__ssputs_r+0x46>
	...

0800bb6c <_svfiprintf_r>:
 800bb6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb70:	4698      	mov	r8, r3
 800bb72:	898b      	ldrh	r3, [r1, #12]
 800bb74:	061b      	lsls	r3, r3, #24
 800bb76:	b09d      	sub	sp, #116	; 0x74
 800bb78:	4607      	mov	r7, r0
 800bb7a:	460d      	mov	r5, r1
 800bb7c:	4614      	mov	r4, r2
 800bb7e:	d50e      	bpl.n	800bb9e <_svfiprintf_r+0x32>
 800bb80:	690b      	ldr	r3, [r1, #16]
 800bb82:	b963      	cbnz	r3, 800bb9e <_svfiprintf_r+0x32>
 800bb84:	2140      	movs	r1, #64	; 0x40
 800bb86:	f7ff ff21 	bl	800b9cc <_malloc_r>
 800bb8a:	6028      	str	r0, [r5, #0]
 800bb8c:	6128      	str	r0, [r5, #16]
 800bb8e:	b920      	cbnz	r0, 800bb9a <_svfiprintf_r+0x2e>
 800bb90:	230c      	movs	r3, #12
 800bb92:	603b      	str	r3, [r7, #0]
 800bb94:	f04f 30ff 	mov.w	r0, #4294967295
 800bb98:	e0d1      	b.n	800bd3e <_svfiprintf_r+0x1d2>
 800bb9a:	2340      	movs	r3, #64	; 0x40
 800bb9c:	616b      	str	r3, [r5, #20]
 800bb9e:	2300      	movs	r3, #0
 800bba0:	9309      	str	r3, [sp, #36]	; 0x24
 800bba2:	2320      	movs	r3, #32
 800bba4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bba8:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbac:	2330      	movs	r3, #48	; 0x30
 800bbae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bd58 <_svfiprintf_r+0x1ec>
 800bbb2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bbb6:	f04f 0901 	mov.w	r9, #1
 800bbba:	4623      	mov	r3, r4
 800bbbc:	469a      	mov	sl, r3
 800bbbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bbc2:	b10a      	cbz	r2, 800bbc8 <_svfiprintf_r+0x5c>
 800bbc4:	2a25      	cmp	r2, #37	; 0x25
 800bbc6:	d1f9      	bne.n	800bbbc <_svfiprintf_r+0x50>
 800bbc8:	ebba 0b04 	subs.w	fp, sl, r4
 800bbcc:	d00b      	beq.n	800bbe6 <_svfiprintf_r+0x7a>
 800bbce:	465b      	mov	r3, fp
 800bbd0:	4622      	mov	r2, r4
 800bbd2:	4629      	mov	r1, r5
 800bbd4:	4638      	mov	r0, r7
 800bbd6:	f7ff ff6d 	bl	800bab4 <__ssputs_r>
 800bbda:	3001      	adds	r0, #1
 800bbdc:	f000 80aa 	beq.w	800bd34 <_svfiprintf_r+0x1c8>
 800bbe0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bbe2:	445a      	add	r2, fp
 800bbe4:	9209      	str	r2, [sp, #36]	; 0x24
 800bbe6:	f89a 3000 	ldrb.w	r3, [sl]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	f000 80a2 	beq.w	800bd34 <_svfiprintf_r+0x1c8>
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	f04f 32ff 	mov.w	r2, #4294967295
 800bbf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bbfa:	f10a 0a01 	add.w	sl, sl, #1
 800bbfe:	9304      	str	r3, [sp, #16]
 800bc00:	9307      	str	r3, [sp, #28]
 800bc02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc06:	931a      	str	r3, [sp, #104]	; 0x68
 800bc08:	4654      	mov	r4, sl
 800bc0a:	2205      	movs	r2, #5
 800bc0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc10:	4851      	ldr	r0, [pc, #324]	; (800bd58 <_svfiprintf_r+0x1ec>)
 800bc12:	f7f4 fae5 	bl	80001e0 <memchr>
 800bc16:	9a04      	ldr	r2, [sp, #16]
 800bc18:	b9d8      	cbnz	r0, 800bc52 <_svfiprintf_r+0xe6>
 800bc1a:	06d0      	lsls	r0, r2, #27
 800bc1c:	bf44      	itt	mi
 800bc1e:	2320      	movmi	r3, #32
 800bc20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc24:	0711      	lsls	r1, r2, #28
 800bc26:	bf44      	itt	mi
 800bc28:	232b      	movmi	r3, #43	; 0x2b
 800bc2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc2e:	f89a 3000 	ldrb.w	r3, [sl]
 800bc32:	2b2a      	cmp	r3, #42	; 0x2a
 800bc34:	d015      	beq.n	800bc62 <_svfiprintf_r+0xf6>
 800bc36:	9a07      	ldr	r2, [sp, #28]
 800bc38:	4654      	mov	r4, sl
 800bc3a:	2000      	movs	r0, #0
 800bc3c:	f04f 0c0a 	mov.w	ip, #10
 800bc40:	4621      	mov	r1, r4
 800bc42:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc46:	3b30      	subs	r3, #48	; 0x30
 800bc48:	2b09      	cmp	r3, #9
 800bc4a:	d94e      	bls.n	800bcea <_svfiprintf_r+0x17e>
 800bc4c:	b1b0      	cbz	r0, 800bc7c <_svfiprintf_r+0x110>
 800bc4e:	9207      	str	r2, [sp, #28]
 800bc50:	e014      	b.n	800bc7c <_svfiprintf_r+0x110>
 800bc52:	eba0 0308 	sub.w	r3, r0, r8
 800bc56:	fa09 f303 	lsl.w	r3, r9, r3
 800bc5a:	4313      	orrs	r3, r2
 800bc5c:	9304      	str	r3, [sp, #16]
 800bc5e:	46a2      	mov	sl, r4
 800bc60:	e7d2      	b.n	800bc08 <_svfiprintf_r+0x9c>
 800bc62:	9b03      	ldr	r3, [sp, #12]
 800bc64:	1d19      	adds	r1, r3, #4
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	9103      	str	r1, [sp, #12]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	bfbb      	ittet	lt
 800bc6e:	425b      	neglt	r3, r3
 800bc70:	f042 0202 	orrlt.w	r2, r2, #2
 800bc74:	9307      	strge	r3, [sp, #28]
 800bc76:	9307      	strlt	r3, [sp, #28]
 800bc78:	bfb8      	it	lt
 800bc7a:	9204      	strlt	r2, [sp, #16]
 800bc7c:	7823      	ldrb	r3, [r4, #0]
 800bc7e:	2b2e      	cmp	r3, #46	; 0x2e
 800bc80:	d10c      	bne.n	800bc9c <_svfiprintf_r+0x130>
 800bc82:	7863      	ldrb	r3, [r4, #1]
 800bc84:	2b2a      	cmp	r3, #42	; 0x2a
 800bc86:	d135      	bne.n	800bcf4 <_svfiprintf_r+0x188>
 800bc88:	9b03      	ldr	r3, [sp, #12]
 800bc8a:	1d1a      	adds	r2, r3, #4
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	9203      	str	r2, [sp, #12]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	bfb8      	it	lt
 800bc94:	f04f 33ff 	movlt.w	r3, #4294967295
 800bc98:	3402      	adds	r4, #2
 800bc9a:	9305      	str	r3, [sp, #20]
 800bc9c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bd68 <_svfiprintf_r+0x1fc>
 800bca0:	7821      	ldrb	r1, [r4, #0]
 800bca2:	2203      	movs	r2, #3
 800bca4:	4650      	mov	r0, sl
 800bca6:	f7f4 fa9b 	bl	80001e0 <memchr>
 800bcaa:	b140      	cbz	r0, 800bcbe <_svfiprintf_r+0x152>
 800bcac:	2340      	movs	r3, #64	; 0x40
 800bcae:	eba0 000a 	sub.w	r0, r0, sl
 800bcb2:	fa03 f000 	lsl.w	r0, r3, r0
 800bcb6:	9b04      	ldr	r3, [sp, #16]
 800bcb8:	4303      	orrs	r3, r0
 800bcba:	3401      	adds	r4, #1
 800bcbc:	9304      	str	r3, [sp, #16]
 800bcbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcc2:	4826      	ldr	r0, [pc, #152]	; (800bd5c <_svfiprintf_r+0x1f0>)
 800bcc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bcc8:	2206      	movs	r2, #6
 800bcca:	f7f4 fa89 	bl	80001e0 <memchr>
 800bcce:	2800      	cmp	r0, #0
 800bcd0:	d038      	beq.n	800bd44 <_svfiprintf_r+0x1d8>
 800bcd2:	4b23      	ldr	r3, [pc, #140]	; (800bd60 <_svfiprintf_r+0x1f4>)
 800bcd4:	bb1b      	cbnz	r3, 800bd1e <_svfiprintf_r+0x1b2>
 800bcd6:	9b03      	ldr	r3, [sp, #12]
 800bcd8:	3307      	adds	r3, #7
 800bcda:	f023 0307 	bic.w	r3, r3, #7
 800bcde:	3308      	adds	r3, #8
 800bce0:	9303      	str	r3, [sp, #12]
 800bce2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bce4:	4433      	add	r3, r6
 800bce6:	9309      	str	r3, [sp, #36]	; 0x24
 800bce8:	e767      	b.n	800bbba <_svfiprintf_r+0x4e>
 800bcea:	fb0c 3202 	mla	r2, ip, r2, r3
 800bcee:	460c      	mov	r4, r1
 800bcf0:	2001      	movs	r0, #1
 800bcf2:	e7a5      	b.n	800bc40 <_svfiprintf_r+0xd4>
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	3401      	adds	r4, #1
 800bcf8:	9305      	str	r3, [sp, #20]
 800bcfa:	4619      	mov	r1, r3
 800bcfc:	f04f 0c0a 	mov.w	ip, #10
 800bd00:	4620      	mov	r0, r4
 800bd02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd06:	3a30      	subs	r2, #48	; 0x30
 800bd08:	2a09      	cmp	r2, #9
 800bd0a:	d903      	bls.n	800bd14 <_svfiprintf_r+0x1a8>
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d0c5      	beq.n	800bc9c <_svfiprintf_r+0x130>
 800bd10:	9105      	str	r1, [sp, #20]
 800bd12:	e7c3      	b.n	800bc9c <_svfiprintf_r+0x130>
 800bd14:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd18:	4604      	mov	r4, r0
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	e7f0      	b.n	800bd00 <_svfiprintf_r+0x194>
 800bd1e:	ab03      	add	r3, sp, #12
 800bd20:	9300      	str	r3, [sp, #0]
 800bd22:	462a      	mov	r2, r5
 800bd24:	4b0f      	ldr	r3, [pc, #60]	; (800bd64 <_svfiprintf_r+0x1f8>)
 800bd26:	a904      	add	r1, sp, #16
 800bd28:	4638      	mov	r0, r7
 800bd2a:	f7fc fa41 	bl	80081b0 <_printf_float>
 800bd2e:	1c42      	adds	r2, r0, #1
 800bd30:	4606      	mov	r6, r0
 800bd32:	d1d6      	bne.n	800bce2 <_svfiprintf_r+0x176>
 800bd34:	89ab      	ldrh	r3, [r5, #12]
 800bd36:	065b      	lsls	r3, r3, #25
 800bd38:	f53f af2c 	bmi.w	800bb94 <_svfiprintf_r+0x28>
 800bd3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bd3e:	b01d      	add	sp, #116	; 0x74
 800bd40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd44:	ab03      	add	r3, sp, #12
 800bd46:	9300      	str	r3, [sp, #0]
 800bd48:	462a      	mov	r2, r5
 800bd4a:	4b06      	ldr	r3, [pc, #24]	; (800bd64 <_svfiprintf_r+0x1f8>)
 800bd4c:	a904      	add	r1, sp, #16
 800bd4e:	4638      	mov	r0, r7
 800bd50:	f7fc fcd2 	bl	80086f8 <_printf_i>
 800bd54:	e7eb      	b.n	800bd2e <_svfiprintf_r+0x1c2>
 800bd56:	bf00      	nop
 800bd58:	080107e4 	.word	0x080107e4
 800bd5c:	080107ee 	.word	0x080107ee
 800bd60:	080081b1 	.word	0x080081b1
 800bd64:	0800bab5 	.word	0x0800bab5
 800bd68:	080107ea 	.word	0x080107ea
 800bd6c:	00000000 	.word	0x00000000

0800bd70 <nan>:
 800bd70:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bd78 <nan+0x8>
 800bd74:	4770      	bx	lr
 800bd76:	bf00      	nop
 800bd78:	00000000 	.word	0x00000000
 800bd7c:	7ff80000 	.word	0x7ff80000

0800bd80 <_sbrk_r>:
 800bd80:	b538      	push	{r3, r4, r5, lr}
 800bd82:	4d06      	ldr	r5, [pc, #24]	; (800bd9c <_sbrk_r+0x1c>)
 800bd84:	2300      	movs	r3, #0
 800bd86:	4604      	mov	r4, r0
 800bd88:	4608      	mov	r0, r1
 800bd8a:	602b      	str	r3, [r5, #0]
 800bd8c:	f7f5 ff84 	bl	8001c98 <_sbrk>
 800bd90:	1c43      	adds	r3, r0, #1
 800bd92:	d102      	bne.n	800bd9a <_sbrk_r+0x1a>
 800bd94:	682b      	ldr	r3, [r5, #0]
 800bd96:	b103      	cbz	r3, 800bd9a <_sbrk_r+0x1a>
 800bd98:	6023      	str	r3, [r4, #0]
 800bd9a:	bd38      	pop	{r3, r4, r5, pc}
 800bd9c:	20007758 	.word	0x20007758

0800bda0 <strncmp>:
 800bda0:	b510      	push	{r4, lr}
 800bda2:	b17a      	cbz	r2, 800bdc4 <strncmp+0x24>
 800bda4:	4603      	mov	r3, r0
 800bda6:	3901      	subs	r1, #1
 800bda8:	1884      	adds	r4, r0, r2
 800bdaa:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bdae:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bdb2:	4290      	cmp	r0, r2
 800bdb4:	d101      	bne.n	800bdba <strncmp+0x1a>
 800bdb6:	42a3      	cmp	r3, r4
 800bdb8:	d101      	bne.n	800bdbe <strncmp+0x1e>
 800bdba:	1a80      	subs	r0, r0, r2
 800bdbc:	bd10      	pop	{r4, pc}
 800bdbe:	2800      	cmp	r0, #0
 800bdc0:	d1f3      	bne.n	800bdaa <strncmp+0xa>
 800bdc2:	e7fa      	b.n	800bdba <strncmp+0x1a>
 800bdc4:	4610      	mov	r0, r2
 800bdc6:	e7f9      	b.n	800bdbc <strncmp+0x1c>

0800bdc8 <__ascii_wctomb>:
 800bdc8:	b149      	cbz	r1, 800bdde <__ascii_wctomb+0x16>
 800bdca:	2aff      	cmp	r2, #255	; 0xff
 800bdcc:	bf85      	ittet	hi
 800bdce:	238a      	movhi	r3, #138	; 0x8a
 800bdd0:	6003      	strhi	r3, [r0, #0]
 800bdd2:	700a      	strbls	r2, [r1, #0]
 800bdd4:	f04f 30ff 	movhi.w	r0, #4294967295
 800bdd8:	bf98      	it	ls
 800bdda:	2001      	movls	r0, #1
 800bddc:	4770      	bx	lr
 800bdde:	4608      	mov	r0, r1
 800bde0:	4770      	bx	lr
	...

0800bde4 <__assert_func>:
 800bde4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bde6:	4614      	mov	r4, r2
 800bde8:	461a      	mov	r2, r3
 800bdea:	4b09      	ldr	r3, [pc, #36]	; (800be10 <__assert_func+0x2c>)
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	4605      	mov	r5, r0
 800bdf0:	68d8      	ldr	r0, [r3, #12]
 800bdf2:	b14c      	cbz	r4, 800be08 <__assert_func+0x24>
 800bdf4:	4b07      	ldr	r3, [pc, #28]	; (800be14 <__assert_func+0x30>)
 800bdf6:	9100      	str	r1, [sp, #0]
 800bdf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bdfc:	4906      	ldr	r1, [pc, #24]	; (800be18 <__assert_func+0x34>)
 800bdfe:	462b      	mov	r3, r5
 800be00:	f000 f80e 	bl	800be20 <fiprintf>
 800be04:	f000 fa8c 	bl	800c320 <abort>
 800be08:	4b04      	ldr	r3, [pc, #16]	; (800be1c <__assert_func+0x38>)
 800be0a:	461c      	mov	r4, r3
 800be0c:	e7f3      	b.n	800bdf6 <__assert_func+0x12>
 800be0e:	bf00      	nop
 800be10:	20000100 	.word	0x20000100
 800be14:	080107f5 	.word	0x080107f5
 800be18:	08010802 	.word	0x08010802
 800be1c:	0801037b 	.word	0x0801037b

0800be20 <fiprintf>:
 800be20:	b40e      	push	{r1, r2, r3}
 800be22:	b503      	push	{r0, r1, lr}
 800be24:	4601      	mov	r1, r0
 800be26:	ab03      	add	r3, sp, #12
 800be28:	4805      	ldr	r0, [pc, #20]	; (800be40 <fiprintf+0x20>)
 800be2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800be2e:	6800      	ldr	r0, [r0, #0]
 800be30:	9301      	str	r3, [sp, #4]
 800be32:	f000 f885 	bl	800bf40 <_vfiprintf_r>
 800be36:	b002      	add	sp, #8
 800be38:	f85d eb04 	ldr.w	lr, [sp], #4
 800be3c:	b003      	add	sp, #12
 800be3e:	4770      	bx	lr
 800be40:	20000100 	.word	0x20000100

0800be44 <memmove>:
 800be44:	4288      	cmp	r0, r1
 800be46:	b510      	push	{r4, lr}
 800be48:	eb01 0402 	add.w	r4, r1, r2
 800be4c:	d902      	bls.n	800be54 <memmove+0x10>
 800be4e:	4284      	cmp	r4, r0
 800be50:	4623      	mov	r3, r4
 800be52:	d807      	bhi.n	800be64 <memmove+0x20>
 800be54:	1e43      	subs	r3, r0, #1
 800be56:	42a1      	cmp	r1, r4
 800be58:	d008      	beq.n	800be6c <memmove+0x28>
 800be5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be62:	e7f8      	b.n	800be56 <memmove+0x12>
 800be64:	4402      	add	r2, r0
 800be66:	4601      	mov	r1, r0
 800be68:	428a      	cmp	r2, r1
 800be6a:	d100      	bne.n	800be6e <memmove+0x2a>
 800be6c:	bd10      	pop	{r4, pc}
 800be6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be76:	e7f7      	b.n	800be68 <memmove+0x24>

0800be78 <__malloc_lock>:
 800be78:	4801      	ldr	r0, [pc, #4]	; (800be80 <__malloc_lock+0x8>)
 800be7a:	f000 bc11 	b.w	800c6a0 <__retarget_lock_acquire_recursive>
 800be7e:	bf00      	nop
 800be80:	2000775c 	.word	0x2000775c

0800be84 <__malloc_unlock>:
 800be84:	4801      	ldr	r0, [pc, #4]	; (800be8c <__malloc_unlock+0x8>)
 800be86:	f000 bc0c 	b.w	800c6a2 <__retarget_lock_release_recursive>
 800be8a:	bf00      	nop
 800be8c:	2000775c 	.word	0x2000775c

0800be90 <_realloc_r>:
 800be90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be94:	4680      	mov	r8, r0
 800be96:	4614      	mov	r4, r2
 800be98:	460e      	mov	r6, r1
 800be9a:	b921      	cbnz	r1, 800bea6 <_realloc_r+0x16>
 800be9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bea0:	4611      	mov	r1, r2
 800bea2:	f7ff bd93 	b.w	800b9cc <_malloc_r>
 800bea6:	b92a      	cbnz	r2, 800beb4 <_realloc_r+0x24>
 800bea8:	f7ff fd24 	bl	800b8f4 <_free_r>
 800beac:	4625      	mov	r5, r4
 800beae:	4628      	mov	r0, r5
 800beb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800beb4:	f000 fc5c 	bl	800c770 <_malloc_usable_size_r>
 800beb8:	4284      	cmp	r4, r0
 800beba:	4607      	mov	r7, r0
 800bebc:	d802      	bhi.n	800bec4 <_realloc_r+0x34>
 800bebe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bec2:	d812      	bhi.n	800beea <_realloc_r+0x5a>
 800bec4:	4621      	mov	r1, r4
 800bec6:	4640      	mov	r0, r8
 800bec8:	f7ff fd80 	bl	800b9cc <_malloc_r>
 800becc:	4605      	mov	r5, r0
 800bece:	2800      	cmp	r0, #0
 800bed0:	d0ed      	beq.n	800beae <_realloc_r+0x1e>
 800bed2:	42bc      	cmp	r4, r7
 800bed4:	4622      	mov	r2, r4
 800bed6:	4631      	mov	r1, r6
 800bed8:	bf28      	it	cs
 800beda:	463a      	movcs	r2, r7
 800bedc:	f7ff f824 	bl	800af28 <memcpy>
 800bee0:	4631      	mov	r1, r6
 800bee2:	4640      	mov	r0, r8
 800bee4:	f7ff fd06 	bl	800b8f4 <_free_r>
 800bee8:	e7e1      	b.n	800beae <_realloc_r+0x1e>
 800beea:	4635      	mov	r5, r6
 800beec:	e7df      	b.n	800beae <_realloc_r+0x1e>

0800beee <__sfputc_r>:
 800beee:	6893      	ldr	r3, [r2, #8]
 800bef0:	3b01      	subs	r3, #1
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	b410      	push	{r4}
 800bef6:	6093      	str	r3, [r2, #8]
 800bef8:	da08      	bge.n	800bf0c <__sfputc_r+0x1e>
 800befa:	6994      	ldr	r4, [r2, #24]
 800befc:	42a3      	cmp	r3, r4
 800befe:	db01      	blt.n	800bf04 <__sfputc_r+0x16>
 800bf00:	290a      	cmp	r1, #10
 800bf02:	d103      	bne.n	800bf0c <__sfputc_r+0x1e>
 800bf04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf08:	f000 b94a 	b.w	800c1a0 <__swbuf_r>
 800bf0c:	6813      	ldr	r3, [r2, #0]
 800bf0e:	1c58      	adds	r0, r3, #1
 800bf10:	6010      	str	r0, [r2, #0]
 800bf12:	7019      	strb	r1, [r3, #0]
 800bf14:	4608      	mov	r0, r1
 800bf16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf1a:	4770      	bx	lr

0800bf1c <__sfputs_r>:
 800bf1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf1e:	4606      	mov	r6, r0
 800bf20:	460f      	mov	r7, r1
 800bf22:	4614      	mov	r4, r2
 800bf24:	18d5      	adds	r5, r2, r3
 800bf26:	42ac      	cmp	r4, r5
 800bf28:	d101      	bne.n	800bf2e <__sfputs_r+0x12>
 800bf2a:	2000      	movs	r0, #0
 800bf2c:	e007      	b.n	800bf3e <__sfputs_r+0x22>
 800bf2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf32:	463a      	mov	r2, r7
 800bf34:	4630      	mov	r0, r6
 800bf36:	f7ff ffda 	bl	800beee <__sfputc_r>
 800bf3a:	1c43      	adds	r3, r0, #1
 800bf3c:	d1f3      	bne.n	800bf26 <__sfputs_r+0xa>
 800bf3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bf40 <_vfiprintf_r>:
 800bf40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf44:	460d      	mov	r5, r1
 800bf46:	b09d      	sub	sp, #116	; 0x74
 800bf48:	4614      	mov	r4, r2
 800bf4a:	4698      	mov	r8, r3
 800bf4c:	4606      	mov	r6, r0
 800bf4e:	b118      	cbz	r0, 800bf58 <_vfiprintf_r+0x18>
 800bf50:	6983      	ldr	r3, [r0, #24]
 800bf52:	b90b      	cbnz	r3, 800bf58 <_vfiprintf_r+0x18>
 800bf54:	f000 fb06 	bl	800c564 <__sinit>
 800bf58:	4b89      	ldr	r3, [pc, #548]	; (800c180 <_vfiprintf_r+0x240>)
 800bf5a:	429d      	cmp	r5, r3
 800bf5c:	d11b      	bne.n	800bf96 <_vfiprintf_r+0x56>
 800bf5e:	6875      	ldr	r5, [r6, #4]
 800bf60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf62:	07d9      	lsls	r1, r3, #31
 800bf64:	d405      	bmi.n	800bf72 <_vfiprintf_r+0x32>
 800bf66:	89ab      	ldrh	r3, [r5, #12]
 800bf68:	059a      	lsls	r2, r3, #22
 800bf6a:	d402      	bmi.n	800bf72 <_vfiprintf_r+0x32>
 800bf6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf6e:	f000 fb97 	bl	800c6a0 <__retarget_lock_acquire_recursive>
 800bf72:	89ab      	ldrh	r3, [r5, #12]
 800bf74:	071b      	lsls	r3, r3, #28
 800bf76:	d501      	bpl.n	800bf7c <_vfiprintf_r+0x3c>
 800bf78:	692b      	ldr	r3, [r5, #16]
 800bf7a:	b9eb      	cbnz	r3, 800bfb8 <_vfiprintf_r+0x78>
 800bf7c:	4629      	mov	r1, r5
 800bf7e:	4630      	mov	r0, r6
 800bf80:	f000 f960 	bl	800c244 <__swsetup_r>
 800bf84:	b1c0      	cbz	r0, 800bfb8 <_vfiprintf_r+0x78>
 800bf86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf88:	07dc      	lsls	r4, r3, #31
 800bf8a:	d50e      	bpl.n	800bfaa <_vfiprintf_r+0x6a>
 800bf8c:	f04f 30ff 	mov.w	r0, #4294967295
 800bf90:	b01d      	add	sp, #116	; 0x74
 800bf92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf96:	4b7b      	ldr	r3, [pc, #492]	; (800c184 <_vfiprintf_r+0x244>)
 800bf98:	429d      	cmp	r5, r3
 800bf9a:	d101      	bne.n	800bfa0 <_vfiprintf_r+0x60>
 800bf9c:	68b5      	ldr	r5, [r6, #8]
 800bf9e:	e7df      	b.n	800bf60 <_vfiprintf_r+0x20>
 800bfa0:	4b79      	ldr	r3, [pc, #484]	; (800c188 <_vfiprintf_r+0x248>)
 800bfa2:	429d      	cmp	r5, r3
 800bfa4:	bf08      	it	eq
 800bfa6:	68f5      	ldreq	r5, [r6, #12]
 800bfa8:	e7da      	b.n	800bf60 <_vfiprintf_r+0x20>
 800bfaa:	89ab      	ldrh	r3, [r5, #12]
 800bfac:	0598      	lsls	r0, r3, #22
 800bfae:	d4ed      	bmi.n	800bf8c <_vfiprintf_r+0x4c>
 800bfb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bfb2:	f000 fb76 	bl	800c6a2 <__retarget_lock_release_recursive>
 800bfb6:	e7e9      	b.n	800bf8c <_vfiprintf_r+0x4c>
 800bfb8:	2300      	movs	r3, #0
 800bfba:	9309      	str	r3, [sp, #36]	; 0x24
 800bfbc:	2320      	movs	r3, #32
 800bfbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bfc2:	f8cd 800c 	str.w	r8, [sp, #12]
 800bfc6:	2330      	movs	r3, #48	; 0x30
 800bfc8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c18c <_vfiprintf_r+0x24c>
 800bfcc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bfd0:	f04f 0901 	mov.w	r9, #1
 800bfd4:	4623      	mov	r3, r4
 800bfd6:	469a      	mov	sl, r3
 800bfd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bfdc:	b10a      	cbz	r2, 800bfe2 <_vfiprintf_r+0xa2>
 800bfde:	2a25      	cmp	r2, #37	; 0x25
 800bfe0:	d1f9      	bne.n	800bfd6 <_vfiprintf_r+0x96>
 800bfe2:	ebba 0b04 	subs.w	fp, sl, r4
 800bfe6:	d00b      	beq.n	800c000 <_vfiprintf_r+0xc0>
 800bfe8:	465b      	mov	r3, fp
 800bfea:	4622      	mov	r2, r4
 800bfec:	4629      	mov	r1, r5
 800bfee:	4630      	mov	r0, r6
 800bff0:	f7ff ff94 	bl	800bf1c <__sfputs_r>
 800bff4:	3001      	adds	r0, #1
 800bff6:	f000 80aa 	beq.w	800c14e <_vfiprintf_r+0x20e>
 800bffa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bffc:	445a      	add	r2, fp
 800bffe:	9209      	str	r2, [sp, #36]	; 0x24
 800c000:	f89a 3000 	ldrb.w	r3, [sl]
 800c004:	2b00      	cmp	r3, #0
 800c006:	f000 80a2 	beq.w	800c14e <_vfiprintf_r+0x20e>
 800c00a:	2300      	movs	r3, #0
 800c00c:	f04f 32ff 	mov.w	r2, #4294967295
 800c010:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c014:	f10a 0a01 	add.w	sl, sl, #1
 800c018:	9304      	str	r3, [sp, #16]
 800c01a:	9307      	str	r3, [sp, #28]
 800c01c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c020:	931a      	str	r3, [sp, #104]	; 0x68
 800c022:	4654      	mov	r4, sl
 800c024:	2205      	movs	r2, #5
 800c026:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c02a:	4858      	ldr	r0, [pc, #352]	; (800c18c <_vfiprintf_r+0x24c>)
 800c02c:	f7f4 f8d8 	bl	80001e0 <memchr>
 800c030:	9a04      	ldr	r2, [sp, #16]
 800c032:	b9d8      	cbnz	r0, 800c06c <_vfiprintf_r+0x12c>
 800c034:	06d1      	lsls	r1, r2, #27
 800c036:	bf44      	itt	mi
 800c038:	2320      	movmi	r3, #32
 800c03a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c03e:	0713      	lsls	r3, r2, #28
 800c040:	bf44      	itt	mi
 800c042:	232b      	movmi	r3, #43	; 0x2b
 800c044:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c048:	f89a 3000 	ldrb.w	r3, [sl]
 800c04c:	2b2a      	cmp	r3, #42	; 0x2a
 800c04e:	d015      	beq.n	800c07c <_vfiprintf_r+0x13c>
 800c050:	9a07      	ldr	r2, [sp, #28]
 800c052:	4654      	mov	r4, sl
 800c054:	2000      	movs	r0, #0
 800c056:	f04f 0c0a 	mov.w	ip, #10
 800c05a:	4621      	mov	r1, r4
 800c05c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c060:	3b30      	subs	r3, #48	; 0x30
 800c062:	2b09      	cmp	r3, #9
 800c064:	d94e      	bls.n	800c104 <_vfiprintf_r+0x1c4>
 800c066:	b1b0      	cbz	r0, 800c096 <_vfiprintf_r+0x156>
 800c068:	9207      	str	r2, [sp, #28]
 800c06a:	e014      	b.n	800c096 <_vfiprintf_r+0x156>
 800c06c:	eba0 0308 	sub.w	r3, r0, r8
 800c070:	fa09 f303 	lsl.w	r3, r9, r3
 800c074:	4313      	orrs	r3, r2
 800c076:	9304      	str	r3, [sp, #16]
 800c078:	46a2      	mov	sl, r4
 800c07a:	e7d2      	b.n	800c022 <_vfiprintf_r+0xe2>
 800c07c:	9b03      	ldr	r3, [sp, #12]
 800c07e:	1d19      	adds	r1, r3, #4
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	9103      	str	r1, [sp, #12]
 800c084:	2b00      	cmp	r3, #0
 800c086:	bfbb      	ittet	lt
 800c088:	425b      	neglt	r3, r3
 800c08a:	f042 0202 	orrlt.w	r2, r2, #2
 800c08e:	9307      	strge	r3, [sp, #28]
 800c090:	9307      	strlt	r3, [sp, #28]
 800c092:	bfb8      	it	lt
 800c094:	9204      	strlt	r2, [sp, #16]
 800c096:	7823      	ldrb	r3, [r4, #0]
 800c098:	2b2e      	cmp	r3, #46	; 0x2e
 800c09a:	d10c      	bne.n	800c0b6 <_vfiprintf_r+0x176>
 800c09c:	7863      	ldrb	r3, [r4, #1]
 800c09e:	2b2a      	cmp	r3, #42	; 0x2a
 800c0a0:	d135      	bne.n	800c10e <_vfiprintf_r+0x1ce>
 800c0a2:	9b03      	ldr	r3, [sp, #12]
 800c0a4:	1d1a      	adds	r2, r3, #4
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	9203      	str	r2, [sp, #12]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	bfb8      	it	lt
 800c0ae:	f04f 33ff 	movlt.w	r3, #4294967295
 800c0b2:	3402      	adds	r4, #2
 800c0b4:	9305      	str	r3, [sp, #20]
 800c0b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c19c <_vfiprintf_r+0x25c>
 800c0ba:	7821      	ldrb	r1, [r4, #0]
 800c0bc:	2203      	movs	r2, #3
 800c0be:	4650      	mov	r0, sl
 800c0c0:	f7f4 f88e 	bl	80001e0 <memchr>
 800c0c4:	b140      	cbz	r0, 800c0d8 <_vfiprintf_r+0x198>
 800c0c6:	2340      	movs	r3, #64	; 0x40
 800c0c8:	eba0 000a 	sub.w	r0, r0, sl
 800c0cc:	fa03 f000 	lsl.w	r0, r3, r0
 800c0d0:	9b04      	ldr	r3, [sp, #16]
 800c0d2:	4303      	orrs	r3, r0
 800c0d4:	3401      	adds	r4, #1
 800c0d6:	9304      	str	r3, [sp, #16]
 800c0d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0dc:	482c      	ldr	r0, [pc, #176]	; (800c190 <_vfiprintf_r+0x250>)
 800c0de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c0e2:	2206      	movs	r2, #6
 800c0e4:	f7f4 f87c 	bl	80001e0 <memchr>
 800c0e8:	2800      	cmp	r0, #0
 800c0ea:	d03f      	beq.n	800c16c <_vfiprintf_r+0x22c>
 800c0ec:	4b29      	ldr	r3, [pc, #164]	; (800c194 <_vfiprintf_r+0x254>)
 800c0ee:	bb1b      	cbnz	r3, 800c138 <_vfiprintf_r+0x1f8>
 800c0f0:	9b03      	ldr	r3, [sp, #12]
 800c0f2:	3307      	adds	r3, #7
 800c0f4:	f023 0307 	bic.w	r3, r3, #7
 800c0f8:	3308      	adds	r3, #8
 800c0fa:	9303      	str	r3, [sp, #12]
 800c0fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0fe:	443b      	add	r3, r7
 800c100:	9309      	str	r3, [sp, #36]	; 0x24
 800c102:	e767      	b.n	800bfd4 <_vfiprintf_r+0x94>
 800c104:	fb0c 3202 	mla	r2, ip, r2, r3
 800c108:	460c      	mov	r4, r1
 800c10a:	2001      	movs	r0, #1
 800c10c:	e7a5      	b.n	800c05a <_vfiprintf_r+0x11a>
 800c10e:	2300      	movs	r3, #0
 800c110:	3401      	adds	r4, #1
 800c112:	9305      	str	r3, [sp, #20]
 800c114:	4619      	mov	r1, r3
 800c116:	f04f 0c0a 	mov.w	ip, #10
 800c11a:	4620      	mov	r0, r4
 800c11c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c120:	3a30      	subs	r2, #48	; 0x30
 800c122:	2a09      	cmp	r2, #9
 800c124:	d903      	bls.n	800c12e <_vfiprintf_r+0x1ee>
 800c126:	2b00      	cmp	r3, #0
 800c128:	d0c5      	beq.n	800c0b6 <_vfiprintf_r+0x176>
 800c12a:	9105      	str	r1, [sp, #20]
 800c12c:	e7c3      	b.n	800c0b6 <_vfiprintf_r+0x176>
 800c12e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c132:	4604      	mov	r4, r0
 800c134:	2301      	movs	r3, #1
 800c136:	e7f0      	b.n	800c11a <_vfiprintf_r+0x1da>
 800c138:	ab03      	add	r3, sp, #12
 800c13a:	9300      	str	r3, [sp, #0]
 800c13c:	462a      	mov	r2, r5
 800c13e:	4b16      	ldr	r3, [pc, #88]	; (800c198 <_vfiprintf_r+0x258>)
 800c140:	a904      	add	r1, sp, #16
 800c142:	4630      	mov	r0, r6
 800c144:	f7fc f834 	bl	80081b0 <_printf_float>
 800c148:	4607      	mov	r7, r0
 800c14a:	1c78      	adds	r0, r7, #1
 800c14c:	d1d6      	bne.n	800c0fc <_vfiprintf_r+0x1bc>
 800c14e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c150:	07d9      	lsls	r1, r3, #31
 800c152:	d405      	bmi.n	800c160 <_vfiprintf_r+0x220>
 800c154:	89ab      	ldrh	r3, [r5, #12]
 800c156:	059a      	lsls	r2, r3, #22
 800c158:	d402      	bmi.n	800c160 <_vfiprintf_r+0x220>
 800c15a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c15c:	f000 faa1 	bl	800c6a2 <__retarget_lock_release_recursive>
 800c160:	89ab      	ldrh	r3, [r5, #12]
 800c162:	065b      	lsls	r3, r3, #25
 800c164:	f53f af12 	bmi.w	800bf8c <_vfiprintf_r+0x4c>
 800c168:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c16a:	e711      	b.n	800bf90 <_vfiprintf_r+0x50>
 800c16c:	ab03      	add	r3, sp, #12
 800c16e:	9300      	str	r3, [sp, #0]
 800c170:	462a      	mov	r2, r5
 800c172:	4b09      	ldr	r3, [pc, #36]	; (800c198 <_vfiprintf_r+0x258>)
 800c174:	a904      	add	r1, sp, #16
 800c176:	4630      	mov	r0, r6
 800c178:	f7fc fabe 	bl	80086f8 <_printf_i>
 800c17c:	e7e4      	b.n	800c148 <_vfiprintf_r+0x208>
 800c17e:	bf00      	nop
 800c180:	08010854 	.word	0x08010854
 800c184:	08010874 	.word	0x08010874
 800c188:	08010834 	.word	0x08010834
 800c18c:	080107e4 	.word	0x080107e4
 800c190:	080107ee 	.word	0x080107ee
 800c194:	080081b1 	.word	0x080081b1
 800c198:	0800bf1d 	.word	0x0800bf1d
 800c19c:	080107ea 	.word	0x080107ea

0800c1a0 <__swbuf_r>:
 800c1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1a2:	460e      	mov	r6, r1
 800c1a4:	4614      	mov	r4, r2
 800c1a6:	4605      	mov	r5, r0
 800c1a8:	b118      	cbz	r0, 800c1b2 <__swbuf_r+0x12>
 800c1aa:	6983      	ldr	r3, [r0, #24]
 800c1ac:	b90b      	cbnz	r3, 800c1b2 <__swbuf_r+0x12>
 800c1ae:	f000 f9d9 	bl	800c564 <__sinit>
 800c1b2:	4b21      	ldr	r3, [pc, #132]	; (800c238 <__swbuf_r+0x98>)
 800c1b4:	429c      	cmp	r4, r3
 800c1b6:	d12b      	bne.n	800c210 <__swbuf_r+0x70>
 800c1b8:	686c      	ldr	r4, [r5, #4]
 800c1ba:	69a3      	ldr	r3, [r4, #24]
 800c1bc:	60a3      	str	r3, [r4, #8]
 800c1be:	89a3      	ldrh	r3, [r4, #12]
 800c1c0:	071a      	lsls	r2, r3, #28
 800c1c2:	d52f      	bpl.n	800c224 <__swbuf_r+0x84>
 800c1c4:	6923      	ldr	r3, [r4, #16]
 800c1c6:	b36b      	cbz	r3, 800c224 <__swbuf_r+0x84>
 800c1c8:	6923      	ldr	r3, [r4, #16]
 800c1ca:	6820      	ldr	r0, [r4, #0]
 800c1cc:	1ac0      	subs	r0, r0, r3
 800c1ce:	6963      	ldr	r3, [r4, #20]
 800c1d0:	b2f6      	uxtb	r6, r6
 800c1d2:	4283      	cmp	r3, r0
 800c1d4:	4637      	mov	r7, r6
 800c1d6:	dc04      	bgt.n	800c1e2 <__swbuf_r+0x42>
 800c1d8:	4621      	mov	r1, r4
 800c1da:	4628      	mov	r0, r5
 800c1dc:	f000 f92e 	bl	800c43c <_fflush_r>
 800c1e0:	bb30      	cbnz	r0, 800c230 <__swbuf_r+0x90>
 800c1e2:	68a3      	ldr	r3, [r4, #8]
 800c1e4:	3b01      	subs	r3, #1
 800c1e6:	60a3      	str	r3, [r4, #8]
 800c1e8:	6823      	ldr	r3, [r4, #0]
 800c1ea:	1c5a      	adds	r2, r3, #1
 800c1ec:	6022      	str	r2, [r4, #0]
 800c1ee:	701e      	strb	r6, [r3, #0]
 800c1f0:	6963      	ldr	r3, [r4, #20]
 800c1f2:	3001      	adds	r0, #1
 800c1f4:	4283      	cmp	r3, r0
 800c1f6:	d004      	beq.n	800c202 <__swbuf_r+0x62>
 800c1f8:	89a3      	ldrh	r3, [r4, #12]
 800c1fa:	07db      	lsls	r3, r3, #31
 800c1fc:	d506      	bpl.n	800c20c <__swbuf_r+0x6c>
 800c1fe:	2e0a      	cmp	r6, #10
 800c200:	d104      	bne.n	800c20c <__swbuf_r+0x6c>
 800c202:	4621      	mov	r1, r4
 800c204:	4628      	mov	r0, r5
 800c206:	f000 f919 	bl	800c43c <_fflush_r>
 800c20a:	b988      	cbnz	r0, 800c230 <__swbuf_r+0x90>
 800c20c:	4638      	mov	r0, r7
 800c20e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c210:	4b0a      	ldr	r3, [pc, #40]	; (800c23c <__swbuf_r+0x9c>)
 800c212:	429c      	cmp	r4, r3
 800c214:	d101      	bne.n	800c21a <__swbuf_r+0x7a>
 800c216:	68ac      	ldr	r4, [r5, #8]
 800c218:	e7cf      	b.n	800c1ba <__swbuf_r+0x1a>
 800c21a:	4b09      	ldr	r3, [pc, #36]	; (800c240 <__swbuf_r+0xa0>)
 800c21c:	429c      	cmp	r4, r3
 800c21e:	bf08      	it	eq
 800c220:	68ec      	ldreq	r4, [r5, #12]
 800c222:	e7ca      	b.n	800c1ba <__swbuf_r+0x1a>
 800c224:	4621      	mov	r1, r4
 800c226:	4628      	mov	r0, r5
 800c228:	f000 f80c 	bl	800c244 <__swsetup_r>
 800c22c:	2800      	cmp	r0, #0
 800c22e:	d0cb      	beq.n	800c1c8 <__swbuf_r+0x28>
 800c230:	f04f 37ff 	mov.w	r7, #4294967295
 800c234:	e7ea      	b.n	800c20c <__swbuf_r+0x6c>
 800c236:	bf00      	nop
 800c238:	08010854 	.word	0x08010854
 800c23c:	08010874 	.word	0x08010874
 800c240:	08010834 	.word	0x08010834

0800c244 <__swsetup_r>:
 800c244:	4b32      	ldr	r3, [pc, #200]	; (800c310 <__swsetup_r+0xcc>)
 800c246:	b570      	push	{r4, r5, r6, lr}
 800c248:	681d      	ldr	r5, [r3, #0]
 800c24a:	4606      	mov	r6, r0
 800c24c:	460c      	mov	r4, r1
 800c24e:	b125      	cbz	r5, 800c25a <__swsetup_r+0x16>
 800c250:	69ab      	ldr	r3, [r5, #24]
 800c252:	b913      	cbnz	r3, 800c25a <__swsetup_r+0x16>
 800c254:	4628      	mov	r0, r5
 800c256:	f000 f985 	bl	800c564 <__sinit>
 800c25a:	4b2e      	ldr	r3, [pc, #184]	; (800c314 <__swsetup_r+0xd0>)
 800c25c:	429c      	cmp	r4, r3
 800c25e:	d10f      	bne.n	800c280 <__swsetup_r+0x3c>
 800c260:	686c      	ldr	r4, [r5, #4]
 800c262:	89a3      	ldrh	r3, [r4, #12]
 800c264:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c268:	0719      	lsls	r1, r3, #28
 800c26a:	d42c      	bmi.n	800c2c6 <__swsetup_r+0x82>
 800c26c:	06dd      	lsls	r5, r3, #27
 800c26e:	d411      	bmi.n	800c294 <__swsetup_r+0x50>
 800c270:	2309      	movs	r3, #9
 800c272:	6033      	str	r3, [r6, #0]
 800c274:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c278:	81a3      	strh	r3, [r4, #12]
 800c27a:	f04f 30ff 	mov.w	r0, #4294967295
 800c27e:	e03e      	b.n	800c2fe <__swsetup_r+0xba>
 800c280:	4b25      	ldr	r3, [pc, #148]	; (800c318 <__swsetup_r+0xd4>)
 800c282:	429c      	cmp	r4, r3
 800c284:	d101      	bne.n	800c28a <__swsetup_r+0x46>
 800c286:	68ac      	ldr	r4, [r5, #8]
 800c288:	e7eb      	b.n	800c262 <__swsetup_r+0x1e>
 800c28a:	4b24      	ldr	r3, [pc, #144]	; (800c31c <__swsetup_r+0xd8>)
 800c28c:	429c      	cmp	r4, r3
 800c28e:	bf08      	it	eq
 800c290:	68ec      	ldreq	r4, [r5, #12]
 800c292:	e7e6      	b.n	800c262 <__swsetup_r+0x1e>
 800c294:	0758      	lsls	r0, r3, #29
 800c296:	d512      	bpl.n	800c2be <__swsetup_r+0x7a>
 800c298:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c29a:	b141      	cbz	r1, 800c2ae <__swsetup_r+0x6a>
 800c29c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c2a0:	4299      	cmp	r1, r3
 800c2a2:	d002      	beq.n	800c2aa <__swsetup_r+0x66>
 800c2a4:	4630      	mov	r0, r6
 800c2a6:	f7ff fb25 	bl	800b8f4 <_free_r>
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	6363      	str	r3, [r4, #52]	; 0x34
 800c2ae:	89a3      	ldrh	r3, [r4, #12]
 800c2b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c2b4:	81a3      	strh	r3, [r4, #12]
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	6063      	str	r3, [r4, #4]
 800c2ba:	6923      	ldr	r3, [r4, #16]
 800c2bc:	6023      	str	r3, [r4, #0]
 800c2be:	89a3      	ldrh	r3, [r4, #12]
 800c2c0:	f043 0308 	orr.w	r3, r3, #8
 800c2c4:	81a3      	strh	r3, [r4, #12]
 800c2c6:	6923      	ldr	r3, [r4, #16]
 800c2c8:	b94b      	cbnz	r3, 800c2de <__swsetup_r+0x9a>
 800c2ca:	89a3      	ldrh	r3, [r4, #12]
 800c2cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c2d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c2d4:	d003      	beq.n	800c2de <__swsetup_r+0x9a>
 800c2d6:	4621      	mov	r1, r4
 800c2d8:	4630      	mov	r0, r6
 800c2da:	f000 fa09 	bl	800c6f0 <__smakebuf_r>
 800c2de:	89a0      	ldrh	r0, [r4, #12]
 800c2e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c2e4:	f010 0301 	ands.w	r3, r0, #1
 800c2e8:	d00a      	beq.n	800c300 <__swsetup_r+0xbc>
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	60a3      	str	r3, [r4, #8]
 800c2ee:	6963      	ldr	r3, [r4, #20]
 800c2f0:	425b      	negs	r3, r3
 800c2f2:	61a3      	str	r3, [r4, #24]
 800c2f4:	6923      	ldr	r3, [r4, #16]
 800c2f6:	b943      	cbnz	r3, 800c30a <__swsetup_r+0xc6>
 800c2f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c2fc:	d1ba      	bne.n	800c274 <__swsetup_r+0x30>
 800c2fe:	bd70      	pop	{r4, r5, r6, pc}
 800c300:	0781      	lsls	r1, r0, #30
 800c302:	bf58      	it	pl
 800c304:	6963      	ldrpl	r3, [r4, #20]
 800c306:	60a3      	str	r3, [r4, #8]
 800c308:	e7f4      	b.n	800c2f4 <__swsetup_r+0xb0>
 800c30a:	2000      	movs	r0, #0
 800c30c:	e7f7      	b.n	800c2fe <__swsetup_r+0xba>
 800c30e:	bf00      	nop
 800c310:	20000100 	.word	0x20000100
 800c314:	08010854 	.word	0x08010854
 800c318:	08010874 	.word	0x08010874
 800c31c:	08010834 	.word	0x08010834

0800c320 <abort>:
 800c320:	b508      	push	{r3, lr}
 800c322:	2006      	movs	r0, #6
 800c324:	f000 fa54 	bl	800c7d0 <raise>
 800c328:	2001      	movs	r0, #1
 800c32a:	f7f5 fc87 	bl	8001c3c <_exit>
	...

0800c330 <__sflush_r>:
 800c330:	898a      	ldrh	r2, [r1, #12]
 800c332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c336:	4605      	mov	r5, r0
 800c338:	0710      	lsls	r0, r2, #28
 800c33a:	460c      	mov	r4, r1
 800c33c:	d458      	bmi.n	800c3f0 <__sflush_r+0xc0>
 800c33e:	684b      	ldr	r3, [r1, #4]
 800c340:	2b00      	cmp	r3, #0
 800c342:	dc05      	bgt.n	800c350 <__sflush_r+0x20>
 800c344:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c346:	2b00      	cmp	r3, #0
 800c348:	dc02      	bgt.n	800c350 <__sflush_r+0x20>
 800c34a:	2000      	movs	r0, #0
 800c34c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c350:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c352:	2e00      	cmp	r6, #0
 800c354:	d0f9      	beq.n	800c34a <__sflush_r+0x1a>
 800c356:	2300      	movs	r3, #0
 800c358:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c35c:	682f      	ldr	r7, [r5, #0]
 800c35e:	602b      	str	r3, [r5, #0]
 800c360:	d032      	beq.n	800c3c8 <__sflush_r+0x98>
 800c362:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c364:	89a3      	ldrh	r3, [r4, #12]
 800c366:	075a      	lsls	r2, r3, #29
 800c368:	d505      	bpl.n	800c376 <__sflush_r+0x46>
 800c36a:	6863      	ldr	r3, [r4, #4]
 800c36c:	1ac0      	subs	r0, r0, r3
 800c36e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c370:	b10b      	cbz	r3, 800c376 <__sflush_r+0x46>
 800c372:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c374:	1ac0      	subs	r0, r0, r3
 800c376:	2300      	movs	r3, #0
 800c378:	4602      	mov	r2, r0
 800c37a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c37c:	6a21      	ldr	r1, [r4, #32]
 800c37e:	4628      	mov	r0, r5
 800c380:	47b0      	blx	r6
 800c382:	1c43      	adds	r3, r0, #1
 800c384:	89a3      	ldrh	r3, [r4, #12]
 800c386:	d106      	bne.n	800c396 <__sflush_r+0x66>
 800c388:	6829      	ldr	r1, [r5, #0]
 800c38a:	291d      	cmp	r1, #29
 800c38c:	d82c      	bhi.n	800c3e8 <__sflush_r+0xb8>
 800c38e:	4a2a      	ldr	r2, [pc, #168]	; (800c438 <__sflush_r+0x108>)
 800c390:	40ca      	lsrs	r2, r1
 800c392:	07d6      	lsls	r6, r2, #31
 800c394:	d528      	bpl.n	800c3e8 <__sflush_r+0xb8>
 800c396:	2200      	movs	r2, #0
 800c398:	6062      	str	r2, [r4, #4]
 800c39a:	04d9      	lsls	r1, r3, #19
 800c39c:	6922      	ldr	r2, [r4, #16]
 800c39e:	6022      	str	r2, [r4, #0]
 800c3a0:	d504      	bpl.n	800c3ac <__sflush_r+0x7c>
 800c3a2:	1c42      	adds	r2, r0, #1
 800c3a4:	d101      	bne.n	800c3aa <__sflush_r+0x7a>
 800c3a6:	682b      	ldr	r3, [r5, #0]
 800c3a8:	b903      	cbnz	r3, 800c3ac <__sflush_r+0x7c>
 800c3aa:	6560      	str	r0, [r4, #84]	; 0x54
 800c3ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c3ae:	602f      	str	r7, [r5, #0]
 800c3b0:	2900      	cmp	r1, #0
 800c3b2:	d0ca      	beq.n	800c34a <__sflush_r+0x1a>
 800c3b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c3b8:	4299      	cmp	r1, r3
 800c3ba:	d002      	beq.n	800c3c2 <__sflush_r+0x92>
 800c3bc:	4628      	mov	r0, r5
 800c3be:	f7ff fa99 	bl	800b8f4 <_free_r>
 800c3c2:	2000      	movs	r0, #0
 800c3c4:	6360      	str	r0, [r4, #52]	; 0x34
 800c3c6:	e7c1      	b.n	800c34c <__sflush_r+0x1c>
 800c3c8:	6a21      	ldr	r1, [r4, #32]
 800c3ca:	2301      	movs	r3, #1
 800c3cc:	4628      	mov	r0, r5
 800c3ce:	47b0      	blx	r6
 800c3d0:	1c41      	adds	r1, r0, #1
 800c3d2:	d1c7      	bne.n	800c364 <__sflush_r+0x34>
 800c3d4:	682b      	ldr	r3, [r5, #0]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d0c4      	beq.n	800c364 <__sflush_r+0x34>
 800c3da:	2b1d      	cmp	r3, #29
 800c3dc:	d001      	beq.n	800c3e2 <__sflush_r+0xb2>
 800c3de:	2b16      	cmp	r3, #22
 800c3e0:	d101      	bne.n	800c3e6 <__sflush_r+0xb6>
 800c3e2:	602f      	str	r7, [r5, #0]
 800c3e4:	e7b1      	b.n	800c34a <__sflush_r+0x1a>
 800c3e6:	89a3      	ldrh	r3, [r4, #12]
 800c3e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3ec:	81a3      	strh	r3, [r4, #12]
 800c3ee:	e7ad      	b.n	800c34c <__sflush_r+0x1c>
 800c3f0:	690f      	ldr	r7, [r1, #16]
 800c3f2:	2f00      	cmp	r7, #0
 800c3f4:	d0a9      	beq.n	800c34a <__sflush_r+0x1a>
 800c3f6:	0793      	lsls	r3, r2, #30
 800c3f8:	680e      	ldr	r6, [r1, #0]
 800c3fa:	bf08      	it	eq
 800c3fc:	694b      	ldreq	r3, [r1, #20]
 800c3fe:	600f      	str	r7, [r1, #0]
 800c400:	bf18      	it	ne
 800c402:	2300      	movne	r3, #0
 800c404:	eba6 0807 	sub.w	r8, r6, r7
 800c408:	608b      	str	r3, [r1, #8]
 800c40a:	f1b8 0f00 	cmp.w	r8, #0
 800c40e:	dd9c      	ble.n	800c34a <__sflush_r+0x1a>
 800c410:	6a21      	ldr	r1, [r4, #32]
 800c412:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c414:	4643      	mov	r3, r8
 800c416:	463a      	mov	r2, r7
 800c418:	4628      	mov	r0, r5
 800c41a:	47b0      	blx	r6
 800c41c:	2800      	cmp	r0, #0
 800c41e:	dc06      	bgt.n	800c42e <__sflush_r+0xfe>
 800c420:	89a3      	ldrh	r3, [r4, #12]
 800c422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c426:	81a3      	strh	r3, [r4, #12]
 800c428:	f04f 30ff 	mov.w	r0, #4294967295
 800c42c:	e78e      	b.n	800c34c <__sflush_r+0x1c>
 800c42e:	4407      	add	r7, r0
 800c430:	eba8 0800 	sub.w	r8, r8, r0
 800c434:	e7e9      	b.n	800c40a <__sflush_r+0xda>
 800c436:	bf00      	nop
 800c438:	20400001 	.word	0x20400001

0800c43c <_fflush_r>:
 800c43c:	b538      	push	{r3, r4, r5, lr}
 800c43e:	690b      	ldr	r3, [r1, #16]
 800c440:	4605      	mov	r5, r0
 800c442:	460c      	mov	r4, r1
 800c444:	b913      	cbnz	r3, 800c44c <_fflush_r+0x10>
 800c446:	2500      	movs	r5, #0
 800c448:	4628      	mov	r0, r5
 800c44a:	bd38      	pop	{r3, r4, r5, pc}
 800c44c:	b118      	cbz	r0, 800c456 <_fflush_r+0x1a>
 800c44e:	6983      	ldr	r3, [r0, #24]
 800c450:	b90b      	cbnz	r3, 800c456 <_fflush_r+0x1a>
 800c452:	f000 f887 	bl	800c564 <__sinit>
 800c456:	4b14      	ldr	r3, [pc, #80]	; (800c4a8 <_fflush_r+0x6c>)
 800c458:	429c      	cmp	r4, r3
 800c45a:	d11b      	bne.n	800c494 <_fflush_r+0x58>
 800c45c:	686c      	ldr	r4, [r5, #4]
 800c45e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d0ef      	beq.n	800c446 <_fflush_r+0xa>
 800c466:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c468:	07d0      	lsls	r0, r2, #31
 800c46a:	d404      	bmi.n	800c476 <_fflush_r+0x3a>
 800c46c:	0599      	lsls	r1, r3, #22
 800c46e:	d402      	bmi.n	800c476 <_fflush_r+0x3a>
 800c470:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c472:	f000 f915 	bl	800c6a0 <__retarget_lock_acquire_recursive>
 800c476:	4628      	mov	r0, r5
 800c478:	4621      	mov	r1, r4
 800c47a:	f7ff ff59 	bl	800c330 <__sflush_r>
 800c47e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c480:	07da      	lsls	r2, r3, #31
 800c482:	4605      	mov	r5, r0
 800c484:	d4e0      	bmi.n	800c448 <_fflush_r+0xc>
 800c486:	89a3      	ldrh	r3, [r4, #12]
 800c488:	059b      	lsls	r3, r3, #22
 800c48a:	d4dd      	bmi.n	800c448 <_fflush_r+0xc>
 800c48c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c48e:	f000 f908 	bl	800c6a2 <__retarget_lock_release_recursive>
 800c492:	e7d9      	b.n	800c448 <_fflush_r+0xc>
 800c494:	4b05      	ldr	r3, [pc, #20]	; (800c4ac <_fflush_r+0x70>)
 800c496:	429c      	cmp	r4, r3
 800c498:	d101      	bne.n	800c49e <_fflush_r+0x62>
 800c49a:	68ac      	ldr	r4, [r5, #8]
 800c49c:	e7df      	b.n	800c45e <_fflush_r+0x22>
 800c49e:	4b04      	ldr	r3, [pc, #16]	; (800c4b0 <_fflush_r+0x74>)
 800c4a0:	429c      	cmp	r4, r3
 800c4a2:	bf08      	it	eq
 800c4a4:	68ec      	ldreq	r4, [r5, #12]
 800c4a6:	e7da      	b.n	800c45e <_fflush_r+0x22>
 800c4a8:	08010854 	.word	0x08010854
 800c4ac:	08010874 	.word	0x08010874
 800c4b0:	08010834 	.word	0x08010834

0800c4b4 <std>:
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	b510      	push	{r4, lr}
 800c4b8:	4604      	mov	r4, r0
 800c4ba:	e9c0 3300 	strd	r3, r3, [r0]
 800c4be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c4c2:	6083      	str	r3, [r0, #8]
 800c4c4:	8181      	strh	r1, [r0, #12]
 800c4c6:	6643      	str	r3, [r0, #100]	; 0x64
 800c4c8:	81c2      	strh	r2, [r0, #14]
 800c4ca:	6183      	str	r3, [r0, #24]
 800c4cc:	4619      	mov	r1, r3
 800c4ce:	2208      	movs	r2, #8
 800c4d0:	305c      	adds	r0, #92	; 0x5c
 800c4d2:	f7fb fdc5 	bl	8008060 <memset>
 800c4d6:	4b05      	ldr	r3, [pc, #20]	; (800c4ec <std+0x38>)
 800c4d8:	6263      	str	r3, [r4, #36]	; 0x24
 800c4da:	4b05      	ldr	r3, [pc, #20]	; (800c4f0 <std+0x3c>)
 800c4dc:	62a3      	str	r3, [r4, #40]	; 0x28
 800c4de:	4b05      	ldr	r3, [pc, #20]	; (800c4f4 <std+0x40>)
 800c4e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c4e2:	4b05      	ldr	r3, [pc, #20]	; (800c4f8 <std+0x44>)
 800c4e4:	6224      	str	r4, [r4, #32]
 800c4e6:	6323      	str	r3, [r4, #48]	; 0x30
 800c4e8:	bd10      	pop	{r4, pc}
 800c4ea:	bf00      	nop
 800c4ec:	0800c809 	.word	0x0800c809
 800c4f0:	0800c82b 	.word	0x0800c82b
 800c4f4:	0800c863 	.word	0x0800c863
 800c4f8:	0800c887 	.word	0x0800c887

0800c4fc <_cleanup_r>:
 800c4fc:	4901      	ldr	r1, [pc, #4]	; (800c504 <_cleanup_r+0x8>)
 800c4fe:	f000 b8af 	b.w	800c660 <_fwalk_reent>
 800c502:	bf00      	nop
 800c504:	0800c43d 	.word	0x0800c43d

0800c508 <__sfmoreglue>:
 800c508:	b570      	push	{r4, r5, r6, lr}
 800c50a:	2268      	movs	r2, #104	; 0x68
 800c50c:	1e4d      	subs	r5, r1, #1
 800c50e:	4355      	muls	r5, r2
 800c510:	460e      	mov	r6, r1
 800c512:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c516:	f7ff fa59 	bl	800b9cc <_malloc_r>
 800c51a:	4604      	mov	r4, r0
 800c51c:	b140      	cbz	r0, 800c530 <__sfmoreglue+0x28>
 800c51e:	2100      	movs	r1, #0
 800c520:	e9c0 1600 	strd	r1, r6, [r0]
 800c524:	300c      	adds	r0, #12
 800c526:	60a0      	str	r0, [r4, #8]
 800c528:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c52c:	f7fb fd98 	bl	8008060 <memset>
 800c530:	4620      	mov	r0, r4
 800c532:	bd70      	pop	{r4, r5, r6, pc}

0800c534 <__sfp_lock_acquire>:
 800c534:	4801      	ldr	r0, [pc, #4]	; (800c53c <__sfp_lock_acquire+0x8>)
 800c536:	f000 b8b3 	b.w	800c6a0 <__retarget_lock_acquire_recursive>
 800c53a:	bf00      	nop
 800c53c:	2000775d 	.word	0x2000775d

0800c540 <__sfp_lock_release>:
 800c540:	4801      	ldr	r0, [pc, #4]	; (800c548 <__sfp_lock_release+0x8>)
 800c542:	f000 b8ae 	b.w	800c6a2 <__retarget_lock_release_recursive>
 800c546:	bf00      	nop
 800c548:	2000775d 	.word	0x2000775d

0800c54c <__sinit_lock_acquire>:
 800c54c:	4801      	ldr	r0, [pc, #4]	; (800c554 <__sinit_lock_acquire+0x8>)
 800c54e:	f000 b8a7 	b.w	800c6a0 <__retarget_lock_acquire_recursive>
 800c552:	bf00      	nop
 800c554:	2000775e 	.word	0x2000775e

0800c558 <__sinit_lock_release>:
 800c558:	4801      	ldr	r0, [pc, #4]	; (800c560 <__sinit_lock_release+0x8>)
 800c55a:	f000 b8a2 	b.w	800c6a2 <__retarget_lock_release_recursive>
 800c55e:	bf00      	nop
 800c560:	2000775e 	.word	0x2000775e

0800c564 <__sinit>:
 800c564:	b510      	push	{r4, lr}
 800c566:	4604      	mov	r4, r0
 800c568:	f7ff fff0 	bl	800c54c <__sinit_lock_acquire>
 800c56c:	69a3      	ldr	r3, [r4, #24]
 800c56e:	b11b      	cbz	r3, 800c578 <__sinit+0x14>
 800c570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c574:	f7ff bff0 	b.w	800c558 <__sinit_lock_release>
 800c578:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c57c:	6523      	str	r3, [r4, #80]	; 0x50
 800c57e:	4b13      	ldr	r3, [pc, #76]	; (800c5cc <__sinit+0x68>)
 800c580:	4a13      	ldr	r2, [pc, #76]	; (800c5d0 <__sinit+0x6c>)
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	62a2      	str	r2, [r4, #40]	; 0x28
 800c586:	42a3      	cmp	r3, r4
 800c588:	bf04      	itt	eq
 800c58a:	2301      	moveq	r3, #1
 800c58c:	61a3      	streq	r3, [r4, #24]
 800c58e:	4620      	mov	r0, r4
 800c590:	f000 f820 	bl	800c5d4 <__sfp>
 800c594:	6060      	str	r0, [r4, #4]
 800c596:	4620      	mov	r0, r4
 800c598:	f000 f81c 	bl	800c5d4 <__sfp>
 800c59c:	60a0      	str	r0, [r4, #8]
 800c59e:	4620      	mov	r0, r4
 800c5a0:	f000 f818 	bl	800c5d4 <__sfp>
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	60e0      	str	r0, [r4, #12]
 800c5a8:	2104      	movs	r1, #4
 800c5aa:	6860      	ldr	r0, [r4, #4]
 800c5ac:	f7ff ff82 	bl	800c4b4 <std>
 800c5b0:	68a0      	ldr	r0, [r4, #8]
 800c5b2:	2201      	movs	r2, #1
 800c5b4:	2109      	movs	r1, #9
 800c5b6:	f7ff ff7d 	bl	800c4b4 <std>
 800c5ba:	68e0      	ldr	r0, [r4, #12]
 800c5bc:	2202      	movs	r2, #2
 800c5be:	2112      	movs	r1, #18
 800c5c0:	f7ff ff78 	bl	800c4b4 <std>
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	61a3      	str	r3, [r4, #24]
 800c5c8:	e7d2      	b.n	800c570 <__sinit+0xc>
 800c5ca:	bf00      	nop
 800c5cc:	080103ec 	.word	0x080103ec
 800c5d0:	0800c4fd 	.word	0x0800c4fd

0800c5d4 <__sfp>:
 800c5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5d6:	4607      	mov	r7, r0
 800c5d8:	f7ff ffac 	bl	800c534 <__sfp_lock_acquire>
 800c5dc:	4b1e      	ldr	r3, [pc, #120]	; (800c658 <__sfp+0x84>)
 800c5de:	681e      	ldr	r6, [r3, #0]
 800c5e0:	69b3      	ldr	r3, [r6, #24]
 800c5e2:	b913      	cbnz	r3, 800c5ea <__sfp+0x16>
 800c5e4:	4630      	mov	r0, r6
 800c5e6:	f7ff ffbd 	bl	800c564 <__sinit>
 800c5ea:	3648      	adds	r6, #72	; 0x48
 800c5ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c5f0:	3b01      	subs	r3, #1
 800c5f2:	d503      	bpl.n	800c5fc <__sfp+0x28>
 800c5f4:	6833      	ldr	r3, [r6, #0]
 800c5f6:	b30b      	cbz	r3, 800c63c <__sfp+0x68>
 800c5f8:	6836      	ldr	r6, [r6, #0]
 800c5fa:	e7f7      	b.n	800c5ec <__sfp+0x18>
 800c5fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c600:	b9d5      	cbnz	r5, 800c638 <__sfp+0x64>
 800c602:	4b16      	ldr	r3, [pc, #88]	; (800c65c <__sfp+0x88>)
 800c604:	60e3      	str	r3, [r4, #12]
 800c606:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c60a:	6665      	str	r5, [r4, #100]	; 0x64
 800c60c:	f000 f847 	bl	800c69e <__retarget_lock_init_recursive>
 800c610:	f7ff ff96 	bl	800c540 <__sfp_lock_release>
 800c614:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c618:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c61c:	6025      	str	r5, [r4, #0]
 800c61e:	61a5      	str	r5, [r4, #24]
 800c620:	2208      	movs	r2, #8
 800c622:	4629      	mov	r1, r5
 800c624:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c628:	f7fb fd1a 	bl	8008060 <memset>
 800c62c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c630:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c634:	4620      	mov	r0, r4
 800c636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c638:	3468      	adds	r4, #104	; 0x68
 800c63a:	e7d9      	b.n	800c5f0 <__sfp+0x1c>
 800c63c:	2104      	movs	r1, #4
 800c63e:	4638      	mov	r0, r7
 800c640:	f7ff ff62 	bl	800c508 <__sfmoreglue>
 800c644:	4604      	mov	r4, r0
 800c646:	6030      	str	r0, [r6, #0]
 800c648:	2800      	cmp	r0, #0
 800c64a:	d1d5      	bne.n	800c5f8 <__sfp+0x24>
 800c64c:	f7ff ff78 	bl	800c540 <__sfp_lock_release>
 800c650:	230c      	movs	r3, #12
 800c652:	603b      	str	r3, [r7, #0]
 800c654:	e7ee      	b.n	800c634 <__sfp+0x60>
 800c656:	bf00      	nop
 800c658:	080103ec 	.word	0x080103ec
 800c65c:	ffff0001 	.word	0xffff0001

0800c660 <_fwalk_reent>:
 800c660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c664:	4606      	mov	r6, r0
 800c666:	4688      	mov	r8, r1
 800c668:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c66c:	2700      	movs	r7, #0
 800c66e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c672:	f1b9 0901 	subs.w	r9, r9, #1
 800c676:	d505      	bpl.n	800c684 <_fwalk_reent+0x24>
 800c678:	6824      	ldr	r4, [r4, #0]
 800c67a:	2c00      	cmp	r4, #0
 800c67c:	d1f7      	bne.n	800c66e <_fwalk_reent+0xe>
 800c67e:	4638      	mov	r0, r7
 800c680:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c684:	89ab      	ldrh	r3, [r5, #12]
 800c686:	2b01      	cmp	r3, #1
 800c688:	d907      	bls.n	800c69a <_fwalk_reent+0x3a>
 800c68a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c68e:	3301      	adds	r3, #1
 800c690:	d003      	beq.n	800c69a <_fwalk_reent+0x3a>
 800c692:	4629      	mov	r1, r5
 800c694:	4630      	mov	r0, r6
 800c696:	47c0      	blx	r8
 800c698:	4307      	orrs	r7, r0
 800c69a:	3568      	adds	r5, #104	; 0x68
 800c69c:	e7e9      	b.n	800c672 <_fwalk_reent+0x12>

0800c69e <__retarget_lock_init_recursive>:
 800c69e:	4770      	bx	lr

0800c6a0 <__retarget_lock_acquire_recursive>:
 800c6a0:	4770      	bx	lr

0800c6a2 <__retarget_lock_release_recursive>:
 800c6a2:	4770      	bx	lr

0800c6a4 <__swhatbuf_r>:
 800c6a4:	b570      	push	{r4, r5, r6, lr}
 800c6a6:	460e      	mov	r6, r1
 800c6a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6ac:	2900      	cmp	r1, #0
 800c6ae:	b096      	sub	sp, #88	; 0x58
 800c6b0:	4614      	mov	r4, r2
 800c6b2:	461d      	mov	r5, r3
 800c6b4:	da08      	bge.n	800c6c8 <__swhatbuf_r+0x24>
 800c6b6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	602a      	str	r2, [r5, #0]
 800c6be:	061a      	lsls	r2, r3, #24
 800c6c0:	d410      	bmi.n	800c6e4 <__swhatbuf_r+0x40>
 800c6c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c6c6:	e00e      	b.n	800c6e6 <__swhatbuf_r+0x42>
 800c6c8:	466a      	mov	r2, sp
 800c6ca:	f000 f903 	bl	800c8d4 <_fstat_r>
 800c6ce:	2800      	cmp	r0, #0
 800c6d0:	dbf1      	blt.n	800c6b6 <__swhatbuf_r+0x12>
 800c6d2:	9a01      	ldr	r2, [sp, #4]
 800c6d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c6d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c6dc:	425a      	negs	r2, r3
 800c6de:	415a      	adcs	r2, r3
 800c6e0:	602a      	str	r2, [r5, #0]
 800c6e2:	e7ee      	b.n	800c6c2 <__swhatbuf_r+0x1e>
 800c6e4:	2340      	movs	r3, #64	; 0x40
 800c6e6:	2000      	movs	r0, #0
 800c6e8:	6023      	str	r3, [r4, #0]
 800c6ea:	b016      	add	sp, #88	; 0x58
 800c6ec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c6f0 <__smakebuf_r>:
 800c6f0:	898b      	ldrh	r3, [r1, #12]
 800c6f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c6f4:	079d      	lsls	r5, r3, #30
 800c6f6:	4606      	mov	r6, r0
 800c6f8:	460c      	mov	r4, r1
 800c6fa:	d507      	bpl.n	800c70c <__smakebuf_r+0x1c>
 800c6fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c700:	6023      	str	r3, [r4, #0]
 800c702:	6123      	str	r3, [r4, #16]
 800c704:	2301      	movs	r3, #1
 800c706:	6163      	str	r3, [r4, #20]
 800c708:	b002      	add	sp, #8
 800c70a:	bd70      	pop	{r4, r5, r6, pc}
 800c70c:	ab01      	add	r3, sp, #4
 800c70e:	466a      	mov	r2, sp
 800c710:	f7ff ffc8 	bl	800c6a4 <__swhatbuf_r>
 800c714:	9900      	ldr	r1, [sp, #0]
 800c716:	4605      	mov	r5, r0
 800c718:	4630      	mov	r0, r6
 800c71a:	f7ff f957 	bl	800b9cc <_malloc_r>
 800c71e:	b948      	cbnz	r0, 800c734 <__smakebuf_r+0x44>
 800c720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c724:	059a      	lsls	r2, r3, #22
 800c726:	d4ef      	bmi.n	800c708 <__smakebuf_r+0x18>
 800c728:	f023 0303 	bic.w	r3, r3, #3
 800c72c:	f043 0302 	orr.w	r3, r3, #2
 800c730:	81a3      	strh	r3, [r4, #12]
 800c732:	e7e3      	b.n	800c6fc <__smakebuf_r+0xc>
 800c734:	4b0d      	ldr	r3, [pc, #52]	; (800c76c <__smakebuf_r+0x7c>)
 800c736:	62b3      	str	r3, [r6, #40]	; 0x28
 800c738:	89a3      	ldrh	r3, [r4, #12]
 800c73a:	6020      	str	r0, [r4, #0]
 800c73c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c740:	81a3      	strh	r3, [r4, #12]
 800c742:	9b00      	ldr	r3, [sp, #0]
 800c744:	6163      	str	r3, [r4, #20]
 800c746:	9b01      	ldr	r3, [sp, #4]
 800c748:	6120      	str	r0, [r4, #16]
 800c74a:	b15b      	cbz	r3, 800c764 <__smakebuf_r+0x74>
 800c74c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c750:	4630      	mov	r0, r6
 800c752:	f000 f8d1 	bl	800c8f8 <_isatty_r>
 800c756:	b128      	cbz	r0, 800c764 <__smakebuf_r+0x74>
 800c758:	89a3      	ldrh	r3, [r4, #12]
 800c75a:	f023 0303 	bic.w	r3, r3, #3
 800c75e:	f043 0301 	orr.w	r3, r3, #1
 800c762:	81a3      	strh	r3, [r4, #12]
 800c764:	89a0      	ldrh	r0, [r4, #12]
 800c766:	4305      	orrs	r5, r0
 800c768:	81a5      	strh	r5, [r4, #12]
 800c76a:	e7cd      	b.n	800c708 <__smakebuf_r+0x18>
 800c76c:	0800c4fd 	.word	0x0800c4fd

0800c770 <_malloc_usable_size_r>:
 800c770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c774:	1f18      	subs	r0, r3, #4
 800c776:	2b00      	cmp	r3, #0
 800c778:	bfbc      	itt	lt
 800c77a:	580b      	ldrlt	r3, [r1, r0]
 800c77c:	18c0      	addlt	r0, r0, r3
 800c77e:	4770      	bx	lr

0800c780 <_raise_r>:
 800c780:	291f      	cmp	r1, #31
 800c782:	b538      	push	{r3, r4, r5, lr}
 800c784:	4604      	mov	r4, r0
 800c786:	460d      	mov	r5, r1
 800c788:	d904      	bls.n	800c794 <_raise_r+0x14>
 800c78a:	2316      	movs	r3, #22
 800c78c:	6003      	str	r3, [r0, #0]
 800c78e:	f04f 30ff 	mov.w	r0, #4294967295
 800c792:	bd38      	pop	{r3, r4, r5, pc}
 800c794:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c796:	b112      	cbz	r2, 800c79e <_raise_r+0x1e>
 800c798:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c79c:	b94b      	cbnz	r3, 800c7b2 <_raise_r+0x32>
 800c79e:	4620      	mov	r0, r4
 800c7a0:	f000 f830 	bl	800c804 <_getpid_r>
 800c7a4:	462a      	mov	r2, r5
 800c7a6:	4601      	mov	r1, r0
 800c7a8:	4620      	mov	r0, r4
 800c7aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c7ae:	f000 b817 	b.w	800c7e0 <_kill_r>
 800c7b2:	2b01      	cmp	r3, #1
 800c7b4:	d00a      	beq.n	800c7cc <_raise_r+0x4c>
 800c7b6:	1c59      	adds	r1, r3, #1
 800c7b8:	d103      	bne.n	800c7c2 <_raise_r+0x42>
 800c7ba:	2316      	movs	r3, #22
 800c7bc:	6003      	str	r3, [r0, #0]
 800c7be:	2001      	movs	r0, #1
 800c7c0:	e7e7      	b.n	800c792 <_raise_r+0x12>
 800c7c2:	2400      	movs	r4, #0
 800c7c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c7c8:	4628      	mov	r0, r5
 800c7ca:	4798      	blx	r3
 800c7cc:	2000      	movs	r0, #0
 800c7ce:	e7e0      	b.n	800c792 <_raise_r+0x12>

0800c7d0 <raise>:
 800c7d0:	4b02      	ldr	r3, [pc, #8]	; (800c7dc <raise+0xc>)
 800c7d2:	4601      	mov	r1, r0
 800c7d4:	6818      	ldr	r0, [r3, #0]
 800c7d6:	f7ff bfd3 	b.w	800c780 <_raise_r>
 800c7da:	bf00      	nop
 800c7dc:	20000100 	.word	0x20000100

0800c7e0 <_kill_r>:
 800c7e0:	b538      	push	{r3, r4, r5, lr}
 800c7e2:	4d07      	ldr	r5, [pc, #28]	; (800c800 <_kill_r+0x20>)
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	4604      	mov	r4, r0
 800c7e8:	4608      	mov	r0, r1
 800c7ea:	4611      	mov	r1, r2
 800c7ec:	602b      	str	r3, [r5, #0]
 800c7ee:	f7f5 fa1d 	bl	8001c2c <_kill>
 800c7f2:	1c43      	adds	r3, r0, #1
 800c7f4:	d102      	bne.n	800c7fc <_kill_r+0x1c>
 800c7f6:	682b      	ldr	r3, [r5, #0]
 800c7f8:	b103      	cbz	r3, 800c7fc <_kill_r+0x1c>
 800c7fa:	6023      	str	r3, [r4, #0]
 800c7fc:	bd38      	pop	{r3, r4, r5, pc}
 800c7fe:	bf00      	nop
 800c800:	20007758 	.word	0x20007758

0800c804 <_getpid_r>:
 800c804:	f7f5 ba10 	b.w	8001c28 <_getpid>

0800c808 <__sread>:
 800c808:	b510      	push	{r4, lr}
 800c80a:	460c      	mov	r4, r1
 800c80c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c810:	f000 f894 	bl	800c93c <_read_r>
 800c814:	2800      	cmp	r0, #0
 800c816:	bfab      	itete	ge
 800c818:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c81a:	89a3      	ldrhlt	r3, [r4, #12]
 800c81c:	181b      	addge	r3, r3, r0
 800c81e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c822:	bfac      	ite	ge
 800c824:	6563      	strge	r3, [r4, #84]	; 0x54
 800c826:	81a3      	strhlt	r3, [r4, #12]
 800c828:	bd10      	pop	{r4, pc}

0800c82a <__swrite>:
 800c82a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c82e:	461f      	mov	r7, r3
 800c830:	898b      	ldrh	r3, [r1, #12]
 800c832:	05db      	lsls	r3, r3, #23
 800c834:	4605      	mov	r5, r0
 800c836:	460c      	mov	r4, r1
 800c838:	4616      	mov	r6, r2
 800c83a:	d505      	bpl.n	800c848 <__swrite+0x1e>
 800c83c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c840:	2302      	movs	r3, #2
 800c842:	2200      	movs	r2, #0
 800c844:	f000 f868 	bl	800c918 <_lseek_r>
 800c848:	89a3      	ldrh	r3, [r4, #12]
 800c84a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c84e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c852:	81a3      	strh	r3, [r4, #12]
 800c854:	4632      	mov	r2, r6
 800c856:	463b      	mov	r3, r7
 800c858:	4628      	mov	r0, r5
 800c85a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c85e:	f000 b817 	b.w	800c890 <_write_r>

0800c862 <__sseek>:
 800c862:	b510      	push	{r4, lr}
 800c864:	460c      	mov	r4, r1
 800c866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c86a:	f000 f855 	bl	800c918 <_lseek_r>
 800c86e:	1c43      	adds	r3, r0, #1
 800c870:	89a3      	ldrh	r3, [r4, #12]
 800c872:	bf15      	itete	ne
 800c874:	6560      	strne	r0, [r4, #84]	; 0x54
 800c876:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c87a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c87e:	81a3      	strheq	r3, [r4, #12]
 800c880:	bf18      	it	ne
 800c882:	81a3      	strhne	r3, [r4, #12]
 800c884:	bd10      	pop	{r4, pc}

0800c886 <__sclose>:
 800c886:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c88a:	f000 b813 	b.w	800c8b4 <_close_r>
	...

0800c890 <_write_r>:
 800c890:	b538      	push	{r3, r4, r5, lr}
 800c892:	4d07      	ldr	r5, [pc, #28]	; (800c8b0 <_write_r+0x20>)
 800c894:	4604      	mov	r4, r0
 800c896:	4608      	mov	r0, r1
 800c898:	4611      	mov	r1, r2
 800c89a:	2200      	movs	r2, #0
 800c89c:	602a      	str	r2, [r5, #0]
 800c89e:	461a      	mov	r2, r3
 800c8a0:	f7f5 f9e0 	bl	8001c64 <_write>
 800c8a4:	1c43      	adds	r3, r0, #1
 800c8a6:	d102      	bne.n	800c8ae <_write_r+0x1e>
 800c8a8:	682b      	ldr	r3, [r5, #0]
 800c8aa:	b103      	cbz	r3, 800c8ae <_write_r+0x1e>
 800c8ac:	6023      	str	r3, [r4, #0]
 800c8ae:	bd38      	pop	{r3, r4, r5, pc}
 800c8b0:	20007758 	.word	0x20007758

0800c8b4 <_close_r>:
 800c8b4:	b538      	push	{r3, r4, r5, lr}
 800c8b6:	4d06      	ldr	r5, [pc, #24]	; (800c8d0 <_close_r+0x1c>)
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	4604      	mov	r4, r0
 800c8bc:	4608      	mov	r0, r1
 800c8be:	602b      	str	r3, [r5, #0]
 800c8c0:	f7f5 f9de 	bl	8001c80 <_close>
 800c8c4:	1c43      	adds	r3, r0, #1
 800c8c6:	d102      	bne.n	800c8ce <_close_r+0x1a>
 800c8c8:	682b      	ldr	r3, [r5, #0]
 800c8ca:	b103      	cbz	r3, 800c8ce <_close_r+0x1a>
 800c8cc:	6023      	str	r3, [r4, #0]
 800c8ce:	bd38      	pop	{r3, r4, r5, pc}
 800c8d0:	20007758 	.word	0x20007758

0800c8d4 <_fstat_r>:
 800c8d4:	b538      	push	{r3, r4, r5, lr}
 800c8d6:	4d07      	ldr	r5, [pc, #28]	; (800c8f4 <_fstat_r+0x20>)
 800c8d8:	2300      	movs	r3, #0
 800c8da:	4604      	mov	r4, r0
 800c8dc:	4608      	mov	r0, r1
 800c8de:	4611      	mov	r1, r2
 800c8e0:	602b      	str	r3, [r5, #0]
 800c8e2:	f7f5 f9d0 	bl	8001c86 <_fstat>
 800c8e6:	1c43      	adds	r3, r0, #1
 800c8e8:	d102      	bne.n	800c8f0 <_fstat_r+0x1c>
 800c8ea:	682b      	ldr	r3, [r5, #0]
 800c8ec:	b103      	cbz	r3, 800c8f0 <_fstat_r+0x1c>
 800c8ee:	6023      	str	r3, [r4, #0]
 800c8f0:	bd38      	pop	{r3, r4, r5, pc}
 800c8f2:	bf00      	nop
 800c8f4:	20007758 	.word	0x20007758

0800c8f8 <_isatty_r>:
 800c8f8:	b538      	push	{r3, r4, r5, lr}
 800c8fa:	4d06      	ldr	r5, [pc, #24]	; (800c914 <_isatty_r+0x1c>)
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	4604      	mov	r4, r0
 800c900:	4608      	mov	r0, r1
 800c902:	602b      	str	r3, [r5, #0]
 800c904:	f7f5 f9c4 	bl	8001c90 <_isatty>
 800c908:	1c43      	adds	r3, r0, #1
 800c90a:	d102      	bne.n	800c912 <_isatty_r+0x1a>
 800c90c:	682b      	ldr	r3, [r5, #0]
 800c90e:	b103      	cbz	r3, 800c912 <_isatty_r+0x1a>
 800c910:	6023      	str	r3, [r4, #0]
 800c912:	bd38      	pop	{r3, r4, r5, pc}
 800c914:	20007758 	.word	0x20007758

0800c918 <_lseek_r>:
 800c918:	b538      	push	{r3, r4, r5, lr}
 800c91a:	4d07      	ldr	r5, [pc, #28]	; (800c938 <_lseek_r+0x20>)
 800c91c:	4604      	mov	r4, r0
 800c91e:	4608      	mov	r0, r1
 800c920:	4611      	mov	r1, r2
 800c922:	2200      	movs	r2, #0
 800c924:	602a      	str	r2, [r5, #0]
 800c926:	461a      	mov	r2, r3
 800c928:	f7f5 f9b4 	bl	8001c94 <_lseek>
 800c92c:	1c43      	adds	r3, r0, #1
 800c92e:	d102      	bne.n	800c936 <_lseek_r+0x1e>
 800c930:	682b      	ldr	r3, [r5, #0]
 800c932:	b103      	cbz	r3, 800c936 <_lseek_r+0x1e>
 800c934:	6023      	str	r3, [r4, #0]
 800c936:	bd38      	pop	{r3, r4, r5, pc}
 800c938:	20007758 	.word	0x20007758

0800c93c <_read_r>:
 800c93c:	b538      	push	{r3, r4, r5, lr}
 800c93e:	4d07      	ldr	r5, [pc, #28]	; (800c95c <_read_r+0x20>)
 800c940:	4604      	mov	r4, r0
 800c942:	4608      	mov	r0, r1
 800c944:	4611      	mov	r1, r2
 800c946:	2200      	movs	r2, #0
 800c948:	602a      	str	r2, [r5, #0]
 800c94a:	461a      	mov	r2, r3
 800c94c:	f7f5 f97c 	bl	8001c48 <_read>
 800c950:	1c43      	adds	r3, r0, #1
 800c952:	d102      	bne.n	800c95a <_read_r+0x1e>
 800c954:	682b      	ldr	r3, [r5, #0]
 800c956:	b103      	cbz	r3, 800c95a <_read_r+0x1e>
 800c958:	6023      	str	r3, [r4, #0]
 800c95a:	bd38      	pop	{r3, r4, r5, pc}
 800c95c:	20007758 	.word	0x20007758

0800c960 <_init>:
 800c960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c962:	bf00      	nop
 800c964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c966:	bc08      	pop	{r3}
 800c968:	469e      	mov	lr, r3
 800c96a:	4770      	bx	lr

0800c96c <_fini>:
 800c96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c96e:	bf00      	nop
 800c970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c972:	bc08      	pop	{r3}
 800c974:	469e      	mov	lr, r3
 800c976:	4770      	bx	lr
