# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do jtag_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag {C:/Users/nilu171/source/fpga_repos/fpga_jtag/jtag.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:37:24 on Apr 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag" C:/Users/nilu171/source/fpga_repos/fpga_jtag/jtag.sv 
# -- Compiling module jtag
# 
# Top level modules:
# 	jtag
# End time: 13:37:24 on Apr 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag {C:/Users/nilu171/source/fpga_repos/fpga_jtag/tab_defines.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:37:24 on Apr 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag" C:/Users/nilu171/source/fpga_repos/fpga_jtag/tab_defines.sv 
# End time: 13:37:24 on Apr 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag {C:/Users/nilu171/source/fpga_repos/fpga_jtag/boundray_scan.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:37:24 on Apr 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag" C:/Users/nilu171/source/fpga_repos/fpga_jtag/boundray_scan.sv 
# -- Compiling module boundary_scan_cell
# 
# Top level modules:
# 	boundary_scan_cell
# End time: 13:37:25 on Apr 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag {C:/Users/nilu171/source/fpga_repos/fpga_jtag/digital_core.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:37:25 on Apr 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag" C:/Users/nilu171/source/fpga_repos/fpga_jtag/digital_core.sv 
# -- Compiling module digital_core
# 
# Top level modules:
# 	digital_core
# End time: 13:37:25 on Apr 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag {C:/Users/nilu171/source/fpga_repos/fpga_jtag/tab_controller.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:37:25 on Apr 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag" C:/Users/nilu171/source/fpga_repos/fpga_jtag/tab_controller.sv 
# -- Compiling package tab_controller_sv_unit
# -- Compiling module tap_controller
# 
# Top level modules:
# 	tap_controller
# End time: 13:37:25 on Apr 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag {C:/Users/nilu171/source/fpga_repos/fpga_jtag/clock_sync.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:37:25 on Apr 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag" C:/Users/nilu171/source/fpga_repos/fpga_jtag/clock_sync.sv 
# -- Compiling module clock_sync
# 
# Top level modules:
# 	clock_sync
# End time: 13:37:26 on Apr 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag {C:/Users/nilu171/source/fpga_repos/fpga_jtag/data_register.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:37:26 on Apr 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag" C:/Users/nilu171/source/fpga_repos/fpga_jtag/data_register.sv 
# -- Compiling package data_register_sv_unit
# -- Compiling module data_registers
# 
# Top level modules:
# 	data_registers
# End time: 13:37:26 on Apr 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag/output_files {C:/Users/nilu171/source/fpga_repos/fpga_jtag/output_files/tb_top.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:37:26 on Apr 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nilu171/source/fpga_repos/fpga_jtag/output_files" C:/Users/nilu171/source/fpga_repos/fpga_jtag/output_files/tb_top.sv 
# -- Compiling package tb_top_sv_unit
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:37:26 on Apr 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_top 
# Start time: 13:37:26 on Apr 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_top_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.jtag(fast)
# Loading work.clock_sync(fast)
# Loading work.tab_controller_sv_unit(fast)
# Loading work.tap_controller(fast)
# Loading work.data_register_sv_unit(fast)
# Loading work.data_registers(fast)
# Loading work.boundary_scan_cell(fast)
# Loading work.digital_core(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/nilu171/source/fpga_repos/fpga_jtag/output_files/tb_top.sv(290)
#    Time: 40 us  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at C:/Users/nilu171/source/fpga_repos/fpga_jtag/output_files/tb_top.sv line 290
add wave -position insertpoint sim:/tb_top/jtag_0/synic_tclk/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_top_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.jtag(fast)
# Loading work.clock_sync(fast)
# Loading work.tab_controller_sv_unit(fast)
# Loading work.tap_controller(fast)
# Loading work.data_register_sv_unit(fast)
# Loading work.data_registers(fast)
# Loading work.boundary_scan_cell(fast)
# Loading work.digital_core(fast)
run -all
# ** Note: $stop    : C:/Users/nilu171/source/fpga_repos/fpga_jtag/output_files/tb_top.sv(290)
#    Time: 40 us  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at C:/Users/nilu171/source/fpga_repos/fpga_jtag/output_files/tb_top.sv line 290
add wave -position insertpoint sim:/tb_top/jtag_0/synic_dig_core_clk/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_top_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.jtag(fast)
# Loading work.clock_sync(fast)
# Loading work.tab_controller_sv_unit(fast)
# Loading work.tap_controller(fast)
# Loading work.data_register_sv_unit(fast)
# Loading work.data_registers(fast)
# Loading work.boundary_scan_cell(fast)
# Loading work.digital_core(fast)
run -all
# ** Note: $stop    : C:/Users/nilu171/source/fpga_repos/fpga_jtag/output_files/tb_top.sv(290)
#    Time: 40 us  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at C:/Users/nilu171/source/fpga_repos/fpga_jtag/output_files/tb_top.sv line 290
# End time: 16:31:43 on Apr 30,2024, Elapsed time: 2:54:17
# Errors: 0, Warnings: 1
