// Seed: 3681549726
module module_0 (
    input tri1 id_0,
    output wire id_1,
    output wire id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input uwire id_8
    , id_10
);
  always @(negedge 1) begin
    id_2 = 1'b0;
  end
  wire id_11;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    output logic id_2,
    input  tri1  id_3,
    output tri0  id_4
);
  reg id_6;
  always_comb @(posedge 1) id_2 <= id_6;
  id_7(
      id_8, 1'b0, id_8
  ); module_0(
      id_3, id_4, id_4, id_0, id_3, id_0, id_1, id_1, id_0
  );
endmodule
