// Generated by CIRCT unknown git version
module NS0(	// file.cleaned.mlir:2:3
  input  Op5,	// file.cleaned.mlir:2:21
         Op4,	// file.cleaned.mlir:2:35
         Op3,	// file.cleaned.mlir:2:49
         Op2,	// file.cleaned.mlir:2:63
         Op1,	// file.cleaned.mlir:2:77
         Op0,	// file.cleaned.mlir:2:91
         S3,	// file.cleaned.mlir:2:105
         S2,	// file.cleaned.mlir:2:118
         S1,	// file.cleaned.mlir:2:131
         S0,	// file.cleaned.mlir:2:144
  output NS0	// file.cleaned.mlir:2:158
);

  wire SYNTHESIZED_WIRE_2;	// file.cleaned.mlir:20:11
  wire SYNTHESIZED_WIRE_7;	// file.cleaned.mlir:19:11
  wire SYNTHESIZED_WIRE_28;	// file.cleaned.mlir:18:11
  wire SYNTHESIZED_WIRE_23;	// file.cleaned.mlir:17:11
  wire SYNTHESIZED_WIRE_24;	// file.cleaned.mlir:14:11
  assign SYNTHESIZED_WIRE_24 = (S2 & S1 | ~S2 & ~S1) & ~S3 & ~S0;	// file.cleaned.mlir:11:10, :12:10, :13:10, :14:11, :21:11, :22:11, :23:11, :24:11
  assign SYNTHESIZED_WIRE_23 = S3 & SYNTHESIZED_WIRE_28;	// file.cleaned.mlir:17:11, :18:11
  assign SYNTHESIZED_WIRE_28 = S2 & ~S1 & S0 | ~S2 & S1 & ~S0;	// file.cleaned.mlir:15:11, :16:11, :18:11, :22:11, :23:11, :24:11
  assign SYNTHESIZED_WIRE_7 = ~Op2;	// file.cleaned.mlir:19:11
  assign SYNTHESIZED_WIRE_2 = ~Op0;	// file.cleaned.mlir:20:11
  assign NS0 =
    SYNTHESIZED_WIRE_23 | SYNTHESIZED_WIRE_24
    | (~Op5 & SYNTHESIZED_WIRE_2 & ~S1 & S0 | Op5 & Op0 & S1 & ~S0) & ~Op4
    & SYNTHESIZED_WIRE_7 & Op1 & ~S3 & ~S2;	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :14:11, :17:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:5
endmodule

