; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 sort bitvec 2
4 input 3 exeReady
5 sort bitvec 3
6 input 5 flush
7 input 3 iqLoads
8 input 5 opsReady
9 const 5 000
10 state 5 valid
11 init 5 10 9
12 slice 1 10 0 0
13 state 5 qAge
14 init 5 13 9
15 slice 1 13 0 0
16 not 1 15
17 or 1 12 16
18 slice 1 10 1 1
19 not 1 18
20 and 1 12 19
21 not 1 20
22 or 1 21 15
23 and 1 17 22
24 not 1 23
25 output 24 prop_neg
26 const 1 1
27 not 1 23
28 and 1 26 27
29 bad 28
30 slice 1 4 0 0
31 slice 1 8 0 0
32 and 1 30 31
33 and 1 32 12
34 slice 1 8 1 1
35 not 1 34
36 or 1 15 35
37 and 1 33 36
38 slice 1 13 1 1
39 slice 1 8 2 2
40 not 1 39
41 or 1 38 40
42 and 1 37 41
43 uext 1 42 0 issue0[0]
44 and 1 30 34
45 and 1 44 18
46 not 1 15
47 not 1 31
48 or 1 46 47
49 and 1 45 48
50 slice 1 13 2 2
51 not 1 39
52 or 1 50 51
53 and 1 49 52
54 uext 1 53 0 issue0[1]
55 and 1 30 39
56 slice 1 10 2 2
57 and 1 55 56
58 not 1 38
59 not 1 31
60 or 1 58 59
61 and 1 57 60
62 not 1 34
63 or 1 50 62
64 and 1 61 63
65 uext 1 64 0 issue0[2]
66 slice 1 4 1 1
67 and 1 66 31
68 and 1 67 12
69 not 1 34
70 or 1 15 69
71 or 1 70 53
72 and 1 68 71
73 not 1 39
74 or 1 38 73
75 or 1 74 64
76 and 1 72 75
77 not 1 42
78 and 1 76 77
79 uext 1 78 0 issue1[0]
80 and 1 66 34
81 and 1 80 18
82 not 1 15
83 not 1 31
84 or 1 82 83
85 or 1 84 42
86 and 1 81 85
87 not 1 39
88 or 1 50 87
89 or 1 88 64
90 and 1 86 89
91 not 1 53
92 and 1 90 91
93 uext 1 92 0 issue1[1]
94 and 1 66 39
95 and 1 94 56
96 not 1 38
97 not 1 31
98 or 1 96 97
99 or 1 98 42
100 and 1 95 99
101 not 1 34
102 or 1 50 101
103 or 1 102 53
104 and 1 100 103
105 not 1 64
106 and 1 104 105
107 uext 1 106 0 issue1[2]
108 not 1 12
109 slice 1 7 0 0
110 and 1 108 109
111 uext 1 110 0 load0[0]
112 not 1 12
113 not 1 109
114 and 1 112 113
115 slice 1 7 1 1
116 and 1 114 115
117 uext 1 116 0 load0[1]
118 not 1 18
119 and 1 118 12
120 and 1 119 109
121 uext 1 120 0 load1[0]
122 not 1 18
123 and 1 122 115
124 or 1 116 120
125 not 1 124
126 and 1 123 125
127 uext 1 126 0 load1[1]
128 not 1 56
129 and 1 128 18
130 and 1 129 12
131 and 1 130 109
132 uext 1 131 0 load2[0]
133 not 1 56
134 and 1 133 115
135 or 1 131 116
136 or 1 135 126
137 not 1 136
138 and 1 134 137
139 uext 1 138 0 load2[1]
140 const 1 0
141 slice 1 6 0 0
142 concat 3 140 141
143 not 3 142
144 uext 3 12 1
145 uext 3 42 1
146 uext 3 78 1
147 or 3 145 146
148 not 3 147
149 and 3 144 148
150 concat 3 116 110
151 or 3 149 150
152 and 3 143 151
153 slice 1 152 0 0
154 uext 1 153 0 nv0
155 slice 1 6 1 1
156 concat 3 140 155
157 not 3 156
158 uext 3 18 1
159 uext 3 53 1
160 uext 3 92 1
161 or 3 159 160
162 not 3 161
163 and 3 158 162
164 concat 3 126 120
165 or 3 163 164
166 and 3 157 165
167 slice 1 166 0 0
168 uext 1 167 0 nv1
169 slice 1 6 2 2
170 concat 3 140 169
171 not 3 170
172 uext 3 56 1
173 uext 3 64 1
174 uext 3 106 1
175 or 3 173 174
176 not 3 175
177 and 3 172 176
178 concat 3 138 131
179 or 3 177 178
180 and 3 171 179
181 slice 1 180 0 0
182 uext 1 181 0 nv2
183 uext 1 23 0 prop
184 uext 1 17 0 prop1
185 uext 1 22 0 prop2
186 slice 1 152 0 0
187 slice 1 166 0 0
188 concat 3 187 186
189 slice 1 180 0 0
190 concat 5 189 188
191 next 5 10 190
192 not 1 167
193 or 1 192 15
194 not 1 167
195 or 1 193 194
196 and 1 153 195
197 not 1 181
198 or 1 197 38
199 not 1 181
200 or 1 198 199
201 and 1 153 200
202 not 1 181
203 or 1 202 50
204 not 1 181
205 or 1 203 204
206 and 1 167 205
207 concat 3 201 196
208 concat 5 206 207
209 next 5 13 208
; end of yosys output
