\hypertarget{struct_tf_lite_l_s_t_m_params}{}\doxysection{Tf\+Lite\+L\+S\+T\+M\+Params Struct Reference}
\label{struct_tf_lite_l_s_t_m_params}\index{TfLiteLSTMParams@{TfLiteLSTMParams}}


Collaboration diagram for Tf\+Lite\+L\+S\+T\+M\+Params\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=214pt]{struct_tf_lite_l_s_t_m_params__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_tf_lite_l_s_t_m_params_a9703e71d18d3285f89eec94fc7e81f73}\label{struct_tf_lite_l_s_t_m_params_a9703e71d18d3285f89eec94fc7e81f73}} 
Tf\+Lite\+Fused\+Activation {\bfseries activation}
\item 
\mbox{\Hypertarget{struct_tf_lite_l_s_t_m_params_acacf220a388808171217cd2e7b63ec8d}\label{struct_tf_lite_l_s_t_m_params_acacf220a388808171217cd2e7b63ec8d}} 
float {\bfseries cell\+\_\+clip}
\item 
\mbox{\Hypertarget{struct_tf_lite_l_s_t_m_params_a9d0253e67657213ff6b1969789d1bf34}\label{struct_tf_lite_l_s_t_m_params_a9d0253e67657213ff6b1969789d1bf34}} 
float {\bfseries proj\+\_\+clip}
\item 
\mbox{\Hypertarget{struct_tf_lite_l_s_t_m_params_a54779648b3f88d3f8bb3fe632bc76b26}\label{struct_tf_lite_l_s_t_m_params_a54779648b3f88d3f8bb3fe632bc76b26}} 
Tf\+Lite\+L\+S\+T\+M\+Kernel\+Type {\bfseries kernel\+\_\+type}
\item 
\mbox{\Hypertarget{struct_tf_lite_l_s_t_m_params_a1701e9294680e4c4612260e861812484}\label{struct_tf_lite_l_s_t_m_params_a1701e9294680e4c4612260e861812484}} 
bool {\bfseries asymmetric\+\_\+quantize\+\_\+inputs}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yarib/work/github/tensorflow-\/lite-\/fpga-\/delegate/tensorflow\+\_\+lite/arduino/src/tensorflow/lite/c/builtin\+\_\+op\+\_\+data.\+h\end{DoxyCompactItemize}
