#!/bin/bash
# Modified version of synth_ibex_with_constraints.sh that adds timing constraints
# Everything else remains EXACTLY the same as the original script

set -e

# Parse arguments (EXACTLY same as original)
SYNTHESIZE_GATES=false
ABC_DEPTH=5
WRITEBACK_STAGE=false
while [[ "$#" -gt 0 ]]; do
    case $1 in
        --gates) SYNTHESIZE_GATES=true; shift ;;
        --3stage) WRITEBACK_STAGE=true; ABC_DEPTH=3; shift ;;
        --abc-depth)
            ABC_DEPTH="$2"
            if ! [[ "$ABC_DEPTH" =~ ^[0-9]+$ ]] || [ "$ABC_DEPTH" -lt 1 ]; then
                echo "ERROR: --abc-depth must be a positive integer"
                exit 1
            fi
            shift 2
            ;;
        -h|--help)
            echo "Usage: $0 [OPTIONS] <rules.dsl> [output_dir|output.il]"
            echo ""
            echo "Generates optimized Ibex core with ISA + timing constraints"
            echo ""
            echo "Options:"
            echo "  --gates           Also synthesize to gate-level netlist with Skywater PDK"
            echo "  --3stage          Enable Ibex 3-stage pipeline (IF, ID/EX, WB) and set ABC depth=3"
            echo "  --abc-depth N     Set ABC k-induction depth (default: 2, matches 2-stage pipeline)"
            echo ""
            echo "Arguments:"
            echo "  rules.dsl       DSL file with instruction constraints"
            echo "  output_dir      Base directory for outputs (default: output/)"
            echo "  output.il       Specific output file path (if ends with .il)"
            echo ""
            exit 0
            ;;
        *) break ;;
    esac
done

# Check DSL file exists (same as original)
if [ "$#" -lt 1 ]; then
    echo "ERROR: Missing required argument <rules.dsl>"
    echo "Run with --help for usage information"
    exit 1
fi

if [ ! -f "$1" ]; then
    echo "ERROR: DSL file '$1' not found"
    exit 1
fi

INPUT_DSL="$1"
DSL_BASENAME=$(basename "$INPUT_DSL" .dsl)

# Handle output argument (same as original)
if [ -z "$2" ]; then
    OUTPUT_DIR="output/${DSL_BASENAME}_timing"
    OUTPUT_IL="$OUTPUT_DIR/ibex_optimized.il"
elif [[ "$2" == *.il ]]; then
    OUTPUT_IL="$2"
    OUTPUT_DIR=$(dirname "$OUTPUT_IL")
else
    OUTPUT_DIR="$2/${DSL_BASENAME}_timing"
    OUTPUT_IL="$OUTPUT_DIR/ibex_optimized.il"
fi

# Ensure output directory exists
mkdir -p "$OUTPUT_DIR"

# Derive intermediate filenames (same as original)
BASE="${OUTPUT_IL%.il}"
ASSUMPTIONS_CODE="${BASE}_assumptions.sv"
TIMING_CODE="${BASE}_timing.sv"
COMBINED_CODE="${BASE}_combined.sv"
ID_STAGE_SV="${BASE}_id_stage.sv"
SYNTH_SCRIPT="${BASE}_synth.ys"

echo "=========================================="
echo "Ibex Synthesis with ISA + Timing Constraints"
echo "=========================================="
echo "Input DSL:     $INPUT_DSL"
echo "Output folder: $OUTPUT_DIR"
echo "Output AIGER:  ${BASE}_post_abc.aig"
echo ""

# Determine total steps
if [ "$SYNTHESIZE_GATES" = true ]; then
    TOTAL_STEPS=5
else
    TOTAL_STEPS=4
fi

# Step 1: Generate ISA assumptions from DSL (same as original)
echo "[1/$TOTAL_STEPS] Generating ISA assumptions..."
pdat-dsl codegen --inline "$INPUT_DSL" "$ASSUMPTIONS_CODE"

if [ $? -ne 0 ]; then
    echo "ERROR: Failed to generate assumptions"
    exit 1
fi

# Step 2: Add timing constraints (NEW - this is the only addition)
echo "[2/$TOTAL_STEPS] Adding timing constraints..."
cat >> "$ASSUMPTIONS_CODE" << 'EOF'

  // ========================================
  // Timing Constraints for Memory Interface
  // ========================================
  // Based on Ibex formal verification (dv/formal/check/protocol/mem.sv)
  // TIME_LIMIT = 5 cycles for memory responses

  // Minimal overhead: 2 counters Ã— 3 bits = 6 flip-flops (~0.14% area)

  // Track consecutive data memory stalls
  logic [2:0] data_stall_counter_q;
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      data_stall_counter_q <= 3'b0;
    end else begin
      if (lsu_req_dec && !lsu_req_done_i) begin
        data_stall_counter_q <= data_stall_counter_q + 1;
      end else begin
        data_stall_counter_q <= 3'b0;
      end
    end
  end

  // Track instruction execution cycles
  logic [2:0] instr_exec_counter_q;
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      instr_exec_counter_q <= 3'b0;
    end else begin
      if (instr_exec_i && !instr_fetch_err_i) begin
        instr_exec_counter_q <= instr_exec_counter_q + 1;
      end else begin
        instr_exec_counter_q <= 3'b0;
      end
    end
  end

  // Timing constraints with relational properties
  always_comb begin
    if (rst_ni) begin
      // Constraint 1: Data stalls are bounded (from Ibex TIME_LIMIT)
      assume(data_stall_counter_q <= 3'd4);

      // Constraint 2: Instruction execution bounded
      assume(instr_exec_counter_q <= 3'd5);

      // Constraint 3: After max stalls, LSU request MUST complete
      // Helps ABC prove unreachable states
      if (data_stall_counter_q == 3'd4) begin
        assume(lsu_req_done_i);  // Response must arrive
      end

      // Constraint 4: Can't have both counters at maximum simultaneously
      // Prevents exploring unrealistic corner cases
      assume(!(data_stall_counter_q >= 3 && instr_exec_counter_q >= 4));
    end
  end

EOF

echo "Added timing constraints to assumptions"

# Step 3: Inject combined assumptions into ibex_id_stage.sv (same as original)
echo "[3/$TOTAL_STEPS] Injecting assumptions into ibex_id_stage.sv..."
python3 scripts/inject_checker.py --assumptions-file "$ASSUMPTIONS_CODE" ../CoreSim/cores/ibex/rtl/ibex_id_stage.sv "$ID_STAGE_SV"

if [ $? -ne 0 ]; then
    # Try alternative path
    python3 scripts/inject_checker.py --assumptions-file "$ASSUMPTIONS_CODE" ../ibex/rtl/ibex_id_stage.sv "$ID_STAGE_SV"

    if [ $? -ne 0 ]; then
        echo "ERROR: Failed to inject assumptions"
        exit 1
    fi
fi

# Step 4: Generate synthesis script (same as original)
echo "[4/$TOTAL_STEPS] Generating synthesis script..."

IBEX_ROOT="${IBEX_ROOT:-../CoreSim/cores/ibex}"
if [ ! -d "$IBEX_ROOT/rtl" ]; then
    IBEX_ROOT="../ibex"
fi

if [ "$WRITEBACK_STAGE" = true ]; then
    echo "  Enabling 3-stage pipeline (WritebackStage=1)"
    python3 scripts/make_synthesis_script.py "$ID_STAGE_SV" \
        -o "$SYNTH_SCRIPT" -a "${BASE}" --ibex-root "$IBEX_ROOT" --writeback-stage
else
    python3 scripts/make_synthesis_script.py "$ID_STAGE_SV" \
        -o "$SYNTH_SCRIPT" -a "${BASE}" --ibex-root "$IBEX_ROOT"
fi

if [ $? -ne 0 ]; then
    echo "ERROR: Failed to generate synthesis script"
    exit 1
fi

# Step 5: Run synthesis (same as original)
echo "Running synthesis with Synlig (this may take several minutes)..."
YOSYS_LOG="${BASE}_yosys.log"
synlig -s "$SYNTH_SCRIPT" 2>&1 | tee "$YOSYS_LOG"

if [ ${PIPESTATUS[0]} -ne 0 ]; then
    echo "ERROR: Synthesis failed"
    exit 1
fi

echo ""
echo "=========================================="
echo "SUCCESS!"
echo "=========================================="
echo "Generated files:"
echo "  - $ASSUMPTIONS_CODE (ISA + timing assumptions)"
echo "  - $ID_STAGE_SV (modified ibex_id_stage.sv with assumptions)"
echo "  - $SYNTH_SCRIPT (synthesis script)"
echo "  - ${BASE}_pre_abc.aig (AIGER for external ABC)"
echo "  - $YOSYS_LOG (Yosys synthesis log)"
echo ""

# Step 6: Run external ABC if available (EXACTLY same as original)
if command -v abc &> /dev/null; then
    ABC_INPUT="${BASE}_pre_abc.aig"
    ABC_OUTPUT="${BASE}_post_abc.aig"
    ABC_LOG="${BASE}_abc.log"

    if [ -f "$ABC_INPUT" ] && [ -s "$ABC_INPUT" ]; then
        echo "Running external ABC with sequential optimization (scorr)..."
        echo "Input:  $ABC_INPUT"
        echo "Output: $ABC_OUTPUT"
        echo ""

        echo "ABC k-induction depth: $ABC_DEPTH (should match pipeline depth)"

        # Two-stage optimization for best results (same as original):
        # 1. First optimize WITH constraints for maximum reduction
        # 2. Then extract clean outputs without constraints

        # Get the number of real outputs (before constraints)
        ABC_STATS=$(abc -c "read_aiger $ABC_INPUT; print_stats" 2>&1 | grep "i/o")
        if echo "$ABC_STATS" | grep -q "(c="; then
            TOTAL_OUTPUTS=$(echo "$ABC_STATS" | sed -n 's/.*i\/o = *[0-9]*\/ *\([0-9]*\).*/\1/p')
            NUM_CONSTRAINTS=$(echo "$ABC_STATS" | sed -n 's/.*c=\([0-9]*\).*/\1/p')
            REAL_OUTPUTS=$((TOTAL_OUTPUTS - NUM_CONSTRAINTS))
            echo "Detected $NUM_CONSTRAINTS constraints (ISA + timing), will extract $REAL_OUTPUTS real outputs"
        else
            REAL_OUTPUTS=""
            echo "No constraints detected"
        fi

        if [ -n "$REAL_OUTPUTS" ]; then
            # Optimize with constraints, then remove them completely
            # Tuned scorr parameters for stability:
            #   -C 10000: Higher conflict limit (vs default 1000) for deeper k-induction
            #   -S 10: More simulation frames (vs default 2) for better counter-examples
            #   -X 3: Stop after 3 iterations of no improvement (avoid local optima)
            #   -m: Full merge with constraints
            abc -c "read_aiger $ABC_INPUT; print_stats; strash; print_stats; cycle 100; scorr -c -m -F $ABC_DEPTH -C 20000 -S 10 -X 3 -v; print_stats; write_aiger ${BASE}_temp_opt.aig" 2>&1 | tee "$ABC_LOG" | grep -E "^output|i/o =|lat =|and =|constraint|Removed equivs"

            # Now process the optimized circuit to remove constraints
            echo "Removing constraint outputs..."
            abc -c "read_aiger ${BASE}_temp_opt.aig; cone -O 0 -R $REAL_OUTPUTS; print_stats; write_aiger $ABC_OUTPUT" 2>&1 | tee -a "$ABC_LOG" | grep -E "^output|i/o =|lat =|and ="
        else
            # No constraints, use standard flow
            abc -c "read_aiger $ABC_INPUT; print_stats; strash; print_stats; cycle 100; scorr -c -F $ABC_DEPTH -v; print_stats; fraig; dc2; dretime; write_aiger $ABC_OUTPUT" 2>&1 | tee "$ABC_LOG" | grep -E "^output|i/o =|lat =|and =|Removed equivs"
        fi

        if [ ${PIPESTATUS[0]} -eq 0 ] && [ -f "$ABC_OUTPUT" ]; then
            echo ""
            echo "External ABC optimization completed!"
            echo "  - $ABC_OUTPUT (optimized AIGER)"
            echo "  - $ABC_LOG (ABC optimization log)"
        else
            echo "WARNING: External ABC optimization failed"
        fi
    fi
else
    echo "External ABC not found - skipping sequential optimization"
    echo "Install from: https://github.com/berkeley-abc/abc"
fi

echo ""

# Step 7 (optional): Gate-level synthesis (EXACTLY same as original)
if [ "$SYNTHESIZE_GATES" = true ]; then
    echo "Synthesizing to gate level with Skywater PDK..."
    ./scripts/synth_to_gates.sh "$BASE"

    if [ $? -ne 0 ]; then
        echo "ERROR: Gate-level synthesis failed"
        exit 1
    fi
else
    echo "To synthesize to gates, run:"
    echo "  ./scripts/synth_to_gates.sh $BASE"
    echo "Or use --gates flag with this script."
fi

echo ""
echo "The design has been synthesized with ISA + timing constraints."
echo "Logic for outlawed instructions and impossible timing scenarios"
echo "should be optimized away via assumptions and ABC optimization."
echo ""
echo "To compare with ISA-only version:"
echo "  ./synth_ibex_with_constraints.sh $INPUT_DSL output/isa_only"
echo "  Compare the _post_abc.aig files for gate count differences"