head	1.1;
branch	1.1.1;
access;
symbols
	OPENBSD_6_1:1.1.1.2.0.50
	OPENBSD_6_1_BASE:1.1.1.2
	OPENBSD_6_0:1.1.1.2.0.48
	OPENBSD_6_0_BASE:1.1.1.2
	OPENBSD_5_9:1.1.1.2.0.44
	OPENBSD_5_9_BASE:1.1.1.2
	OPENBSD_5_8:1.1.1.2.0.46
	OPENBSD_5_8_BASE:1.1.1.2
	OPENBSD_5_7:1.1.1.2.0.38
	OPENBSD_5_7_BASE:1.1.1.2
	OPENBSD_5_6:1.1.1.2.0.42
	OPENBSD_5_6_BASE:1.1.1.2
	OPENBSD_5_5:1.1.1.2.0.40
	OPENBSD_5_5_BASE:1.1.1.2
	OPENBSD_5_4:1.1.1.2.0.36
	OPENBSD_5_4_BASE:1.1.1.2
	OPENBSD_5_3:1.1.1.2.0.34
	OPENBSD_5_3_BASE:1.1.1.2
	OPENBSD_5_2:1.1.1.2.0.32
	OPENBSD_5_2_BASE:1.1.1.2
	OPENBSD_5_1_BASE:1.1.1.2
	OPENBSD_5_1:1.1.1.2.0.30
	OPENBSD_5_0:1.1.1.2.0.28
	OPENBSD_5_0_BASE:1.1.1.2
	OPENBSD_4_9:1.1.1.2.0.26
	OPENBSD_4_9_BASE:1.1.1.2
	OPENBSD_4_8:1.1.1.2.0.24
	OPENBSD_4_8_BASE:1.1.1.2
	OPENBSD_4_7:1.1.1.2.0.20
	OPENBSD_4_7_BASE:1.1.1.2
	OPENBSD_4_6:1.1.1.2.0.22
	OPENBSD_4_6_BASE:1.1.1.2
	OPENBSD_4_5:1.1.1.2.0.18
	OPENBSD_4_5_BASE:1.1.1.2
	OPENBSD_4_4:1.1.1.2.0.16
	OPENBSD_4_4_BASE:1.1.1.2
	OPENBSD_4_3:1.1.1.2.0.14
	OPENBSD_4_3_BASE:1.1.1.2
	OPENBSD_4_2:1.1.1.2.0.12
	OPENBSD_4_2_BASE:1.1.1.2
	OPENBSD_4_1:1.1.1.2.0.10
	OPENBSD_4_1_BASE:1.1.1.2
	OPENBSD_4_0:1.1.1.2.0.8
	OPENBSD_4_0_BASE:1.1.1.2
	OPENBSD_3_9:1.1.1.2.0.6
	OPENBSD_3_9_BASE:1.1.1.2
	OPENBSD_3_8:1.1.1.2.0.4
	OPENBSD_3_8_BASE:1.1.1.2
	OPENBSD_3_7:1.1.1.2.0.2
	OPENBSD_3_7_BASE:1.1.1.2
	BINUTILS_2_15:1.1.1.2
	OPENBSD_3_6:1.1.1.1.0.10
	OPENBSD_3_6_BASE:1.1.1.1
	BINUTILS-2_14:1.1.1.1
	OPENBSD_3_5:1.1.1.1.0.8
	OPENBSD_3_5_BASE:1.1.1.1
	OPENBSD_3_4:1.1.1.1.0.6
	OPENBSD_3_4_BASE:1.1.1.1
	OPENBSD_3_3:1.1.1.1.0.4
	OPENBSD_3_3_BASE:1.1.1.1
	OPENBSD_3_2:1.1.1.1.0.2
	OPENBSD_3_2_BASE:1.1.1.1
	binutils-2_11_2:1.1.1.1
	FSF:1.1.1;
locks; strict;
comment	@# @;


1.1
date	2002.05.13.13.38.13;	author fgsch;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2002.05.13.13.38.13;	author fgsch;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2004.11.02.20.22.59;	author miod;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Initial revision
@
text
@@@c Copyright 2000 Free Software Foundation, Inc.
@@c This is part of the GAS manual.
@@c For copying conditions, see the file as.texinfo.
@@ifset GENERIC
@@page
@@node i860-Dependent
@@chapter Intel i860 Dependent Features
@@end ifset
@@ifclear GENERIC
@@node Machine Dependencies
@@chapter Intel i860 Dependent Features
@@end ifclear

@@ignore
@@c FIXME: This is basically a stub for i860. There is tons more information
that I will add later (jle@@cygnus.com). The assembler is still being
written. The i860 assembler that existed previously was never finished
and doesn't even build. Further, its not BFD_ASSEMBLER and it doesn't
do ELF (it doesn't do anything, but you get the point).
@@end ignore

@@cindex i860 support
@@menu
* Notes-i860::                  i860 Notes
* Options-i860::                i860 Command-line Options
* Directives-i860::             i860 Machine Directives
* Opcodes for i860::            i860 Opcodes
@@end menu

@@node Notes-i860
@@section i860 Notes 
This is a fairly complete i860 assembler which is compatible with the
UNIX System V/860 Release 4 assembler. However, it does not currently
support SVR4 PIC (i.e., @@code{@@@@GOT, @@@@GOTOFF, @@@@PLT}).

Like the SVR4/860 assembler, the output object format is ELF32. Currently,
this is the only supported object format. If there is sufficient interest,
other formats such as COFF may be implemented.
@@node Options-i860
@@section i860 Command-line Options
@@subsection SVR4 compatibility options 
@@table @@code
@@item -V
Print assembler version.
@@item -Qy
Ignored.
@@item -Qn
Ignored.
@@end table
@@subsection Other options 
@@table @@code
@@item -EL
Select little endian output (this is the default).
@@item -EB
Select big endian output. Note that the i860 always reads instructions
as little endian data, so this option only effects data and not
instructions.
@@item -mwarn-expand
Emit a warning message if any pseudo-instruction expansions occurred.
For example, a @@code{or} instruction with an immediate larger than 16-bits
will be expanded into two instructions. This is a very undesirable feature to
rely on, so this flag can help detect any code where it happens. One
use of it, for instance, has been to find and eliminate any place
where @@code{gcc} may emit these pseudo-instructions.
@@end table

@@node Directives-i860
@@section i860 Machine Directives

@@cindex machine directives, i860
@@cindex i860 machine directives

@@table @@code
@@cindex @@code{dual} directive, i860
@@item .dual
Enter dual instruction mode. While this directive is supported, the
preferred way to use dual instruction mode is to explicitly code
the dual bit with the @@code{d.} prefix.
@@end table

@@table @@code
@@cindex @@code{enddual} directive, i860
@@item .enddual
Exit dual instruction mode. While this directive is supported, the
preferred way to use dual instruction mode is to explicitly code
the dual bit with the @@code{d.} prefix.
@@end table

@@table @@code
@@cindex @@code{atmp} directive, i860
@@item .atmp
Change the temporary register used when expanding pseudo operations. The
default register is @@code{r31}.
@@end table

@@node Opcodes for i860
@@section i860 Opcodes

@@cindex opcodes, i860
@@cindex i860 opcodes
All of the Intel i860 machine instructions are supported. Please see
either @@emph{i860 Microprocessor Programmer's Reference Manual} or @@emph{i860 Microprocessor Architecture} for more information.
@@subsection Other instruction support (pseudo-instructions)
For compatibility with some other i860 assemblers, a number of
pseudo-instructions are supported. While these are supported, they are
a very undesirable feature that should be avoided -- in particular, when
they result in an expansion to multiple actual i860 instructions. Below
are the pseudo-instructions that result in expansions.
@@itemize @@bullet
@@item Load large immediate into general register:

The pseudo-instruction @@code{mov imm,%rn} (where the immediate does
not fit within a signed 16-bit field) will be expanded into:
@@smallexample
orh large_imm@@@@h,%r0,%rn
or large_imm@@@@l,%rn,%rn
@@end smallexample
@@item Load/store with relocatable address expression:

For example, the pseudo-instruction @@code{ld.b addr,%rn} 
will be expanded into:
@@smallexample
orh addr_exp@@@@ha,%r0,%r31
ld.l addr_exp@@@@l(%r31),%rn
@@end smallexample

The analogous expansions apply to @@code{ld.x, st.x, fld.x, pfld.x, fst.x}, and @@code{pst.x} as well.
@@item Signed large immediate with add/subtract:

If any of the arithmetic operations @@code{adds, addu, subs, subu} are used
with an immediate larger than 16-bits (signed), then they will be expanded.
For instance, the pseudo-instruction @@code{adds large_imm,%rx,%rn} expands to:
@@smallexample 
orh large_imm@@@@h,%r0,%r31
or large_imm@@@@l,%r31,%r31
adds %r31,%rx,%rn
@@end smallexample
@@item Unsigned large immediate with logical operations:

Logical operations (@@code{or, andnot, or, xor}) also result in expansions.
The pseudo-instruction @@code{or large_imm,%rx,%rn} results in:
@@smallexample
orh large_imm@@@@h,%rx,%r31
or large_imm@@@@l,%r31,%rn
@@end smallexample

Similarly for the others, except for @@code{and} which expands to:
@@smallexample
andnot (-1 - large_imm)@@@@h,%rx,%r31
andnot (-1 - large_imm)@@@@l,%r31,%rn
@@end smallexample
@@end itemize

@


1.1.1.1
log
@Import binutils-2.11.2
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@@


1.1.1.2
log
@Binutils 2.15, with testsuites removed, and without gdb and libiberty.
@
text
@d1 1
a1 1
@@c Copyright 2000, 2003 Free Software Foundation, Inc.
d16 4
a19 1
that I will add later (jle@@cygnus.com).
a38 7

Both the Intel and AT&T/SVR4 syntaxes are supported, with the latter
being the default.  One difference is that AT&T syntax requires the '%'
prefix on register names while Intel syntax does not.  Another difference
is in the specification of relocatable expressions.  The Intel syntax
is @@code{ha%expression} whereas the SVR4 syntax is @@code{[expression]@@@@ha}
(and similarly for the "l" and "h" selectors).
a64 7
@@item -mxp
Enable support for the i860XP instructions and control registers.  By default,
this option is disabled so that only the base instruction set (i.e., i860XR)
is supported.
@@item -mintel-syntax
The i860 assembler defaults to AT&T/SVR4 syntax.  This option enables the
Intel syntax.
a95 8
The @@code{.dual}, @@code{.enddual}, and @@code{.atmp} directives are available only in the Intel syntax mode.

Both syntaxes allow for the standard @@code{.align} directive.  However,
the Intel syntax additionally allows keywords for the alignment
parameter: "@@code{.align type}", where `type' is one of @@code{.short}, @@code{.long},
@@code{.quad}, @@code{.single}, @@code{.double} representing alignments of 2, 4,
16, 4, and 8, respectively.

d101 1
a101 1
All of the Intel i860XR and i860XP machine instructions are supported. Please see
d120 1
a120 1
For example, the pseudo-instruction @@code{ld.b addr_exp(%rx),%rn} 
d123 1
a123 1
orh addr_exp@@@@ha,%rx,%r31
@

