// Seed: 1273060409
module module_0 #(
    parameter id_10 = 32'd17,
    parameter id_11 = 32'd92
) (
    output tri0 id_0
    , id_3,
    input  wand id_1
);
  id_4(
      .id_0(1), .id_1(1), .id_2(id_0)
  );
  logic [7:0] id_5;
  wire id_6;
  wand id_7, id_8;
  assign #1 id_5[1 : 0] = 1'b0 ? 1 : id_8;
  wire id_9;
  defparam id_10.id_11 = id_10;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output tri id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wor id_6
);
  wire id_8 = 1;
  wire id_9;
  module_0(
      id_4, id_1
  );
endmodule
