// Seed: 1717715681
module module_0;
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  wire  id_5,
    output wor   id_6
);
  generate
    wire id_8;
  endgenerate
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    output supply1 id_3
);
  id_5 :
  assert property (@(posedge id_1) |id_0)
  else $display();
  wire id_6;
  module_0();
  always_comb @(negedge "") id_5 = 1;
  assign id_5 = 1;
endmodule
