#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec 11 01:16:52 2023
# Process ID: 61250
# Current directory: /home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.runs/synth_1/top.vds
# Journal file: /home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.runs/synth_1/vivado.jou
# Running On: nuno-HP-Laptop-15-da1xxx, OS: Linux, CPU Frequency: 3758.306 MHz, CPU Physical cores: 4, Host memory: 16641 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2034.656 ; gain = 148.023 ; free physical = 1286 ; free virtual = 9296
Command: read_checkpoint -auto_incremental -incremental /home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 61311
WARNING: [Synth 8-10940] macro 'ADD' is redefined [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:4]
WARNING: [Synth 8-10940] macro 'SUB' is redefined [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:5]
WARNING: [Synth 8-10940] macro 'OR' is redefined [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:6]
WARNING: [Synth 8-10940] macro 'AND' is redefined [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:7]
WARNING: [Synth 8-10940] macro 'NOT' is redefined [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:8]
WARNING: [Synth 8-10940] macro 'XOR' is redefined [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:9]
WARNING: [Synth 8-10940] macro 'CMP' is redefined [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:10]
INFO: [Synth 8-11241] undeclared symbol 'alu_en', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/top.v:51]
INFO: [Synth 8-11241] undeclared symbol 'state', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/top.v:57]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.543 ; gain = 376.801 ; free physical = 284 ; free virtual = 8363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Control_Unit.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Control_Unit.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (0#1) [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Control_Unit.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (5) of module 'Control_Unit' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/top.v:57]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (0#1) [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'Aritmetic_Logic_Unit' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Aritmetic_Logic_Unit' (0#1) [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:11]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Program_Counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (0#1) [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Program_Counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Memory' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Register' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Instruction_Register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Register' (0#1) [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Instruction_Register.v:3]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_Control' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Interrupt_Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_Control' (0#1) [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Interrupt_Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'Button_Debounce' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Button_Debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Button_Debounce' (0#1) [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Button_Debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'PWM_Peripheral' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/PWM_Peripheral.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Peripheral' (0#1) [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/PWM_Peripheral.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Datapath.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/top.v:94]
WARNING: [Synth 8-7129] Port rst in module Interrupt_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_map[3] in module Interrupt_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_map[2] in module Interrupt_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_map[1] in module Interrupt_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_map[0] in module Interrupt_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Register_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_error in module Control_Unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3192.652 ; gain = 809.910 ; free physical = 272 ; free virtual = 7890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3201.559 ; gain = 818.816 ; free physical = 265 ; free virtual = 7885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3201.559 ; gain = 818.816 ; free physical = 265 ; free virtual = 7885
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3201.559 ; gain = 0.000 ; free physical = 284 ; free virtual = 7881
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'state[3]'. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state[2]'. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state[1]'. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state[0]'. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state[0]'. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state[1]'. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state[2]'. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state[3]'. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.340 ; gain = 0.000 ; free physical = 230 ; free virtual = 7853
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3378.340 ; gain = 0.000 ; free physical = 230 ; free virtual = 7853
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3378.340 ; gain = 995.598 ; free physical = 269 ; free virtual = 7818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3378.340 ; gain = 995.598 ; free physical = 270 ; free virtual = 7819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3378.340 ; gain = 995.598 ; free physical = 245 ; free virtual = 7795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch Control_Unit
got a mismatch Datapath
Is not a child genome
got a mismatch Aritmetic_Logic_Unit
Is not a child genome
got a mismatch Memory
Is not a child genome
got a mismatch Interrupt_Control
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 3378.340 ; gain = 995.598 ; free physical = 225 ; free virtual = 7695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 3378.340 ; gain = 995.598 ; free physical = 225 ; free virtual = 7695
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Control_Unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_start |                            10011 |                            00000
                 s_fetch |                            00001 |                            00001
                s_decode |                            00110 |                            00010
                   s_nop |                            01000 |                            00100
                   s_add |                            01001 |                            00101
                   s_sub |                            01010 |                            00110
                    s_or |                            01011 |                            00111
                   s_and |                            01100 |                            01000
                   s_not |                            01101 |                            01001
                   s_xor |                            01110 |                            01010
                   s_cmp |                            01111 |                            01011
                   s_bxx |                            00011 |                            01100
                   s_jmp |                            00010 |                            01101
                    s_ld |                            00000 |                            01110
                   s_ldi |                            10000 |                            01111
                   s_ldx |                            10001 |                            10000
                    s_st |                            00111 |                            10001
                   s_stx |                            00100 |                            10010
                   s_hlt |                            10010 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Control_Unit'
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'V_reg' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'N_reg' [/home/nuno/Desktop/VeSPA_regfile_rom_ram_2/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:23 ; elapsed = 00:03:24 . Memory (MB): peak = 3378.340 ; gain = 995.598 ; free physical = 223 ; free virtual = 1303
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1025  
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input   33 Bit        Muxes := 4     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 3071  
	   4 Input    8 Bit        Muxes := 256   
	   5 Input    8 Bit        Muxes := 230   
	   3 Input    8 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 2     
	  17 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 34    
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3095  
	  19 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 768   
	   4 Input    1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
