Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Apr  9 00:07:27 2022
| Host         : AIROLDI01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   2           
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.329        0.000                      0                  134        0.182        0.000                      0                  134        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               6.329        0.000                      0                  108        0.182        0.000                      0                  108        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                    6.521        0.000                      0                   26        0.697        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_words_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.403ns (38.028%)  route 2.286ns (61.972%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.842     5.080    DATAPATH0/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/reg_words_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  DATAPATH0/reg_words_reg[2]/Q
                         net (fo=2, routed)           0.818     6.415    DATAPATH0/reg_words[2]
    SLICE_X3Y134         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  DATAPATH0/leqOp_carry_i_3/O
                         net (fo=1, routed)           0.569     7.108    DATAPATH0/leqOp_carry_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.628 r  DATAPATH0/leqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.628    DATAPATH0/leqOp_carry_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 f  DATAPATH0/leqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.900     8.645    DATAPATH0/leqOp
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.124     8.769 r  DATAPATH0/FSM_onehot_cur_state[4]_i_1/O
                         net (fo=1, routed)           0.000     8.769    DATAPATH0_n_18
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725    14.716    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[4]/C
                         clock pessimism              0.340    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X2Y133         FDCE (Setup_fdce_C_D)        0.077    15.098    FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_words_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 1.429ns (38.462%)  route 2.286ns (61.538%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.842     5.080    DATAPATH0/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/reg_words_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  DATAPATH0/reg_words_reg[2]/Q
                         net (fo=2, routed)           0.818     6.415    DATAPATH0/reg_words[2]
    SLICE_X3Y134         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  DATAPATH0/leqOp_carry_i_3/O
                         net (fo=1, routed)           0.569     7.108    DATAPATH0/leqOp_carry_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.628 r  DATAPATH0/leqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.628    DATAPATH0/leqOp_carry_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  DATAPATH0/leqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.900     8.645    DATAPATH0/leqOp
    SLICE_X2Y133         LUT2 (Prop_lut2_I1_O)        0.150     8.795 r  DATAPATH0/FSM_onehot_cur_state[5]_i_1/O
                         net (fo=1, routed)           0.000     8.795    DATAPATH0_n_17
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725    14.716    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
                         clock pessimism              0.340    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X2Y133         FDCE (Setup_fdce_C_D)        0.118    15.139    FSM_onehot_cur_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.234ns (35.783%)  route 2.215ns (64.217%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 14.711 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.840     5.078    DATAPATH0/CLK
    SLICE_X0Y131         FDCE                                         r  DATAPATH0/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  DATAPATH0/reg_in_reg[4]/Q
                         net (fo=1, routed)           1.128     6.625    DATAPATH0/data5
    SLICE_X1Y131         LUT6 (Prop_lut6_I1_O)        0.299     6.924 r  DATAPATH0/FSM_sequential_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.000     6.924    DATAPATH0/FSM_sequential_cur_state[1]_i_4_n_0
    SLICE_X1Y131         MUXF7 (Prop_muxf7_I1_O)      0.217     7.141 r  DATAPATH0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=17, routed)          1.087     8.227    CONVOLUTOR0/FSM_sequential_cur_state_reg[1]_0
    SLICE_X4Y130         LUT4 (Prop_lut4_I0_O)        0.299     8.526 r  CONVOLUTOR0/FSM_sequential_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.526    CONVOLUTOR0/next_state[1]
    SLICE_X4Y130         FDCE                                         r  CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.720    14.711    CONVOLUTOR0/CLK
    SLICE_X4Y130         FDCE                                         r  CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/C
                         clock pessimism              0.326    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y130         FDCE (Setup_fdce_C_D)        0.029    15.031    CONVOLUTOR0/FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 1.234ns (35.805%)  route 2.212ns (64.195%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.840     5.078    DATAPATH0/CLK
    SLICE_X0Y131         FDCE                                         r  DATAPATH0/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  DATAPATH0/reg_in_reg[4]/Q
                         net (fo=1, routed)           1.128     6.625    DATAPATH0/data5
    SLICE_X1Y131         LUT6 (Prop_lut6_I1_O)        0.299     6.924 r  DATAPATH0/FSM_sequential_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.000     6.924    DATAPATH0/FSM_sequential_cur_state[1]_i_4_n_0
    SLICE_X1Y131         MUXF7 (Prop_muxf7_I1_O)      0.217     7.141 r  DATAPATH0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=17, routed)          1.085     8.225    PARALLELIZER0/internal_registry_reg[0]_0
    SLICE_X2Y129         LUT6 (Prop_lut6_I0_O)        0.299     8.524 r  PARALLELIZER0/internal_registry[0]_i_1/O
                         net (fo=1, routed)           0.000     8.524    PARALLELIZER0/internal_registry[0]_i_1_n_0
    SLICE_X2Y129         FDCE                                         r  PARALLELIZER0/internal_registry_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X2Y129         FDCE                                         r  PARALLELIZER0/internal_registry_reg[0]/C
                         clock pessimism              0.340    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X2Y129         FDCE (Setup_fdce_C_D)        0.079    15.096    PARALLELIZER0/internal_registry_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.234ns (37.868%)  route 2.025ns (62.132%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.840     5.078    DATAPATH0/CLK
    SLICE_X0Y131         FDCE                                         r  DATAPATH0/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  DATAPATH0/reg_in_reg[4]/Q
                         net (fo=1, routed)           1.128     6.625    DATAPATH0/data5
    SLICE_X1Y131         LUT6 (Prop_lut6_I1_O)        0.299     6.924 r  DATAPATH0/FSM_sequential_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.000     6.924    DATAPATH0/FSM_sequential_cur_state[1]_i_4_n_0
    SLICE_X1Y131         MUXF7 (Prop_muxf7_I1_O)      0.217     7.141 r  DATAPATH0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=17, routed)          0.897     8.038    PARALLELIZER0/internal_registry_reg[0]_0
    SLICE_X3Y131         LUT6 (Prop_lut6_I0_O)        0.299     8.337 r  PARALLELIZER0/internal_registry[10]_i_1/O
                         net (fo=1, routed)           0.000     8.337    PARALLELIZER0/internal_registry[10]_i_1_n_0
    SLICE_X3Y131         FDCE                                         r  PARALLELIZER0/internal_registry_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722    14.713    PARALLELIZER0/CLK
    SLICE_X3Y131         FDCE                                         r  PARALLELIZER0/internal_registry_reg[10]/C
                         clock pessimism              0.340    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X3Y131         FDCE (Setup_fdce_C_D)        0.029    15.047    PARALLELIZER0/internal_registry_reg[10]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 1.234ns (37.935%)  route 2.019ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.840     5.078    DATAPATH0/CLK
    SLICE_X0Y131         FDCE                                         r  DATAPATH0/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  DATAPATH0/reg_in_reg[4]/Q
                         net (fo=1, routed)           1.128     6.625    DATAPATH0/data5
    SLICE_X1Y131         LUT6 (Prop_lut6_I1_O)        0.299     6.924 r  DATAPATH0/FSM_sequential_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.000     6.924    DATAPATH0/FSM_sequential_cur_state[1]_i_4_n_0
    SLICE_X1Y131         MUXF7 (Prop_muxf7_I1_O)      0.217     7.141 r  DATAPATH0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=17, routed)          0.891     8.032    PARALLELIZER0/internal_registry_reg[0]_0
    SLICE_X2Y129         LUT6 (Prop_lut6_I0_O)        0.299     8.331 r  PARALLELIZER0/internal_registry[1]_i_1/O
                         net (fo=1, routed)           0.000     8.331    PARALLELIZER0/internal_registry[1]_i_1_n_0
    SLICE_X2Y129         FDCE                                         r  PARALLELIZER0/internal_registry_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X2Y129         FDCE                                         r  PARALLELIZER0/internal_registry_reg[1]/C
                         clock pessimism              0.340    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X2Y129         FDCE (Setup_fdce_C_D)        0.081    15.098    PARALLELIZER0/internal_registry_reg[1]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 PARALLELIZER0/reg_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 1.072ns (34.662%)  route 2.021ns (65.338%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.839     5.077    PARALLELIZER0/CLK
    SLICE_X4Y131         FDCE                                         r  PARALLELIZER0/reg_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  PARALLELIZER0/reg_count_reg[1]/Q
                         net (fo=20, routed)          1.219     6.715    PARALLELIZER0/reg_count_reg[1]
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.325     7.040 r  PARALLELIZER0/internal_registry[5]_i_2/O
                         net (fo=1, routed)           0.802     7.841    PARALLELIZER0/p_1_in[10]
    SLICE_X1Y129         LUT6 (Prop_lut6_I4_O)        0.328     8.169 r  PARALLELIZER0/internal_registry[5]_i_1/O
                         net (fo=1, routed)           0.000     8.169    PARALLELIZER0/internal_registry[5]_i_1_n_0
    SLICE_X1Y129         FDCE                                         r  PARALLELIZER0/internal_registry_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X1Y129         FDCE                                         r  PARALLELIZER0/internal_registry_reg[5]/C
                         clock pessimism              0.326    15.039    
                         clock uncertainty           -0.035    15.003    
    SLICE_X1Y129         FDCE (Setup_fdce_C_D)        0.029    15.032    PARALLELIZER0/internal_registry_reg[5]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 1.234ns (40.346%)  route 1.825ns (59.654%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.840     5.078    DATAPATH0/CLK
    SLICE_X0Y131         FDCE                                         r  DATAPATH0/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  DATAPATH0/reg_in_reg[4]/Q
                         net (fo=1, routed)           1.128     6.625    DATAPATH0/data5
    SLICE_X1Y131         LUT6 (Prop_lut6_I1_O)        0.299     6.924 r  DATAPATH0/FSM_sequential_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.000     6.924    DATAPATH0/FSM_sequential_cur_state[1]_i_4_n_0
    SLICE_X1Y131         MUXF7 (Prop_muxf7_I1_O)      0.217     7.141 r  DATAPATH0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=17, routed)          0.697     7.837    PARALLELIZER0/internal_registry_reg[0]_0
    SLICE_X3Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.136 r  PARALLELIZER0/internal_registry[14]_i_1/O
                         net (fo=1, routed)           0.000     8.136    PARALLELIZER0/internal_registry[14]_i_1_n_0
    SLICE_X3Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X3Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[14]/C
                         clock pessimism              0.340    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X3Y130         FDCE (Setup_fdce_C_D)        0.031    15.048    PARALLELIZER0/internal_registry_reg[14]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  6.912    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 1.234ns (40.554%)  route 1.809ns (59.446%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.840     5.078    DATAPATH0/CLK
    SLICE_X0Y131         FDCE                                         r  DATAPATH0/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  DATAPATH0/reg_in_reg[4]/Q
                         net (fo=1, routed)           1.128     6.625    DATAPATH0/data5
    SLICE_X1Y131         LUT6 (Prop_lut6_I1_O)        0.299     6.924 r  DATAPATH0/FSM_sequential_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.000     6.924    DATAPATH0/FSM_sequential_cur_state[1]_i_4_n_0
    SLICE_X1Y131         MUXF7 (Prop_muxf7_I1_O)      0.217     7.141 r  DATAPATH0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=17, routed)          0.681     7.822    PARALLELIZER0/internal_registry_reg[0]_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.121 r  PARALLELIZER0/internal_registry[7]_i_1/O
                         net (fo=1, routed)           0.000     8.121    PARALLELIZER0/internal_registry[7]_i_1_n_0
    SLICE_X1Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X1Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[7]/C
                         clock pessimism              0.340    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X1Y130         FDCE (Setup_fdce_C_D)        0.032    15.049    PARALLELIZER0/internal_registry_reg[7]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.234ns (40.594%)  route 1.806ns (59.406%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.840     5.078    DATAPATH0/CLK
    SLICE_X0Y131         FDCE                                         r  DATAPATH0/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  DATAPATH0/reg_in_reg[4]/Q
                         net (fo=1, routed)           1.128     6.625    DATAPATH0/data5
    SLICE_X1Y131         LUT6 (Prop_lut6_I1_O)        0.299     6.924 r  DATAPATH0/FSM_sequential_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.000     6.924    DATAPATH0/FSM_sequential_cur_state[1]_i_4_n_0
    SLICE_X1Y131         MUXF7 (Prop_muxf7_I1_O)      0.217     7.141 r  DATAPATH0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=17, routed)          0.678     7.819    PARALLELIZER0/internal_registry_reg[0]_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.118 r  PARALLELIZER0/internal_registry[6]_i_1/O
                         net (fo=1, routed)           0.000     8.118    PARALLELIZER0/internal_registry[6]_i_1_n_0
    SLICE_X1Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X1Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[6]/C
                         clock pessimism              0.340    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X1Y130         FDCE (Setup_fdce_C_D)        0.031    15.048    PARALLELIZER0/internal_registry_reg[6]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  6.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 PARALLELIZER0/internal_registry_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.190ns (58.055%)  route 0.137ns (41.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.648     1.585    PARALLELIZER0/CLK
    SLICE_X1Y131         FDCE                                         r  PARALLELIZER0/internal_registry_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.141     1.726 r  PARALLELIZER0/internal_registry_reg[8]/Q
                         net (fo=2, routed)           0.137     1.863    PARALLELIZER0/internal_registry[8]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.049     1.912 r  PARALLELIZER0/reg_out[7]_i_2/O
                         net (fo=1, routed)           0.000     1.912    DATAPATH0/reg_out_reg[7]_1[7]
    SLICE_X2Y131         FDCE                                         r  DATAPATH0/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.920     2.109    DATAPATH0/CLK
    SLICE_X2Y131         FDCE                                         r  DATAPATH0/reg_out_reg[7]/C
                         clock pessimism             -0.510     1.599    
    SLICE_X2Y131         FDCE (Hold_fdce_C_D)         0.131     1.730    DATAPATH0/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.209%)  route 0.177ns (48.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.646     1.583    CONVOLUTOR0/CLK
    SLICE_X4Y130         FDCE                                         r  CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.177     1.901    PARALLELIZER0/internal_registry_reg[0]_1[1]
    SLICE_X2Y129         LUT6 (Prop_lut6_I3_O)        0.045     1.946 r  PARALLELIZER0/internal_registry[0]_i_1/O
                         net (fo=1, routed)           0.000     1.946    PARALLELIZER0/internal_registry[0]_i_1_n_0
    SLICE_X2Y129         FDCE                                         r  PARALLELIZER0/internal_registry_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.918     2.107    PARALLELIZER0/CLK
    SLICE_X2Y129         FDCE                                         r  PARALLELIZER0/internal_registry_reg[0]/C
                         clock pessimism             -0.486     1.621    
    SLICE_X2Y129         FDCE (Hold_fdce_C_D)         0.121     1.742    PARALLELIZER0/internal_registry_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.661%)  route 0.130ns (50.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.646     1.583    i_clk_IBUF_BUFG
    SLICE_X5Y130         FDCE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDCE (Prop_fdce_C_Q)         0.128     1.711 r  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=2, routed)           0.130     1.841    FSM_onehot_cur_state_reg_n_0_[7]
    SLICE_X2Y130         FDCE                                         r  FSM_onehot_cur_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.919     2.108    i_clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
                         clock pessimism             -0.486     1.622    
    SLICE_X2Y130         FDCE (Hold_fdce_C_D)         0.007     1.629    FSM_onehot_cur_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 PARALLELIZER0/internal_registry_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.691%)  route 0.150ns (44.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.648     1.585    PARALLELIZER0/CLK
    SLICE_X3Y131         FDCE                                         r  PARALLELIZER0/internal_registry_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.141     1.726 r  PARALLELIZER0/internal_registry_reg[10]/Q
                         net (fo=2, routed)           0.150     1.877    PARALLELIZER0/internal_registry[10]
    SLICE_X3Y132         LUT3 (Prop_lut3_I0_O)        0.048     1.925 r  PARALLELIZER0/reg_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.925    DATAPATH0/reg_out_reg[7]_1[5]
    SLICE_X3Y132         FDCE                                         r  DATAPATH0/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.921     2.110    DATAPATH0/CLK
    SLICE_X3Y132         FDCE                                         r  DATAPATH0/reg_out_reg[5]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X3Y132         FDCE (Hold_fdce_C_D)         0.107     1.707    DATAPATH0/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SERIALIZER0/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.646     1.583    SERIALIZER0/CLK
    SLICE_X5Y130         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDCE (Prop_fdce_C_Q)         0.128     1.711 r  SERIALIZER0/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=5, routed)           0.084     1.795    SERIALIZER0/reg_count_load
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.099     1.894 r  SERIALIZER0/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    SERIALIZER0/FSM_onehot_cur_state[1]_i_1_n_0
    SLICE_X5Y130         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.918     2.107    SERIALIZER0/CLK
    SLICE_X5Y130         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[1]/C
                         clock pessimism             -0.524     1.583    
    SLICE_X5Y130         FDCE (Hold_fdce_C_D)         0.092     1.675    SERIALIZER0/FSM_onehot_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SERIALIZER0/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/FSM_onehot_cur_state_reg[0]_inv/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.646     1.583    SERIALIZER0/CLK
    SLICE_X5Y130         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDCE (Prop_fdce_C_Q)         0.128     1.711 f  SERIALIZER0/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=5, routed)           0.085     1.796    SERIALIZER0/reg_count_load
    SLICE_X5Y130         LUT6 (Prop_lut6_I3_O)        0.099     1.895 r  SERIALIZER0/FSM_onehot_cur_state[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.895    SERIALIZER0/FSM_onehot_cur_state[0]_inv_i_1_n_0
    SLICE_X5Y130         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.918     2.107    SERIALIZER0/CLK
    SLICE_X5Y130         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[0]_inv/C
                         clock pessimism             -0.524     1.583    
    SLICE_X5Y130         FDCE (Hold_fdce_C_D)         0.091     1.674    SERIALIZER0/FSM_onehot_cur_state_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.696%)  route 0.167ns (47.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.646     1.583    CONVOLUTOR0/CLK
    SLICE_X4Y130         FDCE                                         r  CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.167     1.891    PARALLELIZER0/internal_registry_reg[0]_1[1]
    SLICE_X1Y130         LUT6 (Prop_lut6_I3_O)        0.045     1.936 r  PARALLELIZER0/internal_registry[6]_i_1/O
                         net (fo=1, routed)           0.000     1.936    PARALLELIZER0/internal_registry[6]_i_1_n_0
    SLICE_X1Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.919     2.108    PARALLELIZER0/CLK
    SLICE_X1Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[6]/C
                         clock pessimism             -0.486     1.622    
    SLICE_X1Y130         FDCE (Hold_fdce_C_D)         0.092     1.714    PARALLELIZER0/internal_registry_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 PARALLELIZER0/internal_registry_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.060%)  route 0.178ns (48.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.648     1.585    PARALLELIZER0/CLK
    SLICE_X1Y131         FDCE                                         r  PARALLELIZER0/internal_registry_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.141     1.726 r  PARALLELIZER0/internal_registry_reg[9]/Q
                         net (fo=2, routed)           0.178     1.904    PARALLELIZER0/internal_registry[9]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.045     1.949 r  PARALLELIZER0/reg_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.949    DATAPATH0/reg_out_reg[7]_1[6]
    SLICE_X2Y131         FDCE                                         r  DATAPATH0/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.920     2.109    DATAPATH0/CLK
    SLICE_X2Y131         FDCE                                         r  DATAPATH0/reg_out_reg[6]/C
                         clock pessimism             -0.510     1.599    
    SLICE_X2Y131         FDCE (Hold_fdce_C_D)         0.121     1.720    DATAPATH0/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 PARALLELIZER0/internal_registry_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.384%)  route 0.165ns (46.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.647     1.584    PARALLELIZER0/CLK
    SLICE_X1Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  PARALLELIZER0/internal_registry_reg[6]/Q
                         net (fo=2, routed)           0.165     1.890    PARALLELIZER0/internal_registry[6]
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.048     1.938 r  PARALLELIZER0/reg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.938    DATAPATH0/reg_out_reg[7]_1[1]
    SLICE_X0Y130         FDCE                                         r  DATAPATH0/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.919     2.108    DATAPATH0/CLK
    SLICE_X0Y130         FDCE                                         r  DATAPATH0/reg_out_reg[1]/C
                         clock pessimism             -0.511     1.597    
    SLICE_X0Y130         FDCE (Hold_fdce_C_D)         0.107     1.704    DATAPATH0/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 SERIALIZER0/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.646     1.583    SERIALIZER0/CLK
    SLICE_X5Y130         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  SERIALIZER0/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=1, routed)           0.176     1.901    SERIALIZER0/FSM_onehot_cur_state_reg_n_0_[1]
    SLICE_X5Y130         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.918     2.107    SERIALIZER0/CLK
    SLICE_X5Y130         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[2]/C
                         clock pessimism             -0.524     1.583    
    SLICE_X5Y130         FDCE (Hold_fdce_C_D)         0.075     1.658    SERIALIZER0/FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y133   FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y133   FSM_onehot_cur_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y133   FSM_onehot_cur_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y133   FSM_onehot_cur_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y133   FSM_onehot_cur_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y133   FSM_onehot_cur_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y133   FSM_onehot_cur_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y130   FSM_onehot_cur_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y130   FSM_onehot_cur_state_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.773ns (25.674%)  route 2.238ns (74.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.977     6.536    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.295     6.831 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          1.261     8.092    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X1Y129         FDCE                                         f  PARALLELIZER0/internal_registry_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X1Y129         FDCE                                         r  PARALLELIZER0/internal_registry_reg[5]/C
                         clock pessimism              0.340    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X1Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    PARALLELIZER0/internal_registry_reg[5]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[15]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.773ns (28.301%)  route 1.958ns (71.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.977     6.536    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.295     6.831 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.981     7.812    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X1Y130         FDCE                                         f  PARALLELIZER0/internal_registry_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X1Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[15]/C
                         clock pessimism              0.340    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X1Y130         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    PARALLELIZER0/internal_registry_reg[15]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.773ns (28.301%)  route 1.958ns (71.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.977     6.536    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.295     6.831 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.981     7.812    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X1Y130         FDCE                                         f  PARALLELIZER0/internal_registry_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X1Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[4]/C
                         clock pessimism              0.340    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X1Y130         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    PARALLELIZER0/internal_registry_reg[4]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[6]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.773ns (28.301%)  route 1.958ns (71.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.977     6.536    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.295     6.831 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.981     7.812    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X1Y130         FDCE                                         f  PARALLELIZER0/internal_registry_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X1Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[6]/C
                         clock pessimism              0.340    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X1Y130         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    PARALLELIZER0/internal_registry_reg[6]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[7]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.773ns (28.301%)  route 1.958ns (71.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.977     6.536    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.295     6.831 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.981     7.812    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X1Y130         FDCE                                         f  PARALLELIZER0/internal_registry_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X1Y130         FDCE                                         r  PARALLELIZER0/internal_registry_reg[7]/C
                         clock pessimism              0.340    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X1Y130         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    PARALLELIZER0/internal_registry_reg[7]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[10]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.773ns (28.593%)  route 1.930ns (71.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.977     6.536    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.295     6.831 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.953     7.784    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X3Y131         FDCE                                         f  PARALLELIZER0/internal_registry_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722    14.713    PARALLELIZER0/CLK
    SLICE_X3Y131         FDCE                                         r  PARALLELIZER0/internal_registry_reg[10]/C
                         clock pessimism              0.340    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X3Y131         FDCE (Recov_fdce_C_CLR)     -0.405    14.613    PARALLELIZER0/internal_registry_reg[10]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[11]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.773ns (28.593%)  route 1.930ns (71.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.977     6.536    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.295     6.831 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.953     7.784    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X3Y131         FDCE                                         f  PARALLELIZER0/internal_registry_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722    14.713    PARALLELIZER0/CLK
    SLICE_X3Y131         FDCE                                         r  PARALLELIZER0/internal_registry_reg[11]/C
                         clock pessimism              0.340    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X3Y131         FDCE (Recov_fdce_C_CLR)     -0.405    14.613    PARALLELIZER0/internal_registry_reg[11]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.773ns (28.593%)  route 1.930ns (71.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.977     6.536    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.295     6.831 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.953     7.784    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X3Y131         FDCE                                         f  PARALLELIZER0/internal_registry_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722    14.713    PARALLELIZER0/CLK
    SLICE_X3Y131         FDCE                                         r  PARALLELIZER0/internal_registry_reg[2]/C
                         clock pessimism              0.340    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X3Y131         FDCE (Recov_fdce_C_CLR)     -0.405    14.613    PARALLELIZER0/internal_registry_reg[2]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.773ns (28.593%)  route 1.930ns (71.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.977     6.536    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.295     6.831 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.953     7.784    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X3Y131         FDCE                                         f  PARALLELIZER0/internal_registry_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722    14.713    PARALLELIZER0/CLK
    SLICE_X3Y131         FDCE                                         r  PARALLELIZER0/internal_registry_reg[3]/C
                         clock pessimism              0.340    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X3Y131         FDCE (Recov_fdce_C_CLR)     -0.405    14.613    PARALLELIZER0/internal_registry_reg[3]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/reg_count_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.773ns (30.131%)  route 1.792ns (69.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.977     6.536    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.295     6.831 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.815     7.646    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X3Y129         FDCE                                         f  PARALLELIZER0/reg_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.721    14.712    PARALLELIZER0/CLK
    SLICE_X3Y129         FDCE                                         r  PARALLELIZER0/reg_count_reg[2]/C
                         clock pessimism              0.340    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X3Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    PARALLELIZER0/reg_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  6.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONVOLUTOR0/FSM_sequential_cur_state_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.721%)  route 0.430ns (67.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.164     1.751 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.189     1.940    CONVOLUTOR0/Q[0]
    SLICE_X3Y133         LUT2 (Prop_lut2_I1_O)        0.045     1.985 f  CONVOLUTOR0/FSM_sequential_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.241     2.226    CONVOLUTOR0/FSM_sequential_cur_state[2]_i_2_n_0
    SLICE_X4Y130         FDCE                                         f  CONVOLUTOR0/FSM_sequential_cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.918     2.107    CONVOLUTOR0/CLK
    SLICE_X4Y130         FDCE                                         r  CONVOLUTOR0/FSM_sequential_cur_state_reg[0]/C
                         clock pessimism             -0.486     1.621    
    SLICE_X4Y130         FDCE (Remov_fdce_C_CLR)     -0.092     1.529    CONVOLUTOR0/FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.721%)  route 0.430ns (67.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.164     1.751 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.189     1.940    CONVOLUTOR0/Q[0]
    SLICE_X3Y133         LUT2 (Prop_lut2_I1_O)        0.045     1.985 f  CONVOLUTOR0/FSM_sequential_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.241     2.226    CONVOLUTOR0/FSM_sequential_cur_state[2]_i_2_n_0
    SLICE_X4Y130         FDCE                                         f  CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.918     2.107    CONVOLUTOR0/CLK
    SLICE_X4Y130         FDCE                                         r  CONVOLUTOR0/FSM_sequential_cur_state_reg[1]/C
                         clock pessimism             -0.486     1.621    
    SLICE_X4Y130         FDCE (Remov_fdce_C_CLR)     -0.092     1.529    CONVOLUTOR0/FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONVOLUTOR0/FSM_sequential_cur_state_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.721%)  route 0.430ns (67.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.164     1.751 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.189     1.940    CONVOLUTOR0/Q[0]
    SLICE_X3Y133         LUT2 (Prop_lut2_I1_O)        0.045     1.985 f  CONVOLUTOR0/FSM_sequential_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.241     2.226    CONVOLUTOR0/FSM_sequential_cur_state[2]_i_2_n_0
    SLICE_X4Y130         FDCE                                         f  CONVOLUTOR0/FSM_sequential_cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.918     2.107    CONVOLUTOR0/CLK
    SLICE_X4Y130         FDCE                                         r  CONVOLUTOR0/FSM_sequential_cur_state_reg[2]/C
                         clock pessimism             -0.486     1.621    
    SLICE_X4Y130         FDCE (Remov_fdce_C_CLR)     -0.092     1.529    CONVOLUTOR0/FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/reg_count_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.246ns (28.509%)  route 0.617ns (71.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.148     1.735 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.374     2.109    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.098     2.207 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.243     2.450    SERIALIZER0/reg_count_reg[0]_0
    SLICE_X5Y131         FDCE                                         f  SERIALIZER0/reg_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.919     2.108    SERIALIZER0/CLK
    SLICE_X5Y131         FDCE                                         r  SERIALIZER0/reg_count_reg[0]/C
                         clock pessimism             -0.486     1.622    
    SLICE_X5Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.530    SERIALIZER0/reg_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/reg_count_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.246ns (28.509%)  route 0.617ns (71.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.148     1.735 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.374     2.109    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.098     2.207 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.243     2.450    SERIALIZER0/reg_count_reg[0]_0
    SLICE_X5Y131         FDCE                                         f  SERIALIZER0/reg_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.919     2.108    SERIALIZER0/CLK
    SLICE_X5Y131         FDCE                                         r  SERIALIZER0/reg_count_reg[1]/C
                         clock pessimism             -0.486     1.622    
    SLICE_X5Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.530    SERIALIZER0/reg_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/reg_count_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.246ns (28.509%)  route 0.617ns (71.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.148     1.735 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.374     2.109    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.098     2.207 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.243     2.450    SERIALIZER0/reg_count_reg[0]_0
    SLICE_X5Y131         FDCE                                         f  SERIALIZER0/reg_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.919     2.108    SERIALIZER0/CLK
    SLICE_X5Y131         FDCE                                         r  SERIALIZER0/reg_count_reg[2]/C
                         clock pessimism             -0.486     1.622    
    SLICE_X5Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.530    SERIALIZER0/reg_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/reg_count_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.246ns (28.366%)  route 0.621ns (71.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.148     1.735 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.374     2.109    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.098     2.207 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.247     2.454    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X4Y131         FDCE                                         f  PARALLELIZER0/reg_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.919     2.108    PARALLELIZER0/CLK
    SLICE_X4Y131         FDCE                                         r  PARALLELIZER0/reg_count_reg[0]/C
                         clock pessimism             -0.486     1.622    
    SLICE_X4Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.530    PARALLELIZER0/reg_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/reg_count_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.246ns (28.366%)  route 0.621ns (71.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.148     1.735 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.374     2.109    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.098     2.207 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.247     2.454    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X4Y131         FDCE                                         f  PARALLELIZER0/reg_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.919     2.108    PARALLELIZER0/CLK
    SLICE_X4Y131         FDCE                                         r  PARALLELIZER0/reg_count_reg[1]/C
                         clock pessimism             -0.486     1.622    
    SLICE_X4Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.530    PARALLELIZER0/reg_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[8]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.148     1.735 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.374     2.109    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.098     2.207 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.232     2.440    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X1Y131         FDCE                                         f  PARALLELIZER0/internal_registry_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.920     2.109    PARALLELIZER0/CLK
    SLICE_X1Y131         FDCE                                         r  PARALLELIZER0/internal_registry_reg[8]/C
                         clock pessimism             -0.510     1.599    
    SLICE_X1Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.507    PARALLELIZER0/internal_registry_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[9]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.148     1.735 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.374     2.109    PARALLELIZER0/Q[0]
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.098     2.207 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.232     2.440    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X1Y131         FDCE                                         f  PARALLELIZER0/internal_registry_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.920     2.109    PARALLELIZER0/CLK
    SLICE_X1Y131         FDCE                                         r  PARALLELIZER0/internal_registry_reg[9]/C
                         clock pessimism             -0.510     1.599    
    SLICE_X1Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.507    PARALLELIZER0/internal_registry_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.932    





