#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Jun 01 10:45:44 2017
# Process ID: 15588
# Current directory: C:/College/Thesis/VivadoProjects/SHA1_core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15564 C:\College\Thesis\VivadoProjects\SHA1_core\SHA1_core.xpr
# Log file: C:/College/Thesis/VivadoProjects/SHA1_core/vivado.log
# Journal file: C:/College/Thesis/VivadoProjects/SHA1_core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.xpr
launch_simulation
source W0_15_tb.tcl
close_sim
close [ open C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/Func0.v w ]
add_files C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/Func0.v
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close [ open C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/init_ABCDE.v w ]
add_files C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/init_ABCDE.v
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close [ open C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/init_H01234.v w ]
add_files C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/init_H01234.v
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
source W0_15_tb.tcl
close_sim
launch_simulation
source W0_15_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
source W0_15_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
source W0_15_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
source W0_15_tb.tcl
close_sim
launch_simulation
source W0_15_tb.tcl
close_sim
launch_simulation
source W0_15_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
source W0_15_tb.tcl
close_sim
launch_simulation
source W0_15_tb.tcl
close_sim
launch_simulation
source W0_15_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1
launch_simulation
source W0_15_tb.tcl
close_sim
launch_simulation
source W0_15_tb.tcl
launch_simulation -mode post-synthesis -type functional
source W0_15_tb.tcl
close_sim
close_sim
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
source W0_15_tb.tcl
launch_simulation -mode post-synthesis -type functional
source W0_15_tb.tcl
close_sim
close_sim
close_design
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source W0_15_tb.tcl
close_sim
launch_simulation
launch_simulation
source W0_15_tb.tcl
close_sim
launch_simulation
source W0_15_tb.tcl
close_sim
update_compile_order -fileset sim_1
launch_simulation
source W0_15_tb.tcl
close_sim
launch_simulation
source W0_15_tb.tcl
close_sim
launch_simulation
source W0_15_tb.tcl
close_sim
launch_simulation
source W0_15_tb.tcl
close_sim
