
INFO (TDA-005): Command Line Invocation: 
            create_logic_tests stepid=pd__create_logic_tests_050415062627-793712000 experiment=poutine maxpatternstatic=99999999 testmode=FULLSCAN reportcircuit=yes workdir=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work simrandom=yes compactioneffort=none simulation=gp reportfaultsummary=yes effort=low  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 12.1.101 Feb 21, 2013 (linux26_64 ET121)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2012 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Monday May 04 06:26:28 2015  EDT
            Host machine is nemesis.lab.ece.cmu.local, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 29218.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work
            TESTMODE=FULLSCAN
            EXPERIMENT=poutine

            simulation=gp
            maxpatternstatic=99999999
            simrandom=yes
            reportfaultsummary=yes
            reportcircuit=yes
            logfile=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work/testresults/logs/log_create_logic_tests_FULLSCAN_poutine_050415062627-793712000
            stepid=pd__create_logic_tests
            compactioneffort=none
          + effort=low
[end TDA_009]
malloc: using debugging hooks



------------------Circuit Statistics---------------------

Circuit Summary
---------------

Hierarchical Model:                  Flattened Model:
     5598  Blocks                          6094  Blocks
    14065  Pins                            6094  Nodes
     5844  Nets

Primary Inputs:                      Primary Outputs:
      247  Input Only                       250  Output Only
        0  Input/Output                       0  Input/Output
      247  Total Inputs                     250  Total Outputs

Tied Nets:                           Dotted Nets:
        0  Tied to 0                          0  Two-State
        0  Tied to 1                          0  Three-State
        0  Tied to X                          0  Total Dotted Nets
        0  Total Tied Nets

Selected Primitive Functions:
        0  Clock Chopper (CHOP) primitives 
        0  RAMs
        0  ROMs
        0  TSDs
        0  Resistors
        0  Transistors
        0  Latches

        0  Flip-Flops


Test Function Pin Information for Test Mode:  FULLSCAN
-------------------------------------------

          0  SC    (System  Clock)             Pins
          0  AC    (A Shift Clock)             Pins
          0  BC    (B Shift Clock)             Pins
          0  PC    (P Shift Clock)             Pins
          0  EC    (E Shift Clock)             Pins

          0  OSC   (Oscillator)                Pins

          0  TI    (Test Inhibit)              Pins
          0  SE    (Scan Enable)               Pins
          0  CI    (Clock Isolation)           Pins
          0  OI    (Output Inhibit)            Pins

          0  SI    (Scan Input)                Pins
          0  SO    (Scan Output)               Pins

**************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
**************************************************************************************
**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589         0         0         0     16589   0.00   0.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589         0         0         0     16589   0.00   0.00
**************************************************************************************



INFO (TTC-110): Initializing the General Purpose Simulator...  [end TTC_110] 



INFO (TTC-110): Initialization of the simulator was successful.  Time used (CPU/Elapsed)   0:00:00.01/  0:00:00.03.  [end TTC_110] 



INFO (TTC-110): Starting random pattern simulation...  [end TTC_110] 


INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):     32      32       8624    51.99%   51.99%          0       7965     00:00.10     00:00.12        00:00.49    [end TDA_220] 
INFO (TDA-220):     64      62       1028    58.18%   58.18%          0       6937     00:00.16     00:00.18        00:00.55    [end TDA_220] 
INFO (TDA-220):     96      86        505    61.23%   61.23%          0       6432     00:00.21     00:00.24        00:00.61    [end TDA_220] 
INFO (TDA-220):    128     107        462    64.01%   64.01%          0       5970     00:00.27     00:00.29        00:00.67    [end TDA_220] 
INFO (TDA-220):    160     127        236    65.43%   65.43%          0       5734     00:00.32     00:00.34        00:00.72    [end TDA_220] 
INFO (TDA-220):    192     139        165    66.43%   66.43%          0       5569     00:00.37     00:00.40        00:00.78    [end TDA_220] 
INFO (TDA-220):    224     151         73    66.87%   66.87%          0       5496     00:00.42     00:00.45        00:00.83    [end TDA_220] 
INFO (TDA-220):    256     165        223    68.21%   68.21%          0       5273     00:00.47     00:00.49        00:00.88    [end TDA_220] 
INFO (TDA-220):    288     171         33    68.41%   68.41%          0       5240     00:00.52     00:00.54        00:00.92    [end TDA_220] 
INFO (TDA-220):    320     176         26    68.57%   68.57%          0       5214     00:00.57     00:00.59        00:00.97    [end TDA_220] 
INFO (TDA-220):    352     182        118    69.28%   69.28%          0       5096     00:00.61     00:00.64        00:01.02    [end TDA_220] 
INFO (TDA-220):    384     190        206    70.52%   70.52%          0       4890     00:00.66     00:00.68        00:01.07    [end TDA_220] 
INFO (TDA-220):    416     195          8    70.57%   70.57%          0       4882     00:00.70     00:00.73        00:01.11    [end TDA_220] 
TFS_msgLevel restored to 0

INFO (TTC-110): Ending Random pattern simulation.  [end TTC_110] 

INFO (TDA-220):    416     195          0    70.57%   70.57%          0       4882     00:00.70     00:00.73        00:01.14    [end TDA_220] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):    448     226       1249    78.11%   78.11%          0       3630     00:00.75     00:00.78        00:01.24    [end TDA_220] 
INFO (TDA-220):    480     255        720    82.61%   82.61%          0       2879     00:00.78     00:00.83        00:01.31    [end TDA_220] 
INFO (TDA-220):    512     284        400    85.10%   85.10%          0       2465     00:00.83     00:00.90        00:01.41    [end TDA_220] 
INFO (TDA-220):    544     316        320    87.24%   87.24%          0       2106     00:00.87     00:00.97        00:01.52    [end TDA_220] 
INFO (TDA-220):    576     347        198    88.67%   88.67%          0       1865     00:00.90     00:01.01        00:01.58    [end TDA_220] 
INFO (TDA-220):    608     378        180    90.02%   90.02%          0       1637     00:00.93     00:01.06        00:01.65    [end TDA_220] 
INFO (TDA-220):    640     409        210    91.60%   91.60%          0       1374     00:00.96     00:01.11        00:01.73    [end TDA_220] 
INFO (TDA-220):    672     439        158    92.90%   92.90%          0       1158     00:00.99     00:01.16        00:01.81    [end TDA_220] 
INFO (TDA-220):    704     471        124    93.94%   93.94%          0        984     00:01.02     00:01.23        00:01.91    [end TDA_220] 
INFO (TDA-220):    736     501        108    95.15%   95.15%          0        784     00:01.06     00:01.30        00:02.01    [end TDA_220] 
INFO (TDA-220):    768     531         65    96.21%   96.21%          0        609     00:01.10     00:01.37        00:02.11    [end TDA_220] 
INFO (TDA-220):    800     560         73    97.70%   97.70%          0        365     00:01.13     00:01.43        00:02.19    [end TDA_220] 
INFO (TDA-220):    832     590         66    98.61%   98.61%          0        219     00:01.15     00:01.47        00:02.27    [end TDA_220] 
INFO (TDA-220):    859     617         45   100.00%  100.00%          0          0     00:01.18     00:01.55        00:02.36    [end TDA_220] 

**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589     15623         0       966         0  94.18 100.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589     15623         0       966         0  94.18 100.00
**************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Logic                                          617
----------------------------------------------------------
 Total                                          617

*************************************************************************************** 
* Untested Fault Summary. Use GUI Analyze Messages for additional analysis information   
*************************************************************************************** 
Count   Message
-----   -------
  452	   INFO (TFA-020): redundant faults 
*************************************************************************************** 

(I) File(s) generated (bytes and name):

          90112 /afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work/tbdata/faultStatus.FULLSCAN.poutine
         377610 /afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work/tbdata/TBDbin.FULLSCAN.poutine

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            9,856,368  bytes

                      CPU Time =    0:00:01.56
                  Elapsed Time =    0:00:02.54                    [end TDA_001]

     Date Ended:  Monday May 04 06:26:30 2015  EDT




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     32 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -   
      4 INFO (TTC-110): Initializing the General Purpose Simulator...   


*******************************************************************************
