/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL8328
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL8328_REG_DEFINITION_H__
#define __RTL8328_REG_DEFINITION_H__

/*
 * Feature: Table Access 
 */
#define RTL8328_ALE_GLOBAL_CONTROL_ADDR                                                                        (0x0)
  #define RTL8328_ALE_GLOBAL_CONTROL_ALESTAT_OFFSET                                                            (1)
  #define RTL8328_ALE_GLOBAL_CONTROL_ALESTAT_MASK                                                              (0x1 << RTL8328_ALE_GLOBAL_CONTROL_ALESTAT_OFFSET)
  #define RTL8328_ALE_GLOBAL_CONTROL_ALESTOP_CMD_OFFSET                                                        (0)
  #define RTL8328_ALE_GLOBAL_CONTROL_ALESTOP_CMD_MASK                                                          (0x1 << RTL8328_ALE_GLOBAL_CONTROL_ALESTOP_CMD_OFFSET)

#define RTL8328_INDIRECT_CONTROL_ADDR                                                                          (0x4)
  #define RTL8328_INDIRECT_CONTROL_EXECUTE_OFFSET                                                              (31)
  #define RTL8328_INDIRECT_CONTROL_EXECUTE_MASK                                                                (0x1 << RTL8328_INDIRECT_CONTROL_EXECUTE_OFFSET)
  #define RTL8328_INDIRECT_CONTROL_ACCMD_OFFSET                                                                (30)
  #define RTL8328_INDIRECT_CONTROL_ACCMD_MASK                                                                  (0x1 << RTL8328_INDIRECT_CONTROL_ACCMD_OFFSET)
  #define RTL8328_INDIRECT_CONTROL_CPUOCCUP_OFFSET                                                             (29)
  #define RTL8328_INDIRECT_CONTROL_CPUOCCUP_MASK                                                               (0x1 << RTL8328_INDIRECT_CONTROL_CPUOCCUP_OFFSET)
  #define RTL8328_INDIRECT_CONTROL_ACCTBTP_OFFSET                                                              (14)
  #define RTL8328_INDIRECT_CONTROL_ACCTBTP_MASK                                                                (0xF << RTL8328_INDIRECT_CONTROL_ACCTBTP_OFFSET)
  #define RTL8328_INDIRECT_CONTROL_ACCADDR_OFFSET                                                              (0)
  #define RTL8328_INDIRECT_CONTROL_ACCADDR_MASK                                                                (0x3FFF << RTL8328_INDIRECT_CONTROL_ACCADDR_OFFSET)

#define RTL8328_INDIRECT_DATA0_FOR_CPU_ADDR                                                                    (0x8)
  #define RTL8328_INDIRECT_DATA0_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_31_0_OFFSET                              (0)
  #define RTL8328_INDIRECT_DATA0_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_31_0_MASK                                (0xFFFFFFFF << RTL8328_INDIRECT_DATA0_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_31_0_OFFSET)

#define RTL8328_INDIRECT_DATA1_FOR_CPU_ADDR                                                                    (0xC)
  #define RTL8328_INDIRECT_DATA1_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_63_32_OFFSET                             (0)
  #define RTL8328_INDIRECT_DATA1_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_63_32_MASK                               (0xFFFFFFFF << RTL8328_INDIRECT_DATA1_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_63_32_OFFSET)

#define RTL8328_INDIRECT_DATA2_FOR_CPU_ADDR                                                                    (0x10)
  #define RTL8328_INDIRECT_DATA2_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_95_64_OFFSET                             (0)
  #define RTL8328_INDIRECT_DATA2_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_95_64_MASK                               (0xFFFFFFFF << RTL8328_INDIRECT_DATA2_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_95_64_OFFSET)

#define RTL8328_INDIRECT_DATA3_FOR_CPU_ADDR                                                                    (0x14)
  #define RTL8328_INDIRECT_DATA3_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_127_96_OFFSET                            (0)
  #define RTL8328_INDIRECT_DATA3_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_127_96_MASK                              (0xFFFFFFFF << RTL8328_INDIRECT_DATA3_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_127_96_OFFSET)

#define RTL8328_INDIRECT_DATA4_FOR_CPU_ADDR                                                                    (0x18)
  #define RTL8328_INDIRECT_DATA4_FOR_CPU_UNUSED_OFFSET                                                         (17)
  #define RTL8328_INDIRECT_DATA4_FOR_CPU_UNUSED_MASK                                                           (0x7FFF << RTL8328_INDIRECT_DATA4_FOR_CPU_UNUSED_OFFSET)
  #define RTL8328_INDIRECT_DATA4_FOR_CPU_VALID_BIT_OFFSET                                                      (16)
  #define RTL8328_INDIRECT_DATA4_FOR_CPU_VALID_BIT_MASK                                                        (0x1 << RTL8328_INDIRECT_DATA4_FOR_CPU_VALID_BIT_OFFSET)
  #define RTL8328_INDIRECT_DATA4_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_143_128_OFFSET                           (0)
  #define RTL8328_INDIRECT_DATA4_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_143_128_MASK                             (0xFFFF << RTL8328_INDIRECT_DATA4_FOR_CPU_FRAME_INSPECTION_ENGINE_DATA_143_128_OFFSET)

#define RTL8328_INDIRECT_DATA5_FOR_CPU_ADDR                                                                    (0x1C)
  #define RTL8328_INDIRECT_DATA5_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_31_0_OFFSET                           (0)
  #define RTL8328_INDIRECT_DATA5_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_31_0_MASK                             (0xFFFFFFFF << RTL8328_INDIRECT_DATA5_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_31_0_OFFSET)

#define RTL8328_INDIRECT_DATA6_FOR_CPU_ADDR                                                                    (0x20)
  #define RTL8328_INDIRECT_DATA6_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_63_32_OFFSET                          (0)
  #define RTL8328_INDIRECT_DATA6_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_63_32_MASK                            (0xFFFFFFFF << RTL8328_INDIRECT_DATA6_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_63_32_OFFSET)

#define RTL8328_INDIRECT_DATA7_FOR_CPU_ADDR                                                                    (0x24)
  #define RTL8328_INDIRECT_DATA7_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_95_64_OFFSET                          (0)
  #define RTL8328_INDIRECT_DATA7_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_95_64_MASK                            (0xFFFFFFFF << RTL8328_INDIRECT_DATA7_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_95_64_OFFSET)

#define RTL8328_INDIRECT_DATA8_FOR_CPU_ADDR                                                                    (0x28)
  #define RTL8328_INDIRECT_DATA8_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_127_96_OFFSET                         (0)
  #define RTL8328_INDIRECT_DATA8_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_127_96_MASK                           (0xFFFFFFFF << RTL8328_INDIRECT_DATA8_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_127_96_OFFSET)

#define RTL8328_INDIRECT_DATA9_FOR_CPU_ADDR                                                                    (0x2C)
  #define RTL8328_INDIRECT_DATA9_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_143_128_OFFSET                        (0)
  #define RTL8328_INDIRECT_DATA9_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_143_128_MASK                          (0xFFFF << RTL8328_INDIRECT_DATA9_FOR_CPU_FRAME_INSPECTION_ENGINE_CAREBIT_143_128_OFFSET)

#define RTL8328_INDIRECT_DATA0_FOR_RRCP_ADDR                                                                   (0x30)
  #define RTL8328_INDIRECT_DATA0_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_31_0_OFFSET                             (0)
  #define RTL8328_INDIRECT_DATA0_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_31_0_MASK                               (0xFFFFFFFF << RTL8328_INDIRECT_DATA0_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_31_0_OFFSET)

#define RTL8328_INDIRECT_DATA1_FOR_RRCP_ADDR                                                                   (0x34)
  #define RTL8328_INDIRECT_DATA1_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_63_32_OFFSET                            (0)
  #define RTL8328_INDIRECT_DATA1_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_63_32_MASK                              (0xFFFFFFFF << RTL8328_INDIRECT_DATA1_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_63_32_OFFSET)

#define RTL8328_INDIRECT_DATA2_FOR_RRCP_ADDR                                                                   (0x38)
  #define RTL8328_INDIRECT_DATA2_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_95_64_OFFSET                            (0)
  #define RTL8328_INDIRECT_DATA2_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_95_64_MASK                              (0xFFFFFFFF << RTL8328_INDIRECT_DATA2_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_95_64_OFFSET)

#define RTL8328_INDIRECT_DATA3_FOR_RRCP_ADDR                                                                   (0x3C)
  #define RTL8328_INDIRECT_DATA3_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_127_96_OFFSET                           (0)
  #define RTL8328_INDIRECT_DATA3_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_127_96_MASK                             (0xFFFFFFFF << RTL8328_INDIRECT_DATA3_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_127_96_OFFSET)

#define RTL8328_INDIRECT_DATA4_FOR_RRCP_ADDR                                                                   (0x40)
  #define RTL8328_INDIRECT_DATA4_FOR_RRCP_UNUSED_OFFSET                                                        (17)
  #define RTL8328_INDIRECT_DATA4_FOR_RRCP_UNUSED_MASK                                                          (0x7FFF << RTL8328_INDIRECT_DATA4_FOR_RRCP_UNUSED_OFFSET)
  #define RTL8328_INDIRECT_DATA4_FOR_RRCP_VALID_BIT_OFFSET                                                     (16)
  #define RTL8328_INDIRECT_DATA4_FOR_RRCP_VALID_BIT_MASK                                                       (0x1 << RTL8328_INDIRECT_DATA4_FOR_RRCP_VALID_BIT_OFFSET)
  #define RTL8328_INDIRECT_DATA4_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_143_128_OFFSET                          (0)
  #define RTL8328_INDIRECT_DATA4_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_143_128_MASK                            (0xFFFF << RTL8328_INDIRECT_DATA4_FOR_RRCP_FRAME_INSPECTION_ENGINE_DATA_143_128_OFFSET)

#define RTL8328_INDIRECT_DATA5_FOR_RRCP_ADDR                                                                   (0x44)
  #define RTL8328_INDIRECT_DATA5_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_31_0_OFFSET                          (0)
  #define RTL8328_INDIRECT_DATA5_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_31_0_MASK                            (0xFFFFFFFF << RTL8328_INDIRECT_DATA5_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_31_0_OFFSET)

#define RTL8328_INDIRECT_DATA6_FOR_RRCP_ADDR                                                                   (0x48)
  #define RTL8328_INDIRECT_DATA6_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_63_32_OFFSET                         (0)
  #define RTL8328_INDIRECT_DATA6_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_63_32_MASK                           (0xFFFFFFFF << RTL8328_INDIRECT_DATA6_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_63_32_OFFSET)

#define RTL8328_INDIRECT_DATA7_FOR_RRCP_ADDR                                                                   (0x4C)
  #define RTL8328_INDIRECT_DATA7_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_95_64_OFFSET                         (0)
  #define RTL8328_INDIRECT_DATA7_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_95_64_MASK                           (0xFFFFFFFF << RTL8328_INDIRECT_DATA7_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_95_64_OFFSET)

#define RTL8328_INDIRECT_DATA8_FOR_RRCP_ADDR                                                                   (0x50)
  #define RTL8328_INDIRECT_DATA8_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_127_96_OFFSET                        (0)
  #define RTL8328_INDIRECT_DATA8_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_127_96_MASK                          (0xFFFFFFFF << RTL8328_INDIRECT_DATA8_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_127_96_OFFSET)

#define RTL8328_INDIRECT_DATA9_FOR_RRCP_ADDR                                                                   (0x54)
  #define RTL8328_INDIRECT_DATA9_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_143_128_OFFSET                       (0)
  #define RTL8328_INDIRECT_DATA9_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_143_128_MASK                         (0xFFFF << RTL8328_INDIRECT_DATA9_FOR_RRCP_FRAME_INSPECTION_ENGINE_CAREBIT_143_128_OFFSET)


/*
 * Feature: Interface 
 */
#define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_ADDR                                                             (0x10000)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS25G_OFFSET                                              (31)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS25G_MASK                                                (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS25G_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_CHIP_TYPE_OFFSET                                               (30)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_CHIP_TYPE_MASK                                                 (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_CHIP_TYPE_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_SMART_OFFSET                                               (29)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_SMART_MASK                                                 (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_SMART_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DRAMTYPE_OFFSET                                                (28)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DRAMTYPE_MASK                                                  (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DRAMTYPE_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_BOOTSEL_1_0_OFFSET                                             (26)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_BOOTSEL_1_0_MASK                                               (0x3 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_BOOTSEL_1_0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_DRAM_OFFSET                                                (25)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_DRAM_MASK                                                  (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_DRAM_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_CPU_OFFSET                                                 (24)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_CPU_MASK                                                   (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_CPU_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_CPU_MODE_OFFSET                                            (23)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_CPU_MODE_MASK                                              (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_CPU_MODE_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EEPROMTYPE_OFFSET                                              (22)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EEPROMTYPE_MASK                                                (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EEPROMTYPE_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_CPU_IF_1_0_OFFSET                                          (20)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_CPU_IF_1_0_MASK                                            (0x3 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_CPU_IF_1_0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_NIC_OFFSET                                                 (19)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_NIC_MASK                                                   (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_NIC_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS1_MODE_1_0_OFFSET                                       (17)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS1_MODE_1_0_MASK                                         (0x3 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS1_MODE_1_0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS0_MODE_1_0_OFFSET                                       (15)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS0_MODE_1_0_MASK                                         (0x3 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS0_MODE_1_0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_SDS_BAKUP_OFFSET                                            (14)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_SDS_BAKUP_MASK                                              (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_SDS_BAKUP_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS_SMII_OFFSET                                            (13)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS_SMII_MASK                                              (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SDS_SMII_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_UTP_VDSL_OFFSET                                            (12)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_UTP_VDSL_MASK                                              (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_UTP_VDSL_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC_MODE_OFFSET                                            (11)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC_MODE_MASK                                              (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC_MODE_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC27_IF_1_0_OFFSET                                        (9)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC27_IF_1_0_MASK                                          (0x3 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC27_IF_1_0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC25_IF_1_0_OFFSET                                        (7)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC25_IF_1_0_MASK                                          (0x3 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC25_IF_1_0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC24_IF_1_0_OFFSET                                        (5)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC24_IF_1_0_MASK                                          (0x3 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MAC24_IF_1_0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC27_OFFSET                                                (4)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC27_MASK                                                  (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC27_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC26_OFFSET                                                (3)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC26_MASK                                                  (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC26_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC25_OFFSET                                                (2)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC25_MASK                                                  (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC25_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC24_OFFSET                                                (1)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC24_MASK                                                  (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_EN_MAC24_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_SDS25AUBK_OFFSET                                           (0)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_SDS25AUBK_MASK                                             (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL0_DIS_SDS25AUBK_OFFSET)

#define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL1_ADDR                                                             (0x10004)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FLASH_TYPE_OFFSET                                          (2)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FLASH_TYPE_MASK                                            (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FLASH_TYPE_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_JTAG_1_0_OFFSET                                            (0)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_JTAG_1_0_MASK                                              (0x3 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_JTAG_1_0_OFFSET)

#define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_ADDR                                                             (0x10008)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SMII_2_0_OFFSET                                            (28)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SMII_2_0_MASK                                              (0x7 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SMII_2_0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_EN_SDS2_OFFSET                                                 (24)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_EN_SDS2_MASK                                                   (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_EN_SDS2_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_EN_SDS1_OFFSET                                                 (23)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_EN_SDS1_MASK                                                   (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_EN_SDS1_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_EN_SDS0_OFFSET                                                 (22)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_EN_SDS0_MASK                                                   (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_EN_SDS0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SDS1_SPD_1_0_OFFSET                                            (20)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SDS1_SPD_1_0_MASK                                              (0x3 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SDS1_SPD_1_0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SDS0_SPD_1_0_OFFSET                                            (18)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SDS0_SPD_1_0_MASK                                              (0x3 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SDS0_SPD_1_0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SDS1_25G_OFFSET                                            (17)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SDS1_25G_MASK                                              (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SDS1_25G_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SDS0_25G_OFFSET                                            (16)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SDS0_25G_MASK                                              (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SDS0_25G_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_DIS_SDS1_100FX_OFFSET                                          (15)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_DIS_SDS1_100FX_MASK                                            (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_DIS_SDS1_100FX_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_DIS_SDS0_100FX_OFFSET                                          (14)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_DIS_SDS0_100FX_MASK                                            (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_DIS_SDS0_100FX_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_MDX_SDS_SCR_OFFSET                                             (13)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_MDX_SDS_SCR_MASK                                               (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_MDX_SDS_SCR_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SDS25G_STA_OFFSET                                              (12)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SDS25G_STA_MASK                                                (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SDS25G_STA_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC24_RGMII_RXC_DELAY_OFFSET                              (11)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC24_RGMII_RXC_DELAY_MASK                                (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC24_RGMII_RXC_DELAY_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC25_RGMII_RXC_DELAY_OFFSET                              (10)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC25_RGMII_RXC_DELAY_MASK                                (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC25_RGMII_RXC_DELAY_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_CPU_RGMII_RXC_DELAY_OFFSET                                 (9)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_CPU_RGMII_RXC_DELAY_MASK                                   (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_CPU_RGMII_RXC_DELAY_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC24_RGMII_TXC_DELAY_OFFSET                              (8)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC24_RGMII_TXC_DELAY_MASK                                (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC24_RGMII_TXC_DELAY_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC25_RGMII_TXC_DELAY_OFFSET                              (7)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC25_RGMII_TXC_DELAY_MASK                                (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_GMAC25_RGMII_TXC_DELAY_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_CPU_RGMII_TXC_DELAY_OFFSET                                 (6)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_CPU_RGMII_TXC_DELAY_MASK                                   (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_CPU_RGMII_TXC_DELAY_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_S3MII_RXC_DELAY_2_0_OFFSET                                 (3)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_S3MII_RXC_DELAY_2_0_MASK                                   (0x7 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_S3MII_RXC_DELAY_2_0_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SMII_S3MII_TXC_DELAY_2_0_OFFSET                            (0)
  #define RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SMII_S3MII_TXC_DELAY_2_0_MASK                              (0x7 << RTL8328_GLOBAL_MAC_INTERFACE_CONTROL2_SEL_SMII_S3MII_TXC_DELAY_2_0_OFFSET)


/*
 * Feature: Reset 
 */
#define RTL8328_RESET_GLOBAL_CONTROL_ADDR                                                                      (0x20000)
  #define RTL8328_RESET_GLOBAL_CONTROL_WDOG_INT_EN_OFFSET                                                      (4)
  #define RTL8328_RESET_GLOBAL_CONTROL_WDOG_INT_EN_MASK                                                        (0x1 << RTL8328_RESET_GLOBAL_CONTROL_WDOG_INT_EN_OFFSET)
  #define RTL8328_RESET_GLOBAL_CONTROL_CPU_MEM_RST_OFFSET                                                      (3)
  #define RTL8328_RESET_GLOBAL_CONTROL_CPU_MEM_RST_MASK                                                        (0x1 << RTL8328_RESET_GLOBAL_CONTROL_CPU_MEM_RST_OFFSET)
  #define RTL8328_RESET_GLOBAL_CONTROL_SWITCH_RST_OFFSET                                                       (2)
  #define RTL8328_RESET_GLOBAL_CONTROL_SWITCH_RST_MASK                                                         (0x1 << RTL8328_RESET_GLOBAL_CONTROL_SWITCH_RST_OFFSET)
  #define RTL8328_RESET_GLOBAL_CONTROL_NIC_RST_OFFSET                                                          (1)
  #define RTL8328_RESET_GLOBAL_CONTROL_NIC_RST_MASK                                                            (0x1 << RTL8328_RESET_GLOBAL_CONTROL_NIC_RST_OFFSET)
  #define RTL8328_RESET_GLOBAL_CONTROL_SW_RST_OFFSET                                                           (0)
  #define RTL8328_RESET_GLOBAL_CONTROL_SW_RST_MASK                                                             (0x1 << RTL8328_RESET_GLOBAL_CONTROL_SW_RST_OFFSET)

#define RTL8328_RESET_GLOBAL_CONTROL1_ADDR                                                                     (0x20004)
  #define RTL8328_RESET_GLOBAL_CONTROL1_HW_RST_OFFSET                                                          (0)
  #define RTL8328_RESET_GLOBAL_CONTROL1_HW_RST_MASK                                                            (0x1 << RTL8328_RESET_GLOBAL_CONTROL1_HW_RST_OFFSET)

#define RTL8328_RESET_GLOBAL_CONTROL2_ADDR                                                                     (0x20008)
  #define RTL8328_RESET_GLOBAL_CONTROL2_SDS_RST_OFFSET                                                         (1)
  #define RTL8328_RESET_GLOBAL_CONTROL2_SDS_RST_MASK                                                           (0x1 << RTL8328_RESET_GLOBAL_CONTROL2_SDS_RST_OFFSET)
  #define RTL8328_RESET_GLOBAL_CONTROL2_FEPHY_RST_OFFSET                                                       (0)
  #define RTL8328_RESET_GLOBAL_CONTROL2_FEPHY_RST_MASK                                                         (0x1 << RTL8328_RESET_GLOBAL_CONTROL2_FEPHY_RST_OFFSET)

#define RTL8328_RESET_GLOBAL_STATUS_ADDR                                                                       (0x2000C)
  #define RTL8328_RESET_GLOBAL_STATUS_SELVTH33_1_0_OFFSET                                                      (5)
  #define RTL8328_RESET_GLOBAL_STATUS_SELVTH33_1_0_MASK                                                        (0x3 << RTL8328_RESET_GLOBAL_STATUS_SELVTH33_1_0_OFFSET)
  #define RTL8328_RESET_GLOBAL_STATUS_SELVTH12_1_0_OFFSET                                                      (3)
  #define RTL8328_RESET_GLOBAL_STATUS_SELVTH12_1_0_MASK                                                        (0x3 << RTL8328_RESET_GLOBAL_STATUS_SELVTH12_1_0_OFFSET)
  #define RTL8328_RESET_GLOBAL_STATUS_ONEV2POR_STA_OFFSET                                                      (2)
  #define RTL8328_RESET_GLOBAL_STATUS_ONEV2POR_STA_MASK                                                        (0x1 << RTL8328_RESET_GLOBAL_STATUS_ONEV2POR_STA_OFFSET)
  #define RTL8328_RESET_GLOBAL_STATUS_THRESSVPOR_STA_OFFSET                                                    (1)
  #define RTL8328_RESET_GLOBAL_STATUS_THRESSVPOR_STA_MASK                                                      (0x1 << RTL8328_RESET_GLOBAL_STATUS_THRESSVPOR_STA_OFFSET)
  #define RTL8328_RESET_GLOBAL_STATUS_RST_STA_OFFSET                                                           (0)
  #define RTL8328_RESET_GLOBAL_STATUS_RST_STA_MASK                                                             (0x1 << RTL8328_RESET_GLOBAL_STATUS_RST_STA_OFFSET)

#define RTL8328_WATCH_DOG_INTERRUPT_STATUS_ADDR                                                                (0x20010)
  #define RTL8328_WATCH_DOG_INTERRUPT_STATUS_WDOG_IP_OFFSET                                                    (0)
  #define RTL8328_WATCH_DOG_INTERRUPT_STATUS_WDOG_IP_MASK                                                      (0x1 << RTL8328_WATCH_DOG_INTERRUPT_STATUS_WDOG_IP_OFFSET)


/*
 * Feature: PLL and Bias 
 */
#define RTL8328_DLL_CONTROL_ADDR                                                                               (0x30000)
  #define RTL8328_DLL_CONTROL_REG_DLL_DIS_OFFSET                                                               (22)
  #define RTL8328_DLL_CONTROL_REG_DLL_DIS_MASK                                                                 (0x1 << RTL8328_DLL_CONTROL_REG_DLL_DIS_OFFSET)
  #define RTL8328_DLL_CONTROL_REG_DLL_PD_OFFSET                                                                (21)
  #define RTL8328_DLL_CONTROL_REG_DLL_PD_MASK                                                                  (0x1 << RTL8328_DLL_CONTROL_REG_DLL_PD_OFFSET)
  #define RTL8328_DLL_CONTROL_REG_DLL_DL_OFFSET                                                                (19)
  #define RTL8328_DLL_CONTROL_REG_DLL_DL_MASK                                                                  (0x3 << RTL8328_DLL_CONTROL_REG_DLL_DL_OFFSET)
  #define RTL8328_DLL_CONTROL_REG_DLL_STARTB_OFFSET                                                            (18)
  #define RTL8328_DLL_CONTROL_REG_DLL_STARTB_MASK                                                              (0x1 << RTL8328_DLL_CONTROL_REG_DLL_STARTB_OFFSET)
  #define RTL8328_DLL_CONTROL_REG_DLL_PFD_OFFSET                                                               (16)
  #define RTL8328_DLL_CONTROL_REG_DLL_PFD_MASK                                                                 (0x3 << RTL8328_DLL_CONTROL_REG_DLL_PFD_OFFSET)
  #define RTL8328_DLL_CONTROL_REG_DLL_VR_OFFSET                                                                (12)
  #define RTL8328_DLL_CONTROL_REG_DLL_VR_MASK                                                                  (0xF << RTL8328_DLL_CONTROL_REG_DLL_VR_OFFSET)
  #define RTL8328_DLL_CONTROL_REG_DLL_MD_OFFSET                                                                (9)
  #define RTL8328_DLL_CONTROL_REG_DLL_MD_MASK                                                                  (0x7 << RTL8328_DLL_CONTROL_REG_DLL_MD_OFFSET)
  #define RTL8328_DLL_CONTROL_REG_DLL_LF_OFFSET                                                                (6)
  #define RTL8328_DLL_CONTROL_REG_DLL_LF_MASK                                                                  (0x7 << RTL8328_DLL_CONTROL_REG_DLL_LF_OFFSET)
  #define RTL8328_DLL_CONTROL_REG_DLL_CP_OFFSET                                                                (0)
  #define RTL8328_DLL_CONTROL_REG_DLL_CP_MASK                                                                  (0x3F << RTL8328_DLL_CONTROL_REG_DLL_CP_OFFSET)

#define RTL8328_GLOBAL_PLL_CONTROL0_ADDR                                                                       (0x30004)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_SDM_OFFSET                                                    (26)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_SDM_MASK                                                      (0x1 << RTL8328_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_SDM_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_SDM_OFFSET                                                    (25)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_SDM_MASK                                                      (0x1 << RTL8328_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_SDM_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_SDM_OFFSET                                                    (24)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_SDM_MASK                                                      (0x1 << RTL8328_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_SDM_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL0_BYPASS_SW_PLL_OFFSET                                                     (19)
  #define RTL8328_GLOBAL_PLL_CONTROL0_BYPASS_SW_PLL_MASK                                                       (0x1 << RTL8328_GLOBAL_PLL_CONTROL0_BYPASS_SW_PLL_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_125M_OUTPUT_OFFSET                                                    (16)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_125M_OUTPUT_MASK                                                      (0x1 << RTL8328_GLOBAL_PLL_CONTROL0_EN_125M_OUTPUT_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL0_PLLFREQ_MODE_OFFSET                                                      (15)
  #define RTL8328_GLOBAL_PLL_CONTROL0_PLLFREQ_MODE_MASK                                                        (0x1 << RTL8328_GLOBAL_PLL_CONTROL0_PLLFREQ_MODE_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL0_MEM_PLL_2_0_OFFSET                                                       (12)
  #define RTL8328_GLOBAL_PLL_CONTROL0_MEM_PLL_2_0_MASK                                                         (0x7 << RTL8328_GLOBAL_PLL_CONTROL0_MEM_PLL_2_0_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL0_LXB_PLL_2_0_OFFSET                                                       (9)
  #define RTL8328_GLOBAL_PLL_CONTROL0_LXB_PLL_2_0_MASK                                                         (0x7 << RTL8328_GLOBAL_PLL_CONTROL0_LXB_PLL_2_0_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL0_CPU_PLL_2_0_OFFSET                                                       (6)
  #define RTL8328_GLOBAL_PLL_CONTROL0_CPU_PLL_2_0_MASK                                                         (0x7 << RTL8328_GLOBAL_PLL_CONTROL0_CPU_PLL_2_0_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_OFFSET                                                        (2)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_MASK                                                          (0x1 << RTL8328_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_OFFSET                                                        (1)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_MASK                                                          (0x1 << RTL8328_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_OFFSET                                                        (0)
  #define RTL8328_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_MASK                                                          (0x1 << RTL8328_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_OFFSET)

#define RTL8328_GLOBAL_PLL_CONTROL1_ADDR                                                                       (0x30008)
  #define RTL8328_GLOBAL_PLL_CONTROL1_REG_CPU_PLL_WAVE_SETP_11_0_OFFSET                                        (20)
  #define RTL8328_GLOBAL_PLL_CONTROL1_REG_CPU_PLL_WAVE_SETP_11_0_MASK                                          (0xFFF << RTL8328_GLOBAL_PLL_CONTROL1_REG_CPU_PLL_WAVE_SETP_11_0_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_CK166_OFFSET                                                 (17)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_CK166_MASK                                                   (0x1 << RTL8328_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_CK166_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_CK166_OFFSET                                                 (16)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_CK166_MASK                                                   (0x1 << RTL8328_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_CK166_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_CK166_OFFSET                                                 (15)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_CK166_MASK                                                   (0x1 << RTL8328_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_CK166_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_DIV_S_3_0_OFFSET                                             (8)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_DIV_S_3_0_MASK                                               (0xF << RTL8328_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_DIV_S_3_0_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_DIV_S_3_0_OFFSET                                             (4)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_DIV_S_3_0_MASK                                               (0xF << RTL8328_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_DIV_S_3_0_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_DIV_S_3_0_OFFSET                                             (0)
  #define RTL8328_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_DIV_S_3_0_MASK                                               (0xF << RTL8328_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_DIV_S_3_0_OFFSET)

#define RTL8328_CPU_PLL_CONTROL0_ADDR                                                                          (0x3000C)
  #define RTL8328_CPU_PLL_CONTROL0_EN_CPU_DOWNSPREAD_OFFSET                                                    (30)
  #define RTL8328_CPU_PLL_CONTROL0_EN_CPU_DOWNSPREAD_MASK                                                      (0x1 << RTL8328_CPU_PLL_CONTROL0_EN_CPU_DOWNSPREAD_OFFSET)
  #define RTL8328_CPU_PLL_CONTROL0_SEL_CPU_PLL_DIVIDER_4_0_OFFSET                                              (24)
  #define RTL8328_CPU_PLL_CONTROL0_SEL_CPU_PLL_DIVIDER_4_0_MASK                                                (0x1F << RTL8328_CPU_PLL_CONTROL0_SEL_CPU_PLL_DIVIDER_4_0_OFFSET)
  #define RTL8328_CPU_PLL_CONTROL0_SEL_CPU_PLL_WAVE_11_0_OFFSET                                                (12)
  #define RTL8328_CPU_PLL_CONTROL0_SEL_CPU_PLL_WAVE_11_0_MASK                                                  (0xFFF << RTL8328_CPU_PLL_CONTROL0_SEL_CPU_PLL_WAVE_11_0_OFFSET)
  #define RTL8328_CPU_PLL_CONTROL0_SEL_CPU_PLL_OFFSET_11_0_OFFSET                                              (0)
  #define RTL8328_CPU_PLL_CONTROL0_SEL_CPU_PLL_OFFSET_11_0_MASK                                                (0xFFF << RTL8328_CPU_PLL_CONTROL0_SEL_CPU_PLL_OFFSET_11_0_OFFSET)

#define RTL8328_LEXTRA_BUS_PLL_CONTROL0_ADDR                                                                   (0x30010)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL0_EN_LXB_DOWNSPREAD_OFFSET                                             (30)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL0_EN_LXB_DOWNSPREAD_MASK                                               (0x1 << RTL8328_LEXTRA_BUS_PLL_CONTROL0_EN_LXB_DOWNSPREAD_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL0_SEL_LXB_PLL_DIVIDER_4_0_OFFSET                                       (24)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL0_SEL_LXB_PLL_DIVIDER_4_0_MASK                                         (0x1F << RTL8328_LEXTRA_BUS_PLL_CONTROL0_SEL_LXB_PLL_DIVIDER_4_0_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL0_SEL_LXB_PLL_WAVE_11_0_OFFSET                                         (12)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL0_SEL_LXB_PLL_WAVE_11_0_MASK                                           (0xFFF << RTL8328_LEXTRA_BUS_PLL_CONTROL0_SEL_LXB_PLL_WAVE_11_0_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL0_SEL_LXB_PLL_OFFSET_11_0_OFFSET                                       (0)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL0_SEL_LXB_PLL_OFFSET_11_0_MASK                                         (0xFFF << RTL8328_LEXTRA_BUS_PLL_CONTROL0_SEL_LXB_PLL_OFFSET_11_0_OFFSET)

#define RTL8328_MEMORY_PLL_CONTROL0_ADDR                                                                       (0x30014)
  #define RTL8328_MEMORY_PLL_CONTROL0_EN_MEM_DOWNSPREAD_OFFSET                                                 (30)
  #define RTL8328_MEMORY_PLL_CONTROL0_EN_MEM_DOWNSPREAD_MASK                                                   (0x1 << RTL8328_MEMORY_PLL_CONTROL0_EN_MEM_DOWNSPREAD_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_DIVIDER_4_0_OFFSET                                           (24)
  #define RTL8328_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_DIVIDER_4_0_MASK                                             (0x1F << RTL8328_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_DIVIDER_4_0_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_WAVE_11_0_OFFSET                                             (12)
  #define RTL8328_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_WAVE_11_0_MASK                                               (0xFFF << RTL8328_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_WAVE_11_0_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_OFFSET_11_0_OFFSET                                           (0)
  #define RTL8328_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_OFFSET_11_0_MASK                                             (0xFFF << RTL8328_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_OFFSET_11_0_OFFSET)

#define RTL8328_CPU_BUS_PLL_CONTROL1_ADDR                                                                      (0x30018)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_CLKRDY_1_0_OFFSET                                               (24)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_CLKRDY_1_0_MASK                                                 (0x3 << RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_CLKRDY_1_0_OFFSET)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_IBOOST_OFFSET                                                   (23)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_IBOOST_MASK                                                     (0x1 << RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_IBOOST_OFFSET)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_VCO_BAND_OFFSET                                             (22)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_VCO_BAND_MASK                                               (0x1 << RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_VCO_BAND_OFFSET)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_R_2_0_OFFSET                                                (19)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_R_2_0_MASK                                                  (0x7 << RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_R_2_0_OFFSET)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_ORDER_OFFSET                                                (18)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_ORDER_MASK                                                  (0x1 << RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_ORDER_OFFSET)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_ICP_2_0_OFFSET                                              (15)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_ICP_2_0_MASK                                                (0x7 << RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_ICP_2_0_OFFSET)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_DIV_N_5_0_OFFSET                                            (9)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_DIV_N_5_0_MASK                                              (0x3F << RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_DIV_N_5_0_OFFSET)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_DITHER_1_0_OFFSET                                           (7)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_DITHER_1_0_MASK                                             (0x3 << RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_DITHER_1_0_OFFSET)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_C2_2_0_OFFSET                                               (4)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_C2_2_0_MASK                                                 (0x7 << RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_C2_2_0_OFFSET)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_C1_2_0_OFFSET                                               (1)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_C1_2_0_MASK                                                 (0x7 << RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_C1_2_0_OFFSET)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_BAND_MANUAL_OFFSET                                          (0)
  #define RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_BAND_MANUAL_MASK                                            (0x1 << RTL8328_CPU_BUS_PLL_CONTROL1_REG_CPU_PLL_BAND_MANUAL_OFFSET)

#define RTL8328_LEXTRA_BUS_PLL_CONTROL1_ADDR                                                                   (0x3001C)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_CLKRDY_1_0_OFFSET                                            (24)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_CLKRDY_1_0_MASK                                              (0x3 << RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_CLKRDY_1_0_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_IBOOST_OFFSET                                                (23)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_IBOOST_MASK                                                  (0x1 << RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_IBOOST_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_VCO_BAND_OFFSET                                          (22)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_VCO_BAND_MASK                                            (0x1 << RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_VCO_BAND_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_R_2_0_OFFSET                                             (19)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_R_2_0_MASK                                               (0x7 << RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_R_2_0_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_ORDER_OFFSET                                             (18)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_ORDER_MASK                                               (0x1 << RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_ORDER_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_ICP_2_0_OFFSET                                           (15)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_ICP_2_0_MASK                                             (0x7 << RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_ICP_2_0_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_DIV_N_5_0_OFFSET                                         (9)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_DIV_N_5_0_MASK                                           (0x3F << RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_DIV_N_5_0_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_DITHER_1_0_OFFSET                                        (7)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_DITHER_1_0_MASK                                          (0x3 << RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_DITHER_1_0_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_C2_2_0_OFFSET                                            (4)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_C2_2_0_MASK                                              (0x7 << RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_C2_2_0_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_C1_2_0_OFFSET                                            (1)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_C1_2_0_MASK                                              (0x7 << RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_C1_2_0_OFFSET)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_BAND_MANUAL_OFFSET                                       (0)
  #define RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_BAND_MANUAL_MASK                                         (0x1 << RTL8328_LEXTRA_BUS_PLL_CONTROL1_REG_LXB_PLL_BAND_MANUAL_OFFSET)

#define RTL8328_MEMORY_PLL_CONTROL1_ADDR                                                                       (0x30020)
  #define RTL8328_MEMORY_PLL_CONTROL1_MEM_RXCLK_DLY_OFFSET                                                     (26)
  #define RTL8328_MEMORY_PLL_CONTROL1_MEM_RXCLK_DLY_MASK                                                       (0x7 << RTL8328_MEMORY_PLL_CONTROL1_MEM_RXCLK_DLY_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_CLKRDY_1_0_OFFSET                                                (24)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_CLKRDY_1_0_MASK                                                  (0x3 << RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_CLKRDY_1_0_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_IBOOST_OFFSET                                                    (23)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_IBOOST_MASK                                                      (0x1 << RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_IBOOST_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_VCO_BAND_OFFSET                                              (22)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_VCO_BAND_MASK                                                (0x1 << RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_VCO_BAND_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_R_2_0_OFFSET                                                 (19)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_R_2_0_MASK                                                   (0x7 << RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_R_2_0_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ORDER_OFFSET                                                 (18)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ORDER_MASK                                                   (0x1 << RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ORDER_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ICP_2_0_OFFSET                                               (15)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ICP_2_0_MASK                                                 (0x7 << RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ICP_2_0_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DIV_N_5_0_OFFSET                                             (9)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DIV_N_5_0_MASK                                               (0x3F << RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DIV_N_5_0_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DITHER_1_0_OFFSET                                            (7)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DITHER_1_0_MASK                                              (0x3 << RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DITHER_1_0_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C2_2_0_OFFSET                                                (4)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C2_2_0_MASK                                                  (0x7 << RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C2_2_0_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C1_2_0_OFFSET                                                (1)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C1_2_0_MASK                                                  (0x7 << RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C1_2_0_OFFSET)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_BAND_MANUAL_OFFSET                                           (0)
  #define RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_BAND_MANUAL_MASK                                             (0x1 << RTL8328_MEMORY_PLL_CONTROL1_REG_MEM_PLL_BAND_MANUAL_OFFSET)

#define RTL8328_GLOBAL_PLL_CONTROL2_ADDR                                                                       (0x30024)
  #define RTL8328_GLOBAL_PLL_CONTROL2_REG_MEM_PLL_WAVE_SETP_11_0_OFFSET                                        (20)
  #define RTL8328_GLOBAL_PLL_CONTROL2_REG_MEM_PLL_WAVE_SETP_11_0_MASK                                          (0xFFF << RTL8328_GLOBAL_PLL_CONTROL2_REG_MEM_PLL_WAVE_SETP_11_0_OFFSET)
  #define RTL8328_GLOBAL_PLL_CONTROL2_REG_LXB_PLL_WAVE_SETP_11_0_OFFSET                                        (8)
  #define RTL8328_GLOBAL_PLL_CONTROL2_REG_LXB_PLL_WAVE_SETP_11_0_MASK                                          (0xFFF << RTL8328_GLOBAL_PLL_CONTROL2_REG_LXB_PLL_WAVE_SETP_11_0_OFFSET)

#define RTL8328_SWITCH_PLL_CONTROL0_ADDR                                                                       (0x30028)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_125M_CLK_DRIVE_3_0_OFFSET                                            (18)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_125M_CLK_DRIVE_3_0_MASK                                              (0xF << RTL8328_SWITCH_PLL_CONTROL0_REG_125M_CLK_DRIVE_3_0_OFFSET)
  #define RTL8328_SWITCH_PLL_CONTROL0_SEL_SW_PLL_FREF_OFFSET                                                   (17)
  #define RTL8328_SWITCH_PLL_CONTROL0_SEL_SW_PLL_FREF_MASK                                                     (0x1 << RTL8328_SWITCH_PLL_CONTROL0_SEL_SW_PLL_FREF_OFFSET)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_CLKRDY_1_0_OFFSET                                                 (15)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_CLKRDY_1_0_MASK                                                   (0x3 << RTL8328_SWITCH_PLL_CONTROL0_REG_SW_CLKRDY_1_0_OFFSET)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_IBOOST_OFFSET                                                     (14)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_IBOOST_MASK                                                       (0x1 << RTL8328_SWITCH_PLL_CONTROL0_REG_SW_IBOOST_OFFSET)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_VCO_BAND_OFFSET                                               (13)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_VCO_BAND_MASK                                                 (0x1 << RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_VCO_BAND_OFFSET)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_R_2_0_OFFSET                                                  (10)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_R_2_0_MASK                                                    (0x7 << RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_R_2_0_OFFSET)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_ICP_2_0_OFFSET                                                (7)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_ICP_2_0_MASK                                                  (0x7 << RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_ICP_2_0_OFFSET)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_C2_2_0_OFFSET                                                 (4)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_C2_2_0_MASK                                                   (0x7 << RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_C2_2_0_OFFSET)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_C1_2_0_OFFSET                                                 (1)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_C1_2_0_MASK                                                   (0x7 << RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_C1_2_0_OFFSET)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_BAND_MANUAL_OFFSET                                            (0)
  #define RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_BAND_MANUAL_MASK                                              (0x1 << RTL8328_SWITCH_PLL_CONTROL0_REG_SW_PLL_BAND_MANUAL_OFFSET)

#define RTL8328_BIAS_CONTROL0_ADDR                                                                             (0x3002C)
  #define RTL8328_BIAS_CONTROL0_REG_BG_1_0_OFFSET                                                              (2)
  #define RTL8328_BIAS_CONTROL0_REG_BG_1_0_MASK                                                                (0x3 << RTL8328_BIAS_CONTROL0_REG_BG_1_0_OFFSET)

#define RTL8328_PLL_TRIGGER_CONTROL_ADDR                                                                       (0x30030)
  #define RTL8328_PLL_TRIGGER_CONTROL_MEM_PLL_TRIGGER_OFFSET                                                   (2)
  #define RTL8328_PLL_TRIGGER_CONTROL_MEM_PLL_TRIGGER_MASK                                                     (0x1 << RTL8328_PLL_TRIGGER_CONTROL_MEM_PLL_TRIGGER_OFFSET)
  #define RTL8328_PLL_TRIGGER_CONTROL_LXB_PLL_TRIGGER_OFFSET                                                   (1)
  #define RTL8328_PLL_TRIGGER_CONTROL_LXB_PLL_TRIGGER_MASK                                                     (0x1 << RTL8328_PLL_TRIGGER_CONTROL_LXB_PLL_TRIGGER_OFFSET)
  #define RTL8328_PLL_TRIGGER_CONTROL_OCP_PLL_TRIGGER_OFFSET                                                   (0)
  #define RTL8328_PLL_TRIGGER_CONTROL_OCP_PLL_TRIGGER_MASK                                                     (0x1 << RTL8328_PLL_TRIGGER_CONTROL_OCP_PLL_TRIGGER_OFFSET)


/*
 * Feature: SMI 
 */
#define RTL8328_SMI_CONTROL_ADDR                                                                               (0x40000)
  #define RTL8328_SMI_CONTROL_USE_INT_PHY_STS_OFFSET                                                           (12)
  #define RTL8328_SMI_CONTROL_USE_INT_PHY_STS_MASK                                                             (0x1 << RTL8328_SMI_CONTROL_USE_INT_PHY_STS_OFFSET)
  #define RTL8328_SMI_CONTROL_ST_CHG_LATCH_EN_OFFSET                                                           (11)
  #define RTL8328_SMI_CONTROL_ST_CHG_LATCH_EN_MASK                                                             (0x1 << RTL8328_SMI_CONTROL_ST_CHG_LATCH_EN_OFFSET)
  #define RTL8328_SMI_CONTROL_SEL_PREM_OFFSET                                                                  (9)
  #define RTL8328_SMI_CONTROL_SEL_PREM_MASK                                                                    (0x3 << RTL8328_SMI_CONTROL_SEL_PREM_OFFSET)
  #define RTL8328_SMI_CONTROL_DIS_MMD_OFFSET                                                                   (8)
  #define RTL8328_SMI_CONTROL_DIS_MMD_MASK                                                                     (0x1 << RTL8328_SMI_CONTROL_DIS_MMD_OFFSET)
  #define RTL8328_SMI_CONTROL_SEL_RSGMII1_NWAY_SRC_OFFSET                                                      (7)
  #define RTL8328_SMI_CONTROL_SEL_RSGMII1_NWAY_SRC_MASK                                                        (0x1 << RTL8328_SMI_CONTROL_SEL_RSGMII1_NWAY_SRC_OFFSET)
  #define RTL8328_SMI_CONTROL_SEL_RSGMII0_NWAY_SRC_OFFSET                                                      (6)
  #define RTL8328_SMI_CONTROL_SEL_RSGMII0_NWAY_SRC_MASK                                                        (0x1 << RTL8328_SMI_CONTROL_SEL_RSGMII0_NWAY_SRC_OFFSET)
  #define RTL8328_SMI_CONTROL_SEL_SGMII1_NWAY_SRC_OFFSET                                                       (5)
  #define RTL8328_SMI_CONTROL_SEL_SGMII1_NWAY_SRC_MASK                                                         (0x1 << RTL8328_SMI_CONTROL_SEL_SGMII1_NWAY_SRC_OFFSET)
  #define RTL8328_SMI_CONTROL_SEL_SGMII0_NWAY_SRC_OFFSET                                                       (4)
  #define RTL8328_SMI_CONTROL_SEL_SGMII0_NWAY_SRC_MASK                                                         (0x1 << RTL8328_SMI_CONTROL_SEL_SGMII0_NWAY_SRC_OFFSET)
  #define RTL8328_SMI_CONTROL_MAC26_27_PHY_TYP_SEL_OFFSET                                                      (3)
  #define RTL8328_SMI_CONTROL_MAC26_27_PHY_TYP_SEL_MASK                                                        (0x1 << RTL8328_SMI_CONTROL_MAC26_27_PHY_TYP_SEL_OFFSET)
  #define RTL8328_SMI_CONTROL_MAC24_25_PHY_TYP_SEL_OFFSET                                                      (2)
  #define RTL8328_SMI_CONTROL_MAC24_25_PHY_TYP_SEL_MASK                                                        (0x1 << RTL8328_SMI_CONTROL_MAC24_25_PHY_TYP_SEL_OFFSET)
  #define RTL8328_SMI_CONTROL_RTL8214_8212_SEL_OFFSET                                                          (1)
  #define RTL8328_SMI_CONTROL_RTL8214_8212_SEL_MASK                                                            (0x1 << RTL8328_SMI_CONTROL_RTL8214_8212_SEL_OFFSET)
  #define RTL8328_SMI_CONTROL_SEL_SMI_FREQ_OFFSET                                                              (0)
  #define RTL8328_SMI_CONTROL_SEL_SMI_FREQ_MASK                                                                (0x1 << RTL8328_SMI_CONTROL_SEL_SMI_FREQ_OFFSET)

#define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_ADDR                                                            (0x40004)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC0_PHYADDR_OFFSET                                           (25)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC0_PHYADDR_MASK                                             (0x1F << RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC0_PHYADDR_OFFSET)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC28_PHYADDR_OFFSET                                          (20)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC28_PHYADDR_MASK                                            (0x1F << RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC28_PHYADDR_OFFSET)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC27_PHYADDR_OFFSET                                          (15)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC27_PHYADDR_MASK                                            (0x1F << RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC27_PHYADDR_OFFSET)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC26_PHYADDR_OFFSET                                          (10)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC26_PHYADDR_MASK                                            (0x1F << RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC26_PHYADDR_OFFSET)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC25_PHYADDR_OFFSET                                          (5)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC25_PHYADDR_MASK                                            (0x1F << RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC25_PHYADDR_OFFSET)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC24_PHYADDR_OFFSET                                          (0)
  #define RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC24_PHYADDR_MASK                                            (0x1F << RTL8328_GIGA_MAC_PHY_ADDRESS_CONFIGURE_MAC24_PHYADDR_OFFSET)

#define RTL8328_PHY_REG_ACCESS_CONTROL0_ADDR                                                                   (0x40008)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_PHYADDR_4_0_OFFSET                                                   (27)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_PHYADDR_4_0_MASK                                                     (0x1F << RTL8328_PHY_REG_ACCESS_CONTROL0_PHYADDR_4_0_OFFSET)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_REG_4_0_OFFSET                                                       (22)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_REG_4_0_MASK                                                         (0x1F << RTL8328_PHY_REG_ACCESS_CONTROL0_REG_4_0_OFFSET)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_PAGE_6_0_OFFSET                                                      (15)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_PAGE_6_0_MASK                                                        (0x7F << RTL8328_PHY_REG_ACCESS_CONTROL0_PAGE_6_0_OFFSET)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_DATA_SOURCE_OFFSET                                                   (5)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_DATA_SOURCE_MASK                                                     (0x1 << RTL8328_PHY_REG_ACCESS_CONTROL0_DATA_SOURCE_OFFSET)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_PHY_REG_TYP_OFFSET                                                   (4)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_PHY_REG_TYP_MASK                                                     (0x1 << RTL8328_PHY_REG_ACCESS_CONTROL0_PHY_REG_TYP_OFFSET)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_WRITEPHYMETHOD_OFFSET                                                (3)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_WRITEPHYMETHOD_MASK                                                  (0x1 << RTL8328_PHY_REG_ACCESS_CONTROL0_WRITEPHYMETHOD_OFFSET)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_RWOP_OFFSET                                                          (1)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_RWOP_MASK                                                            (0x3 << RTL8328_PHY_REG_ACCESS_CONTROL0_RWOP_OFFSET)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_CMD_OFFSET                                                           (0)
  #define RTL8328_PHY_REG_ACCESS_CONTROL0_CMD_MASK                                                             (0x1 << RTL8328_PHY_REG_ACCESS_CONTROL0_CMD_OFFSET)

#define RTL8328_PHY_REG_ACCESS_CONTROL1_ADDR                                                                   (0x4000C)
  #define RTL8328_PHY_REG_ACCESS_CONTROL1_PHYMSK_28_0_OFFSET                                                   (0)
  #define RTL8328_PHY_REG_ACCESS_CONTROL1_PHYMSK_28_0_MASK                                                     (0x1FFFFFFF << RTL8328_PHY_REG_ACCESS_CONTROL1_PHYMSK_28_0_OFFSET)

#define RTL8328_PHY_REG_ACCESS_CONTROL2_ADDR                                                                   (0x40010)
  #define RTL8328_PHY_REG_ACCESS_CONTROL2_DATA_OFFSET                                                          (0)
  #define RTL8328_PHY_REG_ACCESS_CONTROL2_DATA_MASK                                                            (0xFFFF << RTL8328_PHY_REG_ACCESS_CONTROL2_DATA_OFFSET)

#define RTL8328_PHY_AUTO_ACCESS_MASK_ADDR                                                                      (0x40014)
  #define RTL8328_PHY_AUTO_ACCESS_MASK_PHYAAM_28_0_OFFSET                                                      (0)
  #define RTL8328_PHY_AUTO_ACCESS_MASK_PHYAAM_28_0_MASK                                                        (0x1FFFFFFF << RTL8328_PHY_AUTO_ACCESS_MASK_PHYAAM_28_0_OFFSET)

#define RTL8328_FE_PORT_PROPERTY_CONFIGURE_ADDR(port)                                                          (0x40018 + (((port) << 2))) /* port: 0-23 */
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_LOW_POWER_OFFSET                                                  (21)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_LOW_POWER_MASK                                                    (0x1 << RTL8328_FE_PORT_PROPERTY_CONFIGURE_LOW_POWER_OFFSET)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_CLOCK_STOPPABLE_OFFSET                                            (20)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_CLOCK_STOPPABLE_MASK                                              (0x1 << RTL8328_FE_PORT_PROPERTY_CONFIGURE_CLOCK_STOPPABLE_OFFSET)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_PN_EEE_100_OFFSET                                              (18)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_PN_EEE_100_MASK                                                (0x1 << RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_PN_EEE_100_OFFSET)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_PHY_PWR_DOWN_OFFSET                                               (17)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_PHY_PWR_DOWN_MASK                                                 (0x1 << RTL8328_FE_PORT_PROPERTY_CONFIGURE_PHY_PWR_DOWN_OFFSET)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_ASY_PAUSE_OFFSET                                               (10)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_ASY_PAUSE_MASK                                                 (0x1 << RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_ASY_PAUSE_OFFSET)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_PAUSE_OFFSET                                                   (9)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_PAUSE_MASK                                                     (0x1 << RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_PAUSE_OFFSET)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_MEDIA_CAPABILITY_OFFSET                                           (4)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_MEDIA_CAPABILITY_MASK                                             (0x1F << RTL8328_FE_PORT_PROPERTY_CONFIGURE_MEDIA_CAPABILITY_OFFSET)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_PHY_NWAY_OFFSET                                                (3)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_PHY_NWAY_MASK                                                  (0x1 << RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_PHY_NWAY_OFFSET)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_FORCE_LINK_OFFSET                                              (2)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_FORCE_LINK_MASK                                                (0x1 << RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_FORCE_LINK_OFFSET)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_MAC_FORCE_OFFSET                                               (1)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_MAC_FORCE_MASK                                                 (0x1 << RTL8328_FE_PORT_PROPERTY_CONFIGURE_EN_MAC_FORCE_OFFSET)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_SETPHYFX_OFFSET                                                   (0)
  #define RTL8328_FE_PORT_PROPERTY_CONFIGURE_SETPHYFX_MASK                                                     (0x1 << RTL8328_FE_PORT_PROPERTY_CONFIGURE_SETPHYFX_OFFSET)

#define RTL8328_GE_PORT_PROPERTY_CONFIGURE_ADDR(port)                                                          (0x40078 + (((port) - 24) << 2)) /* port: 24-28 */
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_LOW_POWER_OFFSET                                                  (21)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_LOW_POWER_MASK                                                    (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_LOW_POWER_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_CLOCK_STOPPABLE_OFFSET                                            (20)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_CLOCK_STOPPABLE_MASK                                              (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_CLOCK_STOPPABLE_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PN__EEE_GIGA_OFFSET                                            (19)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PN__EEE_GIGA_MASK                                              (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PN__EEE_GIGA_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PN_EEE_100_OFFSET                                              (18)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PN_EEE_100_MASK                                                (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PN_EEE_100_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_PHY_PWR_DOWN_OFFSET                                               (17)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_PHY_PWR_DOWN_MASK                                                 (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_PHY_PWR_DOWN_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_ENAUTODETEC_OFFSET                                                (16)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_ENAUTODETEC_MASK                                                  (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_ENAUTODETEC_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_TEST_MODE_OFFSET                                                  (13)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_TEST_MODE_MASK                                                    (0x7 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_TEST_MODE_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_SEL_MANAUAL_MODE_OFFSET                                           (12)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_SEL_MANAUAL_MODE_MASK                                             (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_SEL_MANAUAL_MODE_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_MANAUAL_MASTER_OFFSET                                             (11)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_MANAUAL_MASTER_MASK                                               (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_MANAUAL_MASTER_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_ASY_PAUSE_OFFSET                                               (10)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_ASY_PAUSE_MASK                                                 (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_ASY_PAUSE_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PAUSE_OFFSET                                                   (9)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PAUSE_MASK                                                     (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PAUSE_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_MEDIA_CAPABILITY_OFFSET                                           (4)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_MEDIA_CAPABILITY_MASK                                             (0x1F << RTL8328_GE_PORT_PROPERTY_CONFIGURE_MEDIA_CAPABILITY_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PHY_NWAY_OFFSET                                                (3)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PHY_NWAY_MASK                                                  (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_PHY_NWAY_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_FORCE_LINK_OFFSET                                              (2)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_FORCE_LINK_MASK                                                (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_FORCE_LINK_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_MAC_FORCE_OFFSET                                               (1)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_MAC_FORCE_MASK                                                 (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_EN_MAC_FORCE_OFFSET)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_SETPHYFX_OFFSET                                                   (0)
  #define RTL8328_GE_PORT_PROPERTY_CONFIGURE_SETPHYFX_MASK                                                     (0x1 << RTL8328_GE_PORT_PROPERTY_CONFIGURE_SETPHYFX_OFFSET)

#define RTL8328_FE_PORT_LINK_STATUS_ADDR(port)                                                                 (0x4008C + (((port) << 2))) /* port: 0-23 */
  #define RTL8328_FE_PORT_LINK_STATUS_PHY_PWR_DOWN_OFFSET                                                      (16)
  #define RTL8328_FE_PORT_LINK_STATUS_PHY_PWR_DOWN_MASK                                                        (0x1 << RTL8328_FE_PORT_LINK_STATUS_PHY_PWR_DOWN_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_TX_LP_IDLE_RECEIVED_OFFSET                                               (15)
  #define RTL8328_FE_PORT_LINK_STATUS_TX_LP_IDLE_RECEIVED_MASK                                                 (0x1 << RTL8328_FE_PORT_LINK_STATUS_TX_LP_IDLE_RECEIVED_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_RX_LP_IDLE_RECEIVED_OFFSET                                               (14)
  #define RTL8328_FE_PORT_LINK_STATUS_RX_LP_IDLE_RECEIVED_MASK                                                 (0x1 << RTL8328_FE_PORT_LINK_STATUS_RX_LP_IDLE_RECEIVED_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_TX_LP_IDLE_INDICATION_OFFSET                                             (13)
  #define RTL8328_FE_PORT_LINK_STATUS_TX_LP_IDLE_INDICATION_MASK                                               (0x1 << RTL8328_FE_PORT_LINK_STATUS_TX_LP_IDLE_INDICATION_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_RX_LP_IDLE_INDICATION_OFFSET                                             (12)
  #define RTL8328_FE_PORT_LINK_STATUS_RX_LP_IDLE_INDICATION_MASK                                               (0x1 << RTL8328_FE_PORT_LINK_STATUS_RX_LP_IDLE_INDICATION_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_P100BASE_TX_EEE_OFFSET                                                   (8)
  #define RTL8328_FE_PORT_LINK_STATUS_P100BASE_TX_EEE_MASK                                                     (0x1 << RTL8328_FE_PORT_LINK_STATUS_P100BASE_TX_EEE_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_FEFI_STA_OFFSET                                                          (7)
  #define RTL8328_FE_PORT_LINK_STATUS_FEFI_STA_MASK                                                            (0x1 << RTL8328_FE_PORT_LINK_STATUS_FEFI_STA_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_RX_PAUSE_STA_OFFSET                                                      (6)
  #define RTL8328_FE_PORT_LINK_STATUS_RX_PAUSE_STA_MASK                                                        (0x1 << RTL8328_FE_PORT_LINK_STATUS_RX_PAUSE_STA_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_TX_PAUSE_STA_OFFSET                                                      (5)
  #define RTL8328_FE_PORT_LINK_STATUS_TX_PAUSE_STA_MASK                                                        (0x1 << RTL8328_FE_PORT_LINK_STATUS_TX_PAUSE_STA_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_DUP_STA_OFFSET                                                           (4)
  #define RTL8328_FE_PORT_LINK_STATUS_DUP_STA_MASK                                                             (0x1 << RTL8328_FE_PORT_LINK_STATUS_DUP_STA_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_SPD_STA_OFFSET                                                           (2)
  #define RTL8328_FE_PORT_LINK_STATUS_SPD_STA_MASK                                                             (0x3 << RTL8328_FE_PORT_LINK_STATUS_SPD_STA_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_LINK_MEDIA_OFFSET                                                        (1)
  #define RTL8328_FE_PORT_LINK_STATUS_LINK_MEDIA_MASK                                                          (0x1 << RTL8328_FE_PORT_LINK_STATUS_LINK_MEDIA_OFFSET)
  #define RTL8328_FE_PORT_LINK_STATUS_LINK_STA_OFFSET                                                          (0)
  #define RTL8328_FE_PORT_LINK_STATUS_LINK_STA_MASK                                                            (0x1 << RTL8328_FE_PORT_LINK_STATUS_LINK_STA_OFFSET)

#define RTL8328_GE_PORT_LINK_STATUS_ADDR(port)                                                                 (0x400EC + (((port) - 24) << 2)) /* port: 24-28 */
  #define RTL8328_GE_PORT_LINK_STATUS_PHY_PWR_DOWN_OFFSET                                                      (16)
  #define RTL8328_GE_PORT_LINK_STATUS_PHY_PWR_DOWN_MASK                                                        (0x1 << RTL8328_GE_PORT_LINK_STATUS_PHY_PWR_DOWN_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_TX_LP_IDLE_RECEIVED_OFFSET                                               (15)
  #define RTL8328_GE_PORT_LINK_STATUS_TX_LP_IDLE_RECEIVED_MASK                                                 (0x1 << RTL8328_GE_PORT_LINK_STATUS_TX_LP_IDLE_RECEIVED_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_RX_LP_IDLE_RECEIVED_OFFSET                                               (14)
  #define RTL8328_GE_PORT_LINK_STATUS_RX_LP_IDLE_RECEIVED_MASK                                                 (0x1 << RTL8328_GE_PORT_LINK_STATUS_RX_LP_IDLE_RECEIVED_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_TX_LP_IDLE_INDICATION_OFFSET                                             (13)
  #define RTL8328_GE_PORT_LINK_STATUS_TX_LP_IDLE_INDICATION_MASK                                               (0x1 << RTL8328_GE_PORT_LINK_STATUS_TX_LP_IDLE_INDICATION_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_RX_LP_IDLE_INDICATION_OFFSET                                             (12)
  #define RTL8328_GE_PORT_LINK_STATUS_RX_LP_IDLE_INDICATION_MASK                                               (0x1 << RTL8328_GE_PORT_LINK_STATUS_RX_LP_IDLE_INDICATION_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_P1000BASE_T_EEE_OFFSET                                                   (9)
  #define RTL8328_GE_PORT_LINK_STATUS_P1000BASE_T_EEE_MASK                                                     (0x1 << RTL8328_GE_PORT_LINK_STATUS_P1000BASE_T_EEE_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_P100BASE_TX_EEE_OFFSET                                                   (8)
  #define RTL8328_GE_PORT_LINK_STATUS_P100BASE_TX_EEE_MASK                                                     (0x1 << RTL8328_GE_PORT_LINK_STATUS_P100BASE_TX_EEE_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_FEFI_STA_OFFSET                                                          (7)
  #define RTL8328_GE_PORT_LINK_STATUS_FEFI_STA_MASK                                                            (0x1 << RTL8328_GE_PORT_LINK_STATUS_FEFI_STA_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_RX_PAUSE_STA_OFFSET                                                      (6)
  #define RTL8328_GE_PORT_LINK_STATUS_RX_PAUSE_STA_MASK                                                        (0x1 << RTL8328_GE_PORT_LINK_STATUS_RX_PAUSE_STA_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_TX_PAUSE_STA_OFFSET                                                      (5)
  #define RTL8328_GE_PORT_LINK_STATUS_TX_PAUSE_STA_MASK                                                        (0x1 << RTL8328_GE_PORT_LINK_STATUS_TX_PAUSE_STA_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_DUP_STA_OFFSET                                                           (4)
  #define RTL8328_GE_PORT_LINK_STATUS_DUP_STA_MASK                                                             (0x1 << RTL8328_GE_PORT_LINK_STATUS_DUP_STA_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_SPD_STA_OFFSET                                                           (2)
  #define RTL8328_GE_PORT_LINK_STATUS_SPD_STA_MASK                                                             (0x3 << RTL8328_GE_PORT_LINK_STATUS_SPD_STA_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_LINK_MEDIA_OFFSET                                                        (1)
  #define RTL8328_GE_PORT_LINK_STATUS_LINK_MEDIA_MASK                                                          (0x1 << RTL8328_GE_PORT_LINK_STATUS_LINK_MEDIA_OFFSET)
  #define RTL8328_GE_PORT_LINK_STATUS_LINK_STA_OFFSET                                                          (0)
  #define RTL8328_GE_PORT_LINK_STATUS_LINK_STA_MASK                                                            (0x1 << RTL8328_GE_PORT_LINK_STATUS_LINK_STA_OFFSET)


/*
 * Feature: SPI and I2C 
 */
#define RTL8328_EXTERNAL_ACCESS_MODE_CONTROL_ADDR                                                              (0x50000)
  #define RTL8328_EXTERNAL_ACCESS_MODE_CONTROL_EAMODE_OFFSET                                                   (31)
  #define RTL8328_EXTERNAL_ACCESS_MODE_CONTROL_EAMODE_MASK                                                     (0x1 << RTL8328_EXTERNAL_ACCESS_MODE_CONTROL_EAMODE_OFFSET)
  #define RTL8328_EXTERNAL_ACCESS_MODE_CONTROL_I2C_MODE_OFFSET                                                 (30)
  #define RTL8328_EXTERNAL_ACCESS_MODE_CONTROL_I2C_MODE_MASK                                                   (0x1 << RTL8328_EXTERNAL_ACCESS_MODE_CONTROL_I2C_MODE_OFFSET)

#define RTL8328_EXTERNAL_ACCESS_CONTROL_ADDR                                                                   (0x50004)
  #define RTL8328_EXTERNAL_ACCESS_CONTROL_I2C_DEVICE_ADDR_2_0_OFFSET                                           (25)
  #define RTL8328_EXTERNAL_ACCESS_CONTROL_I2C_DEVICE_ADDR_2_0_MASK                                             (0x7 << RTL8328_EXTERNAL_ACCESS_CONTROL_I2C_DEVICE_ADDR_2_0_OFFSET)

#define RTL8328_I2C_EXTERNAL_ACCESS_STATUS_ADDR                                                                (0x50008)
  #define RTL8328_I2C_EXTERNAL_ACCESS_STATUS_I2C_DATALEN_OFFSET                                                (10)
  #define RTL8328_I2C_EXTERNAL_ACCESS_STATUS_I2C_DATALEN_MASK                                                  (0x3FFFFF << RTL8328_I2C_EXTERNAL_ACCESS_STATUS_I2C_DATALEN_OFFSET)

#define RTL8328_I2C_EXTERNAL_ACCESS_ADDRESS_ADDR                                                               (0x5000C)
  #define RTL8328_I2C_EXTERNAL_ACCESS_ADDRESS_I2C_ERRA_OFFSET                                                  (8)
  #define RTL8328_I2C_EXTERNAL_ACCESS_ADDRESS_I2C_ERRA_MASK                                                    (0xFFFFFF << RTL8328_I2C_EXTERNAL_ACCESS_ADDRESS_I2C_ERRA_OFFSET)

#define RTL8328_SPI_EXTERNAL_ACCESS_STATUS_ADDR                                                                (0x50010)
  #define RTL8328_SPI_EXTERNAL_ACCESS_STATUS_SPI_DATALEN_OFFSET                                                (10)
  #define RTL8328_SPI_EXTERNAL_ACCESS_STATUS_SPI_DATALEN_MASK                                                  (0x3FFFFF << RTL8328_SPI_EXTERNAL_ACCESS_STATUS_SPI_DATALEN_OFFSET)

#define RTL8328_SPI_EXTERNAL_ACCESS_ADDRESS_ADDR                                                               (0x50014)
  #define RTL8328_SPI_EXTERNAL_ACCESS_ADDRESS_SPI_EAAR_OFFSET                                                  (8)
  #define RTL8328_SPI_EXTERNAL_ACCESS_ADDRESS_SPI_EAAR_MASK                                                    (0xFFFFFF << RTL8328_SPI_EXTERNAL_ACCESS_ADDRESS_SPI_EAAR_OFFSET)

#define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_ADDR                                                             (0x50018)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_EEPROM_COMPLETE_OFFSET                                         (16)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_EEPROM_COMPLETE_MASK                                           (0x1 << RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_EEPROM_COMPLETE_OFFSET)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_EEPROM_VALID_OFFSET                                            (8)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_EEPROM_VALID_MASK                                              (0xFF << RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_EEPROM_VALID_OFFSET)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_EEPROM_FASTEND_OFFSET                                          (7)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_EEPROM_FASTEND_MASK                                            (0x1 << RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_EEPROM_FASTEND_OFFSET)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_NOEEPROM_OFFSET                                                (6)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_NOEEPROM_MASK                                                  (0x1 << RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_NOEEPROM_OFFSET)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_SEL_EEPROM_RANGE_OFFSET                                        (3)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_SEL_EEPROM_RANGE_MASK                                          (0x7 << RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_SEL_EEPROM_RANGE_OFFSET)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_SEL_SCK_FREQ_1_0_OFFSET                                        (1)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_SEL_SCK_FREQ_1_0_MASK                                          (0x3 << RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_SEL_SCK_FREQ_1_0_OFFSET)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_SEL_EEPROM_ADDR_SEZE_OFFSET                                    (0)
  #define RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_SEL_EEPROM_ADDR_SEZE_MASK                                      (0x1 << RTL8328_EEPROM_AUTO_DOWNLOAD_CONTROL0_SEL_EEPROM_ADDR_SEZE_OFFSET)

#define RTL8328_EEPROM_AUTODOWNLOAD_MAC_POSTION_ADDR                                                           (0x5001C)
  #define RTL8328_EEPROM_AUTODOWNLOAD_MAC_POSTION_MAC_SEG_END_POS_OFFSET                                       (16)
  #define RTL8328_EEPROM_AUTODOWNLOAD_MAC_POSTION_MAC_SEG_END_POS_MASK                                         (0xFFFF << RTL8328_EEPROM_AUTODOWNLOAD_MAC_POSTION_MAC_SEG_END_POS_OFFSET)
  #define RTL8328_EEPROM_AUTODOWNLOAD_MAC_POSTION_MAC_SEG_START_POS_OFFSET                                     (0)
  #define RTL8328_EEPROM_AUTODOWNLOAD_MAC_POSTION_MAC_SEG_START_POS_MASK                                       (0xFFFF << RTL8328_EEPROM_AUTODOWNLOAD_MAC_POSTION_MAC_SEG_START_POS_OFFSET)

#define RTL8328_EEPROM_AUTODOWNLOAD_PHY_POSTION_ADDR                                                           (0x50020)
  #define RTL8328_EEPROM_AUTODOWNLOAD_PHY_POSTION_PHY_SEG_END_POS_OFFSET                                       (16)
  #define RTL8328_EEPROM_AUTODOWNLOAD_PHY_POSTION_PHY_SEG_END_POS_MASK                                         (0xFFFF << RTL8328_EEPROM_AUTODOWNLOAD_PHY_POSTION_PHY_SEG_END_POS_OFFSET)
  #define RTL8328_EEPROM_AUTODOWNLOAD_PHY_POSTION_PHY_SEG_START_POS_OFFSET                                     (0)
  #define RTL8328_EEPROM_AUTODOWNLOAD_PHY_POSTION_PHY_SEG_START_POS_MASK                                       (0xFFFF << RTL8328_EEPROM_AUTODOWNLOAD_PHY_POSTION_PHY_SEG_START_POS_OFFSET)

#define RTL8328_EEPROM_AUTODOWNLOAD_LUT_POSTION_ADDR                                                           (0x50024)
  #define RTL8328_EEPROM_AUTODOWNLOAD_LUT_POSTION_LUT_SEG_END_POS_OFFSET                                       (16)
  #define RTL8328_EEPROM_AUTODOWNLOAD_LUT_POSTION_LUT_SEG_END_POS_MASK                                         (0xFFFF << RTL8328_EEPROM_AUTODOWNLOAD_LUT_POSTION_LUT_SEG_END_POS_OFFSET)
  #define RTL8328_EEPROM_AUTODOWNLOAD_LUT_POSTION_LUT_SEG_START_POS_OFFSET                                     (0)
  #define RTL8328_EEPROM_AUTODOWNLOAD_LUT_POSTION_LUT_SEG_START_POS_MASK                                       (0xFFFF << RTL8328_EEPROM_AUTODOWNLOAD_LUT_POSTION_LUT_SEG_START_POS_OFFSET)

#define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_ADDR                                                             (0x50028)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_EXECUTE_OFFSET                                     (31)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_EXECUTE_MASK                                       (0x1 << RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_EXECUTE_OFFSET)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_ACCMD_OFFSET                                       (30)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_ACCMD_MASK                                         (0x1 << RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_ACCMD_OFFSET)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_DATATYPE_OFFSET                                    (28)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_DATATYPE_MASK                                      (0x1 << RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_DATATYPE_OFFSET)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_DATALENGTH_OFFSET                                  (23)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_DATALENGTH_MASK                                    (0x1F << RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_DATALENGTH_OFFSET)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_OP_ST_OFFSET                                              (22)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_OP_ST_MASK                                                (0x1 << RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_OP_ST_OFFSET)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_ADDR_HIGH_OFFSET                                   (8)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_ADDR_HIGH_MASK                                     (0xFF << RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_ADDR_HIGH_OFFSET)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_ADDR_LOW_OFFSET                                    (0)
  #define RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_ADDR_LOW_MASK                                      (0xFF << RTL8328_RRCP_READWRITE_EEPROM_CONTROL_RRCP_EEPROM_ADDR_LOW_OFFSET)

#define RTL8328_CPU_READWRITE_EEPROM_CONTROL_ADDR                                                              (0x5002C)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_EXECUTE_OFFSET                                       (31)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_EXECUTE_MASK                                         (0x1 << RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_EXECUTE_OFFSET)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_ACCMD_OFFSET                                         (30)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_ACCMD_MASK                                           (0x1 << RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_ACCMD_OFFSET)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_OCCUPY_OFFSET                                        (29)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_OCCUPY_MASK                                          (0x1 << RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_OCCUPY_OFFSET)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_DATATYPE_OFFSET                                      (28)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_DATATYPE_MASK                                        (0x1 << RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_DATATYPE_OFFSET)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_DATALENGTH_OFFSET                                    (23)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_DATALENGTH_MASK                                      (0x1F << RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_DATALENGTH_OFFSET)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_OP_ST_OFFSET                                                (22)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_OP_ST_MASK                                                  (0x1 << RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_OP_ST_OFFSET)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_ADDR_HIGH_OFFSET                                     (8)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_ADDR_HIGH_MASK                                       (0xFF << RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_ADDR_HIGH_OFFSET)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_ADDR_LOW_OFFSET                                      (0)
  #define RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_ADDR_LOW_MASK                                        (0xFF << RTL8328_CPU_READWRITE_EEPROM_CONTROL_CPU_EEPROM_ADDR_LOW_OFFSET)

#define RTL8328_RRCP_READWRITE_EEPROM_DATA_ADDR(port)                                                          (0x50030 + (((port >> 2) << 2))) /* port: 0-31 */
  #define RTL8328_RRCP_READWRITE_EEPROM_DATA_RRCP_DATA_OFFSET(port)                                            ((port & 0x3) << 3)
  #define RTL8328_RRCP_READWRITE_EEPROM_DATA_RRCP_DATA_MASK(port)                                              (0xFF << RTL8328_RRCP_READWRITE_EEPROM_DATA_RRCP_DATA_OFFSET(port))

#define RTL8328_CPU_READWRITE_EEPROM_DATA_ADDR(port)                                                           (0x50050 + (((port >> 2) << 2))) /* port: 0-31 */
  #define RTL8328_CPU_READWRITE_EEPROM_DATA_CPU_DATA_OFFSET(port)                                              ((port & 0x3) << 3)
  #define RTL8328_CPU_READWRITE_EEPROM_DATA_CPU_DATA_MASK(port)                                                (0xFF << RTL8328_CPU_READWRITE_EEPROM_DATA_CPU_DATA_OFFSET(port))


/*
 * Feature: Hardware Misc 
 */
#define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_ADDR                                                             (0x60000)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII2_EMI_RXD_OFFSET                                           (9)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII2_EMI_RXD_MASK                                             (0x1 << RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII2_EMI_RXD_OFFSET)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII2_EMI_TXD_OFFSET                                           (8)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII2_EMI_TXD_MASK                                             (0x1 << RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII2_EMI_TXD_OFFSET)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII1_EMI_RXD_OFFSET                                           (7)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII1_EMI_RXD_MASK                                             (0x1 << RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII1_EMI_RXD_OFFSET)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII1_EMI_TXD_OFFSET                                           (6)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII1_EMI_TXD_MASK                                             (0x1 << RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII1_EMI_TXD_OFFSET)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII0_EMI_RXD_OFFSET                                           (5)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII0_EMI_RXD_MASK                                             (0x1 << RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII0_EMI_RXD_OFFSET)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII0_EMI_TXD_OFFSET                                           (4)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII0_EMI_TXD_MASK                                             (0x1 << RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_SMII0_EMI_TXD_OFFSET)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_ORG_COL_OFFSET                                        (3)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_ORG_COL_MASK                                          (0x1 << RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_ORG_CRS_OFFSET                                        (2)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_ORG_CRS_MASK                                          (0x1 << RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_NEGR_OFFSET                                           (1)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_NEGR_MASK                                             (0x1 << RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_NEGR_OFFSET)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_NEGT_OFFSET                                           (0)
  #define RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_NEGT_MASK                                             (0x1 << RTL8328_PORT0_MAC_INTERFACE_INTERNAL0_M2G0_SEL_NEGT_OFFSET)

#define RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_ADDR                                                             (0x60004)
  #define RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_ORG_COL_OFFSET                                        (3)
  #define RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_ORG_COL_MASK                                          (0x1 << RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_ORG_CRS_OFFSET                                        (2)
  #define RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_ORG_CRS_MASK                                          (0x1 << RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_NEGR_OFFSET                                           (1)
  #define RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_NEGR_MASK                                             (0x1 << RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_NEGR_OFFSET)
  #define RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_NEGT_OFFSET                                           (0)
  #define RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_NEGT_MASK                                             (0x1 << RTL8328_PORT1_MAC_INTERFACE_INTERNAL0_M2G1_SEL_NEGT_OFFSET)

#define RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_ADDR                                                             (0x60008)
  #define RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_ORG_COL_OFFSET                                        (3)
  #define RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_ORG_COL_MASK                                          (0x1 << RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_ORG_CRS_OFFSET                                        (2)
  #define RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_ORG_CRS_MASK                                          (0x1 << RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_NEGR_OFFSET                                           (1)
  #define RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_NEGR_MASK                                             (0x1 << RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_NEGR_OFFSET)
  #define RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_NEGT_OFFSET                                           (0)
  #define RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_NEGT_MASK                                             (0x1 << RTL8328_PORT2_MAC_INTERFACE_INTERNAL0_M2G2_SEL_NEGT_OFFSET)

#define RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_ADDR                                                             (0x6000C)
  #define RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_ORG_COL_OFFSET                                        (3)
  #define RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_ORG_COL_MASK                                          (0x1 << RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_ORG_CRS_OFFSET                                        (2)
  #define RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_ORG_CRS_MASK                                          (0x1 << RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_NEGR_OFFSET                                           (1)
  #define RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_NEGR_MASK                                             (0x1 << RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_NEGR_OFFSET)
  #define RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_NEGT_OFFSET                                           (0)
  #define RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_NEGT_MASK                                             (0x1 << RTL8328_PORT3_MAC_INTERFACE_INTERNAL0_M2G3_SEL_NEGT_OFFSET)

#define RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_ADDR                                                             (0x60010)
  #define RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_ORG_COL_OFFSET                                        (3)
  #define RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_ORG_COL_MASK                                          (0x1 << RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_ORG_CRS_OFFSET                                        (2)
  #define RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_ORG_CRS_MASK                                          (0x1 << RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_NEGR_OFFSET                                           (1)
  #define RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_NEGR_MASK                                             (0x1 << RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_NEGR_OFFSET)
  #define RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_NEGT_OFFSET                                           (0)
  #define RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_NEGT_MASK                                             (0x1 << RTL8328_PORT4_MAC_INTERFACE_INTERNAL0_M2G4_SEL_NEGT_OFFSET)

#define RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_ADDR                                                             (0x60014)
  #define RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_ORG_COL_OFFSET                                        (3)
  #define RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_ORG_COL_MASK                                          (0x1 << RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_ORG_CRS_OFFSET                                        (2)
  #define RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_ORG_CRS_MASK                                          (0x1 << RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_NEGR_OFFSET                                           (1)
  #define RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_NEGR_MASK                                             (0x1 << RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_NEGR_OFFSET)
  #define RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_NEGT_OFFSET                                           (0)
  #define RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_NEGT_MASK                                             (0x1 << RTL8328_PORT5_MAC_INTERFACE_INTERNAL0_M2G5_SEL_NEGT_OFFSET)

#define RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_ADDR                                                             (0x60018)
  #define RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_ORG_COL_OFFSET                                        (3)
  #define RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_ORG_COL_MASK                                          (0x1 << RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_ORG_CRS_OFFSET                                        (2)
  #define RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_ORG_CRS_MASK                                          (0x1 << RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_NEGR_OFFSET                                           (1)
  #define RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_NEGR_MASK                                             (0x1 << RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_NEGR_OFFSET)
  #define RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_NEGT_OFFSET                                           (0)
  #define RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_NEGT_MASK                                             (0x1 << RTL8328_PORT6_MAC_INTERFACE_INTERNAL0_M2G6_SEL_NEGT_OFFSET)

#define RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_ADDR                                                             (0x6001C)
  #define RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_ORG_COL_OFFSET                                        (3)
  #define RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_ORG_COL_MASK                                          (0x1 << RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_ORG_CRS_OFFSET                                        (2)
  #define RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_ORG_CRS_MASK                                          (0x1 << RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_NEGR_OFFSET                                           (1)
  #define RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_NEGR_MASK                                             (0x1 << RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_NEGR_OFFSET)
  #define RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_NEGT_OFFSET                                           (0)
  #define RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_NEGT_MASK                                             (0x1 << RTL8328_PORT7_MAC_INTERFACE_INTERNAL0_M2G7_SEL_NEGT_OFFSET)

#define RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_ADDR                                                             (0x60020)
  #define RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_ORG_COL_OFFSET                                        (3)
  #define RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_ORG_COL_MASK                                          (0x1 << RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_ORG_CRS_OFFSET                                        (2)
  #define RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_ORG_CRS_MASK                                          (0x1 << RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_NEGR_OFFSET                                           (1)
  #define RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_NEGR_MASK                                             (0x1 << RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_NEGR_OFFSET)
  #define RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_NEGT_OFFSET                                           (0)
  #define RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_NEGT_MASK                                             (0x1 << RTL8328_PORT8_MAC_INTERFACE_INTERNAL0_M2G8_SEL_NEGT_OFFSET)

#define RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_ADDR                                                             (0x60024)
  #define RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_ORG_COL_OFFSET                                        (3)
  #define RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_ORG_COL_MASK                                          (0x1 << RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_ORG_CRS_OFFSET                                        (2)
  #define RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_ORG_CRS_MASK                                          (0x1 << RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_NEGR_OFFSET                                           (1)
  #define RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_NEGR_MASK                                             (0x1 << RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_NEGR_OFFSET)
  #define RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_NEGT_OFFSET                                           (0)
  #define RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_NEGT_MASK                                             (0x1 << RTL8328_PORT9_MAC_INTERFACE_INTERNAL0_M2G9_SEL_NEGT_OFFSET)

#define RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x60028)
  #define RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_ORG_COL_OFFSET                                      (3)
  #define RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_ORG_COL_MASK                                        (0x1 << RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_ORG_CRS_OFFSET                                      (2)
  #define RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_ORG_CRS_MASK                                        (0x1 << RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_NEGR_OFFSET                                         (1)
  #define RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_NEGR_MASK                                           (0x1 << RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_NEGR_OFFSET)
  #define RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_NEGT_OFFSET                                         (0)
  #define RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_NEGT_MASK                                           (0x1 << RTL8328_PORT10_MAC_INTERFACE_INTERNAL0_M2G10_SEL_NEGT_OFFSET)

#define RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x6002C)
  #define RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_ORG_COL_OFFSET                                      (3)
  #define RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_ORG_COL_MASK                                        (0x1 << RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_ORG_CRS_OFFSET                                      (2)
  #define RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_ORG_CRS_MASK                                        (0x1 << RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_NEGR_OFFSET                                         (1)
  #define RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_NEGR_MASK                                           (0x1 << RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_NEGR_OFFSET)
  #define RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_NEGT_OFFSET                                         (0)
  #define RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_NEGT_MASK                                           (0x1 << RTL8328_PORT11_MAC_INTERFACE_INTERNAL0_M2G11_SEL_NEGT_OFFSET)

#define RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x60030)
  #define RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_ORG_COL_OFFSET                                      (3)
  #define RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_ORG_COL_MASK                                        (0x1 << RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_ORG_CRS_OFFSET                                      (2)
  #define RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_ORG_CRS_MASK                                        (0x1 << RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_NEGR_OFFSET                                         (1)
  #define RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_NEGR_MASK                                           (0x1 << RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_NEGR_OFFSET)
  #define RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_NEGT_OFFSET                                         (0)
  #define RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_NEGT_MASK                                           (0x1 << RTL8328_PORT12_MAC_INTERFACE_INTERNAL0_M2G12_SEL_NEGT_OFFSET)

#define RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x60034)
  #define RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_ORG_COL_OFFSET                                      (3)
  #define RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_ORG_COL_MASK                                        (0x1 << RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_ORG_CRS_OFFSET                                      (2)
  #define RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_ORG_CRS_MASK                                        (0x1 << RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_NEGR_OFFSET                                         (1)
  #define RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_NEGR_MASK                                           (0x1 << RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_NEGR_OFFSET)
  #define RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_NEGT_OFFSET                                         (0)
  #define RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_NEGT_MASK                                           (0x1 << RTL8328_PORT13_MAC_INTERFACE_INTERNAL0_M2G13_SEL_NEGT_OFFSET)

#define RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x60038)
  #define RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_ORG_COL_OFFSET                                      (3)
  #define RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_ORG_COL_MASK                                        (0x1 << RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_ORG_CRS_OFFSET                                      (2)
  #define RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_ORG_CRS_MASK                                        (0x1 << RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_NEGR_OFFSET                                         (1)
  #define RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_NEGR_MASK                                           (0x1 << RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_NEGR_OFFSET)
  #define RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_NEGT_OFFSET                                         (0)
  #define RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_NEGT_MASK                                           (0x1 << RTL8328_PORT14_MAC_INTERFACE_INTERNAL0_M2G14_SEL_NEGT_OFFSET)

#define RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x6003C)
  #define RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_ORG_COL_OFFSET                                      (3)
  #define RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_ORG_COL_MASK                                        (0x1 << RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_ORG_CRS_OFFSET                                      (2)
  #define RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_ORG_CRS_MASK                                        (0x1 << RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_NEGR_OFFSET                                         (1)
  #define RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_NEGR_MASK                                           (0x1 << RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_NEGR_OFFSET)
  #define RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_NEGT_OFFSET                                         (0)
  #define RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_NEGT_MASK                                           (0x1 << RTL8328_PORT15_MAC_INTERFACE_INTERNAL0_M2G15_SEL_NEGT_OFFSET)

#define RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x60040)
  #define RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_ORG_COL_OFFSET                                      (3)
  #define RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_ORG_COL_MASK                                        (0x1 << RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_ORG_CRS_OFFSET                                      (2)
  #define RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_ORG_CRS_MASK                                        (0x1 << RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_NEGR_OFFSET                                         (1)
  #define RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_NEGR_MASK                                           (0x1 << RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_NEGR_OFFSET)
  #define RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_NEGT_OFFSET                                         (0)
  #define RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_NEGT_MASK                                           (0x1 << RTL8328_PORT24_MAC_INTERFACE_INTERNAL0_M2G24_SEL_NEGT_OFFSET)

#define RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x60044)
  #define RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_ORG_COL_OFFSET                                      (3)
  #define RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_ORG_COL_MASK                                        (0x1 << RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_ORG_CRS_OFFSET                                      (2)
  #define RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_ORG_CRS_MASK                                        (0x1 << RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_NEGR_OFFSET                                         (1)
  #define RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_NEGR_MASK                                           (0x1 << RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_NEGR_OFFSET)
  #define RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_NEGT_OFFSET                                         (0)
  #define RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_NEGT_MASK                                           (0x1 << RTL8328_PORT25_MAC_INTERFACE_INTERNAL0_M2G25_SEL_NEGT_OFFSET)

#define RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x60048)
  #define RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_ORG_COL_OFFSET                                      (3)
  #define RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_ORG_COL_MASK                                        (0x1 << RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_ORG_CRS_OFFSET                                      (2)
  #define RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_ORG_CRS_MASK                                        (0x1 << RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_NEGR_OFFSET                                         (1)
  #define RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_NEGR_MASK                                           (0x1 << RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_NEGR_OFFSET)
  #define RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_NEGT_OFFSET                                         (0)
  #define RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_NEGT_MASK                                           (0x1 << RTL8328_PORT26_MAC_INTERFACE_INTERNAL0_M2G26_SEL_NEGT_OFFSET)

#define RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x6004C)
  #define RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_ORG_COL_OFFSET                                      (3)
  #define RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_ORG_COL_MASK                                        (0x1 << RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_ORG_CRS_OFFSET                                      (2)
  #define RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_ORG_CRS_MASK                                        (0x1 << RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_NEGR_OFFSET                                         (1)
  #define RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_NEGR_MASK                                           (0x1 << RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_NEGR_OFFSET)
  #define RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_NEGT_OFFSET                                         (0)
  #define RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_NEGT_MASK                                           (0x1 << RTL8328_PORT27_MAC_INTERFACE_INTERNAL0_M2G27_SEL_NEGT_OFFSET)

#define RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x60050)
  #define RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_ORG_COL_OFFSET                                      (3)
  #define RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_ORG_COL_MASK                                        (0x1 << RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_ORG_COL_OFFSET)
  #define RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_ORG_CRS_OFFSET                                      (2)
  #define RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_ORG_CRS_MASK                                        (0x1 << RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_ORG_CRS_OFFSET)
  #define RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_NEGR_OFFSET                                         (1)
  #define RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_NEGR_MASK                                           (0x1 << RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_NEGR_OFFSET)
  #define RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_NEGT_OFFSET                                         (0)
  #define RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_NEGT_MASK                                           (0x1 << RTL8328_PORT28_MAC_INTERFACE_INTERNAL0_M2G28_SEL_NEGT_OFFSET)

#define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_ADDR                                                            (0x60054)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_PAUSE_OFFSET                                            (29)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_PAUSE_MASK                                              (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_PAUSE_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS2_ORG_CRS_OFFSET                                       (28)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS2_ORG_CRS_MASK                                         (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS2_ORG_CRS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS2_SYNC_OFFSET                                          (27)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS2_SYNC_MASK                                            (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS2_SYNC_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_V1D1VDD_OFFSET                                                (26)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_V1D1VDD_MASK                                                  (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_V1D1VDD_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_V0D9VDD_OFFSET                                                (25)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_V0D9VDD_MASK                                                  (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_V0D9VDD_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_ENBIST_OFFSET                                                 (24)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_ENBIST_MASK                                                   (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_ENBIST_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_RST_OFFSET                                              (23)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_RST_MASK                                                (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_RST_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_1MS_OFFSET                                              (22)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_1MS_MASK                                                (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_1MS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_100MS_OFFSET                                            (21)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_100MS_MASK                                              (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_100MS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_500US_OFFSET                                            (20)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_500US_MASK                                              (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_500US_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_17US_OFFSET                                             (19)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_17US_MASK                                               (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_17US_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_64US_OFFSET                                             (18)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_64US_MASK                                               (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_64US_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_512MS_OFFSET                                            (17)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_512MS_MASK                                              (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_512MS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_1S_OFFSET                                               (16)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_1S_MASK                                                 (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SPDUP_1S_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_CFG_SMII_NOEMI_OFFSET                                         (15)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_CFG_SMII_NOEMI_MASK                                           (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_CFG_SMII_NOEMI_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_RGMI24_RGCRS_OFFSET                                           (14)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_RGMI24_RGCRS_MASK                                             (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_RGMI24_RGCRS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_RGMI25_RGCRS_OFFSET                                           (13)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_RGMI25_RGCRS_MASK                                             (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_RGMI25_RGCRS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_RGMI28_RGCRS_OFFSET                                           (12)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_RGMI28_RGCRS_MASK                                             (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_RGMI28_RGCRS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI24_ORG_CRS_OFFSET                                      (11)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI24_ORG_CRS_MASK                                        (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI24_ORG_CRS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI24_SYNC_OFFSET                                         (10)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI24_SYNC_MASK                                           (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI24_SYNC_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI25_ORG_CRS_OFFSET                                      (9)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI25_ORG_CRS_MASK                                        (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI25_ORG_CRS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI25_SYNC_OFFSET                                         (8)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI25_SYNC_MASK                                           (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI25_SYNC_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI27_ORG_CRS_OFFSET                                      (7)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI27_ORG_CRS_MASK                                        (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI27_ORG_CRS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI27_SYNC_OFFSET                                         (6)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI27_SYNC_MASK                                           (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI27_SYNC_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI28_ORG_CRS_OFFSET                                      (5)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI28_ORG_CRS_MASK                                        (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI28_ORG_CRS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI28_SYNC_OFFSET                                         (4)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI28_SYNC_MASK                                           (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_GMI28_SYNC_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS0_ORG_CRS_OFFSET                                       (3)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS0_ORG_CRS_MASK                                         (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS0_ORG_CRS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS0_SYNC_OFFSET                                          (2)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS0_SYNC_MASK                                            (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS0_SYNC_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS1_ORG_CRS_OFFSET                                       (1)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS1_ORG_CRS_MASK                                         (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS1_ORG_CRS_OFFSET)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS1_SYNC_OFFSET                                          (0)
  #define RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS1_SYNC_MASK                                            (0x1 << RTL8328_GLOBAL_MAC_INTERFACE_INTERNAL0_SEL_SDS1_SYNC_OFFSET)

#define RTL8328_IO_DRIVING_ABILITY_CONTROL0_ADDR                                                               (0x60058)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI0_DP_2_0_OFFSET                                              (26)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI0_DP_2_0_MASK                                                (0x7 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI0_DP_2_0_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI1_DP_2_0_OFFSET                                              (23)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI1_DP_2_0_MASK                                                (0x7 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI1_DP_2_0_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI2_DP_2_0_OFFSET                                              (20)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI2_DP_2_0_MASK                                                (0x7 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI2_DP_2_0_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI0_DN_2_0_OFFSET                                              (17)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI0_DN_2_0_MASK                                                (0x7 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI0_DN_2_0_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI1_DN_2_0_OFFSET                                              (14)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI1_DN_2_0_MASK                                                (0x7 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI1_DN_2_0_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI2_DN_2_0_OFFSET                                              (11)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI2_DN_2_0_MASK                                                (0x7 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_RGMI2_DN_2_0_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_EN_LED_IO_SLEW_OFFSET                                            (10)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_EN_LED_IO_SLEW_MASK                                              (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_EN_LED_IO_SLEW_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_LED_IO_DRIVING_OFFSET                                        (9)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_LED_IO_DRIVING_MASK                                          (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_LED_IO_DRIVING_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_EN_SMII_IO_SLEW_OFFSET                                           (8)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_EN_SMII_IO_SLEW_MASK                                             (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_EN_SMII_IO_SLEW_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_SMII_CLK_DRIVING_OFFSET                                      (7)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_SMII_CLK_DRIVING_MASK                                        (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_SMII_CLK_DRIVING_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_SMII_IO_DRIVING_OFFSET                                       (6)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_SMII_IO_DRIVING_MASK                                         (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_SMII_IO_DRIVING_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_RGMII_CLK_DRIVING_OFFSET                                     (4)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_RGMII_CLK_DRIVING_MASK                                       (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_RGMII_CLK_DRIVING_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_RGMII_IO_DRIVING_OFFSET                                      (3)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_RGMII_IO_DRIVING_MASK                                        (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL0_SEL_RGMII_IO_DRIVING_OFFSET)

#define RTL8328_BIST_RESULT_0_ADDR                                                                             (0x6005C)
  #define RTL8328_BIST_RESULT_0_NICRX_BISTOK_OFFSET                                                            (16)
  #define RTL8328_BIST_RESULT_0_NICRX_BISTOK_MASK                                                              (0x1 << RTL8328_BIST_RESULT_0_NICRX_BISTOK_OFFSET)
  #define RTL8328_BIST_RESULT_0_NICTX_BISTOK_OFFSET                                                            (15)
  #define RTL8328_BIST_RESULT_0_NICTX_BISTOK_MASK                                                              (0x1 << RTL8328_BIST_RESULT_0_NICTX_BISTOK_OFFSET)
  #define RTL8328_BIST_RESULT_0_CPU_BISTOK_5_0_OFFSET                                                          (9)
  #define RTL8328_BIST_RESULT_0_CPU_BISTOK_5_0_MASK                                                            (0x3F << RTL8328_BIST_RESULT_0_CPU_BISTOK_5_0_OFFSET)
  #define RTL8328_BIST_RESULT_0_PMI_BISTOK_OFFSET                                                              (8)
  #define RTL8328_BIST_RESULT_0_PMI_BISTOK_MASK                                                                (0x1 << RTL8328_BIST_RESULT_0_PMI_BISTOK_OFFSET)
  #define RTL8328_BIST_RESULT_0_HT_BISTOK_OFFSET                                                               (7)
  #define RTL8328_BIST_RESULT_0_HT_BISTOK_MASK                                                                 (0x1 << RTL8328_BIST_RESULT_0_HT_BISTOK_OFFSET)
  #define RTL8328_BIST_RESULT_0_MIBCNT_BISTOK_OFFSET                                                           (6)
  #define RTL8328_BIST_RESULT_0_MIBCNT_BISTOK_MASK                                                             (0x1 << RTL8328_BIST_RESULT_0_MIBCNT_BISTOK_OFFSET)
  #define RTL8328_BIST_RESULT_0_ACL_COUNTER_BISTOK_OFFSET                                                      (5)
  #define RTL8328_BIST_RESULT_0_ACL_COUNTER_BISTOK_MASK                                                        (0x1 << RTL8328_BIST_RESULT_0_ACL_COUNTER_BISTOK_OFFSET)
  #define RTL8328_BIST_RESULT_0_STORM_TABLE_BISTOK_OFFSET                                                      (4)
  #define RTL8328_BIST_RESULT_0_STORM_TABLE_BISTOK_MASK                                                        (0x1 << RTL8328_BIST_RESULT_0_STORM_TABLE_BISTOK_OFFSET)
  #define RTL8328_BIST_RESULT_0_FWD_TABLE_BISTOK_OFFSET                                                        (3)
  #define RTL8328_BIST_RESULT_0_FWD_TABLE_BISTOK_MASK                                                          (0x1 << RTL8328_BIST_RESULT_0_FWD_TABLE_BISTOK_OFFSET)
  #define RTL8328_BIST_RESULT_0_SPT_TABLE_BISTOK_OFFSET                                                        (2)
  #define RTL8328_BIST_RESULT_0_SPT_TABLE_BISTOK_MASK                                                          (0x1 << RTL8328_BIST_RESULT_0_SPT_TABLE_BISTOK_OFFSET)
  #define RTL8328_BIST_RESULT_0_POLICER_TABLE_BISTOK_OFFSET                                                    (1)
  #define RTL8328_BIST_RESULT_0_POLICER_TABLE_BISTOK_MASK                                                      (0x1 << RTL8328_BIST_RESULT_0_POLICER_TABLE_BISTOK_OFFSET)
  #define RTL8328_BIST_RESULT_0_ACT_TABLE_BISTOK_OFFSET                                                        (0)
  #define RTL8328_BIST_RESULT_0_ACT_TABLE_BISTOK_MASK                                                          (0x1 << RTL8328_BIST_RESULT_0_ACT_TABLE_BISTOK_OFFSET)

#define RTL8328_BIST_RESULT_1_ADDR                                                                             (0x60060)
  #define RTL8328_BIST_RESULT_1_TXQ_BISTOK_P_28_0_OFFSET                                                       (0)
  #define RTL8328_BIST_RESULT_1_TXQ_BISTOK_P_28_0_MASK                                                         (0x1FFFFFFF << RTL8328_BIST_RESULT_1_TXQ_BISTOK_P_28_0_OFFSET)

#define RTL8328_BISTR_RESULT_0_NORMAL_ADDR                                                                     (0x60064)
  #define RTL8328_BISTR_RESULT_0_NORMAL_VT_BISR_FAIL_1_0_OFFSET                                                (28)
  #define RTL8328_BISTR_RESULT_0_NORMAL_VT_BISR_FAIL_1_0_MASK                                                  (0x3 << RTL8328_BISTR_RESULT_0_NORMAL_VT_BISR_FAIL_1_0_OFFSET)
  #define RTL8328_BISTR_RESULT_0_NORMAL_LUT_BISR_FAIL_7_0_OFFSET                                               (20)
  #define RTL8328_BISTR_RESULT_0_NORMAL_LUT_BISR_FAIL_7_0_MASK                                                 (0xFF << RTL8328_BISTR_RESULT_0_NORMAL_LUT_BISR_FAIL_7_0_OFFSET)
  #define RTL8328_BISTR_RESULT_0_NORMAL_PACKET_BISR_FAIL_19_0_OFFSET                                           (0)
  #define RTL8328_BISTR_RESULT_0_NORMAL_PACKET_BISR_FAIL_19_0_MASK                                             (0xFFFFF << RTL8328_BISTR_RESULT_0_NORMAL_PACKET_BISR_FAIL_19_0_OFFSET)

#define RTL8328_BISR_OK_ADDR                                                                                   (0x60068)
  #define RTL8328_BISR_OK_BISR_RP_2_0_OFFSET                                                                   (3)
  #define RTL8328_BISR_OK_BISR_RP_2_0_MASK                                                                     (0x7 << RTL8328_BISR_OK_BISR_RP_2_0_OFFSET)
  #define RTL8328_BISR_OK_BISR_OK_2_0_OFFSET                                                                   (0)
  #define RTL8328_BISR_OK_BISR_OK_2_0_MASK                                                                     (0x7 << RTL8328_BISR_OK_BISR_OK_2_0_OFFSET)

#define RTL8328_BISR_REMAP0_0_NORMAL_ADDR                                                                      (0x6006C)
  #define RTL8328_BISR_REMAP0_0_NORMAL_BISR_REMAP0_31_0_OFFSET                                                 (0)
  #define RTL8328_BISR_REMAP0_0_NORMAL_BISR_REMAP0_31_0_MASK                                                   (0xFFFFFFFF << RTL8328_BISR_REMAP0_0_NORMAL_BISR_REMAP0_31_0_OFFSET)

#define RTL8328_BISR_REMAP0_1_NORMAL_ADDR                                                                      (0x60070)
  #define RTL8328_BISR_REMAP0_1_NORMAL_BISR_REMAP0_63_32_OFFSET                                                (0)
  #define RTL8328_BISR_REMAP0_1_NORMAL_BISR_REMAP0_63_32_MASK                                                  (0xFFFFFFFF << RTL8328_BISR_REMAP0_1_NORMAL_BISR_REMAP0_63_32_OFFSET)

#define RTL8328_BISR_REMAP0_2_NORMAL_ADDR                                                                      (0x60074)
  #define RTL8328_BISR_REMAP0_2_NORMAL_BISR_REMAP0_95_64_OFFSET                                                (0)
  #define RTL8328_BISR_REMAP0_2_NORMAL_BISR_REMAP0_95_64_MASK                                                  (0xFFFFFFFF << RTL8328_BISR_REMAP0_2_NORMAL_BISR_REMAP0_95_64_OFFSET)

#define RTL8328_BISR_REMAP0_3_NORMAL_ADDR                                                                      (0x60078)
  #define RTL8328_BISR_REMAP0_3_NORMAL_BISR_REMAP0_127_96_OFFSET                                               (0)
  #define RTL8328_BISR_REMAP0_3_NORMAL_BISR_REMAP0_127_96_MASK                                                 (0xFFFFFFFF << RTL8328_BISR_REMAP0_3_NORMAL_BISR_REMAP0_127_96_OFFSET)

#define RTL8328_BISR_REMAP0_4_NORMAL_ADDR                                                                      (0x6007C)
  #define RTL8328_BISR_REMAP0_4_NORMAL_BISR_REMAP0_139_128_OFFSET                                              (0)
  #define RTL8328_BISR_REMAP0_4_NORMAL_BISR_REMAP0_139_128_MASK                                                (0xFFF << RTL8328_BISR_REMAP0_4_NORMAL_BISR_REMAP0_139_128_OFFSET)

#define RTL8328_BISR_REMAP1_0_NORMAL_ADDR                                                                      (0x60080)
  #define RTL8328_BISR_REMAP1_0_NORMAL_BISR_REMAP1_31_0_OFFSET                                                 (0)
  #define RTL8328_BISR_REMAP1_0_NORMAL_BISR_REMAP1_31_0_MASK                                                   (0xFFFFFFFF << RTL8328_BISR_REMAP1_0_NORMAL_BISR_REMAP1_31_0_OFFSET)

#define RTL8328_BISR_REMAP1_1_NORMAL_ADDR                                                                      (0x60084)
  #define RTL8328_BISR_REMAP1_1_NORMAL_BISR_REMAP1_55_32_OFFSET                                                (0)
  #define RTL8328_BISR_REMAP1_1_NORMAL_BISR_REMAP1_55_32_MASK                                                  (0xFFFFFF << RTL8328_BISR_REMAP1_1_NORMAL_BISR_REMAP1_55_32_OFFSET)

#define RTL8328_BISR_REMAP2_NORMAL_ADDR                                                                        (0x60088)
  #define RTL8328_BISR_REMAP2_NORMAL_BISR_REMAP2_15_0_OFFSET                                                   (0)
  #define RTL8328_BISR_REMAP2_NORMAL_BISR_REMAP2_15_0_MASK                                                     (0xFFFF << RTL8328_BISR_REMAP2_NORMAL_BISR_REMAP2_15_0_OFFSET)

#define RTL8328_BISTR_RESULT_0_0DOT9VDD_ADDR                                                                   (0x6008C)
  #define RTL8328_BISTR_RESULT_0_0DOT9VDD_VT_BISR_FAIL_LV_1_0_OFFSET                                           (28)
  #define RTL8328_BISTR_RESULT_0_0DOT9VDD_VT_BISR_FAIL_LV_1_0_MASK                                             (0x3 << RTL8328_BISTR_RESULT_0_0DOT9VDD_VT_BISR_FAIL_LV_1_0_OFFSET)
  #define RTL8328_BISTR_RESULT_0_0DOT9VDD_LUT_BISR_FAIL_LV_7_0_OFFSET                                          (20)
  #define RTL8328_BISTR_RESULT_0_0DOT9VDD_LUT_BISR_FAIL_LV_7_0_MASK                                            (0xFF << RTL8328_BISTR_RESULT_0_0DOT9VDD_LUT_BISR_FAIL_LV_7_0_OFFSET)
  #define RTL8328_BISTR_RESULT_0_0DOT9VDD_PACKET_BISR_FAIL_LV_19_0_OFFSET                                      (0)
  #define RTL8328_BISTR_RESULT_0_0DOT9VDD_PACKET_BISR_FAIL_LV_19_0_MASK                                        (0xFFFFF << RTL8328_BISTR_RESULT_0_0DOT9VDD_PACKET_BISR_FAIL_LV_19_0_OFFSET)

#define RTL8328_BISR_OK_LV_ADDR                                                                                (0x60090)
  #define RTL8328_BISR_OK_LV_BISR_RP_LV_2_0_OFFSET                                                             (3)
  #define RTL8328_BISR_OK_LV_BISR_RP_LV_2_0_MASK                                                               (0x7 << RTL8328_BISR_OK_LV_BISR_RP_LV_2_0_OFFSET)
  #define RTL8328_BISR_OK_LV_BISR_OK_LV_2_0_OFFSET                                                             (0)
  #define RTL8328_BISR_OK_LV_BISR_OK_LV_2_0_MASK                                                               (0x7 << RTL8328_BISR_OK_LV_BISR_OK_LV_2_0_OFFSET)

#define RTL8328_BISR_REMAP0_0_0DOT9VDD_ADDR                                                                    (0x60094)
  #define RTL8328_BISR_REMAP0_0_0DOT9VDD_BISR_REMAP0_LV_31_0_OFFSET                                            (0)
  #define RTL8328_BISR_REMAP0_0_0DOT9VDD_BISR_REMAP0_LV_31_0_MASK                                              (0xFFFFFFFF << RTL8328_BISR_REMAP0_0_0DOT9VDD_BISR_REMAP0_LV_31_0_OFFSET)

#define RTL8328_BISR_REMAP0_1_0DOT9VDD_ADDR                                                                    (0x60098)
  #define RTL8328_BISR_REMAP0_1_0DOT9VDD_BISR_REMAP0_LV_63_32_OFFSET                                           (0)
  #define RTL8328_BISR_REMAP0_1_0DOT9VDD_BISR_REMAP0_LV_63_32_MASK                                             (0xFFFFFFFF << RTL8328_BISR_REMAP0_1_0DOT9VDD_BISR_REMAP0_LV_63_32_OFFSET)

#define RTL8328_BISR_REMAP0_2_0DOT9VDD_ADDR                                                                    (0x6009C)
  #define RTL8328_BISR_REMAP0_2_0DOT9VDD_BISR_REMAP0_LV_95_64_OFFSET                                           (0)
  #define RTL8328_BISR_REMAP0_2_0DOT9VDD_BISR_REMAP0_LV_95_64_MASK                                             (0xFFFFFFFF << RTL8328_BISR_REMAP0_2_0DOT9VDD_BISR_REMAP0_LV_95_64_OFFSET)

#define RTL8328_BISR_REMAP0_3_0DOT9VDD_ADDR                                                                    (0x600A0)
  #define RTL8328_BISR_REMAP0_3_0DOT9VDD_BISR_REMAP0_LV_127_96_OFFSET                                          (0)
  #define RTL8328_BISR_REMAP0_3_0DOT9VDD_BISR_REMAP0_LV_127_96_MASK                                            (0xFFFFFFFF << RTL8328_BISR_REMAP0_3_0DOT9VDD_BISR_REMAP0_LV_127_96_OFFSET)

#define RTL8328_BISR_REMAP0_4_0DOT9VDD_ADDR                                                                    (0x600A4)
  #define RTL8328_BISR_REMAP0_4_0DOT9VDD_BISR_REMAP0_LV_139_127_OFFSET                                         (0)
  #define RTL8328_BISR_REMAP0_4_0DOT9VDD_BISR_REMAP0_LV_139_127_MASK                                           (0xFFF << RTL8328_BISR_REMAP0_4_0DOT9VDD_BISR_REMAP0_LV_139_127_OFFSET)

#define RTL8328_BISR_REMAP1_0_0DOT9VDD_ADDR                                                                    (0x600A8)
  #define RTL8328_BISR_REMAP1_0_0DOT9VDD_BISR_REMAP1_LV_31_0_OFFSET                                            (0)
  #define RTL8328_BISR_REMAP1_0_0DOT9VDD_BISR_REMAP1_LV_31_0_MASK                                              (0xFFFFFFFF << RTL8328_BISR_REMAP1_0_0DOT9VDD_BISR_REMAP1_LV_31_0_OFFSET)

#define RTL8328_BISR_REMAP1_1_0DOT9VDD_ADDR                                                                    (0x600AC)
  #define RTL8328_BISR_REMAP1_1_0DOT9VDD_BISR_REMAP1_LV_55_32_OFFSET                                           (0)
  #define RTL8328_BISR_REMAP1_1_0DOT9VDD_BISR_REMAP1_LV_55_32_MASK                                             (0xFFFFFF << RTL8328_BISR_REMAP1_1_0DOT9VDD_BISR_REMAP1_LV_55_32_OFFSET)

#define RTL8328_BISR_REMAP2_0DOT9VDD_ADDR                                                                      (0x600B0)
  #define RTL8328_BISR_REMAP2_0DOT9VDD_BISR_REMAP2_LV_15_0_OFFSET                                              (0)
  #define RTL8328_BISR_REMAP2_0DOT9VDD_BISR_REMAP2_LV_15_0_MASK                                                (0xFFFF << RTL8328_BISR_REMAP2_0DOT9VDD_BISR_REMAP2_LV_15_0_OFFSET)

#define RTL8328_BISTR_RESULT_0_1DOT1VDD_ADDR                                                                   (0x600B4)
  #define RTL8328_BISTR_RESULT_0_1DOT1VDD_VT_BISR_FAIL_HV_1_0_OFFSET                                           (28)
  #define RTL8328_BISTR_RESULT_0_1DOT1VDD_VT_BISR_FAIL_HV_1_0_MASK                                             (0x3 << RTL8328_BISTR_RESULT_0_1DOT1VDD_VT_BISR_FAIL_HV_1_0_OFFSET)
  #define RTL8328_BISTR_RESULT_0_1DOT1VDD_LUT_BISR_FAIL_HV_7_0_OFFSET                                          (20)
  #define RTL8328_BISTR_RESULT_0_1DOT1VDD_LUT_BISR_FAIL_HV_7_0_MASK                                            (0xFF << RTL8328_BISTR_RESULT_0_1DOT1VDD_LUT_BISR_FAIL_HV_7_0_OFFSET)
  #define RTL8328_BISTR_RESULT_0_1DOT1VDD_PACKET_BISR_FAIL_HV_19_0_OFFSET                                      (0)
  #define RTL8328_BISTR_RESULT_0_1DOT1VDD_PACKET_BISR_FAIL_HV_19_0_MASK                                        (0xFFFFF << RTL8328_BISTR_RESULT_0_1DOT1VDD_PACKET_BISR_FAIL_HV_19_0_OFFSET)

#define RTL8328_BISR_OK_HV_ADDR                                                                                (0x600B8)
  #define RTL8328_BISR_OK_HV_BISR_RP_HV_2_0_OFFSET                                                             (3)
  #define RTL8328_BISR_OK_HV_BISR_RP_HV_2_0_MASK                                                               (0x7 << RTL8328_BISR_OK_HV_BISR_RP_HV_2_0_OFFSET)
  #define RTL8328_BISR_OK_HV_BISR_OK_HV_2_0_OFFSET                                                             (0)
  #define RTL8328_BISR_OK_HV_BISR_OK_HV_2_0_MASK                                                               (0x7 << RTL8328_BISR_OK_HV_BISR_OK_HV_2_0_OFFSET)

#define RTL8328_BISR_REMAP0_0_1DOT1VDD_ADDR                                                                    (0x600BC)
  #define RTL8328_BISR_REMAP0_0_1DOT1VDD_BISR_REMAP0_HV_31_0_OFFSET                                            (0)
  #define RTL8328_BISR_REMAP0_0_1DOT1VDD_BISR_REMAP0_HV_31_0_MASK                                              (0xFFFFFFFF << RTL8328_BISR_REMAP0_0_1DOT1VDD_BISR_REMAP0_HV_31_0_OFFSET)

#define RTL8328_BISR_REMAP0_1_1DOT1VDD_ADDR                                                                    (0x600C0)
  #define RTL8328_BISR_REMAP0_1_1DOT1VDD_BISR_REMAP0_HV_63_32_OFFSET                                           (0)
  #define RTL8328_BISR_REMAP0_1_1DOT1VDD_BISR_REMAP0_HV_63_32_MASK                                             (0xFFFFFFFF << RTL8328_BISR_REMAP0_1_1DOT1VDD_BISR_REMAP0_HV_63_32_OFFSET)

#define RTL8328_BISR_REMAP0_2_1DOT1VDD_ADDR                                                                    (0x600C4)
  #define RTL8328_BISR_REMAP0_2_1DOT1VDD_BISR_REMAP0_HV_95_64_OFFSET                                           (0)
  #define RTL8328_BISR_REMAP0_2_1DOT1VDD_BISR_REMAP0_HV_95_64_MASK                                             (0xFFFFFFFF << RTL8328_BISR_REMAP0_2_1DOT1VDD_BISR_REMAP0_HV_95_64_OFFSET)

#define RTL8328_BISR_REMAP0_3_1DOT1VDD_ADDR                                                                    (0x600C8)
  #define RTL8328_BISR_REMAP0_3_1DOT1VDD_BISR_REMAP0_HV_127_96_OFFSET                                          (0)
  #define RTL8328_BISR_REMAP0_3_1DOT1VDD_BISR_REMAP0_HV_127_96_MASK                                            (0xFFFFFFFF << RTL8328_BISR_REMAP0_3_1DOT1VDD_BISR_REMAP0_HV_127_96_OFFSET)

#define RTL8328_BISR_REMAP0_4_1DOT1VDD_ADDR                                                                    (0x600CC)
  #define RTL8328_BISR_REMAP0_4_1DOT1VDD_BISR_REMAP0_HV_139_127_OFFSET                                         (0)
  #define RTL8328_BISR_REMAP0_4_1DOT1VDD_BISR_REMAP0_HV_139_127_MASK                                           (0xFFF << RTL8328_BISR_REMAP0_4_1DOT1VDD_BISR_REMAP0_HV_139_127_OFFSET)

#define RTL8328_BISR_REMAP1_0_1DOT1VDD_ADDR                                                                    (0x600D0)
  #define RTL8328_BISR_REMAP1_0_1DOT1VDD_BISR_REMAP1_HV_31_0_OFFSET                                            (0)
  #define RTL8328_BISR_REMAP1_0_1DOT1VDD_BISR_REMAP1_HV_31_0_MASK                                              (0xFFFFFFFF << RTL8328_BISR_REMAP1_0_1DOT1VDD_BISR_REMAP1_HV_31_0_OFFSET)

#define RTL8328_BISR_REMAP1_1_1DOT1VDD_ADDR                                                                    (0x600D4)
  #define RTL8328_BISR_REMAP1_1_1DOT1VDD_BISR_REMAP1_HV_55_32_OFFSET                                           (0)
  #define RTL8328_BISR_REMAP1_1_1DOT1VDD_BISR_REMAP1_HV_55_32_MASK                                             (0xFFFFFF << RTL8328_BISR_REMAP1_1_1DOT1VDD_BISR_REMAP1_HV_55_32_OFFSET)

#define RTL8328_BISR_REMAP2_1DOT1VDD_ADDR                                                                      (0x600D8)
  #define RTL8328_BISR_REMAP2_1DOT1VDD_BISR_REMAP2_HV_15_0_OFFSET                                              (0)
  #define RTL8328_BISR_REMAP2_1DOT1VDD_BISR_REMAP2_HV_15_0_MASK                                                (0xFFFF << RTL8328_BISR_REMAP2_1DOT1VDD_BISR_REMAP2_HV_15_0_OFFSET)

#define RTL8328_IO_DRIVING_ABILITY_CONTROL1_ADDR                                                               (0x600DC)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_PAD_DRV_EH_SPI_OFFSET                                            (23)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_PAD_DRV_EH_SPI_MASK                                              (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL1_PAD_DRV_EH_SPI_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_PAD_DRV_EH_DRAM_OFFSET                                           (22)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_PAD_DRV_EH_DRAM_MASK                                             (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL1_PAD_DRV_EH_DRAM_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GMICKDRV_3_0_OFFSET                                          (18)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GMICKDRV_3_0_MASK                                            (0xF << RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GMICKDRV_3_0_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GMIIODRV_3_0_OFFSET                                          (14)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GMIIODRV_3_0_MASK                                            (0xF << RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GMIIODRV_3_0_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GMISLEW_3_0_OFFSET                                           (10)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GMISLEW_3_0_MASK                                             (0xF << RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GMISLEW_3_0_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_UARTIODRV_OFFSET                                             (7)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_UARTIODRV_MASK                                               (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_UARTIODRV_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_UARTSLEW_OFFSET                                              (6)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_UARTSLEW_MASK                                                (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_UARTSLEW_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_I2CIODRV_OFFSET                                              (5)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_I2CIODRV_MASK                                                (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_I2CIODRV_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_I2CSLEW_OFFSET                                               (4)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_I2CSLEW_MASK                                                 (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_I2CSLEW_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_MDIODRV_OFFSET                                               (3)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_MDIODRV_MASK                                                 (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_MDIODRV_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_MDIOSLEW_OFFSET                                              (2)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_MDIOSLEW_MASK                                                (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_MDIOSLEW_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GPIODRV_OFFSET                                               (1)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GPIODRV_MASK                                                 (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GPIODRV_OFFSET)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GPIOSLEW_OFFSET                                              (0)
  #define RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GPIOSLEW_MASK                                                (0x1 << RTL8328_IO_DRIVING_ABILITY_CONTROL1_SEL_GPIOSLEW_OFFSET)

#define RTL8328_CPU_BIST_NORMAL_ADDR                                                                           (0x600E0)
  #define RTL8328_CPU_BIST_NORMAL_REG_CSRAM1_BISR_FAIL_OFFSET                                                  (13)
  #define RTL8328_CPU_BIST_NORMAL_REG_CSRAM1_BISR_FAIL_MASK                                                    (0x1 << RTL8328_CPU_BIST_NORMAL_REG_CSRAM1_BISR_FAIL_OFFSET)
  #define RTL8328_CPU_BIST_NORMAL_REG_CPU_BISR_FAIL_7_0_OFFSET                                                 (5)
  #define RTL8328_CPU_BIST_NORMAL_REG_CPU_BISR_FAIL_7_0_MASK                                                   (0xFF << RTL8328_CPU_BIST_NORMAL_REG_CPU_BISR_FAIL_7_0_OFFSET)
  #define RTL8328_CPU_BIST_NORMAL_REG_CPU_BISR_RP_OFFSET                                                       (4)
  #define RTL8328_CPU_BIST_NORMAL_REG_CPU_BISR_RP_MASK                                                         (0x1 << RTL8328_CPU_BIST_NORMAL_REG_CPU_BISR_RP_OFFSET)
  #define RTL8328_CPU_BIST_NORMAL_REG_CPU_BISR_OK_OFFSET                                                       (3)
  #define RTL8328_CPU_BIST_NORMAL_REG_CPU_BISR_OK_MASK                                                         (0x1 << RTL8328_CPU_BIST_NORMAL_REG_CPU_BISR_OK_OFFSET)
  #define RTL8328_CPU_BIST_NORMAL_REG_CSRAM_BISR_FAIL_OFFSET                                                   (2)
  #define RTL8328_CPU_BIST_NORMAL_REG_CSRAM_BISR_FAIL_MASK                                                     (0x1 << RTL8328_CPU_BIST_NORMAL_REG_CSRAM_BISR_FAIL_OFFSET)
  #define RTL8328_CPU_BIST_NORMAL_REG_CSRAM_BISR_RP_OFFSET                                                     (1)
  #define RTL8328_CPU_BIST_NORMAL_REG_CSRAM_BISR_RP_MASK                                                       (0x1 << RTL8328_CPU_BIST_NORMAL_REG_CSRAM_BISR_RP_OFFSET)
  #define RTL8328_CPU_BIST_NORMAL_REG_CSRAM_BISR_OK_OFFSET                                                     (0)
  #define RTL8328_CPU_BIST_NORMAL_REG_CSRAM_BISR_OK_MASK                                                       (0x1 << RTL8328_CPU_BIST_NORMAL_REG_CSRAM_BISR_OK_OFFSET)

#define RTL8328_CPU_BISR_REMAP0_NORMAL_ADDR                                                                    (0x600E4)
  #define RTL8328_CPU_BISR_REMAP0_NORMAL_REG_CPU_BISR_REMAP_31_0_OFFSET                                        (0)
  #define RTL8328_CPU_BISR_REMAP0_NORMAL_REG_CPU_BISR_REMAP_31_0_MASK                                          (0xFFFFFFFF << RTL8328_CPU_BISR_REMAP0_NORMAL_REG_CPU_BISR_REMAP_31_0_OFFSET)

#define RTL8328_CPU_BISR_REMAP1_NORMAL_ADDR                                                                    (0x600E8)
  #define RTL8328_CPU_BISR_REMAP1_NORMAL_REG_CPU_BISR_REMAP_47_32_OFFSET                                       (0)
  #define RTL8328_CPU_BISR_REMAP1_NORMAL_REG_CPU_BISR_REMAP_47_32_MASK                                         (0xFFFF << RTL8328_CPU_BISR_REMAP1_NORMAL_REG_CPU_BISR_REMAP_47_32_OFFSET)

#define RTL8328_CSRAM_BISR_REMAP_NORMAL_ADDR                                                                   (0x600EC)
  #define RTL8328_CSRAM_BISR_REMAP_NORMAL_REG_CSRAM_BISR_REMAP_11_0_OFFSET                                     (0)
  #define RTL8328_CSRAM_BISR_REMAP_NORMAL_REG_CSRAM_BISR_REMAP_11_0_MASK                                       (0xFFF << RTL8328_CSRAM_BISR_REMAP_NORMAL_REG_CSRAM_BISR_REMAP_11_0_OFFSET)

#define RTL8328_CPU_BIST_LOW_VOLTAGE_ADDR                                                                      (0x600F0)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM1_BISR_FAIL_LV_OFFSET                                          (13)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM1_BISR_FAIL_LV_MASK                                            (0x1 << RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM1_BISR_FAIL_LV_OFFSET)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CPU_BISR_FAIL_LV_7_0_OFFSET                                         (5)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CPU_BISR_FAIL_LV_7_0_MASK                                           (0xFF << RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CPU_BISR_FAIL_LV_7_0_OFFSET)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CPU_BISR_RP_LV_OFFSET                                               (4)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CPU_BISR_RP_LV_MASK                                                 (0x1 << RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CPU_BISR_RP_LV_OFFSET)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CPU_BISR_OK_LV_OFFSET                                               (3)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CPU_BISR_OK_LV_MASK                                                 (0x1 << RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CPU_BISR_OK_LV_OFFSET)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM_BISR_FAIL_LV_OFFSET                                           (2)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM_BISR_FAIL_LV_MASK                                             (0x1 << RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM_BISR_FAIL_LV_OFFSET)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM_BISR_RP_LV_OFFSET                                             (1)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM_BISR_RP_LV_MASK                                               (0x1 << RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM_BISR_RP_LV_OFFSET)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM_BISR_OK_LV_OFFSET                                             (0)
  #define RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM_BISR_OK_LV_MASK                                               (0x1 << RTL8328_CPU_BIST_LOW_VOLTAGE_REG_CSRAM_BISR_OK_LV_OFFSET)

#define RTL8328_CPU_BISR_REMAP0_LOW_VOLTAGE_ADDR                                                               (0x600F4)
  #define RTL8328_CPU_BISR_REMAP0_LOW_VOLTAGE_REG_CPU_BISR_REMAP_LV_31_0_OFFSET                                (0)
  #define RTL8328_CPU_BISR_REMAP0_LOW_VOLTAGE_REG_CPU_BISR_REMAP_LV_31_0_MASK                                  (0xFFFFFFFF << RTL8328_CPU_BISR_REMAP0_LOW_VOLTAGE_REG_CPU_BISR_REMAP_LV_31_0_OFFSET)

#define RTL8328_CPU_BISR_REMAP1_LOW_VOLTAGE_ADDR                                                               (0x600F8)
  #define RTL8328_CPU_BISR_REMAP1_LOW_VOLTAGE_REG_CPU_BISR_REMAP_LV_47_32_OFFSET                               (0)
  #define RTL8328_CPU_BISR_REMAP1_LOW_VOLTAGE_REG_CPU_BISR_REMAP_LV_47_32_MASK                                 (0xFFFF << RTL8328_CPU_BISR_REMAP1_LOW_VOLTAGE_REG_CPU_BISR_REMAP_LV_47_32_OFFSET)

#define RTL8328_CSRAM_BISR_REMAP_LOW_VOLTAGE_ADDR                                                              (0x600FC)
  #define RTL8328_CSRAM_BISR_REMAP_LOW_VOLTAGE_REG_CSRAM_BISR_REMAP_LV_11_0_OFFSET                             (0)
  #define RTL8328_CSRAM_BISR_REMAP_LOW_VOLTAGE_REG_CSRAM_BISR_REMAP_LV_11_0_MASK                               (0xFFF << RTL8328_CSRAM_BISR_REMAP_LOW_VOLTAGE_REG_CSRAM_BISR_REMAP_LV_11_0_OFFSET)

#define RTL8328_CPU_BIST_HIGH_VOLTAGE_ADDR                                                                     (0x60100)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM1_BISR_FAIL_HV_OFFSET                                         (13)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM1_BISR_FAIL_HV_MASK                                           (0x1 << RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM1_BISR_FAIL_HV_OFFSET)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CPU_BISR_FAIL_HV_7_0_OFFSET                                        (5)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CPU_BISR_FAIL_HV_7_0_MASK                                          (0xFF << RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CPU_BISR_FAIL_HV_7_0_OFFSET)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CPU_BISR_RP_HV_OFFSET                                              (4)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CPU_BISR_RP_HV_MASK                                                (0x1 << RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CPU_BISR_RP_HV_OFFSET)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CPU_BISR_OK_HV_OFFSET                                              (3)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CPU_BISR_OK_HV_MASK                                                (0x1 << RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CPU_BISR_OK_HV_OFFSET)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM_BISR_FAIL_HV_OFFSET                                          (2)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM_BISR_FAIL_HV_MASK                                            (0x1 << RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM_BISR_FAIL_HV_OFFSET)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM_BISR_RP_HV_OFFSET                                            (1)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM_BISR_RP_HV_MASK                                              (0x1 << RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM_BISR_RP_HV_OFFSET)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM_BISR_OK_HV_OFFSET                                            (0)
  #define RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM_BISR_OK_HV_MASK                                              (0x1 << RTL8328_CPU_BIST_HIGH_VOLTAGE_REG_CSRAM_BISR_OK_HV_OFFSET)

#define RTL8328_CPU_BISR_REMAP0_HIGH_VOLTAGE_ADDR                                                              (0x60104)
  #define RTL8328_CPU_BISR_REMAP0_HIGH_VOLTAGE_REG_CPU_BISR_REMAP_HV_31_0_OFFSET                               (0)
  #define RTL8328_CPU_BISR_REMAP0_HIGH_VOLTAGE_REG_CPU_BISR_REMAP_HV_31_0_MASK                                 (0xFFFFFFFF << RTL8328_CPU_BISR_REMAP0_HIGH_VOLTAGE_REG_CPU_BISR_REMAP_HV_31_0_OFFSET)

#define RTL8328_CPU_BISR_REMAP1_HIGH_VOLTAGE_ADDR                                                              (0x60108)
  #define RTL8328_CPU_BISR_REMAP1_HIGH_VOLTAGE_REG_CPU_BISR_REMAP_HV_47_32_OFFSET                              (0)
  #define RTL8328_CPU_BISR_REMAP1_HIGH_VOLTAGE_REG_CPU_BISR_REMAP_HV_47_32_MASK                                (0xFFFF << RTL8328_CPU_BISR_REMAP1_HIGH_VOLTAGE_REG_CPU_BISR_REMAP_HV_47_32_OFFSET)

#define RTL8328_CSRAM_BISR_REMAP_HIGH_VOLTAGE_ADDR                                                             (0x6010C)
  #define RTL8328_CSRAM_BISR_REMAP_HIGH_VOLTAGE_REG_CSRAM_BISR_REMAP_HV_11_0_OFFSET                            (0)
  #define RTL8328_CSRAM_BISR_REMAP_HIGH_VOLTAGE_REG_CSRAM_BISR_REMAP_HV_11_0_MASK                              (0xFFF << RTL8328_CSRAM_BISR_REMAP_HIGH_VOLTAGE_REG_CSRAM_BISR_REMAP_HV_11_0_OFFSET)

#define RTL8328_CP_TEST_ADDR                                                                                   (0x60110)
  #define RTL8328_CP_TEST_BRD_CFG_PHY_OFFSET                                                                   (2)
  #define RTL8328_CP_TEST_BRD_CFG_PHY_MASK                                                                     (0x1 << RTL8328_CP_TEST_BRD_CFG_PHY_OFFSET)
  #define RTL8328_CP_TEST_CPBYPASS_PON_OFFSET                                                                  (1)
  #define RTL8328_CP_TEST_CPBYPASS_PON_MASK                                                                    (0x1 << RTL8328_CP_TEST_CPBYPASS_PON_OFFSET)
  #define RTL8328_CP_TEST_CPBYPASS_MINI_OFFSET                                                                 (0)
  #define RTL8328_CP_TEST_CPBYPASS_MINI_MASK                                                                   (0x1 << RTL8328_CP_TEST_CPBYPASS_MINI_OFFSET)

#define RTL8328_DRAM_CLOCK_DELAY_ADDR                                                                          (0x60114)
  #define RTL8328_DRAM_CLOCK_DELAY_DRAM_CLK_TX_DL_4_0_OFFSET                                                   (5)
  #define RTL8328_DRAM_CLOCK_DELAY_DRAM_CLK_TX_DL_4_0_MASK                                                     (0x1F << RTL8328_DRAM_CLOCK_DELAY_DRAM_CLK_TX_DL_4_0_OFFSET)
  #define RTL8328_DRAM_CLOCK_DELAY_DRAM_CLK_RX_DL_4_0_OFFSET                                                   (0)
  #define RTL8328_DRAM_CLOCK_DELAY_DRAM_CLK_RX_DL_4_0_MASK                                                     (0x1F << RTL8328_DRAM_CLOCK_DELAY_DRAM_CLK_RX_DL_4_0_OFFSET)

#define RTL8328_DEBUG_MODE_ADDR                                                                                (0x60118)
  #define RTL8328_DEBUG_MODE_ENABLE_DEBUG_OFFSET                                                               (13)
  #define RTL8328_DEBUG_MODE_ENABLE_DEBUG_MASK                                                                 (0x1 << RTL8328_DEBUG_MODE_ENABLE_DEBUG_OFFSET)
  #define RTL8328_DEBUG_MODE_DBG_MODE_2_0_OFFSET                                                               (10)
  #define RTL8328_DEBUG_MODE_DBG_MODE_2_0_MASK                                                                 (0x7 << RTL8328_DEBUG_MODE_DBG_MODE_2_0_OFFSET)
  #define RTL8328_DEBUG_MODE_DBG_SUBMODE_9_0_OFFSET                                                            (0)
  #define RTL8328_DEBUG_MODE_DBG_SUBMODE_9_0_MASK                                                              (0x3FF << RTL8328_DEBUG_MODE_DBG_SUBMODE_9_0_OFFSET)

#define RTL8328_BONDING_AND_STRAPPING_DEBUG0_ADDR                                                              (0x6011C)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_8214_8212_SEL_OFFSET                                        (31)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_8214_8212_SEL_MASK                                          (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_8214_8212_SEL_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_SMII_OFFSET                                             (30)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_SMII_MASK                                               (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_SMII_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_100FXMODE_OFFSET                                        (29)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_100FXMODE_MASK                                          (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_100FXMODE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_I2C_SPIBUS_OFFSET                                           (28)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_I2C_SPIBUS_MASK                                             (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_I2C_SPIBUS_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_LXB_PLL_1_0_OFFSET                                      (26)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_LXB_PLL_1_0_MASK                                        (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_LXB_PLL_1_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_OCP_PLL_1_0_OFFSET                                      (24)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_OCP_PLL_1_0_MASK                                        (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_PIN_SEL_OCP_PLL_1_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_EFUSE_RD_OFFSET                                           (23)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_EFUSE_RD_MASK                                             (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_EFUSE_RD_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_RRCP_OFFSET                                               (22)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_RRCP_MASK                                                 (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_RRCP_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_FWTBL_SIZE_OFFSET                                            (21)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_FWTBL_SIZE_MASK                                              (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_FWTBL_SIZE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_ACL_MODE_OFFSET                                              (20)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_ACL_MODE_MASK                                                (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_ACL_MODE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_EEE_GIGA_OFFSET                                           (19)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_EEE_GIGA_MASK                                             (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_EEE_GIGA_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_EEE_100_OFFSET                                            (18)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_EEE_100_MASK                                              (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_EEE_100_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_DIS_8PORT_MODE_OFFSET                                        (17)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_DIS_8PORT_MODE_MASK                                          (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_DIS_8PORT_MODE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SELVTH33_1_0_OFFSET                                          (15)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SELVTH33_1_0_MASK                                            (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SELVTH33_1_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SELVTH12_1_0_OFFSET                                          (13)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SELVTH12_1_0_MASK                                            (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SELVTH12_1_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_0D9VDD_OFFSET                                                (12)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_0D9VDD_MASK                                                  (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_0D9VDD_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_1D1VDD_OFFSET                                                (11)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_1D1VDD_MASK                                                  (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_1D1VDD_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_ENBIST_OFFSET                                                (10)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_ENBIST_MASK                                                  (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_ENBIST_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_3VPOR_OFFSET                                              (9)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_3VPOR_MASK                                                (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_3VPOR_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_1V2POR_OFFSET                                             (8)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_1V2POR_MASK                                               (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_EN_1V2POR_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_SDS_SMII_OFFSET                                          (7)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_SDS_SMII_MASK                                            (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_SDS_SMII_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_MAC_MODE_OFFSET                                          (6)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_MAC_MODE_MASK                                            (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_MAC_MODE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_UTP_VDSL_OFFSET                                          (5)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_UTP_VDSL_MASK                                            (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_UTP_VDSL_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_ACL_SIZE_0_OFFSET                                        (3)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_ACL_SIZE_0_MASK                                          (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_SEL_ACL_SIZE_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_DIS_SMART_OFFSET                                             (2)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_DIS_SMART_MASK                                               (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_DIS_SMART_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_DIS_MCM_MODE_OFFSET                                          (1)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_DIS_MCM_MODE_MASK                                            (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_DIS_MCM_MODE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_CHIP_TYPE_OFFSET                                             (0)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_CHIP_TYPE_MASK                                               (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG0_BO_CHIP_TYPE_OFFSET)

#define RTL8328_BONDING_AND_STRAPPING_DEBUG1_ADDR                                                              (0x60120)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_I2C_MODE_OFFSET                                             (31)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_I2C_MODE_MASK                                               (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_I2C_MODE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SDS1_100FX_OFFSET                                        (30)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SDS1_100FX_MASK                                          (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SDS1_100FX_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SDS0_100FX_OFFSET                                        (29)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SDS0_100FX_MASK                                          (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SDS0_100FX_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_CPU_MODE_OFFSET                                         (28)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_CPU_MODE_MASK                                           (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_CPU_MODE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_DIS_CPU_OFFSET                                              (27)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_DIS_CPU_MASK                                                (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_DIS_CPU_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_DIS_DRAM_OFFSET                                             (26)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_DIS_DRAM_MASK                                               (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_DIS_DRAM_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_BOOTSEL_1_OFFSET                                            (25)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_BOOTSEL_1_MASK                                              (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_BOOTSEL_1_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EEPROMTYPE_OFFSET                                           (24)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EEPROMTYPE_MASK                                             (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EEPROMTYPE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_PLLFREQ_MODE_OFFSET                                         (23)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_PLLFREQ_MODE_MASK                                           (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_PLLFREQ_MODE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SYNC_OCP_MEM_OFFSET                                      (22)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SYNC_OCP_MEM_MASK                                        (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SYNC_OCP_MEM_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_CPU_IF_1_0_OFFSET                                       (20)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_CPU_IF_1_0_MASK                                         (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_CPU_IF_1_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_DRAMTYPE_OFFSET                                             (19)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_DRAMTYPE_MASK                                               (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_DRAMTYPE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_LED_MODE_1_0_OFFSET                                     (17)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_LED_MODE_1_0_MASK                                       (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_LED_MODE_1_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_MAC24_IF_1_0_OFFSET                                     (15)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_MAC24_IF_1_0_MASK                                       (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_MAC24_IF_1_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_HASH_MODE_OFFSET                                        (14)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_HASH_MODE_MASK                                          (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_HASH_MODE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_MAC25_IF_1_0_OFFSET                                     (12)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_MAC25_IF_1_0_MASK                                       (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_MAC25_IF_1_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_EEPROM_ADDR_SIZE_OFFSET                                 (11)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_EEPROM_ADDR_SIZE_MASK                                   (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_EEPROM_ADDR_SIZE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_BOOTSEL_0_OFFSET                                            (10)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_BOOTSEL_0_MASK                                              (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_BOOTSEL_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_MEM_PLL_1_0_OFFSET                                      (8)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_MEM_PLL_1_0_MASK                                        (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_MEM_PLL_1_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_PHY_PWR_DOWN_OFFSET                                         (7)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_PHY_PWR_DOWN_MASK                                           (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_PHY_PWR_DOWN_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_SDS0_MODE_1_0_OFFSET                                    (5)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_SDS0_MODE_1_0_MASK                                      (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_SDS0_MODE_1_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_SDS1_MODE_1_0_OFFSET                                    (3)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_SDS1_MODE_1_0_MASK                                      (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_SEL_SDS1_MODE_1_0_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SDS_BAKUP_OFFSET                                         (2)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SDS_BAKUP_MASK                                           (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_EN_SDS_BAKUP_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_MAC26_27_PHY_TYP_SEL_OFFSET                                 (1)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_MAC26_27_PHY_TYP_SEL_MASK                                   (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_MAC26_27_PHY_TYP_SEL_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_MAC24_25_PHY_TYP_SEL_OFFSET                                 (0)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_MAC24_25_PHY_TYP_SEL_MASK                                   (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG1_PIN_MAC24_25_PHY_TYP_SEL_OFFSET)

#define RTL8328_BONDING_AND_STRAPPING_DEBUG2_ADDR                                                              (0x60124)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_PIN_SEL_SCAN_MODE_OFFSET                                        (8)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_PIN_SEL_SCAN_MODE_MASK                                          (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG2_PIN_SEL_SCAN_MODE_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_BISR_REMAP2_MAT_OFFSET                                          (7)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_BISR_REMAP2_MAT_MASK                                            (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG2_BISR_REMAP2_MAT_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_BISR_REMAP1_MAT_OFFSET                                          (6)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_BISR_REMAP1_MAT_MASK                                            (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG2_BISR_REMAP1_MAT_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_BISR_REMAP0_MAT_OFFSET                                          (5)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_BISR_REMAP0_MAT_MASK                                            (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG2_BISR_REMAP0_MAT_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_REG_CSRAM_BISR_REMAP_MAT_OFFSET                                 (4)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_REG_CSRAM_BISR_REMAP_MAT_MASK                                   (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG2_REG_CSRAM_BISR_REMAP_MAT_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_REG_CPU_BISR_REMAP_MAT_OFFSET                                   (3)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_REG_CPU_BISR_REMAP_MAT_MASK                                     (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG2_REG_CPU_BISR_REMAP_MAT_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_PIN_SEL_MEM_PLL_2_OFFSET                                        (2)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_PIN_SEL_MEM_PLL_2_MASK                                          (0x1 << RTL8328_BONDING_AND_STRAPPING_DEBUG2_PIN_SEL_MEM_PLL_2_OFFSET)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_PIN_SEL_MAC27_IF_1_0_OFFSET                                     (0)
  #define RTL8328_BONDING_AND_STRAPPING_DEBUG2_PIN_SEL_MAC27_IF_1_0_MASK                                       (0x3 << RTL8328_BONDING_AND_STRAPPING_DEBUG2_PIN_SEL_MAC27_IF_1_0_OFFSET)


/*
 * Feature: Chp Information 
 */
#define RTL8328_INTERNAL_READ_ADDR                                                                             (0x6FFF0)
  #define RTL8328_INTERNAL_READ_EN_INTERNAL_READ_OFFSET                                                        (0)
  #define RTL8328_INTERNAL_READ_EN_INTERNAL_READ_MASK                                                          (0x1 << RTL8328_INTERNAL_READ_EN_INTERNAL_READ_OFFSET)

#define RTL8328_MODEL_REVISION_INFORMATION_ADDR                                                                (0x6FFF4)
  #define RTL8328_MODEL_REVISION_INFORMATION_REV_ID_7_0_OFFSET                                                 (0)
  #define RTL8328_MODEL_REVISION_INFORMATION_REV_ID_7_0_MASK                                                   (0xFF << RTL8328_MODEL_REVISION_INFORMATION_REV_ID_7_0_OFFSET)

#define RTL8328_MODEL_NAME_INFORMATION_ADDR                                                                    (0x6FFF8)
  #define RTL8328_MODEL_NAME_INFORMATION_RTL_ID_15_0_OFFSET                                                    (16)
  #define RTL8328_MODEL_NAME_INFORMATION_RTL_ID_15_0_MASK                                                      (0xFFFF << RTL8328_MODEL_NAME_INFORMATION_RTL_ID_15_0_OFFSET)
  #define RTL8328_MODEL_NAME_INFORMATION_MODEL_CHAR_1_4_0_OFFSET                                               (11)
  #define RTL8328_MODEL_NAME_INFORMATION_MODEL_CHAR_1_4_0_MASK                                                 (0x1F << RTL8328_MODEL_NAME_INFORMATION_MODEL_CHAR_1_4_0_OFFSET)
  #define RTL8328_MODEL_NAME_INFORMATION_MODEL_CHAR_2_4_0_OFFSET                                               (6)
  #define RTL8328_MODEL_NAME_INFORMATION_MODEL_CHAR_2_4_0_MASK                                                 (0x1F << RTL8328_MODEL_NAME_INFORMATION_MODEL_CHAR_2_4_0_OFFSET)
  #define RTL8328_MODEL_NAME_INFORMATION_MODEL_CHAR_3_4_0_OFFSET                                               (1)
  #define RTL8328_MODEL_NAME_INFORMATION_MODEL_CHAR_3_4_0_MASK                                                 (0x1F << RTL8328_MODEL_NAME_INFORMATION_MODEL_CHAR_3_4_0_OFFSET)

#define RTL8328_CHIP_VERSION_ID_ADDR                                                                           (0x6FFFC)
  #define RTL8328_CHIP_VERSION_ID_RL_15_0_OFFSET                                                               (16)
  #define RTL8328_CHIP_VERSION_ID_RL_15_0_MASK                                                                 (0xFFFF << RTL8328_CHIP_VERSION_ID_RL_15_0_OFFSET)
  #define RTL8328_CHIP_VERSION_ID_RLVID_3_0_OFFSET                                                             (12)
  #define RTL8328_CHIP_VERSION_ID_RLVID_3_0_MASK                                                               (0xF << RTL8328_CHIP_VERSION_ID_RLVID_3_0_OFFSET)
  #define RTL8328_CHIP_VERSION_ID_MCID_3_0_OFFSET                                                              (8)
  #define RTL8328_CHIP_VERSION_ID_MCID_3_0_MASK                                                                (0xF << RTL8328_CHIP_VERSION_ID_MCID_3_0_OFFSET)
  #define RTL8328_CHIP_VERSION_ID_BOID_3_0_OFFSET                                                              (4)
  #define RTL8328_CHIP_VERSION_ID_BOID_3_0_MASK                                                                (0xF << RTL8328_CHIP_VERSION_ID_BOID_3_0_OFFSET)
  #define RTL8328_CHIP_VERSION_ID_BOID2_3_0_OFFSET                                                             (0)
  #define RTL8328_CHIP_VERSION_ID_BOID2_3_0_MASK                                                               (0xF << RTL8328_CHIP_VERSION_ID_BOID2_3_0_OFFSET)


/*
 * Feature: Serdes 
 */
#define RTL8328_SDS0_LOW_CH_PAGE0_REG0_ADDR                                                                    (0x70000)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_RST_OFFSET                                                     (15)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_RST_MASK                                                       (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_RST_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_LPK_OFFSET                                                     (14)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_LPK_MASK                                                       (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_LPK_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_SPD_0_OFFSET                                                   (13)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_SPD_0_MASK                                                     (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_SPD_0_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_ANEN_OFFSET                                                    (12)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_ANEN_MASK                                                      (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_ANEN_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_PDOWN_OFFSET                                                   (11)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_PDOWN_MASK                                                     (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_PDOWN_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_ISO_OFFSET                                                     (10)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_ISO_MASK                                                       (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_ISO_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_RST_AN_OFFSET                                                  (9)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_RST_AN_MASK                                                    (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_RST_AN_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_DUP_OFFSET                                                     (8)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_DUP_MASK                                                       (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_DUP_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_COL_TST_OFFSET                                                 (7)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_COL_TST_MASK                                                   (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_COL_TST_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_SPD_1_OFFSET                                                   (6)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_SPD_1_MASK                                                     (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_SPD_1_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_FRCTX_OFFSET                                                   (5)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_FRCTX_MASK                                                     (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG0_S0_FIB_FRCTX_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG1_ADDR                                                                    (0x70004)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_EXT_STATUS_OFFSET                                                  (8)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_EXT_STATUS_MASK                                                    (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_EXT_STATUS_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_MFP_SPRES_OFFSET                                                   (6)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_MFP_SPRES_MASK                                                     (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_MFP_SPRES_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_AN_CMPLT_OFFSET                                                    (5)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_AN_CMPLT_MASK                                                      (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_AN_CMPLT_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_R_FAULT_OFFSET                                                     (4)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_R_FAULT_MASK                                                       (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_R_FAULT_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_AN_ABILITY_OFFSET                                                  (3)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_AN_ABILITY_MASK                                                    (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_AN_ABILITY_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_LINK_STATUS_OFFSET                                                 (2)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_LINK_STATUS_MASK                                                   (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_LINK_STATUS_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_JAB_DET_OFFSET                                                     (1)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_JAB_DET_MASK                                                       (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_JAB_DET_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_EXT_CAP_OFFSET                                                     (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_EXT_CAP_MASK                                                       (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG1_S0_EXT_CAP_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG2_ADDR                                                                    (0x70008)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG2_SDS0_LC_G0_RG2X_OFFSET                                                (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG2_SDS0_LC_G0_RG2X_MASK                                                  (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG2_SDS0_LC_G0_RG2X_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG3_ADDR                                                                    (0x7000C)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG3_SDS0_LC_G0_RG3X_OFFSET                                                (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG3_SDS0_LC_G0_RG3X_MASK                                                  (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG3_SDS0_LC_G0_RG3X_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG4_ADDR                                                                    (0x70010)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG4_S0_TX_CFG_REG_OFFSET                                                  (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG4_S0_TX_CFG_REG_MASK                                                    (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG4_S0_TX_CFG_REG_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG5_ADDR                                                                    (0x70014)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG5_S0_RX_CFG_REG_OFFSET                                                  (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG5_S0_RX_CFG_REG_MASK                                                    (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG5_S0_RX_CFG_REG_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG6_ADDR                                                                    (0x70018)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG6_SDS0_LC_G0_RG6X_B1_OFFSET                                             (1)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG6_SDS0_LC_G0_RG6X_B1_MASK                                               (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG6_SDS0_LC_G0_RG6X_B1_OFFSET)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG6_S0_RXPAGE_OFFSET                                                      (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG6_S0_RXPAGE_MASK                                                        (0x1 << RTL8328_SDS0_LOW_CH_PAGE0_REG6_S0_RXPAGE_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG7_ADDR                                                                    (0x7001C)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG7_S0_MR_NP_TX_OFFSET                                                    (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG7_S0_MR_NP_TX_MASK                                                      (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG7_S0_MR_NP_TX_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG8_ADDR                                                                    (0x70020)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG8_S0_MR_NP_RX_OFFSET                                                    (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG8_S0_MR_NP_RX_MASK                                                      (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG8_S0_MR_NP_RX_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG9_ADDR                                                                    (0x70024)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG9_SDS0_LC_G0_RG9X_OFFSET                                                (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG9_SDS0_LC_G0_RG9X_MASK                                                  (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG9_SDS0_LC_G0_RG9X_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG10_ADDR                                                                   (0x70028)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG10_SDS0_LC_G0_RG10X_OFFSET                                              (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG10_SDS0_LC_G0_RG10X_MASK                                                (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG10_SDS0_LC_G0_RG10X_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG11_ADDR                                                                   (0x7002C)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG11_SDS0_LC_G0_RG11X_OFFSET                                              (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG11_SDS0_LC_G0_RG11X_MASK                                                (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG11_SDS0_LC_G0_RG11X_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG12_ADDR                                                                   (0x70030)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG12_SDS0_LC_G0_RG12X_OFFSET                                              (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG12_SDS0_LC_G0_RG12X_MASK                                                (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG12_SDS0_LC_G0_RG12X_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG13_ADDR                                                                   (0x70034)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG13_SDS0_LC_G0_RG13X_OFFSET                                              (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG13_SDS0_LC_G0_RG13X_MASK                                                (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG13_SDS0_LC_G0_RG13X_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG14_ADDR                                                                   (0x70038)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG14_SDS0_LC_G0_RG14X_OFFSET                                              (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG14_SDS0_LC_G0_RG14X_MASK                                                (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG14_SDS0_LC_G0_RG14X_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE0_REG15_ADDR                                                                   (0x7003C)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG15_SDS0_LC_G0_RG15X_OFFSET                                              (0)
  #define RTL8328_SDS0_LOW_CH_PAGE0_REG15_SDS0_LC_G0_RG15X_MASK                                                (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE0_REG15_SDS0_LC_G0_RG15X_OFFSET)

#define RTL8328_SDS0_FIB100_CONTROL0_ADDR                                                                      (0x70040)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_ENLONGERR_OFFSET                                                 (15)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_ENLONGERR_MASK                                                   (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_ENLONGERR_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_ENPMERR_OFFSET                                                   (14)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_ENPMERR_MASK                                                     (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_ENPMERR_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_IPG_BYTE_OFFSET                                                  (12)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_IPG_BYTE_MASK                                                    (0x3 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_IPG_BYTE_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FLINKOK_OFFSET                                                   (11)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FLINKOK_MASK                                                     (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FLINKOK_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FRC_SD_OFFSET                                                    (10)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FRC_SD_MASK                                                      (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FRC_SD_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FRX_TX_OFFSET                                                    (9)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FRX_TX_MASK                                                      (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FRX_TX_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_DIS_CLKWR_GATING_OFFSET                                          (8)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_DIS_CLKWR_GATING_MASK                                            (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_DIS_CLKWR_GATING_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FULLDUP100_OFFSET                                                (7)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FULLDUP100_MASK                                                  (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_FULLDUP100_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SPDUP_OFFSET                                                     (6)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SPDUP_MASK                                                       (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SPDUP_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_REMO100LPK_OFFSET                                                (5)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_REMO100LPK_MASK                                                  (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_REMO100LPK_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_DIS_RX_FEFI_OFFSET                                               (4)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_DIS_RX_FEFI_MASK                                                 (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_DIS_RX_FEFI_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_DIS_TX_FEFI_OFFSET                                               (3)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_DIS_TX_FEFI_MASK                                                 (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_DIS_TX_FEFI_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SEL_RX_SD_OFFSET                                                 (2)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SEL_RX_SD_MASK                                                   (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SEL_RX_SD_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SEL_TX_SD_OFFSET                                                 (1)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SEL_TX_SD_MASK                                                   (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SEL_TX_SD_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SEL_SD_OFFSET                                                    (0)
  #define RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SEL_SD_MASK                                                      (0x1 << RTL8328_SDS0_FIB100_CONTROL0_S0_CFG_SEL_SD_OFFSET)

#define RTL8328_SDS0_FIB100_CONTROL1_ADDR                                                                      (0x70044)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FRX_TX_DOWN_OFFSET                                               (15)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FRX_TX_DOWN_MASK                                                 (0x1 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FRX_TX_DOWN_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_SEL_PRE_LONG_OFFSET                                              (13)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_SEL_PRE_LONG_MASK                                                (0x3 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_SEL_PRE_LONG_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FIB100_PRB_SEL_OFFSET                                            (10)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FIB100_PRB_SEL_MASK                                              (0x7 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FIB100_PRB_SEL_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ERR_REST_OFFSET                                                  (9)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ERR_REST_MASK                                                    (0x1 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ERR_REST_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_SDS_LPBK_OFFSET                                                  (8)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_SDS_LPBK_MASK                                                    (0x1 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_SDS_LPBK_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_F100_INV_I_OFFSET                                                (7)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_F100_INV_I_MASK                                                  (0x1 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_F100_INV_I_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_F100_INV_O_OFFSET                                                (6)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_F100_INV_O_MASK                                                  (0x1 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_F100_INV_O_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FL100MCIND_OFFSET                                                (5)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FL100MCIND_MASK                                                  (0x1 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FL100MCIND_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ENTXCRS_OFFSET                                                   (4)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ENTXCRS_MASK                                                     (0x1 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ENTXCRS_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_BP4B5B_OFFSET                                                    (3)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_BP4B5B_MASK                                                      (0x1 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_BP4B5B_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FTXNRZI_EG_OFFSET                                                (2)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FTXNRZI_EG_MASK                                                  (0x1 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_FTXNRZI_EG_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ENCODEERR_OFFSET                                                 (1)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ENCODEERR_MASK                                                   (0x1 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ENCODEERR_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ENLINKERR_OFFSET                                                 (0)
  #define RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ENLINKERR_MASK                                                   (0x1 << RTL8328_SDS0_FIB100_CONTROL1_S0_CFG_ENLINKERR_OFFSET)

#define RTL8328_SDS0_FIB100_CONTROL2_ADDR                                                                      (0x70048)
  #define RTL8328_SDS0_FIB100_CONTROL2_UNUSED_OFFSET                                                           (1)
  #define RTL8328_SDS0_FIB100_CONTROL2_UNUSED_MASK                                                             (0x7FFF << RTL8328_SDS0_FIB100_CONTROL2_UNUSED_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL2_S0_CFG_SDS_SDET_OUT_OFFSET                                              (0)
  #define RTL8328_SDS0_FIB100_CONTROL2_S0_CFG_SDS_SDET_OUT_MASK                                                (0x1 << RTL8328_SDS0_FIB100_CONTROL2_S0_CFG_SDS_SDET_OUT_OFFSET)

#define RTL8328_SDS0_FIB100_CONTROL3_ADDR                                                                      (0x7004C)
  #define RTL8328_SDS0_FIB100_CONTROL3_SDS0_FIB100_CONTROL_REGISTER3_OFFSET                                    (0)
  #define RTL8328_SDS0_FIB100_CONTROL3_SDS0_FIB100_CONTROL_REGISTER3_MASK                                      (0xFFFF << RTL8328_SDS0_FIB100_CONTROL3_SDS0_FIB100_CONTROL_REGISTER3_OFFSET)

#define RTL8328_SDS0_FIB100_CONTROL4_ADDR                                                                      (0x70050)
  #define RTL8328_SDS0_FIB100_CONTROL4_S0_MCFG_OFFSET                                                          (12)
  #define RTL8328_SDS0_FIB100_CONTROL4_S0_MCFG_MASK                                                            (0xF << RTL8328_SDS0_FIB100_CONTROL4_S0_MCFG_OFFSET)
  #define RTL8328_SDS0_FIB100_CONTROL4_UNUSED_OFFSET                                                           (0)
  #define RTL8328_SDS0_FIB100_CONTROL4_UNUSED_MASK                                                             (0xFFF << RTL8328_SDS0_FIB100_CONTROL4_UNUSED_OFFSET)

#define RTL8328_SDS0_FIB100_STATUS0_ADDR                                                                       (0x70068)
  #define RTL8328_SDS0_FIB100_STATUS0_SDS0_FIB100_CONTROL_REGISTER4_OFFSET                                     (0)
  #define RTL8328_SDS0_FIB100_STATUS0_SDS0_FIB100_CONTROL_REGISTER4_MASK                                       (0xFFFF << RTL8328_SDS0_FIB100_STATUS0_SDS0_FIB100_CONTROL_REGISTER4_OFFSET)

#define RTL8328_SDS0_FIB100_STATUS1_ADDR                                                                       (0x7006C)
  #define RTL8328_SDS0_FIB100_STATUS1_SDS0_FIB100_STATUS_REGISTER1_OFFSET                                      (0)
  #define RTL8328_SDS0_FIB100_STATUS1_SDS0_FIB100_STATUS_REGISTER1_MASK                                        (0xFFFF << RTL8328_SDS0_FIB100_STATUS1_SDS0_FIB100_STATUS_REGISTER1_OFFSET)

#define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_ADDR                                                               (0x70080)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_DIS_RENWAY_OFFSET                                             (15)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_DIS_RENWAY_MASK                                               (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_DIS_RENWAY_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_BYP_8B10B_OFFSET                                              (14)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_BYP_8B10B_MASK                                                (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_BYP_8B10B_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_CDET_OFFSET                                                   (12)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_CDET_MASK                                                     (0x3 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_CDET_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_DIS_TMR_CMA_OFFSET                                            (11)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_DIS_TMR_CMA_MASK                                              (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_DIS_TMR_CMA_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_DIS_APX_OFFSET                                                (10)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_DIS_APX_MASK                                                  (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_DIS_APX_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_INV_HSI_OFFSET                                                (9)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_INV_HSI_MASK                                                  (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_INV_HSI_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_INV_HSO_OFFSET                                                (8)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_INV_HSO_MASK                                                  (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_INV_HSO_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_UNUSED_OFFSET                                                    (6)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_UNUSED_MASK                                                      (0x3 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_UNUSED_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_CODEC_LPK_OFFSET                                              (5)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_CODEC_LPK_MASK                                                (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_CODEC_LPK_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_AFE_LPK_OFFSET                                                (4)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_AFE_LPK_MASK                                                  (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_AFE_LPK_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_REMOTE_LPK_OFFSET                                             (3)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_REMOTE_LPK_MASK                                               (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_REMOTE_LPK_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_SDS_TX_DOWN_OFFSET                                            (2)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_SDS_TX_DOWN_MASK                                              (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_SDS_TX_DOWN_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_SDS_EN_RX_OFFSET                                              (1)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_SDS_EN_RX_MASK                                                (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_SDS_EN_RX_OFFSET)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_SDS_EN_TX_OFFSET                                              (0)
  #define RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_SDS_EN_TX_MASK                                                (0x1 << RTL8328_SDS0_EN_TX_RX_LOOPBACK_MODE_S0_SDS_EN_TX_OFFSET)

#define RTL8328_SDS0_FORCE_TX_RX_ADDR                                                                          (0x70084)
  #define RTL8328_SDS0_FORCE_TX_RX_UNUSED1_OFFSET                                                              (12)
  #define RTL8328_SDS0_FORCE_TX_RX_UNUSED1_MASK                                                                (0xF << RTL8328_SDS0_FORCE_TX_RX_UNUSED1_OFFSET)
  #define RTL8328_SDS0_FORCE_TX_RX_S0_SDS_FRC_RX_OFFSET                                                        (8)
  #define RTL8328_SDS0_FORCE_TX_RX_S0_SDS_FRC_RX_MASK                                                          (0xF << RTL8328_SDS0_FORCE_TX_RX_S0_SDS_FRC_RX_OFFSET)
  #define RTL8328_SDS0_FORCE_TX_RX_UNUSED2_OFFSET                                                              (4)
  #define RTL8328_SDS0_FORCE_TX_RX_UNUSED2_MASK                                                                (0xF << RTL8328_SDS0_FORCE_TX_RX_UNUSED2_OFFSET)
  #define RTL8328_SDS0_FORCE_TX_RX_S0_SDS_FRC_TX_OFFSET                                                        (0)
  #define RTL8328_SDS0_FORCE_TX_RX_S0_SDS_FRC_TX_MASK                                                          (0xF << RTL8328_SDS0_FORCE_TX_RX_S0_SDS_FRC_TX_OFFSET)

#define RTL8328_SDS0__PCS_CONTROL0_ADDR                                                                        (0x70088)
  #define RTL8328_SDS0__PCS_CONTROL0_S0_FRC_PREAMBLE_OFFSET                                                    (14)
  #define RTL8328_SDS0__PCS_CONTROL0_S0_FRC_PREAMBLE_MASK                                                      (0x3 << RTL8328_SDS0__PCS_CONTROL0_S0_FRC_PREAMBLE_OFFSET)
  #define RTL8328_SDS0__PCS_CONTROL0_S0_FRC_IPG_OFFSET                                                         (12)
  #define RTL8328_SDS0__PCS_CONTROL0_S0_FRC_IPG_MASK                                                           (0x3 << RTL8328_SDS0__PCS_CONTROL0_S0_FRC_IPG_OFFSET)
  #define RTL8328_SDS0__PCS_CONTROL0_S0_FRC_CGGOOD_OFFSET                                                      (10)
  #define RTL8328_SDS0__PCS_CONTROL0_S0_FRC_CGGOOD_MASK                                                        (0x3 << RTL8328_SDS0__PCS_CONTROL0_S0_FRC_CGGOOD_OFFSET)
  #define RTL8328_SDS0__PCS_CONTROL0_S0_SDS_FRC_AN_OFFSET                                                      (8)
  #define RTL8328_SDS0__PCS_CONTROL0_S0_SDS_FRC_AN_MASK                                                        (0x3 << RTL8328_SDS0__PCS_CONTROL0_S0_SDS_FRC_AN_OFFSET)
  #define RTL8328_SDS0__PCS_CONTROL0_UNUSED_OFFSET                                                             (4)
  #define RTL8328_SDS0__PCS_CONTROL0_UNUSED_MASK                                                               (0xF << RTL8328_SDS0__PCS_CONTROL0_UNUSED_OFFSET)
  #define RTL8328_SDS0__PCS_CONTROL0_S0_SDS_RESTART_AN_OFFSET                                                  (0)
  #define RTL8328_SDS0__PCS_CONTROL0_S0_SDS_RESTART_AN_MASK                                                    (0xF << RTL8328_SDS0__PCS_CONTROL0_S0_SDS_RESTART_AN_OFFSET)

#define RTL8328_SDS0_PCS_CONTROL1_ADDR                                                                         (0x7008C)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_WR_SOFT_RSTB_OFFSET                                                     (15)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_WR_SOFT_RSTB_MASK                                                       (0x1 << RTL8328_SDS0_PCS_CONTROL1_S0_WR_SOFT_RSTB_OFFSET)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_USE_25M_CLK_OFFSET                                                      (14)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_USE_25M_CLK_MASK                                                        (0x1 << RTL8328_SDS0_PCS_CONTROL1_S0_USE_25M_CLK_OFFSET)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_MARK_CARR_EXT_OFFSET                                                    (13)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_MARK_CARR_EXT_MASK                                                      (0x1 << RTL8328_SDS0_PCS_CONTROL1_S0_MARK_CARR_EXT_OFFSET)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_SEL_DEG_OFFSET                                                          (12)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_SEL_DEG_MASK                                                            (0x1 << RTL8328_SDS0_PCS_CONTROL1_S0_SEL_DEG_OFFSET)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_CALIB_OK_CNT_OFFSET                                                     (8)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_CALIB_OK_CNT_MASK                                                       (0xF << RTL8328_SDS0_PCS_CONTROL1_S0_CALIB_OK_CNT_OFFSET)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_EXT_PWR_CTRL_OFFSET                                                     (7)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_EXT_PWR_CTRL_MASK                                                       (0x1 << RTL8328_SDS0_PCS_CONTROL1_S0_EXT_PWR_CTRL_OFFSET)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_SOFT_RST_OFFSET                                                         (6)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_SOFT_RST_MASK                                                           (0x1 << RTL8328_SDS0_PCS_CONTROL1_S0_SOFT_RST_OFFSET)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_CLR_SOFT_RSTB_OFFSET                                                    (5)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_CLR_SOFT_RSTB_MASK                                                      (0x1 << RTL8328_SDS0_PCS_CONTROL1_S0_CLR_SOFT_RSTB_OFFSET)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_CMA_RQ_OFFSET                                                           (0)
  #define RTL8328_SDS0_PCS_CONTROL1_S0_CMA_RQ_MASK                                                             (0x1F << RTL8328_SDS0_PCS_CONTROL1_S0_CMA_RQ_OFFSET)

#define RTL8328_SDS0__PCS_CONTROL2_ADDR                                                                        (0x70090)
  #define RTL8328_SDS0__PCS_CONTROL2_S0_SDS_MODE_OFFSET                                                        (12)
  #define RTL8328_SDS0__PCS_CONTROL2_S0_SDS_MODE_MASK                                                          (0xF << RTL8328_SDS0__PCS_CONTROL2_S0_SDS_MODE_OFFSET)
  #define RTL8328_SDS0__PCS_CONTROL2_UNUSED_OFFSET                                                             (3)
  #define RTL8328_SDS0__PCS_CONTROL2_UNUSED_MASK                                                               (0x1FF << RTL8328_SDS0__PCS_CONTROL2_UNUSED_OFFSET)
  #define RTL8328_SDS0__PCS_CONTROL2_S0_DISAN_LINK_FIB1G_OFFSET                                                (2)
  #define RTL8328_SDS0__PCS_CONTROL2_S0_DISAN_LINK_FIB1G_MASK                                                  (0x1 << RTL8328_SDS0__PCS_CONTROL2_S0_DISAN_LINK_FIB1G_OFFSET)
  #define RTL8328_SDS0__PCS_CONTROL2_DISAN_LINK_SGM_OFFSET                                                     (1)
  #define RTL8328_SDS0__PCS_CONTROL2_DISAN_LINK_SGM_MASK                                                       (0x1 << RTL8328_SDS0__PCS_CONTROL2_DISAN_LINK_SGM_OFFSET)
  #define RTL8328_SDS0__PCS_CONTROL2_S0_SGM_CK_SEL_OFFSET                                                      (0)
  #define RTL8328_SDS0__PCS_CONTROL2_S0_SGM_CK_SEL_MASK                                                        (0x1 << RTL8328_SDS0__PCS_CONTROL2_S0_SGM_CK_SEL_OFFSET)

#define RTL8328_SDS0_INBAND_ACCESS_CONTROL_ADDR                                                                (0x70094)
  #define RTL8328_SDS0_INBAND_ACCESS_CONTROL_UNUSED_OFFSET                                                     (9)
  #define RTL8328_SDS0_INBAND_ACCESS_CONTROL_UNUSED_MASK                                                       (0x7F << RTL8328_SDS0_INBAND_ACCESS_CONTROL_UNUSED_OFFSET)
  #define RTL8328_SDS0_INBAND_ACCESS_CONTROL_S0_PCSREQ_POS_OFFSET                                              (8)
  #define RTL8328_SDS0_INBAND_ACCESS_CONTROL_S0_PCSREQ_POS_MASK                                                (0x1 << RTL8328_SDS0_INBAND_ACCESS_CONTROL_S0_PCSREQ_POS_OFFSET)
  #define RTL8328_SDS0_INBAND_ACCESS_CONTROL_UNUSED2_OFFSET                                                    (4)
  #define RTL8328_SDS0_INBAND_ACCESS_CONTROL_UNUSED2_MASK                                                      (0xF << RTL8328_SDS0_INBAND_ACCESS_CONTROL_UNUSED2_OFFSET)
  #define RTL8328_SDS0_INBAND_ACCESS_CONTROL_S0_INBAND_EN_OFFSET                                               (0)
  #define RTL8328_SDS0_INBAND_ACCESS_CONTROL_S0_INBAND_EN_MASK                                                 (0xF << RTL8328_SDS0_INBAND_ACCESS_CONTROL_S0_INBAND_EN_OFFSET)

#define RTL8328_SDS0_SCRAMBLER_CONTROL0_ADDR                                                                   (0x70098)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL0_UNUSED1_OFFSET                                                       (12)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL0_UNUSED1_MASK                                                         (0xF << RTL8328_SDS0_SCRAMBLER_CONTROL0_UNUSED1_OFFSET)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL0_S0_RX_BYPSCR_OFFSET                                                  (8)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL0_S0_RX_BYPSCR_MASK                                                    (0xF << RTL8328_SDS0_SCRAMBLER_CONTROL0_S0_RX_BYPSCR_OFFSET)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL0_UNUSED2_OFFSET                                                       (4)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL0_UNUSED2_MASK                                                         (0xF << RTL8328_SDS0_SCRAMBLER_CONTROL0_UNUSED2_OFFSET)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL0_S0_TX_BYPSCR_OFFSET                                                  (0)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL0_S0_TX_BYPSCR_MASK                                                    (0xF << RTL8328_SDS0_SCRAMBLER_CONTROL0_S0_TX_BYPSCR_OFFSET)

#define RTL8328_SDS0_SCRAMBLER_CONTROL1_ADDR                                                                   (0x7009C)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL1_UNUSED_OFFSET                                                        (10)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL1_UNUSED_MASK                                                          (0x3F << RTL8328_SDS0_SCRAMBLER_CONTROL1_UNUSED_OFFSET)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_MARK_RXSCR_ERR_OFFSET                                             (9)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_MARK_RXSCR_ERR_MASK                                               (0x1 << RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_MARK_RXSCR_ERR_OFFSET)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_MARK_TXSCR_ERR_OFFSET                                             (8)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_MARK_TXSCR_ERR_MASK                                               (0x1 << RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_MARK_TXSCR_ERR_OFFSET)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_BYP_START_OFFSET                                                  (4)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_BYP_START_MASK                                                    (0xF << RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_BYP_START_OFFSET)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_BYP_END_OFFSET                                                    (0)
  #define RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_BYP_END_MASK                                                      (0xF << RTL8328_SDS0_SCRAMBLER_CONTROL1_S0_BYP_END_OFFSET)

#define RTL8328_SDS0_EEE_CONTROL0_ADDR                                                                         (0x700A0)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_EEE_PWRSAV_EN_OFFSET                                                    (15)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_EEE_PWRSAV_EN_MASK                                                      (0x1 << RTL8328_SDS0_EEE_CONTROL0_S0_EEE_PWRSAV_EN_OFFSET)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_EEE_SDS_FASTLINK_OFFSET                                                 (14)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_EEE_SDS_FASTLINK_MASK                                                   (0x1 << RTL8328_SDS0_EEE_CONTROL0_S0_EEE_SDS_FASTLINK_OFFSET)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C3_TIMER_OFFSET                                                         (11)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C3_TIMER_MASK                                                           (0x7 << RTL8328_SDS0_EEE_CONTROL0_S0_C3_TIMER_OFFSET)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C2_TIMER_OFFSET                                                         (8)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C2_TIMER_MASK                                                           (0x7 << RTL8328_SDS0_EEE_CONTROL0_S0_C2_TIMER_OFFSET)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C1_TIMER_OFFSET                                                         (5)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C1_TIMER_MASK                                                           (0x7 << RTL8328_SDS0_EEE_CONTROL0_S0_C1_TIMER_OFFSET)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C0_TIMER_OFFSET                                                         (2)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C0_TIMER_MASK                                                           (0x7 << RTL8328_SDS0_EEE_CONTROL0_S0_C0_TIMER_OFFSET)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C2_PWRSAV_EN_OFFSET                                                     (1)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C2_PWRSAV_EN_MASK                                                       (0x1 << RTL8328_SDS0_EEE_CONTROL0_S0_C2_PWRSAV_EN_OFFSET)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C1_PWRSAV_EN_OFFSET                                                     (0)
  #define RTL8328_SDS0_EEE_CONTROL0_S0_C1_PWRSAV_EN_MASK                                                       (0x1 << RTL8328_SDS0_EEE_CONTROL0_S0_C1_PWRSAV_EN_OFFSET)

#define RTL8328_SDS0_EEE_CONTROL1_ADDR                                                                         (0x700A4)
  #define RTL8328_SDS0_EEE_CONTROL1_S0_EEE_PROGRAM_0_OFFSET                                                    (0)
  #define RTL8328_SDS0_EEE_CONTROL1_S0_EEE_PROGRAM_0_MASK                                                      (0xFFFF << RTL8328_SDS0_EEE_CONTROL1_S0_EEE_PROGRAM_0_OFFSET)

#define RTL8328_SDS0_EEE_CONTROL2_ADDR                                                                         (0x700A8)
  #define RTL8328_SDS0_EEE_CONTROL2_S0_EEE_RESERVED_0_OFFSET                                                   (0)
  #define RTL8328_SDS0_EEE_CONTROL2_S0_EEE_RESERVED_0_MASK                                                     (0xFFFF << RTL8328_SDS0_EEE_CONTROL2_S0_EEE_RESERVED_0_OFFSET)

#define RTL8328_SDS0_EEE_DEBUG_COUNTER_ADDR                                                                    (0x700AC)
  #define RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C2_C0_CNT_OFFSET                                               (12)
  #define RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C2_C0_CNT_MASK                                                 (0xF << RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C2_C0_CNT_OFFSET)
  #define RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C0_C2_CNT_OFFSET                                               (8)
  #define RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C0_C2_CNT_MASK                                                 (0xF << RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C0_C2_CNT_OFFSET)
  #define RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C1_C0_CNT_OFFSET                                               (4)
  #define RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C1_C0_CNT_MASK                                                 (0xF << RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C1_C0_CNT_OFFSET)
  #define RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C0_C1_CNT_OFFSET                                               (0)
  #define RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C0_C1_CNT_MASK                                                 (0xF << RTL8328_SDS0_EEE_DEBUG_COUNTER_S0_DBG_C0_C1_CNT_OFFSET)

#define RTL8328_SDS0_AUTO_DET_CONTROL0_ADDR                                                                    (0x700B0)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_UNUSED_OFFSET                                                         (8)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_UNUSED_MASK                                                           (0xFF << RTL8328_SDS0_AUTO_DET_CONTROL0_UNUSED_OFFSET)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_S0_ABILITY_OFFSET                                                     (4)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_S0_ABILITY_MASK                                                       (0xF << RTL8328_SDS0_AUTO_DET_CONTROL0_S0_ABILITY_OFFSET)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_S0_RDM_ALGOR_OFFSET                                                   (3)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_S0_RDM_ALGOR_MASK                                                     (0x1 << RTL8328_SDS0_AUTO_DET_CONTROL0_S0_RDM_ALGOR_OFFSET)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_S0_SD_DET_ALGOR_OFFSET                                                (2)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_S0_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8328_SDS0_AUTO_DET_CONTROL0_S0_SD_DET_ALGOR_OFFSET)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_S0_AUTO_DET_ALGOR_OFFSET                                              (1)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_S0_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8328_SDS0_AUTO_DET_CONTROL0_S0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_S0_SEND_NP_ON_OFFSET                                                  (0)
  #define RTL8328_SDS0_AUTO_DET_CONTROL0_S0_SEND_NP_ON_MASK                                                    (0x1 << RTL8328_SDS0_AUTO_DET_CONTROL0_S0_SEND_NP_ON_OFFSET)

#define RTL8328_SDS0_AUTO_DET_CONTROL1_ADDR                                                                    (0x700B4)
  #define RTL8328_SDS0_AUTO_DET_CONTROL1_S0_SDS_LK_TIME_OFFSET                                                 (8)
  #define RTL8328_SDS0_AUTO_DET_CONTROL1_S0_SDS_LK_TIME_MASK                                                   (0xFF << RTL8328_SDS0_AUTO_DET_CONTROL1_S0_SDS_LK_TIME_OFFSET)
  #define RTL8328_SDS0_AUTO_DET_CONTROL1_S0_APXT_TIME_OFFSET                                                   (0)
  #define RTL8328_SDS0_AUTO_DET_CONTROL1_S0_APXT_TIME_MASK                                                     (0xFF << RTL8328_SDS0_AUTO_DET_CONTROL1_S0_APXT_TIME_OFFSET)

#define RTL8328_SDS0_AUTO_DET_CONTROL2_ADDR                                                                    (0x700B8)
  #define RTL8328_SDS0_AUTO_DET_CONTROL2_S0_AUTO_DET_RESERVED_0_OFFSET                                         (0)
  #define RTL8328_SDS0_AUTO_DET_CONTROL2_S0_AUTO_DET_RESERVED_0_MASK                                           (0xFFFF << RTL8328_SDS0_AUTO_DET_CONTROL2_S0_AUTO_DET_RESERVED_0_OFFSET)

#define RTL8328_SDS0_MASTER_INBAND0_ADDR                                                                       (0x700BC)
  #define RTL8328_SDS0_MASTER_INBAND0_S0_WRBUS_RDBUS_OFFSET                                                    (0)
  #define RTL8328_SDS0_MASTER_INBAND0_S0_WRBUS_RDBUS_MASK                                                      (0xFFFF << RTL8328_SDS0_MASTER_INBAND0_S0_WRBUS_RDBUS_OFFSET)

#define RTL8328_SDS0_MASTER_INBAND1_ADDR                                                                       (0x700C0)
  #define RTL8328_SDS0_MASTER_INBAND1_S0_MASTER_INB_CH_OFFSET                                                  (14)
  #define RTL8328_SDS0_MASTER_INBAND1_S0_MASTER_INB_CH_MASK                                                    (0x3 << RTL8328_SDS0_MASTER_INBAND1_S0_MASTER_INB_CH_OFFSET)
  #define RTL8328_SDS0_MASTER_INBAND1_S0_MASTER_INB_CMD_OFFSET                                                 (0)
  #define RTL8328_SDS0_MASTER_INBAND1_S0_MASTER_INB_CMD_MASK                                                   (0x3FFF << RTL8328_SDS0_MASTER_INBAND1_S0_MASTER_INB_CMD_OFFSET)

#define RTL8328_SDS0_MASTER_INBAND2_ADDR                                                                       (0x700C4)
  #define RTL8328_SDS0_MASTER_INBAND2_S0_RDVLD_OFFSET                                                          (15)
  #define RTL8328_SDS0_MASTER_INBAND2_S0_RDVLD_MASK                                                            (0x1 << RTL8328_SDS0_MASTER_INBAND2_S0_RDVLD_OFFSET)
  #define RTL8328_SDS0_MASTER_INBAND2_UNUSED_OFFSET                                                            (1)
  #define RTL8328_SDS0_MASTER_INBAND2_UNUSED_MASK                                                              (0x3FFF << RTL8328_SDS0_MASTER_INBAND2_UNUSED_OFFSET)
  #define RTL8328_SDS0_MASTER_INBAND2_S0_MASTER_INB_CTL_OFFSET                                                 (0)
  #define RTL8328_SDS0_MASTER_INBAND2_S0_MASTER_INB_CTL_MASK                                                   (0x1 << RTL8328_SDS0_MASTER_INBAND2_S0_MASTER_INB_CTL_OFFSET)

#define RTL8328_SDS0_RSGP_TXCFG_PHY_ADDR                                                                       (0x700C8)
  #define RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_3_OFFSET                                               (12)
  #define RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_3_MASK                                                 (0xF << RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_3_OFFSET)
  #define RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_2_OFFSET                                               (8)
  #define RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_2_MASK                                                 (0xF << RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_2_OFFSET)
  #define RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_1_OFFSET                                               (4)
  #define RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_1_MASK                                                 (0xF << RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_1_OFFSET)
  #define RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_0_OFFSET                                               (0)
  #define RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_0_MASK                                                 (0xF << RTL8328_SDS0_RSGP_TXCFG_PHY_S0_RSGP_TXCFG_PHY_0_OFFSET)

#define RTL8328_SDS0_RSGP_TXCFG_MAC_ADDR                                                                       (0x700CC)
  #define RTL8328_SDS0_RSGP_TXCFG_MAC_S0_RSGP_TXCFG_MAC_OFFSET                                                 (0)
  #define RTL8328_SDS0_RSGP_TXCFG_MAC_S0_RSGP_TXCFG_MAC_MASK                                                   (0xFFFF << RTL8328_SDS0_RSGP_TXCFG_MAC_S0_RSGP_TXCFG_MAC_OFFSET)

#define RTL8328_SDS0_SGM_TXCFG_PHY_ADDR                                                                        (0x700D0)
  #define RTL8328_SDS0_SGM_TXCFG_PHY_S0_SGM_TXCFG_PHY_OFFSET                                                   (0)
  #define RTL8328_SDS0_SGM_TXCFG_PHY_S0_SGM_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8328_SDS0_SGM_TXCFG_PHY_S0_SGM_TXCFG_PHY_OFFSET)

#define RTL8328_SDS0_SGM_TXCFG_MAC_ADDR                                                                        (0x700D4)
  #define RTL8328_SDS0_SGM_TXCFG_MAC_S0_SGM_TXCFG_MAC_OFFSET                                                   (0)
  #define RTL8328_SDS0_SGM_TXCFG_MAC_S0_SGM_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8328_SDS0_SGM_TXCFG_MAC_S0_SGM_TXCFG_MAC_OFFSET)

#define RTL8328_SDS0_FIB2G_TXCFG_CH0_ADDR                                                                      (0x700D8)
  #define RTL8328_SDS0_FIB2G_TXCFG_CH0_S0_FIB2G_TXCFG_CH0_OFFSET                                               (0)
  #define RTL8328_SDS0_FIB2G_TXCFG_CH0_S0_FIB2G_TXCFG_CH0_MASK                                                 (0xFFFF << RTL8328_SDS0_FIB2G_TXCFG_CH0_S0_FIB2G_TXCFG_CH0_OFFSET)

#define RTL8328_SDS0_FIB2G_TXCFG_CH1_ADDR                                                                      (0x700DC)
  #define RTL8328_SDS0_FIB2G_TXCFG_CH1_S0_FIB2G_TXCFG_CH1_OFFSET                                               (0)
  #define RTL8328_SDS0_FIB2G_TXCFG_CH1_S0_FIB2G_TXCFG_CH1_MASK                                                 (0xFFFF << RTL8328_SDS0_FIB2G_TXCFG_CH1_S0_FIB2G_TXCFG_CH1_OFFSET)

#define RTL8328_SDS0_FIB2G_TXCFG_NP_CH0_ADDR                                                                   (0x700E0)
  #define RTL8328_SDS0_FIB2G_TXCFG_NP_CH0_S0_FIB2G_TXCFG_NP_CH0_OFFSET                                         (0)
  #define RTL8328_SDS0_FIB2G_TXCFG_NP_CH0_S0_FIB2G_TXCFG_NP_CH0_MASK                                           (0xFFFF << RTL8328_SDS0_FIB2G_TXCFG_NP_CH0_S0_FIB2G_TXCFG_NP_CH0_OFFSET)

#define RTL8328_SDS0_FIB2G_TXCFG_NP_CH1_ADDR                                                                   (0x700E4)
  #define RTL8328_SDS0_FIB2G_TXCFG_NP_CH1_S0_FIB2G_TXCFG_NP_CH1_OFFSET                                         (0)
  #define RTL8328_SDS0_FIB2G_TXCFG_NP_CH1_S0_FIB2G_TXCFG_NP_CH1_MASK                                           (0xFFFF << RTL8328_SDS0_FIB2G_TXCFG_NP_CH1_S0_FIB2G_TXCFG_NP_CH1_OFFSET)

#define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_ADDR                                                                (0x700E8)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_UNUSED_OFFSET                                                     (6)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_UNUSED_MASK                                                       (0x3FF << RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_UNUSED_OFFSET)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_FIB100_OFFSET                                               (5)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_FIB100_MASK                                                 (0x1 << RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_FIB100_OFFSET)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_FIB1G_OFFSET                                                (4)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_FIB1G_MASK                                                  (0x1 << RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_FIB1G_OFFSET)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_FIB2G_OFFSET                                                (3)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_FIB2G_MASK                                                  (0x1 << RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_FIB2G_OFFSET)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_SGMII_OFFSET                                                (2)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_SGMII_MASK                                                  (0x1 << RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_SGMII_OFFSET)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_RSGMII_OFFSET                                               (1)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_RSGMII_MASK                                                 (0x1 << RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_RSGMII_OFFSET)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_RSGMIIP_OFFSET                                              (0)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_RSGMIIP_MASK                                                (0x1 << RTL8328_SDS0_DEBUG_OUTPUT0_FOR_ECO_S0_MD_RSGMIIP_OFFSET)

#define RTL8328_SDS0_DEBUG_OUTPUT1_FOR_ECO_ADDR                                                                (0x700EC)
  #define RTL8328_SDS0_DEBUG_OUTPUT1_FOR_ECO_SDS0_DEBUG_OUTPUT_1_FOR_ECO_OFFSET                                (0)
  #define RTL8328_SDS0_DEBUG_OUTPUT1_FOR_ECO_SDS0_DEBUG_OUTPUT_1_FOR_ECO_MASK                                  (0xFFFF << RTL8328_SDS0_DEBUG_OUTPUT1_FOR_ECO_SDS0_DEBUG_OUTPUT_1_FOR_ECO_OFFSET)

#define RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_ADDR                                                          (0x700F0)
  #define RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_UNUSED_OFFSET                                               (10)
  #define RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_UNUSED_MASK                                                 (0x3F << RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_UNUSED_OFFSET)
  #define RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_S0_SDS_DBG_16B_EXCHG_OFFSET                                 (9)
  #define RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_S0_SDS_DBG_16B_EXCHG_MASK                                   (0x1 << RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_S0_SDS_DBG_16B_EXCHG_OFFSET)
  #define RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_S0_SDS_DBG_EN_OFFSET                                        (8)
  #define RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_S0_SDS_DBG_EN_MASK                                          (0x1 << RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_S0_SDS_DBG_EN_OFFSET)
  #define RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_S0_SDS_DBG_SEL_OFFSET                                       (0)
  #define RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_S0_SDS_DBG_SEL_MASK                                         (0xFF << RTL8328_SDS0_DEBUG_SELECT_SIGNAL_RELATED_S0_SDS_DBG_SEL_OFFSET)

#define RTL8328_SDS0_DEBUG_OUTPUT0_ADDR                                                                        (0x700F4)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_S0_DEBUG_OUTPUT_0_OFFSET                                                  (0)
  #define RTL8328_SDS0_DEBUG_OUTPUT0_S0_DEBUG_OUTPUT_0_MASK                                                    (0xFFFF << RTL8328_SDS0_DEBUG_OUTPUT0_S0_DEBUG_OUTPUT_0_OFFSET)

#define RTL8328_SDS0_DEBUG_OUTPUT1_ADDR                                                                        (0x700F8)
  #define RTL8328_SDS0_DEBUG_OUTPUT1_S0_DEBUG_OUTPUT_1_OFFSET                                                  (0)
  #define RTL8328_SDS0_DEBUG_OUTPUT1_S0_DEBUG_OUTPUT_1_MASK                                                    (0xFFFF << RTL8328_SDS0_DEBUG_OUTPUT1_S0_DEBUG_OUTPUT_1_OFFSET)

#define RTL8328_SDS0_ANA_RG0X_ADDR                                                                             (0x70100)
  #define RTL8328_SDS0_ANA_RG0X_S0_EN_25M_OFFSET                                                               (15)
  #define RTL8328_SDS0_ANA_RG0X_S0_EN_25M_MASK                                                                 (0x1 << RTL8328_SDS0_ANA_RG0X_S0_EN_25M_OFFSET)
  #define RTL8328_SDS0_ANA_RG0X_UNUSED1_OFFSET                                                                 (10)
  #define RTL8328_SDS0_ANA_RG0X_UNUSED1_MASK                                                                   (0x1F << RTL8328_SDS0_ANA_RG0X_UNUSED1_OFFSET)
  #define RTL8328_SDS0_ANA_RG0X_REG_E5_1V_OFFSET                                                               (9)
  #define RTL8328_SDS0_ANA_RG0X_REG_E5_1V_MASK                                                                 (0x1 << RTL8328_SDS0_ANA_RG0X_REG_E5_1V_OFFSET)
  #define RTL8328_SDS0_ANA_RG0X_REG_E4_1V_OFFSET                                                               (8)
  #define RTL8328_SDS0_ANA_RG0X_REG_E4_1V_MASK                                                                 (0x1 << RTL8328_SDS0_ANA_RG0X_REG_E4_1V_OFFSET)
  #define RTL8328_SDS0_ANA_RG0X_REG_E3_1V_OFFSET                                                               (7)
  #define RTL8328_SDS0_ANA_RG0X_REG_E3_1V_MASK                                                                 (0x1 << RTL8328_SDS0_ANA_RG0X_REG_E3_1V_OFFSET)
  #define RTL8328_SDS0_ANA_RG0X_REG_E2_1V_OFFSET                                                               (6)
  #define RTL8328_SDS0_ANA_RG0X_REG_E2_1V_MASK                                                                 (0x1 << RTL8328_SDS0_ANA_RG0X_REG_E2_1V_OFFSET)
  #define RTL8328_SDS0_ANA_RG0X_UNUSED2_OFFSET                                                                 (4)
  #define RTL8328_SDS0_ANA_RG0X_UNUSED2_MASK                                                                   (0x3 << RTL8328_SDS0_ANA_RG0X_UNUSED2_OFFSET)
  #define RTL8328_SDS0_ANA_RG0X_RX_EN_OFFSET                                                                   (3)
  #define RTL8328_SDS0_ANA_RG0X_RX_EN_MASK                                                                     (0x1 << RTL8328_SDS0_ANA_RG0X_RX_EN_OFFSET)
  #define RTL8328_SDS0_ANA_RG0X_S0_PDOWN_OFFSET                                                                (2)
  #define RTL8328_SDS0_ANA_RG0X_S0_PDOWN_MASK                                                                  (0x1 << RTL8328_SDS0_ANA_RG0X_S0_PDOWN_OFFSET)
  #define RTL8328_SDS0_ANA_RG0X_S0_PLL_EN_OFFSET                                                               (1)
  #define RTL8328_SDS0_ANA_RG0X_S0_PLL_EN_MASK                                                                 (0x1 << RTL8328_SDS0_ANA_RG0X_S0_PLL_EN_OFFSET)
  #define RTL8328_SDS0_ANA_RG0X_S0_CMU_EN_OFFSET                                                               (0)
  #define RTL8328_SDS0_ANA_RG0X_S0_CMU_EN_MASK                                                                 (0x1 << RTL8328_SDS0_ANA_RG0X_S0_CMU_EN_OFFSET)

#define RTL8328_SDS0_ANA_RG1X_ADDR                                                                             (0x70104)
  #define RTL8328_SDS0_ANA_RG1X_REG_AFENSEL_OFFSET                                                             (15)
  #define RTL8328_SDS0_ANA_RG1X_REG_AFENSEL_MASK                                                               (0x1 << RTL8328_SDS0_ANA_RG1X_REG_AFENSEL_OFFSET)
  #define RTL8328_SDS0_ANA_RG1X_REG_ADP_EQ_OFF_OFFSET                                                          (14)
  #define RTL8328_SDS0_ANA_RG1X_REG_ADP_EQ_OFF_MASK                                                            (0x1 << RTL8328_SDS0_ANA_RG1X_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8328_SDS0_ANA_RG1X_REG_CP_EN_MANUAL_OFFSET                                                        (13)
  #define RTL8328_SDS0_ANA_RG1X_REG_CP_EN_MANUAL_MASK                                                          (0x1 << RTL8328_SDS0_ANA_RG1X_REG_CP_EN_MANUAL_OFFSET)
  #define RTL8328_SDS0_ANA_RG1X_REG_ADP_EN_MANUAL_OFFSET                                                       (12)
  #define RTL8328_SDS0_ANA_RG1X_REG_ADP_EN_MANUAL_MASK                                                         (0x1 << RTL8328_SDS0_ANA_RG1X_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8328_SDS0_ANA_RG1X_REG_AUTO_MODE_OFFSET                                                           (11)
  #define RTL8328_SDS0_ANA_RG1X_REG_AUTO_MODE_MASK                                                             (0x1 << RTL8328_SDS0_ANA_RG1X_REG_AUTO_MODE_OFFSET)
  #define RTL8328_SDS0_ANA_RG1X_UNUSED1_OFFSET                                                                 (7)
  #define RTL8328_SDS0_ANA_RG1X_UNUSED1_MASK                                                                   (0xF << RTL8328_SDS0_ANA_RG1X_UNUSED1_OFFSET)
  #define RTL8328_SDS0_ANA_RG1X_REG_RX_VREFSEL_OFFSET                                                          (5)
  #define RTL8328_SDS0_ANA_RG1X_REG_RX_VREFSEL_MASK                                                            (0x3 << RTL8328_SDS0_ANA_RG1X_REG_RX_VREFSEL_OFFSET)
  #define RTL8328_SDS0_ANA_RG1X_UNUSED2_OFFSET                                                                 (4)
  #define RTL8328_SDS0_ANA_RG1X_UNUSED2_MASK                                                                   (0x1 << RTL8328_SDS0_ANA_RG1X_UNUSED2_OFFSET)
  #define RTL8328_SDS0_ANA_RG1X_REG_FORCECAL_OFFSET                                                            (3)
  #define RTL8328_SDS0_ANA_RG1X_REG_FORCECAL_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG1X_REG_FORCECAL_OFFSET)
  #define RTL8328_SDS0_ANA_RG1X_REG_RX_NSQDLY_OFFSET                                                           (2)
  #define RTL8328_SDS0_ANA_RG1X_REG_RX_NSQDLY_MASK                                                             (0x1 << RTL8328_SDS0_ANA_RG1X_REG_RX_NSQDLY_OFFSET)
  #define RTL8328_SDS0_ANA_RG1X_REG_RXSELFEN_OFFSET                                                            (1)
  #define RTL8328_SDS0_ANA_RG1X_REG_RXSELFEN_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG1X_REG_RXSELFEN_OFFSET)
  #define RTL8328_SDS0_ANA_RG1X_REG_FORCERUN_OFFSET                                                            (0)
  #define RTL8328_SDS0_ANA_RG1X_REG_FORCERUN_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG1X_REG_FORCERUN_OFFSET)

#define RTL8328_SDS0_ANA_RG2X_ADDR                                                                             (0x70108)
  #define RTL8328_SDS0_ANA_RG2X_UNUSED_OFFSET                                                                  (14)
  #define RTL8328_SDS0_ANA_RG2X_UNUSED_MASK                                                                    (0x3 << RTL8328_SDS0_ANA_RG2X_UNUSED_OFFSET)
  #define RTL8328_SDS0_ANA_RG2X_REG_NAUTO_K_OFFSET                                                             (13)
  #define RTL8328_SDS0_ANA_RG2X_REG_NAUTO_K_MASK                                                               (0x1 << RTL8328_SDS0_ANA_RG2X_REG_NAUTO_K_OFFSET)
  #define RTL8328_SDS0_ANA_RG2X_REG_CPADJEN_OFFSET                                                             (12)
  #define RTL8328_SDS0_ANA_RG2X_REG_CPADJEN_MASK                                                               (0x1 << RTL8328_SDS0_ANA_RG2X_REG_CPADJEN_OFFSET)
  #define RTL8328_SDS0_ANA_RG2X_REG_VCO_COARSE_OFFSET                                                          (6)
  #define RTL8328_SDS0_ANA_RG2X_REG_VCO_COARSE_MASK                                                            (0x3F << RTL8328_SDS0_ANA_RG2X_REG_VCO_COARSE_OFFSET)
  #define RTL8328_SDS0_ANA_RG2X_REG_ADP_TIME_OFFSET                                                            (3)
  #define RTL8328_SDS0_ANA_RG2X_REG_ADP_TIME_MASK                                                              (0x7 << RTL8328_SDS0_ANA_RG2X_REG_ADP_TIME_OFFSET)
  #define RTL8328_SDS0_ANA_RG2X_REG_CALIB_TIME_OFFSET                                                          (0)
  #define RTL8328_SDS0_ANA_RG2X_REG_CALIB_TIME_MASK                                                            (0x7 << RTL8328_SDS0_ANA_RG2X_REG_CALIB_TIME_OFFSET)

#define RTL8328_SDS0_ANA_RG3X_ADDR                                                                             (0x7010C)
  #define RTL8328_SDS0_ANA_RG3X_REG_BAND_RST_OFFSET                                                            (15)
  #define RTL8328_SDS0_ANA_RG3X_REG_BAND_RST_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG3X_REG_BAND_RST_OFFSET)
  #define RTL8328_SDS0_ANA_RG3X_REG_CALIB_MANUAL_OFFSET                                                        (14)
  #define RTL8328_SDS0_ANA_RG3X_REG_CALIB_MANUAL_MASK                                                          (0x1 << RTL8328_SDS0_ANA_RG3X_REG_CALIB_MANUAL_OFFSET)
  #define RTL8328_SDS0_ANA_RG3X_UNUSED_OFFSET                                                                  (11)
  #define RTL8328_SDS0_ANA_RG3X_UNUSED_MASK                                                                    (0x7 << RTL8328_SDS0_ANA_RG3X_UNUSED_OFFSET)
  #define RTL8328_SDS0_ANA_RG3X_REG_EQ_CP_OFFSET                                                               (9)
  #define RTL8328_SDS0_ANA_RG3X_REG_EQ_CP_MASK                                                                 (0x3 << RTL8328_SDS0_ANA_RG3X_REG_EQ_CP_OFFSET)
  #define RTL8328_SDS0_ANA_RG3X_REG_CCO_SEL_OFFSET                                                             (8)
  #define RTL8328_SDS0_ANA_RG3X_REG_CCO_SEL_MASK                                                               (0x1 << RTL8328_SDS0_ANA_RG3X_REG_CCO_SEL_OFFSET)
  #define RTL8328_SDS0_ANA_RG3X_REG_CPVCM_SEL_OFFSET                                                           (7)
  #define RTL8328_SDS0_ANA_RG3X_REG_CPVCM_SEL_MASK                                                             (0x1 << RTL8328_SDS0_ANA_RG3X_REG_CPVCM_SEL_OFFSET)
  #define RTL8328_SDS0_ANA_RG3X_REG_CDR_CP_OFFSET                                                              (4)
  #define RTL8328_SDS0_ANA_RG3X_REG_CDR_CP_MASK                                                                (0x7 << RTL8328_SDS0_ANA_RG3X_REG_CDR_CP_OFFSET)
  #define RTL8328_SDS0_ANA_RG3X_REG_NADJR_OFFSET                                                               (0)
  #define RTL8328_SDS0_ANA_RG3X_REG_NADJR_MASK                                                                 (0xF << RTL8328_SDS0_ANA_RG3X_REG_NADJR_OFFSET)

#define RTL8328_SDS0_ANA_RG4X_ADDR                                                                             (0x70110)
  #define RTL8328_SDS0_ANA_RG4X_REG_TX_VREFSEL_OFFSET                                                          (14)
  #define RTL8328_SDS0_ANA_RG4X_REG_TX_VREFSEL_MASK                                                            (0x3 << RTL8328_SDS0_ANA_RG4X_REG_TX_VREFSEL_OFFSET)
  #define RTL8328_SDS0_ANA_RG4X_REG_EMPHAS_EN_OFFSET                                                           (12)
  #define RTL8328_SDS0_ANA_RG4X_REG_EMPHAS_EN_MASK                                                             (0x3 << RTL8328_SDS0_ANA_RG4X_REG_EMPHAS_EN_OFFSET)
  #define RTL8328_SDS0_ANA_RG4X_REG_EX_EMP_OFFSET                                                              (6)
  #define RTL8328_SDS0_ANA_RG4X_REG_EX_EMP_MASK                                                                (0x3F << RTL8328_SDS0_ANA_RG4X_REG_EX_EMP_OFFSET)
  #define RTL8328_SDS0_ANA_RG4X_REG_TX_AMP_OFFSET                                                              (0)
  #define RTL8328_SDS0_ANA_RG4X_REG_TX_AMP_MASK                                                                (0x3F << RTL8328_SDS0_ANA_RG4X_REG_TX_AMP_OFFSET)

#define RTL8328_SDS0_ANA_RG5X_ADDR                                                                             (0x70114)
  #define RTL8328_SDS0_ANA_RG5X_UNUSED1_OFFSET                                                                 (15)
  #define RTL8328_SDS0_ANA_RG5X_UNUSED1_MASK                                                                   (0x1 << RTL8328_SDS0_ANA_RG5X_UNUSED1_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_REG_STST_SER_OFFSET                                                            (14)
  #define RTL8328_SDS0_ANA_RG5X_REG_STST_SER_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG5X_REG_STST_SER_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_UNUSED2_OFFSET                                                                 (12)
  #define RTL8328_SDS0_ANA_RG5X_UNUSED2_MASK                                                                   (0x3 << RTL8328_SDS0_ANA_RG5X_UNUSED2_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_CLKRDY_D1_OFFSET                                                       (11)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_CLKRDY_D1_MASK                                                         (0x1 << RTL8328_SDS0_ANA_RG5X_REG_CMU_CLKRDY_D1_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_CLKRDY_D0_OFFSET                                                       (10)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_CLKRDY_D0_MASK                                                         (0x1 << RTL8328_SDS0_ANA_RG5X_REG_CMU_CLKRDY_D0_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_CP_SEL_OFFSET                                                          (7)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_CP_SEL_MASK                                                            (0x7 << RTL8328_SDS0_ANA_RG5X_REG_CMU_CP_SEL_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SR1_OFFSET                                                             (6)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SR1_MASK                                                               (0x1 << RTL8328_SDS0_ANA_RG5X_REG_CMU_SR1_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SR0_OFFSET                                                             (5)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SR0_MASK                                                               (0x1 << RTL8328_SDS0_ANA_RG5X_REG_CMU_SR0_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SC21_OFFSET                                                            (4)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SC21_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG5X_REG_CMU_SC21_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SC20_OFFSET                                                            (3)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SC20_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG5X_REG_CMU_SC20_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SC11_OFFSET                                                            (2)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SC11_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG5X_REG_CMU_SC11_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SC10_OFFSET                                                            (1)
  #define RTL8328_SDS0_ANA_RG5X_REG_CMU_SC10_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG5X_REG_CMU_SC10_OFFSET)
  #define RTL8328_SDS0_ANA_RG5X_UNUSED3_OFFSET                                                                 (0)
  #define RTL8328_SDS0_ANA_RG5X_UNUSED3_MASK                                                                   (0x1 << RTL8328_SDS0_ANA_RG5X_UNUSED3_OFFSET)

#define RTL8328_SDS0_ANA_RG6X_ADDR                                                                             (0x70118)
  #define RTL8328_SDS0_ANA_RG6X_REG_CALIB_LATE_OFFSET                                                          (15)
  #define RTL8328_SDS0_ANA_RG6X_REG_CALIB_LATE_MASK                                                            (0x1 << RTL8328_SDS0_ANA_RG6X_REG_CALIB_LATE_OFFSET)
  #define RTL8328_SDS0_ANA_RG6X_REG_PAUTO_K_OFFSET                                                             (14)
  #define RTL8328_SDS0_ANA_RG6X_REG_PAUTO_K_MASK                                                               (0x1 << RTL8328_SDS0_ANA_RG6X_REG_PAUTO_K_OFFSET)
  #define RTL8328_SDS0_ANA_RG6X_REG_ZTUNE_OFFSET                                                               (13)
  #define RTL8328_SDS0_ANA_RG6X_REG_ZTUNE_MASK                                                                 (0x1 << RTL8328_SDS0_ANA_RG6X_REG_ZTUNE_OFFSET)
  #define RTL8328_SDS0_ANA_RG6X_UNUSED1_OFFSET                                                                 (12)
  #define RTL8328_SDS0_ANA_RG6X_UNUSED1_MASK                                                                   (0x1 << RTL8328_SDS0_ANA_RG6X_UNUSED1_OFFSET)
  #define RTL8328_SDS0_ANA_RG6X_REG_RXPD_SEL_OFFSET                                                            (11)
  #define RTL8328_SDS0_ANA_RG6X_REG_RXPD_SEL_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG6X_REG_RXPD_SEL_OFFSET)
  #define RTL8328_SDS0_ANA_RG6X_REG_BPDGAIN_OFFSET                                                             (10)
  #define RTL8328_SDS0_ANA_RG6X_REG_BPDGAIN_MASK                                                               (0x1 << RTL8328_SDS0_ANA_RG6X_REG_BPDGAIN_OFFSET)
  #define RTL8328_SDS0_ANA_RG6X_REG_VCOGAIN_OFFSET                                                             (9)
  #define RTL8328_SDS0_ANA_RG6X_REG_VCOGAIN_MASK                                                               (0x1 << RTL8328_SDS0_ANA_RG6X_REG_VCOGAIN_OFFSET)
  #define RTL8328_SDS0_ANA_RG6X_REG_RXCPOP_EN_OFFSET                                                           (8)
  #define RTL8328_SDS0_ANA_RG6X_REG_RXCPOP_EN_MASK                                                             (0x1 << RTL8328_SDS0_ANA_RG6X_REG_RXCPOP_EN_OFFSET)
  #define RTL8328_SDS0_ANA_RG6X_REG_REGTUNE_OFFSET                                                             (6)
  #define RTL8328_SDS0_ANA_RG6X_REG_REGTUNE_MASK                                                               (0x3 << RTL8328_SDS0_ANA_RG6X_REG_REGTUNE_OFFSET)
  #define RTL8328_SDS0_ANA_RG6X_UNUSED2_OFFSET                                                                 (4)
  #define RTL8328_SDS0_ANA_RG6X_UNUSED2_MASK                                                                   (0x3 << RTL8328_SDS0_ANA_RG6X_UNUSED2_OFFSET)
  #define RTL8328_SDS0_ANA_RG6X_REG_RST_NUM_OFFSET                                                             (0)
  #define RTL8328_SDS0_ANA_RG6X_REG_RST_NUM_MASK                                                               (0xF << RTL8328_SDS0_ANA_RG6X_REG_RST_NUM_OFFSET)

#define RTL8328_SDS0_ANA_RG7X_ADDR                                                                             (0x7011C)
  #define RTL8328_SDS0_ANA_RG7X_REG_CDR_SR_OFFSET                                                              (14)
  #define RTL8328_SDS0_ANA_RG7X_REG_CDR_SR_MASK                                                                (0x3 << RTL8328_SDS0_ANA_RG7X_REG_CDR_SR_OFFSET)
  #define RTL8328_SDS0_ANA_RG7X_REG_RX_DEBUG_SEL_OFFSET                                                        (13)
  #define RTL8328_SDS0_ANA_RG7X_REG_RX_DEBUG_SEL_MASK                                                          (0x1 << RTL8328_SDS0_ANA_RG7X_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8328_SDS0_ANA_RG7X_REG_V15_OFFSET                                                                 (12)
  #define RTL8328_SDS0_ANA_RG7X_REG_V15_MASK                                                                   (0x1 << RTL8328_SDS0_ANA_RG7X_REG_V15_OFFSET)
  #define RTL8328_SDS0_ANA_RG7X_REG_IBXSEL_OFFSET                                                              (10)
  #define RTL8328_SDS0_ANA_RG7X_REG_IBXSEL_MASK                                                                (0x3 << RTL8328_SDS0_ANA_RG7X_REG_IBXSEL_OFFSET)
  #define RTL8328_SDS0_ANA_RG7X_REG_IBSEL_OFFSET                                                               (8)
  #define RTL8328_SDS0_ANA_RG7X_REG_IBSEL_MASK                                                                 (0x3 << RTL8328_SDS0_ANA_RG7X_REG_IBSEL_OFFSET)
  #define RTL8328_SDS0_ANA_RG7X_REG_RX_AFEPD_OFFSET                                                            (7)
  #define RTL8328_SDS0_ANA_RG7X_REG_RX_AFEPD_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG7X_REG_RX_AFEPD_OFFSET)
  #define RTL8328_SDS0_ANA_RG7X_REG_RXTESTEN_OFFSET                                                            (6)
  #define RTL8328_SDS0_ANA_RG7X_REG_RXTESTEN_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG7X_REG_RXTESTEN_OFFSET)
  #define RTL8328_SDS0_ANA_RG7X_REG_TXTESTEN_OFFSET                                                            (5)
  #define RTL8328_SDS0_ANA_RG7X_REG_TXTESTEN_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG7X_REG_TXTESTEN_OFFSET)
  #define RTL8328_SDS0_ANA_RG7X_REG_ZTEST_OFFSET                                                               (4)
  #define RTL8328_SDS0_ANA_RG7X_REG_ZTEST_MASK                                                                 (0x1 << RTL8328_SDS0_ANA_RG7X_REG_ZTEST_OFFSET)
  #define RTL8328_SDS0_ANA_RG7X_REG_PADJR_OFFSET                                                               (0)
  #define RTL8328_SDS0_ANA_RG7X_REG_PADJR_MASK                                                                 (0xF << RTL8328_SDS0_ANA_RG7X_REG_PADJR_OFFSET)

#define RTL8328_SDS0_ANA_RG8X_ADDR                                                                             (0x70120)
  #define RTL8328_SDS0_ANA_RG8X_REG_DIVID_NUM_OFFSET                                                           (10)
  #define RTL8328_SDS0_ANA_RG8X_REG_DIVID_NUM_MASK                                                             (0x3F << RTL8328_SDS0_ANA_RG8X_REG_DIVID_NUM_OFFSET)
  #define RTL8328_SDS0_ANA_RG8X_REG_LOCK_UP_LIMIT_OFFSET                                                       (0)
  #define RTL8328_SDS0_ANA_RG8X_REG_LOCK_UP_LIMIT_MASK                                                         (0x3FF << RTL8328_SDS0_ANA_RG8X_REG_LOCK_UP_LIMIT_OFFSET)

#define RTL8328_SDS0_ANA_RG9X_ADDR                                                                             (0x70124)
  #define RTL8328_SDS0_ANA_RG9X_REG_CP_TIME_OFFSET                                                             (13)
  #define RTL8328_SDS0_ANA_RG9X_REG_CP_TIME_MASK                                                               (0x7 << RTL8328_SDS0_ANA_RG9X_REG_CP_TIME_OFFSET)
  #define RTL8328_SDS0_ANA_RG9X_REG_INIT_TIME_OFFSET                                                           (10)
  #define RTL8328_SDS0_ANA_RG9X_REG_INIT_TIME_MASK                                                             (0x7 << RTL8328_SDS0_ANA_RG9X_REG_INIT_TIME_OFFSET)
  #define RTL8328_SDS0_ANA_RG9X_REG_LOCK_DN_LIMIT_OFFSET                                                       (0)
  #define RTL8328_SDS0_ANA_RG9X_REG_LOCK_DN_LIMIT_MASK                                                         (0x3FF << RTL8328_SDS0_ANA_RG9X_REG_LOCK_DN_LIMIT_OFFSET)

#define RTL8328_SDS0_ANA_RG10X_ADDR                                                                            (0x70128)
  #define RTL8328_SDS0_ANA_RG10X_UNUSED_OFFSET                                                                 (15)
  #define RTL8328_SDS0_ANA_RG10X_UNUSED_MASK                                                                   (0x1 << RTL8328_SDS0_ANA_RG10X_UNUSED_OFFSET)
  #define RTL8328_SDS0_ANA_RG10X_PDOWN_TX_CLK_OFFSET                                                           (14)
  #define RTL8328_SDS0_ANA_RG10X_PDOWN_TX_CLK_MASK                                                             (0x1 << RTL8328_SDS0_ANA_RG10X_PDOWN_TX_CLK_OFFSET)
  #define RTL8328_SDS0_ANA_RG10X_V2ANALOG_OFFSET                                                               (13)
  #define RTL8328_SDS0_ANA_RG10X_V2ANALOG_MASK                                                                 (0x1 << RTL8328_SDS0_ANA_RG10X_V2ANALOG_OFFSET)
  #define RTL8328_SDS0_ANA_RG10X_REG_TX_AMP_1_OFFSET                                                           (7)
  #define RTL8328_SDS0_ANA_RG10X_REG_TX_AMP_1_MASK                                                             (0x3F << RTL8328_SDS0_ANA_RG10X_REG_TX_AMP_1_OFFSET)
  #define RTL8328_SDS0_ANA_RG10X_REG_TX_EMP_1_OFFSET                                                           (1)
  #define RTL8328_SDS0_ANA_RG10X_REG_TX_EMP_1_MASK                                                             (0x3F << RTL8328_SDS0_ANA_RG10X_REG_TX_EMP_1_OFFSET)
  #define RTL8328_SDS0_ANA_RG10X_REG_V15_1_OFFSET                                                              (0)
  #define RTL8328_SDS0_ANA_RG10X_REG_V15_1_MASK                                                                (0x1 << RTL8328_SDS0_ANA_RG10X_REG_V15_1_OFFSET)

#define RTL8328_SDS0_ANA_RG11X_ADDR                                                                            (0x7012C)
  #define RTL8328_SDS0_ANA_RG11X_UNUSED_OFFSET                                                                 (15)
  #define RTL8328_SDS0_ANA_RG11X_UNUSED_MASK                                                                   (0x1 << RTL8328_SDS0_ANA_RG11X_UNUSED_OFFSET)
  #define RTL8328_SDS0_ANA_RG11X_REG_RXVIP_OFFSET                                                              (11)
  #define RTL8328_SDS0_ANA_RG11X_REG_RXVIP_MASK                                                                (0xF << RTL8328_SDS0_ANA_RG11X_REG_RXVIP_OFFSET)
  #define RTL8328_SDS0_ANA_RG11X_REG_RXVIN_OFFSET                                                              (7)
  #define RTL8328_SDS0_ANA_RG11X_REG_RXVIN_MASK                                                                (0xF << RTL8328_SDS0_ANA_RG11X_REG_RXVIN_OFFSET)
  #define RTL8328_SDS0_ANA_RG11X_REG_RXVCM_OFFSET                                                              (3)
  #define RTL8328_SDS0_ANA_RG11X_REG_RXVCM_MASK                                                                (0xF << RTL8328_SDS0_ANA_RG11X_REG_RXVCM_OFFSET)
  #define RTL8328_SDS0_ANA_RG11X_REG_RX10K_OFFSET                                                              (2)
  #define RTL8328_SDS0_ANA_RG11X_REG_RX10K_MASK                                                                (0x1 << RTL8328_SDS0_ANA_RG11X_REG_RX10K_OFFSET)
  #define RTL8328_SDS0_ANA_RG11X_REG_RSSI_EN_OFFSET                                                            (1)
  #define RTL8328_SDS0_ANA_RG11X_REG_RSSI_EN_MASK                                                              (0x1 << RTL8328_SDS0_ANA_RG11X_REG_RSSI_EN_OFFSET)
  #define RTL8328_SDS0_ANA_RG11X_REG_OOBS_NOK_OFFSET                                                           (0)
  #define RTL8328_SDS0_ANA_RG11X_REG_OOBS_NOK_MASK                                                             (0x1 << RTL8328_SDS0_ANA_RG11X_REG_OOBS_NOK_OFFSET)

#define RTL8328_SDS0_ANA_RG12X_ADDR                                                                            (0x70130)
  #define RTL8328_SDS0_ANA_RG12X_SDS0_ANA_RG12X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG12X_SDS0_ANA_RG12X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG12X_SDS0_ANA_RG12X_OFFSET)

#define RTL8328_SDS0_ANA_RG13X_ADDR                                                                            (0x70134)
  #define RTL8328_SDS0_ANA_RG13X_SDS0_ANA_RG13X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG13X_SDS0_ANA_RG13X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG13X_SDS0_ANA_RG13X_OFFSET)

#define RTL8328_SDS0_ANA_RG14X_ADDR                                                                            (0x70138)
  #define RTL8328_SDS0_ANA_RG14X_SDS0_ANA_RG14X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG14X_SDS0_ANA_RG14X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG14X_SDS0_ANA_RG14X_OFFSET)

#define RTL8328_SDS0_ANA_RG15X_ADDR                                                                            (0x7013C)
  #define RTL8328_SDS0_ANA_RG15X_SDS0_ANA_RG15X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG15X_SDS0_ANA_RG15X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG15X_SDS0_ANA_RG15X_OFFSET)

#define RTL8328_SDS0_ANA_RG16X_ADDR                                                                            (0x70140)
  #define RTL8328_SDS0_ANA_RG16X_SDS0_ANA_RG16X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG16X_SDS0_ANA_RG16X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG16X_SDS0_ANA_RG16X_OFFSET)

#define RTL8328_SDS0_ANA_RG17X_ADDR                                                                            (0x70144)
  #define RTL8328_SDS0_ANA_RG17X_SDS0_ANA_RG17X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG17X_SDS0_ANA_RG17X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG17X_SDS0_ANA_RG17X_OFFSET)

#define RTL8328_SDS0_ANA_RG18X_ADDR                                                                            (0x70148)
  #define RTL8328_SDS0_ANA_RG18X_SDS0_ANA_RG18X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG18X_SDS0_ANA_RG18X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG18X_SDS0_ANA_RG18X_OFFSET)

#define RTL8328_SDS0_ANA_RG19X_ADDR                                                                            (0x7014C)
  #define RTL8328_SDS0_ANA_RG19X_SDS0_ANA_RG19X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG19X_SDS0_ANA_RG19X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG19X_SDS0_ANA_RG19X_OFFSET)

#define RTL8328_SDS0_ANA_RG20X_ADDR                                                                            (0x70150)
  #define RTL8328_SDS0_ANA_RG20X_SDS0_ANA_RG20X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG20X_SDS0_ANA_RG20X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG20X_SDS0_ANA_RG20X_OFFSET)

#define RTL8328_SDS0_ANA_RG21X_ADDR                                                                            (0x70154)
  #define RTL8328_SDS0_ANA_RG21X_SDS0_ANA_RG21X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG21X_SDS0_ANA_RG21X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG21X_SDS0_ANA_RG21X_OFFSET)

#define RTL8328_SDS0_ANA_RG22X_ADDR                                                                            (0x70158)
  #define RTL8328_SDS0_ANA_RG22X_SDS0_ANA_RG22X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG22X_SDS0_ANA_RG22X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG22X_SDS0_ANA_RG22X_OFFSET)

#define RTL8328_SDS0_ANA_RG23X_ADDR                                                                            (0x7015C)
  #define RTL8328_SDS0_ANA_RG23X_SDS0_ANA_RG23X_OFFSET                                                         (0)
  #define RTL8328_SDS0_ANA_RG23X_SDS0_ANA_RG23X_MASK                                                           (0xFFFF << RTL8328_SDS0_ANA_RG23X_SDS0_ANA_RG23X_OFFSET)

#define RTL8328_SDS0_COUNTER_STATUS0_ADDR                                                                      (0x70160)
  #define RTL8328_SDS0_COUNTER_STATUS0_UNUSED_OFFSET                                                           (3)
  #define RTL8328_SDS0_COUNTER_STATUS0_UNUSED_MASK                                                             (0x1FFF << RTL8328_SDS0_COUNTER_STATUS0_UNUSED_OFFSET)
  #define RTL8328_SDS0_COUNTER_STATUS0_S0_SYMBERR_CNT_SEL_OFFSET                                               (0)
  #define RTL8328_SDS0_COUNTER_STATUS0_S0_SYMBERR_CNT_SEL_MASK                                                 (0x7 << RTL8328_SDS0_COUNTER_STATUS0_S0_SYMBERR_CNT_SEL_OFFSET)

#define RTL8328_SDS0_COUNTER_STATUS1_ADDR                                                                      (0x70164)
  #define RTL8328_SDS0_COUNTER_STATUS1_S0_MUX_SYMBOLERR_CNT_OFFSET                                             (8)
  #define RTL8328_SDS0_COUNTER_STATUS1_S0_MUX_SYMBOLERR_CNT_MASK                                               (0xFF << RTL8328_SDS0_COUNTER_STATUS1_S0_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8328_SDS0_COUNTER_STATUS1_S0_ALL_SYMBOLERR_CNT_OFFSET                                             (0)
  #define RTL8328_SDS0_COUNTER_STATUS1_S0_ALL_SYMBOLERR_CNT_MASK                                               (0xFF << RTL8328_SDS0_COUNTER_STATUS1_S0_ALL_SYMBOLERR_CNT_OFFSET)

#define RTL8328_SDS0_COUNTER_STATUS2_ADDR                                                                      (0x70168)
  #define RTL8328_SDS0_COUNTER_STATUS2_S0_P3_LINKDOWN_CNT_OFFSET                                               (12)
  #define RTL8328_SDS0_COUNTER_STATUS2_S0_P3_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS0_COUNTER_STATUS2_S0_P3_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS0_COUNTER_STATUS2_S0_P2_LINKDOWN_CNT_OFFSET                                               (8)
  #define RTL8328_SDS0_COUNTER_STATUS2_S0_P2_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS0_COUNTER_STATUS2_S0_P2_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS0_COUNTER_STATUS2_S0_P1_LINKDOWN_CNT_OFFSET                                               (4)
  #define RTL8328_SDS0_COUNTER_STATUS2_S0_P1_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS0_COUNTER_STATUS2_S0_P1_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS0_COUNTER_STATUS2_S0_P0_LINKDOWN_CNT_OFFSET                                               (0)
  #define RTL8328_SDS0_COUNTER_STATUS2_S0_P0_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS0_COUNTER_STATUS2_S0_P0_LINKDOWN_CNT_OFFSET)

#define RTL8328_SDS0_EXT_DEBUG_OUTPUT0_FOR_ECO_ADDR                                                            (0x7016C)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT0_FOR_ECO_S0_TX_FIFO_FULL_OFFSET                                        (1)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT0_FOR_ECO_S0_TX_FIFO_FULL_MASK                                          (0x1 << RTL8328_SDS0_EXT_DEBUG_OUTPUT0_FOR_ECO_S0_TX_FIFO_FULL_OFFSET)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT0_FOR_ECO_S0_RX_FIFO_FULL_OFFSET                                        (0)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT0_FOR_ECO_S0_RX_FIFO_FULL_MASK                                          (0x1 << RTL8328_SDS0_EXT_DEBUG_OUTPUT0_FOR_ECO_S0_RX_FIFO_FULL_OFFSET)

#define RTL8328_SDS0_EXT_DEBUG_OUTPUT1_FOR_ECO_ADDR                                                            (0x70170)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT1_FOR_ECO_SDS0_EXT_DEBUG_OUTPUT_1_FOR_ECO_OFFSET                        (0)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT1_FOR_ECO_SDS0_EXT_DEBUG_OUTPUT_1_FOR_ECO_MASK                          (0xFFFF << RTL8328_SDS0_EXT_DEBUG_OUTPUT1_FOR_ECO_SDS0_EXT_DEBUG_OUTPUT_1_FOR_ECO_OFFSET)

#define RTL8328_SDS0_EXT_DEBUG_OUTPUT2_FOR_ECO_ADDR                                                            (0x70174)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT2_FOR_ECO_S0_SIGNAL_DETECT_OFFSET                                       (8)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT2_FOR_ECO_S0_SIGNAL_DETECT_MASK                                         (0x1 << RTL8328_SDS0_EXT_DEBUG_OUTPUT2_FOR_ECO_S0_SIGNAL_DETECT_OFFSET)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT2_FOR_ECO_S0_LINK_3_0_OFFSET                                            (4)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT2_FOR_ECO_S0_LINK_3_0_MASK                                              (0xF << RTL8328_SDS0_EXT_DEBUG_OUTPUT2_FOR_ECO_S0_LINK_3_0_OFFSET)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT2_FOR_ECO_S0_SYNC_3_0_OFFSET                                            (0)
  #define RTL8328_SDS0_EXT_DEBUG_OUTPUT2_FOR_ECO_S0_SYNC_3_0_MASK                                              (0xF << RTL8328_SDS0_EXT_DEBUG_OUTPUT2_FOR_ECO_S0_SYNC_3_0_OFFSET)

#define RTL8328_SDS0_SIGNAL_SYNC_LINK_STAUTS_ADDR                                                              (0x70178)
  #define RTL8328_SDS0_SIGNAL_SYNC_LINK_STAUTS_S0_SIGNAL_DETECT_LAT_OFFSET                                     (8)
  #define RTL8328_SDS0_SIGNAL_SYNC_LINK_STAUTS_S0_SIGNAL_DETECT_LAT_MASK                                       (0x1 << RTL8328_SDS0_SIGNAL_SYNC_LINK_STAUTS_S0_SIGNAL_DETECT_LAT_OFFSET)
  #define RTL8328_SDS0_SIGNAL_SYNC_LINK_STAUTS_S0_LINK_3_0_LAT_OFFSET                                          (4)
  #define RTL8328_SDS0_SIGNAL_SYNC_LINK_STAUTS_S0_LINK_3_0_LAT_MASK                                            (0xF << RTL8328_SDS0_SIGNAL_SYNC_LINK_STAUTS_S0_LINK_3_0_LAT_OFFSET)
  #define RTL8328_SDS0_SIGNAL_SYNC_LINK_STAUTS_S0_SYNC_3_0_LAT_OFFSET                                          (0)
  #define RTL8328_SDS0_SIGNAL_SYNC_LINK_STAUTS_S0_SYNC_3_0_LAT_MASK                                            (0xF << RTL8328_SDS0_SIGNAL_SYNC_LINK_STAUTS_S0_SYNC_3_0_LAT_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG0_ADDR                                                                    (0x70380)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG0_NONE_REG0_OFFSET                                                      (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG0_NONE_REG0_MASK                                                        (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG0_NONE_REG0_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG1_ADDR                                                                    (0x70384)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG1_NONE_REG1_OFFSET                                                      (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG1_NONE_REG1_MASK                                                        (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG1_NONE_REG1_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG2_ADDR                                                                    (0x70388)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG2_NONE_REG2_OFFSET                                                      (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG2_NONE_REG2_MASK                                                        (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG2_NONE_REG2_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG3_ADDR                                                                    (0x7038C)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG3_NONE_REG3_OFFSET                                                      (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG3_NONE_REG3_MASK                                                        (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG3_NONE_REG3_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG4_ADDR                                                                    (0x70390)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG4_NONE_REG4_OFFSET                                                      (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG4_NONE_REG4_MASK                                                        (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG4_NONE_REG4_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG5_ADDR                                                                    (0x70394)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG5_NONE_REG5_OFFSET                                                      (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG5_NONE_REG5_MASK                                                        (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG5_NONE_REG5_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG6_ADDR                                                                    (0x70398)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG6_NONE_REG6_OFFSET                                                      (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG6_NONE_REG6_MASK                                                        (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG6_NONE_REG6_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG7_ADDR                                                                    (0x7039C)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG7_NONE_REG7_OFFSET                                                      (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG7_NONE_REG7_MASK                                                        (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG7_NONE_REG7_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG8_ADDR                                                                    (0x703A0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG8_NONE_REG8_OFFSET                                                      (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG8_NONE_REG8_MASK                                                        (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG8_NONE_REG8_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG9_ADDR                                                                    (0x703A4)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG9_NONE_REG9_OFFSET                                                      (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG9_NONE_REG9_MASK                                                        (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG9_NONE_REG9_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG10_ADDR                                                                   (0x703A8)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG10_NONE_REG10_OFFSET                                                    (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG10_NONE_REG10_MASK                                                      (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG10_NONE_REG10_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG11_ADDR                                                                   (0x703AC)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG11_NONE_REG11_OFFSET                                                    (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG11_NONE_REG11_MASK                                                      (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG11_NONE_REG11_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG12_ADDR                                                                   (0x703B0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG12_NONE_REG12_OFFSET                                                    (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG12_NONE_REG12_MASK                                                      (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG12_NONE_REG12_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG13_ADDR                                                                   (0x703B4)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG13_NONE_REG13_OFFSET                                                    (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG13_NONE_REG13_MASK                                                      (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG13_NONE_REG13_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7REG14_ADDR                                                                    (0x703B8)
  #define RTL8328_SDS0_LOW_CH_PAGE7REG14_NONE_REG14_OFFSET                                                     (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7REG14_NONE_REG14_MASK                                                       (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7REG14_NONE_REG14_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG15_ADDR                                                                   (0x703BC)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG15_NONE_REG15_OFFSET                                                    (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG15_NONE_REG15_MASK                                                      (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG15_NONE_REG15_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_16_ADDR                                                                  (0x703C0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_16_NONE_REG16_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_16_NONE_REG16_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_16_NONE_REG16_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_17_ADDR                                                                  (0x703C4)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_17_NONE_REG17_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_17_NONE_REG17_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_17_NONE_REG17_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_18_ADDR                                                                  (0x703C8)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_18_NONE_REG18_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_18_NONE_REG18_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_18_NONE_REG18_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_19_ADDR                                                                  (0x703CC)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_19_NONE_REG19_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_19_NONE_REG19_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_19_NONE_REG19_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_20_ADDR                                                                  (0x703D0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_20_NONE_REG20_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_20_NONE_REG20_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_20_NONE_REG20_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_21_ADDR                                                                  (0x703D4)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_21_NONE_REG21_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_21_NONE_REG21_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_21_NONE_REG21_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_22_ADDR                                                                  (0x703D8)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_22_NONE_REG22_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_22_NONE_REG22_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_22_NONE_REG22_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_23_ADDR                                                                  (0x703DC)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_23_NONE_REG23_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_23_NONE_REG23_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_23_NONE_REG23_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_24_ADDR                                                                  (0x703E0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_24_NONE_REG24_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_24_NONE_REG24_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_24_NONE_REG24_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_25_ADDR                                                                  (0x703E4)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_25_NONE_REG25_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_25_NONE_REG25_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_25_NONE_REG25_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_26_ADDR                                                                  (0x703E8)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_26_NONE_REG26_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_26_NONE_REG26_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_26_NONE_REG26_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_27_ADDR                                                                  (0x703EC)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_27_NONE_REG27_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_27_NONE_REG27_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_27_NONE_REG27_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_28_ADDR                                                                  (0x703F0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_28_NONE_REG28_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_28_NONE_REG28_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_28_NONE_REG28_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_29_ADDR                                                                  (0x703F4)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_29_NONE_REG29_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_29_NONE_REG29_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_29_NONE_REG29_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7REG_30_ADDR                                                                   (0x703F8)
  #define RTL8328_SDS0_LOW_CH_PAGE7REG_30_NONE_REG30_OFFSET                                                    (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7REG_30_NONE_REG30_MASK                                                      (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7REG_30_NONE_REG30_OFFSET)

#define RTL8328_SDS0_LOW_CH_PAGE7_REG_31_ADDR                                                                  (0x703FC)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_31_NONE_REG31_OFFSET                                                   (0)
  #define RTL8328_SDS0_LOW_CH_PAGE7_REG_31_NONE_REG31_MASK                                                     (0xFFFF << RTL8328_SDS0_LOW_CH_PAGE7_REG_31_NONE_REG31_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG0_ADDR                                                                    (0x70400)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_RST_OFFSET                                                     (15)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_RST_MASK                                                       (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_RST_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_LPK_OFFSET                                                     (14)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_LPK_MASK                                                       (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_LPK_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_SPD_0_OFFSET                                                   (13)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_SPD_0_MASK                                                     (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_SPD_0_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_ANEN_OFFSET                                                    (12)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_ANEN_MASK                                                      (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_ANEN_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_PDOWN_OFFSET                                                   (11)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_PDOWN_MASK                                                     (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_PDOWN_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_ISO_OFFSET                                                     (10)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_ISO_MASK                                                       (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_ISO_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_RST_AN_OFFSET                                                  (9)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_RST_AN_MASK                                                    (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_RST_AN_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_DUP_OFFSET                                                     (8)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_DUP_MASK                                                       (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_DUP_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_COL_TST_OFFSET                                                 (7)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_COL_TST_MASK                                                   (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_COL_TST_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_SPD_1_OFFSET                                                   (6)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_SPD_1_MASK                                                     (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_SPD_1_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_FRCTX_OFFSET                                                   (5)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_FRCTX_MASK                                                     (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG0_S1_FIB_FRCTX_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG1_ADDR                                                                    (0x70404)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_EXT_STATUS_OFFSET                                                  (8)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_EXT_STATUS_MASK                                                    (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_EXT_STATUS_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_MFP_SPRES_OFFSET                                                   (6)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_MFP_SPRES_MASK                                                     (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_MFP_SPRES_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_AN_CMPLT_OFFSET                                                    (5)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_AN_CMPLT_MASK                                                      (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_AN_CMPLT_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_R_FAULT_OFFSET                                                     (4)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_R_FAULT_MASK                                                       (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_R_FAULT_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_AN_ABILITY_OFFSET                                                  (3)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_AN_ABILITY_MASK                                                    (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_AN_ABILITY_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_LINK_STATUS_OFFSET                                                 (2)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_LINK_STATUS_MASK                                                   (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_LINK_STATUS_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_JAB_DET_OFFSET                                                     (1)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_JAB_DET_MASK                                                       (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_JAB_DET_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_EXT_CAP_OFFSET                                                     (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_EXT_CAP_MASK                                                       (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG1_S1_EXT_CAP_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG2_ADDR                                                                    (0x70408)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG2_SDS1_LC_G0_RG2X_OFFSET                                                (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG2_SDS1_LC_G0_RG2X_MASK                                                  (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG2_SDS1_LC_G0_RG2X_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG3_ADDR                                                                    (0x7040C)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG3_SDS1_LC_G0_RG3X_OFFSET                                                (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG3_SDS1_LC_G0_RG3X_MASK                                                  (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG3_SDS1_LC_G0_RG3X_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG4_ADDR                                                                    (0x70410)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG4_S1_TX_CFG_REG_OFFSET                                                  (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG4_S1_TX_CFG_REG_MASK                                                    (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG4_S1_TX_CFG_REG_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG5_ADDR                                                                    (0x70414)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG5_S1_RX_CFG_REG_OFFSET                                                  (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG5_S1_RX_CFG_REG_MASK                                                    (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG5_S1_RX_CFG_REG_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG6_ADDR                                                                    (0x70418)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG6_SDS1_LC_G0_RG6X_B1_OFFSET                                             (1)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG6_SDS1_LC_G0_RG6X_B1_MASK                                               (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG6_SDS1_LC_G0_RG6X_B1_OFFSET)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG6_S1_RXPAGE_OFFSET                                                      (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG6_S1_RXPAGE_MASK                                                        (0x1 << RTL8328_SDS1_LOW_CH_PAGE0_REG6_S1_RXPAGE_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG7_ADDR                                                                    (0x7041C)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG7_S1_MR_NP_TX_OFFSET                                                    (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG7_S1_MR_NP_TX_MASK                                                      (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG7_S1_MR_NP_TX_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG8_ADDR                                                                    (0x70420)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG8_S1_MR_NP_RX_OFFSET                                                    (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG8_S1_MR_NP_RX_MASK                                                      (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG8_S1_MR_NP_RX_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG9_ADDR                                                                    (0x70424)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG9_SDS1_LOW_CH_PAGE0_REG9_OFFSET                                         (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG9_SDS1_LOW_CH_PAGE0_REG9_MASK                                           (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG9_SDS1_LOW_CH_PAGE0_REG9_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG10_ADDR                                                                   (0x70428)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG10_SDS1_LOW_CH_PAGE0_REG10_OFFSET                                       (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG10_SDS1_LOW_CH_PAGE0_REG10_MASK                                         (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG10_SDS1_LOW_CH_PAGE0_REG10_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG11_ADDR                                                                   (0x7042C)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG11_SDS1_LOW_CH_PAGE0_REG11_OFFSET                                       (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG11_SDS1_LOW_CH_PAGE0_REG11_MASK                                         (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG11_SDS1_LOW_CH_PAGE0_REG11_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG12_ADDR                                                                   (0x70430)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG12_SDS1_LOW_CH_PAGE0_REG12_OFFSET                                       (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG12_SDS1_LOW_CH_PAGE0_REG12_MASK                                         (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG12_SDS1_LOW_CH_PAGE0_REG12_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG13_ADDR                                                                   (0x70434)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG13_SDS1_LOW_CH_PAGE0_REG13_OFFSET                                       (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG13_SDS1_LOW_CH_PAGE0_REG13_MASK                                         (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG13_SDS1_LOW_CH_PAGE0_REG13_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG14_ADDR                                                                   (0x70438)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG14_SDS1_LOW_CH_PAGE0_REG14_OFFSET                                       (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG14_SDS1_LOW_CH_PAGE0_REG14_MASK                                         (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG14_SDS1_LOW_CH_PAGE0_REG14_OFFSET)

#define RTL8328_SDS1_LOW_CH_PAGE0_REG15_ADDR                                                                   (0x7043C)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG15_SDS1_LC_G0_RG15X_OFFSET                                              (0)
  #define RTL8328_SDS1_LOW_CH_PAGE0_REG15_SDS1_LC_G0_RG15X_MASK                                                (0xFFFF << RTL8328_SDS1_LOW_CH_PAGE0_REG15_SDS1_LC_G0_RG15X_OFFSET)

#define RTL8328_SDS1_FIB100_CONTROL0_ADDR                                                                      (0x70440)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_ENLONGERR_OFFSET                                                 (15)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_ENLONGERR_MASK                                                   (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_ENLONGERR_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_ENPMERR_OFFSET                                                   (14)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_ENPMERR_MASK                                                     (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_ENPMERR_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_IPG_BYTE_OFFSET                                                  (12)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_IPG_BYTE_MASK                                                    (0x3 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_IPG_BYTE_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FLINKOK_OFFSET                                                   (11)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FLINKOK_MASK                                                     (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FLINKOK_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FRC_SD_OFFSET                                                    (10)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FRC_SD_MASK                                                      (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FRC_SD_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FRX_TX_OFFSET                                                    (9)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FRX_TX_MASK                                                      (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FRX_TX_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_DIS_CLKWR_GATING_OFFSET                                          (8)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_DIS_CLKWR_GATING_MASK                                            (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_DIS_CLKWR_GATING_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FULLDUP100_OFFSET                                                (7)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FULLDUP100_MASK                                                  (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_FULLDUP100_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SPDUP_OFFSET                                                     (6)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SPDUP_MASK                                                       (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SPDUP_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_REMO100LPK_OFFSET                                                (5)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_REMO100LPK_MASK                                                  (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_REMO100LPK_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_DIS_RX_FEFI_OFFSET                                               (4)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_DIS_RX_FEFI_MASK                                                 (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_DIS_RX_FEFI_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_DIS_TX_FEFI_OFFSET                                               (3)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_DIS_TX_FEFI_MASK                                                 (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_DIS_TX_FEFI_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SEL_RX_SD_OFFSET                                                 (2)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SEL_RX_SD_MASK                                                   (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SEL_RX_SD_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SEL_TX_SD_OFFSET                                                 (1)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SEL_TX_SD_MASK                                                   (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SEL_TX_SD_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SEL_SD_OFFSET                                                    (0)
  #define RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SEL_SD_MASK                                                      (0x1 << RTL8328_SDS1_FIB100_CONTROL0_S1_CFG_SEL_SD_OFFSET)

#define RTL8328_SDS1_FIB100_CONTROL1_ADDR                                                                      (0x70444)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FRX_TX_DOWN_OFFSET                                               (15)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FRX_TX_DOWN_MASK                                                 (0x1 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FRX_TX_DOWN_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_SEL_PRE_LONG_OFFSET                                              (13)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_SEL_PRE_LONG_MASK                                                (0x3 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_SEL_PRE_LONG_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FIB100_PRB_SEL_OFFSET                                            (10)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FIB100_PRB_SEL_MASK                                              (0x7 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FIB100_PRB_SEL_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ERR_REST_OFFSET                                                  (9)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ERR_REST_MASK                                                    (0x1 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ERR_REST_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_SDS_LPBK_OFFSET                                                  (8)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_SDS_LPBK_MASK                                                    (0x1 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_SDS_LPBK_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_F100_INV_I_OFFSET                                                (7)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_F100_INV_I_MASK                                                  (0x1 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_F100_INV_I_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_F100_INV_O_OFFSET                                                (6)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_F100_INV_O_MASK                                                  (0x1 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_F100_INV_O_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FL100MCIND_OFFSET                                                (5)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FL100MCIND_MASK                                                  (0x1 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FL100MCIND_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ENTXCRS_OFFSET                                                   (4)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ENTXCRS_MASK                                                     (0x1 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ENTXCRS_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_BP4B5B_OFFSET                                                    (3)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_BP4B5B_MASK                                                      (0x1 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_BP4B5B_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FTXNRZI_EG_OFFSET                                                (2)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FTXNRZI_EG_MASK                                                  (0x1 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_FTXNRZI_EG_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ENCODEERR_OFFSET                                                 (1)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ENCODEERR_MASK                                                   (0x1 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ENCODEERR_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ENLINKERR_OFFSET                                                 (0)
  #define RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ENLINKERR_MASK                                                   (0x1 << RTL8328_SDS1_FIB100_CONTROL1_S1_CFG_ENLINKERR_OFFSET)

#define RTL8328_SDS1_FIB100_CONTROL2_ADDR                                                                      (0x70448)
  #define RTL8328_SDS1_FIB100_CONTROL2_UNUSED_OFFSET                                                           (1)
  #define RTL8328_SDS1_FIB100_CONTROL2_UNUSED_MASK                                                             (0x7FFF << RTL8328_SDS1_FIB100_CONTROL2_UNUSED_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL2_S1_CFG_SDS_SDET_OUT_OFFSET                                              (0)
  #define RTL8328_SDS1_FIB100_CONTROL2_S1_CFG_SDS_SDET_OUT_MASK                                                (0x1 << RTL8328_SDS1_FIB100_CONTROL2_S1_CFG_SDS_SDET_OUT_OFFSET)

#define RTL8328_SDS1_FIB100_CONTROL3_ADDR                                                                      (0x7044C)
  #define RTL8328_SDS1_FIB100_CONTROL3_SDS1_FIB100_CONTROL_REGISTER3_OFFSET                                    (0)
  #define RTL8328_SDS1_FIB100_CONTROL3_SDS1_FIB100_CONTROL_REGISTER3_MASK                                      (0xFFFF << RTL8328_SDS1_FIB100_CONTROL3_SDS1_FIB100_CONTROL_REGISTER3_OFFSET)

#define RTL8328_SDS1_FIB100_CONTROL4_ADDR                                                                      (0x70450)
  #define RTL8328_SDS1_FIB100_CONTROL4_S1_MCFG_OFFSET                                                          (12)
  #define RTL8328_SDS1_FIB100_CONTROL4_S1_MCFG_MASK                                                            (0xF << RTL8328_SDS1_FIB100_CONTROL4_S1_MCFG_OFFSET)
  #define RTL8328_SDS1_FIB100_CONTROL4_UNUSED_OFFSET                                                           (0)
  #define RTL8328_SDS1_FIB100_CONTROL4_UNUSED_MASK                                                             (0xFFF << RTL8328_SDS1_FIB100_CONTROL4_UNUSED_OFFSET)

#define RTL8328_SDS1_FIB100_STATUS0_ADDR                                                                       (0x70468)
  #define RTL8328_SDS1_FIB100_STATUS0_SDS1_FIB100_STATUS_REGISTER0_OFFSET                                      (0)
  #define RTL8328_SDS1_FIB100_STATUS0_SDS1_FIB100_STATUS_REGISTER0_MASK                                        (0xFFFF << RTL8328_SDS1_FIB100_STATUS0_SDS1_FIB100_STATUS_REGISTER0_OFFSET)

#define RTL8328_SDS1_FIB100_STATUS1_ADDR                                                                       (0x7046C)
  #define RTL8328_SDS1_FIB100_STATUS1_SDS1_FIB100_STATUS_REGISTER1_OFFSET                                      (0)
  #define RTL8328_SDS1_FIB100_STATUS1_SDS1_FIB100_STATUS_REGISTER1_MASK                                        (0xFFFF << RTL8328_SDS1_FIB100_STATUS1_SDS1_FIB100_STATUS_REGISTER1_OFFSET)

#define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_ADDR                                                               (0x70480)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_DIS_RENWAY_OFFSET                                             (15)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_DIS_RENWAY_MASK                                               (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_DIS_RENWAY_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_BYP_8B10B_OFFSET                                              (14)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_BYP_8B10B_MASK                                                (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_BYP_8B10B_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_CDET_OFFSET                                                   (12)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_CDET_MASK                                                     (0x3 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_CDET_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_DIS_TMR_CMA_OFFSET                                            (11)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_DIS_TMR_CMA_MASK                                              (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_DIS_TMR_CMA_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_DIS_APX_OFFSET                                                (10)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_DIS_APX_MASK                                                  (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_DIS_APX_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_INV_HSI_OFFSET                                                (9)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_INV_HSI_MASK                                                  (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_INV_HSI_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_INV_HSO_OFFSET                                                (8)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_INV_HSO_MASK                                                  (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_INV_HSO_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_UNUSED_OFFSET                                                    (6)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_UNUSED_MASK                                                      (0x3 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_UNUSED_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_CODEC_LPK_OFFSET                                              (5)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_CODEC_LPK_MASK                                                (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_CODEC_LPK_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_AFE_LPK_OFFSET                                                (4)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_AFE_LPK_MASK                                                  (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_AFE_LPK_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_REMOTE_LPK_OFFSET                                             (3)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_REMOTE_LPK_MASK                                               (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_REMOTE_LPK_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_SDS_TX_DOWN_OFFSET                                            (2)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_SDS_TX_DOWN_MASK                                              (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_SDS_TX_DOWN_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_SDS_EN_RX_OFFSET                                              (1)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_SDS_EN_RX_MASK                                                (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_SDS_EN_RX_OFFSET)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_SDS_EN_TX_OFFSET                                              (0)
  #define RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_SDS_EN_TX_MASK                                                (0x1 << RTL8328_SDS1_EN_TX_RX_LOOPBACK_MODE_S1_SDS_EN_TX_OFFSET)

#define RTL8328_SDS1_FORCE_TX_RX_ADDR                                                                          (0x70484)
  #define RTL8328_SDS1_FORCE_TX_RX_UNUSED1_OFFSET                                                              (12)
  #define RTL8328_SDS1_FORCE_TX_RX_UNUSED1_MASK                                                                (0xF << RTL8328_SDS1_FORCE_TX_RX_UNUSED1_OFFSET)
  #define RTL8328_SDS1_FORCE_TX_RX_S1_SDS_FRC_RX_OFFSET                                                        (8)
  #define RTL8328_SDS1_FORCE_TX_RX_S1_SDS_FRC_RX_MASK                                                          (0xF << RTL8328_SDS1_FORCE_TX_RX_S1_SDS_FRC_RX_OFFSET)
  #define RTL8328_SDS1_FORCE_TX_RX_UNUSED2_OFFSET                                                              (4)
  #define RTL8328_SDS1_FORCE_TX_RX_UNUSED2_MASK                                                                (0xF << RTL8328_SDS1_FORCE_TX_RX_UNUSED2_OFFSET)
  #define RTL8328_SDS1_FORCE_TX_RX_S1_SDS_FRC_TX_OFFSET                                                        (0)
  #define RTL8328_SDS1_FORCE_TX_RX_S1_SDS_FRC_TX_MASK                                                          (0xF << RTL8328_SDS1_FORCE_TX_RX_S1_SDS_FRC_TX_OFFSET)

#define RTL8328_SDS1_PCS_CONTROL0_ADDR                                                                         (0x70488)
  #define RTL8328_SDS1_PCS_CONTROL0_S1_FRC_PREAMBLE_OFFSET                                                     (14)
  #define RTL8328_SDS1_PCS_CONTROL0_S1_FRC_PREAMBLE_MASK                                                       (0x3 << RTL8328_SDS1_PCS_CONTROL0_S1_FRC_PREAMBLE_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL0_S1_FRC_IPG_OFFSET                                                          (12)
  #define RTL8328_SDS1_PCS_CONTROL0_S1_FRC_IPG_MASK                                                            (0x3 << RTL8328_SDS1_PCS_CONTROL0_S1_FRC_IPG_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL0_S1_FRC_CGGOOD_OFFSET                                                       (10)
  #define RTL8328_SDS1_PCS_CONTROL0_S1_FRC_CGGOOD_MASK                                                         (0x3 << RTL8328_SDS1_PCS_CONTROL0_S1_FRC_CGGOOD_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL0_S1_SDS_FRC_AN_OFFSET                                                       (8)
  #define RTL8328_SDS1_PCS_CONTROL0_S1_SDS_FRC_AN_MASK                                                         (0x3 << RTL8328_SDS1_PCS_CONTROL0_S1_SDS_FRC_AN_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL0_UNUSED_OFFSET                                                              (4)
  #define RTL8328_SDS1_PCS_CONTROL0_UNUSED_MASK                                                                (0xF << RTL8328_SDS1_PCS_CONTROL0_UNUSED_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL0_S1_SDS_RESTART_AN_OFFSET                                                   (0)
  #define RTL8328_SDS1_PCS_CONTROL0_S1_SDS_RESTART_AN_MASK                                                     (0xF << RTL8328_SDS1_PCS_CONTROL0_S1_SDS_RESTART_AN_OFFSET)

#define RTL8328_SDS1_PCS_CONTROL1_ADDR                                                                         (0x7048C)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_WR_SOFT_RSTB_OFFSET                                                     (15)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_WR_SOFT_RSTB_MASK                                                       (0x1 << RTL8328_SDS1_PCS_CONTROL1_S1_WR_SOFT_RSTB_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_USE_25M_CLK_OFFSET                                                      (14)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_USE_25M_CLK_MASK                                                        (0x1 << RTL8328_SDS1_PCS_CONTROL1_S1_USE_25M_CLK_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_MARK_CARR_EXT_OFFSET                                                    (13)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_MARK_CARR_EXT_MASK                                                      (0x1 << RTL8328_SDS1_PCS_CONTROL1_S1_MARK_CARR_EXT_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_SEL_DEG_OFFSET                                                          (12)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_SEL_DEG_MASK                                                            (0x1 << RTL8328_SDS1_PCS_CONTROL1_S1_SEL_DEG_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_CALIB_OK_CNT_OFFSET                                                     (8)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_CALIB_OK_CNT_MASK                                                       (0xF << RTL8328_SDS1_PCS_CONTROL1_S1_CALIB_OK_CNT_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_EXT_PWR_CTRL_OFFSET                                                     (7)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_EXT_PWR_CTRL_MASK                                                       (0x1 << RTL8328_SDS1_PCS_CONTROL1_S1_EXT_PWR_CTRL_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_SOFT_RST_OFFSET                                                         (6)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_SOFT_RST_MASK                                                           (0x1 << RTL8328_SDS1_PCS_CONTROL1_S1_SOFT_RST_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_CLR_SOFT_RSTB_OFFSET                                                    (5)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_CLR_SOFT_RSTB_MASK                                                      (0x1 << RTL8328_SDS1_PCS_CONTROL1_S1_CLR_SOFT_RSTB_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_CMA_RQ_OFFSET                                                           (0)
  #define RTL8328_SDS1_PCS_CONTROL1_S1_CMA_RQ_MASK                                                             (0x1F << RTL8328_SDS1_PCS_CONTROL1_S1_CMA_RQ_OFFSET)

#define RTL8328_SDS1_PCS_CONTROL2_ADDR                                                                         (0x70490)
  #define RTL8328_SDS1_PCS_CONTROL2_S1_SDS_MODE_OFFSET                                                         (12)
  #define RTL8328_SDS1_PCS_CONTROL2_S1_SDS_MODE_MASK                                                           (0xF << RTL8328_SDS1_PCS_CONTROL2_S1_SDS_MODE_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL2_UNUSED_OFFSET                                                              (3)
  #define RTL8328_SDS1_PCS_CONTROL2_UNUSED_MASK                                                                (0x1FF << RTL8328_SDS1_PCS_CONTROL2_UNUSED_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL2_S1_DISAN_LINK_FIB1G_OFFSET                                                 (2)
  #define RTL8328_SDS1_PCS_CONTROL2_S1_DISAN_LINK_FIB1G_MASK                                                   (0x1 << RTL8328_SDS1_PCS_CONTROL2_S1_DISAN_LINK_FIB1G_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL2_S1_DISAN_LINK_SGM_OFFSET                                                   (1)
  #define RTL8328_SDS1_PCS_CONTROL2_S1_DISAN_LINK_SGM_MASK                                                     (0x1 << RTL8328_SDS1_PCS_CONTROL2_S1_DISAN_LINK_SGM_OFFSET)
  #define RTL8328_SDS1_PCS_CONTROL2_S1_SGM_CK_SEL_OFFSET                                                       (0)
  #define RTL8328_SDS1_PCS_CONTROL2_S1_SGM_CK_SEL_MASK                                                         (0x1 << RTL8328_SDS1_PCS_CONTROL2_S1_SGM_CK_SEL_OFFSET)

#define RTL8328_SDS1_INBAND_ACCESS_CONTROL_ADDR                                                                (0x70494)
  #define RTL8328_SDS1_INBAND_ACCESS_CONTROL_UNUSED1_OFFSET                                                    (9)
  #define RTL8328_SDS1_INBAND_ACCESS_CONTROL_UNUSED1_MASK                                                      (0x7F << RTL8328_SDS1_INBAND_ACCESS_CONTROL_UNUSED1_OFFSET)
  #define RTL8328_SDS1_INBAND_ACCESS_CONTROL_S1_PCSREQ_POS_OFFSET                                              (8)
  #define RTL8328_SDS1_INBAND_ACCESS_CONTROL_S1_PCSREQ_POS_MASK                                                (0x1 << RTL8328_SDS1_INBAND_ACCESS_CONTROL_S1_PCSREQ_POS_OFFSET)
  #define RTL8328_SDS1_INBAND_ACCESS_CONTROL_UNUSED2_OFFSET                                                    (4)
  #define RTL8328_SDS1_INBAND_ACCESS_CONTROL_UNUSED2_MASK                                                      (0xF << RTL8328_SDS1_INBAND_ACCESS_CONTROL_UNUSED2_OFFSET)
  #define RTL8328_SDS1_INBAND_ACCESS_CONTROL_S1_INBAND_EN_OFFSET                                               (0)
  #define RTL8328_SDS1_INBAND_ACCESS_CONTROL_S1_INBAND_EN_MASK                                                 (0xF << RTL8328_SDS1_INBAND_ACCESS_CONTROL_S1_INBAND_EN_OFFSET)

#define RTL8328_SDS1_SCRAMBLER_CONTROL0_ADDR                                                                   (0x70498)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL0_UNUSED1_OFFSET                                                       (12)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL0_UNUSED1_MASK                                                         (0xF << RTL8328_SDS1_SCRAMBLER_CONTROL0_UNUSED1_OFFSET)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL0_S1_RX_BYPSCR_OFFSET                                                  (8)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL0_S1_RX_BYPSCR_MASK                                                    (0xF << RTL8328_SDS1_SCRAMBLER_CONTROL0_S1_RX_BYPSCR_OFFSET)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL0_UNUSED2_OFFSET                                                       (4)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL0_UNUSED2_MASK                                                         (0xF << RTL8328_SDS1_SCRAMBLER_CONTROL0_UNUSED2_OFFSET)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL0_S1_TX_BYPSCR_OFFSET                                                  (0)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL0_S1_TX_BYPSCR_MASK                                                    (0xF << RTL8328_SDS1_SCRAMBLER_CONTROL0_S1_TX_BYPSCR_OFFSET)

#define RTL8328_SDS1_SCRAMBLER_CONTROL1_ADDR                                                                   (0x7049C)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL1_UNUSED_OFFSET                                                        (10)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL1_UNUSED_MASK                                                          (0x3F << RTL8328_SDS1_SCRAMBLER_CONTROL1_UNUSED_OFFSET)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_MARK_RXSCR_ERR_OFFSET                                             (9)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_MARK_RXSCR_ERR_MASK                                               (0x1 << RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_MARK_RXSCR_ERR_OFFSET)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_MARK_TXSCR_ERR_OFFSET                                             (8)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_MARK_TXSCR_ERR_MASK                                               (0x1 << RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_MARK_TXSCR_ERR_OFFSET)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_BYP_START_OFFSET                                                  (4)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_BYP_START_MASK                                                    (0xF << RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_BYP_START_OFFSET)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_BYP_END_OFFSET                                                    (0)
  #define RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_BYP_END_MASK                                                      (0xF << RTL8328_SDS1_SCRAMBLER_CONTROL1_S1_BYP_END_OFFSET)

#define RTL8328_SDS1_EEE_CONTROL0_ADDR                                                                         (0x704A0)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_EEE_PWRSAV_EN_OFFSET                                                    (15)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_EEE_PWRSAV_EN_MASK                                                      (0x1 << RTL8328_SDS1_EEE_CONTROL0_S1_EEE_PWRSAV_EN_OFFSET)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_EEE_SDS_FASTLINK_OFFSET                                                 (14)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_EEE_SDS_FASTLINK_MASK                                                   (0x1 << RTL8328_SDS1_EEE_CONTROL0_S1_EEE_SDS_FASTLINK_OFFSET)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C3_TIMER_OFFSET                                                         (11)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C3_TIMER_MASK                                                           (0x7 << RTL8328_SDS1_EEE_CONTROL0_S1_C3_TIMER_OFFSET)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C2_TIMER_OFFSET                                                         (8)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C2_TIMER_MASK                                                           (0x7 << RTL8328_SDS1_EEE_CONTROL0_S1_C2_TIMER_OFFSET)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C1_TIMER_OFFSET                                                         (5)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C1_TIMER_MASK                                                           (0x7 << RTL8328_SDS1_EEE_CONTROL0_S1_C1_TIMER_OFFSET)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C0_TIMER_OFFSET                                                         (2)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C0_TIMER_MASK                                                           (0x7 << RTL8328_SDS1_EEE_CONTROL0_S1_C0_TIMER_OFFSET)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C2_PWRSAV_EN_OFFSET                                                     (1)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C2_PWRSAV_EN_MASK                                                       (0x1 << RTL8328_SDS1_EEE_CONTROL0_S1_C2_PWRSAV_EN_OFFSET)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C1_PWRSAV_EN_OFFSET                                                     (0)
  #define RTL8328_SDS1_EEE_CONTROL0_S1_C1_PWRSAV_EN_MASK                                                       (0x1 << RTL8328_SDS1_EEE_CONTROL0_S1_C1_PWRSAV_EN_OFFSET)

#define RTL8328_SDS1_EEE_CONTROL1_ADDR                                                                         (0x704A4)
  #define RTL8328_SDS1_EEE_CONTROL1_S1_EEE_PROGRAM_0_OFFSET                                                    (0)
  #define RTL8328_SDS1_EEE_CONTROL1_S1_EEE_PROGRAM_0_MASK                                                      (0xFFFF << RTL8328_SDS1_EEE_CONTROL1_S1_EEE_PROGRAM_0_OFFSET)

#define RTL8328_SDS1_EEE_CONTROL2_ADDR                                                                         (0x704A8)
  #define RTL8328_SDS1_EEE_CONTROL2_S1_EEE_RESERVED_0_OFFSET                                                   (0)
  #define RTL8328_SDS1_EEE_CONTROL2_S1_EEE_RESERVED_0_MASK                                                     (0xFFFF << RTL8328_SDS1_EEE_CONTROL2_S1_EEE_RESERVED_0_OFFSET)

#define RTL8328_SDS1_EEE_DEBUG_COUNTER_ADDR                                                                    (0x704AC)
  #define RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C2_C0_CNT_OFFSET                                               (12)
  #define RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C2_C0_CNT_MASK                                                 (0xF << RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C2_C0_CNT_OFFSET)
  #define RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C0_C2_CNT_OFFSET                                               (8)
  #define RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C0_C2_CNT_MASK                                                 (0xF << RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C0_C2_CNT_OFFSET)
  #define RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C1_C0_CNT_OFFSET                                               (4)
  #define RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C1_C0_CNT_MASK                                                 (0xF << RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C1_C0_CNT_OFFSET)
  #define RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C0_C1_CNT_OFFSET                                               (0)
  #define RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C0_C1_CNT_MASK                                                 (0xF << RTL8328_SDS1_EEE_DEBUG_COUNTER_S1_DBG_C0_C1_CNT_OFFSET)

#define RTL8328_SDS1_AUTO_DET_CONTROL0_ADDR                                                                    (0x704B0)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_UNUSED_OFFSET                                                         (8)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_UNUSED_MASK                                                           (0xFF << RTL8328_SDS1_AUTO_DET_CONTROL0_UNUSED_OFFSET)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_S1_ABILITY_OFFSET                                                     (4)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_S1_ABILITY_MASK                                                       (0xF << RTL8328_SDS1_AUTO_DET_CONTROL0_S1_ABILITY_OFFSET)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_S1_RDM_ALGOR_OFFSET                                                   (3)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_S1_RDM_ALGOR_MASK                                                     (0x1 << RTL8328_SDS1_AUTO_DET_CONTROL0_S1_RDM_ALGOR_OFFSET)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_S1_SD_DET_ALGOR_OFFSET                                                (2)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_S1_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8328_SDS1_AUTO_DET_CONTROL0_S1_SD_DET_ALGOR_OFFSET)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_S1_AUTO_DET_ALGOR_OFFSET                                              (1)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_S1_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8328_SDS1_AUTO_DET_CONTROL0_S1_AUTO_DET_ALGOR_OFFSET)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_S1_SEND_NP_ON_OFFSET                                                  (0)
  #define RTL8328_SDS1_AUTO_DET_CONTROL0_S1_SEND_NP_ON_MASK                                                    (0x1 << RTL8328_SDS1_AUTO_DET_CONTROL0_S1_SEND_NP_ON_OFFSET)

#define RTL8328_SDS1_AUTO_DET_CONTROL1_ADDR                                                                    (0x704B4)
  #define RTL8328_SDS1_AUTO_DET_CONTROL1_S1_SDS_LK_TIME_OFFSET                                                 (8)
  #define RTL8328_SDS1_AUTO_DET_CONTROL1_S1_SDS_LK_TIME_MASK                                                   (0xFF << RTL8328_SDS1_AUTO_DET_CONTROL1_S1_SDS_LK_TIME_OFFSET)
  #define RTL8328_SDS1_AUTO_DET_CONTROL1_S1_APXT_TIME_OFFSET                                                   (0)
  #define RTL8328_SDS1_AUTO_DET_CONTROL1_S1_APXT_TIME_MASK                                                     (0xFF << RTL8328_SDS1_AUTO_DET_CONTROL1_S1_APXT_TIME_OFFSET)

#define RTL8328_SDS1_AUTO_DET_CONTROL2_ADDR                                                                    (0x704B8)
  #define RTL8328_SDS1_AUTO_DET_CONTROL2_S1_AUTO_DET_RESERVED_0_OFFSET                                         (0)
  #define RTL8328_SDS1_AUTO_DET_CONTROL2_S1_AUTO_DET_RESERVED_0_MASK                                           (0xFFFF << RTL8328_SDS1_AUTO_DET_CONTROL2_S1_AUTO_DET_RESERVED_0_OFFSET)

#define RTL8328_SDS1_MASTER_INBAND0_ADDR                                                                       (0x704BC)
  #define RTL8328_SDS1_MASTER_INBAND0_S1_WRBUS_RDBUS_OFFSET                                                    (0)
  #define RTL8328_SDS1_MASTER_INBAND0_S1_WRBUS_RDBUS_MASK                                                      (0xFFFF << RTL8328_SDS1_MASTER_INBAND0_S1_WRBUS_RDBUS_OFFSET)

#define RTL8328_SDS1_MASTER_INBAND1_ADDR                                                                       (0x704C0)
  #define RTL8328_SDS1_MASTER_INBAND1_S1_MASTER_INB_CH_OFFSET                                                  (14)
  #define RTL8328_SDS1_MASTER_INBAND1_S1_MASTER_INB_CH_MASK                                                    (0x3 << RTL8328_SDS1_MASTER_INBAND1_S1_MASTER_INB_CH_OFFSET)
  #define RTL8328_SDS1_MASTER_INBAND1_S1_MASTER_INB_CMD_OFFSET                                                 (0)
  #define RTL8328_SDS1_MASTER_INBAND1_S1_MASTER_INB_CMD_MASK                                                   (0x3FFF << RTL8328_SDS1_MASTER_INBAND1_S1_MASTER_INB_CMD_OFFSET)

#define RTL8328_SDS1_MASTER_INBAND2_ADDR                                                                       (0x704C4)
  #define RTL8328_SDS1_MASTER_INBAND2_S1_RDVLD_OFFSET                                                          (15)
  #define RTL8328_SDS1_MASTER_INBAND2_S1_RDVLD_MASK                                                            (0x1 << RTL8328_SDS1_MASTER_INBAND2_S1_RDVLD_OFFSET)
  #define RTL8328_SDS1_MASTER_INBAND2_UNUSED_OFFSET                                                            (1)
  #define RTL8328_SDS1_MASTER_INBAND2_UNUSED_MASK                                                              (0x3FFF << RTL8328_SDS1_MASTER_INBAND2_UNUSED_OFFSET)
  #define RTL8328_SDS1_MASTER_INBAND2_S1_MASTER_INB_CTL_OFFSET                                                 (0)
  #define RTL8328_SDS1_MASTER_INBAND2_S1_MASTER_INB_CTL_MASK                                                   (0x1 << RTL8328_SDS1_MASTER_INBAND2_S1_MASTER_INB_CTL_OFFSET)

#define RTL8328_SDS1_RSGP_TXCFG_PHY_ADDR                                                                       (0x704C8)
  #define RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_3_OFFSET                                               (12)
  #define RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_3_MASK                                                 (0xF << RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_3_OFFSET)
  #define RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_2_OFFSET                                               (8)
  #define RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_2_MASK                                                 (0xF << RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_2_OFFSET)
  #define RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_1_OFFSET                                               (4)
  #define RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_1_MASK                                                 (0xF << RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_1_OFFSET)
  #define RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_0_OFFSET                                               (0)
  #define RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_0_MASK                                                 (0xF << RTL8328_SDS1_RSGP_TXCFG_PHY_S1_RSGP_TXCFG_PHY_0_OFFSET)

#define RTL8328_SDS1_RSGP_TXCFG_MAC_ADDR                                                                       (0x704CC)
  #define RTL8328_SDS1_RSGP_TXCFG_MAC_S1_RSGP_TXCFG_MAC_OFFSET                                                 (0)
  #define RTL8328_SDS1_RSGP_TXCFG_MAC_S1_RSGP_TXCFG_MAC_MASK                                                   (0xFFFF << RTL8328_SDS1_RSGP_TXCFG_MAC_S1_RSGP_TXCFG_MAC_OFFSET)

#define RTL8328_SDS1_SGM_TXCFG_PHY_ADDR                                                                        (0x704D0)
  #define RTL8328_SDS1_SGM_TXCFG_PHY_S1_SGM_TXCFG_PHY_OFFSET                                                   (0)
  #define RTL8328_SDS1_SGM_TXCFG_PHY_S1_SGM_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8328_SDS1_SGM_TXCFG_PHY_S1_SGM_TXCFG_PHY_OFFSET)

#define RTL8328_SDS1_SGM_TXCFG_MAC_ADDR                                                                        (0x704D4)
  #define RTL8328_SDS1_SGM_TXCFG_MAC_S1_SGM_TXCFG_MAC_OFFSET                                                   (0)
  #define RTL8328_SDS1_SGM_TXCFG_MAC_S1_SGM_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8328_SDS1_SGM_TXCFG_MAC_S1_SGM_TXCFG_MAC_OFFSET)

#define RTL8328_SDS1_FIB2G_TXCFG_CH0_ADDR                                                                      (0x704D8)
  #define RTL8328_SDS1_FIB2G_TXCFG_CH0_S1_FIB2G_TXCFG_CH0_OFFSET                                               (0)
  #define RTL8328_SDS1_FIB2G_TXCFG_CH0_S1_FIB2G_TXCFG_CH0_MASK                                                 (0xFFFF << RTL8328_SDS1_FIB2G_TXCFG_CH0_S1_FIB2G_TXCFG_CH0_OFFSET)

#define RTL8328_SDS1_FIB2G_TXCFG_CH1_ADDR                                                                      (0x704DC)
  #define RTL8328_SDS1_FIB2G_TXCFG_CH1_S1_FIB2G_TXCFG_CH1_OFFSET                                               (0)
  #define RTL8328_SDS1_FIB2G_TXCFG_CH1_S1_FIB2G_TXCFG_CH1_MASK                                                 (0xFFFF << RTL8328_SDS1_FIB2G_TXCFG_CH1_S1_FIB2G_TXCFG_CH1_OFFSET)

#define RTL8328_SDS1_FIB2G_TXCFG_NP_CH0_ADDR                                                                   (0x704E0)
  #define RTL8328_SDS1_FIB2G_TXCFG_NP_CH0_S1_FIB2G_TXCFG_NP_CH0_OFFSET                                         (0)
  #define RTL8328_SDS1_FIB2G_TXCFG_NP_CH0_S1_FIB2G_TXCFG_NP_CH0_MASK                                           (0xFFFF << RTL8328_SDS1_FIB2G_TXCFG_NP_CH0_S1_FIB2G_TXCFG_NP_CH0_OFFSET)

#define RTL8328_SDS1_FIB2G_TXCFG_NP_CH1_ADDR                                                                   (0x704E4)
  #define RTL8328_SDS1_FIB2G_TXCFG_NP_CH1_S1_FIB2G_TXCFG_NP_CH1_OFFSET                                         (0)
  #define RTL8328_SDS1_FIB2G_TXCFG_NP_CH1_S1_FIB2G_TXCFG_NP_CH1_MASK                                           (0xFFFF << RTL8328_SDS1_FIB2G_TXCFG_NP_CH1_S1_FIB2G_TXCFG_NP_CH1_OFFSET)

#define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_ADDR                                                                (0x704E8)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_UNUSED_OFFSET                                                     (6)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_UNUSED_MASK                                                       (0x3FF << RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_UNUSED_OFFSET)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_FIB100_OFFSET                                               (5)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_FIB100_MASK                                                 (0x1 << RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_FIB100_OFFSET)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_FIB1G_OFFSET                                                (4)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_FIB1G_MASK                                                  (0x1 << RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_FIB1G_OFFSET)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_FIB2G_OFFSET                                                (3)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_FIB2G_MASK                                                  (0x1 << RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_FIB2G_OFFSET)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_SGMII_OFFSET                                                (2)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_SGMII_MASK                                                  (0x1 << RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_SGMII_OFFSET)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_RSGMII_OFFSET                                               (1)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_RSGMII_MASK                                                 (0x1 << RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_RSGMII_OFFSET)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_RSGMIIP_OFFSET                                              (0)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_RSGMIIP_MASK                                                (0x1 << RTL8328_SDS1_DEBUG_OUTPUT0_FOR_ECO_S1_MD_RSGMIIP_OFFSET)

#define RTL8328_SDS1_DEBUG_OUTPUT1_FOR_ECO_ADDR                                                                (0x704EC)
  #define RTL8328_SDS1_DEBUG_OUTPUT1_FOR_ECO_SDS1_DEBUG_OUTPUT_1_FOR_ECO_OFFSET                                (0)
  #define RTL8328_SDS1_DEBUG_OUTPUT1_FOR_ECO_SDS1_DEBUG_OUTPUT_1_FOR_ECO_MASK                                  (0xFFFF << RTL8328_SDS1_DEBUG_OUTPUT1_FOR_ECO_SDS1_DEBUG_OUTPUT_1_FOR_ECO_OFFSET)

#define RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_ADDR                                                          (0x704F0)
  #define RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_SDS1_DEBUG_SELECT_SIGNAL_RELATED_OFFSET                     (10)
  #define RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_SDS1_DEBUG_SELECT_SIGNAL_RELATED_MASK                       (0x3F << RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_SDS1_DEBUG_SELECT_SIGNAL_RELATED_OFFSET)
  #define RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_S1_SDS_DBG_16B_EXCHG_OFFSET                                 (9)
  #define RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_S1_SDS_DBG_16B_EXCHG_MASK                                   (0x1 << RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_S1_SDS_DBG_16B_EXCHG_OFFSET)
  #define RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_S1_SDS_DBG_EN_OFFSET                                        (8)
  #define RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_S1_SDS_DBG_EN_MASK                                          (0x1 << RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_S1_SDS_DBG_EN_OFFSET)
  #define RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_S1_SDS_DBG_SEL_OFFSET                                       (0)
  #define RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_S1_SDS_DBG_SEL_MASK                                         (0xFF << RTL8328_SDS1_DEBUG_SELECT_SIGNAL_RELATED_S1_SDS_DBG_SEL_OFFSET)

#define RTL8328_SDS1_DEBUG_OUTPUT0_ADDR                                                                        (0x704F4)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_S1_DEBUG_OUTPUT_0_OFFSET                                                  (0)
  #define RTL8328_SDS1_DEBUG_OUTPUT0_S1_DEBUG_OUTPUT_0_MASK                                                    (0xFFFF << RTL8328_SDS1_DEBUG_OUTPUT0_S1_DEBUG_OUTPUT_0_OFFSET)

#define RTL8328_SDS1_DEBUG_OUTPUT1_ADDR                                                                        (0x704F8)
  #define RTL8328_SDS1_DEBUG_OUTPUT1_S1_DEBUG_OUTPUT_1_OFFSET                                                  (0)
  #define RTL8328_SDS1_DEBUG_OUTPUT1_S1_DEBUG_OUTPUT_1_MASK                                                    (0xFFFF << RTL8328_SDS1_DEBUG_OUTPUT1_S1_DEBUG_OUTPUT_1_OFFSET)

#define RTL8328_SDS1_ANA_RG0X_ADDR                                                                             (0x70500)
  #define RTL8328_SDS1_ANA_RG0X_S1_EN_25M_OFFSET                                                               (15)
  #define RTL8328_SDS1_ANA_RG0X_S1_EN_25M_MASK                                                                 (0x1 << RTL8328_SDS1_ANA_RG0X_S1_EN_25M_OFFSET)
  #define RTL8328_SDS1_ANA_RG0X_UNUSED1_OFFSET                                                                 (10)
  #define RTL8328_SDS1_ANA_RG0X_UNUSED1_MASK                                                                   (0x1F << RTL8328_SDS1_ANA_RG0X_UNUSED1_OFFSET)
  #define RTL8328_SDS1_ANA_RG0X_REG_E5_1V_OFFSET                                                               (9)
  #define RTL8328_SDS1_ANA_RG0X_REG_E5_1V_MASK                                                                 (0x1 << RTL8328_SDS1_ANA_RG0X_REG_E5_1V_OFFSET)
  #define RTL8328_SDS1_ANA_RG0X_REG_E4_1V_OFFSET                                                               (8)
  #define RTL8328_SDS1_ANA_RG0X_REG_E4_1V_MASK                                                                 (0x1 << RTL8328_SDS1_ANA_RG0X_REG_E4_1V_OFFSET)
  #define RTL8328_SDS1_ANA_RG0X_REG_E3_1V_OFFSET                                                               (7)
  #define RTL8328_SDS1_ANA_RG0X_REG_E3_1V_MASK                                                                 (0x1 << RTL8328_SDS1_ANA_RG0X_REG_E3_1V_OFFSET)
  #define RTL8328_SDS1_ANA_RG0X_REG_E2_1V_OFFSET                                                               (6)
  #define RTL8328_SDS1_ANA_RG0X_REG_E2_1V_MASK                                                                 (0x1 << RTL8328_SDS1_ANA_RG0X_REG_E2_1V_OFFSET)
  #define RTL8328_SDS1_ANA_RG0X_UNUSED2_OFFSET                                                                 (4)
  #define RTL8328_SDS1_ANA_RG0X_UNUSED2_MASK                                                                   (0x3 << RTL8328_SDS1_ANA_RG0X_UNUSED2_OFFSET)
  #define RTL8328_SDS1_ANA_RG0X_RX_EN_OFFSET                                                                   (3)
  #define RTL8328_SDS1_ANA_RG0X_RX_EN_MASK                                                                     (0x1 << RTL8328_SDS1_ANA_RG0X_RX_EN_OFFSET)
  #define RTL8328_SDS1_ANA_RG0X_S1_PDOWN_OFFSET                                                                (2)
  #define RTL8328_SDS1_ANA_RG0X_S1_PDOWN_MASK                                                                  (0x1 << RTL8328_SDS1_ANA_RG0X_S1_PDOWN_OFFSET)
  #define RTL8328_SDS1_ANA_RG0X_S1_PLL_EN_OFFSET                                                               (1)
  #define RTL8328_SDS1_ANA_RG0X_S1_PLL_EN_MASK                                                                 (0x1 << RTL8328_SDS1_ANA_RG0X_S1_PLL_EN_OFFSET)
  #define RTL8328_SDS1_ANA_RG0X_S1_CMU_EN_OFFSET                                                               (0)
  #define RTL8328_SDS1_ANA_RG0X_S1_CMU_EN_MASK                                                                 (0x1 << RTL8328_SDS1_ANA_RG0X_S1_CMU_EN_OFFSET)

#define RTL8328_SDS1_ANA_RG1X_ADDR                                                                             (0x70504)
  #define RTL8328_SDS1_ANA_RG1X_REG_AFENSEL_OFFSET                                                             (15)
  #define RTL8328_SDS1_ANA_RG1X_REG_AFENSEL_MASK                                                               (0x1 << RTL8328_SDS1_ANA_RG1X_REG_AFENSEL_OFFSET)
  #define RTL8328_SDS1_ANA_RG1X_REG_ADP_EQ_OFF_OFFSET                                                          (14)
  #define RTL8328_SDS1_ANA_RG1X_REG_ADP_EQ_OFF_MASK                                                            (0x1 << RTL8328_SDS1_ANA_RG1X_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8328_SDS1_ANA_RG1X_REG_CP_EN_MANUAL_OFFSET                                                        (13)
  #define RTL8328_SDS1_ANA_RG1X_REG_CP_EN_MANUAL_MASK                                                          (0x1 << RTL8328_SDS1_ANA_RG1X_REG_CP_EN_MANUAL_OFFSET)
  #define RTL8328_SDS1_ANA_RG1X_REG_ADP_EN_MANUAL_OFFSET                                                       (12)
  #define RTL8328_SDS1_ANA_RG1X_REG_ADP_EN_MANUAL_MASK                                                         (0x1 << RTL8328_SDS1_ANA_RG1X_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8328_SDS1_ANA_RG1X_REG_AUTO_MODE_OFFSET                                                           (11)
  #define RTL8328_SDS1_ANA_RG1X_REG_AUTO_MODE_MASK                                                             (0x1 << RTL8328_SDS1_ANA_RG1X_REG_AUTO_MODE_OFFSET)
  #define RTL8328_SDS1_ANA_RG1X_UNUSED1_OFFSET                                                                 (7)
  #define RTL8328_SDS1_ANA_RG1X_UNUSED1_MASK                                                                   (0xF << RTL8328_SDS1_ANA_RG1X_UNUSED1_OFFSET)
  #define RTL8328_SDS1_ANA_RG1X_REG_RX_VREFSEL_OFFSET                                                          (5)
  #define RTL8328_SDS1_ANA_RG1X_REG_RX_VREFSEL_MASK                                                            (0x3 << RTL8328_SDS1_ANA_RG1X_REG_RX_VREFSEL_OFFSET)
  #define RTL8328_SDS1_ANA_RG1X_UNUSED2_OFFSET                                                                 (4)
  #define RTL8328_SDS1_ANA_RG1X_UNUSED2_MASK                                                                   (0x1 << RTL8328_SDS1_ANA_RG1X_UNUSED2_OFFSET)
  #define RTL8328_SDS1_ANA_RG1X_REG_FORCECAL_OFFSET                                                            (3)
  #define RTL8328_SDS1_ANA_RG1X_REG_FORCECAL_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG1X_REG_FORCECAL_OFFSET)
  #define RTL8328_SDS1_ANA_RG1X_REG_RX_NSQDLY_OFFSET                                                           (2)
  #define RTL8328_SDS1_ANA_RG1X_REG_RX_NSQDLY_MASK                                                             (0x1 << RTL8328_SDS1_ANA_RG1X_REG_RX_NSQDLY_OFFSET)
  #define RTL8328_SDS1_ANA_RG1X_REG_RXSELFEN_OFFSET                                                            (1)
  #define RTL8328_SDS1_ANA_RG1X_REG_RXSELFEN_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG1X_REG_RXSELFEN_OFFSET)
  #define RTL8328_SDS1_ANA_RG1X_REG_FORCERUN_OFFSET                                                            (0)
  #define RTL8328_SDS1_ANA_RG1X_REG_FORCERUN_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG1X_REG_FORCERUN_OFFSET)

#define RTL8328_SDS1_ANA_RG2X_ADDR                                                                             (0x70508)
  #define RTL8328_SDS1_ANA_RG2X_UNUSED1_OFFSET                                                                 (14)
  #define RTL8328_SDS1_ANA_RG2X_UNUSED1_MASK                                                                   (0x3 << RTL8328_SDS1_ANA_RG2X_UNUSED1_OFFSET)
  #define RTL8328_SDS1_ANA_RG2X_REG_NAUTO_K_OFFSET                                                             (13)
  #define RTL8328_SDS1_ANA_RG2X_REG_NAUTO_K_MASK                                                               (0x1 << RTL8328_SDS1_ANA_RG2X_REG_NAUTO_K_OFFSET)
  #define RTL8328_SDS1_ANA_RG2X_REG_CPADJEN_OFFSET                                                             (12)
  #define RTL8328_SDS1_ANA_RG2X_REG_CPADJEN_MASK                                                               (0x1 << RTL8328_SDS1_ANA_RG2X_REG_CPADJEN_OFFSET)
  #define RTL8328_SDS1_ANA_RG2X_REG_VCO_COARSE_OFFSET                                                          (6)
  #define RTL8328_SDS1_ANA_RG2X_REG_VCO_COARSE_MASK                                                            (0x3F << RTL8328_SDS1_ANA_RG2X_REG_VCO_COARSE_OFFSET)
  #define RTL8328_SDS1_ANA_RG2X_REG_ADP_TIME_OFFSET                                                            (3)
  #define RTL8328_SDS1_ANA_RG2X_REG_ADP_TIME_MASK                                                              (0x7 << RTL8328_SDS1_ANA_RG2X_REG_ADP_TIME_OFFSET)
  #define RTL8328_SDS1_ANA_RG2X_REG_CALIB_TIME_OFFSET                                                          (0)
  #define RTL8328_SDS1_ANA_RG2X_REG_CALIB_TIME_MASK                                                            (0x7 << RTL8328_SDS1_ANA_RG2X_REG_CALIB_TIME_OFFSET)

#define RTL8328_SDS1_ANA_RG3X_ADDR                                                                             (0x7050C)
  #define RTL8328_SDS1_ANA_RG3X_REG_BAND_RST_OFFSET                                                            (15)
  #define RTL8328_SDS1_ANA_RG3X_REG_BAND_RST_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG3X_REG_BAND_RST_OFFSET)
  #define RTL8328_SDS1_ANA_RG3X_REG_CALIB_MANUAL_OFFSET                                                        (14)
  #define RTL8328_SDS1_ANA_RG3X_REG_CALIB_MANUAL_MASK                                                          (0x1 << RTL8328_SDS1_ANA_RG3X_REG_CALIB_MANUAL_OFFSET)
  #define RTL8328_SDS1_ANA_RG3X_UNUSED_OFFSET                                                                  (11)
  #define RTL8328_SDS1_ANA_RG3X_UNUSED_MASK                                                                    (0x7 << RTL8328_SDS1_ANA_RG3X_UNUSED_OFFSET)
  #define RTL8328_SDS1_ANA_RG3X_REG_EQ_CP_OFFSET                                                               (9)
  #define RTL8328_SDS1_ANA_RG3X_REG_EQ_CP_MASK                                                                 (0x3 << RTL8328_SDS1_ANA_RG3X_REG_EQ_CP_OFFSET)
  #define RTL8328_SDS1_ANA_RG3X_REG_CCO_SEL_OFFSET                                                             (8)
  #define RTL8328_SDS1_ANA_RG3X_REG_CCO_SEL_MASK                                                               (0x1 << RTL8328_SDS1_ANA_RG3X_REG_CCO_SEL_OFFSET)
  #define RTL8328_SDS1_ANA_RG3X_REG_CPVCM_SEL_OFFSET                                                           (7)
  #define RTL8328_SDS1_ANA_RG3X_REG_CPVCM_SEL_MASK                                                             (0x1 << RTL8328_SDS1_ANA_RG3X_REG_CPVCM_SEL_OFFSET)
  #define RTL8328_SDS1_ANA_RG3X_REG_CDR_CP_OFFSET                                                              (4)
  #define RTL8328_SDS1_ANA_RG3X_REG_CDR_CP_MASK                                                                (0x7 << RTL8328_SDS1_ANA_RG3X_REG_CDR_CP_OFFSET)
  #define RTL8328_SDS1_ANA_RG3X_REG_NADJR_OFFSET                                                               (0)
  #define RTL8328_SDS1_ANA_RG3X_REG_NADJR_MASK                                                                 (0xF << RTL8328_SDS1_ANA_RG3X_REG_NADJR_OFFSET)

#define RTL8328_SDS1_ANA_RG4X_ADDR                                                                             (0x70510)
  #define RTL8328_SDS1_ANA_RG4X_REG_TX_VREFSEL_OFFSET                                                          (14)
  #define RTL8328_SDS1_ANA_RG4X_REG_TX_VREFSEL_MASK                                                            (0x3 << RTL8328_SDS1_ANA_RG4X_REG_TX_VREFSEL_OFFSET)
  #define RTL8328_SDS1_ANA_RG4X_REG_EMPHAS_EN_OFFSET                                                           (12)
  #define RTL8328_SDS1_ANA_RG4X_REG_EMPHAS_EN_MASK                                                             (0x3 << RTL8328_SDS1_ANA_RG4X_REG_EMPHAS_EN_OFFSET)
  #define RTL8328_SDS1_ANA_RG4X_REG_EX_EMP_OFFSET                                                              (6)
  #define RTL8328_SDS1_ANA_RG4X_REG_EX_EMP_MASK                                                                (0x3F << RTL8328_SDS1_ANA_RG4X_REG_EX_EMP_OFFSET)
  #define RTL8328_SDS1_ANA_RG4X_REG_TX_AMP_OFFSET                                                              (0)
  #define RTL8328_SDS1_ANA_RG4X_REG_TX_AMP_MASK                                                                (0x3F << RTL8328_SDS1_ANA_RG4X_REG_TX_AMP_OFFSET)

#define RTL8328_SDS1_ANA_RG5X_ADDR                                                                             (0x70514)
  #define RTL8328_SDS1_ANA_RG5X_UNUSED1_OFFSET                                                                 (15)
  #define RTL8328_SDS1_ANA_RG5X_UNUSED1_MASK                                                                   (0x1 << RTL8328_SDS1_ANA_RG5X_UNUSED1_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_REG_STST_SER_OFFSET                                                            (14)
  #define RTL8328_SDS1_ANA_RG5X_REG_STST_SER_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG5X_REG_STST_SER_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_UNUSED2_OFFSET                                                                 (12)
  #define RTL8328_SDS1_ANA_RG5X_UNUSED2_MASK                                                                   (0x3 << RTL8328_SDS1_ANA_RG5X_UNUSED2_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_CLKRDY_D1_OFFSET                                                       (11)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_CLKRDY_D1_MASK                                                         (0x1 << RTL8328_SDS1_ANA_RG5X_REG_CMU_CLKRDY_D1_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_CLKRDY_D0_OFFSET                                                       (10)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_CLKRDY_D0_MASK                                                         (0x1 << RTL8328_SDS1_ANA_RG5X_REG_CMU_CLKRDY_D0_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_CP_SEL_OFFSET                                                          (7)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_CP_SEL_MASK                                                            (0x7 << RTL8328_SDS1_ANA_RG5X_REG_CMU_CP_SEL_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SR1_OFFSET                                                             (6)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SR1_MASK                                                               (0x1 << RTL8328_SDS1_ANA_RG5X_REG_CMU_SR1_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SR0_OFFSET                                                             (5)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SR0_MASK                                                               (0x1 << RTL8328_SDS1_ANA_RG5X_REG_CMU_SR0_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SC21_OFFSET                                                            (4)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SC21_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG5X_REG_CMU_SC21_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SC20_OFFSET                                                            (3)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SC20_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG5X_REG_CMU_SC20_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SC11_OFFSET                                                            (2)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SC11_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG5X_REG_CMU_SC11_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SC10_OFFSET                                                            (1)
  #define RTL8328_SDS1_ANA_RG5X_REG_CMU_SC10_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG5X_REG_CMU_SC10_OFFSET)
  #define RTL8328_SDS1_ANA_RG5X_UNUSED3_OFFSET                                                                 (0)
  #define RTL8328_SDS1_ANA_RG5X_UNUSED3_MASK                                                                   (0x1 << RTL8328_SDS1_ANA_RG5X_UNUSED3_OFFSET)

#define RTL8328_SDS1_ANA_RG6X_ADDR                                                                             (0x70518)
  #define RTL8328_SDS1_ANA_RG6X_REG_CALIB_LATE_OFFSET                                                          (15)
  #define RTL8328_SDS1_ANA_RG6X_REG_CALIB_LATE_MASK                                                            (0x1 << RTL8328_SDS1_ANA_RG6X_REG_CALIB_LATE_OFFSET)
  #define RTL8328_SDS1_ANA_RG6X_REG_PAUTO_K_OFFSET                                                             (14)
  #define RTL8328_SDS1_ANA_RG6X_REG_PAUTO_K_MASK                                                               (0x1 << RTL8328_SDS1_ANA_RG6X_REG_PAUTO_K_OFFSET)
  #define RTL8328_SDS1_ANA_RG6X_REG_ZTUNE_OFFSET                                                               (13)
  #define RTL8328_SDS1_ANA_RG6X_REG_ZTUNE_MASK                                                                 (0x1 << RTL8328_SDS1_ANA_RG6X_REG_ZTUNE_OFFSET)
  #define RTL8328_SDS1_ANA_RG6X_UNUSED1_OFFSET                                                                 (12)
  #define RTL8328_SDS1_ANA_RG6X_UNUSED1_MASK                                                                   (0x1 << RTL8328_SDS1_ANA_RG6X_UNUSED1_OFFSET)
  #define RTL8328_SDS1_ANA_RG6X_REG_RXPD_SEL_OFFSET                                                            (11)
  #define RTL8328_SDS1_ANA_RG6X_REG_RXPD_SEL_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG6X_REG_RXPD_SEL_OFFSET)
  #define RTL8328_SDS1_ANA_RG6X_REG_BPDGAIN_OFFSET                                                             (10)
  #define RTL8328_SDS1_ANA_RG6X_REG_BPDGAIN_MASK                                                               (0x1 << RTL8328_SDS1_ANA_RG6X_REG_BPDGAIN_OFFSET)
  #define RTL8328_SDS1_ANA_RG6X_REG_VCOGAIN_OFFSET                                                             (9)
  #define RTL8328_SDS1_ANA_RG6X_REG_VCOGAIN_MASK                                                               (0x1 << RTL8328_SDS1_ANA_RG6X_REG_VCOGAIN_OFFSET)
  #define RTL8328_SDS1_ANA_RG6X_REG_RXCPOP_EN_OFFSET                                                           (8)
  #define RTL8328_SDS1_ANA_RG6X_REG_RXCPOP_EN_MASK                                                             (0x1 << RTL8328_SDS1_ANA_RG6X_REG_RXCPOP_EN_OFFSET)
  #define RTL8328_SDS1_ANA_RG6X_REG_REGTUNE_OFFSET                                                             (6)
  #define RTL8328_SDS1_ANA_RG6X_REG_REGTUNE_MASK                                                               (0x3 << RTL8328_SDS1_ANA_RG6X_REG_REGTUNE_OFFSET)
  #define RTL8328_SDS1_ANA_RG6X_UNUSED2_OFFSET                                                                 (4)
  #define RTL8328_SDS1_ANA_RG6X_UNUSED2_MASK                                                                   (0x3 << RTL8328_SDS1_ANA_RG6X_UNUSED2_OFFSET)
  #define RTL8328_SDS1_ANA_RG6X_REG_RST_NUM_OFFSET                                                             (0)
  #define RTL8328_SDS1_ANA_RG6X_REG_RST_NUM_MASK                                                               (0xF << RTL8328_SDS1_ANA_RG6X_REG_RST_NUM_OFFSET)

#define RTL8328_SDS1_ANA_RG7X_ADDR                                                                             (0x7051C)
  #define RTL8328_SDS1_ANA_RG7X_REG_CDR_SR_OFFSET                                                              (14)
  #define RTL8328_SDS1_ANA_RG7X_REG_CDR_SR_MASK                                                                (0x3 << RTL8328_SDS1_ANA_RG7X_REG_CDR_SR_OFFSET)
  #define RTL8328_SDS1_ANA_RG7X_REG_RX_DEBUG_SEL_OFFSET                                                        (13)
  #define RTL8328_SDS1_ANA_RG7X_REG_RX_DEBUG_SEL_MASK                                                          (0x1 << RTL8328_SDS1_ANA_RG7X_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8328_SDS1_ANA_RG7X_REG_V15_OFFSET                                                                 (12)
  #define RTL8328_SDS1_ANA_RG7X_REG_V15_MASK                                                                   (0x1 << RTL8328_SDS1_ANA_RG7X_REG_V15_OFFSET)
  #define RTL8328_SDS1_ANA_RG7X_REG_IBXSEL_OFFSET                                                              (10)
  #define RTL8328_SDS1_ANA_RG7X_REG_IBXSEL_MASK                                                                (0x3 << RTL8328_SDS1_ANA_RG7X_REG_IBXSEL_OFFSET)
  #define RTL8328_SDS1_ANA_RG7X_REG_IBSEL_OFFSET                                                               (8)
  #define RTL8328_SDS1_ANA_RG7X_REG_IBSEL_MASK                                                                 (0x3 << RTL8328_SDS1_ANA_RG7X_REG_IBSEL_OFFSET)
  #define RTL8328_SDS1_ANA_RG7X_REG_RX_AFEPD_OFFSET                                                            (7)
  #define RTL8328_SDS1_ANA_RG7X_REG_RX_AFEPD_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG7X_REG_RX_AFEPD_OFFSET)
  #define RTL8328_SDS1_ANA_RG7X_REG_RXTESTEN_OFFSET                                                            (6)
  #define RTL8328_SDS1_ANA_RG7X_REG_RXTESTEN_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG7X_REG_RXTESTEN_OFFSET)
  #define RTL8328_SDS1_ANA_RG7X_REG_TXTESTEN_OFFSET                                                            (5)
  #define RTL8328_SDS1_ANA_RG7X_REG_TXTESTEN_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG7X_REG_TXTESTEN_OFFSET)
  #define RTL8328_SDS1_ANA_RG7X_REG_ZTEST_OFFSET                                                               (4)
  #define RTL8328_SDS1_ANA_RG7X_REG_ZTEST_MASK                                                                 (0x1 << RTL8328_SDS1_ANA_RG7X_REG_ZTEST_OFFSET)
  #define RTL8328_SDS1_ANA_RG7X_REG_PADJR_OFFSET                                                               (0)
  #define RTL8328_SDS1_ANA_RG7X_REG_PADJR_MASK                                                                 (0xF << RTL8328_SDS1_ANA_RG7X_REG_PADJR_OFFSET)

#define RTL8328_SDS1_ANA_RG8X_ADDR                                                                             (0x70520)
  #define RTL8328_SDS1_ANA_RG8X_REG_DIVID_NUM_OFFSET                                                           (10)
  #define RTL8328_SDS1_ANA_RG8X_REG_DIVID_NUM_MASK                                                             (0x3F << RTL8328_SDS1_ANA_RG8X_REG_DIVID_NUM_OFFSET)
  #define RTL8328_SDS1_ANA_RG8X_REG_LOCK_UP_LIMIT_OFFSET                                                       (0)
  #define RTL8328_SDS1_ANA_RG8X_REG_LOCK_UP_LIMIT_MASK                                                         (0x3FF << RTL8328_SDS1_ANA_RG8X_REG_LOCK_UP_LIMIT_OFFSET)

#define RTL8328_SDS1_ANA_RG9X_ADDR                                                                             (0x70524)
  #define RTL8328_SDS1_ANA_RG9X_REG_CP_TIME_OFFSET                                                             (13)
  #define RTL8328_SDS1_ANA_RG9X_REG_CP_TIME_MASK                                                               (0x7 << RTL8328_SDS1_ANA_RG9X_REG_CP_TIME_OFFSET)
  #define RTL8328_SDS1_ANA_RG9X_REG_INIT_TIME_OFFSET                                                           (10)
  #define RTL8328_SDS1_ANA_RG9X_REG_INIT_TIME_MASK                                                             (0x7 << RTL8328_SDS1_ANA_RG9X_REG_INIT_TIME_OFFSET)
  #define RTL8328_SDS1_ANA_RG9X_REG_LOCK_DN_LIMIT_OFFSET                                                       (0)
  #define RTL8328_SDS1_ANA_RG9X_REG_LOCK_DN_LIMIT_MASK                                                         (0x3FF << RTL8328_SDS1_ANA_RG9X_REG_LOCK_DN_LIMIT_OFFSET)

#define RTL8328_SDS1_ANA_RG10X_ADDR                                                                            (0x70528)
  #define RTL8328_SDS1_ANA_RG10X_UNUSED_OFFSET                                                                 (15)
  #define RTL8328_SDS1_ANA_RG10X_UNUSED_MASK                                                                   (0x1 << RTL8328_SDS1_ANA_RG10X_UNUSED_OFFSET)
  #define RTL8328_SDS1_ANA_RG10X_PDOWN_TX_CLK_OFFSET                                                           (14)
  #define RTL8328_SDS1_ANA_RG10X_PDOWN_TX_CLK_MASK                                                             (0x1 << RTL8328_SDS1_ANA_RG10X_PDOWN_TX_CLK_OFFSET)
  #define RTL8328_SDS1_ANA_RG10X_V2ANALOG_OFFSET                                                               (13)
  #define RTL8328_SDS1_ANA_RG10X_V2ANALOG_MASK                                                                 (0x1 << RTL8328_SDS1_ANA_RG10X_V2ANALOG_OFFSET)
  #define RTL8328_SDS1_ANA_RG10X_REG_TX_AMP_1_OFFSET                                                           (7)
  #define RTL8328_SDS1_ANA_RG10X_REG_TX_AMP_1_MASK                                                             (0x3F << RTL8328_SDS1_ANA_RG10X_REG_TX_AMP_1_OFFSET)
  #define RTL8328_SDS1_ANA_RG10X_REG_TX_EMP_1_OFFSET                                                           (1)
  #define RTL8328_SDS1_ANA_RG10X_REG_TX_EMP_1_MASK                                                             (0x3F << RTL8328_SDS1_ANA_RG10X_REG_TX_EMP_1_OFFSET)
  #define RTL8328_SDS1_ANA_RG10X_REG_V15_1_OFFSET                                                              (0)
  #define RTL8328_SDS1_ANA_RG10X_REG_V15_1_MASK                                                                (0x1 << RTL8328_SDS1_ANA_RG10X_REG_V15_1_OFFSET)

#define RTL8328_SDS1_ANA_RG11X_ADDR                                                                            (0x7052C)
  #define RTL8328_SDS1_ANA_RG11X_UNUSED_OFFSET                                                                 (15)
  #define RTL8328_SDS1_ANA_RG11X_UNUSED_MASK                                                                   (0x1 << RTL8328_SDS1_ANA_RG11X_UNUSED_OFFSET)
  #define RTL8328_SDS1_ANA_RG11X_REG_RXVIP_OFFSET                                                              (11)
  #define RTL8328_SDS1_ANA_RG11X_REG_RXVIP_MASK                                                                (0xF << RTL8328_SDS1_ANA_RG11X_REG_RXVIP_OFFSET)
  #define RTL8328_SDS1_ANA_RG11X_REG_RXVIN_OFFSET                                                              (7)
  #define RTL8328_SDS1_ANA_RG11X_REG_RXVIN_MASK                                                                (0xF << RTL8328_SDS1_ANA_RG11X_REG_RXVIN_OFFSET)
  #define RTL8328_SDS1_ANA_RG11X_REG_RXVCM_OFFSET                                                              (3)
  #define RTL8328_SDS1_ANA_RG11X_REG_RXVCM_MASK                                                                (0xF << RTL8328_SDS1_ANA_RG11X_REG_RXVCM_OFFSET)
  #define RTL8328_SDS1_ANA_RG11X_REG_RX10K_OFFSET                                                              (2)
  #define RTL8328_SDS1_ANA_RG11X_REG_RX10K_MASK                                                                (0x1 << RTL8328_SDS1_ANA_RG11X_REG_RX10K_OFFSET)
  #define RTL8328_SDS1_ANA_RG11X_REG_RSSI_EN_OFFSET                                                            (1)
  #define RTL8328_SDS1_ANA_RG11X_REG_RSSI_EN_MASK                                                              (0x1 << RTL8328_SDS1_ANA_RG11X_REG_RSSI_EN_OFFSET)
  #define RTL8328_SDS1_ANA_RG11X_REG_OOBS_NOK_OFFSET                                                           (0)
  #define RTL8328_SDS1_ANA_RG11X_REG_OOBS_NOK_MASK                                                             (0x1 << RTL8328_SDS1_ANA_RG11X_REG_OOBS_NOK_OFFSET)

#define RTL8328_SDS1_ANA_RG12X_ADDR                                                                            (0x70530)
  #define RTL8328_SDS1_ANA_RG12X_SDS1_ANA_RG12X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG12X_SDS1_ANA_RG12X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG12X_SDS1_ANA_RG12X_OFFSET)

#define RTL8328_SDS1_ANA_RG13X_ADDR                                                                            (0x70534)
  #define RTL8328_SDS1_ANA_RG13X_SDS1_ANA_RG13X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG13X_SDS1_ANA_RG13X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG13X_SDS1_ANA_RG13X_OFFSET)

#define RTL8328_SDS1_ANA_RG14X_ADDR                                                                            (0x70538)
  #define RTL8328_SDS1_ANA_RG14X_SDS1_ANA_RG14X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG14X_SDS1_ANA_RG14X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG14X_SDS1_ANA_RG14X_OFFSET)

#define RTL8328_SDS1_ANA_RG15X_ADDR                                                                            (0x7053C)
  #define RTL8328_SDS1_ANA_RG15X_SDS1_ANA_RG15X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG15X_SDS1_ANA_RG15X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG15X_SDS1_ANA_RG15X_OFFSET)

#define RTL8328_SDS1_ANA_RG16X_ADDR                                                                            (0x70540)
  #define RTL8328_SDS1_ANA_RG16X_SDS1_ANA_RG16X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG16X_SDS1_ANA_RG16X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG16X_SDS1_ANA_RG16X_OFFSET)

#define RTL8328_SDS1_ANA_RG17X_ADDR                                                                            (0x70544)
  #define RTL8328_SDS1_ANA_RG17X_SDS1_ANA_RG17X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG17X_SDS1_ANA_RG17X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG17X_SDS1_ANA_RG17X_OFFSET)

#define RTL8328_SDS1_ANA_RG18X_ADDR                                                                            (0x70548)
  #define RTL8328_SDS1_ANA_RG18X_SDS1_ANA_RG18X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG18X_SDS1_ANA_RG18X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG18X_SDS1_ANA_RG18X_OFFSET)

#define RTL8328_SDS1_ANA_RG19X_ADDR                                                                            (0x7054C)
  #define RTL8328_SDS1_ANA_RG19X_SDS1_ANA_RG19X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG19X_SDS1_ANA_RG19X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG19X_SDS1_ANA_RG19X_OFFSET)

#define RTL8328_SDS1_ANA_RG20X_ADDR                                                                            (0x70550)
  #define RTL8328_SDS1_ANA_RG20X_SDS1_ANA_RG20X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG20X_SDS1_ANA_RG20X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG20X_SDS1_ANA_RG20X_OFFSET)

#define RTL8328_SDS1_ANA_RG21X_ADDR                                                                            (0x70554)
  #define RTL8328_SDS1_ANA_RG21X_SDS1_ANA_RG21X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG21X_SDS1_ANA_RG21X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG21X_SDS1_ANA_RG21X_OFFSET)

#define RTL8328_SDS1_ANA_RG22X_ADDR                                                                            (0x70558)
  #define RTL8328_SDS1_ANA_RG22X_SDS1_ANA_RG22X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG22X_SDS1_ANA_RG22X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG22X_SDS1_ANA_RG22X_OFFSET)

#define RTL8328_SDS1_ANA_RG23X_ADDR                                                                            (0x7055C)
  #define RTL8328_SDS1_ANA_RG23X_SDS1_ANA_RG23X_OFFSET                                                         (0)
  #define RTL8328_SDS1_ANA_RG23X_SDS1_ANA_RG23X_MASK                                                           (0xFFFF << RTL8328_SDS1_ANA_RG23X_SDS1_ANA_RG23X_OFFSET)

#define RTL8328_SDS1_COUNTER_STATUS0_ADDR                                                                      (0x70560)
  #define RTL8328_SDS1_COUNTER_STATUS0_UNUSED_OFFSET                                                           (3)
  #define RTL8328_SDS1_COUNTER_STATUS0_UNUSED_MASK                                                             (0x1FFF << RTL8328_SDS1_COUNTER_STATUS0_UNUSED_OFFSET)
  #define RTL8328_SDS1_COUNTER_STATUS0_S1_SYMBERR_CNT_SEL_OFFSET                                               (0)
  #define RTL8328_SDS1_COUNTER_STATUS0_S1_SYMBERR_CNT_SEL_MASK                                                 (0x7 << RTL8328_SDS1_COUNTER_STATUS0_S1_SYMBERR_CNT_SEL_OFFSET)

#define RTL8328_SDS1_COUNTER_STATUS1_ADDR                                                                      (0x70564)
  #define RTL8328_SDS1_COUNTER_STATUS1_S1_MUX_SYMBOLERR_CNT_OFFSET                                             (8)
  #define RTL8328_SDS1_COUNTER_STATUS1_S1_MUX_SYMBOLERR_CNT_MASK                                               (0xFF << RTL8328_SDS1_COUNTER_STATUS1_S1_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8328_SDS1_COUNTER_STATUS1_S1_ALL_SYMBOLERR_CNT_OFFSET                                             (0)
  #define RTL8328_SDS1_COUNTER_STATUS1_S1_ALL_SYMBOLERR_CNT_MASK                                               (0xFF << RTL8328_SDS1_COUNTER_STATUS1_S1_ALL_SYMBOLERR_CNT_OFFSET)

#define RTL8328_SDS1_COUNTER_STATUS2_ADDR                                                                      (0x70568)
  #define RTL8328_SDS1_COUNTER_STATUS2_S1_P3_LINKDOWN_CNT_OFFSET                                               (12)
  #define RTL8328_SDS1_COUNTER_STATUS2_S1_P3_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS1_COUNTER_STATUS2_S1_P3_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS1_COUNTER_STATUS2_S1_P2_LINKDOWN_CNT_OFFSET                                               (8)
  #define RTL8328_SDS1_COUNTER_STATUS2_S1_P2_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS1_COUNTER_STATUS2_S1_P2_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS1_COUNTER_STATUS2_S1_P1_LINKDOWN_CNT_OFFSET                                               (4)
  #define RTL8328_SDS1_COUNTER_STATUS2_S1_P1_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS1_COUNTER_STATUS2_S1_P1_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS1_COUNTER_STATUS2_S1_P0_LINKDOWN_CNT_OFFSET                                               (0)
  #define RTL8328_SDS1_COUNTER_STATUS2_S1_P0_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS1_COUNTER_STATUS2_S1_P0_LINKDOWN_CNT_OFFSET)

#define RTL8328_SDS1_EXT_DEBUG_OUTPUT0_FOR_ECO_ADDR                                                            (0x7056C)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT0_FOR_ECO_S1_TX_FIFO_FULL_OFFSET                                        (1)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT0_FOR_ECO_S1_TX_FIFO_FULL_MASK                                          (0x1 << RTL8328_SDS1_EXT_DEBUG_OUTPUT0_FOR_ECO_S1_TX_FIFO_FULL_OFFSET)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT0_FOR_ECO_S1_RX_FIFO_FULL_OFFSET                                        (0)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT0_FOR_ECO_S1_RX_FIFO_FULL_MASK                                          (0x1 << RTL8328_SDS1_EXT_DEBUG_OUTPUT0_FOR_ECO_S1_RX_FIFO_FULL_OFFSET)

#define RTL8328_SDS1_EXT_DEBUG_OUTPUT1__FOR_ECO_ADDR                                                           (0x70570)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT1__FOR_ECO_SDS1_EXT_DEBUG_OUTPUT_1_FOR_ECO_OFFSET                       (0)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT1__FOR_ECO_SDS1_EXT_DEBUG_OUTPUT_1_FOR_ECO_MASK                         (0xFFFF << RTL8328_SDS1_EXT_DEBUG_OUTPUT1__FOR_ECO_SDS1_EXT_DEBUG_OUTPUT_1_FOR_ECO_OFFSET)

#define RTL8328_SDS1_EXT_DEBUG_OUTPUT2_FOR_ECO_ADDR                                                            (0x70574)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT2_FOR_ECO_S1_SIGNAL_DETECT_OFFSET                                       (8)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT2_FOR_ECO_S1_SIGNAL_DETECT_MASK                                         (0x1 << RTL8328_SDS1_EXT_DEBUG_OUTPUT2_FOR_ECO_S1_SIGNAL_DETECT_OFFSET)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT2_FOR_ECO_S1_LINK_3_0_OFFSET                                            (4)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT2_FOR_ECO_S1_LINK_3_0_MASK                                              (0xF << RTL8328_SDS1_EXT_DEBUG_OUTPUT2_FOR_ECO_S1_LINK_3_0_OFFSET)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT2_FOR_ECO_S1_SYNC_3_0_OFFSET                                            (0)
  #define RTL8328_SDS1_EXT_DEBUG_OUTPUT2_FOR_ECO_S1_SYNC_3_0_MASK                                              (0xF << RTL8328_SDS1_EXT_DEBUG_OUTPUT2_FOR_ECO_S1_SYNC_3_0_OFFSET)

#define RTL8328_SDS1_SIGNAL_SYNC_LINK_STAUTS_ADDR                                                              (0x70578)
  #define RTL8328_SDS1_SIGNAL_SYNC_LINK_STAUTS_S1_SIGNAL_DETECT_LAT_OFFSET                                     (8)
  #define RTL8328_SDS1_SIGNAL_SYNC_LINK_STAUTS_S1_SIGNAL_DETECT_LAT_MASK                                       (0x1 << RTL8328_SDS1_SIGNAL_SYNC_LINK_STAUTS_S1_SIGNAL_DETECT_LAT_OFFSET)
  #define RTL8328_SDS1_SIGNAL_SYNC_LINK_STAUTS_S1_LINK_3_0_LAT_OFFSET                                          (4)
  #define RTL8328_SDS1_SIGNAL_SYNC_LINK_STAUTS_S1_LINK_3_0_LAT_MASK                                            (0xF << RTL8328_SDS1_SIGNAL_SYNC_LINK_STAUTS_S1_LINK_3_0_LAT_OFFSET)
  #define RTL8328_SDS1_SIGNAL_SYNC_LINK_STAUTS_S1_SYNC_3_0_LAT_OFFSET                                          (0)
  #define RTL8328_SDS1_SIGNAL_SYNC_LINK_STAUTS_S1_SYNC_3_0_LAT_MASK                                            (0xF << RTL8328_SDS1_SIGNAL_SYNC_LINK_STAUTS_S1_SYNC_3_0_LAT_OFFSET)

#define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_ADDR                                                               (0x70800)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_DIS_RENWAY_OFFSET                                             (15)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_DIS_RENWAY_MASK                                               (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_DIS_RENWAY_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_BYP_8B10B_OFFSET                                              (14)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_BYP_8B10B_MASK                                                (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_BYP_8B10B_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_CDET_OFFSET                                                   (12)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_CDET_MASK                                                     (0x3 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_CDET_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_DIS_TMR_CMA_OFFSET                                            (11)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_DIS_TMR_CMA_MASK                                              (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_DIS_TMR_CMA_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_DIS_APX_OFFSET                                                (10)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_DIS_APX_MASK                                                  (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_DIS_APX_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_INV_HSI_OFFSET                                                (9)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_INV_HSI_MASK                                                  (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_INV_HSI_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_INV_HSO_OFFSET                                                (8)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_INV_HSO_MASK                                                  (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_INV_HSO_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_UNUSED_OFFSET                                                    (6)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_UNUSED_MASK                                                      (0x3 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_UNUSED_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_CODEC_LPK_OFFSET                                              (5)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_CODEC_LPK_MASK                                                (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_CODEC_LPK_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_AFE_LPK_OFFSET                                                (4)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_AFE_LPK_MASK                                                  (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_AFE_LPK_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_REMOTE_LPK_OFFSET                                             (3)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_REMOTE_LPK_MASK                                               (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_REMOTE_LPK_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_SDS_TX_DOWN_OFFSET                                            (2)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_SDS_TX_DOWN_MASK                                              (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_SDS_TX_DOWN_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_SDS_EN_RX_OFFSET                                              (1)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_SDS_EN_RX_MASK                                                (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_SDS_EN_RX_OFFSET)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_SDS_EN_TX_OFFSET                                              (0)
  #define RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_SDS_EN_TX_MASK                                                (0x1 << RTL8328_SDS2_EN_TX_RX_LOOPBACK_MODE_S2_SDS_EN_TX_OFFSET)

#define RTL8328_SDS2_FORCE_TX_RX_ADDR                                                                          (0x70804)
  #define RTL8328_SDS2_FORCE_TX_RX_SDS2_FRC_RX_OFFSET                                                          (8)
  #define RTL8328_SDS2_FORCE_TX_RX_SDS2_FRC_RX_MASK                                                            (0xFF << RTL8328_SDS2_FORCE_TX_RX_SDS2_FRC_RX_OFFSET)
  #define RTL8328_SDS2_FORCE_TX_RX_SDS2_FRC_TX_OFFSET                                                          (0)
  #define RTL8328_SDS2_FORCE_TX_RX_SDS2_FRC_TX_MASK                                                            (0xFF << RTL8328_SDS2_FORCE_TX_RX_SDS2_FRC_TX_OFFSET)

#define RTL8328_SDS2_PCS_CONTROL0_ADDR                                                                         (0x70808)
  #define RTL8328_SDS2_PCS_CONTROL0_S2_FRC_PREAMBLE_OFFSET                                                     (14)
  #define RTL8328_SDS2_PCS_CONTROL0_S2_FRC_PREAMBLE_MASK                                                       (0x3 << RTL8328_SDS2_PCS_CONTROL0_S2_FRC_PREAMBLE_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL0_S2_FRC_IPG_OFFSET                                                          (12)
  #define RTL8328_SDS2_PCS_CONTROL0_S2_FRC_IPG_MASK                                                            (0x3 << RTL8328_SDS2_PCS_CONTROL0_S2_FRC_IPG_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL0_S2_FRC_CGGOOD_OFFSET                                                       (10)
  #define RTL8328_SDS2_PCS_CONTROL0_S2_FRC_CGGOOD_MASK                                                         (0x3 << RTL8328_SDS2_PCS_CONTROL0_S2_FRC_CGGOOD_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL0_SDS2_FRC_AN_OFFSET                                                         (8)
  #define RTL8328_SDS2_PCS_CONTROL0_SDS2_FRC_AN_MASK                                                           (0x3 << RTL8328_SDS2_PCS_CONTROL0_SDS2_FRC_AN_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL0_SDS2_RESTART_AN_OFFSET                                                     (0)
  #define RTL8328_SDS2_PCS_CONTROL0_SDS2_RESTART_AN_MASK                                                       (0xFF << RTL8328_SDS2_PCS_CONTROL0_SDS2_RESTART_AN_OFFSET)

#define RTL8328_SDS2_PCS_CONTROL1_ADDR                                                                         (0x7080C)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_WR_SOFT_RSTB_OFFSET                                                     (15)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_WR_SOFT_RSTB_MASK                                                       (0x1 << RTL8328_SDS2_PCS_CONTROL1_S2_WR_SOFT_RSTB_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_USE_25M_CLK_OFFSET                                                      (14)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_USE_25M_CLK_MASK                                                        (0x1 << RTL8328_SDS2_PCS_CONTROL1_S2_USE_25M_CLK_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_MARK_CARR_EXT_OFFSET                                                    (13)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_MARK_CARR_EXT_MASK                                                      (0x1 << RTL8328_SDS2_PCS_CONTROL1_S2_MARK_CARR_EXT_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_SEL_DEG_OFFSET                                                          (12)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_SEL_DEG_MASK                                                            (0x1 << RTL8328_SDS2_PCS_CONTROL1_S2_SEL_DEG_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_CALIB_OK_CNT_OFFSET                                                     (8)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_CALIB_OK_CNT_MASK                                                       (0xF << RTL8328_SDS2_PCS_CONTROL1_S2_CALIB_OK_CNT_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_EXT_PWR_CTRL_OFFSET                                                     (7)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_EXT_PWR_CTRL_MASK                                                       (0x1 << RTL8328_SDS2_PCS_CONTROL1_S2_EXT_PWR_CTRL_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_SOFT_RST_OFFSET                                                         (6)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_SOFT_RST_MASK                                                           (0x1 << RTL8328_SDS2_PCS_CONTROL1_S2_SOFT_RST_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_CLR_SOFT_RSTB_OFFSET                                                    (5)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_CLR_SOFT_RSTB_MASK                                                      (0x1 << RTL8328_SDS2_PCS_CONTROL1_S2_CLR_SOFT_RSTB_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_CMA_RQ_OFFSET                                                           (0)
  #define RTL8328_SDS2_PCS_CONTROL1_S2_CMA_RQ_MASK                                                             (0x1F << RTL8328_SDS2_PCS_CONTROL1_S2_CMA_RQ_OFFSET)

#define RTL8328_SDS2_PCS_CONTROL2_ADDR                                                                         (0x70810)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_SDS_MODE_OFFSET                                                         (12)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_SDS_MODE_MASK                                                           (0xF << RTL8328_SDS2_PCS_CONTROL2_S2_SDS_MODE_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_UPD_RXD_OFFSET                                                          (8)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_UPD_RXD_MASK                                                            (0xF << RTL8328_SDS2_PCS_CONTROL2_S2_UPD_RXD_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_UPD_TXD_OFFSET                                                          (4)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_UPD_TXD_MASK                                                            (0xF << RTL8328_SDS2_PCS_CONTROL2_S2_UPD_TXD_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_UPD_RXD_DYN_OFFSET                                                      (3)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_UPD_RXD_DYN_MASK                                                        (0x1 << RTL8328_SDS2_PCS_CONTROL2_S2_UPD_RXD_DYN_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_DISAN_LINK_FIB1G_OFFSET                                                 (2)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_DISAN_LINK_FIB1G_MASK                                                   (0x1 << RTL8328_SDS2_PCS_CONTROL2_S2_DISAN_LINK_FIB1G_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_DISAN_LINK_SGM_OFFSET                                                   (1)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_DISAN_LINK_SGM_MASK                                                     (0x1 << RTL8328_SDS2_PCS_CONTROL2_S2_DISAN_LINK_SGM_OFFSET)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_SGM_CK_SEL_OFFSET                                                       (0)
  #define RTL8328_SDS2_PCS_CONTROL2_S2_SGM_CK_SEL_MASK                                                         (0x1 << RTL8328_SDS2_PCS_CONTROL2_S2_SGM_CK_SEL_OFFSET)

#define RTL8328_SDS2_INBAND_ACCESS_CONTROL_ADDR                                                                (0x70814)
  #define RTL8328_SDS2_INBAND_ACCESS_CONTROL_UNUSED_OFFSET                                                     (10)
  #define RTL8328_SDS2_INBAND_ACCESS_CONTROL_UNUSED_MASK                                                       (0x3F << RTL8328_SDS2_INBAND_ACCESS_CONTROL_UNUSED_OFFSET)
  #define RTL8328_SDS2_INBAND_ACCESS_CONTROL_S2_CFG_RE_SYNC_STYLE_OFFSET                                       (9)
  #define RTL8328_SDS2_INBAND_ACCESS_CONTROL_S2_CFG_RE_SYNC_STYLE_MASK                                         (0x1 << RTL8328_SDS2_INBAND_ACCESS_CONTROL_S2_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8328_SDS2_INBAND_ACCESS_CONTROL_S2_PCSREQ_POS_OFFSET                                              (8)
  #define RTL8328_SDS2_INBAND_ACCESS_CONTROL_S2_PCSREQ_POS_MASK                                                (0x1 << RTL8328_SDS2_INBAND_ACCESS_CONTROL_S2_PCSREQ_POS_OFFSET)
  #define RTL8328_SDS2_INBAND_ACCESS_CONTROL_S2_INBAND_EN_OFFSET                                               (0)
  #define RTL8328_SDS2_INBAND_ACCESS_CONTROL_S2_INBAND_EN_MASK                                                 (0xFF << RTL8328_SDS2_INBAND_ACCESS_CONTROL_S2_INBAND_EN_OFFSET)

#define RTL8328_SDS2_SCRAMBLER_CONTROL0_ADDR                                                                   (0x70818)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL0_S2_RX_BYPSCR_OFFSET                                                  (8)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL0_S2_RX_BYPSCR_MASK                                                    (0xFF << RTL8328_SDS2_SCRAMBLER_CONTROL0_S2_RX_BYPSCR_OFFSET)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL0_S2_TX_BYPSCR_OFFSET                                                  (0)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL0_S2_TX_BYPSCR_MASK                                                    (0xFF << RTL8328_SDS2_SCRAMBLER_CONTROL0_S2_TX_BYPSCR_OFFSET)

#define RTL8328_SDS2_SCRAMBLER_CONTROL1_ADDR                                                                   (0x7081C)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_UNUSED_OFFSET                                                        (14)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_UNUSED_MASK                                                          (0x3 << RTL8328_SDS2_SCRAMBLER_CONTROL1_UNUSED_OFFSET)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_SEL_TMR_LIM_OFFSET                                                (12)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_SEL_TMR_LIM_MASK                                                  (0x3 << RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_SEL_TMR_LIM_OFFSET)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_RDS_CMA_DET_OFFSET                                                (11)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_RDS_CMA_DET_MASK                                                  (0x1 << RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_RDS_CMA_DET_OFFSET)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_LPI_CMD_MII_OFFSET                                                (10)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_LPI_CMD_MII_MASK                                                  (0x1 << RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_LPI_CMD_MII_OFFSET)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_MARK_RXSCR_ERR_OFFSET                                             (9)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_MARK_RXSCR_ERR_MASK                                               (0x1 << RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_MARK_RXSCR_ERR_OFFSET)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_MARK_TXSCR_ERR_OFFSET                                             (8)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_MARK_TXSCR_ERR_MASK                                               (0x1 << RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_MARK_TXSCR_ERR_OFFSET)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_BYP_START_OFFSET                                                  (4)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_BYP_START_MASK                                                    (0xF << RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_BYP_START_OFFSET)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_BYP_END_OFFSET                                                    (0)
  #define RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_BYP_END_MASK                                                      (0xF << RTL8328_SDS2_SCRAMBLER_CONTROL1_S2_BYP_END_OFFSET)

#define RTL8328_SDS2_EEE_CONTROL0_ADDR                                                                         (0x70820)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_EEE_PWRSAV_EN_OFFSET                                                    (15)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_EEE_PWRSAV_EN_MASK                                                      (0x1 << RTL8328_SDS2_EEE_CONTROL0_S2_EEE_PWRSAV_EN_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_EEE_SDS_AN_OFFSET                                                       (14)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_EEE_SDS_AN_MASK                                                         (0x1 << RTL8328_SDS2_EEE_CONTROL0_S2_EEE_SDS_AN_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C3_TIMER_OFFSET                                                         (11)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C3_TIMER_MASK                                                           (0x7 << RTL8328_SDS2_EEE_CONTROL0_S2_C3_TIMER_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C2_TIMER_OFFSET                                                         (8)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C2_TIMER_MASK                                                           (0x7 << RTL8328_SDS2_EEE_CONTROL0_S2_C2_TIMER_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C1_TIMER_OFFSET                                                         (5)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C1_TIMER_MASK                                                           (0x7 << RTL8328_SDS2_EEE_CONTROL0_S2_C1_TIMER_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C0_TIMER_OFFSET                                                         (2)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C0_TIMER_MASK                                                           (0x7 << RTL8328_SDS2_EEE_CONTROL0_S2_C0_TIMER_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C2_PWRSAV_EN_OFFSET                                                     (1)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C2_PWRSAV_EN_MASK                                                       (0x1 << RTL8328_SDS2_EEE_CONTROL0_S2_C2_PWRSAV_EN_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C1_PWRSAV_EN_OFFSET                                                     (0)
  #define RTL8328_SDS2_EEE_CONTROL0_S2_C1_PWRSAV_EN_MASK                                                       (0x1 << RTL8328_SDS2_EEE_CONTROL0_S2_C1_PWRSAV_EN_OFFSET)

#define RTL8328_SDS2_EEE_CONTROL1_ADDR                                                                         (0x70824)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C3_OFFSET                                                   (15)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C3_MASK                                                     (0x1 << RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C3_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C2_OFFSET                                                   (14)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C2_MASK                                                     (0x1 << RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C2_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C1_OFFSET                                                   (13)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C1_MASK                                                     (0x1 << RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C1_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C0_OFFSET                                                   (12)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C0_MASK                                                     (0x1 << RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_C0_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_5_OFFSET                                                    (10)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_5_MASK                                                      (0x3 << RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_5_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_4_OFFSET                                                    (8)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_4_MASK                                                      (0x3 << RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_4_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_3_OFFSET                                                    (6)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_3_MASK                                                      (0x3 << RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_3_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_2_OFFSET                                                    (4)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_2_MASK                                                      (0x3 << RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_2_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_1_OFFSET                                                    (2)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_1_MASK                                                      (0x3 << RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_1_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_0_OFFSET                                                    (0)
  #define RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_0_MASK                                                      (0x3 << RTL8328_SDS2_EEE_CONTROL1_S2_EEE_PROGRAM_0_OFFSET)

#define RTL8328_SDS2_EEE_CONTROL2_ADDR                                                                         (0x70828)
  #define RTL8328_SDS2_EEE_CONTROL2_UNUSED_OFFSET                                                              (6)
  #define RTL8328_SDS2_EEE_CONTROL2_UNUSED_MASK                                                                (0x3FF << RTL8328_SDS2_EEE_CONTROL2_UNUSED_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL2_S2_FAST_TIMER_OFFSET                                                       (4)
  #define RTL8328_SDS2_EEE_CONTROL2_S2_FAST_TIMER_MASK                                                         (0x3 << RTL8328_SDS2_EEE_CONTROL2_S2_FAST_TIMER_OFFSET)
  #define RTL8328_SDS2_EEE_CONTROL2_S2_EEE_LINK_FASTER_OFFSET                                                  (0)
  #define RTL8328_SDS2_EEE_CONTROL2_S2_EEE_LINK_FASTER_MASK                                                    (0xF << RTL8328_SDS2_EEE_CONTROL2_S2_EEE_LINK_FASTER_OFFSET)

#define RTL8328_SDS2_EEE_DEBUG_COUNTER_ADDR                                                                    (0x7082C)
  #define RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C2_C0_CNT_OFFSET                                               (12)
  #define RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C2_C0_CNT_MASK                                                 (0xF << RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C2_C0_CNT_OFFSET)
  #define RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C0_C2_CNT_OFFSET                                               (8)
  #define RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C0_C2_CNT_MASK                                                 (0xF << RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C0_C2_CNT_OFFSET)
  #define RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C1_C0_CNT_OFFSET                                               (4)
  #define RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C1_C0_CNT_MASK                                                 (0xF << RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C1_C0_CNT_OFFSET)
  #define RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C0_C1_CNT_OFFSET                                               (0)
  #define RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C0_C1_CNT_MASK                                                 (0xF << RTL8328_SDS2_EEE_DEBUG_COUNTER_S2_DBG_C0_C1_CNT_OFFSET)

#define RTL8328_SDS2_AUTO_DET_CONTROL0_ADDR                                                                    (0x70830)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_UNUSED_OFFSET                                                         (8)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_UNUSED_MASK                                                           (0xFF << RTL8328_SDS2_AUTO_DET_CONTROL0_UNUSED_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_S2_ABILITY_OFFSET                                                     (4)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_S2_ABILITY_MASK                                                       (0xF << RTL8328_SDS2_AUTO_DET_CONTROL0_S2_ABILITY_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_S2_RDM_ALGOR_OFFSET                                                   (3)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_S2_RDM_ALGOR_MASK                                                     (0x1 << RTL8328_SDS2_AUTO_DET_CONTROL0_S2_RDM_ALGOR_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_S2_SD_DET_ALGOR_OFFSET                                                (2)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_S2_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8328_SDS2_AUTO_DET_CONTROL0_S2_SD_DET_ALGOR_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_S2_AUTO_DET_ALGOR_OFFSET                                              (1)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_S2_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8328_SDS2_AUTO_DET_CONTROL0_S2_AUTO_DET_ALGOR_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_S2_SEND_NP_ON_OFFSET                                                  (0)
  #define RTL8328_SDS2_AUTO_DET_CONTROL0_S2_SEND_NP_ON_MASK                                                    (0x1 << RTL8328_SDS2_AUTO_DET_CONTROL0_S2_SEND_NP_ON_OFFSET)

#define RTL8328_SDS2_AUTO_DET_CONTROL1_ADDR                                                                    (0x70834)
  #define RTL8328_SDS2_AUTO_DET_CONTROL1_S2_SDS_LK_TIME_OFFSET                                                 (8)
  #define RTL8328_SDS2_AUTO_DET_CONTROL1_S2_SDS_LK_TIME_MASK                                                   (0xFF << RTL8328_SDS2_AUTO_DET_CONTROL1_S2_SDS_LK_TIME_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL1_S2_APXT_TIME_OFFSET                                                   (0)
  #define RTL8328_SDS2_AUTO_DET_CONTROL1_S2_APXT_TIME_MASK                                                     (0xFF << RTL8328_SDS2_AUTO_DET_CONTROL1_S2_APXT_TIME_OFFSET)

#define RTL8328_SDS2_AUTO_DET_CONTROL2_ADDR                                                                    (0x70838)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_SPDUP_OFFSET                                                       (15)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_SPDUP_MASK                                                         (0x1 << RTL8328_SDS2_AUTO_DET_CONTROL2_S2_SPDUP_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_UNUSED_OFFSET                                                         (9)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_UNUSED_MASK                                                           (0x3F << RTL8328_SDS2_AUTO_DET_CONTROL2_UNUSED_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_FRC_LD_VALUE_OFFSET                                                (8)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_FRC_LD_VALUE_MASK                                                  (0x1 << RTL8328_SDS2_AUTO_DET_CONTROL2_S2_FRC_LD_VALUE_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_FRC_LD_OFFSET                                                      (7)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_FRC_LD_MASK                                                        (0x1 << RTL8328_SDS2_AUTO_DET_CONTROL2_S2_FRC_LD_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_SGMI_CK1MS_EN_OFFSET                                               (6)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_SGMI_CK1MS_EN_MASK                                                 (0x1 << RTL8328_SDS2_AUTO_DET_CONTROL2_S2_SGMI_CK1MS_EN_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_LINK_TMR_SGMI_SEL_OFFSET                                           (3)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_LINK_TMR_SGMI_SEL_MASK                                             (0x7 << RTL8328_SDS2_AUTO_DET_CONTROL2_S2_LINK_TMR_SGMI_SEL_OFFSET)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_LINK_TMR_NORM_SEL_OFFSET                                           (0)
  #define RTL8328_SDS2_AUTO_DET_CONTROL2_S2_LINK_TMR_NORM_SEL_MASK                                             (0x7 << RTL8328_SDS2_AUTO_DET_CONTROL2_S2_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8328_SDS2_MASTER_INBAND0_ADDR                                                                       (0x7083C)
  #define RTL8328_SDS2_MASTER_INBAND0_S2_WRBUS_RDBUS_OFFSET                                                    (0)
  #define RTL8328_SDS2_MASTER_INBAND0_S2_WRBUS_RDBUS_MASK                                                      (0xFFFF << RTL8328_SDS2_MASTER_INBAND0_S2_WRBUS_RDBUS_OFFSET)

#define RTL8328_SDS2_MASTER_INBAND1_ADDR                                                                       (0x70840)
  #define RTL8328_SDS2_MASTER_INBAND1_S2_MASTER_INB_CH_1_0_OFFSET                                              (14)
  #define RTL8328_SDS2_MASTER_INBAND1_S2_MASTER_INB_CH_1_0_MASK                                                (0x3 << RTL8328_SDS2_MASTER_INBAND1_S2_MASTER_INB_CH_1_0_OFFSET)
  #define RTL8328_SDS2_MASTER_INBAND1_S2_MASTER_INB_CMD_OFFSET                                                 (0)
  #define RTL8328_SDS2_MASTER_INBAND1_S2_MASTER_INB_CMD_MASK                                                   (0x3FFF << RTL8328_SDS2_MASTER_INBAND1_S2_MASTER_INB_CMD_OFFSET)

#define RTL8328_SDS2_MASTER_INBAND2_ADDR                                                                       (0x70844)
  #define RTL8328_SDS2_MASTER_INBAND2_S2_RDVLD_OFFSET                                                          (15)
  #define RTL8328_SDS2_MASTER_INBAND2_S2_RDVLD_MASK                                                            (0x1 << RTL8328_SDS2_MASTER_INBAND2_S2_RDVLD_OFFSET)
  #define RTL8328_SDS2_MASTER_INBAND2_UNUSED_OFFSET                                                            (2)
  #define RTL8328_SDS2_MASTER_INBAND2_UNUSED_MASK                                                              (0x1FFF << RTL8328_SDS2_MASTER_INBAND2_UNUSED_OFFSET)
  #define RTL8328_SDS2_MASTER_INBAND2_S2_MASTER_INB_CH_2_OFFSET                                                (1)
  #define RTL8328_SDS2_MASTER_INBAND2_S2_MASTER_INB_CH_2_MASK                                                  (0x1 << RTL8328_SDS2_MASTER_INBAND2_S2_MASTER_INB_CH_2_OFFSET)
  #define RTL8328_SDS2_MASTER_INBAND2_S2_MASTER_INB_CTL_OFFSET                                                 (0)
  #define RTL8328_SDS2_MASTER_INBAND2_S2_MASTER_INB_CTL_MASK                                                   (0x1 << RTL8328_SDS2_MASTER_INBAND2_S2_MASTER_INB_CTL_OFFSET)

#define RTL8328_SDS2_RSGP_TXCFG_PHY0_ADDR                                                                      (0x70848)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_3_OFFSET                                              (12)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_3_MASK                                                (0xF << RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_3_OFFSET)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_2_OFFSET                                              (8)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_2_MASK                                                (0xF << RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_2_OFFSET)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_1_OFFSET                                              (4)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_1_MASK                                                (0xF << RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_1_OFFSET)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_0_OFFSET                                              (0)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_0_MASK                                                (0xF << RTL8328_SDS2_RSGP_TXCFG_PHY0_S2_RSGP_TXCFG_PHY_0_OFFSET)

#define RTL8328_SDS2_RSGP_TXCFG_PHY1_ADDR                                                                      (0x7084C)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_7_OFFSET                                              (12)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_7_MASK                                                (0xF << RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_7_OFFSET)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_6_OFFSET                                              (8)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_6_MASK                                                (0xF << RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_6_OFFSET)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_5_OFFSET                                              (4)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_5_MASK                                                (0xF << RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_5_OFFSET)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_4_OFFSET                                              (0)
  #define RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_4_MASK                                                (0xF << RTL8328_SDS2_RSGP_TXCFG_PHY1_S2_RSGP_TXCFG_PHY_4_OFFSET)

#define RTL8328_SDS2_RSGP_TXCFG_MAC_ADDR                                                                       (0x70850)
  #define RTL8328_SDS2_RSGP_TXCFG_MAC_S2_RSGP_TXCFG_MAC_OFFSET                                                 (0)
  #define RTL8328_SDS2_RSGP_TXCFG_MAC_S2_RSGP_TXCFG_MAC_MASK                                                   (0xFFFF << RTL8328_SDS2_RSGP_TXCFG_MAC_S2_RSGP_TXCFG_MAC_OFFSET)

#define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_ADDR                                                                (0x70868)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_UNUSED_OFFSET                                                     (7)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_UNUSED_MASK                                                       (0x1FF << RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_UNUSED_OFFSET)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_RS8MII_OFFSET                                               (6)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_RS8MII_MASK                                                 (0x1 << RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_RS8MII_OFFSET)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_FIB100_OFFSET                                               (5)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_FIB100_MASK                                                 (0x1 << RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_FIB100_OFFSET)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_FIB1G_OFFSET                                                (4)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_FIB1G_MASK                                                  (0x1 << RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_FIB1G_OFFSET)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_FIB2G_OFFSET                                                (3)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_FIB2G_MASK                                                  (0x1 << RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_FIB2G_OFFSET)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_SGMII_OFFSET                                                (2)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_SGMII_MASK                                                  (0x1 << RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_SGMII_OFFSET)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_RSGMII_OFFSET                                               (1)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_RSGMII_MASK                                                 (0x1 << RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_RSGMII_OFFSET)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_RSGMIIP_OFFSET                                              (0)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_RSGMIIP_MASK                                                (0x1 << RTL8328_SDS2_DEBUG_OUTPUT0_FOR_ECO_S2_MD_RSGMIIP_OFFSET)

#define RTL8328_SDS2_DEBUG_OUTPUT1_FOR_ECO_ADDR                                                                (0x7086C)
  #define RTL8328_SDS2_DEBUG_OUTPUT1_FOR_ECO_SDS2_DEBUG_OUTPUT1_FOR_ECO_OFFSET                                 (0)
  #define RTL8328_SDS2_DEBUG_OUTPUT1_FOR_ECO_SDS2_DEBUG_OUTPUT1_FOR_ECO_MASK                                   (0xFFFF << RTL8328_SDS2_DEBUG_OUTPUT1_FOR_ECO_SDS2_DEBUG_OUTPUT1_FOR_ECO_OFFSET)

#define RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_ADDR                                                          (0x70870)
  #define RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_UNUSED_OFFSET                                               (10)
  #define RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_UNUSED_MASK                                                 (0x3F << RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_UNUSED_OFFSET)
  #define RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_S2_SDS_DBG_16B_EXCHG_OFFSET                                 (9)
  #define RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_S2_SDS_DBG_16B_EXCHG_MASK                                   (0x1 << RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_S2_SDS_DBG_16B_EXCHG_OFFSET)
  #define RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_S2_SDS_DBG_EN_OFFSET                                        (8)
  #define RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_S2_SDS_DBG_EN_MASK                                          (0x1 << RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_S2_SDS_DBG_EN_OFFSET)
  #define RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_S2_SDS_DBG_SEL_OFFSET                                       (0)
  #define RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_S2_SDS_DBG_SEL_MASK                                         (0xFF << RTL8328_SDS2_DEBUG_SELECT_SIGNAL_RELATED_S2_SDS_DBG_SEL_OFFSET)

#define RTL8328_SDS2_DEBUG_OUTPUT0_ADDR                                                                        (0x70874)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_S2_SDS_DBG_OUT_0_OFFSET                                                   (0)
  #define RTL8328_SDS2_DEBUG_OUTPUT0_S2_SDS_DBG_OUT_0_MASK                                                     (0xFFFF << RTL8328_SDS2_DEBUG_OUTPUT0_S2_SDS_DBG_OUT_0_OFFSET)

#define RTL8328_SDS2_DEBUG_OUTPUT1_ADDR                                                                        (0x70878)
  #define RTL8328_SDS2_DEBUG_OUTPUT1_S2_SDS_DBG_OUT_1_OFFSET                                                   (0)
  #define RTL8328_SDS2_DEBUG_OUTPUT1_S2_SDS_DBG_OUT_1_MASK                                                     (0xFFFF << RTL8328_SDS2_DEBUG_OUTPUT1_S2_SDS_DBG_OUT_1_OFFSET)

#define RTL8328_SDS2_ANA_RG0X_ADDR                                                                             (0x70880)
  #define RTL8328_SDS2_ANA_RG0X_S2_EN_25M_OFFSET                                                               (15)
  #define RTL8328_SDS2_ANA_RG0X_S2_EN_25M_MASK                                                                 (0x1 << RTL8328_SDS2_ANA_RG0X_S2_EN_25M_OFFSET)
  #define RTL8328_SDS2_ANA_RG0X_UNUSED1_OFFSET                                                                 (10)
  #define RTL8328_SDS2_ANA_RG0X_UNUSED1_MASK                                                                   (0x1F << RTL8328_SDS2_ANA_RG0X_UNUSED1_OFFSET)
  #define RTL8328_SDS2_ANA_RG0X_REG_E5_1V_OFFSET                                                               (9)
  #define RTL8328_SDS2_ANA_RG0X_REG_E5_1V_MASK                                                                 (0x1 << RTL8328_SDS2_ANA_RG0X_REG_E5_1V_OFFSET)
  #define RTL8328_SDS2_ANA_RG0X_REG_E4_1V_OFFSET                                                               (8)
  #define RTL8328_SDS2_ANA_RG0X_REG_E4_1V_MASK                                                                 (0x1 << RTL8328_SDS2_ANA_RG0X_REG_E4_1V_OFFSET)
  #define RTL8328_SDS2_ANA_RG0X_REG_E3_1V_OFFSET                                                               (7)
  #define RTL8328_SDS2_ANA_RG0X_REG_E3_1V_MASK                                                                 (0x1 << RTL8328_SDS2_ANA_RG0X_REG_E3_1V_OFFSET)
  #define RTL8328_SDS2_ANA_RG0X_REG_E2_1V_OFFSET                                                               (6)
  #define RTL8328_SDS2_ANA_RG0X_REG_E2_1V_MASK                                                                 (0x1 << RTL8328_SDS2_ANA_RG0X_REG_E2_1V_OFFSET)
  #define RTL8328_SDS2_ANA_RG0X_UNUSED2_OFFSET                                                                 (4)
  #define RTL8328_SDS2_ANA_RG0X_UNUSED2_MASK                                                                   (0x3 << RTL8328_SDS2_ANA_RG0X_UNUSED2_OFFSET)
  #define RTL8328_SDS2_ANA_RG0X_RX_EN_OFFSET                                                                   (3)
  #define RTL8328_SDS2_ANA_RG0X_RX_EN_MASK                                                                     (0x1 << RTL8328_SDS2_ANA_RG0X_RX_EN_OFFSET)
  #define RTL8328_SDS2_ANA_RG0X_S2_PDOWN_OFFSET                                                                (2)
  #define RTL8328_SDS2_ANA_RG0X_S2_PDOWN_MASK                                                                  (0x1 << RTL8328_SDS2_ANA_RG0X_S2_PDOWN_OFFSET)
  #define RTL8328_SDS2_ANA_RG0X_S2_PLL_EN_OFFSET                                                               (1)
  #define RTL8328_SDS2_ANA_RG0X_S2_PLL_EN_MASK                                                                 (0x1 << RTL8328_SDS2_ANA_RG0X_S2_PLL_EN_OFFSET)
  #define RTL8328_SDS2_ANA_RG0X_S2_CMU_EN_OFFSET                                                               (0)
  #define RTL8328_SDS2_ANA_RG0X_S2_CMU_EN_MASK                                                                 (0x1 << RTL8328_SDS2_ANA_RG0X_S2_CMU_EN_OFFSET)

#define RTL8328_SDS2_ANA_RG1X_ADDR                                                                             (0x70884)
  #define RTL8328_SDS2_ANA_RG1X_REG_AFENSEL_OFFSET                                                             (15)
  #define RTL8328_SDS2_ANA_RG1X_REG_AFENSEL_MASK                                                               (0x1 << RTL8328_SDS2_ANA_RG1X_REG_AFENSEL_OFFSET)
  #define RTL8328_SDS2_ANA_RG1X_REG_ADP_EQ_OFF_OFFSET                                                          (14)
  #define RTL8328_SDS2_ANA_RG1X_REG_ADP_EQ_OFF_MASK                                                            (0x1 << RTL8328_SDS2_ANA_RG1X_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8328_SDS2_ANA_RG1X_REG_CP_EN_MANUAL_OFFSET                                                        (13)
  #define RTL8328_SDS2_ANA_RG1X_REG_CP_EN_MANUAL_MASK                                                          (0x1 << RTL8328_SDS2_ANA_RG1X_REG_CP_EN_MANUAL_OFFSET)
  #define RTL8328_SDS2_ANA_RG1X_REG_ADP_EN_MANUAL_OFFSET                                                       (12)
  #define RTL8328_SDS2_ANA_RG1X_REG_ADP_EN_MANUAL_MASK                                                         (0x1 << RTL8328_SDS2_ANA_RG1X_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8328_SDS2_ANA_RG1X_REG_AUTO_MODE_OFFSET                                                           (11)
  #define RTL8328_SDS2_ANA_RG1X_REG_AUTO_MODE_MASK                                                             (0x1 << RTL8328_SDS2_ANA_RG1X_REG_AUTO_MODE_OFFSET)
  #define RTL8328_SDS2_ANA_RG1X_UNUSED1_OFFSET                                                                 (7)
  #define RTL8328_SDS2_ANA_RG1X_UNUSED1_MASK                                                                   (0xF << RTL8328_SDS2_ANA_RG1X_UNUSED1_OFFSET)
  #define RTL8328_SDS2_ANA_RG1X_REG_RX_VREFSEL_OFFSET                                                          (5)
  #define RTL8328_SDS2_ANA_RG1X_REG_RX_VREFSEL_MASK                                                            (0x3 << RTL8328_SDS2_ANA_RG1X_REG_RX_VREFSEL_OFFSET)
  #define RTL8328_SDS2_ANA_RG1X_UNUSED2_OFFSET                                                                 (4)
  #define RTL8328_SDS2_ANA_RG1X_UNUSED2_MASK                                                                   (0x1 << RTL8328_SDS2_ANA_RG1X_UNUSED2_OFFSET)
  #define RTL8328_SDS2_ANA_RG1X_REG_FORCECAL_OFFSET                                                            (3)
  #define RTL8328_SDS2_ANA_RG1X_REG_FORCECAL_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG1X_REG_FORCECAL_OFFSET)
  #define RTL8328_SDS2_ANA_RG1X_REG_RX_NSQDLY_OFFSET                                                           (2)
  #define RTL8328_SDS2_ANA_RG1X_REG_RX_NSQDLY_MASK                                                             (0x1 << RTL8328_SDS2_ANA_RG1X_REG_RX_NSQDLY_OFFSET)
  #define RTL8328_SDS2_ANA_RG1X_REG_RXSELFEN_OFFSET                                                            (1)
  #define RTL8328_SDS2_ANA_RG1X_REG_RXSELFEN_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG1X_REG_RXSELFEN_OFFSET)
  #define RTL8328_SDS2_ANA_RG1X_REG_FORCERUN_OFFSET                                                            (0)
  #define RTL8328_SDS2_ANA_RG1X_REG_FORCERUN_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG1X_REG_FORCERUN_OFFSET)

#define RTL8328_SDS2_ANA_RG2X_ADDR                                                                             (0x70888)
  #define RTL8328_SDS2_ANA_RG2X_UNUSED_OFFSET                                                                  (14)
  #define RTL8328_SDS2_ANA_RG2X_UNUSED_MASK                                                                    (0x3 << RTL8328_SDS2_ANA_RG2X_UNUSED_OFFSET)
  #define RTL8328_SDS2_ANA_RG2X_REG_NAUTO_K_OFFSET                                                             (13)
  #define RTL8328_SDS2_ANA_RG2X_REG_NAUTO_K_MASK                                                               (0x1 << RTL8328_SDS2_ANA_RG2X_REG_NAUTO_K_OFFSET)
  #define RTL8328_SDS2_ANA_RG2X_REG_CPADJEN_OFFSET                                                             (12)
  #define RTL8328_SDS2_ANA_RG2X_REG_CPADJEN_MASK                                                               (0x1 << RTL8328_SDS2_ANA_RG2X_REG_CPADJEN_OFFSET)
  #define RTL8328_SDS2_ANA_RG2X_REG_VCO_COARSE_OFFSET                                                          (6)
  #define RTL8328_SDS2_ANA_RG2X_REG_VCO_COARSE_MASK                                                            (0x3F << RTL8328_SDS2_ANA_RG2X_REG_VCO_COARSE_OFFSET)
  #define RTL8328_SDS2_ANA_RG2X_REG_ADP_TIME_OFFSET                                                            (3)
  #define RTL8328_SDS2_ANA_RG2X_REG_ADP_TIME_MASK                                                              (0x7 << RTL8328_SDS2_ANA_RG2X_REG_ADP_TIME_OFFSET)
  #define RTL8328_SDS2_ANA_RG2X_REG_CALIB_TIME_OFFSET                                                          (0)
  #define RTL8328_SDS2_ANA_RG2X_REG_CALIB_TIME_MASK                                                            (0x7 << RTL8328_SDS2_ANA_RG2X_REG_CALIB_TIME_OFFSET)

#define RTL8328_SDS2_ANA_RG3X_ADDR                                                                             (0x7088C)
  #define RTL8328_SDS2_ANA_RG3X_REG_BAND_RST_OFFSET                                                            (15)
  #define RTL8328_SDS2_ANA_RG3X_REG_BAND_RST_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG3X_REG_BAND_RST_OFFSET)
  #define RTL8328_SDS2_ANA_RG3X_REG_CALIB_MANUAL_OFFSET                                                        (14)
  #define RTL8328_SDS2_ANA_RG3X_REG_CALIB_MANUAL_MASK                                                          (0x1 << RTL8328_SDS2_ANA_RG3X_REG_CALIB_MANUAL_OFFSET)
  #define RTL8328_SDS2_ANA_RG3X_UNUSED_OFFSET                                                                  (11)
  #define RTL8328_SDS2_ANA_RG3X_UNUSED_MASK                                                                    (0x7 << RTL8328_SDS2_ANA_RG3X_UNUSED_OFFSET)
  #define RTL8328_SDS2_ANA_RG3X_REG_EQ_CP_OFFSET                                                               (9)
  #define RTL8328_SDS2_ANA_RG3X_REG_EQ_CP_MASK                                                                 (0x3 << RTL8328_SDS2_ANA_RG3X_REG_EQ_CP_OFFSET)
  #define RTL8328_SDS2_ANA_RG3X_REG_CCO_SEL_OFFSET                                                             (8)
  #define RTL8328_SDS2_ANA_RG3X_REG_CCO_SEL_MASK                                                               (0x1 << RTL8328_SDS2_ANA_RG3X_REG_CCO_SEL_OFFSET)
  #define RTL8328_SDS2_ANA_RG3X_REG_CPVCM_SEL_OFFSET                                                           (7)
  #define RTL8328_SDS2_ANA_RG3X_REG_CPVCM_SEL_MASK                                                             (0x1 << RTL8328_SDS2_ANA_RG3X_REG_CPVCM_SEL_OFFSET)
  #define RTL8328_SDS2_ANA_RG3X_REG_CDR_CP_OFFSET                                                              (4)
  #define RTL8328_SDS2_ANA_RG3X_REG_CDR_CP_MASK                                                                (0x7 << RTL8328_SDS2_ANA_RG3X_REG_CDR_CP_OFFSET)
  #define RTL8328_SDS2_ANA_RG3X_REG_NADJR_OFFSET                                                               (0)
  #define RTL8328_SDS2_ANA_RG3X_REG_NADJR_MASK                                                                 (0xF << RTL8328_SDS2_ANA_RG3X_REG_NADJR_OFFSET)

#define RTL8328_SDS2_ANA_RG4X_ADDR                                                                             (0x70890)
  #define RTL8328_SDS2_ANA_RG4X_REG_TX_VREFSEL_OFFSET                                                          (14)
  #define RTL8328_SDS2_ANA_RG4X_REG_TX_VREFSEL_MASK                                                            (0x3 << RTL8328_SDS2_ANA_RG4X_REG_TX_VREFSEL_OFFSET)
  #define RTL8328_SDS2_ANA_RG4X_REG_EMPHAS_EN_OFFSET                                                           (12)
  #define RTL8328_SDS2_ANA_RG4X_REG_EMPHAS_EN_MASK                                                             (0x3 << RTL8328_SDS2_ANA_RG4X_REG_EMPHAS_EN_OFFSET)
  #define RTL8328_SDS2_ANA_RG4X_REG_EX_EMP_OFFSET                                                              (6)
  #define RTL8328_SDS2_ANA_RG4X_REG_EX_EMP_MASK                                                                (0x3F << RTL8328_SDS2_ANA_RG4X_REG_EX_EMP_OFFSET)
  #define RTL8328_SDS2_ANA_RG4X_REG_TX_AMP_OFFSET                                                              (0)
  #define RTL8328_SDS2_ANA_RG4X_REG_TX_AMP_MASK                                                                (0x3F << RTL8328_SDS2_ANA_RG4X_REG_TX_AMP_OFFSET)

#define RTL8328_SDS2_ANA_RG5X_ADDR                                                                             (0x70894)
  #define RTL8328_SDS2_ANA_RG5X_UNUSED1_OFFSET                                                                 (15)
  #define RTL8328_SDS2_ANA_RG5X_UNUSED1_MASK                                                                   (0x1 << RTL8328_SDS2_ANA_RG5X_UNUSED1_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_REG_STST_SER_OFFSET                                                            (14)
  #define RTL8328_SDS2_ANA_RG5X_REG_STST_SER_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG5X_REG_STST_SER_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_UNUSED2_OFFSET                                                                 (12)
  #define RTL8328_SDS2_ANA_RG5X_UNUSED2_MASK                                                                   (0x3 << RTL8328_SDS2_ANA_RG5X_UNUSED2_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_CLKRDY_D1_OFFSET                                                       (11)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_CLKRDY_D1_MASK                                                         (0x1 << RTL8328_SDS2_ANA_RG5X_REG_CMU_CLKRDY_D1_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_CLKRDY_D0_OFFSET                                                       (10)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_CLKRDY_D0_MASK                                                         (0x1 << RTL8328_SDS2_ANA_RG5X_REG_CMU_CLKRDY_D0_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_CP_SEL_OFFSET                                                          (7)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_CP_SEL_MASK                                                            (0x7 << RTL8328_SDS2_ANA_RG5X_REG_CMU_CP_SEL_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SR1_OFFSET                                                             (6)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SR1_MASK                                                               (0x1 << RTL8328_SDS2_ANA_RG5X_REG_CMU_SR1_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SR0_OFFSET                                                             (5)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SR0_MASK                                                               (0x1 << RTL8328_SDS2_ANA_RG5X_REG_CMU_SR0_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SC21_OFFSET                                                            (4)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SC21_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG5X_REG_CMU_SC21_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SC20_OFFSET                                                            (3)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SC20_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG5X_REG_CMU_SC20_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SC11_OFFSET                                                            (2)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SC11_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG5X_REG_CMU_SC11_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SC10_OFFSET                                                            (1)
  #define RTL8328_SDS2_ANA_RG5X_REG_CMU_SC10_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG5X_REG_CMU_SC10_OFFSET)
  #define RTL8328_SDS2_ANA_RG5X_UNUSED3_OFFSET                                                                 (0)
  #define RTL8328_SDS2_ANA_RG5X_UNUSED3_MASK                                                                   (0x1 << RTL8328_SDS2_ANA_RG5X_UNUSED3_OFFSET)

#define RTL8328_SDS2_ANA_RG6X_ADDR                                                                             (0x70898)
  #define RTL8328_SDS2_ANA_RG6X_REG_CALIB_LATE_OFFSET                                                          (15)
  #define RTL8328_SDS2_ANA_RG6X_REG_CALIB_LATE_MASK                                                            (0x1 << RTL8328_SDS2_ANA_RG6X_REG_CALIB_LATE_OFFSET)
  #define RTL8328_SDS2_ANA_RG6X_REG_PAUTO_K_OFFSET                                                             (14)
  #define RTL8328_SDS2_ANA_RG6X_REG_PAUTO_K_MASK                                                               (0x1 << RTL8328_SDS2_ANA_RG6X_REG_PAUTO_K_OFFSET)
  #define RTL8328_SDS2_ANA_RG6X_REG_ZTUNE_OFFSET                                                               (13)
  #define RTL8328_SDS2_ANA_RG6X_REG_ZTUNE_MASK                                                                 (0x1 << RTL8328_SDS2_ANA_RG6X_REG_ZTUNE_OFFSET)
  #define RTL8328_SDS2_ANA_RG6X_UNUSED1_OFFSET                                                                 (12)
  #define RTL8328_SDS2_ANA_RG6X_UNUSED1_MASK                                                                   (0x1 << RTL8328_SDS2_ANA_RG6X_UNUSED1_OFFSET)
  #define RTL8328_SDS2_ANA_RG6X_REG_RXPD_SEL_OFFSET                                                            (11)
  #define RTL8328_SDS2_ANA_RG6X_REG_RXPD_SEL_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG6X_REG_RXPD_SEL_OFFSET)
  #define RTL8328_SDS2_ANA_RG6X_REG_BPDGAIN_OFFSET                                                             (10)
  #define RTL8328_SDS2_ANA_RG6X_REG_BPDGAIN_MASK                                                               (0x1 << RTL8328_SDS2_ANA_RG6X_REG_BPDGAIN_OFFSET)
  #define RTL8328_SDS2_ANA_RG6X_REG_VCOGAIN_OFFSET                                                             (9)
  #define RTL8328_SDS2_ANA_RG6X_REG_VCOGAIN_MASK                                                               (0x1 << RTL8328_SDS2_ANA_RG6X_REG_VCOGAIN_OFFSET)
  #define RTL8328_SDS2_ANA_RG6X_REG_RXCPOP_EN_OFFSET                                                           (8)
  #define RTL8328_SDS2_ANA_RG6X_REG_RXCPOP_EN_MASK                                                             (0x1 << RTL8328_SDS2_ANA_RG6X_REG_RXCPOP_EN_OFFSET)
  #define RTL8328_SDS2_ANA_RG6X_REG_REGTUNE_OFFSET                                                             (6)
  #define RTL8328_SDS2_ANA_RG6X_REG_REGTUNE_MASK                                                               (0x3 << RTL8328_SDS2_ANA_RG6X_REG_REGTUNE_OFFSET)
  #define RTL8328_SDS2_ANA_RG6X_UNUSED2_OFFSET                                                                 (4)
  #define RTL8328_SDS2_ANA_RG6X_UNUSED2_MASK                                                                   (0x3 << RTL8328_SDS2_ANA_RG6X_UNUSED2_OFFSET)
  #define RTL8328_SDS2_ANA_RG6X_REG_RST_NUM_OFFSET                                                             (0)
  #define RTL8328_SDS2_ANA_RG6X_REG_RST_NUM_MASK                                                               (0xF << RTL8328_SDS2_ANA_RG6X_REG_RST_NUM_OFFSET)

#define RTL8328_SDS2_ANA_RG7X_ADDR                                                                             (0x7089C)
  #define RTL8328_SDS2_ANA_RG7X_REG_CDR_SR_OFFSET                                                              (14)
  #define RTL8328_SDS2_ANA_RG7X_REG_CDR_SR_MASK                                                                (0x3 << RTL8328_SDS2_ANA_RG7X_REG_CDR_SR_OFFSET)
  #define RTL8328_SDS2_ANA_RG7X_REG_RX_DEBUG_SEL_OFFSET                                                        (13)
  #define RTL8328_SDS2_ANA_RG7X_REG_RX_DEBUG_SEL_MASK                                                          (0x1 << RTL8328_SDS2_ANA_RG7X_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8328_SDS2_ANA_RG7X_REG_V15_OFFSET                                                                 (12)
  #define RTL8328_SDS2_ANA_RG7X_REG_V15_MASK                                                                   (0x1 << RTL8328_SDS2_ANA_RG7X_REG_V15_OFFSET)
  #define RTL8328_SDS2_ANA_RG7X_REG_IBXSEL_OFFSET                                                              (10)
  #define RTL8328_SDS2_ANA_RG7X_REG_IBXSEL_MASK                                                                (0x3 << RTL8328_SDS2_ANA_RG7X_REG_IBXSEL_OFFSET)
  #define RTL8328_SDS2_ANA_RG7X_REG_IBSEL_OFFSET                                                               (8)
  #define RTL8328_SDS2_ANA_RG7X_REG_IBSEL_MASK                                                                 (0x3 << RTL8328_SDS2_ANA_RG7X_REG_IBSEL_OFFSET)
  #define RTL8328_SDS2_ANA_RG7X_REG_RX_AFEPD_OFFSET                                                            (7)
  #define RTL8328_SDS2_ANA_RG7X_REG_RX_AFEPD_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG7X_REG_RX_AFEPD_OFFSET)
  #define RTL8328_SDS2_ANA_RG7X_REG_RXTESTEN_OFFSET                                                            (6)
  #define RTL8328_SDS2_ANA_RG7X_REG_RXTESTEN_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG7X_REG_RXTESTEN_OFFSET)
  #define RTL8328_SDS2_ANA_RG7X_REG_TXTESTEN_OFFSET                                                            (5)
  #define RTL8328_SDS2_ANA_RG7X_REG_TXTESTEN_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG7X_REG_TXTESTEN_OFFSET)
  #define RTL8328_SDS2_ANA_RG7X_REG_ZTEST_OFFSET                                                               (4)
  #define RTL8328_SDS2_ANA_RG7X_REG_ZTEST_MASK                                                                 (0x1 << RTL8328_SDS2_ANA_RG7X_REG_ZTEST_OFFSET)
  #define RTL8328_SDS2_ANA_RG7X_REG_PADJR_OFFSET                                                               (0)
  #define RTL8328_SDS2_ANA_RG7X_REG_PADJR_MASK                                                                 (0xF << RTL8328_SDS2_ANA_RG7X_REG_PADJR_OFFSET)

#define RTL8328_SDS2_ANA_RG8X_ADDR                                                                             (0x708A0)
  #define RTL8328_SDS2_ANA_RG8X_REG_DIVID_NUM_OFFSET                                                           (10)
  #define RTL8328_SDS2_ANA_RG8X_REG_DIVID_NUM_MASK                                                             (0x3F << RTL8328_SDS2_ANA_RG8X_REG_DIVID_NUM_OFFSET)
  #define RTL8328_SDS2_ANA_RG8X_REG_LOCK_UP_LIMIT_OFFSET                                                       (0)
  #define RTL8328_SDS2_ANA_RG8X_REG_LOCK_UP_LIMIT_MASK                                                         (0x3FF << RTL8328_SDS2_ANA_RG8X_REG_LOCK_UP_LIMIT_OFFSET)

#define RTL8328_SDS2_ANA_RG9X_ADDR                                                                             (0x708A4)
  #define RTL8328_SDS2_ANA_RG9X_REG_CP_TIME_OFFSET                                                             (13)
  #define RTL8328_SDS2_ANA_RG9X_REG_CP_TIME_MASK                                                               (0x7 << RTL8328_SDS2_ANA_RG9X_REG_CP_TIME_OFFSET)
  #define RTL8328_SDS2_ANA_RG9X_REG_INIT_TIME_OFFSET                                                           (10)
  #define RTL8328_SDS2_ANA_RG9X_REG_INIT_TIME_MASK                                                             (0x7 << RTL8328_SDS2_ANA_RG9X_REG_INIT_TIME_OFFSET)
  #define RTL8328_SDS2_ANA_RG9X_REG_LOCK_DN_LIMIT_OFFSET                                                       (0)
  #define RTL8328_SDS2_ANA_RG9X_REG_LOCK_DN_LIMIT_MASK                                                         (0x3FF << RTL8328_SDS2_ANA_RG9X_REG_LOCK_DN_LIMIT_OFFSET)

#define RTL8328_SDS2_ANA_RG10X_ADDR                                                                            (0x708A8)
  #define RTL8328_SDS2_ANA_RG10X_UNUSED1_OFFSET                                                                (15)
  #define RTL8328_SDS2_ANA_RG10X_UNUSED1_MASK                                                                  (0x1 << RTL8328_SDS2_ANA_RG10X_UNUSED1_OFFSET)
  #define RTL8328_SDS2_ANA_RG10X_PDOWN_TX_CLK_OFFSET                                                           (14)
  #define RTL8328_SDS2_ANA_RG10X_PDOWN_TX_CLK_MASK                                                             (0x1 << RTL8328_SDS2_ANA_RG10X_PDOWN_TX_CLK_OFFSET)
  #define RTL8328_SDS2_ANA_RG10X_V2ANALOG_OFFSET                                                               (13)
  #define RTL8328_SDS2_ANA_RG10X_V2ANALOG_MASK                                                                 (0x1 << RTL8328_SDS2_ANA_RG10X_V2ANALOG_OFFSET)
  #define RTL8328_SDS2_ANA_RG10X_REG_TX_AMP_1_OFFSET                                                           (7)
  #define RTL8328_SDS2_ANA_RG10X_REG_TX_AMP_1_MASK                                                             (0x3F << RTL8328_SDS2_ANA_RG10X_REG_TX_AMP_1_OFFSET)
  #define RTL8328_SDS2_ANA_RG10X_REG_TX_EMP_1_OFFSET                                                           (1)
  #define RTL8328_SDS2_ANA_RG10X_REG_TX_EMP_1_MASK                                                             (0x3F << RTL8328_SDS2_ANA_RG10X_REG_TX_EMP_1_OFFSET)
  #define RTL8328_SDS2_ANA_RG10X_REG_V15_1_OFFSET                                                              (0)
  #define RTL8328_SDS2_ANA_RG10X_REG_V15_1_MASK                                                                (0x1 << RTL8328_SDS2_ANA_RG10X_REG_V15_1_OFFSET)

#define RTL8328_SDS2_ANA_RG11X_ADDR                                                                            (0x708AC)
  #define RTL8328_SDS2_ANA_RG11X_UNUSED1_OFFSET                                                                (15)
  #define RTL8328_SDS2_ANA_RG11X_UNUSED1_MASK                                                                  (0x1 << RTL8328_SDS2_ANA_RG11X_UNUSED1_OFFSET)
  #define RTL8328_SDS2_ANA_RG11X_REG_RXVIP_OFFSET                                                              (11)
  #define RTL8328_SDS2_ANA_RG11X_REG_RXVIP_MASK                                                                (0xF << RTL8328_SDS2_ANA_RG11X_REG_RXVIP_OFFSET)
  #define RTL8328_SDS2_ANA_RG11X_REG_RXVIN_OFFSET                                                              (7)
  #define RTL8328_SDS2_ANA_RG11X_REG_RXVIN_MASK                                                                (0xF << RTL8328_SDS2_ANA_RG11X_REG_RXVIN_OFFSET)
  #define RTL8328_SDS2_ANA_RG11X_REG_RXVCM_OFFSET                                                              (3)
  #define RTL8328_SDS2_ANA_RG11X_REG_RXVCM_MASK                                                                (0xF << RTL8328_SDS2_ANA_RG11X_REG_RXVCM_OFFSET)
  #define RTL8328_SDS2_ANA_RG11X_REG_RX10K_OFFSET                                                              (2)
  #define RTL8328_SDS2_ANA_RG11X_REG_RX10K_MASK                                                                (0x1 << RTL8328_SDS2_ANA_RG11X_REG_RX10K_OFFSET)
  #define RTL8328_SDS2_ANA_RG11X_REG_RSSI_EN_OFFSET                                                            (1)
  #define RTL8328_SDS2_ANA_RG11X_REG_RSSI_EN_MASK                                                              (0x1 << RTL8328_SDS2_ANA_RG11X_REG_RSSI_EN_OFFSET)
  #define RTL8328_SDS2_ANA_RG11X_REG_OOBS_NOK_OFFSET                                                           (0)
  #define RTL8328_SDS2_ANA_RG11X_REG_OOBS_NOK_MASK                                                             (0x1 << RTL8328_SDS2_ANA_RG11X_REG_OOBS_NOK_OFFSET)

#define RTL8328_SDS2_ANA_RG12X_ADDR                                                                            (0x708B0)
  #define RTL8328_SDS2_ANA_RG12X_SDS2_ANA_RG12X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG12X_SDS2_ANA_RG12X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG12X_SDS2_ANA_RG12X_OFFSET)

#define RTL8328_SDS2_ANA_RG13X_ADDR                                                                            (0x708B4)
  #define RTL8328_SDS2_ANA_RG13X_SDS2_ANA_RG13X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG13X_SDS2_ANA_RG13X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG13X_SDS2_ANA_RG13X_OFFSET)

#define RTL8328_SDS2_ANA_RG14X_ADDR                                                                            (0x708B8)
  #define RTL8328_SDS2_ANA_RG14X_SDS2_ANA_RG14X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG14X_SDS2_ANA_RG14X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG14X_SDS2_ANA_RG14X_OFFSET)

#define RTL8328_SDS2_ANA_RG15X_ADDR                                                                            (0x708BC)
  #define RTL8328_SDS2_ANA_RG15X_SDS2_ANA_RG15X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG15X_SDS2_ANA_RG15X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG15X_SDS2_ANA_RG15X_OFFSET)

#define RTL8328_SDS2_ANA_RG16X_ADDR                                                                            (0x708C0)
  #define RTL8328_SDS2_ANA_RG16X_SDS2_ANA_RG16X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG16X_SDS2_ANA_RG16X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG16X_SDS2_ANA_RG16X_OFFSET)

#define RTL8328_SDS2_ANA_RG17X_ADDR                                                                            (0x708C4)
  #define RTL8328_SDS2_ANA_RG17X_SDS2_ANA_RG17X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG17X_SDS2_ANA_RG17X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG17X_SDS2_ANA_RG17X_OFFSET)

#define RTL8328_SDS2_ANA_RG18X_ADDR                                                                            (0x708C8)
  #define RTL8328_SDS2_ANA_RG18X_SDS2_ANA_RG18X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG18X_SDS2_ANA_RG18X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG18X_SDS2_ANA_RG18X_OFFSET)

#define RTL8328_SDS2_ANA_RG19X_ADDR                                                                            (0x708CC)
  #define RTL8328_SDS2_ANA_RG19X_SDS2_ANA_RG19X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG19X_SDS2_ANA_RG19X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG19X_SDS2_ANA_RG19X_OFFSET)

#define RTL8328_SDS2_ANA_RG20X_ADDR                                                                            (0x708D0)
  #define RTL8328_SDS2_ANA_RG20X_SDS2_ANA_RG20X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG20X_SDS2_ANA_RG20X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG20X_SDS2_ANA_RG20X_OFFSET)

#define RTL8328_SDS2_ANA_RG21X_ADDR                                                                            (0x708D4)
  #define RTL8328_SDS2_ANA_RG21X_SDS2_ANA_RG21X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG21X_SDS2_ANA_RG21X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG21X_SDS2_ANA_RG21X_OFFSET)

#define RTL8328_SDS2_ANA_RG22X_ADDR                                                                            (0x708D8)
  #define RTL8328_SDS2_ANA_RG22X_SDS2_ANA_RG22X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG22X_SDS2_ANA_RG22X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG22X_SDS2_ANA_RG22X_OFFSET)

#define RTL8328_SDS2_ANA_RG23X_ADDR                                                                            (0x708DC)
  #define RTL8328_SDS2_ANA_RG23X_SDS2_ANA_RG23X_OFFSET                                                         (0)
  #define RTL8328_SDS2_ANA_RG23X_SDS2_ANA_RG23X_MASK                                                           (0xFFFF << RTL8328_SDS2_ANA_RG23X_SDS2_ANA_RG23X_OFFSET)

#define RTL8328_SDS2_COUNTER_STATUS0_ADDR                                                                      (0x708E0)
  #define RTL8328_SDS2_COUNTER_STATUS0_UNUSED_OFFSET                                                           (3)
  #define RTL8328_SDS2_COUNTER_STATUS0_UNUSED_MASK                                                             (0x1FFF << RTL8328_SDS2_COUNTER_STATUS0_UNUSED_OFFSET)
  #define RTL8328_SDS2_COUNTER_STATUS0_S2_SYMBERR_CNT_SEL_OFFSET                                               (0)
  #define RTL8328_SDS2_COUNTER_STATUS0_S2_SYMBERR_CNT_SEL_MASK                                                 (0x7 << RTL8328_SDS2_COUNTER_STATUS0_S2_SYMBERR_CNT_SEL_OFFSET)

#define RTL8328_SDS2_COUNER_STATUS1_ADDR                                                                       (0x708E4)
  #define RTL8328_SDS2_COUNER_STATUS1_S2_MUX_SYMBOLERR_CNT_OFFSET                                              (8)
  #define RTL8328_SDS2_COUNER_STATUS1_S2_MUX_SYMBOLERR_CNT_MASK                                                (0xFF << RTL8328_SDS2_COUNER_STATUS1_S2_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8328_SDS2_COUNER_STATUS1_S2_ALL_SYMBOLERR_CNT_OFFSET                                              (0)
  #define RTL8328_SDS2_COUNER_STATUS1_S2_ALL_SYMBOLERR_CNT_MASK                                                (0xFF << RTL8328_SDS2_COUNER_STATUS1_S2_ALL_SYMBOLERR_CNT_OFFSET)

#define RTL8328_SDS2_COUNTER_STATUS2_ADDR                                                                      (0x708E8)
  #define RTL8328_SDS2_COUNTER_STATUS2_S2_P3_LINKDOWN_CNT_OFFSET                                               (12)
  #define RTL8328_SDS2_COUNTER_STATUS2_S2_P3_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS2_COUNTER_STATUS2_S2_P3_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS2_COUNTER_STATUS2_S2_P2_LINKDOWN_CNT_OFFSET                                               (8)
  #define RTL8328_SDS2_COUNTER_STATUS2_S2_P2_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS2_COUNTER_STATUS2_S2_P2_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS2_COUNTER_STATUS2_S2_P1_LINKDOWN_CNT_OFFSET                                               (4)
  #define RTL8328_SDS2_COUNTER_STATUS2_S2_P1_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS2_COUNTER_STATUS2_S2_P1_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS2_COUNTER_STATUS2_S2_P0_LINKDOWN_CNT_OFFSET                                               (0)
  #define RTL8328_SDS2_COUNTER_STATUS2_S2_P0_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS2_COUNTER_STATUS2_S2_P0_LINKDOWN_CNT_OFFSET)

#define RTL8328_SDS2_COUNTER_STATUS3_ADDR                                                                      (0x708EC)
  #define RTL8328_SDS2_COUNTER_STATUS3_S2_P7_LINKDOWN_CNT_OFFSET                                               (12)
  #define RTL8328_SDS2_COUNTER_STATUS3_S2_P7_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS2_COUNTER_STATUS3_S2_P7_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS2_COUNTER_STATUS3_S2_P6_LINKDOWN_CNT_OFFSET                                               (8)
  #define RTL8328_SDS2_COUNTER_STATUS3_S2_P6_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS2_COUNTER_STATUS3_S2_P6_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS2_COUNTER_STATUS3_S2_P5_LINKDOWN_CNT_OFFSET                                               (4)
  #define RTL8328_SDS2_COUNTER_STATUS3_S2_P5_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS2_COUNTER_STATUS3_S2_P5_LINKDOWN_CNT_OFFSET)
  #define RTL8328_SDS2_COUNTER_STATUS3_S2_P4_LINKDOWN_CNT_OFFSET                                               (0)
  #define RTL8328_SDS2_COUNTER_STATUS3_S2_P4_LINKDOWN_CNT_MASK                                                 (0xF << RTL8328_SDS2_COUNTER_STATUS3_S2_P4_LINKDOWN_CNT_OFFSET)

#define RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_ADDR                                                            (0x708F0)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_SIGNAL_DETECT_OFFSET                                       (3)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_SIGNAL_DETECT_MASK                                         (0x1 << RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_SIGNAL_DETECT_OFFSET)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_SIGNAL_DETECT_LAT_OFFSET                                   (2)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_SIGNAL_DETECT_LAT_MASK                                     (0x1 << RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_SIGNAL_DETECT_LAT_OFFSET)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_TX_FIFO_FULL_OFFSET                                        (1)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_TX_FIFO_FULL_MASK                                          (0x1 << RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_TX_FIFO_FULL_OFFSET)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_RX_FIFO_FULL_OFFSET                                        (0)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_RX_FIFO_FULL_MASK                                          (0x1 << RTL8328_SDS2_EXT_DEBUG_OUTPUT1_FOR_ECO_S2_RX_FIFO_FULL_OFFSET)

#define RTL8328_SDS2_EXT_DEBUG_OUTPUT2_FOR_ECO_ADDR                                                            (0x708F4)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT2_FOR_ECO_S2_LINK_7_0_OFFSET                                            (8)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT2_FOR_ECO_S2_LINK_7_0_MASK                                              (0xFF << RTL8328_SDS2_EXT_DEBUG_OUTPUT2_FOR_ECO_S2_LINK_7_0_OFFSET)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT2_FOR_ECO_S2_SYNC_7_0_OFFSET                                            (0)
  #define RTL8328_SDS2_EXT_DEBUG_OUTPUT2_FOR_ECO_S2_SYNC_7_0_MASK                                              (0xFF << RTL8328_SDS2_EXT_DEBUG_OUTPUT2_FOR_ECO_S2_SYNC_7_0_OFFSET)

#define RTL8328_SDS2_SIGNAL_SYNC_LINK_STATUS_ADDR                                                              (0x708F8)
  #define RTL8328_SDS2_SIGNAL_SYNC_LINK_STATUS_S2_LINK_7_0_LAT_OFFSET                                          (8)
  #define RTL8328_SDS2_SIGNAL_SYNC_LINK_STATUS_S2_LINK_7_0_LAT_MASK                                            (0xFF << RTL8328_SDS2_SIGNAL_SYNC_LINK_STATUS_S2_LINK_7_0_LAT_OFFSET)
  #define RTL8328_SDS2_SIGNAL_SYNC_LINK_STATUS_S2_SYNC_7_0_LAT_OFFSET                                          (0)
  #define RTL8328_SDS2_SIGNAL_SYNC_LINK_STATUS_S2_SYNC_7_0_LAT_MASK                                            (0xFF << RTL8328_SDS2_SIGNAL_SYNC_LINK_STATUS_S2_SYNC_7_0_LAT_OFFSET)


/*
 * Feature: VLAN 
 */
#define RTL8328_PROTOCOL_GROUP_DATABASE_CONTROL_ADDR(port)                                                     (0x80000 + (((port) << 2))) /* port: 0-7 */
  #define RTL8328_PROTOCOL_GROUP_DATABASE_CONTROL_FRAMETYPE_OFFSET                                             (16)
  #define RTL8328_PROTOCOL_GROUP_DATABASE_CONTROL_FRAMETYPE_MASK                                               (0x3 << RTL8328_PROTOCOL_GROUP_DATABASE_CONTROL_FRAMETYPE_OFFSET)
  #define RTL8328_PROTOCOL_GROUP_DATABASE_CONTROL_FRAMEVALUE_OFFSET                                            (0)
  #define RTL8328_PROTOCOL_GROUP_DATABASE_CONTROL_FRAMEVALUE_MASK                                              (0xFFFF << RTL8328_PROTOCOL_GROUP_DATABASE_CONTROL_FRAMEVALUE_OFFSET)

#define RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_ADDR                                       (0x80020)
  #define RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_MCFID_OFFSET                             (3)
  #define RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_MCFID_MASK                               (0xFFF << RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_MCFID_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_FIXMCFID_OFFSET                          (2)
  #define RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_FIXMCFID_MASK                            (0x1 << RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_FIXMCFID_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_ULFID_OFFSET                             (1)
  #define RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_ULFID_MASK                               (0x1 << RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_ULFID_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_MLFID_OFFSET                             (0)
  #define RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_MLFID_MASK                               (0x1 << RTL8328_ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_DECISION_CONTROL_MLFID_OFFSET)


/*
 * Feature: IP_Subnet_MAC_Protocol_Based 
 */

/*
 * Feature: Queue in Queue 
 */

/*
 * Feature: VLAN Translation 
 */

/*
 * Feature: L2 Misc 
 */
#define RTL8328_GLOBAL_MAC_L2_MISC0_ADDR                                                                       (0x100000)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_EN_IOL_MAX_RETRY_OFFSET                                                  (19)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_EN_IOL_MAX_RETRY_MASK                                                    (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_EN_IOL_MAX_RETRY_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_ENIOLLATCOLJAMEN_OFFSET                                                  (18)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_ENIOLLATCOLJAMEN_MASK                                                    (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_ENIOLLATCOLJAMEN_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_EN_IOL_LEN_ERR_OFFSET                                                    (16)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_EN_IOL_LEN_ERR_MASK                                                      (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_EN_IOL_LEN_ERR_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_EN_IOL_MAX_LEN_OFFSET                                                    (15)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_EN_IOL_MAX_LEN_MASK                                                      (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_EN_IOL_MAX_LEN_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_ENIOLPAUSE_OFFSET                                                        (14)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_ENIOLPAUSE_MASK                                                          (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_ENIOLPAUSE_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL_DEFERIPG_OFFSET                                                      (13)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL_DEFERIPG_MASK                                                        (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_SEL_DEFERIPG_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_PAUSESEL_OFFSET                                                          (12)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_PAUSESEL_MASK                                                            (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_PAUSESEL_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL6B_OFFSET                                                             (11)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL6B_MASK                                                               (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_SEL6B_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL_COLLAT_OFFSET                                                        (9)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL_COLLAT_MASK                                                          (0x3 << RTL8328_GLOBAL_MAC_L2_MISC0_SEL_COLLAT_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL52BIT_OFFSET                                                          (8)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL52BIT_MASK                                                            (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_SEL52BIT_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SPDBKOFF_OFFSET                                                          (7)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SPDBKOFF_MASK                                                            (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_SPDBKOFF_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_ENIOLAGBACK_FOR_TX_OFFSET                                                (6)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_ENIOLAGBACK_FOR_TX_MASK                                                  (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_ENIOLAGBACK_FOR_TX_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_DISAGBACK_OFFSET                                                         (5)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_DISAGBACK_MASK                                                           (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_DISAGBACK_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_EN_48PASS1_OFFSET                                                        (4)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_EN_48PASS1_MASK                                                          (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_EN_48PASS1_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_ENFWDPAUSE_OFFSET                                                        (3)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_ENFWDPAUSE_MASK                                                          (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_ENFWDPAUSE_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL_BP_METHOD_ENDEFER_OFFSET                                             (2)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL_BP_METHOD_ENDEFER_MASK                                               (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_SEL_BP_METHOD_ENDEFER_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_EN_IPG_COMP_OFFSET                                                       (1)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_EN_IPG_COMP_MASK                                                         (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_EN_IPG_COMP_OFFSET)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL_IPG_OFFSET                                                           (0)
  #define RTL8328_GLOBAL_MAC_L2_MISC0_SEL_IPG_MASK                                                             (0x1 << RTL8328_GLOBAL_MAC_L2_MISC0_SEL_IPG_OFFSET)


/*
 * Feature: Address Table Lookup 
 */
#define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_ADDR                                                              (0x110000)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_IPMCSRC_OFFSET                                                  (11)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_IPMCSRC_MASK                                                    (0x1 << RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_IPMCSRC_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_L2_HASH_ALGO_OFFSET                                             (10)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_L2_HASH_ALGO_MASK                                               (0x1 << RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_L2_HASH_ALGO_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_LUTCAMEN_OFFSET                                                 (9)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_LUTCAMEN_MASK                                                   (0x1 << RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_LUTCAMEN_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_UIPTTLDROP_OFFSET                                               (7)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_UIPTTLDROP_MASK                                                 (0x3 << RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_UIPTTLDROP_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_MIPTTLDROP_OFFSET                                               (5)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_MIPTTLDROP_MASK                                                 (0x3 << RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_MIPTTLDROP_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_L2MCIPMC_OFFSET                                                 (3)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_L2MCIPMC_MASK                                                   (0x3 << RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_L2MCIPMC_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_L2UCIPMC_OFFSET                                                 (1)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_L2UCIPMC_MASK                                                   (0x3 << RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_L2UCIPMC_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_IPMC_OFFSET                                                     (0)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_IPMC_MASK                                                       (0x1 << RTL8328_ADDRESS_TABLE_LOOKUP_CONTROL_IPMC_OFFSET)

#define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_ADDR                                                         (0x110004)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_DFRLMPRI_OFFSET                                            (15)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_DFRLMPRI_MASK                                              (0x1 << RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_DFRLMPRI_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_LMPRI_OFFSET                                               (12)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_LMPRI_MASK                                                 (0x7 << RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_LMPRI_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_DFRLMDP_OFFSET                                             (11)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_DFRLMDP_MASK                                               (0x1 << RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_DFRLMDP_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_LMDP_OFFSET                                                (9)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_LMDP_MASK                                                  (0x3 << RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_LMDP_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_LMCPUTAG_OFFSET                                            (8)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_LMCPUTAG_MASK                                              (0x1 << RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_LMCPUTAG_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L3MMISSOP_OFFSET                                           (6)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L3MMISSOP_MASK                                             (0x3 << RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L3MMISSOP_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L2BMISSOP_OFFSET                                           (4)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L2BMISSOP_MASK                                             (0x3 << RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L2BMISSOP_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L2MMISSOP_OFFSET                                           (2)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L2MMISSOP_MASK                                             (0x3 << RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L2MMISSOP_OFFSET)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L2UMISSOP_OFFSET                                           (0)
  #define RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L2UMISSOP_MASK                                             (0x3 << RTL8328_ADDRESS_TABLE_LOOKUP_MISS_CONTROL_L2UMISSOP_OFFSET)

#define RTL8328_ADDRESS_TABLE_MULTICAST_CONTROL0_ADDR                                                          (0x110008)
  #define RTL8328_ADDRESS_TABLE_MULTICAST_CONTROL0_ROUTERPORTMASK_OFFSET                                       (0)
  #define RTL8328_ADDRESS_TABLE_MULTICAST_CONTROL0_ROUTERPORTMASK_MASK                                         (0x1FFFFFFF << RTL8328_ADDRESS_TABLE_MULTICAST_CONTROL0_ROUTERPORTMASK_OFFSET)

#define RTL8328_ADDRESS_TABLE_MULTICAST_CONTROL1_ADDR                                                          (0x11000C)
  #define RTL8328_ADDRESS_TABLE_MULTICAST_CONTROL1_MULDISPORTMASK_OFFSET                                       (0)
  #define RTL8328_ADDRESS_TABLE_MULTICAST_CONTROL1_MULDISPORTMASK_MASK                                         (0x1FFFFFFF << RTL8328_ADDRESS_TABLE_MULTICAST_CONTROL1_MULDISPORTMASK_OFFSET)

#define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_ADDR                                                               (0x110010)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2UCPRI_OFFSET                                                (31)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2UCPRI_MASK                                                  (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2UCPRI_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2UCPRI_OFFSET                                                   (28)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2UCPRI_MASK                                                     (0x7 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2UCPRI_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2UCDP_OFFSET                                                 (27)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2UCDP_MASK                                                   (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2UCDP_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2UCDP_OFFSET                                                    (25)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2UCDP_MASK                                                      (0x3 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2UCDP_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2UCCPUTAG_OFFSET                                                (24)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2UCCPUTAG_MASK                                                  (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2UCCPUTAG_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRUTTLPRI_OFFSET                                                (23)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRUTTLPRI_MASK                                                  (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRUTTLPRI_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_UTTLPRI_OFFSET                                                   (20)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_UTTLPRI_MASK                                                     (0x7 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_UTTLPRI_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRUTTLDP_OFFSET                                                 (19)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRUTTLDP_MASK                                                   (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRUTTLDP_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_UTTLDP_OFFSET                                                    (17)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_UTTLDP_MASK                                                      (0x3 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_UTTLDP_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_UTTLCPUTAG_OFFSET                                                (16)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_UTTLCPUTAG_MASK                                                  (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_UTTLCPUTAG_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRMTTLPRI_OFFSET                                                (15)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRMTTLPRI_MASK                                                  (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRMTTLPRI_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_MTTLPRI_OFFSET                                                   (12)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_MTTLPRI_MASK                                                     (0x7 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_MTTLPRI_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRMTTLDP_OFFSET                                                 (11)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRMTTLDP_MASK                                                   (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRMTTLDP_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_MTTLDP_OFFSET                                                    (9)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_MTTLDP_MASK                                                      (0x3 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_MTTLDP_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_MTTLCPUTAG_OFFSET                                                (8)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_MTTLCPUTAG_MASK                                                  (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_MTTLCPUTAG_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2MCPRI_OFFSET                                                (7)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2MCPRI_MASK                                                  (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2MCPRI_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2MCCPRI_OFFSET                                                  (4)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2MCCPRI_MASK                                                    (0x7 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2MCCPRI_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2MCDP_OFFSET                                                 (3)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2MCDP_MASK                                                   (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_DFRL2MCDP_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2MCDP_OFFSET                                                    (1)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2MCDP_MASK                                                      (0x3 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2MCDP_OFFSET)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2MCCPUTAG_OFFSET                                                (0)
  #define RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2MCCPUTAG_MASK                                                  (0x1 << RTL8328_ADDRESS_LOOKUP_TRAP_CONTROL_L2MCCPUTAG_OFFSET)


/*
 * Feature: Source MAC Learning 
 */
#define RTL8328_SOURCE_MAC_LEARNING_CONTROL_ADDR                                                               (0x130000)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_SMLCPUTAG_OFFSET                                                 (31)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_SMLCPUTAG_MASK                                                   (0x1 << RTL8328_SOURCE_MAC_LEARNING_CONTROL_SMLCPUTAG_OFFSET)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_SMLPRI_OFFSET                                                    (28)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_SMLPRI_MASK                                                      (0x7 << RTL8328_SOURCE_MAC_LEARNING_CONTROL_SMLPRI_OFFSET)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_SMLDFPRI_OFFSET                                                  (27)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_SMLDFPRI_MASK                                                    (0x1 << RTL8328_SOURCE_MAC_LEARNING_CONTROL_SMLDFPRI_OFFSET)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_CHAGEUNIT_OFFSET                                                 (26)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_CHAGEUNIT_MASK                                                   (0x1 << RTL8328_SOURCE_MAC_LEARNING_CONTROL_CHAGEUNIT_OFFSET)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_MLTSA_DROP_OFFSET                                                (25)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_MLTSA_DROP_MASK                                                  (0x1 << RTL8328_SOURCE_MAC_LEARNING_CONTROL_MLTSA_DROP_OFFSET)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_BROSA_DROP_OFFSET                                                (24)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_BROSA_DROP_MASK                                                  (0x1 << RTL8328_SOURCE_MAC_LEARNING_CONTROL_BROSA_DROP_OFFSET)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_ZEROSA_DROP_OFFSET                                               (23)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_ZEROSA_DROP_MASK                                                 (0x1 << RTL8328_SOURCE_MAC_LEARNING_CONTROL_ZEROSA_DROP_OFFSET)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_LINK_DOWN_PORT_INVALID_OFFSET                                    (22)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_LINK_DOWN_PORT_INVALID_MASK                                      (0x1 << RTL8328_SOURCE_MAC_LEARNING_CONTROL_LINK_DOWN_PORT_INVALID_OFFSET)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_L2LRU_OFFSET                                                     (21)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_L2LRU_MASK                                                       (0x1 << RTL8328_SOURCE_MAC_LEARNING_CONTROL_L2LRU_OFFSET)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_AGEUNIT_OFFSET                                                   (0)
  #define RTL8328_SOURCE_MAC_LEARNING_CONTROL_AGEUNIT_MASK                                                     (0x1FFFFF << RTL8328_SOURCE_MAC_LEARNING_CONTROL_AGEUNIT_OFFSET)

#define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_ADDR                                                             (0x130004)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_STATIC_ACT_OFFSET                                              (20)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_STATIC_ACT_MASK                                                (0x1 << RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_STATIC_ACT_OFFSET)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_FID_OFFSET                                                     (8)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_FID_MASK                                                       (0xFFF << RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_FID_OFFSET)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_SPFID_OFFSET                                                   (7)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_SPFID_MASK                                                     (0x1 << RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_SPFID_OFFSET)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_PORTNUMBER_OFFSET                                              (2)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_PORTNUMBER_MASK                                                (0x1F << RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_PORTNUMBER_OFFSET)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_SPPORT_OFFSET                                                  (1)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_SPPORT_MASK                                                    (0x1 << RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_SPPORT_OFFSET)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_REMOVEACT_TRAG_OFFSET                                          (0)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_REMOVEACT_TRAG_MASK                                            (0x1 << RTL8328_ADDRESS_TABLE_DELETE_CONTROL0_REMOVEACT_TRAG_OFFSET)

#define RTL8328_ADDRESS_TABLE_DELETE_CONTROL1_ADDR                                                             (0x130008)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL1_SPMAC_OFFSET                                                   (16)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL1_SPMAC_MASK                                                     (0x1 << RTL8328_ADDRESS_TABLE_DELETE_CONTROL1_SPMAC_OFFSET)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL1_SPMAC_47_32_OFFSET                                             (0)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL1_SPMAC_47_32_MASK                                               (0xFFFF << RTL8328_ADDRESS_TABLE_DELETE_CONTROL1_SPMAC_47_32_OFFSET)

#define RTL8328_ADDRESS_TABLE_DELETE_CONTROL2_ADDR                                                             (0x13000C)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL2_SPMAC_31_0_OFFSET                                              (0)
  #define RTL8328_ADDRESS_TABLE_DELETE_CONTROL2_SPMAC_31_0_MASK                                                (0xFFFFFFFF << RTL8328_ADDRESS_TABLE_DELETE_CONTROL2_SPMAC_31_0_OFFSET)


/*
 * Feature: _802_dot1x 
 */
#define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_ADDR                                                      (0x140000)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XDEFPRI_OFFSET                                      (8)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XDEFPRI_MASK                                        (0x1 << RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XDEFPRI_OFFSET)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XTRAPPRI_OFFSET                                     (5)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XTRAPPRI_MASK                                       (0x7 << RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XTRAPPRI_OFFSET)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XCPUTAG_OFFSET                                      (4)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XCPUTAG_MASK                                        (0x1 << RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XCPUTAG_OFFSET)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_GVRTBH_OFFSET                                           (2)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_GVRTBH_MASK                                             (0x3 << RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_GVRTBH_OFFSET)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XMACOPDIR_OFFSET                                    (1)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XMACOPDIR_MASK                                      (0x1 << RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_DOT1XMACOPDIR_OFFSET)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_GVOPDIR_OFFSET                                          (0)
  #define RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_GVOPDIR_MASK                                            (0x1 << RTL8328_DOT1X_NETWORK_ACCESS_RELATED_CONTROL_GVOPDIR_OFFSET)


/*
 * Feature: L2 Entry Number Constrain 
 */
#define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                                (0x150000)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                               (15)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                 (0x7FFF << RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                               (0)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                 (0x7FFF << RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                                (0x150004)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                 (15)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                   (0x1 << RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                                (13)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                  (0x3 << RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                               (12)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                 (0x1 << RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                        (0)
  #define RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                          (0xFFF << RTL8328_FID0_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID0_ADDR                                                          (0x150008)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID0_FIDLASMAC_47_16_OFFSET                                      (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID0_FIDLASMAC_47_16_MASK                                        (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID0_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID0_ADDR                                                          (0x15000C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID0_FIDLASMAC_15_0_OFFSET                                       (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID0_FIDLASMAC_15_0_MASK                                         (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID0_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                                (0x150010)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                               (15)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                 (0x7FFF << RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                               (0)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                 (0x7FFF << RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                                (0x150014)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                 (15)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                   (0x1 << RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                                (13)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                  (0x3 << RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                               (12)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                 (0x1 << RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                        (0)
  #define RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                          (0xFFF << RTL8328_FID1_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID1_ADDR                                                          (0x150018)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID1_FIDLASMAC_47_16_OFFSET                                      (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID1_FIDLASMAC_47_16_MASK                                        (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID1_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID1_ADDR                                                          (0x15001C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID1_FIDLASMAC_15_0_OFFSET                                       (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID1_FIDLASMAC_15_0_MASK                                         (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID1_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                                (0x150020)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                               (15)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                 (0x7FFF << RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                               (0)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                 (0x7FFF << RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                                (0x150024)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                 (15)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                   (0x1 << RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                                (13)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                  (0x3 << RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                               (12)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                 (0x1 << RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                        (0)
  #define RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                          (0xFFF << RTL8328_FID2_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID2_ADDR                                                          (0x150028)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID2_FIDLASMAC_47_16_OFFSET                                      (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID2_FIDLASMAC_47_16_MASK                                        (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID2_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID2_ADDR                                                          (0x15002C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID2_FIDLASMAC_15_0_OFFSET                                       (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID2_FIDLASMAC_15_0_MASK                                         (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID2_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                                (0x150030)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                               (15)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                 (0x7FFF << RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                               (0)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                 (0x7FFF << RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                                (0x150034)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                 (15)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                   (0x1 << RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                                (13)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                  (0x3 << RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                               (12)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                 (0x1 << RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                        (0)
  #define RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                          (0xFFF << RTL8328_FID3_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID3_ADDR                                                          (0x150038)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID3_FIDLASMAC_47_16_OFFSET                                      (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID3_FIDLASMAC_47_16_MASK                                        (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID3_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID3_ADDR                                                          (0x15003C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID3_FIDLASMAC_15_0_OFFSET                                       (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID3_FIDLASMAC_15_0_MASK                                         (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID3_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                                (0x150040)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                               (15)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                 (0x7FFF << RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                               (0)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                 (0x7FFF << RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                                (0x150044)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                 (15)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                   (0x1 << RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                                (13)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                  (0x3 << RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                               (12)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                 (0x1 << RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                        (0)
  #define RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                          (0xFFF << RTL8328_FID4_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID4_ADDR                                                          (0x150048)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID4_FIDLASMAC_47_16_OFFSET                                      (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID4_FIDLASMAC_47_16_MASK                                        (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID4_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID4_ADDR                                                          (0x15004C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID4_FIDLASMAC_15_0_OFFSET                                       (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID4_FIDLASMAC_15_0_MASK                                         (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID4_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                                (0x150050)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                               (15)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                 (0x7FFF << RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                               (0)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                 (0x7FFF << RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                                (0x150054)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                 (15)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                   (0x1 << RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                                (13)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                  (0x3 << RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                               (12)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                 (0x1 << RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                        (0)
  #define RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                          (0xFFF << RTL8328_FID5_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID5_ADDR                                                          (0x150058)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID5_FIDLASMAC_47_16_OFFSET                                      (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID5_FIDLASMAC_47_16_MASK                                        (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID5_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID5_ADDR                                                          (0x15005C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID5_FIDLASMAC_15_0_OFFSET                                       (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID5_FIDLASMAC_15_0_MASK                                         (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID5_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                                (0x150060)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                               (15)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                 (0x7FFF << RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                               (0)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                 (0x7FFF << RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                                (0x150064)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                 (15)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                   (0x1 << RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                                (13)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                  (0x3 << RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                               (12)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                 (0x1 << RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                        (0)
  #define RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                          (0xFFF << RTL8328_FID6_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID6_ADDR                                                          (0x150068)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID6_FIDLASMAC_47_16_OFFSET                                      (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID6_FIDLASMAC_47_16_MASK                                        (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID6_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID6_ADDR                                                          (0x15006C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID6_FIDLASMAC_15_0_OFFSET                                       (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID6_FIDLASMAC_15_0_MASK                                         (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID6_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                                (0x150070)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                               (15)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                 (0x7FFF << RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                               (0)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                 (0x7FFF << RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                                (0x150074)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                 (15)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                   (0x1 << RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                                (13)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                  (0x3 << RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                               (12)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                 (0x1 << RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                        (0)
  #define RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                          (0xFFF << RTL8328_FID7_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID7_ADDR                                                          (0x150078)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID7_FIDLASMAC_47_16_OFFSET                                      (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID7_FIDLASMAC_47_16_MASK                                        (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID7_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID7_ADDR                                                          (0x15007C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID7_FIDLASMAC_15_0_OFFSET                                       (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID7_FIDLASMAC_15_0_MASK                                         (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID7_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                                (0x150080)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                               (15)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                 (0x7FFF << RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                               (0)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                 (0x7FFF << RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                                (0x150084)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                 (15)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                   (0x1 << RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                                (13)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                  (0x3 << RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                               (12)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                 (0x1 << RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                        (0)
  #define RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                          (0xFFF << RTL8328_FID8_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID8_ADDR                                                          (0x150088)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID8_FIDLASMAC_47_16_OFFSET                                      (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID8_FIDLASMAC_47_16_MASK                                        (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID8_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID8_ADDR                                                          (0x15008C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID8_FIDLASMAC_15_0_OFFSET                                       (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID8_FIDLASMAC_15_0_MASK                                         (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID8_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                                (0x150090)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                               (15)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                 (0x7FFF << RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                               (0)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                 (0x7FFF << RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                                (0x150094)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                 (15)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                   (0x1 << RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                                (13)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                  (0x3 << RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                               (12)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                 (0x1 << RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                        (0)
  #define RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                          (0xFFF << RTL8328_FID9_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID9_ADDR                                                          (0x150098)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID9_FIDLASMAC_47_16_OFFSET                                      (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID9_FIDLASMAC_47_16_MASK                                        (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID9_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID9_ADDR                                                          (0x15009C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID9_FIDLASMAC_15_0_OFFSET                                       (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID9_FIDLASMAC_15_0_MASK                                         (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID9_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1500A0)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1500A4)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID10_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID10_ADDR                                                         (0x1500A8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID10_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID10_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID10_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID10_ADDR                                                         (0x1500AC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID10_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID10_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID10_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1500B0)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1500B4)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID11_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID11_ADDR                                                         (0x1500B8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID11_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID11_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID11_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID11_ADDR                                                         (0x1500BC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID11_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID11_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID11_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1500C0)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1500C4)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID12_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID12_ADDR                                                         (0x1500C8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID12_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID12_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID12_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID12_ADDR                                                         (0x1500CC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID12_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID12_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID12_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1500D0)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1500D4)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID13_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID13_ADDR                                                         (0x1500D8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID13_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID13_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID13_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID13_ADDR                                                         (0x1500DC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID13_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID13_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID13_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1500E0)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1500E4)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID14_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID14_ADDR                                                         (0x1500E8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID14_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID14_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID14_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID14_ADDR                                                         (0x1500EC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID14_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID14_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID14_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1500F0)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1500F4)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID15_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID15_ADDR                                                         (0x1500F8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID15_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID15_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID15_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID15_ADDR                                                         (0x1500FC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID15_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID15_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID15_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x150100)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x150104)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID16_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID16_ADDR                                                         (0x150108)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID16_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID16_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID16_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID16_ADDR                                                         (0x15010C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID16_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID16_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID16_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x150110)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x150114)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID17_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID17_ADDR                                                         (0x150118)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID17_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID17_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID17_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID17_ADDR                                                         (0x15011C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID17_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID17_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID17_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x150120)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x150124)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID18_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID18_ADDR                                                         (0x150128)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID18_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID18_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID18_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID18_ADDR                                                         (0x15012C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID18_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID18_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID18_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x150130)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x150134)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID19_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID19_ADDR                                                         (0x150138)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID19_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID19_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID19_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID19_ADDR                                                         (0x15013C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID19_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID19_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID19_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x150140)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x150144)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID20_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID20_ADDR                                                         (0x150148)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID20_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID20_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID20_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID20_ADDR                                                         (0x15014C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID20_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID20_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID20_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x150150)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x150154)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID21_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID21_ADDR                                                         (0x150158)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID21_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID21_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID21_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID21_ADDR                                                         (0x15015C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID21_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID21_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID21_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x150160)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x150164)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID22_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID22_ADDR                                                         (0x150168)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID22_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID22_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID22_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID22_ADDR                                                         (0x15016C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID22_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID22_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID22_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x150170)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x150174)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID23_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID23_ADDR                                                         (0x150178)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID23_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID23_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID23_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID23_ADDR                                                         (0x15017C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID23_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID23_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID23_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x150180)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x150184)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID24_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID24_ADDR                                                         (0x150188)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID24_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID24_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID24_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID24_ADDR                                                         (0x15018C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID24_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID24_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID24_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x150190)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x150194)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID25_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID25_ADDR                                                         (0x150198)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID25_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID25_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID25_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID25_ADDR                                                         (0x15019C)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID25_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID25_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID25_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1501A0)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1501A4)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID26_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID26_ADDR                                                         (0x1501A8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID26_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID26_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID26_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID26_ADDR                                                         (0x1501AC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID26_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID26_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID26_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1501B0)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1501B4)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID27_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID27_ADDR                                                         (0x1501B8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID27_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID27_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID27_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID27_ADDR                                                         (0x1501BC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID27_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID27_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID27_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1501C0)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1501C4)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID28_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID28_ADDR                                                         (0x1501C8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID28_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID28_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID28_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID28_ADDR                                                         (0x1501CC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID28_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID28_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID28_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1501D0)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1501D4)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID29_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID29_ADDR                                                         (0x1501D8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID29_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID29_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID29_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID29_ADDR                                                         (0x1501DC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID29_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID29_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID29_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1501E0)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1501E4)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID30_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID30_ADDR                                                         (0x1501E8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID30_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID30_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID30_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID30_ADDR                                                         (0x1501EC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID30_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID30_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID30_FIDLASMAC_15_0_OFFSET)

#define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR                                               (0x1501F0)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET                              (15)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_MASK                                (0x7FFF << RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDCURMACNUM_OFFSET)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET                              (0)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_MASK                                (0x7FFF << RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIDMAXMACNUM_OFFSET)

#define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR                                               (0x1501F4)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET                                (15)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_MASK                                  (0x1 << RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDVCN_CLR_OFFSET)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET                               (13)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_MASK                                 (0x3 << RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDL2LIMACT_OFFSET)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET                              (12)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_MASK                                (0x1 << RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FIDMACNUMCTL_OFFSET)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET                                       (0)
  #define RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_MASK                                         (0xFFF << RTL8328_FID31_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_FID_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION0_OF_FID31_ADDR                                                         (0x1501F8)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID31_FIDLASMAC_47_16_OFFSET                                     (0)
  #define RTL8328_LAST_PACKET_INFORMATION0_OF_FID31_FIDLASMAC_47_16_MASK                                       (0xFFFFFFFF << RTL8328_LAST_PACKET_INFORMATION0_OF_FID31_FIDLASMAC_47_16_OFFSET)

#define RTL8328_LAST_PACKET_INFORMATION1_OF_FID31_ADDR                                                         (0x1501FC)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID31_FIDLASMAC_15_0_OFFSET                                      (16)
  #define RTL8328_LAST_PACKET_INFORMATION1_OF_FID31_FIDLASMAC_15_0_MASK                                        (0xFFFF << RTL8328_LAST_PACKET_INFORMATION1_OF_FID31_FIDLASMAC_15_0_OFFSET)

#define RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_ADDR                                                                (0x150200)
  #define RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_DFRPVMLPRI_OFFSET                                                 (7)
  #define RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_DFRPVMLPRI_MASK                                                   (0x1 << RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_DFRPVMLPRI_OFFSET)
  #define RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_PVMLPRI_OFFSET                                                    (4)
  #define RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_PVMLPRI_MASK                                                      (0x7 << RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_PVMLPRI_OFFSET)
  #define RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_DFRPVMLDP_OFFSET                                                  (3)
  #define RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_DFRPVMLDP_MASK                                                    (0x1 << RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_DFRPVMLDP_OFFSET)
  #define RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_PVMLDP_OFFSET                                                     (1)
  #define RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_PVMLDP_MASK                                                       (0x3 << RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_PVMLDP_OFFSET)
  #define RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_CPUTAG_OFFSET                                                     (0)
  #define RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_CPUTAG_MASK                                                       (0x1 << RTL8328_MAC_CONSTRIAN_TRAP_CONTROL_CPUTAG_OFFSET)

#define RTL8328_FID_MAC_ADDRESS_NUMBER_CONSTRAIN_PORMASK_CONTROL_ADDR(port)                                    (0x150204 + (((port) << 2))) /* port: 0-31 */
  #define RTL8328_FID_MAC_ADDRESS_NUMBER_CONSTRAIN_PORMASK_CONTROL_VPMASK_OFFSET                               (0)
  #define RTL8328_FID_MAC_ADDRESS_NUMBER_CONSTRAIN_PORMASK_CONTROL_VPMASK_MASK                                 (0x1FFFFFFF << RTL8328_FID_MAC_ADDRESS_NUMBER_CONSTRAIN_PORMASK_CONTROL_VPMASK_OFFSET)


/*
 * Feature: Attack Prevention 
 */

/*
 * Feature: Storm Control 
 */
#define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_ADDR                                                               (0x170000)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SYS_UNUA_ENABLE_OFFSET                                           (19)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SYS_UNUA_ENABLE_MASK                                             (0x1 << RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SYS_UNUA_ENABLE_OFFSET)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SYS_MC_ENABLE_OFFSET                                             (18)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SYS_MC_ENABLE_MASK                                               (0x1 << RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SYS_MC_ENABLE_OFFSET)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SYS_BC_ENABLE_OFFSET                                             (17)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SYS_BC_ENABLE_MASK                                               (0x1 << RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SYS_BC_ENABLE_OFFSET)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SCMETER_INC_IFG_OFFSET                                           (16)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SCMETER_INC_IFG_MASK                                             (0x1 << RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SCMETER_INC_IFG_OFFSET)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SCMETER_TCNT_OFFSET                                              (8)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SCMETER_TCNT_MASK                                                (0xFF << RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SCMETER_TCNT_OFFSET)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SCMETER_ADCNT_OFFSET                                             (0)
  #define RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SCMETER_ADCNT_MASK                                               (0xFF << RTL8328_TRAFFSTORMFILTER_GLOBAL_REG_SCMETER_ADCNT_OFFSET)

#define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_ADDR                                                         (0x170004)
  #define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_ACCESS_TYPE_OFFSET                                         (7)
  #define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_ACCESS_TYPE_MASK                                           (0xF << RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_ACCESS_TYPE_OFFSET)
  #define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_ACCESS_PORT_OFFSET                                         (2)
  #define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_ACCESS_PORT_MASK                                           (0x1F << RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_ACCESS_PORT_OFFSET)
  #define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_ACCESS_RW_OFFSET                                           (1)
  #define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_ACCESS_RW_MASK                                             (0x1 << RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_ACCESS_RW_OFFSET)
  #define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_INDIRECT_ACCESS_OFFSET                                     (0)
  #define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_INDIRECT_ACCESS_MASK                                       (0x1 << RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG0_INDIRECT_ACCESS_OFFSET)

#define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG1_ADDR                                                         (0x170008)
  #define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG1_ACCESS_DATA_OFFSET                                         (0)
  #define RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG1_ACCESS_DATA_MASK                                           (0xFFFFFFFF << RTL8328_TRAFFSTORMFILTER_INDREACCESS_REG1_ACCESS_DATA_OFFSET)


/*
 * Feature: Port Isolation 
 */

/*
 * Feature: Port Moving Control 
 */

/*
 * Feature: IGMP Snooping 
 */

/*
 * Feature: EEE MAC Control 
 */
#define RTL8328_GLOBAL_EEE_MAC_CONTROL0_ADDR                                                                   (0x1B0000)
  #define RTL8328_GLOBAL_EEE_MAC_CONTROL0_EEE_GTXC_GATE_EN_P27_OFFSET                                          (3)
  #define RTL8328_GLOBAL_EEE_MAC_CONTROL0_EEE_GTXC_GATE_EN_P27_MASK                                            (0x1 << RTL8328_GLOBAL_EEE_MAC_CONTROL0_EEE_GTXC_GATE_EN_P27_OFFSET)
  #define RTL8328_GLOBAL_EEE_MAC_CONTROL0_EEE_GTXC_GATE_EN_P25_OFFSET                                          (2)
  #define RTL8328_GLOBAL_EEE_MAC_CONTROL0_EEE_GTXC_GATE_EN_P25_MASK                                            (0x1 << RTL8328_GLOBAL_EEE_MAC_CONTROL0_EEE_GTXC_GATE_EN_P25_OFFSET)
  #define RTL8328_GLOBAL_EEE_MAC_CONTROL0_EEE_GTXC_GATE_EN_P24_OFFSET                                          (1)
  #define RTL8328_GLOBAL_EEE_MAC_CONTROL0_EEE_GTXC_GATE_EN_P24_MASK                                            (0x1 << RTL8328_GLOBAL_EEE_MAC_CONTROL0_EEE_GTXC_GATE_EN_P24_OFFSET)
  #define RTL8328_GLOBAL_EEE_MAC_CONTROL0_DIS_EEE_ALLPORT_OFFSET                                               (0)
  #define RTL8328_GLOBAL_EEE_MAC_CONTROL0_DIS_EEE_ALLPORT_MASK                                                 (0x1 << RTL8328_GLOBAL_EEE_MAC_CONTROL0_DIS_EEE_ALLPORT_OFFSET)


/*
 * Feature: Range Check 
 */
#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_0_ADDR                                                      (0x200000)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_0_PORT_UPPER_BOUND_OFFSET                                 (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_0_PORT_UPPER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_0_PORT_LOWER_BOUND_OFFSET                                 (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_0_PORT_LOWER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_1_ADDR                                                      (0x200004)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_1_DESTPORT_OFFSET                                         (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_1_DESTPORT_MASK                                           (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_1_TYPE_OFFSET                                             (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_1_TYPE_MASK                                               (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY0_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_0_ADDR                                                      (0x200008)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_0_PORT_UPPER_BOUND_OFFSET                                 (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_0_PORT_UPPER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_0_PORT_LOWER_BOUND_OFFSET                                 (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_0_PORT_LOWER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_1_ADDR                                                      (0x20000C)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_1_DESTPORT_OFFSET                                         (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_1_DESTPORT_MASK                                           (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_1_TYPE_OFFSET                                             (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_1_TYPE_MASK                                               (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY1_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_0_ADDR                                                      (0x200010)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_0_PORT_UPPER_BOUND_OFFSET                                 (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_0_PORT_UPPER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_0_PORT_LOWER_BOUND_OFFSET                                 (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_0_PORT_LOWER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_1_ADDR                                                      (0x200014)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_1_DESTPORT_OFFSET                                         (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_1_DESTPORT_MASK                                           (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_1_TYPE_OFFSET                                             (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_1_TYPE_MASK                                               (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY2_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_0_ADDR                                                      (0x200018)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_0_PORT_UPPER_BOUND_OFFSET                                 (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_0_PORT_UPPER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_0_PORT_LOWER_BOUND_OFFSET                                 (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_0_PORT_LOWER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_1_ADDR                                                      (0x20001C)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_1_DESTPORT_OFFSET                                         (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_1_DESTPORT_MASK                                           (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_1_TYPE_OFFSET                                             (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_1_TYPE_MASK                                               (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY3_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_0_ADDR                                                      (0x200020)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_0_PORT_UPPER_BOUND_OFFSET                                 (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_0_PORT_UPPER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_0_PORT_LOWER_BOUND_OFFSET                                 (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_0_PORT_LOWER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_1_ADDR                                                      (0x200024)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_1_DESTPORT_OFFSET                                         (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_1_DESTPORT_MASK                                           (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_1_TYPE_OFFSET                                             (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_1_TYPE_MASK                                               (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY4_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_0_ADDR                                                      (0x200028)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_0_PORT_UPPER_BOUND_OFFSET                                 (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_0_PORT_UPPER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_0_PORT_LOWER_BOUND_OFFSET                                 (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_0_PORT_LOWER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_1_ADDR                                                      (0x20002C)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_1_DESTPORT_OFFSET                                         (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_1_DESTPORT_MASK                                           (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_1_TYPE_OFFSET                                             (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_1_TYPE_MASK                                               (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY5_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_0_ADDR                                                      (0x200030)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_0_PORT_UPPER_BOUND_OFFSET                                 (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_0_PORT_UPPER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_0_PORT_LOWER_BOUND_OFFSET                                 (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_0_PORT_LOWER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_1_ADDR                                                      (0x200034)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_1_DESTPORT_OFFSET                                         (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_1_DESTPORT_MASK                                           (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_1_TYPE_OFFSET                                             (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_1_TYPE_MASK                                               (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY6_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_0_ADDR                                                      (0x200038)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_0_PORT_UPPER_BOUND_OFFSET                                 (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_0_PORT_UPPER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_0_PORT_LOWER_BOUND_OFFSET                                 (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_0_PORT_LOWER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_1_ADDR                                                      (0x20003C)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_1_DESTPORT_OFFSET                                         (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_1_DESTPORT_MASK                                           (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_1_TYPE_OFFSET                                             (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_1_TYPE_MASK                                               (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY7_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_0_ADDR                                                      (0x200040)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_0_PORT_UPPER_BOUND_OFFSET                                 (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_0_PORT_UPPER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_0_PORT_LOWER_BOUND_OFFSET                                 (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_0_PORT_LOWER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_1_ADDR                                                      (0x200044)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_1_DESTPORT_OFFSET                                         (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_1_DESTPORT_MASK                                           (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_1_TYPE_OFFSET                                             (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_1_TYPE_MASK                                               (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY8_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_0_ADDR                                                      (0x200048)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_0_PORT_UPPER_BOUND_OFFSET                                 (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_0_PORT_UPPER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_0_PORT_LOWER_BOUND_OFFSET                                 (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_0_PORT_LOWER_BOUND_MASK                                   (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_1_ADDR                                                      (0x20004C)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_1_DESTPORT_OFFSET                                         (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_1_DESTPORT_MASK                                           (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_1_TYPE_OFFSET                                             (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_1_TYPE_MASK                                               (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY9_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_0_ADDR                                                     (0x200050)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_0_PORT_UPPER_BOUND_OFFSET                                (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_0_PORT_UPPER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_0_PORT_LOWER_BOUND_OFFSET                                (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_0_PORT_LOWER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_1_ADDR                                                     (0x200054)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_1_DESTPORT_OFFSET                                        (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_1_DESTPORT_MASK                                          (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_1_TYPE_OFFSET                                            (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_1_TYPE_MASK                                              (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY10_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_0_ADDR                                                     (0x200058)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_0_PORT_UPPER_BOUND_OFFSET                                (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_0_PORT_UPPER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_0_PORT_LOWER_BOUND_OFFSET                                (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_0_PORT_LOWER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_1_ADDR                                                     (0x20005C)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_1_DESTPORT_OFFSET                                        (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_1_DESTPORT_MASK                                          (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_1_TYPE_OFFSET                                            (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_1_TYPE_MASK                                              (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY11_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_0_ADDR                                                     (0x200060)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_0_PORT_UPPER_BOUND_OFFSET                                (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_0_PORT_UPPER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_0_PORT_LOWER_BOUND_OFFSET                                (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_0_PORT_LOWER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_1_ADDR                                                     (0x200064)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_1_DESTPORT_OFFSET                                        (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_1_DESTPORT_MASK                                          (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_1_TYPE_OFFSET                                            (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_1_TYPE_MASK                                              (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY12_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_0_ADDR                                                     (0x200068)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_0_PORT_UPPER_BOUND_OFFSET                                (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_0_PORT_UPPER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_0_PORT_LOWER_BOUND_OFFSET                                (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_0_PORT_LOWER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_1_ADDR                                                     (0x20006C)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_1_DESTPORT_OFFSET                                        (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_1_DESTPORT_MASK                                          (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_1_TYPE_OFFSET                                            (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_1_TYPE_MASK                                              (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY13_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_0_ADDR                                                     (0x200070)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_0_PORT_UPPER_BOUND_OFFSET                                (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_0_PORT_UPPER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_0_PORT_LOWER_BOUND_OFFSET                                (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_0_PORT_LOWER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_1_ADDR                                                     (0x200074)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_1_DESTPORT_OFFSET                                        (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_1_DESTPORT_MASK                                          (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_1_TYPE_OFFSET                                            (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_1_TYPE_MASK                                              (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY14_1_TYPE_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_0_ADDR                                                     (0x200078)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_0_PORT_UPPER_BOUND_OFFSET                                (16)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_0_PORT_UPPER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_0_PORT_UPPER_BOUND_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_0_PORT_LOWER_BOUND_OFFSET                                (0)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_0_PORT_LOWER_BOUND_MASK                                  (0xFFFF << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_0_PORT_LOWER_BOUND_OFFSET)

#define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_1_ADDR                                                     (0x20007C)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_1_DESTPORT_OFFSET                                        (31)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_1_DESTPORT_MASK                                          (0x1 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_1_DESTPORT_OFFSET)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_1_TYPE_OFFSET                                            (29)
  #define RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_1_TYPE_MASK                                              (0x3 << RTL8328_L4PORT_RANGE_CHECKING_TABLE_ENTRY15_1_TYPE_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_ADDR                                                         (0x200080)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_TYPE_OFFSET                                                (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_TYPE_MASK                                                  (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_SRCPORT_NUM_OFFSET                                         (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_SRCPORT_NUM_MASK                                           (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_INNER_VID_UPPER_BOUND_OFFSET                               (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_INNER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_INNER_VID_LOWER_BOUND_OFFSET                               (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_INNER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_1_ADDR                                                         (0x200084)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_1_OUTER_VID_UPPER_BOUND_OFFSET                               (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_1_OUTER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_1_OUTER_VID_LOWER_BOUND_OFFSET                               (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_1_OUTER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY0_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_ADDR                                                         (0x200088)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_TYPE_OFFSET                                                (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_TYPE_MASK                                                  (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_SRCPORT_NUM_OFFSET                                         (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_SRCPORT_NUM_MASK                                           (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_INNER_VID_UPPER_BOUND_OFFSET                               (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_INNER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_INNER_VID_LOWER_BOUND_OFFSET                               (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_INNER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_1_ADDR                                                         (0x20008C)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_1_OUTER_VID_UPPER_BOUND_OFFSET                               (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_1_OUTER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_1_OUTER_VID_LOWER_BOUND_OFFSET                               (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_1_OUTER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY1_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_ADDR                                                         (0x200090)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_TYPE_OFFSET                                                (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_TYPE_MASK                                                  (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_SRCPORT_NUM_OFFSET                                         (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_SRCPORT_NUM_MASK                                           (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_INNER_VID_UPPER_BOUND_OFFSET                               (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_INNER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_INNER_VID_LOWER_BOUND_OFFSET                               (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_INNER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_1_ADDR                                                         (0x200094)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_1_OUTER_VID_UPPER_BOUND_OFFSET                               (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_1_OUTER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_1_OUTER_VID_LOWER_BOUND_OFFSET                               (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_1_OUTER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY2_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_ADDR                                                         (0x200098)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_TYPE_OFFSET                                                (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_TYPE_MASK                                                  (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_SRCPORT_NUM_OFFSET                                         (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_SRCPORT_NUM_MASK                                           (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_INNER_VID_UPPER_BOUND_OFFSET                               (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_INNER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_INNER_VID_LOWER_BOUND_OFFSET                               (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_INNER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_1_ADDR                                                         (0x20009C)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_1_OUTER_VID_UPPER_BOUND_OFFSET                               (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_1_OUTER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_1_OUTER_VID_LOWER_BOUND_OFFSET                               (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_1_OUTER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY3_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_ADDR                                                         (0x2000A0)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_TYPE_OFFSET                                                (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_TYPE_MASK                                                  (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_SRCPORT_NUM_OFFSET                                         (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_SRCPORT_NUM_MASK                                           (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_INNER_VID_UPPER_BOUND_OFFSET                               (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_INNER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_INNER_VID_LOWER_BOUND_OFFSET                               (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_INNER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_1_ADDR                                                         (0x2000A4)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_1_OUTER_VID_UPPER_BOUND_OFFSET                               (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_1_OUTER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_1_OUTER_VID_LOWER_BOUND_OFFSET                               (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_1_OUTER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY4_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_ADDR                                                         (0x2000A8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_TYPE_OFFSET                                                (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_TYPE_MASK                                                  (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_SRCPORT_NUM_OFFSET                                         (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_SRCPORT_NUM_MASK                                           (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_INNER_VID_UPPER_BOUND_OFFSET                               (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_INNER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_INNER_VID_LOWER_BOUND_OFFSET                               (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_INNER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_1_ADDR                                                         (0x2000AC)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_1_OUTER_VID_UPPER_BOUND_OFFSET                               (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_1_OUTER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_1_OUTER_VID_LOWER_BOUND_OFFSET                               (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_1_OUTER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY5_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_ADDR                                                         (0x2000B0)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_TYPE_OFFSET                                                (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_TYPE_MASK                                                  (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_SRCPORT_NUM_OFFSET                                         (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_SRCPORT_NUM_MASK                                           (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_INNER_VID_UPPER_BOUND_OFFSET                               (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_INNER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_INNER_VID_LOWER_BOUND_OFFSET                               (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_INNER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_1_ADDR                                                         (0x2000B4)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_1_OUTER_VID_UPPER_BOUND_OFFSET                               (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_1_OUTER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_1_OUTER_VID_LOWER_BOUND_OFFSET                               (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_1_OUTER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY6_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_ADDR                                                         (0x2000B8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_TYPE_OFFSET                                                (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_TYPE_MASK                                                  (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_SRCPORT_NUM_OFFSET                                         (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_SRCPORT_NUM_MASK                                           (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_INNER_VID_UPPER_BOUND_OFFSET                               (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_INNER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_INNER_VID_LOWER_BOUND_OFFSET                               (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_INNER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_1_ADDR                                                         (0x2000BC)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_1_OUTER_VID_UPPER_BOUND_OFFSET                               (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_1_OUTER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_1_OUTER_VID_LOWER_BOUND_OFFSET                               (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_1_OUTER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY7_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_ADDR                                                         (0x2000C0)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_TYPE_OFFSET                                                (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_TYPE_MASK                                                  (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_SRCPORT_NUM_OFFSET                                         (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_SRCPORT_NUM_MASK                                           (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_INNER_VID_UPPER_BOUND_OFFSET                               (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_INNER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_INNER_VID_LOWER_BOUND_OFFSET                               (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_INNER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_1_ADDR                                                         (0x2000C4)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_1_OUTER_VID_UPPER_BOUND_OFFSET                               (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_1_OUTER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_1_OUTER_VID_LOWER_BOUND_OFFSET                               (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_1_OUTER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY8_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_ADDR                                                         (0x2000C8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_TYPE_OFFSET                                                (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_TYPE_MASK                                                  (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_SRCPORT_NUM_OFFSET                                         (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_SRCPORT_NUM_MASK                                           (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_INNER_VID_UPPER_BOUND_OFFSET                               (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_INNER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_INNER_VID_LOWER_BOUND_OFFSET                               (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_INNER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_1_ADDR                                                         (0x2000CC)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_1_OUTER_VID_UPPER_BOUND_OFFSET                               (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_1_OUTER_VID_UPPER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_1_OUTER_VID_LOWER_BOUND_OFFSET                               (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_1_OUTER_VID_LOWER_BOUND_MASK                                 (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY9_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_ADDR                                                        (0x2000D0)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_1_ADDR                                                        (0x2000D4)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY10_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_ADDR                                                        (0x2000D8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_1_ADDR                                                        (0x2000DC)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY11_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_ADDR                                                        (0x2000E0)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_1_ADDR                                                        (0x2000E4)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY12_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_ADDR                                                        (0x2000E8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_1_ADDR                                                        (0x2000EC)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY13_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_ADDR                                                        (0x2000F0)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_1_ADDR                                                        (0x2000F4)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY14_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_ADDR                                                        (0x2000F8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_1_ADDR                                                        (0x2000FC)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY15_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_ADDR                                                        (0x200100)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_1_ADDR                                                        (0x200104)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY16_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_ADDR                                                        (0x200108)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_1_ADDR                                                        (0x20010C)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY17_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_ADDR                                                        (0x200110)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_1_ADDR                                                        (0x200114)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY18_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_ADDR                                                        (0x200118)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_1_ADDR                                                        (0x20011C)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY19_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_ADDR                                                        (0x200120)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_1_ADDR                                                        (0x200124)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY20_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_ADDR                                                        (0x200128)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_1_ADDR                                                        (0x20012C)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY21_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_ADDR                                                        (0x200130)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_1_ADDR                                                        (0x200134)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY22_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_ADDR                                                        (0x200138)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_1_ADDR                                                        (0x20013C)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY23_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_ADDR                                                        (0x200140)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_1_ADDR                                                        (0x200144)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY24_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_ADDR                                                        (0x200148)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_1_ADDR                                                        (0x20014C)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY25_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_ADDR                                                        (0x200150)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_1_ADDR                                                        (0x200154)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY26_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_ADDR                                                        (0x200158)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_1_ADDR                                                        (0x20015C)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY27_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_ADDR                                                        (0x200160)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_1_ADDR                                                        (0x200164)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY28_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_ADDR                                                        (0x200168)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_1_ADDR                                                        (0x20016C)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY29_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_ADDR                                                        (0x200170)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_1_ADDR                                                        (0x200174)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY30_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_ADDR                                                        (0x200178)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_TYPE_OFFSET                                               (30)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_TYPE_MASK                                                 (0x3 << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_TYPE_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_SRCPORT_NUM_OFFSET                                        (25)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_SRCPORT_NUM_MASK                                          (0x1F << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_SRCPORT_NUM_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_INNER_VID_UPPER_BOUND_OFFSET                              (13)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_INNER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_INNER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_INNER_VID_LOWER_BOUND_OFFSET                              (1)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_INNER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_0_INNER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_1_ADDR                                                        (0x20017C)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_1_OUTER_VID_UPPER_BOUND_OFFSET                              (20)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_1_OUTER_VID_UPPER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_1_OUTER_VID_UPPER_BOUND_OFFSET)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_1_OUTER_VID_LOWER_BOUND_OFFSET                              (8)
  #define RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_1_OUTER_VID_LOWER_BOUND_MASK                                (0xFFF << RTL8328_VID_RANGE_CHECKING_TABLE_ENTRY31_1_OUTER_VID_LOWER_BOUND_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_0_ADDR                                                          (0x200180)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_0_IP_ADDR0_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_0_IP_ADDR0_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_1_ADDR                                                          (0x200184)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_1_IP_ADDR1_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_1_IP_ADDR1_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_2_ADDR                                                          (0x200188)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_2_IP_ADDR2_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_2_IP_ADDR2_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_3_ADDR                                                          (0x20018C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_3_IP_ADDR3_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_3_IP_ADDR3_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_4_ADDR                                                          (0x200190)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_4_IP_ADDR4_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_4_IP_ADDR4_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_5_ADDR                                                          (0x200194)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_5_IP_ADDR5_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_5_IP_ADDR5_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_6_ADDR                                                          (0x200198)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_6_IP_ADDR6_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_6_IP_ADDR6_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_7_ADDR                                                          (0x20019C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_7_IP_ADDR7_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_7_IP_ADDR7_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_8_ADDR                                                          (0x2001A0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_8_TYPE_OFFSET                                                 (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_8_TYPE_MASK                                                   (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_8_VALID_OFFSET                                                (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_8_VALID_MASK                                                  (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY0_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_0_ADDR                                                          (0x2001A4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_0_IP_ADDR0_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_0_IP_ADDR0_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_1_ADDR                                                          (0x2001A8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_1_IP_ADDR1_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_1_IP_ADDR1_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_2_ADDR                                                          (0x2001AC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_2_IP_ADDR2_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_2_IP_ADDR2_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_3_ADDR                                                          (0x2001B0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_3_IP_ADDR3_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_3_IP_ADDR3_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_4_ADDR                                                          (0x2001B4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_4_IP_ADDR4_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_4_IP_ADDR4_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_5_ADDR                                                          (0x2001B8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_5_IP_ADDR5_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_5_IP_ADDR5_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_6_ADDR                                                          (0x2001BC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_6_IP_ADDR6_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_6_IP_ADDR6_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_7_ADDR                                                          (0x2001C0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_7_IP_ADDR7_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_7_IP_ADDR7_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_8_ADDR                                                          (0x2001C4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_8_TYPE_OFFSET                                                 (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_8_TYPE_MASK                                                   (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_8_VALID_OFFSET                                                (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_8_VALID_MASK                                                  (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY1_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_0_ADDR                                                          (0x2001C8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_0_IP_ADDR0_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_0_IP_ADDR0_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_1_ADDR                                                          (0x2001CC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_1_IP_ADDR1_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_1_IP_ADDR1_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_2_ADDR                                                          (0x2001D0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_2_IP_ADDR2_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_2_IP_ADDR2_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_3_ADDR                                                          (0x2001D4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_3_IP_ADDR3_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_3_IP_ADDR3_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_4_ADDR                                                          (0x2001D8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_4_IP_ADDR4_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_4_IP_ADDR4_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_5_ADDR                                                          (0x2001DC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_5_IP_ADDR5_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_5_IP_ADDR5_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_6_ADDR                                                          (0x2001E0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_6_IP_ADDR6_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_6_IP_ADDR6_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_7_ADDR                                                          (0x2001E4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_7_IP_ADDR7_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_7_IP_ADDR7_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_8_ADDR                                                          (0x2001E8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_8_TYPE_OFFSET                                                 (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_8_TYPE_MASK                                                   (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_8_VALID_OFFSET                                                (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_8_VALID_MASK                                                  (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY2_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_0_ADDR                                                          (0x2001EC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_0_IP_ADDR0_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_0_IP_ADDR0_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_1_ADDR                                                          (0x2001F0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_1_IP_ADDR1_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_1_IP_ADDR1_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_2_ADDR                                                          (0x2001F4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_2_IP_ADDR2_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_2_IP_ADDR2_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_3_ADDR                                                          (0x2001F8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_3_IP_ADDR3_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_3_IP_ADDR3_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_4_ADDR                                                          (0x2001FC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_4_IP_ADDR4_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_4_IP_ADDR4_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_5_ADDR                                                          (0x200200)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_5_IP_ADDR5_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_5_IP_ADDR5_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_6_ADDR                                                          (0x200204)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_6_IP_ADDR6_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_6_IP_ADDR6_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_7_ADDR                                                          (0x200208)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_7_IP_ADDR7_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_7_IP_ADDR7_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_8_ADDR                                                          (0x20020C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_8_TYPE_OFFSET                                                 (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_8_TYPE_MASK                                                   (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_8_VALID_OFFSET                                                (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_8_VALID_MASK                                                  (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY3_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_0_ADDR                                                          (0x200210)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_0_IP_ADDR0_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_0_IP_ADDR0_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_1_ADDR                                                          (0x200214)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_1_IP_ADDR1_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_1_IP_ADDR1_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_2_ADDR                                                          (0x200218)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_2_IP_ADDR2_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_2_IP_ADDR2_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_3_ADDR                                                          (0x20021C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_3_IP_ADDR3_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_3_IP_ADDR3_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_4_ADDR                                                          (0x200220)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_4_IP_ADDR4_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_4_IP_ADDR4_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_5_ADDR                                                          (0x200224)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_5_IP_ADDR5_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_5_IP_ADDR5_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_6_ADDR                                                          (0x200228)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_6_IP_ADDR6_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_6_IP_ADDR6_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_7_ADDR                                                          (0x20022C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_7_IP_ADDR7_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_7_IP_ADDR7_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_8_ADDR                                                          (0x200230)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_8_TYPE_OFFSET                                                 (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_8_TYPE_MASK                                                   (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_8_VALID_OFFSET                                                (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_8_VALID_MASK                                                  (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY4_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_0_ADDR                                                          (0x200234)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_0_IP_ADDR0_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_0_IP_ADDR0_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_1_ADDR                                                          (0x200238)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_1_IP_ADDR1_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_1_IP_ADDR1_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_2_ADDR                                                          (0x20023C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_2_IP_ADDR2_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_2_IP_ADDR2_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_3_ADDR                                                          (0x200240)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_3_IP_ADDR3_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_3_IP_ADDR3_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_4_ADDR                                                          (0x200244)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_4_IP_ADDR4_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_4_IP_ADDR4_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_5_ADDR                                                          (0x200248)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_5_IP_ADDR5_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_5_IP_ADDR5_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_6_ADDR                                                          (0x20024C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_6_IP_ADDR6_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_6_IP_ADDR6_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_7_ADDR                                                          (0x200250)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_7_IP_ADDR7_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_7_IP_ADDR7_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_8_ADDR                                                          (0x200254)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_8_TYPE_OFFSET                                                 (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_8_TYPE_MASK                                                   (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_8_VALID_OFFSET                                                (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_8_VALID_MASK                                                  (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY5_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_0_ADDR                                                          (0x200258)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_0_IP_ADDR0_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_0_IP_ADDR0_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_1_ADDR                                                          (0x20025C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_1_IP_ADDR1_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_1_IP_ADDR1_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_2_ADDR                                                          (0x200260)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_2_IP_ADDR2_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_2_IP_ADDR2_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_3_ADDR                                                          (0x200264)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_3_IP_ADDR3_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_3_IP_ADDR3_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_4_ADDR                                                          (0x200268)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_4_IP_ADDR4_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_4_IP_ADDR4_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_5_ADDR                                                          (0x20026C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_5_IP_ADDR5_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_5_IP_ADDR5_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_6_ADDR                                                          (0x200270)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_6_IP_ADDR6_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_6_IP_ADDR6_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_7_ADDR                                                          (0x200274)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_7_IP_ADDR7_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_7_IP_ADDR7_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_8_ADDR                                                          (0x200278)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_8_TYPE_OFFSET                                                 (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_8_TYPE_MASK                                                   (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_8_VALID_OFFSET                                                (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_8_VALID_MASK                                                  (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY6_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_0_ADDR                                                          (0x20027C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_0_IP_ADDR0_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_0_IP_ADDR0_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_1_ADDR                                                          (0x200280)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_1_IP_ADDR1_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_1_IP_ADDR1_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_2_ADDR                                                          (0x200284)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_2_IP_ADDR2_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_2_IP_ADDR2_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_3_ADDR                                                          (0x200288)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_3_IP_ADDR3_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_3_IP_ADDR3_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_4_ADDR                                                          (0x20028C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_4_IP_ADDR4_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_4_IP_ADDR4_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_5_ADDR                                                          (0x200290)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_5_IP_ADDR5_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_5_IP_ADDR5_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_6_ADDR                                                          (0x200294)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_6_IP_ADDR6_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_6_IP_ADDR6_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_7_ADDR                                                          (0x200298)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_7_IP_ADDR7_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_7_IP_ADDR7_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_8_ADDR                                                          (0x20029C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_8_TYPE_OFFSET                                                 (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_8_TYPE_MASK                                                   (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_8_VALID_OFFSET                                                (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_8_VALID_MASK                                                  (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY7_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_0_ADDR                                                          (0x2002A0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_0_IP_ADDR0_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_0_IP_ADDR0_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_1_ADDR                                                          (0x2002A4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_1_IP_ADDR1_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_1_IP_ADDR1_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_2_ADDR                                                          (0x2002A8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_2_IP_ADDR2_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_2_IP_ADDR2_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_3_ADDR                                                          (0x2002AC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_3_IP_ADDR3_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_3_IP_ADDR3_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_4_ADDR                                                          (0x2002B0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_4_IP_ADDR4_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_4_IP_ADDR4_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_5_ADDR                                                          (0x2002B4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_5_IP_ADDR5_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_5_IP_ADDR5_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_6_ADDR                                                          (0x2002B8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_6_IP_ADDR6_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_6_IP_ADDR6_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_7_ADDR                                                          (0x2002BC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_7_IP_ADDR7_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_7_IP_ADDR7_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_8_ADDR                                                          (0x2002C0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_8_TYPE_OFFSET                                                 (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_8_TYPE_MASK                                                   (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_8_VALID_OFFSET                                                (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_8_VALID_MASK                                                  (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY8_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_0_ADDR                                                          (0x2002C4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_0_IP_ADDR0_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_0_IP_ADDR0_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_1_ADDR                                                          (0x2002C8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_1_IP_ADDR1_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_1_IP_ADDR1_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_2_ADDR                                                          (0x2002CC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_2_IP_ADDR2_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_2_IP_ADDR2_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_3_ADDR                                                          (0x2002D0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_3_IP_ADDR3_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_3_IP_ADDR3_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_4_ADDR                                                          (0x2002D4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_4_IP_ADDR4_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_4_IP_ADDR4_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_5_ADDR                                                          (0x2002D8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_5_IP_ADDR5_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_5_IP_ADDR5_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_6_ADDR                                                          (0x2002DC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_6_IP_ADDR6_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_6_IP_ADDR6_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_7_ADDR                                                          (0x2002E0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_7_IP_ADDR7_OFFSET                                             (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_7_IP_ADDR7_MASK                                               (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_8_ADDR                                                          (0x2002E4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_8_TYPE_OFFSET                                                 (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_8_TYPE_MASK                                                   (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_8_VALID_OFFSET                                                (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_8_VALID_MASK                                                  (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY9_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_0_ADDR                                                         (0x2002E8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_0_IP_ADDR0_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_0_IP_ADDR0_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_1_ADDR                                                         (0x2002EC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_1_IP_ADDR1_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_1_IP_ADDR1_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_2_ADDR                                                         (0x2002F0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_2_IP_ADDR2_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_2_IP_ADDR2_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_3_ADDR                                                         (0x2002F4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_3_IP_ADDR3_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_3_IP_ADDR3_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_4_ADDR                                                         (0x2002F8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_4_IP_ADDR4_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_4_IP_ADDR4_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_5_ADDR                                                         (0x2002FC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_5_IP_ADDR5_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_5_IP_ADDR5_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_6_ADDR                                                         (0x200300)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_6_IP_ADDR6_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_6_IP_ADDR6_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_7_ADDR                                                         (0x200304)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_7_IP_ADDR7_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_7_IP_ADDR7_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_8_ADDR                                                         (0x200308)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_8_TYPE_OFFSET                                                (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_8_TYPE_MASK                                                  (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_8_VALID_OFFSET                                               (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_8_VALID_MASK                                                 (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY10_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_0_ADDR                                                         (0x20030C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_0_IP_ADDR0_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_0_IP_ADDR0_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_1_ADDR                                                         (0x200310)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_1_IP_ADDR1_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_1_IP_ADDR1_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_2_ADDR                                                         (0x200314)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_2_IP_ADDR2_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_2_IP_ADDR2_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_3_ADDR                                                         (0x200318)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_3_IP_ADDR3_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_3_IP_ADDR3_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_4_ADDR                                                         (0x20031C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_4_IP_ADDR4_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_4_IP_ADDR4_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_5_ADDR                                                         (0x200320)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_5_IP_ADDR5_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_5_IP_ADDR5_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_6_ADDR                                                         (0x200324)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_6_IP_ADDR6_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_6_IP_ADDR6_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_7_ADDR                                                         (0x200328)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_7_IP_ADDR7_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_7_IP_ADDR7_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_8_ADDR                                                         (0x20032C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_8_TYPE_OFFSET                                                (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_8_TYPE_MASK                                                  (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_8_VALID_OFFSET                                               (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_8_VALID_MASK                                                 (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY11_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_0_ADDR                                                         (0x200330)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_0_IP_ADDR0_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_0_IP_ADDR0_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_1_ADDR                                                         (0x200334)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_1_IP_ADDR1_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_1_IP_ADDR1_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_2_ADDR                                                         (0x200338)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_2_IP_ADDR2_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_2_IP_ADDR2_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_3_ADDR                                                         (0x20033C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_3_IP_ADDR3_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_3_IP_ADDR3_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_4_ADDR                                                         (0x200340)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_4_IP_ADDR4_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_4_IP_ADDR4_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_5_ADDR                                                         (0x200344)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_5_IP_ADDR5_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_5_IP_ADDR5_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_6_ADDR                                                         (0x200348)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_6_IP_ADDR6_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_6_IP_ADDR6_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_7_ADDR                                                         (0x20034C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_7_IP_ADDR7_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_7_IP_ADDR7_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_8_ADDR                                                         (0x200350)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_8_TYPE_OFFSET                                                (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_8_TYPE_MASK                                                  (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_8_VALID_OFFSET                                               (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_8_VALID_MASK                                                 (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY12_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_0_ADDR                                                         (0x200354)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_0_IP_ADDR0_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_0_IP_ADDR0_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_1_ADDR                                                         (0x200358)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_1_IP_ADDR1_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_1_IP_ADDR1_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_2_ADDR                                                         (0x20035C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_2_IP_ADDR2_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_2_IP_ADDR2_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_3_ADDR                                                         (0x200360)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_3_IP_ADDR3_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_3_IP_ADDR3_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_4_ADDR                                                         (0x200364)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_4_IP_ADDR4_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_4_IP_ADDR4_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_5_ADDR                                                         (0x200368)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_5_IP_ADDR5_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_5_IP_ADDR5_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_6_ADDR                                                         (0x20036C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_6_IP_ADDR6_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_6_IP_ADDR6_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_7_ADDR                                                         (0x200370)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_7_IP_ADDR7_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_7_IP_ADDR7_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_8_ADDR                                                         (0x200374)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_8_TYPE_OFFSET                                                (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_8_TYPE_MASK                                                  (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_8_VALID_OFFSET                                               (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_8_VALID_MASK                                                 (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY13_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_0_ADDR                                                         (0x200378)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_0_IP_ADDR0_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_0_IP_ADDR0_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_1_ADDR                                                         (0x20037C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_1_IP_ADDR1_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_1_IP_ADDR1_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_2_ADDR                                                         (0x200380)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_2_IP_ADDR2_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_2_IP_ADDR2_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_3_ADDR                                                         (0x200384)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_3_IP_ADDR3_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_3_IP_ADDR3_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_4_ADDR                                                         (0x200388)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_4_IP_ADDR4_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_4_IP_ADDR4_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_5_ADDR                                                         (0x20038C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_5_IP_ADDR5_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_5_IP_ADDR5_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_6_ADDR                                                         (0x200390)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_6_IP_ADDR6_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_6_IP_ADDR6_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_7_ADDR                                                         (0x200394)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_7_IP_ADDR7_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_7_IP_ADDR7_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_8_ADDR                                                         (0x200398)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_8_TYPE_OFFSET                                                (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_8_TYPE_MASK                                                  (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_8_VALID_OFFSET                                               (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_8_VALID_MASK                                                 (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY14_8_VALID_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_0_ADDR                                                         (0x20039C)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_0_IP_ADDR0_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_0_IP_ADDR0_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_0_IP_ADDR0_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_1_ADDR                                                         (0x2003A0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_1_IP_ADDR1_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_1_IP_ADDR1_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_1_IP_ADDR1_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_2_ADDR                                                         (0x2003A4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_2_IP_ADDR2_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_2_IP_ADDR2_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_2_IP_ADDR2_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_3_ADDR                                                         (0x2003A8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_3_IP_ADDR3_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_3_IP_ADDR3_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_3_IP_ADDR3_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_4_ADDR                                                         (0x2003AC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_4_IP_ADDR4_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_4_IP_ADDR4_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_4_IP_ADDR4_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_5_ADDR                                                         (0x2003B0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_5_IP_ADDR5_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_5_IP_ADDR5_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_5_IP_ADDR5_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_6_ADDR                                                         (0x2003B4)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_6_IP_ADDR6_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_6_IP_ADDR6_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_6_IP_ADDR6_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_7_ADDR                                                         (0x2003B8)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_7_IP_ADDR7_OFFSET                                            (0)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_7_IP_ADDR7_MASK                                              (0xFFFFFFFF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_7_IP_ADDR7_OFFSET)

#define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_8_ADDR                                                         (0x2003BC)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_8_TYPE_OFFSET                                                (30)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_8_TYPE_MASK                                                  (0x3 << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_8_TYPE_OFFSET)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_8_VALID_OFFSET                                               (26)
  #define RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_8_VALID_MASK                                                 (0xF << RTL8328_IP_RANGE_CHECKING_TABLE_ENTRY15_8_VALID_OFFSET)

#define RTL8328_SOURCE_PORT_MASK_TABLE_ENTRY_ADDR(port)                                                        (0x2003C0 + (((port) << 2))) /* port: 0-15 */
  #define RTL8328_SOURCE_PORT_MASK_TABLE_ENTRY_SRCPORTMASK_OFFSET                                              (3)
  #define RTL8328_SOURCE_PORT_MASK_TABLE_ENTRY_SRCPORTMASK_MASK                                                (0x1FFFFFFF << RTL8328_SOURCE_PORT_MASK_TABLE_ENTRY_SRCPORTMASK_OFFSET)


/*
 * Feature: CAM Lookup and Template Genarator 
 */
#define RTL8328_TEMPLATE_SELECTOR_CONTROL0_ADDR(port)                                                          (0x210000 + (((port >> 3) << 2))) /* port: 0-31 */
  #define RTL8328_TEMPLATE_SELECTOR_CONTROL0_FCTEMPLSEL_OFFSET(port)                                           ((port & 0x7) << 2)
  #define RTL8328_TEMPLATE_SELECTOR_CONTROL0_FCTEMPLSEL_MASK(port)                                             (0xF << RTL8328_TEMPLATE_SELECTOR_CONTROL0_FCTEMPLSEL_OFFSET(port))

#define RTL8328_TEMPLATE_SELECTOR_CONTROL4_ADDR(port)                                                          (0x210010 + (((port >> 3) << 2))) /* port: 0-31 */
  #define RTL8328_TEMPLATE_SELECTOR_CONTROL4_INTEMPLSEL_OFFSET(port)                                           ((port & 0x7) << 2)
  #define RTL8328_TEMPLATE_SELECTOR_CONTROL4_INTEMPLSEL_MASK(port)                                             (0xF << RTL8328_TEMPLATE_SELECTOR_CONTROL4_INTEMPLSEL_OFFSET(port))

#define RTL8328_TEMPLATE_SELECTOR_CONTROL8_ADDR(port)                                                          (0x210020 + (((port >> 3) << 2))) /* port: 0-31 */
  #define RTL8328_TEMPLATE_SELECTOR_CONTROL8_EGTEMPLSEL_OFFSET(port)                                           ((port & 0x7) << 2)
  #define RTL8328_TEMPLATE_SELECTOR_CONTROL8_EGTEMPLSEL_MASK(port)                                             (0xF << RTL8328_TEMPLATE_SELECTOR_CONTROL8_EGTEMPLSEL_OFFSET(port))

#define RTL8328_TEMPLATE_SELECTOR_CONTROL12_ADDR(port)                                                         (0x210030 + (((port >> 3) << 2))) /* port: 0-31 */
  #define RTL8328_TEMPLATE_SELECTOR_CONTROL12_EVXTEMPLSEL_OFFSET(port)                                         ((port & 0x7) << 2)
  #define RTL8328_TEMPLATE_SELECTOR_CONTROL12_EVXTEMPLSEL_MASK(port)                                           (0xF << RTL8328_TEMPLATE_SELECTOR_CONTROL12_EVXTEMPLSEL_OFFSET(port))

#define RTL8328_USER_DEFINED_TEMPLATE_CONTROL_ADDR(index1, index2)                                             (0x210040 + ((index1 - 1) * 12) + (((index2 / 5) << 2))) /* index1: 1-15, index2: 0-8 */
  #define RTL8328_USER_DEFINED_TEMPLATE_CONTROL_FIELD_OFFSET(index2)                                           ((index2 % 0x5) * 6)
  #define RTL8328_USER_DEFINED_TEMPLATE_CONTROL_FIELD_MASK(index2)                                             (0x3F << RTL8328_USER_DEFINED_TEMPLATE_CONTROL_FIELD_OFFSET(index2))

#define RTL8328_LOOKUP_ENGINE_TEMPLATE_GENERATOR_CONTROL_ADDR                                                  (0x2100B8)
  #define RTL8328_LOOKUP_ENGINE_TEMPLATE_GENERATOR_CONTROL_TGL34ERROP_OFFSET                                   (0)
  #define RTL8328_LOOKUP_ENGINE_TEMPLATE_GENERATOR_CONTROL_TGL34ERROP_MASK                                     (0x1 << RTL8328_LOOKUP_ENGINE_TEMPLATE_GENERATOR_CONTROL_TGL34ERROP_OFFSET)

#define RTL8328_PIE_RESULT_REVERSE_CONTROL_ADDR(port)                                                          (0x2100BC + (((port) << 2))) /* port: 0-63 */
  #define RTL8328_PIE_RESULT_REVERSE_CONTROL_PIERR_OFFSET                                                      (0)
  #define RTL8328_PIE_RESULT_REVERSE_CONTROL_PIERR_MASK                                                        (0xFFFFFFFF << RTL8328_PIE_RESULT_REVERSE_CONTROL_PIERR_OFFSET)

#define RTL8328_PIE_RESULT_AGGREGATOR_GLOBAL_CONTROL_ADDR(port)                                                (0x2101BC + (((port) << 2))) /* port: 0-63 */
  #define RTL8328_PIE_RESULT_AGGREGATOR_GLOBAL_CONTROL_PIERA_OFFSET                                            (0)
  #define RTL8328_PIE_RESULT_AGGREGATOR_GLOBAL_CONTROL_PIERA_MASK                                              (0xFFFFFFFF << RTL8328_PIE_RESULT_AGGREGATOR_GLOBAL_CONTROL_PIERA_OFFSET)

#define RTL8328_PIE_BLOCK_PRIORITY_CONTROL_ADDR(port)                                                          (0x2102BC + (((port >> 3) << 2))) /* port: 0-15 */
  #define RTL8328_PIE_BLOCK_PRIORITY_CONTROL_PIEBPRI_OFFSET(port)                                              ((port & 0x7) << 2)
  #define RTL8328_PIE_BLOCK_PRIORITY_CONTROL_PIEBPRI_MASK(port)                                                (0xF << RTL8328_PIE_BLOCK_PRIORITY_CONTROL_PIEBPRI_OFFSET(port))

#define RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_ADDR                                                    (0x2102C4)
  #define RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR3_OFFSET                                        (6)
  #define RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR3_MASK                                          (0x3 << RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR3_OFFSET)
  #define RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR2_OFFSET                                        (4)
  #define RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR2_MASK                                          (0x3 << RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR2_OFFSET)
  #define RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR1_OFFSET                                        (2)
  #define RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR1_MASK                                          (0x3 << RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR1_OFFSET)
  #define RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR0_OFFSET                                        (0)
  #define RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR0_MASK                                          (0x3 << RTL8328_PACKET_INSPECTION_ENGINE_GROUP_CONTROL_PIEGCR0_OFFSET)

#define RTL8328_ACL_BLOCK_COUNTER_AND_INDICATION_MODE_CONTROL_ADDR(port)                                       (0x2102C8 + (((port >> 4) << 2))) /* port: 0-15 */
  #define RTL8328_ACL_BLOCK_COUNTER_AND_INDICATION_MODE_CONTROL_ACLRMMOD_OFFSET(port)                          (port % 0x10)
  #define RTL8328_ACL_BLOCK_COUNTER_AND_INDICATION_MODE_CONTROL_ACLRMMOD_MASK(port)                            (0x1 << RTL8328_ACL_BLOCK_COUNTER_AND_INDICATION_MODE_CONTROL_ACLRMMOD_OFFSET(port))

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_ADDR                                             (0x2102CC)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF1BLK1_OFFSET                                (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF1BLK1_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF1BLK1_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF0BLK1_OFFSET                                (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF0BLK1_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF0BLK1_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF1BLK0_OFFSET                                (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF1BLK0_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF1BLK0_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF0BLK0_OFFSET                                (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF0BLK0_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL0_OFF0BLK0_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_ADDR                                             (0x2102D0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF1BLK3_OFFSET                                (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF1BLK3_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF1BLK3_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF0BLK3_OFFSET                                (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF0BLK3_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF0BLK3_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF1BLK2_OFFSET                                (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF1BLK2_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF1BLK2_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF0BLK2_OFFSET                                (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF0BLK2_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL1_OFF0BLK2_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_ADDR                                             (0x2102D4)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF1BLK5_OFFSET                                (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF1BLK5_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF1BLK5_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF0BLK5_OFFSET                                (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF0BLK5_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF0BLK5_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF1BLK4_OFFSET                                (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF1BLK4_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF1BLK4_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF0BLK4_OFFSET                                (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF0BLK4_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL2_OFF0BLK4_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_ADDR                                             (0x2102D8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF1BLK7_OFFSET                                (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF1BLK7_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF1BLK7_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF0BLK7_OFFSET                                (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF0BLK7_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF0BLK7_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF1BLK6_OFFSET                                (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF1BLK6_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF1BLK6_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF0BLK6_OFFSET                                (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF0BLK6_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL3_OFF0BLK6_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_ADDR                                             (0x2102DC)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF1BLK9_OFFSET                                (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF1BLK9_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF1BLK9_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF0BLK9_OFFSET                                (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF0BLK9_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF0BLK9_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF1BLK8_OFFSET                                (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF1BLK8_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF1BLK8_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF0BLK8_OFFSET                                (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF0BLK8_MASK                                  (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL4_OFF0BLK8_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_ADDR                                             (0x2102E0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF1BLK11_OFFSET                               (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF1BLK11_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF1BLK11_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF0BLK11_OFFSET                               (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF0BLK11_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF0BLK11_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF1BLK10_OFFSET                               (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF1BLK10_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF1BLK10_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF0BLK10_OFFSET                               (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF0BLK10_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL5_OFF0BLK10_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_ADDR                                             (0x2102E4)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF1BLK13_OFFSET                               (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF1BLK13_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF1BLK13_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF0BLK13_OFFSET                               (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF0BLK13_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF0BLK13_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF1BLK12_OFFSET                               (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF1BLK12_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF1BLK12_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF0BLK12_OFFSET                               (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF0BLK12_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL6_OFF0BLK12_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_ADDR                                             (0x2102E8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF1BLK15_OFFSET                               (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF1BLK15_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF1BLK15_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF0BLK15_OFFSET                               (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF0BLK15_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF0BLK15_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF1BLK14_OFFSET                               (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF1BLK14_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF1BLK14_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF0BLK14_OFFSET                               (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF0BLK14_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL7_OFF0BLK14_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_ADDR                                             (0x2102EC)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF1BLK17_OFFSET                               (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF1BLK17_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF1BLK17_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF0BLK17_OFFSET                               (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF0BLK17_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF0BLK17_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF1BLK16_OFFSET                               (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF1BLK16_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF1BLK16_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF0BLK16_OFFSET                               (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF0BLK16_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL8_OFF0BLK16_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_ADDR                                             (0x2102F0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF1BLK19_OFFSET                               (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF1BLK19_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF1BLK19_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF0BLK19_OFFSET                               (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF0BLK19_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF0BLK19_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF1BLK18_OFFSET                               (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF1BLK18_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF1BLK18_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF0BLK18_OFFSET                               (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF0BLK18_MASK                                 (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL9_OFF0BLK18_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_ADDR                                            (0x2102F4)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF1BLK21_OFFSET                              (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF1BLK21_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF1BLK21_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF0BLK21_OFFSET                              (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF0BLK21_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF0BLK21_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF1BLK20_OFFSET                              (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF1BLK20_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF1BLK20_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF0BLK20_OFFSET                              (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF0BLK20_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL10_OFF0BLK20_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_ADDR                                            (0x2102F8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF1BLK23_OFFSET                              (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF1BLK23_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF1BLK23_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF0BLK23_OFFSET                              (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF0BLK23_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF0BLK23_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF1BLK22_OFFSET                              (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF1BLK22_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF1BLK22_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF0BLK22_OFFSET                              (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF0BLK22_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL11_OFF0BLK22_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_ADDR                                            (0x2102FC)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF1BLK25_OFFSET                              (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF1BLK25_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF1BLK25_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF0BLK25_OFFSET                              (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF0BLK25_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF0BLK25_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF1BLK24_OFFSET                              (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF1BLK24_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF1BLK24_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF0BLK24_OFFSET                              (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF0BLK24_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL12_OFF0BLK24_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_ADDR                                            (0x210300)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF1BLK27_OFFSET                              (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF1BLK27_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF1BLK27_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF0BLK27_OFFSET                              (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF0BLK27_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF0BLK27_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF1BLK26_OFFSET                              (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF1BLK26_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF1BLK26_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF0BLK26_OFFSET                              (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF0BLK26_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL13_OFF0BLK26_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_ADDR                                            (0x210304)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF1BLK29_OFFSET                              (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF1BLK29_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF1BLK29_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF0BLK29_OFFSET                              (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF0BLK29_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF0BLK29_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF1BLK28_OFFSET                              (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF1BLK28_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF1BLK28_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF0BLK28_OFFSET                              (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF0BLK28_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL14_OFF0BLK28_OFFSET)

#define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_ADDR                                            (0x210308)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF1BLK31_OFFSET                              (24)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF1BLK31_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF1BLK31_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF0BLK31_OFFSET                              (16)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF0BLK31_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF0BLK31_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF1BLK30_OFFSET                              (8)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF1BLK30_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF1BLK30_OFFSET)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF0BLK30_OFFSET                              (0)
  #define RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF0BLK30_MASK                                (0x3F << RTL8328_USER_DEFINED_TEMPLATE_PAYLOAD_OFFSET_CONTROL15_OFF0BLK30_OFFSET)


/*
 * Feature: Flow Classification 
 */

/*
 * Feature: ACL 
 */
#define RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_ADDR                                                          (0x230000)
  #define RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_FLDDEFACT_OFFSET                                            (31)
  #define RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_FLDDEFACT_MASK                                              (0x1 << RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_FLDDEFACT_OFFSET)
  #define RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_FLDEGACLEN_OFFSET                                           (30)
  #define RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_FLDEGACLEN_MASK                                             (0x1 << RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_FLDEGACLEN_OFFSET)
  #define RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_MCSTDEFACT_OFFSET                                           (29)
  #define RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_MCSTDEFACT_MASK                                             (0x1 << RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_MCSTDEFACT_OFFSET)
  #define RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_MCSTEGACLEN_OFFSET                                          (28)
  #define RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_MCSTEGACLEN_MASK                                            (0x1 << RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_MCSTEGACLEN_OFFSET)
  #define RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_DROPEGACLEN_OFFSET                                          (27)
  #define RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_DROPEGACLEN_MASK                                            (0x1 << RTL8328_GLOBAL_EGRESS_ACL_LOOKUP_CONTROL_DROPEGACLEN_OFFSET)

#define RTL8328_POLICER_TABLE_CONTROL_ADDR                                                                     (0x230004)
  #define RTL8328_POLICER_TABLE_CONTROL_INCLPREIFG_OFFSET                                                      (0)
  #define RTL8328_POLICER_TABLE_CONTROL_INCLPREIFG_MASK                                                        (0x1 << RTL8328_POLICER_TABLE_CONTROL_INCLPREIFG_OFFSET)


/*
 * Feature: Drop Mechanism 
 */
#define RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_ADDR                                                             (0x280000)
  #define RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_QUEUE_REF_EN_OFFSET                                            (3)
  #define RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_QUEUE_REF_EN_MASK                                              (0x1 << RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_QUEUE_REF_EN_OFFSET)
  #define RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_PORT_REF_EN_OFFSET                                             (2)
  #define RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_PORT_REF_EN_MASK                                               (0x1 << RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_PORT_REF_EN_OFFSET)
  #define RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_SYSTEM_REF_EN_OFFSET                                           (1)
  #define RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_SYSTEM_REF_EN_MASK                                             (0x1 << RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_SYSTEM_REF_EN_OFFSET)
  #define RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_TAILORRED_OFFSET                                               (0)
  #define RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_TAILORRED_MASK                                                 (0x1 << RTL8328_DROP_ALGORITHM_GLOBAL_CONTROL_TAILORRED_OFFSET)

#define RTL8328_WRED_GLOBAL_CONTROL_ADDR                                                                       (0x280004)
  #define RTL8328_WRED_GLOBAL_CONTROL_WSYS_OFFSET                                                              (6)
  #define RTL8328_WRED_GLOBAL_CONTROL_WSYS_MASK                                                                (0x3FF << RTL8328_WRED_GLOBAL_CONTROL_WSYS_OFFSET)
  #define RTL8328_WRED_GLOBAL_CONTROL_MPDSYS_OFFSET                                                            (2)
  #define RTL8328_WRED_GLOBAL_CONTROL_MPDSYS_MASK                                                              (0xF << RTL8328_WRED_GLOBAL_CONTROL_MPDSYS_OFFSET)
  #define RTL8328_WRED_GLOBAL_CONTROL_ECN_EN_OFFSET                                                            (1)
  #define RTL8328_WRED_GLOBAL_CONTROL_ECN_EN_MASK                                                              (0x1 << RTL8328_WRED_GLOBAL_CONTROL_ECN_EN_OFFSET)
  #define RTL8328_WRED_GLOBAL_CONTROL_CNTBITREVERSE_OFFSET                                                     (0)
  #define RTL8328_WRED_GLOBAL_CONTROL_CNTBITREVERSE_MASK                                                       (0x1 << RTL8328_WRED_GLOBAL_CONTROL_CNTBITREVERSE_OFFSET)

#define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL0_ADDR                                                            (0x280008)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL0_SYSWREDTHMAX_DP0_OFFSET                                       (16)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL0_SYSWREDTHMAX_DP0_MASK                                         (0x7FF << RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL0_SYSWREDTHMAX_DP0_OFFSET)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL0_SYSWREDTHMIN_DP0_OFFSET                                       (0)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL0_SYSWREDTHMIN_DP0_MASK                                         (0x7FF << RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL0_SYSWREDTHMIN_DP0_OFFSET)

#define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL1_ADDR                                                            (0x28000C)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL1_SYSWREDTHMAX_DP1_OFFSET                                       (16)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL1_SYSWREDTHMAX_DP1_MASK                                         (0x7FF << RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL1_SYSWREDTHMAX_DP1_OFFSET)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL1_SYSWREDTHMIN_DP1_OFFSET                                       (0)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL1_SYSWREDTHMIN_DP1_MASK                                         (0x7FF << RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL1_SYSWREDTHMIN_DP1_OFFSET)

#define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL2_ADDR                                                            (0x280010)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL2_SYSWREDTHMAX_DP2_OFFSET                                       (16)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL2_SYSWREDTHMAX_DP2_MASK                                         (0x7FF << RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL2_SYSWREDTHMAX_DP2_OFFSET)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL2_SYSWREDTHMIN_DP2_OFFSET                                       (0)
  #define RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL2_SYSWREDTHMIN_DP2_MASK                                         (0x7FF << RTL8328_SYSTEM_WRED_THRESHOLD_CONTROL2_SYSWREDTHMIN_DP2_OFFSET)

#define RTL8328_WRED_TEMPORARY_PARAMETER0_ADDR                                                                 (0x280014)
  #define RTL8328_WRED_TEMPORARY_PARAMETER0_WREDPARAMDP1_OFFSET                                                (16)
  #define RTL8328_WRED_TEMPORARY_PARAMETER0_WREDPARAMDP1_MASK                                                  (0xFFFF << RTL8328_WRED_TEMPORARY_PARAMETER0_WREDPARAMDP1_OFFSET)
  #define RTL8328_WRED_TEMPORARY_PARAMETER0_WREDPARAMDP0_OFFSET                                                (0)
  #define RTL8328_WRED_TEMPORARY_PARAMETER0_WREDPARAMDP0_MASK                                                  (0xFFFF << RTL8328_WRED_TEMPORARY_PARAMETER0_WREDPARAMDP0_OFFSET)

#define RTL8328_WRED_TEMPORARY_PARAMETER1_ADDR                                                                 (0x280018)
  #define RTL8328_WRED_TEMPORARY_PARAMETER1_WREDPARAMDP2_OFFSET                                                (0)
  #define RTL8328_WRED_TEMPORARY_PARAMETER1_WREDPARAMDP2_MASK                                                  (0xFFFF << RTL8328_WRED_TEMPORARY_PARAMETER1_WREDPARAMDP2_OFFSET)


/*
 * Feature: Flow Control 
 */
#define RTL8328_FLOW_CONTROL_GLOBAL_CONTROL_ADDR                                                               (0x290000)
  #define RTL8328_FLOW_CONTROL_GLOBAL_CONTROL_ENABLETXFC_OFFSET                                                (1)
  #define RTL8328_FLOW_CONTROL_GLOBAL_CONTROL_ENABLETXFC_MASK                                                  (0x1 << RTL8328_FLOW_CONTROL_GLOBAL_CONTROL_ENABLETXFC_OFFSET)
  #define RTL8328_FLOW_CONTROL_GLOBAL_CONTROL_ENABLERXFC_OFFSET                                                (0)
  #define RTL8328_FLOW_CONTROL_GLOBAL_CONTROL_ENABLERXFC_MASK                                                  (0x1 << RTL8328_FLOW_CONTROL_GLOBAL_CONTROL_ENABLERXFC_OFFSET)

#define RTL8328_SYSTEM_DROP_THRESHOLD_CONTROL_ADDR                                                             (0x290004)
  #define RTL8328_SYSTEM_DROP_THRESHOLD_CONTROL_SYSDROPTH_OFFSET                                               (0)
  #define RTL8328_SYSTEM_DROP_THRESHOLD_CONTROL_SYSDROPTH_MASK                                                 (0x7FF << RTL8328_SYSTEM_DROP_THRESHOLD_CONTROL_SYSDROPTH_OFFSET)

#define RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL0_ADDR                                                    (0x290008)
  #define RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL0_SRXHTH_OFF_OFFSET                                     (16)
  #define RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL0_SRXHTH_OFF_MASK                                       (0x7FF << RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL0_SRXHTH_OFF_OFFSET)
  #define RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL0_SRXHTH_ON_OFFSET                                      (0)
  #define RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL0_SRXHTH_ON_MASK                                        (0x7FF << RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL0_SRXHTH_ON_OFFSET)

#define RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL1_ADDR                                                    (0x29000C)
  #define RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL1_SRXLTH_OFF_OFFSET                                     (16)
  #define RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL1_SRXLTH_OFF_MASK                                       (0x7FF << RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL1_SRXLTH_OFF_OFFSET)
  #define RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL1_SRXLTH_ON_OFFSET                                      (0)
  #define RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL1_SRXLTH_ON_MASK                                        (0x7FF << RTL8328_PUBLIC_PAGE_RX_USED_THRESHOLD_CONTROL1_SRXLTH_ON_OFFSET)

#define RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL0_ADDR                                                    (0x290010)
  #define RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL0_STXHTH_OFF_OFFSET                                     (16)
  #define RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL0_STXHTH_OFF_MASK                                       (0x7FF << RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL0_STXHTH_OFF_OFFSET)
  #define RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL0_STXHTH_ON_OFFSET                                      (0)
  #define RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL0_STXHTH_ON_MASK                                        (0x7FF << RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL0_STXHTH_ON_OFFSET)

#define RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL1_ADDR                                                    (0x290014)
  #define RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL1_STXLTH_OFF_OFFSET                                     (16)
  #define RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL1_STXLTH_OFF_MASK                                       (0x7FF << RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL1_STXLTH_OFF_OFFSET)
  #define RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL1_STXLTH_ON_OFFSET                                      (0)
  #define RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL1_STXLTH_ON_MASK                                        (0x7FF << RTL8328_SYSTEM_PAGE_TX_USED_THRESHOLD_CONTROL1_STXLTH_ON_OFFSET)

#define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL0_ADDR                                             (0x290018)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL0_STXHTHOFF_L1_EP_OFFSET                         (16)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL0_STXHTHOFF_L1_EP_MASK                           (0x7FF << RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL0_STXHTHOFF_L1_EP_OFFSET)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL0_STXHTHON_L1_EP_OFFSET                          (0)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL0_STXHTHON_L1_EP_MASK                            (0x7FF << RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL0_STXHTHON_L1_EP_OFFSET)

#define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL1_ADDR                                             (0x29001C)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL1_STXLTHOFF_L1_EP_OFFSET                         (16)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL1_STXLTHOFF_L1_EP_MASK                           (0x7FF << RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL1_STXLTHOFF_L1_EP_OFFSET)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL1_STXLTHON_L1_EP_OFFSET                          (0)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL1_STXLTHON_L1_EP_MASK                            (0x7FF << RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL1_STXLTHON_L1_EP_OFFSET)

#define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL2_ADDR                                             (0x290020)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL2_STXHTHOFF_L2_EP_OFFSET                         (16)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL2_STXHTHOFF_L2_EP_MASK                           (0x7FF << RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL2_STXHTHOFF_L2_EP_OFFSET)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL2_STXHTHON_L2_EP_OFFSET                          (0)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL2_STXHTHON_L2_EP_MASK                            (0x7FF << RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL2_STXHTHON_L2_EP_OFFSET)

#define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL3_ADDR                                             (0x290024)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL3_STXLTHOFF_L2_EP_OFFSET                         (16)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL3_STXLTHOFF_L2_EP_MASK                           (0x7FF << RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL3_STXLTHOFF_L2_EP_OFFSET)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL3_STXLTHON_L2_EP_OFFSET                          (0)
  #define RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL3_STXLTHON_L2_EP_MASK                            (0x7FF << RTL8328_ENHANCED_PAUSE_SYSTEM_PAGE_THRESHOLD_CONTROL3_STXLTHON_L2_EP_OFFSET)

#define RTL8328_SYSTEM_PAGE_COUNTER_ADDR                                                                       (0x290028)
  #define RTL8328_SYSTEM_PAGE_COUNTER_SYSPAGECNT_OFFSET                                                        (0)
  #define RTL8328_SYSTEM_PAGE_COUNTER_SYSPAGECNT_MASK                                                          (0x7FF << RTL8328_SYSTEM_PAGE_COUNTER_SYSPAGECNT_OFFSET)


/*
 * Feature: WRED 
 */

/*
 * Feature: WRR_WFQ_Strict Priority Setting 
 */

/*
 * Feature: Policing 
 */

/*
 * Feature: Remarking 
 */

/*
 * Feature: Ingress and Egress Bandwidth Control 
 */

/*
 * Feature: Priority 
 */
#define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_ADDR                                        (0x340000)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO5_OFFSET                           (28)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO5_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO5_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO5_OFFSET                     (25)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO5_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO5_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO4_OFFSET                           (23)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO4_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO4_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO4_OFFSET                     (20)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO4_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO4_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO3_OFFSET                           (18)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO3_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO3_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO3_OFFSET                     (15)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO3_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO3_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO2_OFFSET                           (13)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO2_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO2_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO2_OFFSET                     (10)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO2_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO2_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO1_OFFSET                           (8)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO1_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO1_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO1_OFFSET                     (5)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO1_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO1_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO0_OFFSET                           (3)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO0_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO0_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO0_OFFSET                     (0)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO0_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO0_OFFSET)

#define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_ADDR                                        (0x340004)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO7_OFFSET                           (8)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO7_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO7_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO7_OFFSET                     (5)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO7_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO7_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO6_OFFSET                           (3)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO6_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO6_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO6_OFFSET                     (0)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO6_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO6_OFFSET)

#define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_ADDR                                        (0x340008)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO5_OFFSET                           (28)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO5_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO5_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO5_OFFSET                     (25)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO5_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO5_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO4_OFFSET                           (23)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO4_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO4_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO4_OFFSET                     (20)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO4_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO4_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO3_OFFSET                           (18)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO3_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO3_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO3_OFFSET                     (15)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO3_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO3_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO2_OFFSET                           (13)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO2_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO2_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO2_OFFSET                     (10)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO2_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO2_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO1_OFFSET                           (8)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO1_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO1_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO1_OFFSET                     (5)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO1_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO1_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO0_OFFSET                           (3)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO0_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO0_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO0_OFFSET                     (0)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO0_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO0_OFFSET)

#define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_ADDR                                        (0x34000C)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO7_OFFSET                           (8)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO7_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO7_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO7_OFFSET                     (5)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO7_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO7_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO6_OFFSET                           (3)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO6_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO6_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO6_OFFSET                     (0)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO6_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO6_OFFSET)

#define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_ADDR                                        (0x340010)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO5_OFFSET                           (28)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO5_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO5_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO5_OFFSET                     (25)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO5_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO5_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO4_OFFSET                           (23)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO4_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO4_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO4_OFFSET                     (20)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO4_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO4_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO3_OFFSET                           (18)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO3_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO3_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO3_OFFSET                     (15)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO3_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO3_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO2_OFFSET                           (13)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO2_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO2_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO2_OFFSET                     (10)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO2_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO2_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO1_OFFSET                           (8)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO1_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO1_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO1_OFFSET                     (5)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO1_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO1_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO0_OFFSET                           (3)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO0_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO0_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO0_OFFSET                     (0)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO0_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO0_OFFSET)

#define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_ADDR                                        (0x340014)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO7_OFFSET                           (8)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO7_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO7_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO7_OFFSET                     (5)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO7_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO7_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO6_OFFSET                           (3)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO6_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO6_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO6_OFFSET                     (0)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO6_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO6_OFFSET)

#define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_ADDR                                        (0x340018)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO5_OFFSET                           (28)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO5_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO5_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO5_OFFSET                     (25)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO5_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO5_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO4_OFFSET                           (23)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO4_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO4_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO4_OFFSET                     (20)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO4_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO4_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO3_OFFSET                           (18)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO3_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO3_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO3_OFFSET                     (15)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO3_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO3_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO2_OFFSET                           (13)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO2_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO2_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO2_OFFSET                     (10)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO2_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO2_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO1_OFFSET                           (8)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO1_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO1_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO1_OFFSET                     (5)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO1_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO1_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO0_OFFSET                           (3)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO0_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO0_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO0_OFFSET                     (0)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO0_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO0_OFFSET)

#define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_ADDR                                        (0x34001C)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO7_OFFSET                           (8)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO7_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO7_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO7_OFFSET                     (5)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO7_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO7_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO6_OFFSET                           (3)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO6_MASK                             (0x3 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO6_OFFSET)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO6_OFFSET                     (0)
  #define RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO6_MASK                       (0x7 << RTL8328_INNERTAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO6_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_ADDR                                       (0x340020)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO05_OFFSET                         (28)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO05_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO05_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO05_OFFSET                   (25)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO05_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO05_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO04_OFFSET                         (23)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO04_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO04_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO04_OFFSET                   (20)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO04_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO04_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO03_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO03_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO03_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO03_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO03_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO03_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO02_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO02_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO02_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO02_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO02_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO02_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO01_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO01_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO01_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO01_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO01_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO01_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO00_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO00_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTO00_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO00_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO00_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIORITYMAPTO00_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_ADDR                                       (0x340024)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO13_OFFSET                         (28)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO13_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO13_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO13_OFFSET                   (25)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO13_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO13_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO12_OFFSET                         (23)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO12_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO12_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO12_OFFSET                   (20)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO12_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO12_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO11_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO11_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO11_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO11_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO11_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO11_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO10_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO10_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO10_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO10_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO10_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO10_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO07_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO07_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO07_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO07_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO07_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO07_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO06_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO06_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTO06_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO06_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO06_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIORITYMAPTO06_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_ADDR                                       (0x340028)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO17_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO17_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO17_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO17_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO17_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO17_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO16_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO16_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO16_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO16_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO16_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO16_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO15_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO15_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO15_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO15_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO15_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO15_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO14_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO14_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTO14_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO14_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO14_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIORITYMAPTO14_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_ADDR                                       (0x34002C)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO05_OFFSET                         (28)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO05_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO05_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO05_OFFSET                   (25)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO05_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO05_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO04_OFFSET                         (23)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO04_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO04_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO04_OFFSET                   (20)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO04_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO04_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO03_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO03_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO03_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO03_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO03_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO03_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO02_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO02_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO02_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO02_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO02_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO02_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO01_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO01_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO01_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO01_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO01_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO01_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO00_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO00_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTO00_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO00_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO00_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIORITYMAPTO00_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_ADDR                                       (0x340030)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO13_OFFSET                         (28)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO13_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO13_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO13_OFFSET                   (25)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO13_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO13_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO12_OFFSET                         (23)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO12_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO12_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO12_OFFSET                   (20)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO12_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO12_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO11_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO11_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO11_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO11_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO11_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO11_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO10_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO10_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO10_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO10_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO10_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO10_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO07_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO07_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO07_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO07_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO07_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO07_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO06_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO06_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTO06_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO06_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO06_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIORITYMAPTO06_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_ADDR                                       (0x340034)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO17_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO17_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO17_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO17_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO17_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO17_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO16_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO16_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO16_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO16_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO16_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO16_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO15_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO15_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO15_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO15_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO15_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO15_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO14_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO14_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTO14_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO14_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO14_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIORITYMAPTO14_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_ADDR                                       (0x340038)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO05_OFFSET                         (28)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO05_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO05_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO05_OFFSET                   (25)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO05_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO05_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO04_OFFSET                         (23)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO04_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO04_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO04_OFFSET                   (20)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO04_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO04_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO03_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO03_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO03_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO03_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO03_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO03_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO02_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO02_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO02_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO02_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO02_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO02_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO01_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO01_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO01_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO01_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO01_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO01_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO00_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO00_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTO00_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO00_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO00_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIORITYMAPTO00_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_ADDR                                       (0x34003C)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO13_OFFSET                         (28)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO13_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO13_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO13_OFFSET                   (25)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO13_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO13_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO12_OFFSET                         (23)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO12_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO12_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO12_OFFSET                   (20)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO12_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO12_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO11_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO11_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO11_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO11_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO11_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO11_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO10_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO10_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO10_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO10_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO10_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO10_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO07_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO07_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO07_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO07_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO07_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO07_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO06_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO06_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTO06_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO06_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO06_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIORITYMAPTO06_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_ADDR                                       (0x340040)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO17_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO17_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO17_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO17_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO17_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO17_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO16_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO16_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO16_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO16_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO16_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO16_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO15_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO15_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO15_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO15_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO15_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO15_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO14_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO14_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTO14_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO14_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO14_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIORITYMAPTO14_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_ADDR                                       (0x340044)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO05_OFFSET                         (28)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO05_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO05_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO05_OFFSET                   (25)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO05_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO05_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO04_OFFSET                         (23)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO04_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO04_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO04_OFFSET                   (20)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO04_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO04_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO03_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO03_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO03_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO03_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO03_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO03_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO02_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO02_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO02_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO02_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO02_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO02_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO01_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO01_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO01_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO01_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO01_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO01_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO00_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO00_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTO00_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO00_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO00_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIORITYMAPTO00_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_ADDR                                       (0x340048)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO13_OFFSET                         (28)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO13_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO13_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO13_OFFSET                   (25)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO13_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO13_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO12_OFFSET                         (23)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO12_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO12_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO12_OFFSET                   (20)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO12_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO12_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO11_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO11_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO11_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO11_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO11_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO11_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO10_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO10_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO10_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO10_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO10_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO10_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO07_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO07_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO07_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO07_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO07_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO07_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO06_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO06_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTO06_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO06_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO06_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIORITYMAPTO06_OFFSET)

#define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_ADDR                                       (0x34004C)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO17_OFFSET                         (18)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO17_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO17_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO17_OFFSET                   (15)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO17_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO17_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO16_OFFSET                         (13)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO16_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO16_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO16_OFFSET                   (10)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO16_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO16_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO15_OFFSET                         (8)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO15_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO15_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO15_OFFSET                   (5)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO15_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO15_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO14_OFFSET                         (3)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO14_MASK                           (0x3 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTO14_OFFSET)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO14_OFFSET                   (0)
  #define RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO14_MASK                     (0x7 << RTL8328_OUTER_TAG_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIORITYMAPTO14_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_ADDR                                            (0x340050)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP5_OFFSET                           (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP5_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP5_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP5_OFFSET                          (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP5_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP5_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP4_OFFSET                           (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP4_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP4_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP4_OFFSET                          (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP4_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP4_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP3_OFFSET                           (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP3_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP3_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP3_OFFSET                          (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP3_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP3_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP2_OFFSET                           (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP2_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP2_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP2_OFFSET                          (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP2_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP2_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP1_OFFSET                           (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP1_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP1_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP1_OFFSET                          (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP1_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP1_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP0_OFFSET                           (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP0_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_DPMAPTODSCP0_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP0_OFFSET                          (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP0_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_0_PRIMAPTODSCP0_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_ADDR                                            (0x340054)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP11_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP11_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP11_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP11_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP11_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP11_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP10_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP10_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP10_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP10_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP10_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP10_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP9_OFFSET                           (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP9_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP9_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP9_OFFSET                          (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP9_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP9_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP8_OFFSET                           (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP8_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP8_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP8_OFFSET                          (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP8_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP8_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP7_OFFSET                           (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP7_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP7_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP7_OFFSET                          (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP7_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP7_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP6_OFFSET                           (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP6_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_DPMAPTODSCP6_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP6_OFFSET                          (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP6_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_1_PRIMAPTODSCP6_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_ADDR                                            (0x340058)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP17_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP17_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP17_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP17_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP17_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP17_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP16_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP16_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP16_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP16_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP16_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP16_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP15_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP15_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP15_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP15_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP15_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP15_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP14_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP14_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP14_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP14_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP14_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP14_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP13_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP13_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP13_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP13_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP13_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP13_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP12_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP12_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_DPMAPTODSCP12_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP12_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP12_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_2_PRIMAPTODSCP12_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_ADDR                                            (0x34005C)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP23_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP23_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP23_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP23_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP23_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP23_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP22_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP22_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP22_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP22_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP22_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP22_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP21_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP21_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP21_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP21_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP21_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP21_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP20_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP20_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP20_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP20_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP20_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP20_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP19_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP19_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP19_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP19_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP19_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP19_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP18_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP18_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_DPMAPTODSCP18_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP18_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP18_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_3_PRIMAPTODSCP18_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_ADDR                                            (0x340060)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP29_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP29_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP29_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP29_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP29_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP29_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP28_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP28_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP28_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP28_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP28_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP28_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP27_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP27_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP27_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP27_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP27_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP27_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP26_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP26_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP26_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP26_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP26_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP26_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP25_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP25_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP25_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP25_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP25_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP25_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP24_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP24_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_DPMAPTODSCP24_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP24_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP24_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_4_PRIMAPTODSCP24_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_ADDR                                            (0x340064)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP35_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP35_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP35_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP35_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP35_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP35_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP34_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP34_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP34_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP34_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP34_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP34_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP33_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP33_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP33_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP33_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP33_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP33_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP32_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP32_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP32_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP32_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP32_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP32_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP31_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP31_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP31_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP31_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP31_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP31_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP30_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP30_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_DPMAPTODSCP30_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP30_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP30_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_5_PRIMAPTODSCP30_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_ADDR                                            (0x340068)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP41_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP41_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP41_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP41_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP41_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP41_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP40_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP40_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP40_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP40_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP40_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP40_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP39_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP39_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP39_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP39_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP39_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP39_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP38_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP38_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP38_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP38_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP38_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP38_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP37_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP37_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP37_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP37_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP37_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP37_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP36_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP36_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_DPMAPTODSCP36_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP36_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP36_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_6_PRIMAPTODSCP36_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_ADDR                                            (0x34006C)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP47_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP47_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP47_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP47_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP47_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP47_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP46_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP46_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP46_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP46_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP46_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP46_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP45_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP45_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP45_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP45_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP45_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP45_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP44_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP44_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP44_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP44_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP44_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP44_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP43_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP43_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP43_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP43_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP43_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP43_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP42_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP42_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_DPMAPTODSCP42_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP42_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP42_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_7_PRIMAPTODSCP42_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_ADDR                                            (0x340070)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP53_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP53_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP53_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP53_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP53_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP53_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP52_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP52_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP52_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP52_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP52_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP52_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP51_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP51_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP51_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP51_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP51_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP51_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP50_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP50_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP50_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP50_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP50_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP50_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP49_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP49_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP49_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP49_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP49_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP49_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP48_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP48_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_DPMAPTODSCP48_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP48_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP48_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_8_PRIMAPTODSCP48_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_ADDR                                            (0x340074)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP59_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP59_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP59_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP59_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP59_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP59_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP58_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP58_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP58_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP58_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP58_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP58_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP57_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP57_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP57_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP57_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP57_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP57_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP56_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP56_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP56_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP56_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP56_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP56_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP55_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP55_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP55_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP55_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP55_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP55_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP54_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP54_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_DPMAPTODSCP54_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP54_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP54_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_9_PRIMAPTODSCP54_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_ADDR                                           (0x340078)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP63_OFFSET                         (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP63_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP63_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP63_OFFSET                        (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP63_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP63_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP62_OFFSET                         (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP62_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP62_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP62_OFFSET                        (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP62_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP62_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP61_OFFSET                         (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP61_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP61_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP61_OFFSET                        (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP61_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP61_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP60_OFFSET                         (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP60_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_DPMAPTODSCP60_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP60_OFFSET                        (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP60_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY0_10_PRIMAPTODSCP60_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_ADDR                                            (0x34007C)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP5_OFFSET                           (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP5_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP5_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP5_OFFSET                          (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP5_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP5_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP4_OFFSET                           (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP4_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP4_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP4_OFFSET                          (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP4_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP4_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP3_OFFSET                           (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP3_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP3_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP3_OFFSET                          (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP3_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP3_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP2_OFFSET                           (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP2_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP2_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP2_OFFSET                          (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP2_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP2_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP1_OFFSET                           (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP1_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP1_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP1_OFFSET                          (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP1_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP1_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP0_OFFSET                           (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP0_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_DPMAPTODSCP0_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP0_OFFSET                          (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP0_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_0_PRIMAPTODSCP0_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_ADDR                                            (0x340080)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP11_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP11_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP11_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP11_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP11_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP11_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP10_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP10_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP10_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP10_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP10_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP10_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP9_OFFSET                           (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP9_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP9_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP9_OFFSET                          (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP9_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP9_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP8_OFFSET                           (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP8_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP8_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP8_OFFSET                          (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP8_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP8_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP7_OFFSET                           (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP7_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP7_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP7_OFFSET                          (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP7_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP7_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP6_OFFSET                           (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP6_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_DPMAPTODSCP6_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP6_OFFSET                          (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP6_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_1_PRIMAPTODSCP6_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_ADDR                                            (0x340084)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP17_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP17_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP17_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP17_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP17_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP17_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP16_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP16_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP16_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP16_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP16_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP16_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP15_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP15_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP15_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP15_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP15_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP15_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP14_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP14_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP14_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP14_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP14_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP14_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP13_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP13_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP13_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP13_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP13_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP13_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP12_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP12_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_DPMAPTODSCP12_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP12_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP12_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_2_PRIMAPTODSCP12_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_ADDR                                            (0x340088)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP23_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP23_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP23_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP23_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP23_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP23_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP22_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP22_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP22_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP22_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP22_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP22_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP21_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP21_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP21_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP21_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP21_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP21_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP20_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP20_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP20_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP20_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP20_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP20_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP19_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP19_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP19_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP19_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP19_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP19_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP18_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP18_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_DPMAPTODSCP18_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP18_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP18_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_3_PRIMAPTODSCP18_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_ADDR                                            (0x34008C)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP29_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP29_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP29_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP29_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP29_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP29_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP28_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP28_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP28_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP28_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP28_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP28_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP27_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP27_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP27_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP27_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP27_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP27_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP26_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP26_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP26_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP26_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP26_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP26_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP25_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP25_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP25_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP25_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP25_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP25_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP24_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP24_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_DPMAPTODSCP24_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP24_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP24_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_4_PRIMAPTODSCP24_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_ADDR                                            (0x340090)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP35_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP35_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP35_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP35_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP35_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP35_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP34_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP34_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP34_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP34_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP34_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP34_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP33_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP33_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP33_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP33_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP33_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP33_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP32_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP32_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP32_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP32_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP32_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP32_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP31_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP31_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP31_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP31_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP31_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP31_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP30_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP30_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_DPMAPTODSCP30_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP30_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP30_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_5_PRIMAPTODSCP30_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_ADDR                                            (0x340094)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP41_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP41_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP41_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP41_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP41_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP41_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP40_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP40_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP40_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP40_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP40_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP40_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP39_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP39_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP39_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP39_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP39_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP39_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP38_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP38_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP38_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP38_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP38_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP38_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP37_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP37_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP37_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP37_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP37_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP37_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP36_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP36_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_DPMAPTODSCP36_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP36_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP36_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_6_PRIMAPTODSCP36_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_ADDR                                            (0x340098)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP47_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP47_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP47_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP47_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP47_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP47_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP46_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP46_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP46_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP46_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP46_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP46_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP45_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP45_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP45_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP45_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP45_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP45_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP44_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP44_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP44_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP44_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP44_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP44_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP43_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP43_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP43_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP43_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP43_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP43_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP42_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP42_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_DPMAPTODSCP42_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP42_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP42_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_7_PRIMAPTODSCP42_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_ADDR                                            (0x34009C)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP53_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP53_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP53_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP53_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP53_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP53_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP52_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP52_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP52_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP52_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP52_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP52_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP51_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP51_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP51_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP51_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP51_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP51_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP50_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP50_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP50_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP50_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP50_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP50_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP49_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP49_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP49_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP49_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP49_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP49_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP48_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP48_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_DPMAPTODSCP48_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP48_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP48_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_8_PRIMAPTODSCP48_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_ADDR                                            (0x3400A0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP59_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP59_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP59_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP59_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP59_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP59_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP58_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP58_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP58_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP58_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP58_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP58_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP57_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP57_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP57_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP57_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP57_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP57_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP56_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP56_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP56_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP56_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP56_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP56_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP55_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP55_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP55_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP55_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP55_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP55_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP54_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP54_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_DPMAPTODSCP54_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP54_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP54_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_9_PRIMAPTODSCP54_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_ADDR                                           (0x3400A4)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP63_OFFSET                         (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP63_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP63_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP63_OFFSET                        (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP63_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP63_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP62_OFFSET                         (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP62_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP62_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP62_OFFSET                        (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP62_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP62_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP61_OFFSET                         (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP61_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP61_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP61_OFFSET                        (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP61_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP61_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP60_OFFSET                         (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP60_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_DPMAPTODSCP60_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP60_OFFSET                        (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP60_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY1_10_PRIMAPTODSCP60_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_ADDR                                            (0x3400A8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP5_OFFSET                           (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP5_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP5_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP5_OFFSET                          (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP5_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP5_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP4_OFFSET                           (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP4_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP4_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP4_OFFSET                          (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP4_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP4_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP3_OFFSET                           (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP3_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP3_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP3_OFFSET                          (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP3_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP3_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP2_OFFSET                           (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP2_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP2_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP2_OFFSET                          (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP2_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP2_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP1_OFFSET                           (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP1_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP1_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP1_OFFSET                          (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP1_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP1_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP0_OFFSET                           (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP0_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_DPMAPTODSCP0_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP0_OFFSET                          (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP0_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_0_PRIMAPTODSCP0_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_ADDR                                            (0x3400AC)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP11_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP11_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP11_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP11_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP11_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP11_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP10_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP10_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP10_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP10_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP10_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP10_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP9_OFFSET                           (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP9_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP9_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP9_OFFSET                          (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP9_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP9_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP8_OFFSET                           (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP8_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP8_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP8_OFFSET                          (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP8_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP8_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP7_OFFSET                           (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP7_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP7_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP7_OFFSET                          (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP7_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP7_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP6_OFFSET                           (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP6_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_DPMAPTODSCP6_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP6_OFFSET                          (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP6_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_1_PRIMAPTODSCP6_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_ADDR                                            (0x3400B0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP17_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP17_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP17_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP17_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP17_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP17_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP16_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP16_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP16_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP16_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP16_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP16_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP15_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP15_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP15_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP15_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP15_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP15_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP14_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP14_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP14_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP14_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP14_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP14_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP13_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP13_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP13_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP13_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP13_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP13_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP12_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP12_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_DPMAPTODSCP12_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP12_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP12_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_2_PRIMAPTODSCP12_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_ADDR                                            (0x3400B4)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP23_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP23_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP23_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP23_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP23_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP23_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP22_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP22_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP22_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP22_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP22_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP22_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP21_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP21_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP21_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP21_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP21_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP21_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP20_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP20_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP20_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP20_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP20_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP20_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP19_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP19_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP19_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP19_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP19_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP19_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP18_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP18_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_DPMAPTODSCP18_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP18_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP18_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_3_PRIMAPTODSCP18_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_ADDR                                            (0x3400B8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP29_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP29_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP29_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP29_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP29_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP29_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP28_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP28_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP28_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP28_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP28_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP28_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP27_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP27_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP27_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP27_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP27_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP27_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP26_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP26_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP26_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP26_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP26_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP26_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP25_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP25_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP25_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP25_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP25_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP25_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP24_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP24_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_DPMAPTODSCP24_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP24_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP24_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_4_PRIMAPTODSCP24_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_ADDR                                            (0x3400BC)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP35_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP35_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP35_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP35_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP35_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP35_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP34_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP34_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP34_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP34_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP34_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP34_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP33_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP33_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP33_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP33_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP33_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP33_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP32_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP32_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP32_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP32_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP32_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP32_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP31_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP31_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP31_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP31_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP31_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP31_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP30_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP30_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_DPMAPTODSCP30_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP30_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP30_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_5_PRIMAPTODSCP30_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_ADDR                                            (0x3400C0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP41_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP41_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP41_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP41_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP41_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP41_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP40_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP40_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP40_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP40_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP40_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP40_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP39_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP39_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP39_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP39_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP39_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP39_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP38_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP38_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP38_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP38_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP38_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP38_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP37_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP37_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP37_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP37_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP37_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP37_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP36_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP36_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_DPMAPTODSCP36_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP36_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP36_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_6_PRIMAPTODSCP36_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_ADDR                                            (0x3400C4)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP47_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP47_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP47_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP47_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP47_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP47_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP46_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP46_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP46_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP46_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP46_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP46_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP45_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP45_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP45_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP45_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP45_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP45_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP44_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP44_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP44_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP44_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP44_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP44_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP43_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP43_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP43_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP43_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP43_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP43_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP42_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP42_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_DPMAPTODSCP42_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP42_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP42_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_7_PRIMAPTODSCP42_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_ADDR                                            (0x3400C8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP53_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP53_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP53_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP53_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP53_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP53_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP52_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP52_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP52_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP52_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP52_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP52_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP51_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP51_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP51_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP51_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP51_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP51_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP50_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP50_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP50_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP50_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP50_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP50_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP49_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP49_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP49_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP49_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP49_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP49_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP48_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP48_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_DPMAPTODSCP48_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP48_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP48_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_8_PRIMAPTODSCP48_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_ADDR                                            (0x3400CC)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP59_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP59_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP59_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP59_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP59_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP59_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP58_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP58_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP58_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP58_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP58_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP58_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP57_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP57_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP57_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP57_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP57_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP57_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP56_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP56_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP56_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP56_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP56_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP56_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP55_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP55_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP55_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP55_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP55_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP55_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP54_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP54_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_DPMAPTODSCP54_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP54_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP54_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_9_PRIMAPTODSCP54_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_ADDR                                           (0x3400D0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP63_OFFSET                         (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP63_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP63_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP63_OFFSET                        (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP63_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP63_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP62_OFFSET                         (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP62_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP62_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP62_OFFSET                        (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP62_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP62_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP61_OFFSET                         (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP61_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP61_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP61_OFFSET                        (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP61_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP61_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP60_OFFSET                         (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP60_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_DPMAPTODSCP60_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP60_OFFSET                        (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP60_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY2_10_PRIMAPTODSCP60_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_ADDR                                            (0x3400D4)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP5_OFFSET                           (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP5_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP5_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP5_OFFSET                          (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP5_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP5_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP4_OFFSET                           (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP4_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP4_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP4_OFFSET                          (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP4_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP4_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP3_OFFSET                           (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP3_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP3_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP3_OFFSET                          (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP3_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP3_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP2_OFFSET                           (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP2_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP2_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP2_OFFSET                          (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP2_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP2_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP1_OFFSET                           (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP1_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP1_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP1_OFFSET                          (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP1_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP1_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP0_OFFSET                           (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP0_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_DPMAPTODSCP0_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP0_OFFSET                          (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP0_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_0_PRIMAPTODSCP0_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_ADDR                                            (0x3400D8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP11_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP11_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP11_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP11_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP11_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP11_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP10_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP10_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP10_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP10_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP10_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP10_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP9_OFFSET                           (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP9_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP9_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP9_OFFSET                          (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP9_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP9_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP8_OFFSET                           (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP8_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP8_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP8_OFFSET                          (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP8_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP8_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP7_OFFSET                           (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP7_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP7_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP7_OFFSET                          (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP7_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP7_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP6_OFFSET                           (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP6_MASK                             (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_DPMAPTODSCP6_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP6_OFFSET                          (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP6_MASK                            (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_1_PRIMAPTODSCP6_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_ADDR                                            (0x3400DC)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP17_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP17_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP17_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP17_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP17_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP17_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP16_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP16_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP16_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP16_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP16_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP16_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP15_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP15_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP15_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP15_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP15_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP15_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP14_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP14_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP14_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP14_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP14_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP14_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP13_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP13_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP13_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP13_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP13_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP13_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP12_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP12_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_DPMAPTODSCP12_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP12_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP12_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_2_PRIMAPTODSCP12_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_ADDR                                            (0x3400E0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP23_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP23_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP23_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP23_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP23_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP23_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP22_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP22_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP22_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP22_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP22_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP22_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP21_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP21_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP21_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP21_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP21_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP21_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP20_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP20_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP20_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP20_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP20_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP20_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP19_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP19_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP19_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP19_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP19_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP19_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP18_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP18_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_DPMAPTODSCP18_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP18_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP18_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_3_PRIMAPTODSCP18_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_ADDR                                            (0x3400E4)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP29_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP29_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP29_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP29_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP29_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP29_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP28_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP28_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP28_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP28_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP28_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP28_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP27_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP27_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP27_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP27_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP27_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP27_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP26_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP26_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP26_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP26_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP26_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP26_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP25_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP25_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP25_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP25_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP25_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP25_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP24_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP24_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_DPMAPTODSCP24_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP24_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP24_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_4_PRIMAPTODSCP24_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_ADDR                                            (0x3400E8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP35_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP35_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP35_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP35_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP35_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP35_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP34_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP34_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP34_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP34_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP34_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP34_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP33_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP33_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP33_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP33_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP33_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP33_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP32_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP32_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP32_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP32_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP32_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP32_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP31_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP31_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP31_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP31_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP31_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP31_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP30_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP30_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_DPMAPTODSCP30_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP30_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP30_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_5_PRIMAPTODSCP30_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_ADDR                                            (0x3400EC)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP41_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP41_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP41_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP41_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP41_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP41_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP40_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP40_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP40_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP40_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP40_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP40_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP39_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP39_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP39_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP39_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP39_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP39_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP38_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP38_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP38_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP38_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP38_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP38_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP37_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP37_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP37_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP37_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP37_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP37_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP36_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP36_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_DPMAPTODSCP36_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP36_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP36_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_6_PRIMAPTODSCP36_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_ADDR                                            (0x3400F0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP47_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP47_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP47_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP47_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP47_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP47_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP46_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP46_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP46_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP46_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP46_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP46_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP45_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP45_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP45_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP45_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP45_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP45_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP44_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP44_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP44_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP44_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP44_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP44_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP43_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP43_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP43_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP43_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP43_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP43_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP42_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP42_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_DPMAPTODSCP42_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP42_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP42_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_7_PRIMAPTODSCP42_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_ADDR                                            (0x3400F4)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP53_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP53_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP53_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP53_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP53_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP53_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP52_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP52_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP52_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP52_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP52_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP52_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP51_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP51_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP51_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP51_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP51_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP51_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP50_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP50_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP50_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP50_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP50_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP50_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP49_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP49_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP49_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP49_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP49_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP49_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP48_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP48_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_DPMAPTODSCP48_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP48_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP48_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_8_PRIMAPTODSCP48_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_ADDR                                            (0x3400F8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP59_OFFSET                          (28)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP59_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP59_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP59_OFFSET                         (25)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP59_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP59_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP58_OFFSET                          (23)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP58_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP58_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP58_OFFSET                         (20)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP58_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP58_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP57_OFFSET                          (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP57_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP57_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP57_OFFSET                         (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP57_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP57_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP56_OFFSET                          (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP56_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP56_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP56_OFFSET                         (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP56_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP56_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP55_OFFSET                          (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP55_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP55_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP55_OFFSET                         (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP55_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP55_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP54_OFFSET                          (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP54_MASK                            (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_DPMAPTODSCP54_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP54_OFFSET                         (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP54_MASK                           (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_9_PRIMAPTODSCP54_OFFSET)

#define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_ADDR                                           (0x3400FC)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP63_OFFSET                         (18)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP63_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP63_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP63_OFFSET                        (15)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP63_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP63_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP62_OFFSET                         (13)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP62_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP62_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP62_OFFSET                        (10)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP62_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP62_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP61_OFFSET                         (8)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP61_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP61_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP61_OFFSET                        (5)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP61_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP61_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP60_OFFSET                         (3)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP60_MASK                           (0x3 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_DPMAPTODSCP60_OFFSET)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP60_OFFSET                        (0)
  #define RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP60_MASK                          (0x7 << RTL8328_DSCP_PRIORITY_AND_DROP_PRECEDENCE_MAP_ENTRY3_10_PRIMAPTODSCP60_OFFSET)

#define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_ADDR(port)                              (0x340100 + (((port) << 2))) /* port: 0-7 */
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_PBP_PRIO_OFFSET                       (16)
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_PBP_PRIO_MASK                         (0x7 << RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_PBP_PRIO_OFFSET)
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_DOT1QBP_PRIO_OFFSET                   (12)
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_DOT1QBP_PRIO_MASK                     (0x7 << RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_DOT1QBP_PRIO_OFFSET)
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_DSCP_PRIO_OFFSET                      (9)
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_DSCP_PRIO_MASK                        (0x7 << RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_DSCP_PRIO_OFFSET)
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_FLOW_PRIO_OFFSET                      (6)
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_FLOW_PRIO_MASK                        (0x7 << RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_FLOW_PRIO_OFFSET)
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_ITAG_PRIO_OFFSET                      (3)
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_ITAG_PRIO_MASK                        (0x7 << RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_ITAG_PRIO_OFFSET)
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_OTAG_PRIO_OFFSET                      (0)
  #define RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_OTAG_PRIO_MASK                        (0x7 << RTL8328_PRIORITY_AND_DROP_PRECEDENCE_ARBITRATION_CONTROL_ENTRY_OTAG_PRIO_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_ADDR                                                    (0x340120)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP1PRI1_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP1PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP1PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP1PRI0_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP1PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP1PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI7_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI6_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI5_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI4_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI3_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI2_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI1_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI0_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_0_PRITODP0PRI0_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_ADDR                                                    (0x340124)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI3_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI2_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI1_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI0_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP2PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI7_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI6_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI5_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI4_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI3_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI2_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_1_PRITODP1PRI2_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_ADDR                                                    (0x340128)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI7_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI6_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI5_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI4_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE0_2_PRITODP2PRI4_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_ADDR                                                    (0x34012C)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP1PRI1_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP1PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP1PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP1PRI0_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP1PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP1PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI7_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI6_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI5_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI4_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI3_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI2_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI1_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI0_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_0_PRITODP0PRI0_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_ADDR                                                    (0x340130)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI3_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI2_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI1_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI0_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP2PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI7_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI6_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI5_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI4_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI3_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI2_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_1_PRITODP1PRI2_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_ADDR                                                    (0x340134)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI7_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI6_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI5_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI4_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE1_2_PRITODP2PRI4_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_ADDR                                                    (0x340138)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP1PRI1_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP1PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP1PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP1PRI0_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP1PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP1PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI7_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI6_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI5_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI4_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI3_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI2_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI1_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI0_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_0_PRITODP0PRI0_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_ADDR                                                    (0x34013C)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI3_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI2_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI1_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI0_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP2PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI7_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI6_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI5_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI4_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI3_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI2_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_1_PRITODP1PRI2_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_ADDR                                                    (0x340140)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI7_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI6_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI5_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI4_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE2_2_PRITODP2PRI4_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_ADDR                                                    (0x340144)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP1PRI1_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP1PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP1PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP1PRI0_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP1PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP1PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI7_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI6_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI5_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI4_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI3_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI2_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI1_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI0_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_0_PRITODP0PRI0_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_ADDR                                                    (0x340148)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI3_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI2_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI1_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI0_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP2PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI7_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI6_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI5_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI4_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI3_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI2_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_1_PRITODP1PRI2_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_ADDR                                                    (0x34014C)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI7_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI6_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI5_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI4_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE3_2_PRITODP2PRI4_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_ADDR                                                    (0x340150)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP1PRI1_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP1PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP1PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP1PRI0_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP1PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP1PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI7_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI6_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI5_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI4_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI3_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI2_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI1_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI0_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_0_PRITODP0PRI0_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_ADDR                                                    (0x340154)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI3_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI2_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI1_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI0_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP2PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI7_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI6_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI5_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI4_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI3_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI2_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_1_PRITODP1PRI2_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_ADDR                                                    (0x340158)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI7_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI6_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI5_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI4_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE4_2_PRITODP2PRI4_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_ADDR                                                    (0x34015C)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP1PRI1_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP1PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP1PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP1PRI0_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP1PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP1PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI7_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI6_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI5_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI4_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI3_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI2_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI1_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI0_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_0_PRITODP0PRI0_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_ADDR                                                    (0x340160)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI3_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI2_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI1_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI0_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP2PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI7_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI6_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI5_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI4_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI3_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI2_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_1_PRITODP1PRI2_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_ADDR                                                    (0x340164)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI7_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI6_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI5_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI4_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE5_2_PRITODP2PRI4_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_ADDR                                                    (0x340168)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP1PRI1_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP1PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP1PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP1PRI0_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP1PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP1PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI7_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI6_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI5_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI4_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI3_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI2_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI1_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI0_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_0_PRITODP0PRI0_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_ADDR                                                    (0x34016C)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI3_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI2_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI1_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI0_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP2PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI7_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI6_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI5_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI4_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI3_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI2_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_1_PRITODP1PRI2_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_ADDR                                                    (0x340170)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI7_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI6_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI5_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI4_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE6_2_PRITODP2PRI4_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_ADDR                                                    (0x340174)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP1PRI1_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP1PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP1PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP1PRI0_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP1PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP1PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI7_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI6_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI5_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI4_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI3_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI2_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI1_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI0_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_0_PRITODP0PRI0_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_ADDR                                                    (0x340178)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI3_OFFSET                                   (28)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI2_OFFSET                                   (25)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI2_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI1_OFFSET                                   (22)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI1_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI1_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI0_OFFSET                                   (19)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI0_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP2PRI0_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI7_OFFSET                                   (16)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI6_OFFSET                                   (12)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI5_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI4_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI4_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI3_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI3_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI3_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI2_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI2_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_1_PRITODP1PRI2_OFFSET)

#define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_ADDR                                                    (0x34017C)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI7_OFFSET                                   (9)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI7_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI7_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI6_OFFSET                                   (6)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI6_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI6_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI5_OFFSET                                   (3)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI5_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI5_OFFSET)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI4_OFFSET                                   (0)
  #define RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI4_MASK                                     (0x7 << RTL8328_INNER_VLAN_PRIORITY_REMARKING_TABLE7_2_PRITODP2PRI4_OFFSET)

#define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_ADDR(index1, index2)                               (0x340180 + (index1 << 4) + (((index2) << 2))) /* index1: 0-7, index2: 0-2 */
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI7_OFFSET                               (31)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI7_MASK                                 (0x1 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI7_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI7_OFFSET                               (28)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI7_MASK                                 (0x7 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI7_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI6_OFFSET                               (27)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI6_MASK                                 (0x1 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI6_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI6_OFFSET                               (24)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI6_MASK                                 (0x7 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI6_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI5_OFFSET                               (23)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI5_MASK                                 (0x1 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI5_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI5_OFFSET                               (20)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI5_MASK                                 (0x7 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI5_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI4_OFFSET                               (19)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI4_MASK                                 (0x1 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI4_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI4_OFFSET                               (16)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI4_MASK                                 (0x7 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI4_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI3_OFFSET                               (15)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI3_MASK                                 (0x1 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI3_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI3_OFFSET                               (12)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI3_MASK                                 (0x7 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI3_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI2_OFFSET                               (11)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI2_MASK                                 (0x1 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI2_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI2_OFFSET                               (8)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI2_MASK                                 (0x7 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI2_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI1_OFFSET                               (7)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI1_MASK                                 (0x1 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI1_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI1_OFFSET                               (4)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI1_MASK                                 (0x7 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI1_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI0_OFFSET                               (3)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI0_MASK                                 (0x1 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_DEITODPPRI0_OFFSET)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI0_OFFSET                               (0)
  #define RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI0_MASK                                 (0x7 << RTL8328_OUTER_VLAN_PRIORITY_AND_DEI_REMARKING_TABLE_PRITODPPRI0_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE0_0_ADDR                                                                   (0x3401E0)
  #define RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI4_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI3_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI2_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI1_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI0_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_0_DSCPTODP0PRI0_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE0_1_ADDR                                                                   (0x3401E4)
  #define RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP1PRI1_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP1PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP1PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP1PRI0_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP1PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP1PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP0PRI7_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP0PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP0PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP0PRI6_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP0PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP0PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP0PRI5_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP0PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_1_DSCPTODP0PRI5_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE0_2_ADDR                                                                   (0x3401E8)
  #define RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI6_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI5_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI4_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI3_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI2_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_2_DSCPTODP1PRI2_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE0_3_ADDR                                                                   (0x3401EC)
  #define RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI3_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI2_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI1_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI0_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP2PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP1PRI7_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP1PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_3_DSCPTODP1PRI7_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE0_4_ADDR                                                                   (0x3401F0)
  #define RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI7_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI6_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI5_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI4_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE0_4_DSCPTODP2PRI4_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE1_0_ADDR                                                                   (0x3401F4)
  #define RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI4_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI3_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI2_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI1_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI0_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_0_DSCPTODP0PRI0_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE1_1_ADDR                                                                   (0x3401F8)
  #define RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP1PRI1_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP1PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP1PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP1PRI0_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP1PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP1PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP0PRI7_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP0PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP0PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP0PRI6_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP0PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP0PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP0PRI5_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP0PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_1_DSCPTODP0PRI5_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE1_2_ADDR                                                                   (0x3401FC)
  #define RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI6_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI5_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI4_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI3_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI2_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_2_DSCPTODP1PRI2_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE1_3_ADDR                                                                   (0x340200)
  #define RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI3_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI2_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI1_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI0_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP2PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP1PRI7_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP1PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_3_DSCPTODP1PRI7_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE1_4_ADDR                                                                   (0x340204)
  #define RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI7_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI6_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI5_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI4_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE1_4_DSCPTODP2PRI4_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE2_0_ADDR                                                                   (0x340208)
  #define RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI4_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI3_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI2_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI1_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI0_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_0_DSCPTODP0PRI0_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE2_1_ADDR                                                                   (0x34020C)
  #define RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP1PRI1_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP1PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP1PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP1PRI0_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP1PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP1PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP0PRI7_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP0PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP0PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP0PRI6_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP0PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP0PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP0PRI5_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP0PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_1_DSCPTODP0PRI5_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE2_2_ADDR                                                                   (0x340210)
  #define RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI6_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI5_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI4_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI3_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI2_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_2_DSCPTODP1PRI2_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE2_3_ADDR                                                                   (0x340214)
  #define RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI3_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI2_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI1_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI0_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP2PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP1PRI7_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP1PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_3_DSCPTODP1PRI7_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE2_4_ADDR                                                                   (0x340218)
  #define RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI7_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI6_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI5_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI4_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE2_4_DSCPTODP2PRI4_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE3_0_ADDR                                                                   (0x34021C)
  #define RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI4_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI3_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI2_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI1_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI0_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_0_DSCPTODP0PRI0_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE3_1_ADDR                                                                   (0x340220)
  #define RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP1PRI1_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP1PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP1PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP1PRI0_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP1PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP1PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP0PRI7_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP0PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP0PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP0PRI6_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP0PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP0PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP0PRI5_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP0PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_1_DSCPTODP0PRI5_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE3_2_ADDR                                                                   (0x340224)
  #define RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI6_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI5_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI4_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI3_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI2_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_2_DSCPTODP1PRI2_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE3_3_ADDR                                                                   (0x340228)
  #define RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI3_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI2_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI1_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI0_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP2PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP1PRI7_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP1PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_3_DSCPTODP1PRI7_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE3_4_ADDR                                                                   (0x34022C)
  #define RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI7_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI6_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI5_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI4_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE3_4_DSCPTODP2PRI4_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE4_0_ADDR                                                                   (0x340230)
  #define RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI4_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI3_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI2_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI1_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI0_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_0_DSCPTODP0PRI0_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE4_1_ADDR                                                                   (0x340234)
  #define RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP1PRI1_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP1PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP1PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP1PRI0_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP1PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP1PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP0PRI7_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP0PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP0PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP0PRI6_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP0PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP0PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP0PRI5_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP0PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_1_DSCPTODP0PRI5_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE4_2_ADDR                                                                   (0x340238)
  #define RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI6_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI5_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI4_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI3_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI2_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_2_DSCPTODP1PRI2_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE4_3_ADDR                                                                   (0x34023C)
  #define RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI3_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI2_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI1_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI0_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP2PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP1PRI7_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP1PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_3_DSCPTODP1PRI7_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE4_4_ADDR                                                                   (0x340240)
  #define RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI7_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI6_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI5_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI4_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE4_4_DSCPTODP2PRI4_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE5_0_ADDR                                                                   (0x340244)
  #define RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI4_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI3_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI2_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI1_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI0_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_0_DSCPTODP0PRI0_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE5_1_ADDR                                                                   (0x340248)
  #define RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP1PRI1_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP1PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP1PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP1PRI0_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP1PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP1PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP0PRI7_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP0PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP0PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP0PRI6_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP0PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP0PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP0PRI5_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP0PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_1_DSCPTODP0PRI5_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE5_2_ADDR                                                                   (0x34024C)
  #define RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI6_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI5_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI4_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI3_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI2_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_2_DSCPTODP1PRI2_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE5_3_ADDR                                                                   (0x340250)
  #define RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI3_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI2_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI1_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI0_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP2PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP1PRI7_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP1PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_3_DSCPTODP1PRI7_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE5_4_ADDR                                                                   (0x340254)
  #define RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI7_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI6_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI5_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI4_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE5_4_DSCPTODP2PRI4_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE6_0_ADDR                                                                   (0x340258)
  #define RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI4_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI3_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI2_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI1_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI0_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_0_DSCPTODP0PRI0_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE6_1_ADDR                                                                   (0x34025C)
  #define RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP1PRI1_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP1PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP1PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP1PRI0_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP1PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP1PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP0PRI7_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP0PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP0PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP0PRI6_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP0PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP0PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP0PRI5_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP0PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_1_DSCPTODP0PRI5_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE6_2_ADDR                                                                   (0x340260)
  #define RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI6_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI5_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI4_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI3_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI2_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_2_DSCPTODP1PRI2_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE6_3_ADDR                                                                   (0x340264)
  #define RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI3_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI2_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI1_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI0_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP2PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP1PRI7_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP1PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_3_DSCPTODP1PRI7_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE6_4_ADDR                                                                   (0x340268)
  #define RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI7_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI6_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI5_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI4_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE6_4_DSCPTODP2PRI4_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE7_0_ADDR                                                                   (0x34026C)
  #define RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI4_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI3_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI2_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI1_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI0_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_0_DSCPTODP0PRI0_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE7_1_ADDR                                                                   (0x340270)
  #define RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP1PRI1_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP1PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP1PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP1PRI0_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP1PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP1PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP0PRI7_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP0PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP0PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP0PRI6_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP0PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP0PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP0PRI5_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP0PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_1_DSCPTODP0PRI5_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE7_2_ADDR                                                                   (0x340274)
  #define RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI6_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI5_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI4_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI4_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI3_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI2_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_2_DSCPTODP1PRI2_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE7_3_ADDR                                                                   (0x340278)
  #define RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI3_OFFSET                                                 (24)
  #define RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI3_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI3_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI2_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI2_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI2_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI1_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI1_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI1_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI0_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI0_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP2PRI0_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP1PRI7_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP1PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_3_DSCPTODP1PRI7_OFFSET)

#define RTL8328_DSCP_REMARKING_TABLE7_4_ADDR                                                                   (0x34027C)
  #define RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI7_OFFSET                                                 (18)
  #define RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI7_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI7_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI6_OFFSET                                                 (12)
  #define RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI6_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI6_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI5_OFFSET                                                 (6)
  #define RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI5_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI5_OFFSET)
  #define RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI4_OFFSET                                                 (0)
  #define RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI4_MASK                                                   (0x3F << RTL8328_DSCP_REMARKING_TABLE7_4_DSCPTODP2PRI4_OFFSET)


/*
 * Feature: Queue Management 
 */
#define RTL8328_LEAKY_BUKET_SYSTEM_CONTROL_ADDR                                                                (0x350000)
  #define RTL8328_LEAKY_BUKET_SYSTEM_CONTROL_TOKEN_OFFSET                                                      (24)
  #define RTL8328_LEAKY_BUKET_SYSTEM_CONTROL_TOKEN_MASK                                                        (0xFF << RTL8328_LEAKY_BUKET_SYSTEM_CONTROL_TOKEN_OFFSET)
  #define RTL8328_LEAKY_BUKET_SYSTEM_CONTROL_TICK_OFFSET                                                       (16)
  #define RTL8328_LEAKY_BUKET_SYSTEM_CONTROL_TICK_MASK                                                         (0xFF << RTL8328_LEAKY_BUKET_SYSTEM_CONTROL_TICK_OFFSET)
  #define RTL8328_LEAKY_BUKET_SYSTEM_CONTROL_COUNTER_OFFSET                                                    (0)
  #define RTL8328_LEAKY_BUKET_SYSTEM_CONTROL_COUNTER_MASK                                                      (0xFFFF << RTL8328_LEAKY_BUKET_SYSTEM_CONTROL_COUNTER_OFFSET)


/*
 * Feature: Link Aggregation 
 */
#define RTL8328_LINK_AGGREGATION_CONTROL0_ADDR                                                                 (0x3C0000)
  #define RTL8328_LINK_AGGREGATION_CONTROL0_LAG_DUMB_OFFSET                                                    (29)
  #define RTL8328_LINK_AGGREGATION_CONTROL0_LAG_DUMB_MASK                                                      (0x1 << RTL8328_LINK_AGGREGATION_CONTROL0_LAG_DUMB_OFFSET)
  #define RTL8328_LINK_AGGREGATION_CONTROL0_SCDPM_OFFSET                                                       (0)
  #define RTL8328_LINK_AGGREGATION_CONTROL0_SCDPM_MASK                                                         (0x1FFFFFFF << RTL8328_LINK_AGGREGATION_CONTROL0_SCDPM_OFFSET)

#define RTL8328_LINK_AGGREGATION_CONTROL1_ADDR                                                                 (0x3C0004)
  #define RTL8328_LINK_AGGREGATION_CONTROL1_SCSPM_OFFSET                                                       (0)
  #define RTL8328_LINK_AGGREGATION_CONTROL1_SCSPM_MASK                                                         (0x1FFFFFFF << RTL8328_LINK_AGGREGATION_CONTROL1_SCSPM_OFFSET)

#define RTL8328_LINK_AGGREGATION_CONTROL2_ADDR                                                                 (0x3C0008)
  #define RTL8328_LINK_AGGREGATION_CONTROL2_SCDPMEMPTY_OFFSET                                                  (0)
  #define RTL8328_LINK_AGGREGATION_CONTROL2_SCDPMEMPTY_MASK                                                    (0x1FFFFFFF << RTL8328_LINK_AGGREGATION_CONTROL2_SCDPMEMPTY_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_ADDR                                                         (0x3C000C)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGV_OFFSET                                                (18)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGV_MASK                                                  (0x1 << RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGV_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGPN_OFFSET                                               (13)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGPN_MASK                                                 (0x1F << RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGPN_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGSPAHASH_OFFSET                                          (12)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGSPAHASH_MASK                                            (0x1 << RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGSPAHASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGL2HASH_OFFSET                                           (10)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGL2HASH_MASK                                             (0x3 << RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGL2HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGL3HASH_OFFSET                                           (8)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGL3HASH_MASK                                             (0x3 << RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGL3HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGL4HASH_OFFSET                                           (6)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGL4HASH_MASK                                             (0x3 << RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGL4HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGFLOODAS_OFFSET                                          (5)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGFLOODAS_MASK                                            (0x1 << RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGFLOODAS_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGFLOODPORT_OFFSET                                        (0)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGFLOODPORT_MASK                                          (0x1F << RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER_LAGFLOODPORT_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER1_ADDR                                                        (0x3C0010)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER1_LAGPM_OFFSET                                              (0)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER1_LAGPM_MASK                                                (0xFFFFFFF << RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER1_LAGPM_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER2_ADDR(port)                                                  (0x3C0014 + (((port / 6) << 2))) /* port: 0-15 */
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER2_LAGHRPORT_OFFSET(port)                                    ((port % 0x6) * 5)
  #define RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER2_LAGHRPORT_MASK(port)                                      (0x1F << RTL8328_LINK_AGGREGATION_GROUP0_PARAMETER2_LAGHRPORT_OFFSET(port))

#define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_ADDR                                                        (0x3C0020)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGV_OFFSET                                               (18)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGV_MASK                                                 (0x1 << RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGV_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGPN_OFFSET                                              (13)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGPN_MASK                                                (0x1F << RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGPN_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGSPAHASH_OFFSET                                         (12)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGSPAHASH_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGSPAHASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGL2HASH_OFFSET                                          (10)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGL2HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGL2HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGL3HASH_OFFSET                                          (8)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGL3HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGL3HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGL4HASH_OFFSET                                          (6)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGL4HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGL4HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGFLOODAS_OFFSET                                         (5)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGFLOODAS_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGFLOODAS_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGFLOODPORT_OFFSET                                       (0)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGFLOODPORT_MASK                                         (0x1F << RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER0_LAGFLOODPORT_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER1_ADDR                                                        (0x3C0024)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER1_LAGPM_OFFSET                                              (0)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER1_LAGPM_MASK                                                (0xFFFFFFF << RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER1_LAGPM_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER2_ADDR(port)                                                  (0x3C0028 + (((port / 6) << 2))) /* port: 0-15 */
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER2_LAGHRPORT_OFFSET(port)                                    ((port % 0x6) * 5)
  #define RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER2_LAGHRPORT_MASK(port)                                      (0x1F << RTL8328_LINK_AGGREGATION_GROUP1_PARAMETER2_LAGHRPORT_OFFSET(port))

#define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_ADDR                                                        (0x3C0034)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGV_OFFSET                                               (18)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGV_MASK                                                 (0x1 << RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGV_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGPN_OFFSET                                              (13)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGPN_MASK                                                (0x1F << RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGPN_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGSPAHASH_OFFSET                                         (12)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGSPAHASH_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGSPAHASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGL2HASH_OFFSET                                          (10)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGL2HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGL2HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGL3HASH_OFFSET                                          (8)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGL3HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGL3HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGL4HASH_OFFSET                                          (6)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGL4HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGL4HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGFLOODAS_OFFSET                                         (5)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGFLOODAS_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGFLOODAS_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGFLOODPORT_OFFSET                                       (0)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGFLOODPORT_MASK                                         (0x1F << RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER0_LAGFLOODPORT_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER1_ADDR                                                        (0x3C0038)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER1_LAGPM_OFFSET                                              (0)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER1_LAGPM_MASK                                                (0xFFFFFFF << RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER1_LAGPM_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER2_ADDR(port)                                                  (0x3C003C + (((port / 6) << 2))) /* port: 0-15 */
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER2_LAGHRPORT_OFFSET(port)                                    ((port % 0x6) * 5)
  #define RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER2_LAGHRPORT_MASK(port)                                      (0x1F << RTL8328_LINK_AGGREGATION_GROUP2_PARAMETER2_LAGHRPORT_OFFSET(port))

#define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_ADDR                                                        (0x3C0048)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGV_OFFSET                                               (18)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGV_MASK                                                 (0x1 << RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGV_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGPN_OFFSET                                              (13)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGPN_MASK                                                (0x1F << RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGPN_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGSPAHASH_OFFSET                                         (12)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGSPAHASH_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGSPAHASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGL2HASH_OFFSET                                          (10)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGL2HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGL2HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGL3HASH_OFFSET                                          (8)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGL3HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGL3HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGL4HASH_OFFSET                                          (6)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGL4HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGL4HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGFLOODAS_OFFSET                                         (5)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGFLOODAS_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGFLOODAS_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGFLOODPORT_OFFSET                                       (0)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGFLOODPORT_MASK                                         (0x1F << RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER0_LAGFLOODPORT_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER1_ADDR                                                        (0x3C004C)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER1_LAGPM_OFFSET                                              (0)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER1_LAGPM_MASK                                                (0xFFFFFFF << RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER1_LAGPM_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER2_ADDR(port)                                                  (0x3C0050 + (((port / 6) << 2))) /* port: 0-15 */
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER2_LAGHRPORT_OFFSET(port)                                    ((port % 0x6) * 5)
  #define RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER2_LAGHRPORT_MASK(port)                                      (0x1F << RTL8328_LINK_AGGREGATION_GROUP3_PARAMETER2_LAGHRPORT_OFFSET(port))

#define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_ADDR                                                        (0x3C005C)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGV_OFFSET                                               (18)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGV_MASK                                                 (0x1 << RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGV_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGPN_OFFSET                                              (13)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGPN_MASK                                                (0x1F << RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGPN_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGSPAHASH_OFFSET                                         (12)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGSPAHASH_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGSPAHASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGL2HASH_OFFSET                                          (10)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGL2HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGL2HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGL3HASH_OFFSET                                          (8)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGL3HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGL3HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGL4HASH_OFFSET                                          (6)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGL4HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGL4HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGFLOODAS_OFFSET                                         (5)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGFLOODAS_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGFLOODAS_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGFLOODPORT_OFFSET                                       (0)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGFLOODPORT_MASK                                         (0x1F << RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER0_LAGFLOODPORT_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER1_ADDR                                                        (0x3C0060)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER1_LAGPM_OFFSET                                              (0)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER1_LAGPM_MASK                                                (0xFFFFFFF << RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER1_LAGPM_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER2_ADDR(port)                                                  (0x3C0064 + (((port / 6) << 2))) /* port: 0-15 */
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER2_LAGHRPORT_OFFSET(port)                                    ((port % 0x6) * 5)
  #define RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER2_LAGHRPORT_MASK(port)                                      (0x1F << RTL8328_LINK_AGGREGATION_GROUP4_PARAMETER2_LAGHRPORT_OFFSET(port))

#define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_ADDR                                                        (0x3C0070)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGV_OFFSET                                               (18)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGV_MASK                                                 (0x1 << RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGV_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGPN_OFFSET                                              (13)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGPN_MASK                                                (0x1F << RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGPN_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGSPAHASH_OFFSET                                         (12)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGSPAHASH_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGSPAHASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGL2HASH_OFFSET                                          (10)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGL2HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGL2HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGL3HASH_OFFSET                                          (8)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGL3HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGL3HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGL4HASH_OFFSET                                          (6)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGL4HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGL4HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGFLOODAS_OFFSET                                         (5)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGFLOODAS_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGFLOODAS_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGFLOODPORT_OFFSET                                       (0)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGFLOODPORT_MASK                                         (0x1F << RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER0_LAGFLOODPORT_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER1_ADDR                                                        (0x3C0074)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER1_LAGPM_OFFSET                                              (0)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER1_LAGPM_MASK                                                (0xFFFFFFF << RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER1_LAGPM_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER2_ADDR(port)                                                  (0x3C0078 + (((port / 6) << 2))) /* port: 0-15 */
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER2_LAGHRPORT_OFFSET(port)                                    ((port % 0x6) * 5)
  #define RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER2_LAGHRPORT_MASK(port)                                      (0x1F << RTL8328_LINK_AGGREGATION_GROUP5_PARAMETER2_LAGHRPORT_OFFSET(port))

#define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_ADDR                                                        (0x3C0084)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGV_OFFSET                                               (18)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGV_MASK                                                 (0x1 << RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGV_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGPN_OFFSET                                              (13)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGPN_MASK                                                (0x1F << RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGPN_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGSPAHASH_OFFSET                                         (12)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGSPAHASH_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGSPAHASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGL2HASH_OFFSET                                          (10)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGL2HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGL2HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGL3HASH_OFFSET                                          (8)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGL3HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGL3HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGL4HASH_OFFSET                                          (6)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGL4HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGL4HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGFLOODAS_OFFSET                                         (5)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGFLOODAS_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGFLOODAS_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGFLOODPORT_OFFSET                                       (0)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGFLOODPORT_MASK                                         (0x1F << RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER0_LAGFLOODPORT_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER1_ADDR                                                        (0x3C0088)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER1_LAGPM_OFFSET                                              (0)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER1_LAGPM_MASK                                                (0xFFFFFFF << RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER1_LAGPM_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER2_ADDR(port)                                                  (0x3C008C + (((port / 6) << 2))) /* port: 0-15 */
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER2_LAGHRPORT_OFFSET(port)                                    ((port % 0x6) * 5)
  #define RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER2_LAGHRPORT_MASK(port)                                      (0x1F << RTL8328_LINK_AGGREGATION_GROUP6_PARAMETER2_LAGHRPORT_OFFSET(port))

#define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_ADDR                                                        (0x3C0098)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGV_OFFSET                                               (18)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGV_MASK                                                 (0x1 << RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGV_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGPN_OFFSET                                              (13)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGPN_MASK                                                (0x1F << RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGPN_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGSPAHASH_OFFSET                                         (12)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGSPAHASH_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGSPAHASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGL2HASH_OFFSET                                          (10)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGL2HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGL2HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGL3HASH_OFFSET                                          (8)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGL3HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGL3HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGL4HASH_OFFSET                                          (6)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGL4HASH_MASK                                            (0x3 << RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGL4HASH_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGFLOODAS_OFFSET                                         (5)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGFLOODAS_MASK                                           (0x1 << RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGFLOODAS_OFFSET)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGFLOODPORT_OFFSET                                       (0)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGFLOODPORT_MASK                                         (0x1F << RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER0_LAGFLOODPORT_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER1_ADDR                                                        (0x3C009C)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER1_LAGPM_OFFSET                                              (0)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER1_LAGPM_MASK                                                (0xFFFFFFF << RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER1_LAGPM_OFFSET)

#define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER2_ADDR(port)                                                  (0x3C00A0 + (((port / 6) << 2))) /* port: 0-15 */
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER2_LAGHRPORT_OFFSET(port)                                    ((port % 0x6) * 5)
  #define RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER2_LAGHRPORT_MASK(port)                                      (0x1F << RTL8328_LINK_AGGREGATION_GROUP7_PARAMETER2_LAGHRPORT_OFFSET(port))


/*
 * Feature: Mirroring 
 */
#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_ADDR                                                             (0x400000)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_SPM_OFFSET                                                     (3)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_SPM_MASK                                                       (0x1FFFFFFF << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_SPM_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_SPMDPMOP_OFFSET                                                (2)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_SPMDPMOP_MASK                                                  (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_SPMDPMOP_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_MIRCTLPKT_OFFSET                                               (1)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_MIRCTLPKT_MASK                                                 (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_MIRCTLPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_CROSSVLAN_OFFSET                                               (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_CROSSVLAN_MASK                                                 (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_0_CROSSVLAN_OFFSET)

#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_ADDR                                                             (0x400004)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_DPM_OFFSET                                                     (3)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_DPM_MASK                                                       (0x1FFFFFFF << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_DPM_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_MUA_OFFSET                                                     (2)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_MUA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_MUA_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_MMA_OFFSET                                                     (1)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_MMA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_MMA_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_MBA_OFFSET                                                     (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_MBA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_1_MBA_OFFSET)

#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_ADDR                                                             (0x400008)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_MBPKT_OFFSET                                                   (8)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_MBPKT_MASK                                                     (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_MBPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_MGPKT_OFFSET                                                   (7)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_MGPKT_MASK                                                     (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_MGPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_MORG_OFFSET                                                    (6)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_MORG_MASK                                                      (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_MORG_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_FLOWBASEDONLY_OFFSET                                           (5)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_FLOWBASEDONLY_MASK                                             (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_FLOWBASEDONLY_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_DP_OFFSET                                                      (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_DP_MASK                                                        (0x1F << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY0_2_DP_OFFSET)

#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_ADDR                                                             (0x40000C)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_SPM_OFFSET                                                     (3)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_SPM_MASK                                                       (0x1FFFFFFF << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_SPM_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_SPMDPMOP_OFFSET                                                (2)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_SPMDPMOP_MASK                                                  (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_SPMDPMOP_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_MIRCTLPKT_OFFSET                                               (1)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_MIRCTLPKT_MASK                                                 (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_MIRCTLPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_CROSSVLAN_OFFSET                                               (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_CROSSVLAN_MASK                                                 (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_0_CROSSVLAN_OFFSET)

#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_ADDR                                                             (0x400010)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_DPM_OFFSET                                                     (3)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_DPM_MASK                                                       (0x1FFFFFFF << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_DPM_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_MUA_OFFSET                                                     (2)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_MUA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_MUA_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_MMA_OFFSET                                                     (1)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_MMA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_MMA_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_MBA_OFFSET                                                     (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_MBA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_1_MBA_OFFSET)

#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_ADDR                                                             (0x400014)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_MBPKT_OFFSET                                                   (8)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_MBPKT_MASK                                                     (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_MBPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_MGPKT_OFFSET                                                   (7)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_MGPKT_MASK                                                     (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_MGPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_MORG_OFFSET                                                    (6)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_MORG_MASK                                                      (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_MORG_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_FLOWBASEDONLY_OFFSET                                           (5)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_FLOWBASEDONLY_MASK                                             (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_FLOWBASEDONLY_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_DP_OFFSET                                                      (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_DP_MASK                                                        (0x1F << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY1_2_DP_OFFSET)

#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_ADDR                                                             (0x400018)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_SPM_OFFSET                                                     (3)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_SPM_MASK                                                       (0x1FFFFFFF << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_SPM_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_SPMDPMOP_OFFSET                                                (2)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_SPMDPMOP_MASK                                                  (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_SPMDPMOP_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_MIRCTLPKT_OFFSET                                               (1)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_MIRCTLPKT_MASK                                                 (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_MIRCTLPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_CROSSVLAN_OFFSET                                               (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_CROSSVLAN_MASK                                                 (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_0_CROSSVLAN_OFFSET)

#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_ADDR                                                             (0x40001C)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_DPM_OFFSET                                                     (3)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_DPM_MASK                                                       (0x1FFFFFFF << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_DPM_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_MUA_OFFSET                                                     (2)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_MUA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_MUA_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_MMA_OFFSET                                                     (1)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_MMA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_MMA_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_MBA_OFFSET                                                     (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_MBA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_1_MBA_OFFSET)

#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_ADDR                                                             (0x400020)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_MBPKT_OFFSET                                                   (8)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_MBPKT_MASK                                                     (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_MBPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_MGPKT_OFFSET                                                   (7)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_MGPKT_MASK                                                     (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_MGPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_MORG_OFFSET                                                    (6)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_MORG_MASK                                                      (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_MORG_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_FLOWBASEDONLY_OFFSET                                           (5)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_FLOWBASEDONLY_MASK                                             (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_FLOWBASEDONLY_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_DP_OFFSET                                                      (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_DP_MASK                                                        (0x1F << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY2_2_DP_OFFSET)

#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_ADDR                                                             (0x400024)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_SPM_OFFSET                                                     (3)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_SPM_MASK                                                       (0x1FFFFFFF << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_SPM_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_SPMDPMOP_OFFSET                                                (2)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_SPMDPMOP_MASK                                                  (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_SPMDPMOP_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_MIRCTLPKT_OFFSET                                               (1)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_MIRCTLPKT_MASK                                                 (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_MIRCTLPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_CROSSVLAN_OFFSET                                               (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_CROSSVLAN_MASK                                                 (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_0_CROSSVLAN_OFFSET)

#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_ADDR                                                             (0x400028)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_DPM_OFFSET                                                     (3)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_DPM_MASK                                                       (0x1FFFFFFF << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_DPM_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_MUA_OFFSET                                                     (2)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_MUA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_MUA_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_MMA_OFFSET                                                     (1)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_MMA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_MMA_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_MBA_OFFSET                                                     (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_MBA_MASK                                                       (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_1_MBA_OFFSET)

#define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_ADDR                                                             (0x40002C)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_MBPKT_OFFSET                                                   (8)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_MBPKT_MASK                                                     (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_MBPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_MGPKT_OFFSET                                                   (7)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_MGPKT_MASK                                                     (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_MGPKT_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_MORG_OFFSET                                                    (6)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_MORG_MASK                                                      (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_MORG_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_FLOWBASEDONLY_OFFSET                                           (5)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_FLOWBASEDONLY_MASK                                             (0x1 << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_FLOWBASEDONLY_OFFSET)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_DP_OFFSET                                                      (0)
  #define RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_DP_MASK                                                        (0x1F << RTL8328_TRAFFIC_MIRROR_TABLE_ENTRY3_2_DP_OFFSET)


/*
 * Feature: RSPAN 
 */

/*
 * Feature: sFlow 
 */
#define RTL8328_SEED_FOR_PORT_BASED_SFLOW_ADDR                                                                 (0x420000)
  #define RTL8328_SEED_FOR_PORT_BASED_SFLOW_SEED_OFFSET                                                        (15)
  #define RTL8328_SEED_FOR_PORT_BASED_SFLOW_SEED_MASK                                                          (0x1FFFF << RTL8328_SEED_FOR_PORT_BASED_SFLOW_SEED_OFFSET)
  #define RTL8328_SEED_FOR_PORT_BASED_SFLOW_SMPCPUTAG_OFFSET                                                   (14)
  #define RTL8328_SEED_FOR_PORT_BASED_SFLOW_SMPCPUTAG_MASK                                                     (0x1 << RTL8328_SEED_FOR_PORT_BASED_SFLOW_SMPCPUTAG_OFFSET)

#define RTL8328_SEED_FOR_TRAFFIC_MIRROR_TABLE_ADDR                                                             (0x420004)
  #define RTL8328_SEED_FOR_TRAFFIC_MIRROR_TABLE_SEED_OFFSET                                                    (15)
  #define RTL8328_SEED_FOR_TRAFFIC_MIRROR_TABLE_SEED_MASK                                                      (0x1FFFF << RTL8328_SEED_FOR_TRAFFIC_MIRROR_TABLE_SEED_OFFSET)

#define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_ADDR                                                  (0x420008)
  #define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_TOTAL_SAMPLE_OFFSET                                 (0)
  #define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_TOTAL_SAMPLE_MASK                                   (0xFFFF << RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_TOTAL_SAMPLE_OFFSET)

#define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_ADDR                                              (0x42000C)
  #define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_SAMPLE_RATE_OFFSET                              (0)
  #define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_SAMPLE_RATE_MASK                                (0xFFFF << RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_SAMPLE_RATE_OFFSET)

#define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_ADDR                                            (0x420010)
  #define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_TOTAL_COUNTER_OFFSET                          (0)
  #define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_TOTAL_COUNTER_MASK                            (0xFFFFFFFF << RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_0_TOTAL_COUNTER_OFFSET)

#define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_ADDR                                                  (0x420014)
  #define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_TOTAL_SAMPLE_OFFSET                                 (0)
  #define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_TOTAL_SAMPLE_MASK                                   (0xFFFF << RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_TOTAL_SAMPLE_OFFSET)

#define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_ADDR                                              (0x420018)
  #define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_SAMPLE_RATE_OFFSET                              (0)
  #define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_SAMPLE_RATE_MASK                                (0xFFFF << RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_SAMPLE_RATE_OFFSET)

#define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_ADDR                                            (0x42001C)
  #define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_TOTAL_COUNTER_OFFSET                          (0)
  #define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_TOTAL_COUNTER_MASK                            (0xFFFFFFFF << RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_1_TOTAL_COUNTER_OFFSET)

#define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_ADDR                                                  (0x420020)
  #define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_TOTAL_SAMPLE_OFFSET                                 (0)
  #define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_TOTAL_SAMPLE_MASK                                   (0xFFFF << RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_TOTAL_SAMPLE_OFFSET)

#define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_ADDR                                              (0x420024)
  #define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_SAMPLE_RATE_OFFSET                              (0)
  #define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_SAMPLE_RATE_MASK                                (0xFFFF << RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_SAMPLE_RATE_OFFSET)

#define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_ADDR                                            (0x420028)
  #define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_TOTAL_COUNTER_OFFSET                          (0)
  #define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_TOTAL_COUNTER_MASK                            (0xFFFFFFFF << RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_2_TOTAL_COUNTER_OFFSET)

#define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_ADDR                                                  (0x42002C)
  #define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_TOTAL_SAMPLE_OFFSET                                 (0)
  #define RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_TOTAL_SAMPLE_MASK                                   (0xFFFF << RTL8328_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_TOTAL_SAMPLE_OFFSET)

#define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_ADDR                                              (0x420030)
  #define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_SAMPLE_RATE_OFFSET                              (0)
  #define RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_SAMPLE_RATE_MASK                                (0xFFFF << RTL8328_SAMPLE_RATE_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_SAMPLE_RATE_OFFSET)

#define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_ADDR                                            (0x420034)
  #define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_TOTAL_COUNTER_OFFSET                          (0)
  #define RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_TOTAL_COUNTER_MASK                            (0xFFFFFFFF << RTL8328_TOTAL_COUNTER_FOR_TRAFFIC_MIRROR_TABLE_ENTRY_3_TOTAL_COUNTER_OFFSET)


/*
 * Feature: L3 
 */

/*
 * Feature: Packet Parser 
 */

/*
 * Feature: Field Selector 
 */

/*
 * Feature: RMA 
 */
#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_ADDR                                                (0x530000)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAVLANCARE2_OFFSET                               (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAVLANCARE2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAACT2_OFFSET                                    (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAACT2_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMADFRMAPRI2_OFFSET                               (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMADFRMAPRI2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMARMAPRI2_OFFSET                                 (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMARMAPRI2_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAVLANCARE1_OFFSET                               (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAVLANCARE1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAACT1_OFFSET                                    (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAACT1_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMADFRMAPRI1_OFFSET                               (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMADFRMAPRI1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMARMAPRI1_OFFSET                                 (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMARMAPRI1_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL0_RMARMAPRI1_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_ADDR                                                (0x530004)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE3_OFFSET                               (31)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT3_OFFSET                                    (29)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT3_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI3_OFFSET                               (27)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI3_OFFSET                                 (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI3_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE2_OFFSET                               (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT2_OFFSET                                    (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT2_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI2_OFFSET                               (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI2_OFFSET                                 (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI2_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE1_OFFSET                               (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT1_OFFSET                                    (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT1_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI1_OFFSET                               (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI1_OFFSET                                 (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI1_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE0_OFFSET                               (7)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAVLANCARE0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT0_OFFSET                                    (5)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT0_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMAACT0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI0_OFFSET                               (3)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMADFRMAPRI0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI0_OFFSET                                 (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI0_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL1_RMARMAPRI0_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_ADDR                                                (0x530008)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE3_OFFSET                               (31)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT3_OFFSET                                    (29)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT3_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI3_OFFSET                               (27)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI3_OFFSET                                 (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI3_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE2_OFFSET                               (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT2_OFFSET                                    (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT2_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI2_OFFSET                               (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI2_OFFSET                                 (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI2_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE1_OFFSET                               (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT1_OFFSET                                    (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT1_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI1_OFFSET                               (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI1_OFFSET                                 (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI1_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE0_OFFSET                               (7)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAVLANCARE0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT0_OFFSET                                    (5)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT0_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMAACT0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI0_OFFSET                               (3)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMADFRMAPRI0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI0_OFFSET                                 (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI0_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL2_RMARMAPRI0_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_ADDR                                                (0x53000C)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE3_OFFSET                               (31)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT3_OFFSET                                    (29)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT3_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI3_OFFSET                               (27)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI3_OFFSET                                 (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI3_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE2_OFFSET                               (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT2_OFFSET                                    (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT2_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI2_OFFSET                               (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI2_OFFSET                                 (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI2_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE1_OFFSET                               (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT1_OFFSET                                    (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT1_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI1_OFFSET                               (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI1_OFFSET                                 (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI1_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE0_OFFSET                               (7)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAVLANCARE0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT0_OFFSET                                    (5)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT0_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMAACT0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI0_OFFSET                               (3)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMADFRMAPRI0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI0_OFFSET                                 (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI0_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL3_RMARMAPRI0_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_ADDR                                                (0x530010)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE3_OFFSET                               (31)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT3_OFFSET                                    (29)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT3_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI3_OFFSET                               (27)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI3_OFFSET                                 (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI3_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE2_OFFSET                               (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT2_OFFSET                                    (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT2_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI2_OFFSET                               (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI2_OFFSET                                 (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI2_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE1_OFFSET                               (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT1_OFFSET                                    (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT1_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI1_OFFSET                               (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI1_OFFSET                                 (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI1_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE0_OFFSET                               (7)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAVLANCARE0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT0_OFFSET                                    (5)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT0_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMAACT0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI0_OFFSET                               (3)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMADFRMAPRI0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI0_OFFSET                                 (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI0_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL4_RMARMAPRI0_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_ADDR                                                (0x530014)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE3_OFFSET                               (31)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT3_OFFSET                                    (29)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT3_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI3_OFFSET                               (27)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI3_OFFSET                                 (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI3_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE2_OFFSET                               (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT2_OFFSET                                    (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT2_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI2_OFFSET                               (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI2_OFFSET                                 (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI2_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE1_OFFSET                               (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT1_OFFSET                                    (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT1_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI1_OFFSET                               (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI1_OFFSET                                 (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI1_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE0_OFFSET                               (7)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAVLANCARE0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT0_OFFSET                                    (5)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT0_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMAACT0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI0_OFFSET                               (3)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMADFRMAPRI0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI0_OFFSET                                 (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI0_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL5_RMARMAPRI0_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_ADDR                                                (0x530018)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE3_OFFSET                               (31)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT3_OFFSET                                    (29)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT3_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI3_OFFSET                               (27)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI3_OFFSET                                 (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI3_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE2_OFFSET                               (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT2_OFFSET                                    (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT2_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI2_OFFSET                               (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI2_OFFSET                                 (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI2_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE1_OFFSET                               (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT1_OFFSET                                    (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT1_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI1_OFFSET                               (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI1_OFFSET                                 (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI1_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE0_OFFSET                               (7)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAVLANCARE0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT0_OFFSET                                    (5)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT0_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMAACT0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI0_OFFSET                               (3)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMADFRMAPRI0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI0_OFFSET                                 (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI0_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL6_RMARMAPRI0_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_ADDR                                                (0x53001C)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE3_OFFSET                               (31)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT3_OFFSET                                    (29)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT3_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI3_OFFSET                               (27)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI3_OFFSET                                 (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI3_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE2_OFFSET                               (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT2_OFFSET                                    (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT2_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI2_OFFSET                               (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI2_OFFSET                                 (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI2_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE1_OFFSET                               (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT1_OFFSET                                    (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT1_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI1_OFFSET                               (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI1_OFFSET                                 (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI1_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE0_OFFSET                               (7)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAVLANCARE0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT0_OFFSET                                    (5)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT0_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMAACT0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI0_OFFSET                               (3)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMADFRMAPRI0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI0_OFFSET                                 (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI0_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL7_RMARMAPRI0_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_ADDR                                                (0x530020)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE3_OFFSET                               (31)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT3_OFFSET                                    (29)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT3_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI3_OFFSET                               (27)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI3_OFFSET                                 (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI3_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE2_OFFSET                               (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT2_OFFSET                                    (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT2_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI2_OFFSET                               (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI2_OFFSET                                 (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI2_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE1_OFFSET                               (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT1_OFFSET                                    (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT1_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI1_OFFSET                               (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI1_OFFSET                                 (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI1_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE0_OFFSET                               (7)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAVLANCARE0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT0_OFFSET                                    (5)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT0_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMAACT0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI0_OFFSET                               (3)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMADFRMAPRI0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI0_OFFSET                                 (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI0_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL8_RMARMAPRI0_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_ADDR                                                (0x530024)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE3_OFFSET                               (31)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT3_OFFSET                                    (29)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT3_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI3_OFFSET                               (27)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI3_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI3_OFFSET                                 (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI3_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE2_OFFSET                               (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT2_OFFSET                                    (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT2_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI2_OFFSET                               (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI2_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI2_OFFSET                                 (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI2_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE1_OFFSET                               (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT1_OFFSET                                    (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT1_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI1_OFFSET                               (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI1_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI1_OFFSET                                 (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI1_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE0_OFFSET                               (7)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAVLANCARE0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT0_OFFSET                                    (5)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT0_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMAACT0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI0_OFFSET                               (3)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI0_MASK                                 (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMADFRMAPRI0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI0_OFFSET                                 (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI0_MASK                                   (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL9_RMARMAPRI0_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_ADDR                                               (0x530028)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE3_OFFSET                              (31)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE3_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT3_OFFSET                                   (29)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT3_MASK                                     (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI3_OFFSET                              (27)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI3_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI3_OFFSET                                (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI3_MASK                                  (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE2_OFFSET                              (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE2_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT2_OFFSET                                   (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT2_MASK                                     (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI2_OFFSET                              (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI2_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI2_OFFSET                                (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI2_MASK                                  (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE1_OFFSET                              (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE1_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT1_OFFSET                                   (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT1_MASK                                     (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI1_OFFSET                              (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI1_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI1_OFFSET                                (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI1_MASK                                  (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE0_OFFSET                              (7)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE0_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAVLANCARE0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT0_OFFSET                                   (5)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT0_MASK                                     (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMAACT0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI0_OFFSET                              (3)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI0_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMADFRMAPRI0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI0_OFFSET                                (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI0_MASK                                  (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL10_RMARMAPRI0_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_ADDR                                               (0x53002C)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE3_OFFSET                              (31)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE3_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT3_OFFSET                                   (29)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT3_MASK                                     (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI3_OFFSET                              (27)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI3_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI3_OFFSET                                (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI3_MASK                                  (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI3_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE2_OFFSET                              (23)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE2_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT2_OFFSET                                   (21)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT2_MASK                                     (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI2_OFFSET                              (19)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI2_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI2_OFFSET                                (16)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI2_MASK                                  (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI2_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE1_OFFSET                              (15)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE1_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT1_OFFSET                                   (13)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT1_MASK                                     (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI1_OFFSET                              (11)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI1_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI1_OFFSET                                (8)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI1_MASK                                  (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI1_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE0_OFFSET                              (7)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE0_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAVLANCARE0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT0_OFFSET                                   (5)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT0_MASK                                     (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMAACT0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI0_OFFSET                              (3)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI0_MASK                                (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMADFRMAPRI0_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI0_OFFSET                                (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI0_MASK                                  (0x7 << RTL8328_RESERVED_MULTICAST_ADDRESS_GROUP0_CONTROL11_RMARMAPRI0_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL0_ADDR                                                   (0x530030)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL0_RMACPUTAG_OFFSET                                     (2)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL0_RMACPUTAG_MASK                                       (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL0_RMACPUTAG_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL0_L2RMAVC_EN_OFFSET                                    (1)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL0_L2RMAVC_EN_MASK                                      (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL0_L2RMAVC_EN_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL0_L34RMAVC_EN_OFFSET                                   (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL0_L34RMAVC_EN_MASK                                     (0x1 << RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL0_L34RMAVC_EN_OFFSET)

#define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_ADDR                                                   (0x530034)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_NTAG_VC_OP_OFFSET                                    (30)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_NTAG_VC_OP_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_NTAG_VC_OP_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_ITAG_VC_OP_OFFSET                                    (28)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_ITAG_VC_OP_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_ITAG_VC_OP_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_OTAG_VC_OP_OFFSET                                    (26)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_OTAG_VC_OP_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_OTAG_VC_OP_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_DTAG_VC_OP_OFFSET                                    (24)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_DTAG_VC_OP_MASK                                      (0x3 << RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_DTAG_VC_OP_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_MAN_OVID_OFFSET                                      (12)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_MAN_OVID_MASK                                        (0xFFF << RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_MAN_OVID_OFFSET)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_MAN_IVID_OFFSET                                      (0)
  #define RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_MAN_IVID_MASK                                        (0xFFF << RTL8328_RESERVED_MULTICAST_ADDRESS_VID_CONTROL1_MAN_IVID_OFFSET)

#define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL0_ADDR                                   (0x530038)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_OFFSET                (0)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_MASK                  (0xFFFFFFFF << RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_OFFSET)

#define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL1_ADDR                                   (0x53003C)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_OFFSET                 (16)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_MASK                   (0xFFFF << RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_OFFSET            (0)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_MASK              (0xFFFF << RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_OFFSET)

#define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL2_ADDR                                   (0x530040)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_OFFSET             (0)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_MASK               (0xFFFFFFFF << RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_OFFSET)

#define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_ADDR                                   (0x530044)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_OFFSET                          (8)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_MASK                            (0x1 << RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_OFFSET                   (7)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_MASK                     (0x1 << RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_OFFSET                      (5)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_MASK                        (0x3 << RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_OFFSET                 (3)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_MASK                   (0x1 << RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_OFFSET                   (0)
  #define RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_MASK                     (0x7 << RTL8328_USER_DEFINED_GROUP0_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_OFFSET)

#define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL0_ADDR                                   (0x530048)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_OFFSET                (0)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_MASK                  (0xFFFFFFFF << RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_OFFSET)

#define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL1_ADDR                                   (0x53004C)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_OFFSET                 (16)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_MASK                   (0xFFFF << RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_OFFSET            (0)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_MASK              (0xFFFF << RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_OFFSET)

#define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL2_ADDR                                   (0x530050)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_OFFSET             (0)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_MASK               (0xFFFFFFFF << RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_OFFSET)

#define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_ADDR                                   (0x530054)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_OFFSET                          (8)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_MASK                            (0x1 << RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_OFFSET                   (7)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_MASK                     (0x1 << RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_OFFSET                      (5)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_MASK                        (0x3 << RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_OFFSET                 (3)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_MASK                   (0x1 << RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_OFFSET                   (0)
  #define RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_MASK                     (0x7 << RTL8328_USER_DEFINED_GROUP1_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_OFFSET)

#define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL0_ADDR                                   (0x530058)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_OFFSET                (0)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_MASK                  (0xFFFFFFFF << RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_OFFSET)

#define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL1_ADDR                                   (0x53005C)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_OFFSET                 (16)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_MASK                   (0xFFFF << RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_OFFSET            (0)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_MASK              (0xFFFF << RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_OFFSET)

#define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL2_ADDR                                   (0x530060)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_OFFSET             (0)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_MASK               (0xFFFFFFFF << RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_OFFSET)

#define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_ADDR                                   (0x530064)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_OFFSET                          (8)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_MASK                            (0x1 << RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_OFFSET                   (7)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_MASK                     (0x1 << RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_OFFSET                      (5)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_MASK                        (0x3 << RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_OFFSET                 (3)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_MASK                   (0x1 << RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_OFFSET                   (0)
  #define RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_MASK                     (0x7 << RTL8328_USER_DEFINED_GROUP2_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_OFFSET)

#define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL0_ADDR                                   (0x530068)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_OFFSET                (0)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_MASK                  (0xFFFFFFFF << RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL0_UDRMAMAC_47_16_OFFSET)

#define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL1_ADDR                                   (0x53006C)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_OFFSET                 (16)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_MASK                   (0xFFFF << RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMAC_15_0_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_OFFSET            (0)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_MASK              (0xFFFF << RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL1_UDRMAMACMASK_47_32_OFFSET)

#define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL2_ADDR                                   (0x530070)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_OFFSET             (0)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_MASK               (0xFFFFFFFF << RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL2_UDRMAMACMASK_31_0_OFFSET)

#define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_ADDR                                   (0x530074)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_OFFSET                          (8)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_MASK                            (0x1 << RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_BPDU_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_OFFSET                   (7)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_MASK                     (0x1 << RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRVLANCARE_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_OFFSET                      (5)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_MASK                        (0x3 << RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMAACT_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_OFFSET                 (3)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_MASK                   (0x1 << RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMADFRMAPRI_OFFSET)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_OFFSET                   (0)
  #define RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_MASK                     (0x7 << RTL8328_USER_DEFINED_GROUP3_RESERVED_MULTICAST_ADDRESS_CONTROL3_UDRMARMAPRI_OFFSET)

#define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ADDR                                                      (0x530078)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPVLANCARE_OFFSET                                      (31)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPVLANCARE_MASK                                        (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPACT_OFFSET                                           (29)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPACT_MASK                                             (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPDFRMAPRI_OFFSET                                      (27)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPDFRMAPRI_MASK                                        (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPRMAPRI_OFFSET                                        (24)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPRMAPRI_MASK                                          (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_RIPRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPVLANCARE_OFFSET                                     (15)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPVLANCARE_MASK                                       (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPACT_OFFSET                                          (13)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPACT_MASK                                            (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPDFRMAPRI_OFFSET                                     (11)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPDFRMAPRI_MASK                                       (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPRMAPRI_OFFSET                                       (8)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPRMAPRI_MASK                                         (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ICMPRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPVLANCARE_OFFSET                                      (7)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPVLANCARE_MASK                                        (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPACT_OFFSET                                           (5)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPACT_MASK                                             (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPDFRMAPRI_OFFSET                                      (3)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPDFRMAPRI_MASK                                        (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPRMAPRI_OFFSET                                        (0)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPRMAPRI_MASK                                          (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL0_ARPRMAPRI_OFFSET)

#define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_ADDR                                                      (0x53007C)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDVLANCARE_OFFSET                                      (31)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDVLANCARE_MASK                                        (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDACT_OFFSET                                           (29)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDACT_MASK                                             (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDDFRMAPRI_OFFSET                                      (27)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDDFRMAPRI_MASK                                        (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDRMAPRI_OFFSET                                        (24)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDRMAPRI_MASK                                          (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_MLDRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPVLANCARE_OFFSET                                     (23)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPVLANCARE_MASK                                       (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPACT_OFFSET                                          (21)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPACT_MASK                                            (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPDFRMAPRI_OFFSET                                     (19)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPDFRMAPRI_MASK                                       (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPRMAPRI_OFFSET                                       (16)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPRMAPRI_MASK                                         (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_IGMPRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPVLANCARE_OFFSET                                      (15)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPVLANCARE_MASK                                        (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPV4ACT_OFFSET                                         (13)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPV4ACT_MASK                                           (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPV4ACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPV4DFRMAPRI_OFFSET                                    (11)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPV4DFRMAPRI_MASK                                      (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPV4DFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPV4RMAPRI_OFFSET                                      (8)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPV4RMAPRI_MASK                                        (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_BGPV4RMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2VLANCARE_OFFSET                                   (7)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2VLANCARE_MASK                                     (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2VLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2ACT_OFFSET                                        (5)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2ACT_MASK                                          (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2ACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2DFRMAPRI_OFFSET                                   (3)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2DFRMAPRI_MASK                                     (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2DFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2RMAPRI_OFFSET                                     (0)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2RMAPRI_MASK                                       (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL1_OSPFV2RMAPRI_OFFSET)

#define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ADDR                                                      (0x530080)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPVLANCARE_OFFSET                                     (31)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPVLANCARE_MASK                                       (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPACT_OFFSET                                          (29)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPACT_MASK                                            (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPDFRMAPRI_OFFSET                                     (27)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPDFRMAPRI_MASK                                       (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPRMAPRI_OFFSET                                       (24)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPRMAPRI_MASK                                         (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_SNMPRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3VLANCARE_OFFSET                                   (15)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3VLANCARE_MASK                                     (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3VLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3ACT_OFFSET                                        (13)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3ACT_MASK                                          (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3ACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3DFRMAPRI_OFFSET                                   (11)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3DFRMAPRI_MASK                                     (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3DFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3RMAPRI_OFFSET                                     (8)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3RMAPRI_MASK                                       (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_OSPFV3RMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6VLANCARE_OFFSET                                   (7)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6VLANCARE_MASK                                     (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6VLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6ACT_OFFSET                                        (5)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6ACT_MASK                                          (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6ACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6DFRMAPRI_OFFSET                                   (3)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6DFRMAPRI_MASK                                     (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6DFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6RMAPRI_OFFSET                                     (0)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6RMAPRI_MASK                                       (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL2_ICMPV6RMAPRI_OFFSET)

#define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_ADDR                                                      (0x530084)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHVLANCARE_OFFSET                                      (31)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHVLANCARE_MASK                                        (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHACT_OFFSET                                           (29)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHACT_MASK                                             (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHDFRMAPRI_OFFSET                                      (27)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHDFRMAPRI_MASK                                        (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHRMAPRI_OFFSET                                        (24)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHRMAPRI_MASK                                          (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_SSHRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPVLANCARE_OFFSET                                      (23)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPVLANCARE_MASK                                        (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPACT_OFFSET                                           (21)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPACT_MASK                                             (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPDFRMAPRI_OFFSET                                      (19)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPDFRMAPRI_MASK                                        (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPRMAPRI_OFFSET                                        (16)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPRMAPRI_MASK                                          (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_FTPRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPVLANCARE_OFFSET                                     (15)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPVLANCARE_MASK                                       (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPACT_OFFSET                                          (13)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPACT_MASK                                            (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPDFRMAPRI_OFFSET                                     (11)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPDFRMAPRI_MASK                                       (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPRMAPRI_OFFSET                                       (8)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPRMAPRI_MASK                                         (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TFTPRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETVLANCARE_OFFSET                                   (7)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETVLANCARE_MASK                                     (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETACT_OFFSET                                        (5)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETACT_MASK                                          (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETDFRMAPRI_OFFSET                                   (3)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETDFRMAPRI_MASK                                     (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETRMAPRI_OFFSET                                     (0)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETRMAPRI_MASK                                       (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL3_TELNETRMAPRI_OFFSET)

#define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_ADDR                                                      (0x530088)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGVLANCARE_OFFSET                                  (23)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGVLANCARE_MASK                                    (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGACT_OFFSET                                       (21)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGACT_MASK                                         (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGDFRMAPRI_OFFSET                                  (19)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGDFRMAPRI_MASK                                    (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGRMAPRI_OFFSET                                    (16)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGRMAPRI_MASK                                      (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_IEEE1AGRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPVLANCARE_OFFSET                                     (15)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPVLANCARE_MASK                                       (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPACT_OFFSET                                          (13)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPACT_MASK                                            (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPDFRMAPRI_OFFSET                                     (11)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPDFRMAPRI_MASK                                       (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPRMAPRI_OFFSET                                       (8)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPRMAPRI_MASK                                         (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSVLANCARE_OFFSET                                    (7)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSVLANCARE_MASK                                      (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSVLANCARE_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSACT_OFFSET                                         (5)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSACT_MASK                                           (0x3 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSACT_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSDFRMAPRI_OFFSET                                    (3)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSDFRMAPRI_MASK                                      (0x1 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSDFRMAPRI_OFFSET)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSRMAPRI_OFFSET                                      (0)
  #define RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSRMAPRI_MASK                                        (0x7 << RTL8328_LAYER34_MANAGEMENT_PROTOCOL_CONTROL4_HTTPSRMAPRI_OFFSET)

#define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ADDR                                             (0x53008C)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENUSRDEFPRO0_OFFSET                            (13)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENUSRDEFPRO0_MASK                              (0x3 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENUSRDEFPRO0_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENCMPDMAC_USERDEFPRO0_OFFSET                   (12)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENCMPDMAC_USERDEFPRO0_MASK                     (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENCMPDMAC_USERDEFPRO0_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENCMPDIP_USERDEFPRO0_OFFSET                    (11)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENCMPDIP_USERDEFPRO0_MASK                      (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENCMPDIP_USERDEFPRO0_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_SELTCPUDP_USRDEFPRO0_OFFSET                    (10)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_SELTCPUDP_USRDEFPRO0_MASK                      (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_SELTCPUDP_USRDEFPRO0_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENDSTPORT_USRDEFPRO0_OFFSET                    (9)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENDSTPORT_USRDEFPRO0_MASK                      (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENDSTPORT_USRDEFPRO0_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENSRCPORT_USRDEFPRO0_OFFSET                    (8)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENSRCPORT_USRDEFPRO0_MASK                      (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_ENSRCPORT_USRDEFPRO0_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0VLANCARE_OFFSET                             (7)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0VLANCARE_MASK                               (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0VLANCARE_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0ACT_OFFSET                                  (5)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0ACT_MASK                                    (0x3 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0ACT_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0DFRMAPRI_OFFSET                             (3)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0DFRMAPRI_MASK                               (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0DFRMAPRI_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0RMAPRI_OFFSET                               (0)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0RMAPRI_MASK                                 (0x7 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL0_ACTION_CONTROL_UD0RMAPRI_OFFSET)

#define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ADDR                                             (0x530090)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENUSRDEFPRO1_OFFSET                            (13)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENUSRDEFPRO1_MASK                              (0x3 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENUSRDEFPRO1_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENCMPDMAC_USERDEFPRO1_OFFSET                   (12)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENCMPDMAC_USERDEFPRO1_MASK                     (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENCMPDMAC_USERDEFPRO1_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENCMPDIP_USERDEFPRO1_OFFSET                    (11)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENCMPDIP_USERDEFPRO1_MASK                      (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENCMPDIP_USERDEFPRO1_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_SELTCPUDP_USRDEFPRO1_OFFSET                    (10)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_SELTCPUDP_USRDEFPRO1_MASK                      (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_SELTCPUDP_USRDEFPRO1_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENDSTPORT_USRDEFPRO1_OFFSET                    (9)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENDSTPORT_USRDEFPRO1_MASK                      (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENDSTPORT_USRDEFPRO1_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENSRCPORT_USRDEFPRO1_OFFSET                    (8)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENSRCPORT_USRDEFPRO1_MASK                      (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_ENSRCPORT_USRDEFPRO1_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1VLANCARE_OFFSET                             (7)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1VLANCARE_MASK                               (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1VLANCARE_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1ACT_OFFSET                                  (5)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1ACT_MASK                                    (0x3 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1ACT_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1DFRMAPRI_OFFSET                             (3)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1DFRMAPRI_MASK                               (0x1 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1DFRMAPRI_OFFSET)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1RMAPRI_OFFSET                               (0)
  #define RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1RMAPRI_MASK                                 (0x7 << RTL8328_USER_DEFINED_LAYER34_PROTOCOL1_ACTION_CONTROL_UD1RMAPRI_OFFSET)

#define RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL0_ADDR                                        (0x530094)
  #define RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL0_DSTPORT_USRDEFPRO0_OFFSET                 (16)
  #define RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL0_DSTPORT_USRDEFPRO0_MASK                   (0xFFFF << RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL0_DSTPORT_USRDEFPRO0_OFFSET)
  #define RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL0_DSTPORTMASK_USRDEFPRO0_OFFSET             (0)
  #define RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL0_DSTPORTMASK_USRDEFPRO0_MASK               (0xFFFF << RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL0_DSTPORTMASK_USRDEFPRO0_OFFSET)

#define RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL1_ADDR                                        (0x530098)
  #define RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL1_SRCPORT_USRDEFPRO0_OFFSET                 (16)
  #define RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL1_SRCPORT_USRDEFPRO0_MASK                   (0xFFFF << RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL1_SRCPORT_USRDEFPRO0_OFFSET)
  #define RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL1_SRCPORTMASK_USRDEFPRO0_OFFSET             (0)
  #define RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL1_SRCPORTMASK_USRDEFPRO0_MASK               (0xFFFF << RTL8328_USER_DEFINED_PROTOCOL0_LAYER4_PORT_NUMBER_CONTROL1_SRCPORTMASK_USRDEFPRO0_OFFSET)

#define RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL0_ADDR                                        (0x53009C)
  #define RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL0_DSTPORT_USRDEFPRO1_OFFSET                 (16)
  #define RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL0_DSTPORT_USRDEFPRO1_MASK                   (0xFFFF << RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL0_DSTPORT_USRDEFPRO1_OFFSET)
  #define RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL0_DSTPORTMASK_USRDEFPRO1_OFFSET             (0)
  #define RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL0_DSTPORTMASK_USRDEFPRO1_MASK               (0xFFFF << RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL0_DSTPORTMASK_USRDEFPRO1_OFFSET)

#define RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL1_ADDR                                        (0x5300A0)
  #define RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL1_SRCPORT_USRDEFPRO1_OFFSET                 (16)
  #define RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL1_SRCPORT_USRDEFPRO1_MASK                   (0xFFFF << RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL1_SRCPORT_USRDEFPRO1_OFFSET)
  #define RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL1_SRCPORTMASK_USRDEFPRO1_OFFSET             (0)
  #define RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL1_SRCPORTMASK_USRDEFPRO1_MASK               (0xFFFF << RTL8328_USER_DEFINED_PROTOCOL1_LAYER4_PORT_NUMBER_CONTROL1_SRCPORTMASK_USRDEFPRO1_OFFSET)

#define RTL8328_SWTICH_IPV4_IP_ADDRESS0_ADDR                                                                   (0x5300A4)
  #define RTL8328_SWTICH_IPV4_IP_ADDRESS0_SWITCHIPV4ADD0_OFFSET                                                (0)
  #define RTL8328_SWTICH_IPV4_IP_ADDRESS0_SWITCHIPV4ADD0_MASK                                                  (0xFFFFFFFF << RTL8328_SWTICH_IPV4_IP_ADDRESS0_SWITCHIPV4ADD0_OFFSET)

#define RTL8328_SWTICH_IPV6_IP_ADDRESS0_0_ADDR                                                                 (0x5300A8)
  #define RTL8328_SWTICH_IPV6_IP_ADDRESS0_0_SWITCHIPV6ADD127_96_OFFSET                                         (0)
  #define RTL8328_SWTICH_IPV6_IP_ADDRESS0_0_SWITCHIPV6ADD127_96_MASK                                           (0xFFFFFFFF << RTL8328_SWTICH_IPV6_IP_ADDRESS0_0_SWITCHIPV6ADD127_96_OFFSET)

#define RTL8328_SWTICH_IPV6_IP_ADDRESS0_1_ADDR                                                                 (0x5300AC)
  #define RTL8328_SWTICH_IPV6_IP_ADDRESS0_1_SWITCHIPV6ADD95_64_OFFSET                                          (0)
  #define RTL8328_SWTICH_IPV6_IP_ADDRESS0_1_SWITCHIPV6ADD95_64_MASK                                            (0xFFFFFFFF << RTL8328_SWTICH_IPV6_IP_ADDRESS0_1_SWITCHIPV6ADD95_64_OFFSET)

#define RTL8328_SWTICH_IPV6_IP_ADDRESS0_2_ADDR                                                                 (0x5300B0)
  #define RTL8328_SWTICH_IPV6_IP_ADDRESS0_2_SWITCHIPV6ADD63_32_OFFSET                                          (0)
  #define RTL8328_SWTICH_IPV6_IP_ADDRESS0_2_SWITCHIPV6ADD63_32_MASK                                            (0xFFFFFFFF << RTL8328_SWTICH_IPV6_IP_ADDRESS0_2_SWITCHIPV6ADD63_32_OFFSET)

#define RTL8328_SWTICH_IPV6_IP_ADDRESS0_3_ADDR                                                                 (0x5300B4)
  #define RTL8328_SWTICH_IPV6_IP_ADDRESS0_3_SWITCHIPV6ADD31_0_OFFSET                                           (0)
  #define RTL8328_SWTICH_IPV6_IP_ADDRESS0_3_SWITCHIPV6ADD31_0_MASK                                             (0xFFFFFFFF << RTL8328_SWTICH_IPV6_IP_ADDRESS0_3_SWITCHIPV6ADD31_0_OFFSET)

#define RTL8328_PORT_RMA_CONTROL_ADDR(port)                                                                    (0x5300B8 + (((port) << 2))) /* port: 0-27 */
  #define RTL8328_PORT_RMA_CONTROL_DHCPV6VLANCARE_OFFSET                                                       (31)
  #define RTL8328_PORT_RMA_CONTROL_DHCPV6VLANCARE_MASK                                                         (0x1 << RTL8328_PORT_RMA_CONTROL_DHCPV6VLANCARE_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_DHCPV6ACT_OFFSET                                                            (29)
  #define RTL8328_PORT_RMA_CONTROL_DHCPV6ACT_MASK                                                              (0x3 << RTL8328_PORT_RMA_CONTROL_DHCPV6ACT_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_DHCPV6CRSVLAN_OFFSET                                                        (28)
  #define RTL8328_PORT_RMA_CONTROL_DHCPV6CRSVLAN_MASK                                                          (0x1 << RTL8328_PORT_RMA_CONTROL_DHCPV6CRSVLAN_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_DHCPV6DFPRI_OFFSET                                                          (27)
  #define RTL8328_PORT_RMA_CONTROL_DHCPV6DFPRI_MASK                                                            (0x1 << RTL8328_PORT_RMA_CONTROL_DHCPV6DFPRI_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_DHCPV6PRI_OFFSET                                                            (24)
  #define RTL8328_PORT_RMA_CONTROL_DHCPV6PRI_MASK                                                              (0x7 << RTL8328_PORT_RMA_CONTROL_DHCPV6PRI_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_DHCPVLANCARE_OFFSET                                                         (23)
  #define RTL8328_PORT_RMA_CONTROL_DHCPVLANCARE_MASK                                                           (0x1 << RTL8328_PORT_RMA_CONTROL_DHCPVLANCARE_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_DHCPACT_OFFSET                                                              (21)
  #define RTL8328_PORT_RMA_CONTROL_DHCPACT_MASK                                                                (0x3 << RTL8328_PORT_RMA_CONTROL_DHCPACT_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_DHCPCRSVLAN_OFFSET                                                          (20)
  #define RTL8328_PORT_RMA_CONTROL_DHCPCRSVLAN_MASK                                                            (0x1 << RTL8328_PORT_RMA_CONTROL_DHCPCRSVLAN_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_DHCPDFPRI_OFFSET                                                            (19)
  #define RTL8328_PORT_RMA_CONTROL_DHCPDFPRI_MASK                                                              (0x1 << RTL8328_PORT_RMA_CONTROL_DHCPDFPRI_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_DHCPPRI_OFFSET                                                              (16)
  #define RTL8328_PORT_RMA_CONTROL_DHCPPRI_MASK                                                                (0x7 << RTL8328_PORT_RMA_CONTROL_DHCPPRI_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_IEEE1XVLANCARE_OFFSET                                                       (15)
  #define RTL8328_PORT_RMA_CONTROL_IEEE1XVLANCARE_MASK                                                         (0x1 << RTL8328_PORT_RMA_CONTROL_IEEE1XVLANCARE_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_IEEE1XACT_OFFSET                                                            (13)
  #define RTL8328_PORT_RMA_CONTROL_IEEE1XACT_MASK                                                              (0x3 << RTL8328_PORT_RMA_CONTROL_IEEE1XACT_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_IEEE1XCRSVLAN_OFFSET                                                        (12)
  #define RTL8328_PORT_RMA_CONTROL_IEEE1XCRSVLAN_MASK                                                          (0x1 << RTL8328_PORT_RMA_CONTROL_IEEE1XCRSVLAN_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_IEEE1XDFPRI_OFFSET                                                          (11)
  #define RTL8328_PORT_RMA_CONTROL_IEEE1XDFPRI_MASK                                                            (0x1 << RTL8328_PORT_RMA_CONTROL_IEEE1XDFPRI_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_IEEE1XPRI_OFFSET                                                            (8)
  #define RTL8328_PORT_RMA_CONTROL_IEEE1XPRI_MASK                                                              (0x7 << RTL8328_PORT_RMA_CONTROL_IEEE1XPRI_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_BPDUVLANCARE_OFFSET                                                         (7)
  #define RTL8328_PORT_RMA_CONTROL_BPDUVLANCARE_MASK                                                           (0x1 << RTL8328_PORT_RMA_CONTROL_BPDUVLANCARE_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_BPDUACT_OFFSET                                                              (5)
  #define RTL8328_PORT_RMA_CONTROL_BPDUACT_MASK                                                                (0x3 << RTL8328_PORT_RMA_CONTROL_BPDUACT_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_BPDUCRSVLAN_OFFSET                                                          (4)
  #define RTL8328_PORT_RMA_CONTROL_BPDUCRSVLAN_MASK                                                            (0x1 << RTL8328_PORT_RMA_CONTROL_BPDUCRSVLAN_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_BPDUDFPRI_OFFSET                                                            (3)
  #define RTL8328_PORT_RMA_CONTROL_BPDUDFPRI_MASK                                                              (0x1 << RTL8328_PORT_RMA_CONTROL_BPDUDFPRI_OFFSET)
  #define RTL8328_PORT_RMA_CONTROL_BPDUPRI_OFFSET                                                              (0)
  #define RTL8328_PORT_RMA_CONTROL_BPDUPRI_MASK                                                                (0x7 << RTL8328_PORT_RMA_CONTROL_BPDUPRI_OFFSET)


/*
 * Feature: OAM 
 */
#define RTL8328_SMART_PACKET_GENERATOR_CONTROL0_ADDR                                                           (0x540000)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL0_TX_DONE_FLG_OFFSET                                           (5)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL0_TX_DONE_FLG_MASK                                             (0x1 << RTL8328_SMART_PACKET_GENERATOR_CONTROL0_TX_DONE_FLG_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL0_TX_CMD_OFFSET                                                (3)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL0_TX_CMD_MASK                                                  (0x3 << RTL8328_SMART_PACKET_GENERATOR_CONTROL0_TX_CMD_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL0_TX_PKT_TYPE_OFFSET                                           (1)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL0_TX_PKT_TYPE_MASK                                             (0x3 << RTL8328_SMART_PACKET_GENERATOR_CONTROL0_TX_PKT_TYPE_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL0_EN_SPG_MOD_OFFSET                                            (0)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL0_EN_SPG_MOD_MASK                                              (0x1 << RTL8328_SMART_PACKET_GENERATOR_CONTROL0_EN_SPG_MOD_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_CONTROL1_ADDR                                                           (0x540004)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL1_TXPM_OFFSET                                                  (0)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL1_TXPM_MASK                                                    (0xFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_CONTROL1_TXPM_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_ADDR                                                           (0x540008)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_OVLAN_TAG1_OFFSET                                         (22)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_OVLAN_TAG1_MASK                                           (0x1 << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_OVLAN_TAG1_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_OVLAN_TAG0_OFFSET                                         (21)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_OVLAN_TAG0_MASK                                           (0x1 << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_OVLAN_TAG0_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_IVLAN_TAG1_OFFSET                                         (20)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_IVLAN_TAG1_MASK                                           (0x1 << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_IVLAN_TAG1_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_IVLAN_TAG0_OFFSET                                         (19)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_IVLAN_TAG0_MASK                                           (0x1 << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_IVLAN_TAG0_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_CCMPKTTYPE_OFFSET                                            (18)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_CCMPKTTYPE_MASK                                              (0x1 << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_CCMPKTTYPE_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_LEN_TYPE_OFFSET                                              (16)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_LEN_TYPE_MASK                                                (0x3 << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_LEN_TYPE_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_DATA_PAT_TYPE_OFFSET                                         (14)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_DATA_PAT_TYPE_MASK                                           (0x3 << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_DATA_PAT_TYPE_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_ETHER_TYPE_OFFSET                                         (13)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_ETHER_TYPE_MASK                                           (0x1 << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_EN_ETHER_TYPE_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_SA_MOD_OFFSET                                                (11)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_SA_MOD_MASK                                                  (0x3 << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_SA_MOD_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_DA_MOD_OFFSET                                                (9)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_DA_MOD_MASK                                                  (0x3 << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_DA_MOD_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_OAM_TF_FLAG_OFFSET                                           (1)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_OAM_TF_FLAG_MASK                                             (0xFF << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_OAM_TF_FLAG_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_PKT_CNT_MODE_OFFSET                                          (0)
  #define RTL8328_SMART_PACKET_GENERATOR_CONTROL2_PKT_CNT_MODE_MASK                                            (0x1 << RTL8328_SMART_PACKET_GENERATOR_CONTROL2_PKT_CNT_MODE_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL0_ADDR                                                      (0x54000C)
  #define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL0_OVLAN_HEADER0_OFFSET                                    (0)
  #define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL0_OVLAN_HEADER0_MASK                                      (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL0_OVLAN_HEADER0_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL1_ADDR                                                      (0x540010)
  #define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL1_OVLAN_HEADER1_OFFSET                                    (0)
  #define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL1_OVLAN_HEADER1_MASK                                      (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL1_OVLAN_HEADER1_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL2_ADDR                                                      (0x540014)
  #define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL2_IVLAN_HEADER0_OFFSET                                    (0)
  #define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL2_IVLAN_HEADER0_MASK                                      (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL2_IVLAN_HEADER0_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL3_ADDR                                                      (0x540018)
  #define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL3_IVLAN_HEADER1_OFFSET                                    (0)
  #define RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL3_IVLAN_HEADER1_MASK                                      (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_VLAN_CONTROL3_IVLAN_HEADER1_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_COUNT_CONTROL_ADDR                                               (0x54001C)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_COUNT_CONTROL_TEST_PKT_CNT_OFFSET                              (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_COUNT_CONTROL_TEST_PKT_CNT_MASK                                (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_COUNT_CONTROL_TEST_PKT_CNT_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL0_ADDR                                               (0x540020)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL0_SPG_DA0_47_16_OFFSET                             (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL0_SPG_DA0_47_16_MASK                               (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL0_SPG_DA0_47_16_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL1_ADDR                                               (0x540024)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL1_SPG_DA0_15_0_OFFSET                              (16)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL1_SPG_DA0_15_0_MASK                                (0xFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL1_SPG_DA0_15_0_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL1_SPG_DA1_47_32_OFFSET                             (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL1_SPG_DA1_47_32_MASK                               (0xFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL1_SPG_DA1_47_32_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL2_ADDR                                               (0x540028)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL2_SPG_DA1_31_0_OFFSET                              (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL2_SPG_DA1_31_0_MASK                                (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_DMAC_CONTROL2_SPG_DA1_31_0_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_SMAC_CONTROL0_ADDR                                               (0x54002C)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_SMAC_CONTROL0_SPG_SA_47_16_OFFSET                              (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_SMAC_CONTROL0_SPG_SA_47_16_MASK                                (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_SMAC_CONTROL0_SPG_SA_47_16_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_SMAC_CONTROL1_ADDR                                               (0x540030)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_SMAC_CONTROL1_SPG_SA_15_0_OFFSET                               (16)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_SMAC_CONTROL1_SPG_SA_15_0_MASK                                 (0xFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_SMAC_CONTROL1_SPG_SA_15_0_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL0_ADDR                                                    (0x540034)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL0_SA_RPT_CNT_OFFSET                                     (16)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL0_SA_RPT_CNT_MASK                                       (0xFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL0_SA_RPT_CNT_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL0_DA_RPT_CNT_OFFSET                                     (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL0_DA_RPT_CNT_MASK                                       (0xFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL0_DA_RPT_CNT_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL1_ADDR                                                    (0x540038)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL1_CCMOPCODE_OFFSET                                      (16)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL1_CCMOPCODE_MASK                                        (0xFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL1_CCMOPCODE_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL1_ETHER_TYPE_OFFSET                                     (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL1_ETHER_TYPE_MASK                                       (0xFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL1_ETHER_TYPE_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_ADDR                                                    (0x54003C)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_CFMFLAGS1_OFFSET                                      (24)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_CFMFLAGS1_MASK                                        (0xFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_CFMFLAGS1_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_CFMFLAGS0_OFFSET                                      (16)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_CFMFLAGS0_MASK                                        (0xFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_CFMFLAGS0_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_MDLEVEL_VER1_OFFSET                                   (8)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_MDLEVEL_VER1_MASK                                     (0xFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_MDLEVEL_VER1_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_MDLEVEL_VER0_OFFSET                                   (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_MDLEVEL_VER0_MASK                                     (0xFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL2_MDLEVEL_VER0_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL3_ADDR                                                    (0x540040)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL3_SNAPOUI_OFFSET                                        (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL3_SNAPOUI_MASK                                          (0xFFFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL3_SNAPOUI_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL4_ADDR                                                    (0x540044)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL4_LENGTH0_OFFSET                                        (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL4_LENGTH0_MASK                                          (0x3FFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL4_LENGTH0_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL5_ADDR                                                    (0x540048)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL5_DATA_PAYLOAD_OFFSET                                   (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL5_DATA_PAYLOAD_MASK                                     (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL5_DATA_PAYLOAD_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL6_ADDR                                                    (0x54004C)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL6_LENGTH_DELTA_OFFSET                                   (16)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL6_LENGTH_DELTA_MASK                                     (0x3FFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL6_LENGTH_DELTA_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL6_LENGTH1_OFFSET                                        (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL6_LENGTH1_MASK                                          (0x3FFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL6_LENGTH1_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL7_ADDR                                                    (0x540050)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL7_TX_TEST_PKT_CNT31_0_OFFSET                            (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL7_TX_TEST_PKT_CNT31_0_MASK                              (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL7_TX_TEST_PKT_CNT31_0_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_MAID0_ADDR(port)                                                 (0x540054 + (((port) << 2))) /* port: 0-11 */
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_MAID0_MAID_OFFSET                                              (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_MAID0_MAID_MASK                                                (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_MAID0_MAID_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_MAID1_ADDR(port)                                                 (0x540084 + (((port) << 2))) /* port: 0-11 */
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_MAID1_MAID_OFFSET                                              (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_MAID1_MAID_MASK                                                (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_MAID1_MAID_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_TX_INTERVAL_ADDR                                                 (0x5400B4)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_TX_INTERVAL_TXINTERVAL_OFFSET                                  (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_TX_INTERVAL_TXINTERVAL_MASK                                    (0x3FFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_TX_INTERVAL_TXINTERVAL_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_GROUP_SELECTION_CONTROL_ADDR                                            (0x5400B8)
  #define RTL8328_SMART_PACKET_GENERATOR_GROUP_SELECTION_CONTROL_TXGROUPSELMASK_OFFSET                         (0)
  #define RTL8328_SMART_PACKET_GENERATOR_GROUP_SELECTION_CONTROL_TXGROUPSELMASK_MASK                           (0xFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_GROUP_SELECTION_CONTROL_TXGROUPSELMASK_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_INTERFACE_STATUS_CONTROL_ADDR(port)                                     (0x5400BC + (((port / 10) << 2))) /* port: 0-27 */
  #define RTL8328_SMART_PACKET_GENERATOR_INTERFACE_STATUS_CONTROL_P_ISTLVVAL_OFFSET(port)                      ((port % 0xA) * 3)
  #define RTL8328_SMART_PACKET_GENERATOR_INTERFACE_STATUS_CONTROL_P_ISTLVVAL_MASK(port)                        (0x7 << RTL8328_SMART_PACKET_GENERATOR_INTERFACE_STATUS_CONTROL_P_ISTLVVAL_OFFSET(port))

#define RTL8328_SMART_PACKET_GENERATOR_PORT_STATUS_CONTROL_ADDR(port)                                          (0x5400C8 + (((port >> 4) << 2))) /* port: 0-27 */
  #define RTL8328_SMART_PACKET_GENERATOR_PORT_STATUS_CONTROL_P_PSTLVVAL_OFFSET(port)                           ((port & 0xF) << 1)
  #define RTL8328_SMART_PACKET_GENERATOR_PORT_STATUS_CONTROL_P_PSTLVVAL_MASK(port)                             (0x3 << RTL8328_SMART_PACKET_GENERATOR_PORT_STATUS_CONTROL_P_PSTLVVAL_OFFSET(port))

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_TLV_CONTROL_ADDR(port)                                           (0x5400D0 + (((port) << 2))) /* port: 0-7 */
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_TLV_CONTROL_OTHERTLV_OFFSET                                    (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_TLV_CONTROL_OTHERTLV_MASK                                      (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_TLV_CONTROL_OTHERTLV_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_MEPID_CONTROL_ADDR(port)                                         (0x5400F0 + (((port >> 1) << 2))) /* port: 0-27 */
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_MEPID_CONTROL_P_MEPID_OFFSET(port)                             ((port & 0x1) << 4)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_MEPID_CONTROL_P_MEPID_MASK(port)                               (0xFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_MEPID_CONTROL_P_MEPID_OFFSET(port))

#define RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_ADDR                                                   (0x540128)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRIG_ERR_0_OFFSET                                   (3)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRIG_ERR_0_MASK                                     (0x3 << RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRIG_ERR_0_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRING_OAMTF_0_OFFSET                                (2)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRING_OAMTF_0_MASK                                  (0x1 << RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRING_OAMTF_0_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRING_ETHTYPE_0_OFFSET                              (1)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRING_ETHTYPE_0_MASK                                (0x1 << RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRING_ETHTYPE_0_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRING_PM_0_OFFSET                                   (0)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRING_PM_0_MASK                                     (0x1 << RTL8328_SMART_PACKET_GENERATOR_TRIGGER0_CONTROL_STRING_PM_0_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_ADDR                                                   (0x54012C)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRIG_ERR_1_OFFSET                                   (3)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRIG_ERR_1_MASK                                     (0x3 << RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRIG_ERR_1_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRING_OAMTF_1_OFFSET                                (2)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRING_OAMTF_1_MASK                                  (0x1 << RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRING_OAMTF_1_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRING_ETHTYPE_1_OFFSET                              (1)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRING_ETHTYPE_1_MASK                                (0x1 << RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRING_ETHTYPE_1_OFFSET)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRING_PM_1_OFFSET                                   (0)
  #define RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRING_PM_1_MASK                                     (0x1 << RTL8328_SMART_PACKET_GENERATOR_TRIGGER1_CONTROL_STRING_PM_1_OFFSET)

#define RTL8328_MEPID_RECORD_GLOBAL_CONTROL_ADDR                                                               (0x540130)
  #define RTL8328_MEPID_RECORD_GLOBAL_CONTROL_AGING_OFFSET                                                     (25)
  #define RTL8328_MEPID_RECORD_GLOBAL_CONTROL_AGING_MASK                                                       (0x1 << RTL8328_MEPID_RECORD_GLOBAL_CONTROL_AGING_OFFSET)
  #define RTL8328_MEPID_RECORD_GLOBAL_CONTROL_CCMINTERVAL_OFFSET                                               (22)
  #define RTL8328_MEPID_RECORD_GLOBAL_CONTROL_CCMINTERVAL_MASK                                                 (0x7 << RTL8328_MEPID_RECORD_GLOBAL_CONTROL_CCMINTERVAL_OFFSET)
  #define RTL8328_MEPID_RECORD_GLOBAL_CONTROL_MDLEVEL0_OFFSET                                                  (19)
  #define RTL8328_MEPID_RECORD_GLOBAL_CONTROL_MDLEVEL0_MASK                                                    (0x7 << RTL8328_MEPID_RECORD_GLOBAL_CONTROL_MDLEVEL0_OFFSET)
  #define RTL8328_MEPID_RECORD_GLOBAL_CONTROL_MDLEVEL1_OFFSET                                                  (16)
  #define RTL8328_MEPID_RECORD_GLOBAL_CONTROL_MDLEVEL1_MASK                                                    (0x7 << RTL8328_MEPID_RECORD_GLOBAL_CONTROL_MDLEVEL1_OFFSET)
  #define RTL8328_MEPID_RECORD_GLOBAL_CONTROL_CCMRTHERTYPE_OFFSET                                              (0)
  #define RTL8328_MEPID_RECORD_GLOBAL_CONTROL_CCMRTHERTYPE_MASK                                                (0xFFFF << RTL8328_MEPID_RECORD_GLOBAL_CONTROL_CCMRTHERTYPE_OFFSET)

#define RTL8328_CFM_MAID0_COMPARE0_ADDR                                                                        (0x540134)
  #define RTL8328_CFM_MAID0_COMPARE0_MAID0_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID0_COMPARE0_MAID0_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID0_COMPARE0_MAID0_OFFSET)

#define RTL8328_CFM_MAID0_COMPARE1_ADDR                                                                        (0x540138)
  #define RTL8328_CFM_MAID0_COMPARE1_MAID0_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID0_COMPARE1_MAID0_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID0_COMPARE1_MAID0_OFFSET)

#define RTL8328_CFM_MAID0_COMPARE2_ADDR                                                                        (0x54013C)
  #define RTL8328_CFM_MAID0_COMPARE2_MAID0_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID0_COMPARE2_MAID0_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID0_COMPARE2_MAID0_OFFSET)

#define RTL8328_CFM_MAID0_COMPARE3_ADDR                                                                        (0x540140)
  #define RTL8328_CFM_MAID0_COMPARE3_MAID0_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID0_COMPARE3_MAID0_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID0_COMPARE3_MAID0_OFFSET)

#define RTL8328_CFM_MAID0_COMPARE4_ADDR                                                                        (0x540144)
  #define RTL8328_CFM_MAID0_COMPARE4_MAID0_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID0_COMPARE4_MAID0_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID0_COMPARE4_MAID0_OFFSET)

#define RTL8328_CFM_MAID0_COMPARE5_ADDR                                                                        (0x540148)
  #define RTL8328_CFM_MAID0_COMPARE5_MAID0_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID0_COMPARE5_MAID0_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID0_COMPARE5_MAID0_OFFSET)

#define RTL8328_CFM_MAID0_COMPARE6_ADDR                                                                        (0x54014C)
  #define RTL8328_CFM_MAID0_COMPARE6_MAID0_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID0_COMPARE6_MAID0_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID0_COMPARE6_MAID0_OFFSET)

#define RTL8328_CFM_MAID0_COMPARE7_ADDR                                                                        (0x540150)
  #define RTL8328_CFM_MAID0_COMPARE7_MAID0_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID0_COMPARE7_MAID0_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID0_COMPARE7_MAID0_OFFSET)

#define RTL8328_CFM_MAID0_COMPARE8_ADDR                                                                        (0x540154)
  #define RTL8328_CFM_MAID0_COMPARE8_MAID0_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID0_COMPARE8_MAID0_MASK                                                                (0xFFFF << RTL8328_CFM_MAID0_COMPARE8_MAID0_OFFSET)

#define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL8_ADDR                                                    (0x540158)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL8_TX_TEST_PKT_CNT63_32_OFFSET                           (0)
  #define RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL8_TX_TEST_PKT_CNT63_32_MASK                             (0xFFFFFFFF << RTL8328_SMART_PACKET_GENERATOR_PACKET_CONTROL8_TX_TEST_PKT_CNT63_32_OFFSET)

#define RTL8328_CFM_MAID1_COMPARE0_ADDR                                                                        (0x54015C)
  #define RTL8328_CFM_MAID1_COMPARE0_MAID1_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID1_COMPARE0_MAID1_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID1_COMPARE0_MAID1_OFFSET)

#define RTL8328_CFM_MAID1_COMPARE1_ADDR                                                                        (0x540160)
  #define RTL8328_CFM_MAID1_COMPARE1_MAID1_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID1_COMPARE1_MAID1_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID1_COMPARE1_MAID1_OFFSET)

#define RTL8328_CFM_MAID1_COMPARE2_ADDR                                                                        (0x540164)
  #define RTL8328_CFM_MAID1_COMPARE2_MAID1_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID1_COMPARE2_MAID1_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID1_COMPARE2_MAID1_OFFSET)

#define RTL8328_CFM_MAID1_COMPARE3_ADDR                                                                        (0x540168)
  #define RTL8328_CFM_MAID1_COMPARE3_MAID1_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID1_COMPARE3_MAID1_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID1_COMPARE3_MAID1_OFFSET)

#define RTL8328_CFM_MAID1_COMPARE4_ADDR                                                                        (0x54016C)
  #define RTL8328_CFM_MAID1_COMPARE4_MAID1_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID1_COMPARE4_MAID1_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID1_COMPARE4_MAID1_OFFSET)

#define RTL8328_CFM_MAID1_COMPARE5_ADDR                                                                        (0x540170)
  #define RTL8328_CFM_MAID1_COMPARE5_MAID1_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID1_COMPARE5_MAID1_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID1_COMPARE5_MAID1_OFFSET)

#define RTL8328_CFM_MAID1_COMPARE6_ADDR                                                                        (0x540174)
  #define RTL8328_CFM_MAID1_COMPARE6_MAID1_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID1_COMPARE6_MAID1_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID1_COMPARE6_MAID1_OFFSET)

#define RTL8328_CFM_MAID1_COMPARE7_ADDR                                                                        (0x540178)
  #define RTL8328_CFM_MAID1_COMPARE7_MAID1_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID1_COMPARE7_MAID1_MASK                                                                (0xFFFFFFFF << RTL8328_CFM_MAID1_COMPARE7_MAID1_OFFSET)

#define RTL8328_CFM_MAID1_COMPARE8_ADDR                                                                        (0x54017C)
  #define RTL8328_CFM_MAID1_COMPARE8_MAID1_OFFSET                                                              (0)
  #define RTL8328_CFM_MAID1_COMPARE8_MAID1_MASK                                                                (0xFFFF << RTL8328_CFM_MAID1_COMPARE8_MAID1_OFFSET)

#define RTL8328_CFM_MEPID_RECORD_COMPARE_CONTROL_ADDR(port)                                                    (0x540184 + (((port) << 2))) /* port: 0-15 */
  #define RTL8328_CFM_MEPID_RECORD_COMPARE_CONTROL_MEPIDV_OFFSET                                               (17)
  #define RTL8328_CFM_MEPID_RECORD_COMPARE_CONTROL_MEPIDV_MASK                                                 (0x1 << RTL8328_CFM_MEPID_RECORD_COMPARE_CONTROL_MEPIDV_OFFSET)
  #define RTL8328_CFM_MEPID_RECORD_COMPARE_CONTROL_RDI_OFFSET                                                  (16)
  #define RTL8328_CFM_MEPID_RECORD_COMPARE_CONTROL_RDI_MASK                                                    (0x1 << RTL8328_CFM_MEPID_RECORD_COMPARE_CONTROL_RDI_OFFSET)
  #define RTL8328_CFM_MEPID_RECORD_COMPARE_CONTROL_MEPID_OFFSET                                                (0)
  #define RTL8328_CFM_MEPID_RECORD_COMPARE_CONTROL_MEPID_MASK                                                  (0xFFFF << RTL8328_CFM_MEPID_RECORD_COMPARE_CONTROL_MEPID_OFFSET)

#define RTL8328_CFM_LOOPBACK_CONTROL_ADDR                                                                      (0x5401C4)
  #define RTL8328_CFM_LOOPBACK_CONTROL_LBRKEEPOTAGORIG_OFFSET                                                  (1)
  #define RTL8328_CFM_LOOPBACK_CONTROL_LBRKEEPOTAGORIG_MASK                                                    (0x1 << RTL8328_CFM_LOOPBACK_CONTROL_LBRKEEPOTAGORIG_OFFSET)
  #define RTL8328_CFM_LOOPBACK_CONTROL_LBRKEEPITAGORIG_OFFSET                                                  (0)
  #define RTL8328_CFM_LOOPBACK_CONTROL_LBRKEEPITAGORIG_MASK                                                    (0x1 << RTL8328_CFM_LOOPBACK_CONTROL_LBRKEEPITAGORIG_OFFSET)

#define RTL8328_CFM_TRAP_CONTROL_ADDR                                                                          (0x5401C8)
  #define RTL8328_CFM_TRAP_CONTROL_CFMINSERTCPUTAG_OFFSET                                                      (20)
  #define RTL8328_CFM_TRAP_CONTROL_CFMINSERTCPUTAG_MASK                                                        (0x1 << RTL8328_CFM_TRAP_CONTROL_CFMINSERTCPUTAG_OFFSET)
  #define RTL8328_CFM_TRAP_CONTROL_CFMDFPRI_OFFSET                                                             (19)
  #define RTL8328_CFM_TRAP_CONTROL_CFMDFPRI_MASK                                                               (0x1 << RTL8328_CFM_TRAP_CONTROL_CFMDFPRI_OFFSET)
  #define RTL8328_CFM_TRAP_CONTROL_CFMPRI_OFFSET                                                               (16)
  #define RTL8328_CFM_TRAP_CONTROL_CFMPRI_MASK                                                                 (0x7 << RTL8328_CFM_TRAP_CONTROL_CFMPRI_OFFSET)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL7ACT_OFFSET                                                            (14)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL7ACT_MASK                                                              (0x3 << RTL8328_CFM_TRAP_CONTROL_MDLEL7ACT_OFFSET)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL6ACT_OFFSET                                                            (12)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL6ACT_MASK                                                              (0x3 << RTL8328_CFM_TRAP_CONTROL_MDLEL6ACT_OFFSET)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL5ACT_OFFSET                                                            (10)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL5ACT_MASK                                                              (0x3 << RTL8328_CFM_TRAP_CONTROL_MDLEL5ACT_OFFSET)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL4ACT_OFFSET                                                            (8)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL4ACT_MASK                                                              (0x3 << RTL8328_CFM_TRAP_CONTROL_MDLEL4ACT_OFFSET)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL3ACT_OFFSET                                                            (6)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL3ACT_MASK                                                              (0x3 << RTL8328_CFM_TRAP_CONTROL_MDLEL3ACT_OFFSET)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL2ACT_OFFSET                                                            (4)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL2ACT_MASK                                                              (0x3 << RTL8328_CFM_TRAP_CONTROL_MDLEL2ACT_OFFSET)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL1ACT_OFFSET                                                            (2)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL1ACT_MASK                                                              (0x3 << RTL8328_CFM_TRAP_CONTROL_MDLEL1ACT_OFFSET)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL0ACT_OFFSET                                                            (0)
  #define RTL8328_CFM_TRAP_CONTROL_MDLEL0ACT_MASK                                                              (0x3 << RTL8328_CFM_TRAP_CONTROL_MDLEL0ACT_OFFSET)

#define RTL8328_DYING_GASP_POWER__MONITOR_CIRCUIT_DEGLITCH_ADDR                                                (0x5401CC)
  #define RTL8328_DYING_GASP_POWER__MONITOR_CIRCUIT_DEGLITCH_DYINGGASPTRIGGER_OFFSET                           (16)
  #define RTL8328_DYING_GASP_POWER__MONITOR_CIRCUIT_DEGLITCH_DYINGGASPTRIGGER_MASK                             (0x1 << RTL8328_DYING_GASP_POWER__MONITOR_CIRCUIT_DEGLITCH_DYINGGASPTRIGGER_OFFSET)
  #define RTL8328_DYING_GASP_POWER__MONITOR_CIRCUIT_DEGLITCH_TBPVALUE_OFFSET                                   (0)
  #define RTL8328_DYING_GASP_POWER__MONITOR_CIRCUIT_DEGLITCH_TBPVALUE_MASK                                     (0xFFFF << RTL8328_DYING_GASP_POWER__MONITOR_CIRCUIT_DEGLITCH_TBPVALUE_OFFSET)

#define RTL8328_DYING_GASP_PORT_MASK_ADDR                                                                      (0x5401D0)
  #define RTL8328_DYING_GASP_PORT_MASK_DYPM_OFFSET                                                             (0)
  #define RTL8328_DYING_GASP_PORT_MASK_DYPM_MASK                                                               (0xFFFFFFF << RTL8328_DYING_GASP_PORT_MASK_DYPM_OFFSET)


/*
 * Feature: TX Modification 
 */
#define RTL8328_EGRESS_PORT_CRC_CALCULATE_CONTROL_ADDR(port)                                                   (0x550000 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL8328_EGRESS_PORT_CRC_CALCULATE_CONTROL_P_CRCRC_OFFSET(port)                                       (port % 0x1C)
  #define RTL8328_EGRESS_PORT_CRC_CALCULATE_CONTROL_P_CRCRC_MASK(port)                                         (0x1 << RTL8328_EGRESS_PORT_CRC_CALCULATE_CONTROL_P_CRCRC_OFFSET(port))


/*
 * Feature: RTCT 
 */
#define RTL8328_RTCT_GLOBAL_CONTROL_ADDR                                                                       (0x560000)
  #define RTL8328_RTCT_GLOBAL_CONTROL_EN_RTCT_OFFSET                                                           (31)
  #define RTL8328_RTCT_GLOBAL_CONTROL_EN_RTCT_MASK                                                             (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_EN_RTCT_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_ALL_READY_OFFSET                                                    (30)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_ALL_READY_MASK                                                      (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_RTCT_ALL_READY_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT0_OFFSET                                                    (29)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT0_MASK                                                      (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT0_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT1_OFFSET                                                    (28)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT1_MASK                                                      (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT1_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT2_OFFSET                                                    (27)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT2_MASK                                                      (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT2_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT3_OFFSET                                                    (26)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT3_MASK                                                      (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TIME_OUT3_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_OPTION_TIME_OUT_OFFSET                                                   (25)
  #define RTL8328_RTCT_GLOBAL_CONTROL_OPTION_TIME_OUT_MASK                                                     (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_OPTION_TIME_OUT_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TEST_TIMING_OFFSET                                                  (24)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TEST_TIMING_MASK                                                    (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_RTCT_TEST_TIMING_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_REULT_TIMING_OFFSET                                                 (23)
  #define RTL8328_RTCT_GLOBAL_CONTROL_RTCT_REULT_TIMING_MASK                                                   (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_RTCT_REULT_TIMING_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P24_CHC_OFFSET                                                      (22)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P24_CHC_MASK                                                        (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_MASK_P24_CHC_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P24_CHD_OFFSET                                                      (21)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P24_CHD_MASK                                                        (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_MASK_P24_CHD_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P25_CHC_OFFSET                                                      (20)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P25_CHC_MASK                                                        (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_MASK_P25_CHC_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P25_CHD_OFFSET                                                      (19)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P25_CHD_MASK                                                        (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_MASK_P25_CHD_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P26_CHC_OFFSET                                                      (18)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P26_CHC_MASK                                                        (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_MASK_P26_CHC_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P26_CHD_OFFSET                                                      (17)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P26_CHD_MASK                                                        (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_MASK_P26_CHD_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P27_CHC_OFFSET                                                      (16)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P27_CHC_MASK                                                        (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_MASK_P27_CHC_OFFSET)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P27_CHD_OFFSET                                                      (15)
  #define RTL8328_RTCT_GLOBAL_CONTROL_MASK_P27_CHD_MASK                                                        (0x1 << RTL8328_RTCT_GLOBAL_CONTROL_MASK_P27_CHD_OFFSET)

#define RTL8328_RTCT_MASK_ADDR                                                                                 (0x560004)
  #define RTL8328_RTCT_MASK_P27_MASK_8212F_OFFSET                                                              (31)
  #define RTL8328_RTCT_MASK_P27_MASK_8212F_MASK                                                                (0x1 << RTL8328_RTCT_MASK_P27_MASK_8212F_OFFSET)
  #define RTL8328_RTCT_MASK_P26_MASK_8212F_OFFSET                                                              (30)
  #define RTL8328_RTCT_MASK_P26_MASK_8212F_MASK                                                                (0x1 << RTL8328_RTCT_MASK_P26_MASK_8212F_OFFSET)
  #define RTL8328_RTCT_MASK_P25_MASK_8212F_OFFSET                                                              (29)
  #define RTL8328_RTCT_MASK_P25_MASK_8212F_MASK                                                                (0x1 << RTL8328_RTCT_MASK_P25_MASK_8212F_OFFSET)
  #define RTL8328_RTCT_MASK_P24_MASK_8212F_OFFSET                                                              (28)
  #define RTL8328_RTCT_MASK_P24_MASK_8212F_MASK                                                                (0x1 << RTL8328_RTCT_MASK_P24_MASK_8212F_OFFSET)
  #define RTL8328_RTCT_MASK_P27_MASK_8214_OFFSET                                                               (27)
  #define RTL8328_RTCT_MASK_P27_MASK_8214_MASK                                                                 (0x1 << RTL8328_RTCT_MASK_P27_MASK_8214_OFFSET)
  #define RTL8328_RTCT_MASK_P26_MASK_8214_OFFSET                                                               (26)
  #define RTL8328_RTCT_MASK_P26_MASK_8214_MASK                                                                 (0x1 << RTL8328_RTCT_MASK_P26_MASK_8214_OFFSET)
  #define RTL8328_RTCT_MASK_P25_MASK_8214_OFFSET                                                               (25)
  #define RTL8328_RTCT_MASK_P25_MASK_8214_MASK                                                                 (0x1 << RTL8328_RTCT_MASK_P25_MASK_8214_OFFSET)
  #define RTL8328_RTCT_MASK_P24_MASK_8214_OFFSET                                                               (24)
  #define RTL8328_RTCT_MASK_P24_MASK_8214_MASK                                                                 (0x1 << RTL8328_RTCT_MASK_P24_MASK_8214_OFFSET)
  #define RTL8328_RTCT_MASK_P23_MASK_8208BG_OFFSET                                                             (23)
  #define RTL8328_RTCT_MASK_P23_MASK_8208BG_MASK                                                               (0x1 << RTL8328_RTCT_MASK_P23_MASK_8208BG_OFFSET)
  #define RTL8328_RTCT_MASK_P22_MASK_8208BG_OFFSET                                                             (22)
  #define RTL8328_RTCT_MASK_P22_MASK_8208BG_MASK                                                               (0x1 << RTL8328_RTCT_MASK_P22_MASK_8208BG_OFFSET)
  #define RTL8328_RTCT_MASK_P21_MASK_8208BG_OFFSET                                                             (21)
  #define RTL8328_RTCT_MASK_P21_MASK_8208BG_MASK                                                               (0x1 << RTL8328_RTCT_MASK_P21_MASK_8208BG_OFFSET)
  #define RTL8328_RTCT_MASK_P20_MASK_8208BG_OFFSET                                                             (20)
  #define RTL8328_RTCT_MASK_P20_MASK_8208BG_MASK                                                               (0x1 << RTL8328_RTCT_MASK_P20_MASK_8208BG_OFFSET)
  #define RTL8328_RTCT_MASK_P19_MASK_8208BG_OFFSET                                                             (19)
  #define RTL8328_RTCT_MASK_P19_MASK_8208BG_MASK                                                               (0x1 << RTL8328_RTCT_MASK_P19_MASK_8208BG_OFFSET)
  #define RTL8328_RTCT_MASK_P18_MASK_8208BG_OFFSET                                                             (18)
  #define RTL8328_RTCT_MASK_P18_MASK_8208BG_MASK                                                               (0x1 << RTL8328_RTCT_MASK_P18_MASK_8208BG_OFFSET)
  #define RTL8328_RTCT_MASK_P17_MASK_8208BG_OFFSET                                                             (17)
  #define RTL8328_RTCT_MASK_P17_MASK_8208BG_MASK                                                               (0x1 << RTL8328_RTCT_MASK_P17_MASK_8208BG_OFFSET)
  #define RTL8328_RTCT_MASK_P16_MASK_8208BG_OFFSET                                                             (16)
  #define RTL8328_RTCT_MASK_P16_MASK_8208BG_MASK                                                               (0x1 << RTL8328_RTCT_MASK_P16_MASK_8208BG_OFFSET)
  #define RTL8328_RTCT_MASK_P15_MASK_OFFSET                                                                    (15)
  #define RTL8328_RTCT_MASK_P15_MASK_MASK                                                                      (0x1 << RTL8328_RTCT_MASK_P15_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P14_MASK_OFFSET                                                                    (14)
  #define RTL8328_RTCT_MASK_P14_MASK_MASK                                                                      (0x1 << RTL8328_RTCT_MASK_P14_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P13_MASK_OFFSET                                                                    (13)
  #define RTL8328_RTCT_MASK_P13_MASK_MASK                                                                      (0x1 << RTL8328_RTCT_MASK_P13_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P12_MASK_OFFSET                                                                    (12)
  #define RTL8328_RTCT_MASK_P12_MASK_MASK                                                                      (0x1 << RTL8328_RTCT_MASK_P12_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P11_MASK_OFFSET                                                                    (11)
  #define RTL8328_RTCT_MASK_P11_MASK_MASK                                                                      (0x1 << RTL8328_RTCT_MASK_P11_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P10_MASK_OFFSET                                                                    (10)
  #define RTL8328_RTCT_MASK_P10_MASK_MASK                                                                      (0x1 << RTL8328_RTCT_MASK_P10_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P9_MASK_OFFSET                                                                     (9)
  #define RTL8328_RTCT_MASK_P9_MASK_MASK                                                                       (0x1 << RTL8328_RTCT_MASK_P9_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P8_MASK_OFFSET                                                                     (8)
  #define RTL8328_RTCT_MASK_P8_MASK_MASK                                                                       (0x1 << RTL8328_RTCT_MASK_P8_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P7_MASK_OFFSET                                                                     (7)
  #define RTL8328_RTCT_MASK_P7_MASK_MASK                                                                       (0x1 << RTL8328_RTCT_MASK_P7_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P6_MASK_OFFSET                                                                     (6)
  #define RTL8328_RTCT_MASK_P6_MASK_MASK                                                                       (0x1 << RTL8328_RTCT_MASK_P6_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P5_MASK_OFFSET                                                                     (5)
  #define RTL8328_RTCT_MASK_P5_MASK_MASK                                                                       (0x1 << RTL8328_RTCT_MASK_P5_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P4_MASK_OFFSET                                                                     (4)
  #define RTL8328_RTCT_MASK_P4_MASK_MASK                                                                       (0x1 << RTL8328_RTCT_MASK_P4_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P3_MASK_OFFSET                                                                     (3)
  #define RTL8328_RTCT_MASK_P3_MASK_MASK                                                                       (0x1 << RTL8328_RTCT_MASK_P3_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P2_MASK_OFFSET                                                                     (2)
  #define RTL8328_RTCT_MASK_P2_MASK_MASK                                                                       (0x1 << RTL8328_RTCT_MASK_P2_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P1_MASK_OFFSET                                                                     (1)
  #define RTL8328_RTCT_MASK_P1_MASK_MASK                                                                       (0x1 << RTL8328_RTCT_MASK_P1_MASK_OFFSET)
  #define RTL8328_RTCT_MASK_P0_MASK_OFFSET                                                                     (0)
  #define RTL8328_RTCT_MASK_P0_MASK_MASK                                                                       (0x1 << RTL8328_RTCT_MASK_P0_MASK_OFFSET)


/*
 * Feature: Unidirectional Link Detection 
 */
#define RTL8328_UDLD_GLOBAL_CONTROL_ADDR                                                                       (0x570000)
  #define RTL8328_UDLD_GLOBAL_CONTROL_UDLD_LED_INDICATION_EN_OFFSET                                            (7)
  #define RTL8328_UDLD_GLOBAL_CONTROL_UDLD_LED_INDICATION_EN_MASK                                              (0x1 << RTL8328_UDLD_GLOBAL_CONTROL_UDLD_LED_INDICATION_EN_OFFSET)
  #define RTL8328_UDLD_GLOBAL_CONTROL_LINKUP_AUTO_TRIG_EN_OFFSET                                               (6)
  #define RTL8328_UDLD_GLOBAL_CONTROL_LINKUP_AUTO_TRIG_EN_MASK                                                 (0x1 << RTL8328_UDLD_GLOBAL_CONTROL_LINKUP_AUTO_TRIG_EN_OFFSET)
  #define RTL8328_UDLD_GLOBAL_CONTROL_EN_AUTO_DISABLE_OFFSET                                                   (5)
  #define RTL8328_UDLD_GLOBAL_CONTROL_EN_AUTO_DISABLE_MASK                                                     (0x1 << RTL8328_UDLD_GLOBAL_CONTROL_EN_AUTO_DISABLE_OFFSET)
  #define RTL8328_UDLD_GLOBAL_CONTROL_TINTERVAL_OFFSET                                                         (3)
  #define RTL8328_UDLD_GLOBAL_CONTROL_TINTERVAL_MASK                                                           (0x3 << RTL8328_UDLD_GLOBAL_CONTROL_TINTERVAL_OFFSET)
  #define RTL8328_UDLD_GLOBAL_CONTROL_TRYTIMES_OFFSET                                                          (1)
  #define RTL8328_UDLD_GLOBAL_CONTROL_TRYTIMES_MASK                                                            (0x3 << RTL8328_UDLD_GLOBAL_CONTROL_TRYTIMES_OFFSET)
  #define RTL8328_UDLD_GLOBAL_CONTROL_ECHO_ACTION_OFFSET                                                       (0)
  #define RTL8328_UDLD_GLOBAL_CONTROL_ECHO_ACTION_MASK                                                         (0x1 << RTL8328_UDLD_GLOBAL_CONTROL_ECHO_ACTION_OFFSET)

#define RTL8328_UDLD_PER_PORT_CONTROL_ADDR(port)                                                               (0x570004 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL8328_UDLD_PER_PORT_CONTROL_P_UDLD_EN_OFFSET(port)                                                 (port % 0x1C)
  #define RTL8328_UDLD_PER_PORT_CONTROL_P_UDLD_EN_MASK(port)                                                   (0x1 << RTL8328_UDLD_PER_PORT_CONTROL_P_UDLD_EN_OFFSET(port))

#define RTL8328_UDLD_PER_PORT_STATUS_ADDR(port)                                                                (0x570008 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL8328_UDLD_PER_PORT_STATUS_P_STATUS_OFFSET(port)                                                   (port % 0x1C)
  #define RTL8328_UDLD_PER_PORT_STATUS_P_STATUS_MASK(port)                                                     (0x1 << RTL8328_UDLD_PER_PORT_STATUS_P_STATUS_OFFSET(port))

#define RTL8328_UDLD_CPU_TRIGGER_CONTROL_ADDR(port)                                                            (0x57000C + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL8328_UDLD_CPU_TRIGGER_CONTROL_P_TRIGGER_OFFSET(port)                                              (port % 0x1C)
  #define RTL8328_UDLD_CPU_TRIGGER_CONTROL_P_TRIGGER_MASK(port)                                                (0x1 << RTL8328_UDLD_CPU_TRIGGER_CONTROL_P_TRIGGER_OFFSET(port))

#define RTL8328_UDLD_CPU_TRIGGER_STATUS_ADDR(port)                                                             (0x570010 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL8328_UDLD_CPU_TRIGGER_STATUS_P_SUCCESS_FLAG_OFFSET(port)                                          (port % 0x1C)
  #define RTL8328_UDLD_CPU_TRIGGER_STATUS_P_SUCCESS_FLAG_MASK(port)                                            (0x1 << RTL8328_UDLD_CPU_TRIGGER_STATUS_P_SUCCESS_FLAG_OFFSET(port))


/*
 * Feature: CPU Releated 
 */
#define RTL8328_CPU_TAG_CONTROL_ADDR                                                                           (0x580000)
  #define RTL8328_CPU_TAG_CONTROL_RXCPUTAG_OFFSET                                                              (17)
  #define RTL8328_CPU_TAG_CONTROL_RXCPUTAG_MASK                                                                (0x1 << RTL8328_CPU_TAG_CONTROL_RXCPUTAG_OFFSET)
  #define RTL8328_CPU_TAG_CONTROL_INSCPUTAG_OFFSET                                                             (16)
  #define RTL8328_CPU_TAG_CONTROL_INSCPUTAG_MASK                                                               (0x1 << RTL8328_CPU_TAG_CONTROL_INSCPUTAG_OFFSET)
  #define RTL8328_CPU_TAG_CONTROL_CPUPID_OFFSET                                                                (0)
  #define RTL8328_CPU_TAG_CONTROL_CPUPID_MASK                                                                  (0xFFFF << RTL8328_CPU_TAG_CONTROL_CPUPID_OFFSET)

#define RTL8328_CPU_TX_CONTROL_ADDR                                                                            (0x580004)
  #define RTL8328_CPU_TX_CONTROL_TX_PKT_SIZE_OFFSET                                                            (0)
  #define RTL8328_CPU_TX_CONTROL_TX_PKT_SIZE_MASK                                                              (0x3 << RTL8328_CPU_TX_CONTROL_TX_PKT_SIZE_OFFSET)

#define RTL8328_CPU_CRC_CONTROL_ADDR                                                                           (0x580008)
  #define RTL8328_CPU_CRC_CONTROL_CPUCRCEN_OFFSET                                                              (0)
  #define RTL8328_CPU_CRC_CONTROL_CPUCRCEN_MASK                                                                (0x1 << RTL8328_CPU_CRC_CONTROL_CPUCRCEN_OFFSET)

#define RTL8328_PACKET_TO_CPU_PORT_FORMAT_CONTROL_ADDR                                                         (0x58000C)
  #define RTL8328_PACKET_TO_CPU_PORT_FORMAT_CONTROL_TOCPUPKTFMT_OFFSET                                         (0)
  #define RTL8328_PACKET_TO_CPU_PORT_FORMAT_CONTROL_TOCPUPKTFMT_MASK                                           (0x1 << RTL8328_PACKET_TO_CPU_PORT_FORMAT_CONTROL_TOCPUPKTFMT_OFFSET)


/*
 * Feature: RRCP 
 */
#define RTL8328_RRCP_CONTROL_ADDR                                                                              (0x600000)
  #define RTL8328_RRCP_CONTROL_TRAP_RRCPV3_OFFSET                                                              (28)
  #define RTL8328_RRCP_CONTROL_TRAP_RRCPV3_MASK                                                                (0x1 << RTL8328_RRCP_CONTROL_TRAP_RRCPV3_OFFSET)
  #define RTL8328_RRCP_CONTROL_RRCPKEEPORIGVID_OFFSET                                                          (27)
  #define RTL8328_RRCP_CONTROL_RRCPKEEPORIGVID_MASK                                                            (0x1 << RTL8328_RRCP_CONTROL_RRCPKEEPORIGVID_OFFSET)
  #define RTL8328_RRCP_CONTROL_DFRRRCPPRI_OFFSET                                                               (26)
  #define RTL8328_RRCP_CONTROL_DFRRRCPPRI_MASK                                                                 (0x1 << RTL8328_RRCP_CONTROL_DFRRRCPPRI_OFFSET)
  #define RTL8328_RRCP_CONTROL_RRCPPRI_OFFSET                                                                  (23)
  #define RTL8328_RRCP_CONTROL_RRCPPRI_MASK                                                                    (0x7 << RTL8328_RRCP_CONTROL_RRCPPRI_OFFSET)
  #define RTL8328_RRCP_CONTROL_DFRRRCPDP_OFFSET                                                                (22)
  #define RTL8328_RRCP_CONTROL_DFRRRCPDP_MASK                                                                  (0x1 << RTL8328_RRCP_CONTROL_DFRRRCPDP_OFFSET)
  #define RTL8328_RRCP_CONTROL_RRCPDP_OFFSET                                                                   (20)
  #define RTL8328_RRCP_CONTROL_RRCPDP_MASK                                                                     (0x3 << RTL8328_RRCP_CONTROL_RRCPDP_OFFSET)
  #define RTL8328_RRCP_CONTROL_RRCPCPUTAG_OFFSET                                                               (19)
  #define RTL8328_RRCP_CONTROL_RRCPCPUTAG_MASK                                                                 (0x1 << RTL8328_RRCP_CONTROL_RRCPCPUTAG_OFFSET)
  #define RTL8328_RRCP_CONTROL_RRCPOP_OFFSET                                                                   (17)
  #define RTL8328_RRCP_CONTROL_RRCPOP_MASK                                                                     (0x3 << RTL8328_RRCP_CONTROL_RRCPOP_OFFSET)
  #define RTL8328_RRCP_CONTROL_EN_RRCP_OFFSET                                                                  (16)
  #define RTL8328_RRCP_CONTROL_EN_RRCP_MASK                                                                    (0x1 << RTL8328_RRCP_CONTROL_EN_RRCP_OFFSET)
  #define RTL8328_RRCP_CONTROL_RRCPETHERTYPE_OFFSET                                                            (0)
  #define RTL8328_RRCP_CONTROL_RRCPETHERTYPE_MASK                                                              (0xFFFF << RTL8328_RRCP_CONTROL_RRCPETHERTYPE_OFFSET)

#define RTL8328_SWITCH_MANAGEMENT_MAC_ADDRESS0_ADDR                                                            (0x600004)
  #define RTL8328_SWITCH_MANAGEMENT_MAC_ADDRESS0_MAN_MAC_47_16_OFFSET                                          (0)
  #define RTL8328_SWITCH_MANAGEMENT_MAC_ADDRESS0_MAN_MAC_47_16_MASK                                            (0xFFFFFFFF << RTL8328_SWITCH_MANAGEMENT_MAC_ADDRESS0_MAN_MAC_47_16_OFFSET)

#define RTL8328_SWITCH_MANAGEMENT_MAC_ADDRESS1_ADDR                                                            (0x600008)
  #define RTL8328_SWITCH_MANAGEMENT_MAC_ADDRESS1_MAN_MAC_15_0_OFFSET                                           (16)
  #define RTL8328_SWITCH_MANAGEMENT_MAC_ADDRESS1_MAN_MAC_15_0_MASK                                             (0xFFFF << RTL8328_SWITCH_MANAGEMENT_MAC_ADDRESS1_MAN_MAC_15_0_OFFSET)
  #define RTL8328_SWITCH_MANAGEMENT_MAC_ADDRESS1_RSERVED_OFFSET                                                (0)
  #define RTL8328_SWITCH_MANAGEMENT_MAC_ADDRESS1_RSERVED_MASK                                                  (0xFFFF << RTL8328_SWITCH_MANAGEMENT_MAC_ADDRESS1_RSERVED_OFFSET)

#define RTL8328_RRCP_INDICATION_CONTROL_ADDR                                                                   (0x60000C)
  #define RTL8328_RRCP_INDICATION_CONTROL_INDPKTSENDCTRL_OFFSET                                                (30)
  #define RTL8328_RRCP_INDICATION_CONTROL_INDPKTSENDCTRL_MASK                                                  (0x3 << RTL8328_RRCP_INDICATION_CONTROL_INDPKTSENDCTRL_OFFSET)
  #define RTL8328_RRCP_INDICATION_CONTROL_TRIGGERINDPKTSEND_OFFSET                                             (29)
  #define RTL8328_RRCP_INDICATION_CONTROL_TRIGGERINDPKTSEND_MASK                                               (0x1 << RTL8328_RRCP_INDICATION_CONTROL_TRIGGERINDPKTSEND_OFFSET)
  #define RTL8328_RRCP_INDICATION_CONTROL_AUTHEDPORTMASK_OFFSET                                                (0)
  #define RTL8328_RRCP_INDICATION_CONTROL_AUTHEDPORTMASK_MASK                                                  (0x1FFFFFFF << RTL8328_RRCP_INDICATION_CONTROL_AUTHEDPORTMASK_OFFSET)

#define RTL8328_RRCP_CHIP_CONTROL_ADDR                                                                         (0x600010)
  #define RTL8328_RRCP_CHIP_CONTROL_AUTHENTICATIONKEY_OFFSET                                                   (16)
  #define RTL8328_RRCP_CHIP_CONTROL_AUTHENTICATIONKEY_MASK                                                     (0xFFFF << RTL8328_RRCP_CHIP_CONTROL_AUTHENTICATIONKEY_OFFSET)
  #define RTL8328_RRCP_CHIP_CONTROL_CHIP_ID_OFFSET                                                             (0)
  #define RTL8328_RRCP_CHIP_CONTROL_CHIP_ID_MASK                                                               (0xFFFF << RTL8328_RRCP_CHIP_CONTROL_CHIP_ID_OFFSET)

#define RTL8328_RRCP_VENDER_CONTROL_ADDR                                                                       (0x600014)
  #define RTL8328_RRCP_VENDER_CONTROL_VENDER_ID_OFFSET                                                         (0)
  #define RTL8328_RRCP_VENDER_CONTROL_VENDER_ID_MASK                                                           (0xFFFFFFFF << RTL8328_RRCP_VENDER_CONTROL_VENDER_ID_OFFSET)

#define RTL8328_RRCP_VLAN_CONTROL0_ADDR                                                                        (0x600018)
  #define RTL8328_RRCP_VLAN_CONTROL0_RRCPIPRI_OFFSET                                                           (16)
  #define RTL8328_RRCP_VLAN_CONTROL0_RRCPIPRI_MASK                                                             (0x7 << RTL8328_RRCP_VLAN_CONTROL0_RRCPIPRI_OFFSET)
  #define RTL8328_RRCP_VLAN_CONTROL0_RRCPDIVID_OFFSET                                                          (4)
  #define RTL8328_RRCP_VLAN_CONTROL0_RRCPDIVID_MASK                                                            (0xFFF << RTL8328_RRCP_VLAN_CONTROL0_RRCPDIVID_OFFSET)
  #define RTL8328_RRCP_VLAN_CONTROL0_RRCPDIVID_VALID_OFFSET                                                    (3)
  #define RTL8328_RRCP_VLAN_CONTROL0_RRCPDIVID_VALID_MASK                                                      (0x1 << RTL8328_RRCP_VLAN_CONTROL0_RRCPDIVID_VALID_OFFSET)
  #define RTL8328_RRCP_VLAN_CONTROL0_RRCPDVLAN_MANEN_OFFSET                                                    (2)
  #define RTL8328_RRCP_VLAN_CONTROL0_RRCPDVLAN_MANEN_MASK                                                      (0x1 << RTL8328_RRCP_VLAN_CONTROL0_RRCPDVLAN_MANEN_OFFSET)
  #define RTL8328_RRCP_VLAN_CONTROL0_INDACATIONPKTINTERVAL_OFFSET                                              (0)
  #define RTL8328_RRCP_VLAN_CONTROL0_INDACATIONPKTINTERVAL_MASK                                                (0x3 << RTL8328_RRCP_VLAN_CONTROL0_INDACATIONPKTINTERVAL_OFFSET)

#define RTL8328_RRCP_VLAN_CONTROL1_ADDR                                                                        (0x60001C)
  #define RTL8328_RRCP_VLAN_CONTROL1_RRCPOPRI_OFFSET                                                           (13)
  #define RTL8328_RRCP_VLAN_CONTROL1_RRCPOPRI_MASK                                                             (0x7 << RTL8328_RRCP_VLAN_CONTROL1_RRCPOPRI_OFFSET)
  #define RTL8328_RRCP_VLAN_CONTROL1_RRCPDOVID_OFFSET                                                          (1)
  #define RTL8328_RRCP_VLAN_CONTROL1_RRCPDOVID_MASK                                                            (0xFFF << RTL8328_RRCP_VLAN_CONTROL1_RRCPDOVID_OFFSET)
  #define RTL8328_RRCP_VLAN_CONTROL1_RRCPDOVID_VALID_OFFSET                                                    (0)
  #define RTL8328_RRCP_VLAN_CONTROL1_RRCPDOVID_VALID_MASK                                                      (0x1 << RTL8328_RRCP_VLAN_CONTROL1_RRCPDOVID_VALID_OFFSET)

#define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_ADDR                                                             (0x600020)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV1_M_VALID_OFFSET                                          (28)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV1_M_VALID_MASK                                            (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV1_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV1_M_VID_OFFSET                                            (16)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV1_M_VID_MASK                                              (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV1_M_VID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV0_M_VALID_OFFSET                                          (12)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV0_M_VALID_MASK                                            (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV0_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV0_M_VID_OFFSET                                            (0)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV0_M_VID_MASK                                              (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL0_RRCPV0_M_VID_OFFSET)

#define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_ADDR                                                             (0x600024)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV3_M_VALID_OFFSET                                          (28)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV3_M_VALID_MASK                                            (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV3_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV3_M_VID_OFFSET                                            (16)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV3_M_VID_MASK                                              (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV3_M_VID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV2_M_VALID_OFFSET                                          (12)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV2_M_VALID_MASK                                            (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV2_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV2_M_VID_OFFSET                                            (0)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV2_M_VID_MASK                                              (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL1_RRCPV2_M_VID_OFFSET)

#define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_ADDR                                                             (0x600028)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV5_M_VALID_OFFSET                                          (28)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV5_M_VALID_MASK                                            (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV5_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV5_M_VID_OFFSET                                            (16)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV5_M_VID_MASK                                              (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV5_M_VID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV4_M_VALID_OFFSET                                          (12)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV4_M_VALID_MASK                                            (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV4_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV4_M_VID_OFFSET                                            (0)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV4_M_VID_MASK                                              (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL2_RRCPV4_M_VID_OFFSET)

#define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_ADDR                                                             (0x60002C)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV7_M_VALID_OFFSET                                          (28)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV7_M_VALID_MASK                                            (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV7_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV7_M_VID_OFFSET                                            (16)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV7_M_VID_MASK                                              (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV7_M_VID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV6_M_VALID_OFFSET                                          (12)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV6_M_VALID_MASK                                            (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV6_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV6_M_VID_OFFSET                                            (0)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV6_M_VID_MASK                                              (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL3_RRCPV6_M_VID_OFFSET)

#define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_ADDR                                                             (0x600030)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV9_M_VALID_OFFSET                                          (28)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV9_M_VALID_MASK                                            (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV9_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV9_M_VID_OFFSET                                            (16)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV9_M_VID_MASK                                              (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV9_M_VID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV8_M_VALID_OFFSET                                          (12)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV8_M_VALID_MASK                                            (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV8_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV8_M_VID_OFFSET                                            (0)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV8_M_VID_MASK                                              (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL4_RRCPV8_M_VID_OFFSET)

#define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_ADDR                                                             (0x600034)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV11_M_VALID_OFFSET                                         (28)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV11_M_VALID_MASK                                           (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV11_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV11_M_VID_OFFSET                                           (16)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV11_M_VID_MASK                                             (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV11_M_VID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV10_M_VALID_OFFSET                                         (12)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV10_M_VALID_MASK                                           (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV10_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV10_M_VID_OFFSET                                           (0)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV10_M_VID_MASK                                             (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL5_RRCPV10_M_VID_OFFSET)

#define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_ADDR                                                             (0x600038)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV13_M_VALID_OFFSET                                         (28)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV13_M_VALID_MASK                                           (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV13_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV13_M_VID_OFFSET                                           (16)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV13_M_VID_MASK                                             (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV13_M_VID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV12_M_VALID_OFFSET                                         (12)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV12_M_VALID_MASK                                           (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV12_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV12_M_VID_OFFSET                                           (0)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV12_M_VID_MASK                                             (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL6_RRCPV12_M_VID_OFFSET)

#define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_ADDR                                                             (0x60003C)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV15_M_VALID_OFFSET                                         (28)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV15_M_VALID_MASK                                           (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV15_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV15_M_VID_OFFSET                                           (16)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV15_M_VID_MASK                                             (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV15_M_VID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV14_M_VALID_OFFSET                                         (12)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV14_M_VALID_MASK                                           (0x1 << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV14_M_VALID_OFFSET)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV14_M_VID_OFFSET                                           (0)
  #define RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV14_M_VID_MASK                                             (0xFFF << RTL8328_RRCP_MANAGEMENT_VLAN_CONTROL7_RRCPV14_M_VID_OFFSET)


/*
 * Feature: RLDP 
 */

/*
 * Feature: PHY 
 */

/*
 * Feature: MIB Counter 
 */
#define RTL8328_MIB_COUNTER_CONTROL0_ADDR                                                                      (0x640000)
  #define RTL8328_MIB_COUNTER_CONTROL0_MIBTESTMODE_OFFSET                                                      (3)
  #define RTL8328_MIB_COUNTER_CONTROL0_MIBTESTMODE_MASK                                                        (0x1 << RTL8328_MIB_COUNTER_CONTROL0_MIBTESTMODE_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL0_CPUOCCUP_OFFSET                                                         (2)
  #define RTL8328_MIB_COUNTER_CONTROL0_CPUOCCUP_MASK                                                           (0x1 << RTL8328_MIB_COUNTER_CONTROL0_CPUOCCUP_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL0_ENDBMIBCOUNTER_OFFSET                                                   (1)
  #define RTL8328_MIB_COUNTER_CONTROL0_ENDBMIBCOUNTER_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL0_ENDBMIBCOUNTER_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL0_ENMIBCOUNTER_OFFSET                                                     (0)
  #define RTL8328_MIB_COUNTER_CONTROL0_ENMIBCOUNTER_MASK                                                       (0x1 << RTL8328_MIB_COUNTER_CONTROL0_ENMIBCOUNTER_OFFSET)

#define RTL8328_MIB_COUNTER_CONTROL1_ADDR                                                                      (0x640004)
  #define RTL8328_MIB_COUNTER_CONTROL1_PORTDEBUGCOUNTERRESET_OFFSET                                            (31)
  #define RTL8328_MIB_COUNTER_CONTROL1_PORTDEBUGCOUNTERRESET_MASK                                              (0x1 << RTL8328_MIB_COUNTER_CONTROL1_PORTDEBUGCOUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_SYSDEBUGCOUNTERRESET_OFFSET                                             (30)
  #define RTL8328_MIB_COUNTER_CONTROL1_SYSDEBUGCOUNTERRESET_MASK                                               (0x1 << RTL8328_MIB_COUNTER_CONTROL1_SYSDEBUGCOUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_SYSCOUNTERRESET_OFFSET                                                  (29)
  #define RTL8328_MIB_COUNTER_CONTROL1_SYSCOUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_SYSCOUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P28COUNTERRESET_OFFSET                                                  (28)
  #define RTL8328_MIB_COUNTER_CONTROL1_P28COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P28COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P27COUNTERRESET_OFFSET                                                  (27)
  #define RTL8328_MIB_COUNTER_CONTROL1_P27COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P27COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P26COUNTERRESET_OFFSET                                                  (26)
  #define RTL8328_MIB_COUNTER_CONTROL1_P26COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P26COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P25COUNTERRESET_OFFSET                                                  (25)
  #define RTL8328_MIB_COUNTER_CONTROL1_P25COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P25COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P24COUNTERRESET_OFFSET                                                  (24)
  #define RTL8328_MIB_COUNTER_CONTROL1_P24COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P24COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P23COUNTERRESET_OFFSET                                                  (23)
  #define RTL8328_MIB_COUNTER_CONTROL1_P23COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P23COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P22COUNTERRESET_OFFSET                                                  (22)
  #define RTL8328_MIB_COUNTER_CONTROL1_P22COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P22COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P21COUNTERRESET_OFFSET                                                  (21)
  #define RTL8328_MIB_COUNTER_CONTROL1_P21COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P21COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P20COUNTERRESET_OFFSET                                                  (20)
  #define RTL8328_MIB_COUNTER_CONTROL1_P20COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P20COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P19COUNTERRESET_OFFSET                                                  (19)
  #define RTL8328_MIB_COUNTER_CONTROL1_P19COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P19COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P18COUNTERRESET_OFFSET                                                  (18)
  #define RTL8328_MIB_COUNTER_CONTROL1_P18COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P18COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P17COUNTERRESET_OFFSET                                                  (17)
  #define RTL8328_MIB_COUNTER_CONTROL1_P17COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P17COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P16COUNTERRESET_OFFSET                                                  (16)
  #define RTL8328_MIB_COUNTER_CONTROL1_P16COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P16COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P15COUNTERRESET_OFFSET                                                  (15)
  #define RTL8328_MIB_COUNTER_CONTROL1_P15COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P15COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P14COUNTERRESET_OFFSET                                                  (14)
  #define RTL8328_MIB_COUNTER_CONTROL1_P14COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P14COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P13COUNTERRESET_OFFSET                                                  (13)
  #define RTL8328_MIB_COUNTER_CONTROL1_P13COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P13COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P12COUNTERRESET_OFFSET                                                  (12)
  #define RTL8328_MIB_COUNTER_CONTROL1_P12COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P12COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P11COUNTERRESET_OFFSET                                                  (11)
  #define RTL8328_MIB_COUNTER_CONTROL1_P11COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P11COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P10COUNTERRESET_OFFSET                                                  (10)
  #define RTL8328_MIB_COUNTER_CONTROL1_P10COUNTERRESET_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P10COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P9COUNTERRESET_OFFSET                                                   (9)
  #define RTL8328_MIB_COUNTER_CONTROL1_P9COUNTERRESET_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P9COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P8COUNTERRESET_OFFSET                                                   (8)
  #define RTL8328_MIB_COUNTER_CONTROL1_P8COUNTERRESET_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P8COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P7COUNTERRESET_OFFSET                                                   (7)
  #define RTL8328_MIB_COUNTER_CONTROL1_P7COUNTERRESET_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P7COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P6COUNTERRESET_OFFSET                                                   (6)
  #define RTL8328_MIB_COUNTER_CONTROL1_P6COUNTERRESET_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P6COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P5COUNTERRESET_OFFSET                                                   (5)
  #define RTL8328_MIB_COUNTER_CONTROL1_P5COUNTERRESET_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P5COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P4COUNTERRESET_OFFSET                                                   (4)
  #define RTL8328_MIB_COUNTER_CONTROL1_P4COUNTERRESET_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P4COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P3COUNTERRESET_OFFSET                                                   (3)
  #define RTL8328_MIB_COUNTER_CONTROL1_P3COUNTERRESET_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P3COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P2COUNTERRESET_OFFSET                                                   (2)
  #define RTL8328_MIB_COUNTER_CONTROL1_P2COUNTERRESET_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P2COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P1COUNTERRESET_OFFSET                                                   (1)
  #define RTL8328_MIB_COUNTER_CONTROL1_P1COUNTERRESET_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P1COUNTERRESET_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL1_P0COUNTERRESET_OFFSET                                                   (0)
  #define RTL8328_MIB_COUNTER_CONTROL1_P0COUNTERRESET_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL1_P0COUNTERRESET_OFFSET)

#define RTL8328_MIB_COUNTER_CONTROL2_ADDR                                                                      (0x640008)
  #define RTL8328_MIB_COUNTER_CONTROL2_PORTDEBUGCOUNTERSTART_OFFSET                                            (31)
  #define RTL8328_MIB_COUNTER_CONTROL2_PORTDEBUGCOUNTERSTART_MASK                                              (0x1 << RTL8328_MIB_COUNTER_CONTROL2_PORTDEBUGCOUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_SYSDEBUGCOUNTERSTART_OFFSET                                             (30)
  #define RTL8328_MIB_COUNTER_CONTROL2_SYSDEBUGCOUNTERSTART_MASK                                               (0x1 << RTL8328_MIB_COUNTER_CONTROL2_SYSDEBUGCOUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_SYSCOUNTERSTART_OFFSET                                                  (29)
  #define RTL8328_MIB_COUNTER_CONTROL2_SYSCOUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_SYSCOUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P28COUNTERSTART_OFFSET                                                  (28)
  #define RTL8328_MIB_COUNTER_CONTROL2_P28COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P28COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P27COUNTERSTART_OFFSET                                                  (27)
  #define RTL8328_MIB_COUNTER_CONTROL2_P27COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P27COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P26COUNTERSTART_OFFSET                                                  (26)
  #define RTL8328_MIB_COUNTER_CONTROL2_P26COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P26COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P25COUNTERSTART_OFFSET                                                  (25)
  #define RTL8328_MIB_COUNTER_CONTROL2_P25COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P25COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P24COUNTERSTART_OFFSET                                                  (24)
  #define RTL8328_MIB_COUNTER_CONTROL2_P24COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P24COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P23COUNTERSTART_OFFSET                                                  (23)
  #define RTL8328_MIB_COUNTER_CONTROL2_P23COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P23COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P22COUNTERSTART_OFFSET                                                  (22)
  #define RTL8328_MIB_COUNTER_CONTROL2_P22COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P22COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P21COUNTERSTART_OFFSET                                                  (21)
  #define RTL8328_MIB_COUNTER_CONTROL2_P21COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P21COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P20COUNTERSTART_OFFSET                                                  (20)
  #define RTL8328_MIB_COUNTER_CONTROL2_P20COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P20COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P19COUNTERSTART_OFFSET                                                  (19)
  #define RTL8328_MIB_COUNTER_CONTROL2_P19COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P19COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P18COUNTERSTART_OFFSET                                                  (18)
  #define RTL8328_MIB_COUNTER_CONTROL2_P18COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P18COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P17COUNTERSTART_OFFSET                                                  (17)
  #define RTL8328_MIB_COUNTER_CONTROL2_P17COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P17COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P16COUNTERSTART_OFFSET                                                  (16)
  #define RTL8328_MIB_COUNTER_CONTROL2_P16COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P16COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P15COUNTERSTART_OFFSET                                                  (15)
  #define RTL8328_MIB_COUNTER_CONTROL2_P15COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P15COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P14COUNTERSTART_OFFSET                                                  (14)
  #define RTL8328_MIB_COUNTER_CONTROL2_P14COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P14COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P13COUNTERSTART_OFFSET                                                  (13)
  #define RTL8328_MIB_COUNTER_CONTROL2_P13COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P13COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P12COUNTERSTART_OFFSET                                                  (12)
  #define RTL8328_MIB_COUNTER_CONTROL2_P12COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P12COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P11COUNTERSTART_OFFSET                                                  (11)
  #define RTL8328_MIB_COUNTER_CONTROL2_P11COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P11COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P10COUNTERSTART_OFFSET                                                  (10)
  #define RTL8328_MIB_COUNTER_CONTROL2_P10COUNTERSTART_MASK                                                    (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P10COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P9COUNTERSTART_OFFSET                                                   (9)
  #define RTL8328_MIB_COUNTER_CONTROL2_P9COUNTERSTART_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P9COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P8COUNTERSTART_OFFSET                                                   (8)
  #define RTL8328_MIB_COUNTER_CONTROL2_P8COUNTERSTART_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P8COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P7COUNTERSTART_OFFSET                                                   (7)
  #define RTL8328_MIB_COUNTER_CONTROL2_P7COUNTERSTART_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P7COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P6COUNTERSTART_OFFSET                                                   (6)
  #define RTL8328_MIB_COUNTER_CONTROL2_P6COUNTERSTART_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P6COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P5COUNTERSTART_OFFSET                                                   (5)
  #define RTL8328_MIB_COUNTER_CONTROL2_P5COUNTERSTART_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P5COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P4COUNTERSTART_OFFSET                                                   (4)
  #define RTL8328_MIB_COUNTER_CONTROL2_P4COUNTERSTART_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P4COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P3COUNTERSTART_OFFSET                                                   (3)
  #define RTL8328_MIB_COUNTER_CONTROL2_P3COUNTERSTART_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P3COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P2COUNTERSTART_OFFSET                                                   (2)
  #define RTL8328_MIB_COUNTER_CONTROL2_P2COUNTERSTART_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P2COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P1COUNTERSTART_OFFSET                                                   (1)
  #define RTL8328_MIB_COUNTER_CONTROL2_P1COUNTERSTART_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P1COUNTERSTART_OFFSET)
  #define RTL8328_MIB_COUNTER_CONTROL2_P0COUNTERSTART_OFFSET                                                   (0)
  #define RTL8328_MIB_COUNTER_CONTROL2_P0COUNTERSTART_MASK                                                     (0x1 << RTL8328_MIB_COUNTER_CONTROL2_P0COUNTERSTART_OFFSET)

#define RTL8328_INDIRECT_ACCESS_MIB_COUNTER_CONTROL_ADDR                                                       (0x64000C)
  #define RTL8328_INDIRECT_ACCESS_MIB_COUNTER_CONTROL_READCOUNTERTRIG_OFFSET                                   (31)
  #define RTL8328_INDIRECT_ACCESS_MIB_COUNTER_CONTROL_READCOUNTERTRIG_MASK                                     (0x1 << RTL8328_INDIRECT_ACCESS_MIB_COUNTER_CONTROL_READCOUNTERTRIG_OFFSET)
  #define RTL8328_INDIRECT_ACCESS_MIB_COUNTER_CONTROL_MIBCOUNTERADDR_OFFSET                                    (0)
  #define RTL8328_INDIRECT_ACCESS_MIB_COUNTER_CONTROL_MIBCOUNTERADDR_MASK                                      (0xFFFF << RTL8328_INDIRECT_ACCESS_MIB_COUNTER_CONTROL_MIBCOUNTERADDR_OFFSET)

#define RTL8328_INDIRECT_ACCESS_MIB_COUNTER_DATA0_ADDR                                                         (0x640010)
  #define RTL8328_INDIRECT_ACCESS_MIB_COUNTER_DATA0_MIBCOUNTERDATA_31_0_OFFSET                                 (0)
  #define RTL8328_INDIRECT_ACCESS_MIB_COUNTER_DATA0_MIBCOUNTERDATA_31_0_MASK                                   (0xFFFFFFFF << RTL8328_INDIRECT_ACCESS_MIB_COUNTER_DATA0_MIBCOUNTERDATA_31_0_OFFSET)

#define RTL8328_INDIRECT_ACCESS_MIB_COUNTER_DATA1_ADDR                                                         (0x640014)
  #define RTL8328_INDIRECT_ACCESS_MIB_COUNTER_DATA1_MIBCOUNTERDATA_63_32_OFFSET                                (0)
  #define RTL8328_INDIRECT_ACCESS_MIB_COUNTER_DATA1_MIBCOUNTERDATA_63_32_MASK                                  (0xFFFFFFFF << RTL8328_INDIRECT_ACCESS_MIB_COUNTER_DATA1_MIBCOUNTERDATA_63_32_OFFSET)

#define RTL8328_QUEUE_MIB_COUNTER_COUNT_TYPE_SELECTION_ADDR(port)                                              (0x640018 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8328_QUEUE_MIB_COUNTER_COUNT_TYPE_SELECTION_P_CT_SEL_OFFSET(port)                                 (port % 0x1D)
  #define RTL8328_QUEUE_MIB_COUNTER_COUNT_TYPE_SELECTION_P_CT_SEL_MASK(port)                                   (0x1 << RTL8328_QUEUE_MIB_COUNTER_COUNT_TYPE_SELECTION_P_CT_SEL_OFFSET(port))

#define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_ADDR                                                          (0x64001C)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_SYSMIBOF_FLAG_OFFSET                                        (29)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_SYSMIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_SYSMIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P28MIBOF_FLAG_OFFSET                                        (28)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P28MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P28MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P27MIBOF_FLAG_OFFSET                                        (27)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P27MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P27MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P26MIBOF_FLAG_OFFSET                                        (26)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P26MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P26MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P25MIBOF_FLAG_OFFSET                                        (25)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P25MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P25MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P24MIBOF_FLAG_OFFSET                                        (24)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P24MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P24MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P23MIBOF_FLAG_OFFSET                                        (23)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P23MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P23MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P22MIBOF_FLAG_OFFSET                                        (22)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P22MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P22MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P21MIBOF_FLAG_OFFSET                                        (21)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P21MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P21MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P20MIBOF_FLAG_OFFSET                                        (20)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P20MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P20MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P19MIBOF_FLAG_OFFSET                                        (19)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P19MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P19MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P18MIBOF_FLAG_OFFSET                                        (18)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P18MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P18MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P17MIBOF_FLAG_OFFSET                                        (17)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P17MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P17MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P16MIBOF_FLAG_OFFSET                                        (16)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P16MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P16MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P15MIBOF_FLAG_OFFSET                                        (15)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P15MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P15MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P14MIBOF_FLAG_OFFSET                                        (14)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P14MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P14MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P13MIBOF_FLAG_OFFSET                                        (13)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P13MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P13MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P12MIBOF_FLAG_OFFSET                                        (12)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P12MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P12MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P11MIBOF_FLAG_OFFSET                                        (11)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P11MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P11MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P10MIBOF_FLAG_OFFSET                                        (10)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P10MIBOF_FLAG_MASK                                          (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P10MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P9MIBOF_FLAG_OFFSET                                         (9)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P9MIBOF_FLAG_MASK                                           (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P9MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P8MIBOF_FLAG_OFFSET                                         (8)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P8MIBOF_FLAG_MASK                                           (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P8MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P7MIBOF_FLAG_OFFSET                                         (7)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P7MIBOF_FLAG_MASK                                           (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P7MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P6MIBOF_FLAG_OFFSET                                         (6)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P6MIBOF_FLAG_MASK                                           (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P6MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P5MIBOF_FLAG_OFFSET                                         (5)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P5MIBOF_FLAG_MASK                                           (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P5MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P4MIBOF_FLAG_OFFSET                                         (4)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P4MIBOF_FLAG_MASK                                           (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P4MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P3MIBOF_FLAG_OFFSET                                         (3)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P3MIBOF_FLAG_MASK                                           (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P3MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P2MIBOF_FLAG_OFFSET                                         (2)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P2MIBOF_FLAG_MASK                                           (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P2MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P1MIBOF_FLAG_OFFSET                                         (1)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P1MIBOF_FLAG_MASK                                           (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P1MIBOF_FLAG_OFFSET)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P0MIBOF_FLAG_OFFSET                                         (0)
  #define RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P0MIBOF_FLAG_MASK                                           (0x1 << RTL8328_GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_P0MIBOF_FLAG_OFFSET)

#define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_ADDR                                                          (0x640020)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI7_OFFSET                           (17)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI7_MASK                             (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI7_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI6_OFFSET                           (16)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI6_MASK                             (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI6_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI5_OFFSET                           (15)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI5_MASK                             (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI5_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI4_OFFSET                           (14)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI4_MASK                             (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI4_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI3_OFFSET                           (13)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI3_MASK                             (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI3_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI2_OFFSET                           (12)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI2_MASK                             (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI2_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI1_OFFSET                           (11)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI1_MASK                             (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI1_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI0_OFFSET                           (10)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI0_MASK                             (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCOCTETS_PRI0_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI7_OFFSET                             (9)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI7_MASK                               (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI7_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI6_OFFSET                             (8)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI6_MASK                               (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI6_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI5_OFFSET                             (7)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI5_MASK                               (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI5_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI4_OFFSET                             (6)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI4_MASK                               (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI4_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI3_OFFSET                             (5)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI3_MASK                               (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI3_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI2_OFFSET                             (4)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI2_MASK                               (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI2_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI1_OFFSET                             (3)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI1_MASK                               (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI1_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI0_OFFSET                             (2)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI0_MASK                               (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_SMONPRIOSTATSHCPKTS_PRI0_OFFSET)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_DOT1DTPLEARNEDENTRYDISCARDSOF_FLG_OFFSET                    (0)
  #define RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_DOT1DTPLEARNEDENTRYDISCARDSOF_FLG_MASK                      (0x1 << RTL8328_SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_DOT1DTPLEARNEDENTRYDISCARDSOF_FLG_OFFSET)

#define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                           (0x640024)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0ETHERSTATSJABBERSOF_FLG_OFFSET                             (31)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0ETHERSTATSJABBERSOF_FLG_MASK                               (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0ETHERSTATSFRAGMENTSOF_FLG_OFFSET                           (30)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0ETHERSTATSFRAGMENTSOF_FLG_MASK                             (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0ETHERSTATSDROPEVENTSOF_FLG_OFFSET                          (29)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0ETHERSTATSDROPEVENTSOF_FLG_MASK                            (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                          (28)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3OUTPAUSEONFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                            (27)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3OUTPAUSEFRAMESOF_FLG_MASK                              (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3INPAUSEFRAMESOF_FLG_OFFSET                             (26)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3INPAUSEFRAMESOF_FLG_MASK                               (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                   (25)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                     (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                         (24)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSSYMBOLERRORSOF_FLG_MASK                           (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                        (23)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSFRAMETOOLONGSOF_FLG_MASK                          (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET            (21)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK              (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET                 (20)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                   (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET          (19)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET         (18)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK           (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET                (17)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                  (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSFCSERRORSOF_FLG_OFFSET                            (16)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSFCSERRORSOF_FLG_MASK                              (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                      (15)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSALIGNMENTERRORSOF_FLG_MASK                        (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                       (14)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                         (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET            (12)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK              (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IPINDSICARDSOF_FLG_OFFSET                                  (11)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IPINDSICARDSOF_FLG_MASK                                    (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IPINRECEIVESOF_FLG_OFFSET                                  (10)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IPINRECEIVESOF_FLG_MASK                                    (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFINDISCARDS_OFFSET                                        (9)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFINDISCARDS_MASK                                          (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFINDISCARDS_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFOUTDISCARDSOF_FLG_OFFSET                                 (8)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFOUTDISCARDSOF_FLG_MASK                                   (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINBROADCASTPKTSOF_FLG_OFFSET                           (7)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINBROADCASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINMULTICASTPKTSOF_FLG_OFFSET                           (6)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINMULTICASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINUCASTPKTSOF_FLG_OFFSET                               (5)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINUCASTPKTSOF_FLG_MASK                                 (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINOCTETSOF_FLG_OFFSET                                  (4)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINOCTETSOF_FLG_MASK                                    (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                          (3)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTBROADCASTPKTSOF_FLG_MASK                            (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                         (2)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTMULTICASTPKTS_OF_FLG_MASK                           (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTUCASTPKTSOF_FLG_OFFSET                              (1)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTUCASTPKTSOF_FLG_MASK                                (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTOCTETSOF_FLG_OFFSET                                 (0)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTOCTETSOF_FLG_MASK                                   (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG0_P0IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                           (0x640028)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                          (18)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOCTETS_TX_OF_FLG_MASK                            (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                          (17)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOCTETS_RX_OF_FLG_MASK                            (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                    (16)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET            (15)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET             (14)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET              (13)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET              (12)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET               (11)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK                 (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                    (10)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                   (9)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                     (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                    (8)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET            (7)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET             (6)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET              (5)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET              (4)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET               (3)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK                 (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                    (2)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                   (1)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                     (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSCOLLISIONSOF_FLG_OFFSET                          (0)
  #define RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSCOLLISIONSOF_FLG_MASK                            (0x1 << RTL8328_PORT0_MIBCOUNTER_OVERFLOW_FLAG1_P0ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                           (0x64002C)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1ETHERSTATSJABBERSOF_FLG_OFFSET                             (31)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1ETHERSTATSJABBERSOF_FLG_MASK                               (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1ETHERSTATSFRAGMENTSOF_FLG_OFFSET                           (30)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1ETHERSTATSFRAGMENTSOF_FLG_MASK                             (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1ETHERSTATSDROPEVENTSOF_FLG_OFFSET                          (29)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1ETHERSTATSDROPEVENTSOF_FLG_MASK                            (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                          (28)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3OUTPAUSEONFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                            (27)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3OUTPAUSEFRAMESOF_FLG_MASK                              (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3INPAUSEFRAMESOF_FLG_OFFSET                             (26)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3INPAUSEFRAMESOF_FLG_MASK                               (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                   (25)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                     (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                         (24)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSSYMBOLERRORSOF_FLG_MASK                           (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                        (23)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSFRAMETOOLONGSOF_FLG_MASK                          (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET            (21)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK              (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET                 (20)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                   (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET          (19)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET         (18)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK           (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET                (17)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                  (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSFCSERRORSOF_FLG_OFFSET                            (16)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSFCSERRORSOF_FLG_MASK                              (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                      (15)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSALIGNMENTERRORSOF_FLG_MASK                        (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                       (14)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                         (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET            (12)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK              (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IPINDSICARDSOF_FLG_OFFSET                                  (11)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IPINDSICARDSOF_FLG_MASK                                    (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IPINRECEIVESOF_FLG_OFFSET                                  (10)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IPINRECEIVESOF_FLG_MASK                                    (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFINDISCARDS_OFFSET                                        (9)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFINDISCARDS_MASK                                          (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFINDISCARDS_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFOUTDISCARDSOF_FLG_OFFSET                                 (8)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFOUTDISCARDSOF_FLG_MASK                                   (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINBROADCASTPKTSOF_FLG_OFFSET                           (7)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINBROADCASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINMULTICASTPKTSOF_FLG_OFFSET                           (6)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINMULTICASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINUCASTPKTSOF_FLG_OFFSET                               (5)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINUCASTPKTSOF_FLG_MASK                                 (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINOCTETSOF_FLG_OFFSET                                  (4)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINOCTETSOF_FLG_MASK                                    (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                          (3)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTBROADCASTPKTSOF_FLG_MASK                            (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                         (2)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTMULTICASTPKTS_OF_FLG_MASK                           (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTUCASTPKTSOF_FLG_OFFSET                              (1)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTUCASTPKTSOF_FLG_MASK                                (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTOCTETSOF_FLG_OFFSET                                 (0)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTOCTETSOF_FLG_MASK                                   (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG0_P1IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                           (0x640030)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                          (18)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOCTETS_TX_OF_FLG_MASK                            (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                          (17)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOCTETS_RX_OF_FLG_MASK                            (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                    (16)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET            (15)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET             (14)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET              (13)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET              (12)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET               (11)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK                 (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                    (10)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                   (9)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                     (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                    (8)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET            (7)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET             (6)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET              (5)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET              (4)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET               (3)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK                 (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                    (2)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                   (1)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                     (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSCOLLISIONSOF_FLG_OFFSET                          (0)
  #define RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSCOLLISIONSOF_FLG_MASK                            (0x1 << RTL8328_PORT1_MIBCOUNTER_OVERFLOW_FLAG1_P1ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                           (0x640034)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2ETHERSTATSJABBERSOF_FLG_OFFSET                             (31)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2ETHERSTATSJABBERSOF_FLG_MASK                               (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2ETHERSTATSFRAGMENTSOF_FLG_OFFSET                           (30)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2ETHERSTATSFRAGMENTSOF_FLG_MASK                             (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2ETHERSTATSDROPEVENTSOF_FLG_OFFSET                          (29)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2ETHERSTATSDROPEVENTSOF_FLG_MASK                            (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                          (28)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3OUTPAUSEONFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                            (27)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3OUTPAUSEFRAMESOF_FLG_MASK                              (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3INPAUSEFRAMESOF_FLG_OFFSET                             (26)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3INPAUSEFRAMESOF_FLG_MASK                               (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                   (25)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                     (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                         (24)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSSYMBOLERRORSOF_FLG_MASK                           (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                        (23)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSFRAMETOOLONGSOF_FLG_MASK                          (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET            (21)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK              (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET                 (20)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                   (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET          (19)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET         (18)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK           (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET                (17)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                  (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSFCSERRORSOF_FLG_OFFSET                            (16)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSFCSERRORSOF_FLG_MASK                              (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                      (15)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSALIGNMENTERRORSOF_FLG_MASK                        (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                       (14)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                         (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET            (12)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK              (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IPINDSICARDSOF_FLG_OFFSET                                  (11)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IPINDSICARDSOF_FLG_MASK                                    (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IPINRECEIVESOF_FLG_OFFSET                                  (10)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IPINRECEIVESOF_FLG_MASK                                    (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFINDISCARDS_OFFSET                                        (9)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFINDISCARDS_MASK                                          (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFINDISCARDS_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFOUTDISCARDSOF_FLG_OFFSET                                 (8)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFOUTDISCARDSOF_FLG_MASK                                   (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINBROADCASTPKTSOF_FLG_OFFSET                           (7)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINBROADCASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINMULTICASTPKTSOF_FLG_OFFSET                           (6)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINMULTICASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINUCASTPKTSOF_FLG_OFFSET                               (5)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINUCASTPKTSOF_FLG_MASK                                 (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINOCTETSOF_FLG_OFFSET                                  (4)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINOCTETSOF_FLG_MASK                                    (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                          (3)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTBROADCASTPKTSOF_FLG_MASK                            (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                         (2)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTMULTICASTPKTS_OF_FLG_MASK                           (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTUCASTPKTSOF_FLG_OFFSET                              (1)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTUCASTPKTSOF_FLG_MASK                                (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTOCTETSOF_FLG_OFFSET                                 (0)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTOCTETSOF_FLG_MASK                                   (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG0_P2IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                           (0x640038)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                          (18)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOCTETS_TX_OF_FLG_MASK                            (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                          (17)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOCTETS_RX_OF_FLG_MASK                            (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                    (16)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET            (15)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET             (14)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET              (13)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET              (12)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET               (11)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK                 (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                    (10)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                   (9)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                     (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                    (8)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET            (7)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET             (6)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET              (5)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET              (4)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET               (3)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK                 (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                    (2)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                   (1)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                     (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSCOLLISIONSOF_FLG_OFFSET                          (0)
  #define RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSCOLLISIONSOF_FLG_MASK                            (0x1 << RTL8328_PORT2_MIBCOUNTER_OVERFLOW_FLAG1_P2ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                           (0x64003C)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3ETHERSTATSJABBERSOF_FLG_OFFSET                             (31)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3ETHERSTATSJABBERSOF_FLG_MASK                               (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3ETHERSTATSFRAGMENTSOF_FLG_OFFSET                           (30)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3ETHERSTATSFRAGMENTSOF_FLG_MASK                             (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3ETHERSTATSDROPEVENTSOF_FLG_OFFSET                          (29)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3ETHERSTATSDROPEVENTSOF_FLG_MASK                            (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                          (28)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3OUTPAUSEONFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                            (27)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3OUTPAUSEFRAMESOF_FLG_MASK                              (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3INPAUSEFRAMESOF_FLG_OFFSET                             (26)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3INPAUSEFRAMESOF_FLG_MASK                               (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                   (25)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                     (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                         (24)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSSYMBOLERRORSOF_FLG_MASK                           (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                        (23)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSFRAMETOOLONGSOF_FLG_MASK                          (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET            (21)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK              (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET                 (20)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                   (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET          (19)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET         (18)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK           (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET                (17)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                  (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSFCSERRORSOF_FLG_OFFSET                            (16)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSFCSERRORSOF_FLG_MASK                              (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                      (15)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSALIGNMENTERRORSOF_FLG_MASK                        (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                       (14)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                         (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET            (12)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK              (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IPINDSICARDSOF_FLG_OFFSET                                  (11)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IPINDSICARDSOF_FLG_MASK                                    (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IPINRECEIVESOF_FLG_OFFSET                                  (10)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IPINRECEIVESOF_FLG_MASK                                    (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFINDISCARDS_OFFSET                                        (9)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFINDISCARDS_MASK                                          (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFINDISCARDS_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFOUTDISCARDSOF_FLG_OFFSET                                 (8)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFOUTDISCARDSOF_FLG_MASK                                   (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINBROADCASTPKTSOF_FLG_OFFSET                           (7)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINBROADCASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINMULTICASTPKTSOF_FLG_OFFSET                           (6)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINMULTICASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINUCASTPKTSOF_FLG_OFFSET                               (5)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINUCASTPKTSOF_FLG_MASK                                 (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINOCTETSOF_FLG_OFFSET                                  (4)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINOCTETSOF_FLG_MASK                                    (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                          (3)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTBROADCASTPKTSOF_FLG_MASK                            (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                         (2)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTMULTICASTPKTS_OF_FLG_MASK                           (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTUCASTPKTSOF_FLG_OFFSET                              (1)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTUCASTPKTSOF_FLG_MASK                                (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTOCTETSOF_FLG_OFFSET                                 (0)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTOCTETSOF_FLG_MASK                                   (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG0_P3IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                           (0x640040)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                          (18)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOCTETS_TX_OF_FLG_MASK                            (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                          (17)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOCTETS_RX_OF_FLG_MASK                            (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                    (16)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET            (15)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET             (14)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET              (13)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET              (12)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET               (11)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK                 (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                    (10)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                   (9)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                     (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                    (8)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET            (7)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET             (6)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET              (5)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET              (4)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET               (3)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK                 (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                    (2)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                   (1)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                     (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSCOLLISIONSOF_FLG_OFFSET                          (0)
  #define RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSCOLLISIONSOF_FLG_MASK                            (0x1 << RTL8328_PORT3_MIBCOUNTER_OVERFLOW_FLAG1_P3ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                           (0x640044)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4ETHERSTATSJABBERSOF_FLG_OFFSET                             (31)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4ETHERSTATSJABBERSOF_FLG_MASK                               (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4ETHERSTATSFRAGMENTSOF_FLG_OFFSET                           (30)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4ETHERSTATSFRAGMENTSOF_FLG_MASK                             (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4ETHERSTATSDROPEVENTSOF_FLG_OFFSET                          (29)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4ETHERSTATSDROPEVENTSOF_FLG_MASK                            (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                          (28)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3OUTPAUSEONFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                            (27)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3OUTPAUSEFRAMESOF_FLG_MASK                              (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3INPAUSEFRAMESOF_FLG_OFFSET                             (26)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3INPAUSEFRAMESOF_FLG_MASK                               (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                   (25)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                     (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                         (24)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSSYMBOLERRORSOF_FLG_MASK                           (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                        (23)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSFRAMETOOLONGSOF_FLG_MASK                          (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET            (21)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK              (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET                 (20)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                   (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET          (19)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET         (18)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK           (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET                (17)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                  (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSFCSERRORSOF_FLG_OFFSET                            (16)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSFCSERRORSOF_FLG_MASK                              (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                      (15)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSALIGNMENTERRORSOF_FLG_MASK                        (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                       (14)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                         (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET            (12)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK              (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IPINDSICARDSOF_FLG_OFFSET                                  (11)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IPINDSICARDSOF_FLG_MASK                                    (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IPINRECEIVESOF_FLG_OFFSET                                  (10)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IPINRECEIVESOF_FLG_MASK                                    (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFINDISCARDS_OFFSET                                        (9)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFINDISCARDS_MASK                                          (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFINDISCARDS_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFOUTDISCARDSOF_FLG_OFFSET                                 (8)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFOUTDISCARDSOF_FLG_MASK                                   (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINBROADCASTPKTSOF_FLG_OFFSET                           (7)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINBROADCASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINMULTICASTPKTSOF_FLG_OFFSET                           (6)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINMULTICASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINUCASTPKTSOF_FLG_OFFSET                               (5)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINUCASTPKTSOF_FLG_MASK                                 (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINOCTETSOF_FLG_OFFSET                                  (4)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINOCTETSOF_FLG_MASK                                    (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                          (3)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTBROADCASTPKTSOF_FLG_MASK                            (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                         (2)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTMULTICASTPKTS_OF_FLG_MASK                           (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTUCASTPKTSOF_FLG_OFFSET                              (1)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTUCASTPKTSOF_FLG_MASK                                (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTOCTETSOF_FLG_OFFSET                                 (0)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTOCTETSOF_FLG_MASK                                   (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG0_P4IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                           (0x640048)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                          (18)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOCTETS_TX_OF_FLG_MASK                            (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                          (17)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOCTETS_RX_OF_FLG_MASK                            (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                    (16)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET            (15)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET             (14)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET              (13)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET              (12)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET               (11)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK                 (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                    (10)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                   (9)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                     (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                    (8)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET            (7)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET             (6)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET              (5)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET              (4)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET               (3)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK                 (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                    (2)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                   (1)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                     (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSCOLLISIONSOF_FLG_OFFSET                          (0)
  #define RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSCOLLISIONSOF_FLG_MASK                            (0x1 << RTL8328_PORT4_MIBCOUNTER_OVERFLOW_FLAG1_P4ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                           (0x64004C)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5ETHERSTATSJABBERSOF_FLG_OFFSET                             (31)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5ETHERSTATSJABBERSOF_FLG_MASK                               (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5ETHERSTATSFRAGMENTSOF_FLG_OFFSET                           (30)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5ETHERSTATSFRAGMENTSOF_FLG_MASK                             (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5ETHERSTATSDROPEVENTSOF_FLG_OFFSET                          (29)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5ETHERSTATSDROPEVENTSOF_FLG_MASK                            (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                          (28)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3OUTPAUSEONFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                            (27)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3OUTPAUSEFRAMESOF_FLG_MASK                              (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3INPAUSEFRAMESOF_FLG_OFFSET                             (26)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3INPAUSEFRAMESOF_FLG_MASK                               (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                   (25)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                     (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                         (24)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSSYMBOLERRORSOF_FLG_MASK                           (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                        (23)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSFRAMETOOLONGSOF_FLG_MASK                          (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET            (21)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK              (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET                 (20)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                   (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET          (19)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET         (18)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK           (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET                (17)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                  (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSFCSERRORSOF_FLG_OFFSET                            (16)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSFCSERRORSOF_FLG_MASK                              (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                      (15)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSALIGNMENTERRORSOF_FLG_MASK                        (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                       (14)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                         (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET            (12)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK              (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IPINDSICARDSOF_FLG_OFFSET                                  (11)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IPINDSICARDSOF_FLG_MASK                                    (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IPINRECEIVESOF_FLG_OFFSET                                  (10)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IPINRECEIVESOF_FLG_MASK                                    (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFINDISCARDS_OFFSET                                        (9)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFINDISCARDS_MASK                                          (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFINDISCARDS_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFOUTDISCARDSOF_FLG_OFFSET                                 (8)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFOUTDISCARDSOF_FLG_MASK                                   (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINBROADCASTPKTSOF_FLG_OFFSET                           (7)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINBROADCASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINMULTICASTPKTSOF_FLG_OFFSET                           (6)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINMULTICASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINUCASTPKTSOF_FLG_OFFSET                               (5)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINUCASTPKTSOF_FLG_MASK                                 (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINOCTETSOF_FLG_OFFSET                                  (4)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINOCTETSOF_FLG_MASK                                    (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                          (3)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTBROADCASTPKTSOF_FLG_MASK                            (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                         (2)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTMULTICASTPKTS_OF_FLG_MASK                           (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTUCASTPKTSOF_FLG_OFFSET                              (1)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTUCASTPKTSOF_FLG_MASK                                (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTOCTETSOF_FLG_OFFSET                                 (0)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTOCTETSOF_FLG_MASK                                   (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG0_P5IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                           (0x640050)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                          (18)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOCTETS_TX_OF_FLG_MASK                            (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                          (17)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOCTETS_RX_OF_FLG_MASK                            (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                    (16)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET            (15)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET             (14)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET              (13)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET              (12)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET               (11)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK                 (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                    (10)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                   (9)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                     (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                    (8)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET            (7)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET             (6)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET              (5)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET              (4)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET               (3)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK                 (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                    (2)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                   (1)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                     (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSCOLLISIONSOF_FLG_OFFSET                          (0)
  #define RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSCOLLISIONSOF_FLG_MASK                            (0x1 << RTL8328_PORT5_MIBCOUNTER_OVERFLOW_FLAG1_P5ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                           (0x640054)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6ETHERSTATSJABBERSOF_FLG_OFFSET                             (31)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6ETHERSTATSJABBERSOF_FLG_MASK                               (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6ETHERSTATSFRAGMENTSOF_FLG_OFFSET                           (30)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6ETHERSTATSFRAGMENTSOF_FLG_MASK                             (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6ETHERSTATSDROPEVENTSOF_FLG_OFFSET                          (29)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6ETHERSTATSDROPEVENTSOF_FLG_MASK                            (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                          (28)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3OUTPAUSEONFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                            (27)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3OUTPAUSEFRAMESOF_FLG_MASK                              (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3INPAUSEFRAMESOF_FLG_OFFSET                             (26)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3INPAUSEFRAMESOF_FLG_MASK                               (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                   (25)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                     (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                         (24)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSSYMBOLERRORSOF_FLG_MASK                           (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                        (23)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSFRAMETOOLONGSOF_FLG_MASK                          (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET            (21)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK              (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET                 (20)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                   (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET          (19)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET         (18)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK           (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET                (17)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                  (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSFCSERRORSOF_FLG_OFFSET                            (16)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSFCSERRORSOF_FLG_MASK                              (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                      (15)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSALIGNMENTERRORSOF_FLG_MASK                        (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                       (14)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                         (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET            (12)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK              (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IPINDSICARDSOF_FLG_OFFSET                                  (11)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IPINDSICARDSOF_FLG_MASK                                    (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IPINRECEIVESOF_FLG_OFFSET                                  (10)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IPINRECEIVESOF_FLG_MASK                                    (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFINDISCARDS_OFFSET                                        (9)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFINDISCARDS_MASK                                          (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFINDISCARDS_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFOUTDISCARDSOF_FLG_OFFSET                                 (8)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFOUTDISCARDSOF_FLG_MASK                                   (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINBROADCASTPKTSOF_FLG_OFFSET                           (7)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINBROADCASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINMULTICASTPKTSOF_FLG_OFFSET                           (6)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINMULTICASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINUCASTPKTSOF_FLG_OFFSET                               (5)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINUCASTPKTSOF_FLG_MASK                                 (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINOCTETSOF_FLG_OFFSET                                  (4)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINOCTETSOF_FLG_MASK                                    (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                          (3)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTBROADCASTPKTSOF_FLG_MASK                            (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                         (2)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTMULTICASTPKTS_OF_FLG_MASK                           (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTUCASTPKTSOF_FLG_OFFSET                              (1)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTUCASTPKTSOF_FLG_MASK                                (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTOCTETSOF_FLG_OFFSET                                 (0)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTOCTETSOF_FLG_MASK                                   (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG0_P6IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                           (0x640058)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                          (18)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOCTETS_TX_OF_FLG_MASK                            (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                          (17)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOCTETS_RX_OF_FLG_MASK                            (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                    (16)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET            (15)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET             (14)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET              (13)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET              (12)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET               (11)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK                 (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                    (10)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                   (9)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                     (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                    (8)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET            (7)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET             (6)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET              (5)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET              (4)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET               (3)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK                 (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                    (2)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                   (1)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                     (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSCOLLISIONSOF_FLG_OFFSET                          (0)
  #define RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSCOLLISIONSOF_FLG_MASK                            (0x1 << RTL8328_PORT6_MIBCOUNTER_OVERFLOW_FLAG1_P6ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                           (0x64005C)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7ETHERSTATSJABBERSOF_FLG_OFFSET                             (31)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7ETHERSTATSJABBERSOF_FLG_MASK                               (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7ETHERSTATSFRAGMENTSOF_FLG_OFFSET                           (30)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7ETHERSTATSFRAGMENTSOF_FLG_MASK                             (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7ETHERSTATSDROPEVENTSOF_FLG_OFFSET                          (29)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7ETHERSTATSDROPEVENTSOF_FLG_MASK                            (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                          (28)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3OUTPAUSEONFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                            (27)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3OUTPAUSEFRAMESOF_FLG_MASK                              (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3INPAUSEFRAMESOF_FLG_OFFSET                             (26)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3INPAUSEFRAMESOF_FLG_MASK                               (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                   (25)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                     (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                         (24)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSSYMBOLERRORSOF_FLG_MASK                           (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                        (23)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSFRAMETOOLONGSOF_FLG_MASK                          (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET            (21)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK              (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET                 (20)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                   (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET          (19)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET         (18)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK           (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET                (17)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                  (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSFCSERRORSOF_FLG_OFFSET                            (16)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSFCSERRORSOF_FLG_MASK                              (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                      (15)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSALIGNMENTERRORSOF_FLG_MASK                        (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                       (14)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                         (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET            (12)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK              (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IPINDSICARDSOF_FLG_OFFSET                                  (11)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IPINDSICARDSOF_FLG_MASK                                    (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IPINRECEIVESOF_FLG_OFFSET                                  (10)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IPINRECEIVESOF_FLG_MASK                                    (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFINDISCARDS_OFFSET                                        (9)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFINDISCARDS_MASK                                          (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFINDISCARDS_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFOUTDISCARDSOF_FLG_OFFSET                                 (8)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFOUTDISCARDSOF_FLG_MASK                                   (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINBROADCASTPKTSOF_FLG_OFFSET                           (7)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINBROADCASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINMULTICASTPKTSOF_FLG_OFFSET                           (6)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINMULTICASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINUCASTPKTSOF_FLG_OFFSET                               (5)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINUCASTPKTSOF_FLG_MASK                                 (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINOCTETSOF_FLG_OFFSET                                  (4)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINOCTETSOF_FLG_MASK                                    (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                          (3)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTBROADCASTPKTSOF_FLG_MASK                            (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                         (2)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTMULTICASTPKTS_OF_FLG_MASK                           (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTUCASTPKTSOF_FLG_OFFSET                              (1)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTUCASTPKTSOF_FLG_MASK                                (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTOCTETSOF_FLG_OFFSET                                 (0)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTOCTETSOF_FLG_MASK                                   (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG0_P7IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                           (0x640060)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                          (18)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOCTETS_TX_OF_FLG_MASK                            (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                          (17)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOCTETS_RX_OF_FLG_MASK                            (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                    (16)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET            (15)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET             (14)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET              (13)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET              (12)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET               (11)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK                 (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                    (10)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                   (9)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                     (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                    (8)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET            (7)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET             (6)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET              (5)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET              (4)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET               (3)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK                 (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                    (2)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                   (1)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                     (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSCOLLISIONSOF_FLG_OFFSET                          (0)
  #define RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSCOLLISIONSOF_FLG_MASK                            (0x1 << RTL8328_PORT7_MIBCOUNTER_OVERFLOW_FLAG1_P7ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                           (0x640064)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8ETHERSTATSJABBERSOF_FLG_OFFSET                             (31)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8ETHERSTATSJABBERSOF_FLG_MASK                               (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8ETHERSTATSFRAGMENTSOF_FLG_OFFSET                           (30)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8ETHERSTATSFRAGMENTSOF_FLG_MASK                             (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8ETHERSTATSDROPEVENTSOF_FLG_OFFSET                          (29)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8ETHERSTATSDROPEVENTSOF_FLG_MASK                            (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                          (28)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3OUTPAUSEONFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                            (27)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3OUTPAUSEFRAMESOF_FLG_MASK                              (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3INPAUSEFRAMESOF_FLG_OFFSET                             (26)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3INPAUSEFRAMESOF_FLG_MASK                               (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                   (25)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                     (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                         (24)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSSYMBOLERRORSOF_FLG_MASK                           (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                        (23)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSFRAMETOOLONGSOF_FLG_MASK                          (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET            (21)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK              (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET                 (20)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                   (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET          (19)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET         (18)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK           (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET                (17)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                  (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSFCSERRORSOF_FLG_OFFSET                            (16)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSFCSERRORSOF_FLG_MASK                              (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                      (15)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSALIGNMENTERRORSOF_FLG_MASK                        (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                       (14)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                         (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET            (12)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK              (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IPINDSICARDSOF_FLG_OFFSET                                  (11)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IPINDSICARDSOF_FLG_MASK                                    (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IPINRECEIVESOF_FLG_OFFSET                                  (10)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IPINRECEIVESOF_FLG_MASK                                    (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFINDISCARDS_OFFSET                                        (9)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFINDISCARDS_MASK                                          (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFINDISCARDS_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFOUTDISCARDSOF_FLG_OFFSET                                 (8)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFOUTDISCARDSOF_FLG_MASK                                   (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINBROADCASTPKTSOF_FLG_OFFSET                           (7)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINBROADCASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINMULTICASTPKTSOF_FLG_OFFSET                           (6)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINMULTICASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINUCASTPKTSOF_FLG_OFFSET                               (5)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINUCASTPKTSOF_FLG_MASK                                 (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINOCTETSOF_FLG_OFFSET                                  (4)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINOCTETSOF_FLG_MASK                                    (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                          (3)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTBROADCASTPKTSOF_FLG_MASK                            (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                         (2)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTMULTICASTPKTS_OF_FLG_MASK                           (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTUCASTPKTSOF_FLG_OFFSET                              (1)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTUCASTPKTSOF_FLG_MASK                                (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTOCTETSOF_FLG_OFFSET                                 (0)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTOCTETSOF_FLG_MASK                                   (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG0_P8IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                           (0x640068)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                          (18)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOCTETS_TX_OF_FLG_MASK                            (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                          (17)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOCTETS_RX_OF_FLG_MASK                            (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                    (16)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET            (15)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET             (14)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET              (13)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET              (12)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET               (11)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK                 (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                    (10)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                   (9)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                     (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                    (8)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET            (7)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET             (6)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET              (5)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET              (4)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET               (3)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK                 (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                    (2)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                   (1)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                     (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSCOLLISIONSOF_FLG_OFFSET                          (0)
  #define RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSCOLLISIONSOF_FLG_MASK                            (0x1 << RTL8328_PORT8_MIBCOUNTER_OVERFLOW_FLAG1_P8ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                           (0x64006C)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9ETHERSTATSJABBERSOF_FLG_OFFSET                             (31)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9ETHERSTATSJABBERSOF_FLG_MASK                               (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9ETHERSTATSFRAGMENTSOF_FLG_OFFSET                           (30)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9ETHERSTATSFRAGMENTSOF_FLG_MASK                             (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9ETHERSTATSDROPEVENTSOF_FLG_OFFSET                          (29)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9ETHERSTATSDROPEVENTSOF_FLG_MASK                            (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                          (28)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3OUTPAUSEONFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                            (27)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3OUTPAUSEFRAMESOF_FLG_MASK                              (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3INPAUSEFRAMESOF_FLG_OFFSET                             (26)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3INPAUSEFRAMESOF_FLG_MASK                               (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                   (25)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                     (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                         (24)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSSYMBOLERRORSOF_FLG_MASK                           (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                        (23)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSFRAMETOOLONGSOF_FLG_MASK                          (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET            (21)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK              (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET                 (20)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                   (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET          (19)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET         (18)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK           (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET                (17)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                  (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSFCSERRORSOF_FLG_OFFSET                            (16)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSFCSERRORSOF_FLG_MASK                              (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                      (15)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSALIGNMENTERRORSOF_FLG_MASK                        (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                       (14)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                         (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET            (12)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK              (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IPINDSICARDSOF_FLG_OFFSET                                  (11)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IPINDSICARDSOF_FLG_MASK                                    (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IPINRECEIVESOF_FLG_OFFSET                                  (10)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IPINRECEIVESOF_FLG_MASK                                    (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFINDISCARDS_OFFSET                                        (9)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFINDISCARDS_MASK                                          (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFINDISCARDS_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFOUTDISCARDSOF_FLG_OFFSET                                 (8)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFOUTDISCARDSOF_FLG_MASK                                   (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINBROADCASTPKTSOF_FLG_OFFSET                           (7)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINBROADCASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINMULTICASTPKTSOF_FLG_OFFSET                           (6)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINMULTICASTPKTSOF_FLG_MASK                             (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINUCASTPKTSOF_FLG_OFFSET                               (5)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINUCASTPKTSOF_FLG_MASK                                 (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINOCTETSOF_FLG_OFFSET                                  (4)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINOCTETSOF_FLG_MASK                                    (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                          (3)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTBROADCASTPKTSOF_FLG_MASK                            (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                         (2)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTMULTICASTPKTS_OF_FLG_MASK                           (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTUCASTPKTSOF_FLG_OFFSET                              (1)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTUCASTPKTSOF_FLG_MASK                                (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTOCTETSOF_FLG_OFFSET                                 (0)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTOCTETSOF_FLG_MASK                                   (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG0_P9IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                           (0x640070)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                          (18)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOCTETS_TX_OF_FLG_MASK                            (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                          (17)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOCTETS_RX_OF_FLG_MASK                            (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                    (16)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET            (15)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET             (14)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET              (13)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET              (12)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK                (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET               (11)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK                 (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                    (10)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                      (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                   (9)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                     (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                    (8)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET            (7)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET             (6)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET              (5)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET              (4)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK                (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET               (3)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK                 (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                    (2)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                      (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                   (1)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                     (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSCOLLISIONSOF_FLG_OFFSET                          (0)
  #define RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSCOLLISIONSOF_FLG_MASK                            (0x1 << RTL8328_PORT9_MIBCOUNTER_OVERFLOW_FLAG1_P9ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x640074)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFINDISCARDS_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG0_P10IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x640078)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT10_MIBCOUNTER_OVERFLOW_FLAG1_P10ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x64007C)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFINDISCARDS_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG0_P11IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x640080)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT11_MIBCOUNTER_OVERFLOW_FLAG1_P11ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x640084)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFINDISCARDS_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG0_P12IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x640088)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT12_MIBCOUNTER_OVERFLOW_FLAG1_P12ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x64008C)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFINDISCARDS_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG0_P13IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x640090)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT13_MIBCOUNTER_OVERFLOW_FLAG1_P13ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x640094)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFINDISCARDS_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG0_P14IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x640098)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT14_MIBCOUNTER_OVERFLOW_FLAG1_P14ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x64009C)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFINDISCARDS_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG0_P15IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400A0)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT15_MIBCOUNTER_OVERFLOW_FLAG1_P15ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400A4)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFINDISCARDS_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG0_P16IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400A8)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT16_MIBCOUNTER_OVERFLOW_FLAG1_P16ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400AC)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFINDISCARDS_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG0_P17IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400B0)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT17_MIBCOUNTER_OVERFLOW_FLAG1_P17ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400B4)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFINDISCARDS_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG0_P18IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400B8)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT18_MIBCOUNTER_OVERFLOW_FLAG1_P18ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400BC)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFINDISCARDS_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG0_P19IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400C0)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT19_MIBCOUNTER_OVERFLOW_FLAG1_P19ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400C4)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFINDISCARDS_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG0_P20IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400C8)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT20_MIBCOUNTER_OVERFLOW_FLAG1_P20ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400CC)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFINDISCARDS_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG0_P21IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400D0)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT21_MIBCOUNTER_OVERFLOW_FLAG1_P21ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400D4)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFINDISCARDS_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG0_P22IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400D8)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT22_MIBCOUNTER_OVERFLOW_FLAG1_P22ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400DC)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFINDISCARDS_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG0_P23IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400E0)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT23_MIBCOUNTER_OVERFLOW_FLAG1_P23ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400E4)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFINDISCARDS_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG0_P24IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400E8)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT24_MIBCOUNTER_OVERFLOW_FLAG1_P24ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400EC)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFINDISCARDS_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG0_P25IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400F0)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT25_MIBCOUNTER_OVERFLOW_FLAG1_P25ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400F4)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFINDISCARDS_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG0_P26IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x6400F8)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT26_MIBCOUNTER_OVERFLOW_FLAG1_P26ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x6400FC)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFINDISCARDS_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG0_P27IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x640100)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT27_MIBCOUNTER_OVERFLOW_FLAG1_P27ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_ADDR                                                          (0x640104)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28ETHERSTATSJABBERSOF_FLG_OFFSET                           (31)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28ETHERSTATSJABBERSOF_FLG_MASK                             (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28ETHERSTATSJABBERSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28ETHERSTATSFRAGMENTSOF_FLG_OFFSET                         (30)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28ETHERSTATSFRAGMENTSOF_FLG_MASK                           (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28ETHERSTATSFRAGMENTSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28ETHERSTATSDROPEVENTSOF_FLG_OFFSET                        (29)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28ETHERSTATSDROPEVENTSOF_FLG_MASK                          (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28ETHERSTATSDROPEVENTSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET                        (28)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3OUTPAUSEONFRAMESOF_FLG_MASK                          (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3OUTPAUSEONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3OUTPAUSEFRAMESOF_FLG_OFFSET                          (27)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3OUTPAUSEFRAMESOF_FLG_MASK                            (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3OUTPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3INPAUSEFRAMESOF_FLG_OFFSET                           (26)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3INPAUSEFRAMESOF_FLG_MASK                             (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3INPAUSEFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET                 (25)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3CONTROLINUNKNOWNOPCODESOF_FLG_MASK                   (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3CONTROLINUNKNOWNOPCODESOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSSYMBOLERRORSOF_FLG_OFFSET                       (24)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSSYMBOLERRORSOF_FLG_MASK                         (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSSYMBOLERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET                      (23)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSFRAMETOOLONGSOF_FLG_MASK                        (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSFRAMETOOLONGSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET          (21)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_MASK            (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET               (20)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSLATECOLLISIONSOCTETSOF_FLG_MASK                 (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSLATECOLLISIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET        (19)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_MASK          (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET       (18)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_MASK         (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET              (17)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_MASK                (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSSINGLECOLLISIONFRAMESOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSFCSERRORSOF_FLG_OFFSET                          (16)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSFCSERRORSOF_FLG_MASK                            (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSFCSERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET                    (15)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSALIGNMENTERRORSOF_FLG_MASK                      (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT3STATSALIGNMENTERRORSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET                     (14)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT1DTPHCPORTINDISCARDSOF_FLG_MASK                       (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT1DTPHCPORTINDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET          (12)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_MASK            (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28DOT1DBASEPORTDELAYEXCEEDEDDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IPINDSICARDSOF_FLG_OFFSET                                (11)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IPINDSICARDSOF_FLG_MASK                                  (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IPINDSICARDSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IPINRECEIVESOF_FLG_OFFSET                                (10)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IPINRECEIVESOF_FLG_MASK                                  (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IPINRECEIVESOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFINDISCARDS_OFFSET                                      (9)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFINDISCARDS_MASK                                        (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFINDISCARDS_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFOUTDISCARDSOF_FLG_OFFSET                               (8)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFOUTDISCARDSOF_FLG_MASK                                 (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFOUTDISCARDSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINBROADCASTPKTSOF_FLG_OFFSET                         (7)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINBROADCASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINMULTICASTPKTSOF_FLG_OFFSET                         (6)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINMULTICASTPKTSOF_FLG_MASK                           (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINMULTICASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINUCASTPKTSOF_FLG_OFFSET                             (5)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINUCASTPKTSOF_FLG_MASK                               (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINOCTETSOF_FLG_OFFSET                                (4)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINOCTETSOF_FLG_MASK                                  (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCINOCTETSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTBROADCASTPKTSOF_FLG_OFFSET                        (3)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTBROADCASTPKTSOF_FLG_MASK                          (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTBROADCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET                       (2)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTMULTICASTPKTS_OF_FLG_MASK                         (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTMULTICASTPKTS_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTUCASTPKTSOF_FLG_OFFSET                            (1)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTUCASTPKTSOF_FLG_MASK                              (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTUCASTPKTSOF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTOCTETSOF_FLG_OFFSET                               (0)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTOCTETSOF_FLG_MASK                                 (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG0_P28IFHCOUTOCTETSOF_FLG_OFFSET)

#define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_ADDR                                                          (0x640108)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOCTETS_TX_OF_FLG_OFFSET                        (18)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOCTETS_TX_OF_FLG_MASK                          (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOCTETS_RX_OF_FLG_OFFSET                        (17)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOCTETS_RX_OF_FLG_MASK                          (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET                  (16)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOVERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET          (15)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_MASK            (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS1024TO1518OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET           (14)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_MASK             (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS512TO1023OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET            (13)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS256TO511OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET            (12)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_MASK              (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS128TO255OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET             (11)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_MASK               (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS65TO127OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET                  (10)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS64OCTETS_TX_OF_FLG_MASK                    (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS64OCTETS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET                 (9)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_MASK                   (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSUNDERSIZEPKTS_TX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET                  (8)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSOVERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET          (7)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_MASK            (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS1024TO1518OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET           (6)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_MASK             (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS512TO1023OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET            (5)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS256TO511OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET            (4)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_MASK              (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS128TO255OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET             (3)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_MASK               (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS65TO127OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET                  (2)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS64OCTETS_RX_OF_FLG_MASK                    (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSPKTS64OCTETS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET                 (1)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_MASK                   (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSUNDERSIZEPKTS_RX_OF_FLG_OFFSET)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSCOLLISIONSOF_FLG_OFFSET                        (0)
  #define RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSCOLLISIONSOF_FLG_MASK                          (0x1 << RTL8328_PORT28_MIBCOUNTER_OVERFLOW_FLAG1_P28ETHERSTATSCOLLISIONSOF_FLG_OFFSET)

#define RTL8328_TEST_MODE_TRIGGER_ADDR                                                                         (0x64010C)
  #define RTL8328_TEST_MODE_TRIGGER_TRIGGER_OFFSET                                                             (31)
  #define RTL8328_TEST_MODE_TRIGGER_TRIGGER_MASK                                                               (0x1 << RTL8328_TEST_MODE_TRIGGER_TRIGGER_OFFSET)
  #define RTL8328_TEST_MODE_TRIGGER_OP_TYPE_OFFSET                                                             (30)
  #define RTL8328_TEST_MODE_TRIGGER_OP_TYPE_MASK                                                               (0x1 << RTL8328_TEST_MODE_TRIGGER_OP_TYPE_OFFSET)
  #define RTL8328_TEST_MODE_TRIGGER_ADDRESS_OFFSET                                                             (0)
  #define RTL8328_TEST_MODE_TRIGGER_ADDRESS_MASK                                                               (0xFFFF << RTL8328_TEST_MODE_TRIGGER_ADDRESS_OFFSET)

#define RTL8328_TEST_MODE_WRITE_DATA0_ADDR                                                                     (0x640110)
  #define RTL8328_TEST_MODE_WRITE_DATA0_TMWDR0_OFFSET                                                          (0)
  #define RTL8328_TEST_MODE_WRITE_DATA0_TMWDR0_MASK                                                            (0xFFFFFFFF << RTL8328_TEST_MODE_WRITE_DATA0_TMWDR0_OFFSET)

#define RTL8328_TEST_MODE_WRITE_DATA1_ADDR                                                                     (0x640114)
  #define RTL8328_TEST_MODE_WRITE_DATA1_TMWDR1_OFFSET                                                          (0)
  #define RTL8328_TEST_MODE_WRITE_DATA1_TMWDR1_MASK                                                            (0xFFFFFFFF << RTL8328_TEST_MODE_WRITE_DATA1_TMWDR1_OFFSET)

#define RTL8328_TEST_MODE_READ_DATA0_ADDR                                                                      (0x640118)
  #define RTL8328_TEST_MODE_READ_DATA0_TMRDR0_OFFSET                                                           (0)
  #define RTL8328_TEST_MODE_READ_DATA0_TMRDR0_MASK                                                             (0xFFFFFFFF << RTL8328_TEST_MODE_READ_DATA0_TMRDR0_OFFSET)

#define RTL8328_TEST_MODE_READ_DATA1_ADDR                                                                      (0x64011C)
  #define RTL8328_TEST_MODE_READ_DATA1_TMRDR1_OFFSET                                                           (0)
  #define RTL8328_TEST_MODE_READ_DATA1_TMRDR1_MASK                                                             (0xFFFFFFFF << RTL8328_TEST_MODE_READ_DATA1_TMRDR1_OFFSET)


/*
 * Feature: Interrupt 
 */
#define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_ADDR                                                           (0x660000)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_SLP_DET_IE_OFFSET                                     (10)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_SLP_DET_IE_MASK                                       (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_SLP_DET_IE_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_MIB_CNT_OVERFLOW_IE_OFFSET                            (9)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_MIB_CNT_OVERFLOW_IE_MASK                              (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_MIB_CNT_OVERFLOW_IE_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_UDLD_IE_OFFSET                                        (8)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_UDLD_IE_MASK                                          (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_UDLD_IE_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_LINK_STA_CHANGE_IE_OFFSET                             (5)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_LINK_STA_CHANGE_IE_MASK                               (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_LINK_STA_CHANGE_IE_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_PACKET_DROP_IE_OFFSET                                 (4)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_PACKET_DROP_IE_MASK                                   (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_PACKET_DROP_IE_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_PORT_SALRN_CONSTRAIN_IE_OFFSET                        (3)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_PORT_SALRN_CONSTRAIN_IE_MASK                          (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_PORT_SALRN_CONSTRAIN_IE_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_FID_SALRN_CONSTRAIN_IE_OFFSET                         (2)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_FID_SALRN_CONSTRAIN_IE_MASK                           (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_FID_SALRN_CONSTRAIN_IE_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_SERDES_IE_OFFSET                                      (1)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_SERDES_IE_MASK                                        (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_GLOBAL_SERDES_IE_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_SWITCH_IE_OFFSET                                             (0)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_SWITCH_IE_MASK                                               (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_CONTROL_SWITCH_IE_OFFSET)

#define RTL8328_UDLD_INTERRUPT_CONTROL_ADDR                                                                    (0x660004)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE27_OFFSET                                                      (27)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE27_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE27_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE26_OFFSET                                                      (26)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE26_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE26_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE25_OFFSET                                                      (25)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE25_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE25_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE24_OFFSET                                                      (24)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE24_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE24_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE23_OFFSET                                                      (23)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE23_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE23_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE22_OFFSET                                                      (22)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE22_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE22_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE21_OFFSET                                                      (21)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE21_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE21_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE20_OFFSET                                                      (20)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE20_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE20_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE19_OFFSET                                                      (19)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE19_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE19_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE18_OFFSET                                                      (18)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE18_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE18_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE17_OFFSET                                                      (17)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE17_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE17_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE16_OFFSET                                                      (16)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE16_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE16_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE15_OFFSET                                                      (15)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE15_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE15_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE14_OFFSET                                                      (14)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE14_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE14_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE13_OFFSET                                                      (13)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE13_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE13_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE12_OFFSET                                                      (12)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE12_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE12_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE11_OFFSET                                                      (11)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE11_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE11_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE10_OFFSET                                                      (10)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE10_MASK                                                        (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE10_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE9_OFFSET                                                       (9)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE9_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE9_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE8_OFFSET                                                       (8)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE8_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE8_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE7_OFFSET                                                       (7)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE7_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE7_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE6_OFFSET                                                       (6)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE6_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE6_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE5_OFFSET                                                       (5)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE5_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE5_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE4_OFFSET                                                       (4)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE4_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE4_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE3_OFFSET                                                       (3)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE3_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE3_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE2_OFFSET                                                       (2)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE2_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE2_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE1_OFFSET                                                       (1)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE1_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE1_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE0_OFFSET                                                       (0)
  #define RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE0_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_CONTROL_UDLD_IE0_OFFSET)

#define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_ADDR                                                    (0x660008)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE28_OFFSET                           (28)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE28_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE28_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE27_OFFSET                           (27)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE27_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE27_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE26_OFFSET                           (26)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE26_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE26_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE25_OFFSET                           (25)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE25_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE25_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE24_OFFSET                           (24)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE24_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE24_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE23_OFFSET                           (23)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE23_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE23_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE22_OFFSET                           (22)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE22_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE22_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE21_OFFSET                           (21)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE21_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE21_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE20_OFFSET                           (20)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE20_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE20_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE19_OFFSET                           (19)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE19_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE19_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE18_OFFSET                           (18)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE18_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE18_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE17_OFFSET                           (17)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE17_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE17_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE16_OFFSET                           (16)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE16_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE16_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE15_OFFSET                           (15)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE15_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE15_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE14_OFFSET                           (14)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE14_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE14_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE13_OFFSET                           (13)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE13_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE13_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE12_OFFSET                           (12)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE12_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE12_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE11_OFFSET                           (11)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE11_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE11_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE10_OFFSET                           (10)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE10_MASK                             (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE10_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE9_OFFSET                            (9)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE9_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE9_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE8_OFFSET                            (8)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE8_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE8_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE7_OFFSET                            (7)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE7_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE7_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE6_OFFSET                            (6)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE6_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE6_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE5_OFFSET                            (5)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE5_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE5_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE4_OFFSET                            (4)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE4_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE4_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE3_OFFSET                            (3)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE3_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE3_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE2_OFFSET                            (2)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE2_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE2_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE1_OFFSET                            (1)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE1_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE1_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE0_OFFSET                            (0)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE0_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_LINK_STA_CHANGE_IE0_OFFSET)

#define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ADDR                                                            (0x66000C)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_TRAFFIC_ISOLATION_DROP_IE_OFFSET                              (31)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_TRAFFIC_ISOLATION_DROP_IE_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_TRAFFIC_ISOLATION_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_SPAN_TREE_EGRESS_FILTER_DROP_IE_OFFSET                        (30)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_SPAN_TREE_EGRESS_FILTER_DROP_IE_MASK                          (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_SPAN_TREE_EGRESS_FILTER_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_LOOP_DETEC_EGRESS_DROP_IE_OFFSET                              (29)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_LOOP_DETEC_EGRESS_DROP_IE_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_LOOP_DETEC_EGRESS_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_EGRESS_DROP_IE_OFFSET                                    (28)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_EGRESS_DROP_IE_MASK                                      (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_EGRESS_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MAC_DOT1X_EGRESS_DROP_IE_OFFSET                               (27)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MAC_DOT1X_EGRESS_DROP_IE_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MAC_DOT1X_EGRESS_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_DOT1X_EGRESS_DROP_IE_OFFSET                              (26)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_DOT1X_EGRESS_DROP_IE_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_DOT1X_EGRESS_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ROUTE_L2_ENTRY_INVALID_DROP_IE_OFFSET                         (25)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ROUTE_L2_ENTRY_INVALID_DROP_IE_MASK                           (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ROUTE_L2_ENTRY_INVALID_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L3_MULTICAST_LOOKUP_MISS_DROP_IE_OFFSET                       (24)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L3_MULTICAST_LOOKUP_MISS_DROP_IE_MASK                         (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L3_MULTICAST_LOOKUP_MISS_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L2_BROADCAST_LOOKUP_MISS_DROP_IE_OFFSET                       (23)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L2_BROADCAST_LOOKUP_MISS_DROP_IE_MASK                         (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L2_BROADCAST_LOOKUP_MISS_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L2_MULTICAST_LOOKUP_MISS_DROP_IE_OFFSET                       (22)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L2_MULTICAST_LOOKUP_MISS_DROP_IE_MASK                         (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L2_MULTICAST_LOOKUP_MISS_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L2_UNICAST_LOOKUP_MISS_DECISION_DROP_IE_OFFSET                (21)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L2_UNICAST_LOOKUP_MISS_DECISION_DROP_IE_MASK                  (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_L2_UNICAST_LOOKUP_MISS_DECISION_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ROUTE_MULTICAST_TTL2_DROP_IE_OFFSET                           (20)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ROUTE_MULTICAST_TTL2_DROP_IE_MASK                             (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ROUTE_MULTICAST_TTL2_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ROUTE_UNICAST_TTL2_DROP_IE_OFFSET                             (19)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ROUTE_UNICAST_TTL2_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ROUTE_UNICAST_TTL2_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MULTICAST_WRONG_MAPPING_DROP_IE_OFFSET                        (18)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MULTICAST_WRONG_MAPPING_DROP_IE_MASK                          (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MULTICAST_WRONG_MAPPING_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MULTICAST_DMAC_EQ_SWITCHMAC_DROP_IE_OFFSET                    (17)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MULTICAST_DMAC_EQ_SWITCHMAC_DROP_IE_MASK                      (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MULTICAST_DMAC_EQ_SWITCHMAC_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_MOVE_DECISION_DROP_IE_OFFSET                             (16)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_MOVE_DECISION_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_MOVE_DECISION_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_NEW_SMAC_DECISION_DROP_IE_OFFSET                              (15)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_NEW_SMAC_DECISION_DROP_IE_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_NEW_SMAC_DECISION_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_MAC_CONSTRAIN_DROP_IE_OFFSET                             (14)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_MAC_CONSTRAIN_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_MAC_CONSTRAIN_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_MAC_CONSTRAIN_DROP_IE_OFFSET                             (13)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_MAC_CONSTRAIN_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_MAC_CONSTRAIN_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_DMAC_BLOCKING_DROP_IE_OFFSET                                  (12)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_DMAC_BLOCKING_DROP_IE_MASK                                    (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_DMAC_BLOCKING_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_SMAC_BLOCKING_DROP_IE_OFFSET                                  (11)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_SMAC_BLOCKING_DROP_IE_MASK                                    (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_SMAC_BLOCKING_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_INVALID_SMAC_DROP_IE_OFFSET                                   (10)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_INVALID_SMAC_DROP_IE_MASK                                     (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_INVALID_SMAC_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MAC_DOT1X_INGRESS_DROP_IE_OFFSET                              (9)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MAC_DOT1X_INGRESS_DROP_IE_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_MAC_DOT1X_INGRESS_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_DOT1X_INGRESS_DROP_IE_OFFSET                             (8)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_DOT1X_INGRESS_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_PORT_DOT1X_INGRESS_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_SPAN_TREE_INGRESS_DROP_IE_OFFSET                              (7)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_SPAN_TREE_INGRESS_DROP_IE_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_SPAN_TREE_INGRESS_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_LOOP_DETEC_INGRESS_DROP_IE_OFFSET                             (6)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_LOOP_DETEC_INGRESS_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_LOOP_DETEC_INGRESS_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_RESERVED_MULTIADDR_DROP_IE_OFFSET                             (5)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_RESERVED_MULTIADDR_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_RESERVED_MULTIADDR_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_NL_RRCP_DROP_IE_OFFSET                                        (4)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_NL_RRCP_DROP_IE_MASK                                          (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_NL_RRCP_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_INVALID_RRCP_DROP_IE_OFFSET                                   (3)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_INVALID_RRCP_DROP_IE_MASK                                     (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_INVALID_RRCP_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_INGRESS_FILTER_DROP_IE_OFFSET                            (2)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_INGRESS_FILTER_DROP_IE_MASK                              (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_INGRESS_FILTER_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ACL_LOOKUP_ALE_DROP_IE_OFFSET                                 (1)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ACL_LOOKUP_ALE_DROP_IE_MASK                                   (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_ACL_LOOKUP_ALE_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_TAG_ACCEPT_DROP_IE_OFFSET                                (0)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_TAG_ACCEPT_DROP_IE_MASK                                  (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL0_VLAN_TAG_ACCEPT_DROP_IE_OFFSET)

#define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ADDR                                                            (0x660010)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_CFM_DROP_IE_OFFSET                                            (31)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_CFM_DROP_IE_MASK                                              (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_CFM_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_EGRESS_MIRROR_DROP_IE_OFFSET                                  (30)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_EGRESS_MIRROR_DROP_IE_MASK                                    (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_EGRESS_MIRROR_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_RX_SYMBOL_ERROR_DROP_IE_OFFSET                                (29)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_RX_SYMBOL_ERROR_DROP_IE_MASK                                  (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_RX_SYMBOL_ERROR_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_FLOW_CTL_RX_DROP_IE_OFFSET                                    (28)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_FLOW_CTL_RX_DROP_IE_MASK                                      (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_FLOW_CTL_RX_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ALE_BANDWIDTH_RX_DROP_IE_OFFSET                               (27)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ALE_BANDWIDTH_RX_DROP_IE_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ALE_BANDWIDTH_RX_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_TOCPU_MAXLEN_DROP_IE_OFFSET                                   (26)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_TOCPU_MAXLEN_DROP_IE_MASK                                     (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_TOCPU_MAXLEN_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_LOOKUP_MISS_TX_DROP_IE_OFFSET                             (25)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_LOOKUP_MISS_TX_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_LOOKUP_MISS_TX_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_LOOKUP_TX_DROP_IE_OFFSET                                  (24)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_LOOKUP_TX_DROP_IE_MASK                                    (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_LOOKUP_TX_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_CONCERN_FIELD_ERROR_TX_DROP_IE_OFFSET                     (23)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_CONCERN_FIELD_ERROR_TX_DROP_IE_MASK                       (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_CONCERN_FIELD_ERROR_TX_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_TX_QUEUE_AGING_OUT_DROP_IE_OFFSET                             (22)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_TX_QUEUE_AGING_OUT_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_TX_QUEUE_AGING_OUT_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ATTACK_PREVENTION_DROP_IE_OFFSET                              (21)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ATTACK_PREVENTION_DROP_IE_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ATTACK_PREVENTION_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_PORT_RSLD_DECISION_DROP_IE_OFFSET                             (19)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_PORT_RSLD_DECISION_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_PORT_RSLD_DECISION_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_L4_CHECKSUM_ERROR_DROP_IE_OFFSET                              (18)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_L4_CHECKSUM_ERROR_DROP_IE_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_L4_CHECKSUM_ERROR_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_L3_CHECKSUM_ERROR_DROP_IE_OFFSET                              (17)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_L3_CHECKSUM_ERROR_DROP_IE_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_L3_CHECKSUM_ERROR_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_INGRESS_BANDWIDTH_DROP_IE_OFFSET                              (16)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_INGRESS_BANDWIDTH_DROP_IE_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_INGRESS_BANDWIDTH_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_CRC_DROP_IE_OFFSET                                            (15)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_CRC_DROP_IE_MASK                                              (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_CRC_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_MINLEN_DROP_IE_OFFSET                                         (14)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_MINLEN_DROP_IE_MASK                                           (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_MINLEN_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_MAXLEN_DROP_IE_OFFSET                                         (13)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_MAXLEN_DROP_IE_MASK                                           (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_MAXLEN_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_RRCP_ECHO_DECISION_DROP_IE_OFFSET                             (12)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_RRCP_ECHO_DECISION_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_RRCP_ECHO_DECISION_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_OAM_DECISION_DROP_IE_OFFSET                                   (11)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_OAM_DECISION_DROP_IE_MASK                                     (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_OAM_DECISION_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_WRED_WTD_DROP_IE_OFFSET                                       (10)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_WRED_WTD_DROP_IE_MASK                                         (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_WRED_WTD_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ASSIGN_ZERO_DEST_PORT_MASK_DROP_IE_OFFSET                     (9)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ASSIGN_ZERO_DEST_PORT_MASK_DROP_IE_MASK                       (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ASSIGN_ZERO_DEST_PORT_MASK_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_SOURCE_PORT_FILTER_DROP_IE_OFFSET                             (8)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_SOURCE_PORT_FILTER_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_SOURCE_PORT_FILTER_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_GUESTVLAN_ROUTE_DROP_IE_OFFSET                                (7)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_GUESTVLAN_ROUTE_DROP_IE_MASK                                  (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_GUESTVLAN_ROUTE_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_OAM_MULTIPLEXER_DECISION_DROP_IE_OFFSET                       (6)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_OAM_MULTIPLEXER_DECISION_DROP_IE_MASK                         (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_OAM_MULTIPLEXER_DECISION_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_DEST_PORT_LINKDOWN_DROP_IE_OFFSET                             (5)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_DEST_PORT_LINKDOWN_DROP_IE_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_DEST_PORT_LINKDOWN_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_LOOKUP_MISS_ALE_DROP_IE_OFFSET                            (4)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_LOOKUP_MISS_ALE_DROP_IE_MASK                              (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_LOOKUP_MISS_ALE_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_FLOW_CTL_ALE_DROP_IE_OFFSET                                   (3)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_FLOW_CTL_ALE_DROP_IE_MASK                                     (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_FLOW_CTL_ALE_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_DP_EQ_3_DROP_IE_OFFSET                                        (2)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_DP_EQ_3_DROP_IE_MASK                                          (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_DP_EQ_3_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_CONCERN_FIELD_ERROR_ALE_DROP_IE_OFFSET                    (1)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_CONCERN_FIELD_ERROR_ALE_DROP_IE_MASK                      (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_ACL_CONCERN_FIELD_ERROR_ALE_DROP_IE_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_TRAFFIC_STORM_FILTER_DROP_IE_OFFSET                           (0)
  #define RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_TRAFFIC_STORM_FILTER_DROP_IE_MASK                             (0x1 << RTL8328_PACKET_DROP_INTERRUPT_CONTROL1_TRAFFIC_STORM_FILTER_DROP_IE_OFFSET)

#define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_ADDR                                          (0x660014)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE28_OFFSET            (28)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE28_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE28_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE27_OFFSET            (27)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE27_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE27_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE26_OFFSET            (26)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE26_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE26_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE25_OFFSET            (25)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE25_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE25_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE24_OFFSET            (24)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE24_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE24_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE23_OFFSET            (23)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE23_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE23_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE22_OFFSET            (22)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE22_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE22_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE21_OFFSET            (21)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE21_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE21_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE20_OFFSET            (20)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE20_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE20_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE19_OFFSET            (19)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE19_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE19_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE18_OFFSET            (18)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE18_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE18_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE17_OFFSET            (17)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE17_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE17_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE16_OFFSET            (16)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE16_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE16_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE15_OFFSET            (15)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE15_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE15_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE14_OFFSET            (14)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE14_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE14_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE13_OFFSET            (13)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE13_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE13_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE12_OFFSET            (12)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE12_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE12_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE11_OFFSET            (11)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE11_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE11_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE10_OFFSET            (10)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE10_MASK              (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE10_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE9_OFFSET             (9)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE9_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE9_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE8_OFFSET             (8)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE8_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE8_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE7_OFFSET             (7)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE7_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE7_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE6_OFFSET             (6)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE6_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE6_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE5_OFFSET             (5)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE5_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE5_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE4_OFFSET             (4)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE4_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE4_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE3_OFFSET             (3)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE3_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE3_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE2_OFFSET             (2)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE2_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE2_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE1_OFFSET             (1)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE1_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE1_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE0_OFFSET             (0)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE0_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_PORT_SALRN_CONSTRAIN_IE0_OFFSET)

#define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_ADDR                                           (0x660018)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE31_OFFSET              (31)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE31_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE31_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE30_OFFSET              (30)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE30_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE30_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE29_OFFSET              (29)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE29_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE29_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE28_OFFSET              (28)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE28_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE28_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE27_OFFSET              (27)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE27_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE27_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE26_OFFSET              (26)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE26_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE26_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE25_OFFSET              (25)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE25_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE25_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE24_OFFSET              (24)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE24_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE24_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE23_OFFSET              (23)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE23_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE23_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE22_OFFSET              (22)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE22_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE22_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE21_OFFSET              (21)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE21_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE21_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE20_OFFSET              (20)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE20_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE20_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE19_OFFSET              (19)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE19_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE19_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE18_OFFSET              (18)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE18_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE18_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE17_OFFSET              (17)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE17_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE17_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE16_OFFSET              (16)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE16_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE16_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE15_OFFSET              (15)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE15_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE15_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE14_OFFSET              (14)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE14_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE14_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE13_OFFSET              (13)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE13_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE13_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE12_OFFSET              (12)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE12_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE12_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE11_OFFSET              (11)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE11_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE11_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE10_OFFSET              (10)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE10_MASK                (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE10_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE9_OFFSET               (9)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE9_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE9_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE8_OFFSET               (8)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE8_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE8_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE7_OFFSET               (7)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE7_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE7_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE6_OFFSET               (6)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE6_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE6_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE5_OFFSET               (5)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE5_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE5_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE4_OFFSET               (4)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE4_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE4_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE3_OFFSET               (3)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE3_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE3_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE2_OFFSET               (2)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE2_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE2_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE1_OFFSET               (1)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE1_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE1_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE0_OFFSET               (0)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE0_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FID_SALRN_CONSTRAIN_IE0_OFFSET)

#define RTL8328_SERDES_INTERRUPT_CONTROL_ADDR                                                                  (0x66001C)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOS_S2_IE_OFFSET                                                    (26)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOS_S2_IE_MASK                                                      (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOS_S2_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C7_IE_OFFSET                                                 (25)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C7_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C7_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C7_IE_OFFSET                                            (24)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C7_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C7_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C6_IE_OFFSET                                                 (23)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C6_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C6_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C6_IE_OFFSET                                            (22)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C6_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C6_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C5_IE_OFFSET                                                 (21)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C5_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C5_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C5_IE_OFFSET                                            (20)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C5_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C5_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C4_IE_OFFSET                                                 (19)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C4_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C4_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C4_IE_OFFSET                                            (18)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C4_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C4_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C3_IE_OFFSET                                                 (17)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C3_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C3_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C3_IE_OFFSET                                            (16)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C3_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C3_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C2_IE_OFFSET                                                 (15)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C2_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C2_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C2_IE_OFFSET                                            (14)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C2_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C2_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C1_IE_OFFSET                                                 (13)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C1_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C1_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C1_IE_OFFSET                                            (12)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C1_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C1_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C0_IE_OFFSET                                                 (11)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C0_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S2_C0_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C0_IE_OFFSET                                            (10)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C0_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S2_C0_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOS_S1_IE_OFFSET                                                    (9)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOS_S1_IE_MASK                                                      (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOS_S1_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S1_C1_IE_OFFSET                                                 (8)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S1_C1_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S1_C1_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S1_C1_IE_OFFSET                                            (7)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S1_C1_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S1_C1_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S1_C0_IE_OFFSET                                                 (6)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S1_C0_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S1_C0_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S1_C0_IE_OFFSET                                            (5)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S1_C0_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S1_C0_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOS_S0_IE_OFFSET                                                    (4)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOS_S0_IE_MASK                                                      (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOS_S0_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S0_C1_IE_OFFSET                                                 (3)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S0_C1_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S0_C1_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S0_C1_IE_OFFSET                                            (2)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S0_C1_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S0_C1_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S0_C0_IE_OFFSET                                                 (1)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S0_C0_IE_MASK                                                   (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LOF_S0_C0_IE_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S0_C0_IE_OFFSET                                            (0)
  #define RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S0_C0_IE_MASK                                              (0x1 << RTL8328_SERDES_INTERRUPT_CONTROL_LINK_STA_S0_C0_IE_OFFSET)

#define RTL8328_MISC_INTERRUPT_CONTROL_ADDR                                                                    (0x660020)
  #define RTL8328_MISC_INTERRUPT_CONTROL_CCM_MEPID_AGE_OUT_IE_OFFSET                                           (1)
  #define RTL8328_MISC_INTERRUPT_CONTROL_CCM_MEPID_AGE_OUT_IE_MASK                                             (0x1 << RTL8328_MISC_INTERRUPT_CONTROL_CCM_MEPID_AGE_OUT_IE_OFFSET)
  #define RTL8328_MISC_INTERRUPT_CONTROL_OAM_DYINGGASP_IE_OFFSET                                               (0)
  #define RTL8328_MISC_INTERRUPT_CONTROL_OAM_DYINGGASP_IE_MASK                                                 (0x1 << RTL8328_MISC_INTERRUPT_CONTROL_OAM_DYINGGASP_IE_OFFSET)

#define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_ADDR                                      (0x660024)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE28_OFFSET           (28)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE28_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE28_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE27_OFFSET           (27)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE27_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE27_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE26_OFFSET           (26)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE26_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE26_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE25_OFFSET           (25)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE25_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE25_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE24_OFFSET           (24)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE24_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE24_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE23_OFFSET           (23)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE23_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE23_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE22_OFFSET           (22)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE22_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE22_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE21_OFFSET           (21)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE21_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE21_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE20_OFFSET           (20)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE20_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE20_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE19_OFFSET           (19)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE19_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE19_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE18_OFFSET           (18)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE18_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE18_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE17_OFFSET           (17)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE17_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE17_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE16_OFFSET           (16)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE16_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE16_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE15_OFFSET           (15)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE15_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE15_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE14_OFFSET           (14)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE14_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE14_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE13_OFFSET           (13)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE13_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE13_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE12_OFFSET           (12)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE12_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE12_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE11_OFFSET           (11)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE11_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE11_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE10_OFFSET           (10)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE10_MASK             (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE10_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE9_OFFSET            (9)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE9_MASK              (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE9_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE8_OFFSET            (8)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE8_MASK              (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE8_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE7_OFFSET            (7)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE7_MASK              (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE7_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE6_OFFSET            (6)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE6_MASK              (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE6_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE5_OFFSET            (5)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE5_MASK              (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE5_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE4_OFFSET            (4)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE4_MASK              (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE4_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE3_OFFSET            (3)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE3_MASK              (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE3_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE2_OFFSET            (2)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE2_MASK              (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE2_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE1_OFFSET            (1)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE1_MASK              (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE1_OFFSET)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE0_OFFSET            (0)
  #define RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE0_MASK              (0x1 << RTL8328_LOOP_DETECT_SELF_LOOP_STATE_CHANGE_INTERRUPT_CONTROL_LD_SLP_STA_CHANGE_IE0_OFFSET)

#define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_ADDR                                     (0x660028)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE28_OFFSET                     (28)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE28_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE28_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE27_OFFSET                     (27)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE27_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE27_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE26_OFFSET                     (26)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE26_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE26_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE25_OFFSET                     (25)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE25_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE25_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE24_OFFSET                     (24)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE24_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE24_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE23_OFFSET                     (23)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE23_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE23_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE22_OFFSET                     (22)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE22_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE22_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE21_OFFSET                     (21)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE21_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE21_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE20_OFFSET                     (20)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE20_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE20_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE19_OFFSET                     (19)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE19_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE19_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE18_OFFSET                     (18)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE18_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE18_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE17_OFFSET                     (17)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE17_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE17_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE16_OFFSET                     (16)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE16_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE16_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE15_OFFSET                     (15)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE15_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE15_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE14_OFFSET                     (14)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE14_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE14_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE13_OFFSET                     (13)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE13_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE13_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE12_OFFSET                     (12)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE12_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE12_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE11_OFFSET                     (11)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE11_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE11_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE10_OFFSET                     (10)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE10_MASK                       (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE10_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE9_OFFSET                      (9)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE9_MASK                        (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE9_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE8_OFFSET                      (8)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE8_MASK                        (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE8_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE7_OFFSET                      (7)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE7_MASK                        (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE7_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE6_OFFSET                      (6)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE6_MASK                        (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE6_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE5_OFFSET                      (5)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE5_MASK                        (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE5_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE4_OFFSET                      (4)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE4_MASK                        (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE4_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE3_OFFSET                      (3)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE3_MASK                        (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE3_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE2_OFFSET                      (2)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE2_MASK                        (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE2_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE1_OFFSET                      (1)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE1_MASK                        (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE1_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE0_OFFSET                      (0)
  #define RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE0_MASK                        (0x1 << RTL8328_PER_PORT_LOOP_DETECTION_NORMAL_LOOP_INTERRUPT_CONTROL_LD_NML_IE0_OFFSET)

#define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_ADDR                                                     (0x66002C)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_SLP_DET_IP_OFFSET                               (10)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_SLP_DET_IP_MASK                                 (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_SLP_DET_IP_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_MIB_CNT_OVERFLOW_IP_OFFSET                      (9)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_MIB_CNT_OVERFLOW_IP_MASK                        (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_MIB_CNT_OVERFLOW_IP_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_UDLD_IP_OFFSET                                  (8)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_UDLD_IP_MASK                                    (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_UDLD_IP_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_LINK_STA_CHANGE_IP_OFFSET                       (5)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_LINK_STA_CHANGE_IP_MASK                         (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_LINK_STA_CHANGE_IP_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_PACKET_DROP_IP_OFFSET                           (4)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_PACKET_DROP_IP_MASK                             (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_PACKET_DROP_IP_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_PORT_SALRN_CONSTRAIN_IP_OFFSET                  (3)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_PORT_SALRN_CONSTRAIN_IP_MASK                    (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_PORT_SALRN_CONSTRAIN_IP_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_FID_SALRN_CONSTRAIN_IP_OFFSET                   (2)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_FID_SALRN_CONSTRAIN_IP_MASK                     (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_FID_SALRN_CONSTRAIN_IP_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_SERDES_IP_OFFSET                                (1)
  #define RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_SERDES_IP_MASK                                  (0x1 << RTL8328_SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_GLOBAL_SERDES_IP_OFFSET)

#define RTL8328_UDLD_INTERRUPT_STATUS_ADDR                                                                     (0x660030)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP27_OFFSET                                                       (27)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP27_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP27_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP26_OFFSET                                                       (26)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP26_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP26_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP25_OFFSET                                                       (25)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP25_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP25_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP24_OFFSET                                                       (24)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP24_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP24_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP23_OFFSET                                                       (23)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP23_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP23_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP22_OFFSET                                                       (22)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP22_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP22_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP21_OFFSET                                                       (21)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP21_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP21_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP20_OFFSET                                                       (20)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP20_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP20_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP19_OFFSET                                                       (19)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP19_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP19_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP18_OFFSET                                                       (18)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP18_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP18_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP17_OFFSET                                                       (17)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP17_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP17_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP16_OFFSET                                                       (16)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP16_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP16_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP15_OFFSET                                                       (15)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP15_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP15_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP14_OFFSET                                                       (14)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP14_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP14_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP13_OFFSET                                                       (13)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP13_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP13_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP12_OFFSET                                                       (12)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP12_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP12_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP11_OFFSET                                                       (11)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP11_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP11_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP10_OFFSET                                                       (10)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP10_MASK                                                         (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP10_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP9_OFFSET                                                        (9)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP9_MASK                                                          (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP9_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP8_OFFSET                                                        (8)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP8_MASK                                                          (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP8_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP7_OFFSET                                                        (7)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP7_MASK                                                          (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP7_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP6_OFFSET                                                        (6)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP6_MASK                                                          (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP6_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP5_OFFSET                                                        (5)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP5_MASK                                                          (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP5_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP4_OFFSET                                                        (4)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP4_MASK                                                          (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP4_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP3_OFFSET                                                        (3)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP3_MASK                                                          (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP3_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP2_OFFSET                                                        (2)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP2_MASK                                                          (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP2_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP1_OFFSET                                                        (1)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP1_MASK                                                          (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP1_OFFSET)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP0_OFFSET                                                        (0)
  #define RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP0_MASK                                                          (0x1 << RTL8328_UDLD_INTERRUPT_STATUS_UDLD_IP0_OFFSET)

#define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_ADDR                                                     (0x660034)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP28_OFFSET                            (28)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP28_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP28_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP27_OFFSET                            (27)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP27_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP27_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP26_OFFSET                            (26)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP26_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP26_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP25_OFFSET                            (25)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP25_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP25_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP24_OFFSET                            (24)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP24_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP24_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP23_OFFSET                            (23)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP23_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP23_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP22_OFFSET                            (22)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP22_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP22_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP21_OFFSET                            (21)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP21_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP21_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP20_OFFSET                            (20)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP20_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP20_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP19_OFFSET                            (19)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP19_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP19_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP18_OFFSET                            (18)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP18_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP18_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP17_OFFSET                            (17)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP17_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP17_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP16_OFFSET                            (16)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP16_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP16_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP15_OFFSET                            (15)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP15_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP15_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP14_OFFSET                            (14)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP14_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP14_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP13_OFFSET                            (13)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP13_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP13_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP12_OFFSET                            (12)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP12_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP12_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP11_OFFSET                            (11)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP11_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP11_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP10_OFFSET                            (10)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP10_MASK                              (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP10_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP9_OFFSET                             (9)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP9_MASK                               (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP9_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP8_OFFSET                             (8)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP8_MASK                               (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP8_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP7_OFFSET                             (7)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP7_MASK                               (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP7_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP6_OFFSET                             (6)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP6_MASK                               (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP6_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP5_OFFSET                             (5)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP5_MASK                               (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP5_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP4_OFFSET                             (4)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP4_MASK                               (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP4_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP3_OFFSET                             (3)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP3_MASK                               (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP3_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP2_OFFSET                             (2)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP2_MASK                               (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP2_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP1_OFFSET                             (1)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP1_MASK                               (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP1_OFFSET)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP0_OFFSET                             (0)
  #define RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP0_MASK                               (0x1 << RTL8328_PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_LINK_STA_CHANGE_IP0_OFFSET)

#define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ADDR                                                             (0x660038)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_TRAFFIC_ISOLATION_DROP_IP_OFFSET                               (31)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_TRAFFIC_ISOLATION_DROP_IP_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_TRAFFIC_ISOLATION_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_SPAN_TREE_EGRESS_FILTER_DROP_IP_OFFSET                         (30)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_SPAN_TREE_EGRESS_FILTER_DROP_IP_MASK                           (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_SPAN_TREE_EGRESS_FILTER_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_LOOP_DETEC_EGRESS_DROP_IP_OFFSET                               (29)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_LOOP_DETEC_EGRESS_DROP_IP_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_LOOP_DETEC_EGRESS_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_EGRESS_DROP_IP_OFFSET                                     (28)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_EGRESS_DROP_IP_MASK                                       (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_EGRESS_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MAC_DOT1X_EGRESS_DROP_IP_OFFSET                                (27)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MAC_DOT1X_EGRESS_DROP_IP_MASK                                  (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MAC_DOT1X_EGRESS_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_DOT1X_EGRESS_DROP_IP_OFFSET                               (26)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_DOT1X_EGRESS_DROP_IP_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_DOT1X_EGRESS_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ROUTE_L2_ENTRY_INVALID_DROP_IP_OFFSET                          (25)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ROUTE_L2_ENTRY_INVALID_DROP_IP_MASK                            (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ROUTE_L2_ENTRY_INVALID_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L3_MULTICAST_LOOKUP_MISS_DROP_IP_OFFSET                        (24)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L3_MULTICAST_LOOKUP_MISS_DROP_IP_MASK                          (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L3_MULTICAST_LOOKUP_MISS_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L2_BROADCAST_LOOKUP_MISS_DROP_IP_OFFSET                        (23)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L2_BROADCAST_LOOKUP_MISS_DROP_IP_MASK                          (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L2_BROADCAST_LOOKUP_MISS_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L2_MULTICAST_LOOKUP_MISS_DROP_IP_OFFSET                        (22)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L2_MULTICAST_LOOKUP_MISS_DROP_IP_MASK                          (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L2_MULTICAST_LOOKUP_MISS_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L2_UNICAST_LOOKUP_MISS_DECISION_DROP_IP_OFFSET                 (21)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L2_UNICAST_LOOKUP_MISS_DECISION_DROP_IP_MASK                   (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_L2_UNICAST_LOOKUP_MISS_DECISION_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ROUTE_MULTICAST_TTL2_DROP_IP_OFFSET                            (20)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ROUTE_MULTICAST_TTL2_DROP_IP_MASK                              (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ROUTE_MULTICAST_TTL2_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ROUTE_UNICAST_TTL2_DROP_IP_OFFSET                              (19)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ROUTE_UNICAST_TTL2_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ROUTE_UNICAST_TTL2_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MULTICAST_WRONG_MAPPING_DROP_IP_OFFSET                         (18)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MULTICAST_WRONG_MAPPING_DROP_IP_MASK                           (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MULTICAST_WRONG_MAPPING_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MULTICAST_DMAC_EQ_SWITCHMAC_DROP_IP_OFFSET                     (17)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MULTICAST_DMAC_EQ_SWITCHMAC_DROP_IP_MASK                       (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MULTICAST_DMAC_EQ_SWITCHMAC_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_MOVE_DECISION_DROP_IP_OFFSET                              (16)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_MOVE_DECISION_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_MOVE_DECISION_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_NEW_SMAC_DECISION_DROP_IP_OFFSET                               (15)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_NEW_SMAC_DECISION_DROP_IP_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_NEW_SMAC_DECISION_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_MAC_CONSTRAIN_DROP_IP_OFFSET                              (14)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_MAC_CONSTRAIN_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_MAC_CONSTRAIN_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_MAC_CONSTRAIN_DROP_IP_OFFSET                              (13)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_MAC_CONSTRAIN_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_MAC_CONSTRAIN_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_DMAC_BLOCKING_DROP_IP_OFFSET                                   (12)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_DMAC_BLOCKING_DROP_IP_MASK                                     (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_DMAC_BLOCKING_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_SMAC_BLOCKING_DROP_IP_OFFSET                                   (11)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_SMAC_BLOCKING_DROP_IP_MASK                                     (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_SMAC_BLOCKING_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_INVALID_SMAC_DROP_IP_OFFSET                                    (10)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_INVALID_SMAC_DROP_IP_MASK                                      (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_INVALID_SMAC_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MAC_DOT1X_INGRESS_DROP_IP_OFFSET                               (9)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MAC_DOT1X_INGRESS_DROP_IP_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_MAC_DOT1X_INGRESS_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_DOT1X_INGRESS_DROP_IP_OFFSET                              (8)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_DOT1X_INGRESS_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_PORT_DOT1X_INGRESS_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_SPAN_TREE_INGRESS_DROP_IP_OFFSET                               (7)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_SPAN_TREE_INGRESS_DROP_IP_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_SPAN_TREE_INGRESS_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_LOOP_DETEC_INGRESS_DROP_IP_OFFSET                              (6)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_LOOP_DETEC_INGRESS_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_LOOP_DETEC_INGRESS_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_RESERVED_MULTIADDR_DROP_IP_OFFSET                              (5)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_RESERVED_MULTIADDR_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_RESERVED_MULTIADDR_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_NL_RRCP_DROP_IP_OFFSET                                         (4)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_NL_RRCP_DROP_IP_MASK                                           (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_NL_RRCP_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_INVALID_RRCP_DROP_IP_OFFSET                                    (3)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_INVALID_RRCP_DROP_IP_MASK                                      (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_INVALID_RRCP_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_INGRESS_FILTER_DROP_IP_OFFSET                             (2)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_INGRESS_FILTER_DROP_IP_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_INGRESS_FILTER_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ACL_LOOKUP_ALE_DROP_IP_OFFSET                                  (1)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ACL_LOOKUP_ALE_DROP_IP_MASK                                    (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_ACL_LOOKUP_ALE_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_TAG_ACCEPT_DROP_IP_OFFSET                                 (0)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_TAG_ACCEPT_DROP_IP_MASK                                   (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS0_VLAN_TAG_ACCEPT_DROP_IP_OFFSET)

#define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ADDR                                                             (0x66003C)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_CFM_DROP_IP_OFFSET                                             (31)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_CFM_DROP_IP_MASK                                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_CFM_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_EGRESS_MIRROR_DROP_IP_OFFSET                                   (30)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_EGRESS_MIRROR_DROP_IP_MASK                                     (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_EGRESS_MIRROR_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_RX_SYMBOL_ERROR_DROP_IP_OFFSET                                 (29)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_RX_SYMBOL_ERROR_DROP_IP_MASK                                   (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_RX_SYMBOL_ERROR_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_FLOW_CTL_RX_DROP_IP_OFFSET                                     (28)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_FLOW_CTL_RX_DROP_IP_MASK                                       (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_FLOW_CTL_RX_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ALE_BANDWIDTH_RX_DROP_IP_OFFSET                                (27)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ALE_BANDWIDTH_RX_DROP_IP_MASK                                  (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ALE_BANDWIDTH_RX_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_TOCPU_MAXLEN_DROP_IP_OFFSET                                    (26)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_TOCPU_MAXLEN_DROP_IP_MASK                                      (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_TOCPU_MAXLEN_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_LOOKUP_MISS_TX_DROP_IP_OFFSET                              (25)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_LOOKUP_MISS_TX_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_LOOKUP_MISS_TX_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_LOOKUP_TX_DROP_IP_OFFSET                                   (24)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_LOOKUP_TX_DROP_IP_MASK                                     (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_LOOKUP_TX_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_CONCERN_FIELD_ERROR_TX_DROP_IP_OFFSET                      (23)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_CONCERN_FIELD_ERROR_TX_DROP_IP_MASK                        (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_CONCERN_FIELD_ERROR_TX_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_TX_QUEUE_AGING_OUT_DROP_IP_OFFSET                              (22)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_TX_QUEUE_AGING_OUT_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_TX_QUEUE_AGING_OUT_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ATTACK_PREVENTION_DROP_IP_OFFSET                               (21)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ATTACK_PREVENTION_DROP_IP_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ATTACK_PREVENTION_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_PORT_RSLD_DECISION_DROP_IP_OFFSET                              (19)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_PORT_RSLD_DECISION_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_PORT_RSLD_DECISION_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_L4_CHECKSUM_ERROR_DROP_IP_OFFSET                               (18)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_L4_CHECKSUM_ERROR_DROP_IP_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_L4_CHECKSUM_ERROR_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_L3_CHECKSUM_ERROR_DROP_IP_OFFSET                               (17)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_L3_CHECKSUM_ERROR_DROP_IP_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_L3_CHECKSUM_ERROR_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_INGRESS_BANDWIDTH_DROP_IP_OFFSET                               (16)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_INGRESS_BANDWIDTH_DROP_IP_MASK                                 (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_INGRESS_BANDWIDTH_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_CRC_DROP_IP_OFFSET                                             (15)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_CRC_DROP_IP_MASK                                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_CRC_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_MINLEN_DROP_IP_OFFSET                                          (14)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_MINLEN_DROP_IP_MASK                                            (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_MINLEN_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_MAXLEN_DROP_IP_OFFSET                                          (13)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_MAXLEN_DROP_IP_MASK                                            (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_MAXLEN_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_RRCP_ECHO_DECISION_DROP_IP_OFFSET                              (12)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_RRCP_ECHO_DECISION_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_RRCP_ECHO_DECISION_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_OAM_DECISION_DROP_IP_OFFSET                                    (11)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_OAM_DECISION_DROP_IP_MASK                                      (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_OAM_DECISION_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_WRED_WTD_DROP_IP_OFFSET                                        (10)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_WRED_WTD_DROP_IP_MASK                                          (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_WRED_WTD_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ASSIGN_ZERO_DEST_PORT_MASK_DROP_IP_OFFSET                      (9)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ASSIGN_ZERO_DEST_PORT_MASK_DROP_IP_MASK                        (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ASSIGN_ZERO_DEST_PORT_MASK_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_SOURCE_PORT_FILTER_DROP_IP_OFFSET                              (8)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_SOURCE_PORT_FILTER_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_SOURCE_PORT_FILTER_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_GUESTVLAN_ROUTE_DROP_IP_OFFSET                                 (7)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_GUESTVLAN_ROUTE_DROP_IP_MASK                                   (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_GUESTVLAN_ROUTE_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_OAM_MULTIPLEXER_DECISION_DROP_IP_OFFSET                        (6)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_OAM_MULTIPLEXER_DECISION_DROP_IP_MASK                          (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_OAM_MULTIPLEXER_DECISION_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_DEST_PORT_LINKDOWN_DROP_IP_OFFSET                              (5)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_DEST_PORT_LINKDOWN_DROP_IP_MASK                                (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_DEST_PORT_LINKDOWN_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_LOOKUP_MISS_ALE_DROP_IP_OFFSET                             (4)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_LOOKUP_MISS_ALE_DROP_IP_MASK                               (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_LOOKUP_MISS_ALE_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_FLOW_CTL_ALE_DROP_IP_OFFSET                                    (3)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_FLOW_CTL_ALE_DROP_IP_MASK                                      (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_FLOW_CTL_ALE_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_DP_EQ_3_DROP_IP_OFFSET                                         (2)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_DP_EQ_3_DROP_IP_MASK                                           (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_DP_EQ_3_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_CONCERN_FIELD_ERROR_ALE_DROP_IP_OFFSET                     (1)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_CONCERN_FIELD_ERROR_ALE_DROP_IP_MASK                       (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_ACL_CONCERN_FIELD_ERROR_ALE_DROP_IP_OFFSET)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_TRAFFIC_STORM_FILTER_DROP_IP_OFFSET                            (0)
  #define RTL8328_PACKET_DROP_INTERRUPT_STATUS1_TRAFFIC_STORM_FILTER_DROP_IP_MASK                              (0x1 << RTL8328_PACKET_DROP_INTERRUPT_STATUS1_TRAFFIC_STORM_FILTER_DROP_IP_OFFSET)

#define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_ADDR                                           (0x660040)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP28_OFFSET             (28)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP28_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP28_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP27_OFFSET             (27)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP27_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP27_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP26_OFFSET             (26)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP26_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP26_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP25_OFFSET             (25)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP25_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP25_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP24_OFFSET             (24)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP24_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP24_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP23_OFFSET             (23)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP23_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP23_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP22_OFFSET             (22)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP22_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP22_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP21_OFFSET             (21)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP21_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP21_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP20_OFFSET             (20)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP20_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP20_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP19_OFFSET             (19)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP19_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP19_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP18_OFFSET             (18)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP18_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP18_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP17_OFFSET             (17)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP17_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP17_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP16_OFFSET             (16)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP16_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP16_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP15_OFFSET             (15)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP15_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP15_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP14_OFFSET             (14)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP14_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP14_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP13_OFFSET             (13)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP13_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP13_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP12_OFFSET             (12)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP12_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP12_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP11_OFFSET             (11)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP11_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP11_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP10_OFFSET             (10)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP10_MASK               (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP10_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP9_OFFSET              (9)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP9_MASK                (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP9_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP8_OFFSET              (8)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP8_MASK                (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP8_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP7_OFFSET              (7)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP7_MASK                (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP7_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP6_OFFSET              (6)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP6_MASK                (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP6_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP5_OFFSET              (5)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP5_MASK                (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP5_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP4_OFFSET              (4)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP4_MASK                (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP4_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP3_OFFSET              (3)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP3_MASK                (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP3_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP2_OFFSET              (2)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP2_MASK                (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP2_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP1_OFFSET              (1)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP1_MASK                (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP1_OFFSET)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP0_OFFSET              (0)
  #define RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP0_MASK                (0x1 << RTL8328_PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_PORT_SALRN_CONSTRAIN_IP0_OFFSET)

#define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_ADDR                                            (0x660044)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP31_OFFSET               (31)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP31_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP31_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP30_OFFSET               (30)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP30_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP30_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP29_OFFSET               (29)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP29_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP29_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP28_OFFSET               (28)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP28_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP28_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP27_OFFSET               (27)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP27_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP27_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP26_OFFSET               (26)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP26_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP26_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP25_OFFSET               (25)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP25_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP25_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP24_OFFSET               (24)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP24_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP24_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP23_OFFSET               (23)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP23_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP23_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP22_OFFSET               (22)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP22_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP22_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP21_OFFSET               (21)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP21_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP21_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP20_OFFSET               (20)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP20_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP20_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP19_OFFSET               (19)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP19_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP19_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP18_OFFSET               (18)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP18_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP18_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP17_OFFSET               (17)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP17_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP17_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP16_OFFSET               (16)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP16_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP16_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP15_OFFSET               (15)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP15_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP15_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP14_OFFSET               (14)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP14_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP14_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP13_OFFSET               (13)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP13_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP13_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP12_OFFSET               (12)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP12_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP12_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP11_OFFSET               (11)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP11_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP11_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP10_OFFSET               (10)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP10_MASK                 (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP10_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP9_OFFSET                (9)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP9_MASK                  (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP9_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP8_OFFSET                (8)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP8_MASK                  (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP8_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP7_OFFSET                (7)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP7_MASK                  (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP7_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP6_OFFSET                (6)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP6_MASK                  (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP6_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP5_OFFSET                (5)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP5_MASK                  (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP5_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP4_OFFSET                (4)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP4_MASK                  (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP4_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP3_OFFSET                (3)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP3_MASK                  (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP3_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP2_OFFSET                (2)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP2_MASK                  (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP2_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP1_OFFSET                (1)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP1_MASK                  (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP1_OFFSET)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP0_OFFSET                (0)
  #define RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP0_MASK                  (0x1 << RTL8328_PER_FID_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FID_SALRN_CONSTRAIN_IP0_OFFSET)

#define RTL8328_SERDES_INTERRUPT_STATUS_ADDR                                                                   (0x660048)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOS_S2_IP_OFFSET                                                     (26)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOS_S2_IP_MASK                                                       (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOS_S2_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C7_IP_OFFSET                                                  (25)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C7_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C7_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C7_IP_OFFSET                                             (24)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C7_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C7_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C6_IP_OFFSET                                                  (23)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C6_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C6_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C6_IP_OFFSET                                             (22)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C6_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C6_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C5_IP_OFFSET                                                  (21)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C5_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C5_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C5_IP_OFFSET                                             (20)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C5_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C5_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C4_IP_OFFSET                                                  (19)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C4_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C4_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C4_IP_OFFSET                                             (18)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C4_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C4_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C3_IP_OFFSET                                                  (17)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C3_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C3_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C3_IP_OFFSET                                             (16)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C3_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C3_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C2_IP_OFFSET                                                  (15)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C2_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C2_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C2_IP_OFFSET                                             (14)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C2_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C2_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C1_IP_OFFSET                                                  (13)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C1_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C1_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C1_IP_OFFSET                                             (12)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C1_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C1_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C0_IP_OFFSET                                                  (11)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C0_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S2_C0_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C0_IP_OFFSET                                             (10)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C0_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S2_C0_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOS_S1_IP_OFFSET                                                     (9)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOS_S1_IP_MASK                                                       (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOS_S1_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S1_C1_IP_OFFSET                                                  (8)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S1_C1_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S1_C1_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S1_C1_IP_OFFSET                                             (7)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S1_C1_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S1_C1_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S1_C0_IP_OFFSET                                                  (6)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S1_C0_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S1_C0_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S1_C0_IP_OFFSET                                             (5)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S1_C0_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S1_C0_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOS_S0_IP_OFFSET                                                     (4)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOS_S0_IP_MASK                                                       (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOS_S0_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S0_C1_IP_OFFSET                                                  (3)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S0_C1_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S0_C1_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S0_C1_IP_OFFSET                                             (2)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S0_C1_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S0_C1_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S0_C0_IP_OFFSET                                                  (1)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LOF_S0_C0_IP_MASK                                                    (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LOF_S0_C0_IP_OFFSET)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S0_C0_IP_OFFSET                                             (0)
  #define RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S0_C0_IP_MASK                                               (0x1 << RTL8328_SERDES_INTERRUPT_STATUS_LINK_STA_S0_C0_IP_OFFSET)

#define RTL8328_MISC_INTERRUPT_STATUS_ADDR                                                                     (0x66004C)
  #define RTL8328_MISC_INTERRUPT_STATUS_CCM_MEPID_AGE_OUT_IP_OFFSET                                            (1)
  #define RTL8328_MISC_INTERRUPT_STATUS_CCM_MEPID_AGE_OUT_IP_MASK                                              (0x1 << RTL8328_MISC_INTERRUPT_STATUS_CCM_MEPID_AGE_OUT_IP_OFFSET)
  #define RTL8328_MISC_INTERRUPT_STATUS_OAM_DYINGGASP_IP_OFFSET                                                (0)
  #define RTL8328_MISC_INTERRUPT_STATUS_OAM_DYINGGASP_IP_MASK                                                  (0x1 << RTL8328_MISC_INTERRUPT_STATUS_OAM_DYINGGASP_IP_OFFSET)

#define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_ADDR                                        (0x660050)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP28_OFFSET             (28)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP28_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP28_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP27_OFFSET             (27)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP27_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP27_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP26_OFFSET             (26)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP26_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP26_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP25_OFFSET             (25)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP25_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP25_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP24_OFFSET             (24)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP24_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP24_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP23_OFFSET             (23)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP23_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP23_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP22_OFFSET             (22)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP22_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP22_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP21_OFFSET             (21)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP21_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP21_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP20_OFFSET             (20)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP20_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP20_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP19_OFFSET             (19)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP19_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP19_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP18_OFFSET             (18)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP18_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP18_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP17_OFFSET             (17)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP17_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP17_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP16_OFFSET             (16)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP16_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP16_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP15_OFFSET             (15)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP15_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP15_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP14_OFFSET             (14)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP14_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP14_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP13_OFFSET             (13)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP13_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP13_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP12_OFFSET             (12)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP12_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP12_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP11_OFFSET             (11)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP11_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP11_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP10_OFFSET             (10)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP10_MASK               (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP10_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP9_OFFSET              (9)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP9_MASK                (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP9_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP8_OFFSET              (8)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP8_MASK                (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP8_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP7_OFFSET              (7)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP7_MASK                (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP7_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP6_OFFSET              (6)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP6_MASK                (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP6_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP5_OFFSET              (5)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP5_MASK                (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP5_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP4_OFFSET              (4)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP4_MASK                (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP4_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP3_OFFSET              (3)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP3_MASK                (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP3_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP2_OFFSET              (2)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP2_MASK                (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP2_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP1_OFFSET              (1)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP1_MASK                (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP1_OFFSET)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP0_OFFSET              (0)
  #define RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP0_MASK                (0x1 << RTL8328_LOOP_DETCT_SELF_LOOP_STATE_CHANGE_INTERRUPT_STATUS_LD_SLP_STA_CHANGE_IP0_OFFSET)

#define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_ADDR                                       (0x660054)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP28_OFFSET                       (28)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP28_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP28_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP27_OFFSET                       (27)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP27_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP27_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP26_OFFSET                       (26)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP26_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP26_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP25_OFFSET                       (25)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP25_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP25_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP24_OFFSET                       (24)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP24_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP24_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP23_OFFSET                       (23)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP23_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP23_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP22_OFFSET                       (22)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP22_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP22_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP21_OFFSET                       (21)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP21_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP21_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP20_OFFSET                       (20)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP20_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP20_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP19_OFFSET                       (19)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP19_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP19_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP18_OFFSET                       (18)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP18_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP18_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP17_OFFSET                       (17)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP17_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP17_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP16_OFFSET                       (16)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP16_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP16_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP15_OFFSET                       (15)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP15_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP15_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP14_OFFSET                       (14)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP14_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP14_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP13_OFFSET                       (13)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP13_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP13_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP12_OFFSET                       (12)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP12_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP12_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP11_OFFSET                       (11)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP11_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP11_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP10_OFFSET                       (10)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP10_MASK                         (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP10_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP9_OFFSET                        (9)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP9_MASK                          (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP9_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP8_OFFSET                        (8)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP8_MASK                          (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP8_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP7_OFFSET                        (7)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP7_MASK                          (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP7_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP6_OFFSET                        (6)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP6_MASK                          (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP6_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP5_OFFSET                        (5)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP5_MASK                          (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP5_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP4_OFFSET                        (4)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP4_MASK                          (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP4_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP3_OFFSET                        (3)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP3_MASK                          (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP3_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP2_OFFSET                        (2)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP2_MASK                          (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP2_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP1_OFFSET                        (1)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP1_MASK                          (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP1_OFFSET)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP0_OFFSET                        (0)
  #define RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP0_MASK                          (0x1 << RTL8328_PER_PORT_LOOP_DETCTION_NORMAL_LOOP_INTERRUPT_STATUS_LD_NML_IP0_OFFSET)

#define RTL8328_SWITCH_INTERRUPT_MODE_ADDR                                                                     (0x660058)
  #define RTL8328_SWITCH_INTERRUPT_MODE_PIN_DAGP_INT_OUT_CTL_OFFSET                                            (8)
  #define RTL8328_SWITCH_INTERRUPT_MODE_PIN_DAGP_INT_OUT_CTL_MASK                                              (0x1 << RTL8328_SWITCH_INTERRUPT_MODE_PIN_DAGP_INT_OUT_CTL_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_MODE_DAGP_INT_OUT_CTL_OFFSET                                                (7)
  #define RTL8328_SWITCH_INTERRUPT_MODE_DAGP_INT_OUT_CTL_MASK                                                  (0x1 << RTL8328_SWITCH_INTERRUPT_MODE_DAGP_INT_OUT_CTL_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_MODE_PIN_SW_INT_OUT_DAT_OFFSET                                              (6)
  #define RTL8328_SWITCH_INTERRUPT_MODE_PIN_SW_INT_OUT_DAT_MASK                                                (0x1 << RTL8328_SWITCH_INTERRUPT_MODE_PIN_SW_INT_OUT_DAT_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_MODE_SW_INT_OUT_CTL_OFFSET                                                  (5)
  #define RTL8328_SWITCH_INTERRUPT_MODE_SW_INT_OUT_CTL_MASK                                                    (0x1 << RTL8328_SWITCH_INTERRUPT_MODE_SW_INT_OUT_CTL_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_MODE_DAGP_INT_MODE_OFFSET                                                   (4)
  #define RTL8328_SWITCH_INTERRUPT_MODE_DAGP_INT_MODE_MASK                                                     (0x1 << RTL8328_SWITCH_INTERRUPT_MODE_DAGP_INT_MODE_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_MODE_SW_INT_PULSE_INTERVAL_OFFSET                                           (2)
  #define RTL8328_SWITCH_INTERRUPT_MODE_SW_INT_PULSE_INTERVAL_MASK                                             (0x3 << RTL8328_SWITCH_INTERRUPT_MODE_SW_INT_PULSE_INTERVAL_OFFSET)
  #define RTL8328_SWITCH_INTERRUPT_MODE_SW_INT_MODE_OFFSET                                                     (0)
  #define RTL8328_SWITCH_INTERRUPT_MODE_SW_INT_MODE_MASK                                                       (0x3 << RTL8328_SWITCH_INTERRUPT_MODE_SW_INT_MODE_OFFSET)

#define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_ADDR                                             (0x66005C)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE28_OFFSET                            (28)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE28_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE28_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE27_OFFSET                            (27)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE27_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE27_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE26_OFFSET                            (26)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE26_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE26_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE25_OFFSET                            (25)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE25_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE25_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE24_OFFSET                            (24)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE24_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE24_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE23_OFFSET                            (23)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE23_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE23_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE22_OFFSET                            (22)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE22_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE22_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE21_OFFSET                            (21)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE21_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE21_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE20_OFFSET                            (20)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE20_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE20_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE19_OFFSET                            (19)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE19_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE19_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE18_OFFSET                            (18)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE18_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE18_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE17_OFFSET                            (17)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE17_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE17_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE16_OFFSET                            (16)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE16_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE16_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE15_OFFSET                            (15)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE15_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE15_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE14_OFFSET                            (14)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE14_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE14_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE13_OFFSET                            (13)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE13_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE13_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE12_OFFSET                            (12)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE12_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE12_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE11_OFFSET                            (11)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE11_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE11_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE10_OFFSET                            (10)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE10_MASK                              (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE10_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE9_OFFSET                             (9)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE9_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE9_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE8_OFFSET                             (8)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE8_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE8_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE7_OFFSET                             (7)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE7_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE7_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE6_OFFSET                             (6)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE6_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE6_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE5_OFFSET                             (5)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE5_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE5_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE4_OFFSET                             (4)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE4_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE4_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE3_OFFSET                             (3)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE3_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE3_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE2_OFFSET                             (2)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE2_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE2_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE1_OFFSET                             (1)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE1_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE1_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE0_OFFSET                             (0)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE0_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_CONTROL_SLP_DET_IE0_OFFSET)

#define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_ADDR                                              (0x660060)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP28_OFFSET                             (28)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP28_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP28_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP27_OFFSET                             (27)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP27_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP27_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP26_OFFSET                             (26)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP26_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP26_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP25_OFFSET                             (25)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP25_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP25_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP24_OFFSET                             (24)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP24_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP24_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP23_OFFSET                             (23)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP23_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP23_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP22_OFFSET                             (22)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP22_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP22_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP21_OFFSET                             (21)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP21_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP21_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP20_OFFSET                             (20)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP20_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP20_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP19_OFFSET                             (19)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP19_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP19_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP18_OFFSET                             (18)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP18_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP18_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP17_OFFSET                             (17)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP17_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP17_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP16_OFFSET                             (16)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP16_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP16_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP15_OFFSET                             (15)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP15_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP15_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP14_OFFSET                             (14)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP14_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP14_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP13_OFFSET                             (13)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP13_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP13_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP12_OFFSET                             (12)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP12_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP12_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP11_OFFSET                             (11)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP11_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP11_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP10_OFFSET                             (10)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP10_MASK                               (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP10_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP9_OFFSET                              (9)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP9_MASK                                (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP9_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP8_OFFSET                              (8)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP8_MASK                                (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP8_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP7_OFFSET                              (7)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP7_MASK                                (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP7_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP6_OFFSET                              (6)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP6_MASK                                (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP6_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP5_OFFSET                              (5)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP5_MASK                                (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP5_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP4_OFFSET                              (4)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP4_MASK                                (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP4_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP3_OFFSET                              (3)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP3_MASK                                (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP3_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP2_OFFSET                              (2)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP2_MASK                                (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP2_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP1_OFFSET                              (1)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP1_MASK                                (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP1_OFFSET)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP0_OFFSET                              (0)
  #define RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP0_MASK                                (0x1 << RTL8328_PER_PORT_SELF_LOOP_DETCTION_INTERRUPT_STATUS_SLP_DET_IP0_OFFSET)


/*
 * Feature: LED 
 */
#define RTL8328_LED_STATUS0_ADDR                                                                               (0x670000)
  #define RTL8328_LED_STATUS0_LED4_OFFSET                                                                      (12)
  #define RTL8328_LED_STATUS0_LED4_MASK                                                                        (0x7 << RTL8328_LED_STATUS0_LED4_OFFSET)
  #define RTL8328_LED_STATUS0_LED3_OFFSET                                                                      (9)
  #define RTL8328_LED_STATUS0_LED3_MASK                                                                        (0x7 << RTL8328_LED_STATUS0_LED3_OFFSET)
  #define RTL8328_LED_STATUS0_LED2_OFFSET                                                                      (6)
  #define RTL8328_LED_STATUS0_LED2_MASK                                                                        (0x7 << RTL8328_LED_STATUS0_LED2_OFFSET)
  #define RTL8328_LED_STATUS0_LED1_OFFSET                                                                      (3)
  #define RTL8328_LED_STATUS0_LED1_MASK                                                                        (0x7 << RTL8328_LED_STATUS0_LED1_OFFSET)
  #define RTL8328_LED_STATUS0_LED0_OFFSET                                                                      (0)
  #define RTL8328_LED_STATUS0_LED0_MASK                                                                        (0x7 << RTL8328_LED_STATUS0_LED0_OFFSET)

#define RTL8328_LED_STATUS1_ADDR                                                                               (0x670004)
  #define RTL8328_LED_STATUS1_LED9_OFFSET                                                                      (12)
  #define RTL8328_LED_STATUS1_LED9_MASK                                                                        (0x7 << RTL8328_LED_STATUS1_LED9_OFFSET)
  #define RTL8328_LED_STATUS1_LED8_OFFSET                                                                      (9)
  #define RTL8328_LED_STATUS1_LED8_MASK                                                                        (0x7 << RTL8328_LED_STATUS1_LED8_OFFSET)
  #define RTL8328_LED_STATUS1_LED7_OFFSET                                                                      (6)
  #define RTL8328_LED_STATUS1_LED7_MASK                                                                        (0x7 << RTL8328_LED_STATUS1_LED7_OFFSET)
  #define RTL8328_LED_STATUS1_LED6_OFFSET                                                                      (3)
  #define RTL8328_LED_STATUS1_LED6_MASK                                                                        (0x7 << RTL8328_LED_STATUS1_LED6_OFFSET)
  #define RTL8328_LED_STATUS1_LED5_OFFSET                                                                      (0)
  #define RTL8328_LED_STATUS1_LED5_MASK                                                                        (0x7 << RTL8328_LED_STATUS1_LED5_OFFSET)

#define RTL8328_LED_STATUS2_ADDR                                                                               (0x670008)
  #define RTL8328_LED_STATUS2_LED14_OFFSET                                                                     (12)
  #define RTL8328_LED_STATUS2_LED14_MASK                                                                       (0x7 << RTL8328_LED_STATUS2_LED14_OFFSET)
  #define RTL8328_LED_STATUS2_LED13_OFFSET                                                                     (9)
  #define RTL8328_LED_STATUS2_LED13_MASK                                                                       (0x7 << RTL8328_LED_STATUS2_LED13_OFFSET)
  #define RTL8328_LED_STATUS2_LED12_OFFSET                                                                     (6)
  #define RTL8328_LED_STATUS2_LED12_MASK                                                                       (0x7 << RTL8328_LED_STATUS2_LED12_OFFSET)
  #define RTL8328_LED_STATUS2_LED11_OFFSET                                                                     (3)
  #define RTL8328_LED_STATUS2_LED11_MASK                                                                       (0x7 << RTL8328_LED_STATUS2_LED11_OFFSET)
  #define RTL8328_LED_STATUS2_LED10_OFFSET                                                                     (0)
  #define RTL8328_LED_STATUS2_LED10_MASK                                                                       (0x7 << RTL8328_LED_STATUS2_LED10_OFFSET)

#define RTL8328_LED_STATUS3_ADDR                                                                               (0x67000C)
  #define RTL8328_LED_STATUS3_LED19_OFFSET                                                                     (12)
  #define RTL8328_LED_STATUS3_LED19_MASK                                                                       (0x7 << RTL8328_LED_STATUS3_LED19_OFFSET)
  #define RTL8328_LED_STATUS3_LED18_OFFSET                                                                     (9)
  #define RTL8328_LED_STATUS3_LED18_MASK                                                                       (0x7 << RTL8328_LED_STATUS3_LED18_OFFSET)
  #define RTL8328_LED_STATUS3_LED17_OFFSET                                                                     (6)
  #define RTL8328_LED_STATUS3_LED17_MASK                                                                       (0x7 << RTL8328_LED_STATUS3_LED17_OFFSET)
  #define RTL8328_LED_STATUS3_LED16_OFFSET                                                                     (3)
  #define RTL8328_LED_STATUS3_LED16_MASK                                                                       (0x7 << RTL8328_LED_STATUS3_LED16_OFFSET)
  #define RTL8328_LED_STATUS3_LED15_OFFSET                                                                     (0)
  #define RTL8328_LED_STATUS3_LED15_MASK                                                                       (0x7 << RTL8328_LED_STATUS3_LED15_OFFSET)

#define RTL8328_LED_STATUS4_ADDR                                                                               (0x670010)
  #define RTL8328_LED_STATUS4_LED24_OFFSET                                                                     (12)
  #define RTL8328_LED_STATUS4_LED24_MASK                                                                       (0x7 << RTL8328_LED_STATUS4_LED24_OFFSET)
  #define RTL8328_LED_STATUS4_LED23_OFFSET                                                                     (9)
  #define RTL8328_LED_STATUS4_LED23_MASK                                                                       (0x7 << RTL8328_LED_STATUS4_LED23_OFFSET)
  #define RTL8328_LED_STATUS4_LED22_OFFSET                                                                     (6)
  #define RTL8328_LED_STATUS4_LED22_MASK                                                                       (0x7 << RTL8328_LED_STATUS4_LED22_OFFSET)
  #define RTL8328_LED_STATUS4_LED21_OFFSET                                                                     (3)
  #define RTL8328_LED_STATUS4_LED21_MASK                                                                       (0x7 << RTL8328_LED_STATUS4_LED21_OFFSET)
  #define RTL8328_LED_STATUS4_LED20_OFFSET                                                                     (0)
  #define RTL8328_LED_STATUS4_LED20_MASK                                                                       (0x7 << RTL8328_LED_STATUS4_LED20_OFFSET)

#define RTL8328_LED_STATUS5_ADDR                                                                               (0x670014)
  #define RTL8328_LED_STATUS5_LED29_OFFSET                                                                     (12)
  #define RTL8328_LED_STATUS5_LED29_MASK                                                                       (0x7 << RTL8328_LED_STATUS5_LED29_OFFSET)
  #define RTL8328_LED_STATUS5_LED28_OFFSET                                                                     (9)
  #define RTL8328_LED_STATUS5_LED28_MASK                                                                       (0x7 << RTL8328_LED_STATUS5_LED28_OFFSET)
  #define RTL8328_LED_STATUS5_LED27_OFFSET                                                                     (6)
  #define RTL8328_LED_STATUS5_LED27_MASK                                                                       (0x7 << RTL8328_LED_STATUS5_LED27_OFFSET)
  #define RTL8328_LED_STATUS5_LED26_OFFSET                                                                     (3)
  #define RTL8328_LED_STATUS5_LED26_MASK                                                                       (0x7 << RTL8328_LED_STATUS5_LED26_OFFSET)
  #define RTL8328_LED_STATUS5_LED25_OFFSET                                                                     (0)
  #define RTL8328_LED_STATUS5_LED25_MASK                                                                       (0x7 << RTL8328_LED_STATUS5_LED25_OFFSET)

#define RTL8328_LED_STATUS6_ADDR                                                                               (0x670018)
  #define RTL8328_LED_STATUS6_LED31_OFFSET                                                                     (3)
  #define RTL8328_LED_STATUS6_LED31_MASK                                                                       (0x7 << RTL8328_LED_STATUS6_LED31_OFFSET)
  #define RTL8328_LED_STATUS6_LED30_OFFSET                                                                     (0)
  #define RTL8328_LED_STATUS6_LED30_MASK                                                                       (0x7 << RTL8328_LED_STATUS6_LED30_OFFSET)

#define RTL8328_LED_STATUS7_ADDR                                                                               (0x67001C)
  #define RTL8328_LED_STATUS7_LED36_OFFSET                                                                     (12)
  #define RTL8328_LED_STATUS7_LED36_MASK                                                                       (0x7 << RTL8328_LED_STATUS7_LED36_OFFSET)
  #define RTL8328_LED_STATUS7_LED35_OFFSET                                                                     (9)
  #define RTL8328_LED_STATUS7_LED35_MASK                                                                       (0x7 << RTL8328_LED_STATUS7_LED35_OFFSET)
  #define RTL8328_LED_STATUS7_LED34_OFFSET                                                                     (6)
  #define RTL8328_LED_STATUS7_LED34_MASK                                                                       (0x7 << RTL8328_LED_STATUS7_LED34_OFFSET)
  #define RTL8328_LED_STATUS7_LED33_OFFSET                                                                     (3)
  #define RTL8328_LED_STATUS7_LED33_MASK                                                                       (0x7 << RTL8328_LED_STATUS7_LED33_OFFSET)
  #define RTL8328_LED_STATUS7_LED32_OFFSET                                                                     (0)
  #define RTL8328_LED_STATUS7_LED32_MASK                                                                       (0x7 << RTL8328_LED_STATUS7_LED32_OFFSET)

#define RTL8328_LED_STATUS8_ADDR                                                                               (0x670020)
  #define RTL8328_LED_STATUS8_LED41_OFFSET                                                                     (12)
  #define RTL8328_LED_STATUS8_LED41_MASK                                                                       (0x7 << RTL8328_LED_STATUS8_LED41_OFFSET)
  #define RTL8328_LED_STATUS8_LED40_OFFSET                                                                     (9)
  #define RTL8328_LED_STATUS8_LED40_MASK                                                                       (0x7 << RTL8328_LED_STATUS8_LED40_OFFSET)
  #define RTL8328_LED_STATUS8_LED39_OFFSET                                                                     (6)
  #define RTL8328_LED_STATUS8_LED39_MASK                                                                       (0x7 << RTL8328_LED_STATUS8_LED39_OFFSET)
  #define RTL8328_LED_STATUS8_LED38_OFFSET                                                                     (3)
  #define RTL8328_LED_STATUS8_LED38_MASK                                                                       (0x7 << RTL8328_LED_STATUS8_LED38_OFFSET)
  #define RTL8328_LED_STATUS8_LED37_OFFSET                                                                     (0)
  #define RTL8328_LED_STATUS8_LED37_MASK                                                                       (0x7 << RTL8328_LED_STATUS8_LED37_OFFSET)

#define RTL8328_LED_STATUS9_ADDR                                                                               (0x670024)
  #define RTL8328_LED_STATUS9_LED46_OFFSET                                                                     (12)
  #define RTL8328_LED_STATUS9_LED46_MASK                                                                       (0x7 << RTL8328_LED_STATUS9_LED46_OFFSET)
  #define RTL8328_LED_STATUS9_LED45_OFFSET                                                                     (9)
  #define RTL8328_LED_STATUS9_LED45_MASK                                                                       (0x7 << RTL8328_LED_STATUS9_LED45_OFFSET)
  #define RTL8328_LED_STATUS9_LED44_OFFSET                                                                     (6)
  #define RTL8328_LED_STATUS9_LED44_MASK                                                                       (0x7 << RTL8328_LED_STATUS9_LED44_OFFSET)
  #define RTL8328_LED_STATUS9_LED43_OFFSET                                                                     (3)
  #define RTL8328_LED_STATUS9_LED43_MASK                                                                       (0x7 << RTL8328_LED_STATUS9_LED43_OFFSET)
  #define RTL8328_LED_STATUS9_LED42_OFFSET                                                                     (0)
  #define RTL8328_LED_STATUS9_LED42_MASK                                                                       (0x7 << RTL8328_LED_STATUS9_LED42_OFFSET)

#define RTL8328_LED_STATUS10_ADDR                                                                              (0x670028)
  #define RTL8328_LED_STATUS10_LED51_OFFSET                                                                    (12)
  #define RTL8328_LED_STATUS10_LED51_MASK                                                                      (0x7 << RTL8328_LED_STATUS10_LED51_OFFSET)
  #define RTL8328_LED_STATUS10_LED50_OFFSET                                                                    (9)
  #define RTL8328_LED_STATUS10_LED50_MASK                                                                      (0x7 << RTL8328_LED_STATUS10_LED50_OFFSET)
  #define RTL8328_LED_STATUS10_LED49_OFFSET                                                                    (6)
  #define RTL8328_LED_STATUS10_LED49_MASK                                                                      (0x7 << RTL8328_LED_STATUS10_LED49_OFFSET)
  #define RTL8328_LED_STATUS10_LED48_OFFSET                                                                    (3)
  #define RTL8328_LED_STATUS10_LED48_MASK                                                                      (0x7 << RTL8328_LED_STATUS10_LED48_OFFSET)
  #define RTL8328_LED_STATUS10_LED47_OFFSET                                                                    (0)
  #define RTL8328_LED_STATUS10_LED47_MASK                                                                      (0x7 << RTL8328_LED_STATUS10_LED47_OFFSET)

#define RTL8328_LED_STATUS11_ADDR                                                                              (0x67002C)
  #define RTL8328_LED_STATUS11_LED56_OFFSET                                                                    (12)
  #define RTL8328_LED_STATUS11_LED56_MASK                                                                      (0x7 << RTL8328_LED_STATUS11_LED56_OFFSET)
  #define RTL8328_LED_STATUS11_LED55_OFFSET                                                                    (9)
  #define RTL8328_LED_STATUS11_LED55_MASK                                                                      (0x7 << RTL8328_LED_STATUS11_LED55_OFFSET)
  #define RTL8328_LED_STATUS11_LED54_OFFSET                                                                    (6)
  #define RTL8328_LED_STATUS11_LED54_MASK                                                                      (0x7 << RTL8328_LED_STATUS11_LED54_OFFSET)
  #define RTL8328_LED_STATUS11_LED53_OFFSET                                                                    (3)
  #define RTL8328_LED_STATUS11_LED53_MASK                                                                      (0x7 << RTL8328_LED_STATUS11_LED53_OFFSET)
  #define RTL8328_LED_STATUS11_LED52_OFFSET                                                                    (0)
  #define RTL8328_LED_STATUS11_LED52_MASK                                                                      (0x7 << RTL8328_LED_STATUS11_LED52_OFFSET)

#define RTL8328_LED_STATUS12_ADDR                                                                              (0x670030)
  #define RTL8328_LED_STATUS12_LED61_OFFSET                                                                    (12)
  #define RTL8328_LED_STATUS12_LED61_MASK                                                                      (0x7 << RTL8328_LED_STATUS12_LED61_OFFSET)
  #define RTL8328_LED_STATUS12_LED60_OFFSET                                                                    (9)
  #define RTL8328_LED_STATUS12_LED60_MASK                                                                      (0x7 << RTL8328_LED_STATUS12_LED60_OFFSET)
  #define RTL8328_LED_STATUS12_LED59_OFFSET                                                                    (6)
  #define RTL8328_LED_STATUS12_LED59_MASK                                                                      (0x7 << RTL8328_LED_STATUS12_LED59_OFFSET)
  #define RTL8328_LED_STATUS12_LED58_OFFSET                                                                    (3)
  #define RTL8328_LED_STATUS12_LED58_MASK                                                                      (0x7 << RTL8328_LED_STATUS12_LED58_OFFSET)
  #define RTL8328_LED_STATUS12_LED57_OFFSET                                                                    (0)
  #define RTL8328_LED_STATUS12_LED57_MASK                                                                      (0x7 << RTL8328_LED_STATUS12_LED57_OFFSET)

#define RTL8328_LED_STATUS13_ADDR                                                                              (0x670034)
  #define RTL8328_LED_STATUS13_LED63_OFFSET                                                                    (3)
  #define RTL8328_LED_STATUS13_LED63_MASK                                                                      (0x7 << RTL8328_LED_STATUS13_LED63_OFFSET)
  #define RTL8328_LED_STATUS13_LED62_OFFSET                                                                    (0)
  #define RTL8328_LED_STATUS13_LED62_MASK                                                                      (0x7 << RTL8328_LED_STATUS13_LED62_OFFSET)

#define RTL8328_LED_STATUS14_ADDR                                                                              (0x670038)
  #define RTL8328_LED_STATUS14_LED68_OFFSET                                                                    (12)
  #define RTL8328_LED_STATUS14_LED68_MASK                                                                      (0x7 << RTL8328_LED_STATUS14_LED68_OFFSET)
  #define RTL8328_LED_STATUS14_LED67_OFFSET                                                                    (9)
  #define RTL8328_LED_STATUS14_LED67_MASK                                                                      (0x7 << RTL8328_LED_STATUS14_LED67_OFFSET)
  #define RTL8328_LED_STATUS14_LED66_OFFSET                                                                    (6)
  #define RTL8328_LED_STATUS14_LED66_MASK                                                                      (0x7 << RTL8328_LED_STATUS14_LED66_OFFSET)
  #define RTL8328_LED_STATUS14_LED65_OFFSET                                                                    (3)
  #define RTL8328_LED_STATUS14_LED65_MASK                                                                      (0x7 << RTL8328_LED_STATUS14_LED65_OFFSET)
  #define RTL8328_LED_STATUS14_LED64_OFFSET                                                                    (0)
  #define RTL8328_LED_STATUS14_LED64_MASK                                                                      (0x7 << RTL8328_LED_STATUS14_LED64_OFFSET)

#define RTL8328_LED_STATUS15_ADDR                                                                              (0x67003C)
  #define RTL8328_LED_STATUS15_LED73_OFFSET                                                                    (12)
  #define RTL8328_LED_STATUS15_LED73_MASK                                                                      (0x7 << RTL8328_LED_STATUS15_LED73_OFFSET)
  #define RTL8328_LED_STATUS15_LED72_OFFSET                                                                    (9)
  #define RTL8328_LED_STATUS15_LED72_MASK                                                                      (0x7 << RTL8328_LED_STATUS15_LED72_OFFSET)
  #define RTL8328_LED_STATUS15_LED71_OFFSET                                                                    (6)
  #define RTL8328_LED_STATUS15_LED71_MASK                                                                      (0x7 << RTL8328_LED_STATUS15_LED71_OFFSET)
  #define RTL8328_LED_STATUS15_LED70_OFFSET                                                                    (3)
  #define RTL8328_LED_STATUS15_LED70_MASK                                                                      (0x7 << RTL8328_LED_STATUS15_LED70_OFFSET)
  #define RTL8328_LED_STATUS15_LED69_OFFSET                                                                    (0)
  #define RTL8328_LED_STATUS15_LED69_MASK                                                                      (0x7 << RTL8328_LED_STATUS15_LED69_OFFSET)

#define RTL8328_LED_STATUS16_ADDR                                                                              (0x670040)
  #define RTL8328_LED_STATUS16_LED78_OFFSET                                                                    (12)
  #define RTL8328_LED_STATUS16_LED78_MASK                                                                      (0x7 << RTL8328_LED_STATUS16_LED78_OFFSET)
  #define RTL8328_LED_STATUS16_LED77_OFFSET                                                                    (9)
  #define RTL8328_LED_STATUS16_LED77_MASK                                                                      (0x7 << RTL8328_LED_STATUS16_LED77_OFFSET)
  #define RTL8328_LED_STATUS16_LED76_OFFSET                                                                    (6)
  #define RTL8328_LED_STATUS16_LED76_MASK                                                                      (0x7 << RTL8328_LED_STATUS16_LED76_OFFSET)
  #define RTL8328_LED_STATUS16_LED75_OFFSET                                                                    (3)
  #define RTL8328_LED_STATUS16_LED75_MASK                                                                      (0x7 << RTL8328_LED_STATUS16_LED75_OFFSET)
  #define RTL8328_LED_STATUS16_LED74_OFFSET                                                                    (0)
  #define RTL8328_LED_STATUS16_LED74_MASK                                                                      (0x7 << RTL8328_LED_STATUS16_LED74_OFFSET)

#define RTL8328_LED_STATUS17_ADDR                                                                              (0x670044)
  #define RTL8328_LED_STATUS17_LED83_OFFSET                                                                    (12)
  #define RTL8328_LED_STATUS17_LED83_MASK                                                                      (0x7 << RTL8328_LED_STATUS17_LED83_OFFSET)
  #define RTL8328_LED_STATUS17_LED82_OFFSET                                                                    (9)
  #define RTL8328_LED_STATUS17_LED82_MASK                                                                      (0x7 << RTL8328_LED_STATUS17_LED82_OFFSET)
  #define RTL8328_LED_STATUS17_LED81_OFFSET                                                                    (6)
  #define RTL8328_LED_STATUS17_LED81_MASK                                                                      (0x7 << RTL8328_LED_STATUS17_LED81_OFFSET)
  #define RTL8328_LED_STATUS17_LED80_OFFSET                                                                    (3)
  #define RTL8328_LED_STATUS17_LED80_MASK                                                                      (0x7 << RTL8328_LED_STATUS17_LED80_OFFSET)
  #define RTL8328_LED_STATUS17_LED79_OFFSET                                                                    (0)
  #define RTL8328_LED_STATUS17_LED79_MASK                                                                      (0x7 << RTL8328_LED_STATUS17_LED79_OFFSET)

#define RTL8328_LED_STATUS18_ADDR                                                                              (0x670048)
  #define RTL8328_LED_STATUS18_SYNC_LED_OFFSET                                                                 (15)
  #define RTL8328_LED_STATUS18_SYNC_LED_MASK                                                                   (0x1 << RTL8328_LED_STATUS18_SYNC_LED_OFFSET)
  #define RTL8328_LED_STATUS18_LED87_OFFSET                                                                    (9)
  #define RTL8328_LED_STATUS18_LED87_MASK                                                                      (0x7 << RTL8328_LED_STATUS18_LED87_OFFSET)
  #define RTL8328_LED_STATUS18_LED86_OFFSET                                                                    (6)
  #define RTL8328_LED_STATUS18_LED86_MASK                                                                      (0x7 << RTL8328_LED_STATUS18_LED86_OFFSET)
  #define RTL8328_LED_STATUS18_LED85_OFFSET                                                                    (3)
  #define RTL8328_LED_STATUS18_LED85_MASK                                                                      (0x7 << RTL8328_LED_STATUS18_LED85_OFFSET)
  #define RTL8328_LED_STATUS18_LED84_OFFSET                                                                    (0)
  #define RTL8328_LED_STATUS18_LED84_MASK                                                                      (0x7 << RTL8328_LED_STATUS18_LED84_OFFSET)

#define RTL8328_TRIGGER_EXTERNAL_GPIO_ADDR                                                                     (0x67004C)
  #define RTL8328_TRIGGER_EXTERNAL_GPIO_TRIGGER_OFFSET                                                         (12)
  #define RTL8328_TRIGGER_EXTERNAL_GPIO_TRIGGER_MASK                                                           (0x1 << RTL8328_TRIGGER_EXTERNAL_GPIO_TRIGGER_OFFSET)
  #define RTL8328_TRIGGER_EXTERNAL_GPIO_WR_SEL_OFFSET                                                          (11)
  #define RTL8328_TRIGGER_EXTERNAL_GPIO_WR_SEL_MASK                                                            (0x1 << RTL8328_TRIGGER_EXTERNAL_GPIO_WR_SEL_OFFSET)
  #define RTL8328_TRIGGER_EXTERNAL_GPIO_IC_ADDR_OFFSET                                                         (8)
  #define RTL8328_TRIGGER_EXTERNAL_GPIO_IC_ADDR_MASK                                                           (0x7 << RTL8328_TRIGGER_EXTERNAL_GPIO_IC_ADDR_OFFSET)
  #define RTL8328_TRIGGER_EXTERNAL_GPIO_REG_ADDR_OFFSET                                                        (0)
  #define RTL8328_TRIGGER_EXTERNAL_GPIO_REG_ADDR_MASK                                                          (0xFF << RTL8328_TRIGGER_EXTERNAL_GPIO_REG_ADDR_OFFSET)

#define RTL8328_EXTERNAL_DATA_READ_ADDR                                                                        (0x670050)
  #define RTL8328_EXTERNAL_DATA_READ_RD_15_0_OFFSET                                                            (0)
  #define RTL8328_EXTERNAL_DATA_READ_RD_15_0_MASK                                                              (0xFFFF << RTL8328_EXTERNAL_DATA_READ_RD_15_0_OFFSET)

#define RTL8328_EXTERNAL_DATA_WRITE_ADDR                                                                       (0x670054)
  #define RTL8328_EXTERNAL_DATA_WRITE_WD_15_0_OFFSET                                                           (0)
  #define RTL8328_EXTERNAL_DATA_WRITE_WD_15_0_MASK                                                             (0xFFFF << RTL8328_EXTERNAL_DATA_WRITE_WD_15_0_OFFSET)

#define RTL8328_LED_SYSTEM_CONTROL0_ADDR                                                                       (0x670058)
  #define RTL8328_LED_SYSTEM_CONTROL0_PWR_ON_BLK_DONE_OFFSET                                                   (24)
  #define RTL8328_LED_SYSTEM_CONTROL0_PWR_ON_BLK_DONE_MASK                                                     (0x1 << RTL8328_LED_SYSTEM_CONTROL0_PWR_ON_BLK_DONE_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_SOFT_CONFIG_LED3_OFFSET                                               (23)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_SOFT_CONFIG_LED3_MASK                                                 (0x1 << RTL8328_LED_SYSTEM_CONTROL0_EN_SOFT_CONFIG_LED3_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_SOFT_CONFIG_LED2_OFFSET                                               (22)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_SOFT_CONFIG_LED2_MASK                                                 (0x1 << RTL8328_LED_SYSTEM_CONTROL0_EN_SOFT_CONFIG_LED2_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_SOFT_CONFIG_LED1_OFFSET                                               (21)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_SOFT_CONFIG_LED1_MASK                                                 (0x1 << RTL8328_LED_SYSTEM_CONTROL0_EN_SOFT_CONFIG_LED1_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_EXIST_GPIO_IC_OFFSET                                                     (20)
  #define RTL8328_LED_SYSTEM_CONTROL0_EXIST_GPIO_IC_MASK                                                       (0x1 << RTL8328_LED_SYSTEM_CONTROL0_EXIST_GPIO_IC_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_GPIO_IC_ADDR_OFFSET                                                      (17)
  #define RTL8328_LED_SYSTEM_CONTROL0_GPIO_IC_ADDR_MASK                                                        (0x7 << RTL8328_LED_SYSTEM_CONTROL0_GPIO_IC_ADDR_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_PAD_DRIVING_OFFSET                                                       (16)
  #define RTL8328_LED_SYSTEM_CONTROL0_PAD_DRIVING_MASK                                                         (0x1 << RTL8328_LED_SYSTEM_CONTROL0_PAD_DRIVING_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_SYNC_GPIO_OFFSET                                                      (15)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_SYNC_GPIO_MASK                                                        (0x1 << RTL8328_LED_SYSTEM_CONTROL0_EN_SYNC_GPIO_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_SYNC_LED_OFFSET                                                       (14)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_SYNC_LED_MASK                                                         (0x1 << RTL8328_LED_SYSTEM_CONTROL0_EN_SYNC_LED_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_BICOLOR_OFFSET                                                        (13)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_BICOLOR_MASK                                                          (0x1 << RTL8328_LED_SYSTEM_CONTROL0_EN_BICOLOR_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_SEL_GPORT_LED_OFFSET                                                     (12)
  #define RTL8328_LED_SYSTEM_CONTROL0_SEL_GPORT_LED_MASK                                                       (0x1 << RTL8328_LED_SYSTEM_CONTROL0_SEL_GPORT_LED_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_GPORT_LED_OFFSET                                                      (11)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_GPORT_LED_MASK                                                        (0x1 << RTL8328_LED_SYSTEM_CONTROL0_EN_GPORT_LED_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_LED_IC_ADDR_OFFSET                                                       (8)
  #define RTL8328_LED_SYSTEM_CONTROL0_LED_IC_ADDR_MASK                                                         (0x7 << RTL8328_LED_SYSTEM_CONTROL0_LED_IC_ADDR_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_GPORT_LD_INDI_OFFSET                                                  (7)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_GPORT_LD_INDI_MASK                                                    (0x1 << RTL8328_LED_SYSTEM_CONTROL0_EN_GPORT_LD_INDI_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_FEPORT_LD_INDI_OFFSET                                                 (6)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_FEPORT_LD_INDI_MASK                                                   (0x1 << RTL8328_LED_SYSTEM_CONTROL0_EN_FEPORT_LD_INDI_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_P24_27_LED_COPPER_ONLY_OFFSET                                         (5)
  #define RTL8328_LED_SYSTEM_CONTROL0_EN_P24_27_LED_COPPER_ONLY_MASK                                           (0x1 << RTL8328_LED_SYSTEM_CONTROL0_EN_P24_27_LED_COPPER_ONLY_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_SEL_PWR_ON_BLINK_OFFSET                                                  (3)
  #define RTL8328_LED_SYSTEM_CONTROL0_SEL_PWR_ON_BLINK_MASK                                                    (0x3 << RTL8328_LED_SYSTEM_CONTROL0_SEL_PWR_ON_BLINK_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_SEL_LED_NUM_OFFSET                                                       (1)
  #define RTL8328_LED_SYSTEM_CONTROL0_SEL_LED_NUM_MASK                                                         (0x3 << RTL8328_LED_SYSTEM_CONTROL0_SEL_LED_NUM_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL0_SEL_LED_MODE_OFFSET                                                      (0)
  #define RTL8328_LED_SYSTEM_CONTROL0_SEL_LED_MODE_MASK                                                        (0x1 << RTL8328_LED_SYSTEM_CONTROL0_SEL_LED_MODE_OFFSET)

#define RTL8328_LED_SYSTEM_CONTROL1_ADDR(port)                                                                 (0x67005C + (((port >> 5) << 2))) /* port: 0-31 */
  #define RTL8328_LED_SYSTEM_CONTROL1_PORT_LED0_SOFT_CONFIG_OFFSET(port)                                       (port % 0x20)
  #define RTL8328_LED_SYSTEM_CONTROL1_PORT_LED0_SOFT_CONFIG_MASK(port)                                         (0x1 << RTL8328_LED_SYSTEM_CONTROL1_PORT_LED0_SOFT_CONFIG_OFFSET(port))

#define RTL8328_LED_SYSTEM_CONTROL2_ADDR                                                                       (0x670060)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED3_MOD_3_0_OFFSET                                          (28)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED3_MOD_3_0_MASK                                            (0xF << RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED3_MOD_3_0_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED2_MOD_3_0_OFFSET                                          (24)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED2_MOD_3_0_MASK                                            (0xF << RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED2_MOD_3_0_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED1_MOD_3_0_OFFSET                                          (20)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED1_MOD_3_0_MASK                                            (0xF << RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED1_MOD_3_0_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED0_MOD_3_0_OFFSET                                          (16)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED0_MOD_3_0_MASK                                            (0xF << RTL8328_LED_SYSTEM_CONTROL2_SEL_P24_P31_LED0_MOD_3_0_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED3_MOD_3_0_OFFSET                                           (12)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED3_MOD_3_0_MASK                                             (0xF << RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED3_MOD_3_0_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED2_MOD_3_0_OFFSET                                           (8)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED2_MOD_3_0_MASK                                             (0xF << RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED2_MOD_3_0_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED1_MOD_3_0_OFFSET                                           (4)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED1_MOD_3_0_MASK                                             (0xF << RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED1_MOD_3_0_OFFSET)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED0_MOD_3_0_OFFSET                                           (0)
  #define RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED0_MOD_3_0_MASK                                             (0xF << RTL8328_LED_SYSTEM_CONTROL2_SEL_P0_P23_LED0_MOD_3_0_OFFSET)

#define RTL8328_PER_PORT_LED_ENABLE_CONTROL_ADDR                                                               (0x670064)
  #define RTL8328_PER_PORT_LED_ENABLE_CONTROL_EN_LED_PORT_31_0_OFFSET                                          (0)
  #define RTL8328_PER_PORT_LED_ENABLE_CONTROL_EN_LED_PORT_31_0_MASK                                            (0xFFFFFFFF << RTL8328_PER_PORT_LED_ENABLE_CONTROL_EN_LED_PORT_31_0_OFFSET)

#define RTL8328_SOFTWARE_LED_CONTROL0_ADDR                                                                     (0x670068)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P3_LED3_OFFSET                                                         (30)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P3_LED3_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P3_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P3_LED2_OFFSET                                                         (28)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P3_LED2_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P3_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P3_LED1_OFFSET                                                         (26)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P3_LED1_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P3_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P3_LED0_OFFSET                                                         (24)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P3_LED0_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P3_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P2_LED3_OFFSET                                                         (22)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P2_LED3_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P2_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P2_LED2_OFFSET                                                         (20)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P2_LED2_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P2_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P2_LED1_OFFSET                                                         (18)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P2_LED1_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P2_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P2_LED0_OFFSET                                                         (16)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P2_LED0_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P2_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P1_LED3_OFFSET                                                         (14)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P1_LED3_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P1_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P1_LED2_OFFSET                                                         (12)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P1_LED2_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P1_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P1_LED1_OFFSET                                                         (10)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P1_LED1_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P1_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P1_LED0_OFFSET                                                         (8)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P1_LED0_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P1_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P0_LED3_OFFSET                                                         (6)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P0_LED3_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P0_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P0_LED2_OFFSET                                                         (4)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P0_LED2_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P0_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P0_LED1_OFFSET                                                         (2)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P0_LED1_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P0_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P0_LED0_OFFSET                                                         (0)
  #define RTL8328_SOFTWARE_LED_CONTROL0_P0_LED0_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL0_P0_LED0_OFFSET)

#define RTL8328_SOFTWARE_LED_CONTROL1_ADDR                                                                     (0x67006C)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P7_LED3_OFFSET                                                         (30)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P7_LED3_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P7_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P7_LED2_OFFSET                                                         (28)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P7_LED2_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P7_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P7_LED1_OFFSET                                                         (26)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P7_LED1_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P7_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P7_LED0_OFFSET                                                         (24)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P7_LED0_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P7_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P6_LED3_OFFSET                                                         (22)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P6_LED3_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P6_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P6_LED2_OFFSET                                                         (20)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P6_LED2_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P6_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P6_LED1_OFFSET                                                         (18)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P6_LED1_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P6_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P6_LED0_OFFSET                                                         (16)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P6_LED0_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P6_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P5_LED3_OFFSET                                                         (14)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P5_LED3_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P5_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P5_LED2_OFFSET                                                         (12)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P5_LED2_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P5_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P5_LED1_OFFSET                                                         (10)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P5_LED1_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P5_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P5_LED0_OFFSET                                                         (8)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P5_LED0_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P5_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P4_LED3_OFFSET                                                         (6)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P4_LED3_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P4_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P4_LED2_OFFSET                                                         (4)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P4_LED2_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P4_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P4_LED1_OFFSET                                                         (2)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P4_LED1_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P4_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P4_LED0_OFFSET                                                         (0)
  #define RTL8328_SOFTWARE_LED_CONTROL1_P4_LED0_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL1_P4_LED0_OFFSET)

#define RTL8328_SOFTWARE_LED_CONTROL2_ADDR                                                                     (0x670070)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P11_LED3_OFFSET                                                        (30)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P11_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P11_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P11_LED2_OFFSET                                                        (28)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P11_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P11_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P11_LED1_OFFSET                                                        (26)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P11_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P11_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P11_LED0_OFFSET                                                        (24)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P11_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P11_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P10_LED3_OFFSET                                                        (22)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P10_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P10_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P10_LED2_OFFSET                                                        (20)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P10_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P10_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P10_LED1_OFFSET                                                        (18)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P10_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P10_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P10_LED0_OFFSET                                                        (16)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P10_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P10_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P9_LED3_OFFSET                                                         (14)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P9_LED3_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P9_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P9_LED2_OFFSET                                                         (12)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P9_LED2_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P9_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P9_LED1_OFFSET                                                         (10)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P9_LED1_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P9_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P9_LED0_OFFSET                                                         (8)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P9_LED0_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P9_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P8_LED3_OFFSET                                                         (6)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P8_LED3_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P8_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P8_LED2_OFFSET                                                         (4)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P8_LED2_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P8_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P8_LED1_OFFSET                                                         (2)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P8_LED1_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P8_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P8_LED0_OFFSET                                                         (0)
  #define RTL8328_SOFTWARE_LED_CONTROL2_P8_LED0_MASK                                                           (0x3 << RTL8328_SOFTWARE_LED_CONTROL2_P8_LED0_OFFSET)

#define RTL8328_SOFTWARE_LED_CONTROL3_ADDR                                                                     (0x670074)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P15_LED3_OFFSET                                                        (30)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P15_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P15_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P15_LED2_OFFSET                                                        (28)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P15_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P15_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P15_LED1_OFFSET                                                        (26)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P15_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P15_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P15_LED0_OFFSET                                                        (24)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P15_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P15_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P14_LED3_OFFSET                                                        (22)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P14_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P14_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P14_LED2_OFFSET                                                        (20)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P14_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P14_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P14_LED1_OFFSET                                                        (18)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P14_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P14_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P14_LED0_OFFSET                                                        (16)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P14_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P14_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P13_LED3_OFFSET                                                        (14)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P13_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P13_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P13_LED2_OFFSET                                                        (12)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P13_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P13_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P13_LED1_OFFSET                                                        (10)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P13_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P13_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P13_LED0_OFFSET                                                        (8)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P13_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P13_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P12_LED3_OFFSET                                                        (6)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P12_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P12_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P12_LED2_OFFSET                                                        (4)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P12_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P12_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P12_LED1_OFFSET                                                        (2)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P12_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P12_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P12_LED0_OFFSET                                                        (0)
  #define RTL8328_SOFTWARE_LED_CONTROL3_P12_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL3_P12_LED0_OFFSET)

#define RTL8328_SOFTWARE_LED_CONTROL4_ADDR                                                                     (0x670078)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P19_LED3_OFFSET                                                        (30)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P19_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P19_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P19_LED2_OFFSET                                                        (28)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P19_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P19_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P19_LED1_OFFSET                                                        (26)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P19_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P19_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P19_LED0_OFFSET                                                        (24)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P19_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P19_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P18_LED3_OFFSET                                                        (22)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P18_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P18_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P18_LED2_OFFSET                                                        (20)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P18_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P18_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P18_LED1_OFFSET                                                        (18)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P18_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P18_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P18_LED0_OFFSET                                                        (16)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P18_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P18_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P17_LED3_OFFSET                                                        (14)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P17_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P17_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P17_LED2_OFFSET                                                        (12)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P17_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P17_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P17_LED1_OFFSET                                                        (10)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P17_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P17_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P17_LED0_OFFSET                                                        (8)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P17_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P17_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P16_LED3_OFFSET                                                        (6)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P16_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P16_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P16_LED2_OFFSET                                                        (4)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P16_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P16_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P16_LED1_OFFSET                                                        (2)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P16_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P16_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P16_LED0_OFFSET                                                        (0)
  #define RTL8328_SOFTWARE_LED_CONTROL4_P16_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL4_P16_LED0_OFFSET)

#define RTL8328_SOFTWARE_LED_CONTROL5_ADDR                                                                     (0x67007C)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P23_LED3_OFFSET                                                        (30)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P23_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P23_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P23_LED2_OFFSET                                                        (28)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P23_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P23_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P23_LED1_OFFSET                                                        (26)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P23_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P23_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P23_LED0_OFFSET                                                        (24)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P23_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P23_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P22_LED3_OFFSET                                                        (22)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P22_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P22_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P22_LED2_OFFSET                                                        (20)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P22_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P22_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P22_LED1_OFFSET                                                        (18)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P22_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P22_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P22_LED0_OFFSET                                                        (16)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P22_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P22_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P21_LED3_OFFSET                                                        (14)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P21_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P21_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P21_LED2_OFFSET                                                        (12)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P21_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P21_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P21_LED1_OFFSET                                                        (10)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P21_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P21_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P21_LED0_OFFSET                                                        (8)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P21_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P21_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P20_LED3_OFFSET                                                        (6)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P20_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P20_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P20_LED2_OFFSET                                                        (4)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P20_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P20_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P20_LED1_OFFSET                                                        (2)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P20_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P20_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P20_LED0_OFFSET                                                        (0)
  #define RTL8328_SOFTWARE_LED_CONTROL5_P20_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL5_P20_LED0_OFFSET)

#define RTL8328_SOFTWARE_LED_CONTROL6_ADDR                                                                     (0x670080)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P27_LED3_OFFSET                                                        (30)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P27_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P27_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P27_LED2_OFFSET                                                        (28)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P27_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P27_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P27_LED1_OFFSET                                                        (26)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P27_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P27_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P27_LED0_OFFSET                                                        (24)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P27_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P27_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P26_LED3_OFFSET                                                        (22)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P26_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P26_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P26_LED2_OFFSET                                                        (20)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P26_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P26_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P26_LED1_OFFSET                                                        (18)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P26_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P26_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P26_LED0_OFFSET                                                        (16)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P26_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P26_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P25_LED3_OFFSET                                                        (14)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P25_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P25_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P25_LED2_OFFSET                                                        (12)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P25_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P25_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P25_LED1_OFFSET                                                        (10)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P25_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P25_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P25_LED0_OFFSET                                                        (8)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P25_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P25_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P24_LED3_OFFSET                                                        (6)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P24_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P24_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P24_LED2_OFFSET                                                        (4)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P24_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P24_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P24_LED1_OFFSET                                                        (2)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P24_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P24_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P24_LED0_OFFSET                                                        (0)
  #define RTL8328_SOFTWARE_LED_CONTROL6_P24_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL6_P24_LED0_OFFSET)

#define RTL8328_SOFTWARE_LED_CONTROL7_ADDR                                                                     (0x670084)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P31_LED3_OFFSET                                                        (30)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P31_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P31_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P31_LED2_OFFSET                                                        (28)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P31_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P31_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P31_LED1_OFFSET                                                        (26)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P31_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P31_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P31_LED0_OFFSET                                                        (24)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P31_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P31_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P30_LED3_OFFSET                                                        (22)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P30_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P30_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P30_LED2_OFFSET                                                        (20)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P30_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P30_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P30_LED1_OFFSET                                                        (18)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P30_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P30_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P30_LED0_OFFSET                                                        (16)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P30_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P30_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P29_LED3_OFFSET                                                        (14)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P29_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P29_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P29_LED2_OFFSET                                                        (12)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P29_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P29_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P29_LED1_OFFSET                                                        (10)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P29_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P29_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P29_LED0_OFFSET                                                        (8)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P29_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P29_LED0_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P28_LED3_OFFSET                                                        (6)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P28_LED3_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P28_LED3_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P28_LED2_OFFSET                                                        (4)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P28_LED2_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P28_LED2_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P28_LED1_OFFSET                                                        (2)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P28_LED1_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P28_LED1_OFFSET)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P28_LED0_OFFSET                                                        (0)
  #define RTL8328_SOFTWARE_LED_CONTROL7_P28_LED0_MASK                                                          (0x3 << RTL8328_SOFTWARE_LED_CONTROL7_P28_LED0_OFFSET)

#define RTL8328_LOADING_INDICATION_THRESHOLD_0_ADDR                                                            (0x670088)
  #define RTL8328_LOADING_INDICATION_THRESHOLD_0_THRESHOLD_0_OFFSET                                            (0)
  #define RTL8328_LOADING_INDICATION_THRESHOLD_0_THRESHOLD_0_MASK                                              (0x3FF << RTL8328_LOADING_INDICATION_THRESHOLD_0_THRESHOLD_0_OFFSET)

#define RTL8328_LOADING_INDICATION_THRESHOLD_1_ADDR                                                            (0x67008C)
  #define RTL8328_LOADING_INDICATION_THRESHOLD_1_THRESHOLD_1_OFFSET                                            (0)
  #define RTL8328_LOADING_INDICATION_THRESHOLD_1_THRESHOLD_1_MASK                                              (0x3FF << RTL8328_LOADING_INDICATION_THRESHOLD_1_THRESHOLD_1_OFFSET)

#define RTL8328_LOADING_INDICATION_THRESHOLD_2_ADDR                                                            (0x670090)
  #define RTL8328_LOADING_INDICATION_THRESHOLD_2_THRESHOLD_2_OFFSET                                            (0)
  #define RTL8328_LOADING_INDICATION_THRESHOLD_2_THRESHOLD_2_MASK                                              (0x3FF << RTL8328_LOADING_INDICATION_THRESHOLD_2_THRESHOLD_2_OFFSET)


/*
 * Feature: NIC 
 */
#define RTL8328_CPURPDCR0_ADDR                                                                                 (0x680000)
  #define RTL8328_CPURPDCR0_RXFDPBASE_CDPIDX0_OFFSET                                                           (2)
  #define RTL8328_CPURPDCR0_RXFDPBASE_CDPIDX0_MASK                                                             (0x3FFFFFFF << RTL8328_CPURPDCR0_RXFDPBASE_CDPIDX0_OFFSET)

#define RTL8328_CPURPDCR1_ADDR                                                                                 (0x680004)
  #define RTL8328_CPURPDCR1_RXFDPBASE_CDPIDX1_OFFSET                                                           (2)
  #define RTL8328_CPURPDCR1_RXFDPBASE_CDPIDX1_MASK                                                             (0x3FFFFFFF << RTL8328_CPURPDCR1_RXFDPBASE_CDPIDX1_OFFSET)

#define RTL8328_CPURPDCR2_ADDR                                                                                 (0x680008)
  #define RTL8328_CPURPDCR2_RXFDPBASE_CDPIDX2_OFFSET                                                           (2)
  #define RTL8328_CPURPDCR2_RXFDPBASE_CDPIDX2_MASK                                                             (0x3FFFFFFF << RTL8328_CPURPDCR2_RXFDPBASE_CDPIDX2_OFFSET)

#define RTL8328_CPURPDCR3_ADDR                                                                                 (0x68000C)
  #define RTL8328_CPURPDCR3_RXFDPBASE_CDPIDX3_OFFSET                                                           (2)
  #define RTL8328_CPURPDCR3_RXFDPBASE_CDPIDX3_MASK                                                             (0x3FFFFFFF << RTL8328_CPURPDCR3_RXFDPBASE_CDPIDX3_OFFSET)

#define RTL8328_CPURPDCR4_ADDR                                                                                 (0x680010)
  #define RTL8328_CPURPDCR4_RXFDPBASE_CDPIDX4_OFFSET                                                           (2)
  #define RTL8328_CPURPDCR4_RXFDPBASE_CDPIDX4_MASK                                                             (0x3FFFFFFF << RTL8328_CPURPDCR4_RXFDPBASE_CDPIDX4_OFFSET)

#define RTL8328_CPURPDCR5_ADDR                                                                                 (0x680014)
  #define RTL8328_CPURPDCR5_RXFDPBASE_CDPIDX5_OFFSET                                                           (2)
  #define RTL8328_CPURPDCR5_RXFDPBASE_CDPIDX5_MASK                                                             (0x3FFFFFFF << RTL8328_CPURPDCR5_RXFDPBASE_CDPIDX5_OFFSET)

#define RTL8328_CPURPDCR6_ADDR                                                                                 (0x680018)
  #define RTL8328_CPURPDCR6_RXFDPBASE_CDPIDX6_OFFSET                                                           (2)
  #define RTL8328_CPURPDCR6_RXFDPBASE_CDPIDX6_MASK                                                             (0x3FFFFFFF << RTL8328_CPURPDCR6_RXFDPBASE_CDPIDX6_OFFSET)

#define RTL8328_CPURPDCR7_ADDR                                                                                 (0x68001C)
  #define RTL8328_CPURPDCR7_RXFDPBASE_CDPIDX7_OFFSET                                                           (2)
  #define RTL8328_CPURPDCR7_RXFDPBASE_CDPIDX7_MASK                                                             (0x3FFFFFFF << RTL8328_CPURPDCR7_RXFDPBASE_CDPIDX7_OFFSET)

#define RTL8328_CPURMDCR_ADDR                                                                                  (0x680020)
  #define RTL8328_CPURMDCR_MBFDPBASE_CDPIDX_OFFSET                                                             (2)
  #define RTL8328_CPURMDCR_MBFDPBASE_CDPIDX_MASK                                                               (0x3FFFFFFF << RTL8328_CPURMDCR_MBFDPBASE_CDPIDX_OFFSET)

#define RTL8328_CPUTPDCR0_ADDR                                                                                 (0x680024)
  #define RTL8328_CPUTPDCR0_TXFDPBASE_CDPIDX0_OFFSET                                                           (2)
  #define RTL8328_CPUTPDCR0_TXFDPBASE_CDPIDX0_MASK                                                             (0x3FFFFFFF << RTL8328_CPUTPDCR0_TXFDPBASE_CDPIDX0_OFFSET)

#define RTL8328_CPUTPDCR1_ADDR                                                                                 (0x680028)
  #define RTL8328_CPUTPDCR1_TXFDPBASE_CDPIDX1_OFFSET                                                           (2)
  #define RTL8328_CPUTPDCR1_TXFDPBASE_CDPIDX1_MASK                                                             (0x3FFFFFFF << RTL8328_CPUTPDCR1_TXFDPBASE_CDPIDX1_OFFSET)

#define RTL8328_CPUIIMR_ADDR                                                                                   (0x68002C)
  #define RTL8328_CPUIIMR_EN_PHCNTD7_OFFSET                                                                    (28)
  #define RTL8328_CPUIIMR_EN_PHCNTD7_MASK                                                                      (0x1 << RTL8328_CPUIIMR_EN_PHCNTD7_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHCNTD6_OFFSET                                                                    (27)
  #define RTL8328_CPUIIMR_EN_PHCNTD6_MASK                                                                      (0x1 << RTL8328_CPUIIMR_EN_PHCNTD6_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHCNTD5_OFFSET                                                                    (26)
  #define RTL8328_CPUIIMR_EN_PHCNTD5_MASK                                                                      (0x1 << RTL8328_CPUIIMR_EN_PHCNTD5_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHCNTD4_OFFSET                                                                    (25)
  #define RTL8328_CPUIIMR_EN_PHCNTD4_MASK                                                                      (0x1 << RTL8328_CPUIIMR_EN_PHCNTD4_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHCNTD3_OFFSET                                                                    (24)
  #define RTL8328_CPUIIMR_EN_PHCNTD3_MASK                                                                      (0x1 << RTL8328_CPUIIMR_EN_PHCNTD3_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHCNTD2_OFFSET                                                                    (23)
  #define RTL8328_CPUIIMR_EN_PHCNTD2_MASK                                                                      (0x1 << RTL8328_CPUIIMR_EN_PHCNTD2_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHCNTD1_OFFSET                                                                    (22)
  #define RTL8328_CPUIIMR_EN_PHCNTD1_MASK                                                                      (0x1 << RTL8328_CPUIIMR_EN_PHCNTD1_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHCNTD0_OFFSET                                                                    (21)
  #define RTL8328_CPUIIMR_EN_PHCNTD0_MASK                                                                      (0x1 << RTL8328_CPUIIMR_EN_PHCNTD0_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHD7_OFFSET                                                                       (20)
  #define RTL8328_CPUIIMR_EN_PHD7_MASK                                                                         (0x1 << RTL8328_CPUIIMR_EN_PHD7_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHD6_OFFSET                                                                       (19)
  #define RTL8328_CPUIIMR_EN_PHD6_MASK                                                                         (0x1 << RTL8328_CPUIIMR_EN_PHD6_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHD5_OFFSET                                                                       (18)
  #define RTL8328_CPUIIMR_EN_PHD5_MASK                                                                         (0x1 << RTL8328_CPUIIMR_EN_PHD5_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHD4_OFFSET                                                                       (17)
  #define RTL8328_CPUIIMR_EN_PHD4_MASK                                                                         (0x1 << RTL8328_CPUIIMR_EN_PHD4_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHD3_OFFSET                                                                       (16)
  #define RTL8328_CPUIIMR_EN_PHD3_MASK                                                                         (0x1 << RTL8328_CPUIIMR_EN_PHD3_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHD2_OFFSET                                                                       (15)
  #define RTL8328_CPUIIMR_EN_PHD2_MASK                                                                         (0x1 << RTL8328_CPUIIMR_EN_PHD2_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHD1_OFFSET                                                                       (14)
  #define RTL8328_CPUIIMR_EN_PHD1_MASK                                                                         (0x1 << RTL8328_CPUIIMR_EN_PHD1_OFFSET)
  #define RTL8328_CPUIIMR_EN_PHD0_OFFSET                                                                       (13)
  #define RTL8328_CPUIIMR_EN_PHD0_MASK                                                                         (0x1 << RTL8328_CPUIIMR_EN_PHD0_OFFSET)
  #define RTL8328_CPUIIMR_EN_MBD_OFFSET                                                                        (12)
  #define RTL8328_CPUIIMR_EN_MBD_MASK                                                                          (0x1 << RTL8328_CPUIIMR_EN_MBD_OFFSET)
  #define RTL8328_CPUIIMR_EN_TX_DONE1_OFFSET                                                                   (11)
  #define RTL8328_CPUIIMR_EN_TX_DONE1_MASK                                                                     (0x1 << RTL8328_CPUIIMR_EN_TX_DONE1_OFFSET)
  #define RTL8328_CPUIIMR_EN_TX_DONE0_OFFSET                                                                   (10)
  #define RTL8328_CPUIIMR_EN_TX_DONE0_MASK                                                                     (0x1 << RTL8328_CPUIIMR_EN_TX_DONE0_OFFSET)
  #define RTL8328_CPUIIMR_EN_RX_DONE7_OFFSET                                                                   (9)
  #define RTL8328_CPUIIMR_EN_RX_DONE7_MASK                                                                     (0x1 << RTL8328_CPUIIMR_EN_RX_DONE7_OFFSET)
  #define RTL8328_CPUIIMR_EN_RX_DONE6_OFFSET                                                                   (8)
  #define RTL8328_CPUIIMR_EN_RX_DONE6_MASK                                                                     (0x1 << RTL8328_CPUIIMR_EN_RX_DONE6_OFFSET)
  #define RTL8328_CPUIIMR_EN_RX_DONE5_OFFSET                                                                   (7)
  #define RTL8328_CPUIIMR_EN_RX_DONE5_MASK                                                                     (0x1 << RTL8328_CPUIIMR_EN_RX_DONE5_OFFSET)
  #define RTL8328_CPUIIMR_EN_RX_DONE4_OFFSET                                                                   (6)
  #define RTL8328_CPUIIMR_EN_RX_DONE4_MASK                                                                     (0x1 << RTL8328_CPUIIMR_EN_RX_DONE4_OFFSET)
  #define RTL8328_CPUIIMR_EN_RX_DONE3_OFFSET                                                                   (5)
  #define RTL8328_CPUIIMR_EN_RX_DONE3_MASK                                                                     (0x1 << RTL8328_CPUIIMR_EN_RX_DONE3_OFFSET)
  #define RTL8328_CPUIIMR_EN_RX_DONE2_OFFSET                                                                   (4)
  #define RTL8328_CPUIIMR_EN_RX_DONE2_MASK                                                                     (0x1 << RTL8328_CPUIIMR_EN_RX_DONE2_OFFSET)
  #define RTL8328_CPUIIMR_EN_RX_DONE1_OFFSET                                                                   (3)
  #define RTL8328_CPUIIMR_EN_RX_DONE1_MASK                                                                     (0x1 << RTL8328_CPUIIMR_EN_RX_DONE1_OFFSET)
  #define RTL8328_CPUIIMR_EN_RX_DONE0_OFFSET                                                                   (2)
  #define RTL8328_CPUIIMR_EN_RX_DONE0_MASK                                                                     (0x1 << RTL8328_CPUIIMR_EN_RX_DONE0_OFFSET)
  #define RTL8328_CPUIIMR_EN_TX_ALLDONE1_OFFSET                                                                (1)
  #define RTL8328_CPUIIMR_EN_TX_ALLDONE1_MASK                                                                  (0x1 << RTL8328_CPUIIMR_EN_TX_ALLDONE1_OFFSET)
  #define RTL8328_CPUIIMR_EN_TX_ALLDONE0_OFFSET                                                                (0)
  #define RTL8328_CPUIIMR_EN_TX_ALLDONE0_MASK                                                                  (0x1 << RTL8328_CPUIIMR_EN_TX_ALLDONE0_OFFSET)

#define RTL8328_CPUIISR_ADDR                                                                                   (0x680030)
  #define RTL8328_CPUIISR_INT_PHCNTD7_OFFSET                                                                   (28)
  #define RTL8328_CPUIISR_INT_PHCNTD7_MASK                                                                     (0x1 << RTL8328_CPUIISR_INT_PHCNTD7_OFFSET)
  #define RTL8328_CPUIISR_INT_PHCNTD6_OFFSET                                                                   (27)
  #define RTL8328_CPUIISR_INT_PHCNTD6_MASK                                                                     (0x1 << RTL8328_CPUIISR_INT_PHCNTD6_OFFSET)
  #define RTL8328_CPUIISR_INT_PHCNTD5_OFFSET                                                                   (26)
  #define RTL8328_CPUIISR_INT_PHCNTD5_MASK                                                                     (0x1 << RTL8328_CPUIISR_INT_PHCNTD5_OFFSET)
  #define RTL8328_CPUIISR_INT_PHCNTD4_OFFSET                                                                   (25)
  #define RTL8328_CPUIISR_INT_PHCNTD4_MASK                                                                     (0x1 << RTL8328_CPUIISR_INT_PHCNTD4_OFFSET)
  #define RTL8328_CPUIISR_INT_PHCNTD3_OFFSET                                                                   (24)
  #define RTL8328_CPUIISR_INT_PHCNTD3_MASK                                                                     (0x1 << RTL8328_CPUIISR_INT_PHCNTD3_OFFSET)
  #define RTL8328_CPUIISR_INT_PHCNTD2_OFFSET                                                                   (23)
  #define RTL8328_CPUIISR_INT_PHCNTD2_MASK                                                                     (0x1 << RTL8328_CPUIISR_INT_PHCNTD2_OFFSET)
  #define RTL8328_CPUIISR_INT_PHCNTD1_OFFSET                                                                   (22)
  #define RTL8328_CPUIISR_INT_PHCNTD1_MASK                                                                     (0x1 << RTL8328_CPUIISR_INT_PHCNTD1_OFFSET)
  #define RTL8328_CPUIISR_INT_PHCNTD0_OFFSET                                                                   (21)
  #define RTL8328_CPUIISR_INT_PHCNTD0_MASK                                                                     (0x1 << RTL8328_CPUIISR_INT_PHCNTD0_OFFSET)
  #define RTL8328_CPUIISR_INT_PHD7_OFFSET                                                                      (20)
  #define RTL8328_CPUIISR_INT_PHD7_MASK                                                                        (0x1 << RTL8328_CPUIISR_INT_PHD7_OFFSET)
  #define RTL8328_CPUIISR_INT_PHD6_OFFSET                                                                      (19)
  #define RTL8328_CPUIISR_INT_PHD6_MASK                                                                        (0x1 << RTL8328_CPUIISR_INT_PHD6_OFFSET)
  #define RTL8328_CPUIISR_INT_PHD5_OFFSET                                                                      (18)
  #define RTL8328_CPUIISR_INT_PHD5_MASK                                                                        (0x1 << RTL8328_CPUIISR_INT_PHD5_OFFSET)
  #define RTL8328_CPUIISR_INT_PHD4_OFFSET                                                                      (17)
  #define RTL8328_CPUIISR_INT_PHD4_MASK                                                                        (0x1 << RTL8328_CPUIISR_INT_PHD4_OFFSET)
  #define RTL8328_CPUIISR_INT_PHD3_OFFSET                                                                      (16)
  #define RTL8328_CPUIISR_INT_PHD3_MASK                                                                        (0x1 << RTL8328_CPUIISR_INT_PHD3_OFFSET)
  #define RTL8328_CPUIISR_INT_PHD2_OFFSET                                                                      (15)
  #define RTL8328_CPUIISR_INT_PHD2_MASK                                                                        (0x1 << RTL8328_CPUIISR_INT_PHD2_OFFSET)
  #define RTL8328_CPUIISR_INT_PHD1_OFFSET                                                                      (14)
  #define RTL8328_CPUIISR_INT_PHD1_MASK                                                                        (0x1 << RTL8328_CPUIISR_INT_PHD1_OFFSET)
  #define RTL8328_CPUIISR_INT_PHD0_OFFSET                                                                      (13)
  #define RTL8328_CPUIISR_INT_PHD0_MASK                                                                        (0x1 << RTL8328_CPUIISR_INT_PHD0_OFFSET)
  #define RTL8328_CPUIISR_INT_MBD_OFFSET                                                                       (12)
  #define RTL8328_CPUIISR_INT_MBD_MASK                                                                         (0x1 << RTL8328_CPUIISR_INT_MBD_OFFSET)
  #define RTL8328_CPUIISR_INT_TX_DONE1_OFFSET                                                                  (11)
  #define RTL8328_CPUIISR_INT_TX_DONE1_MASK                                                                    (0x1 << RTL8328_CPUIISR_INT_TX_DONE1_OFFSET)
  #define RTL8328_CPUIISR_INT_TX_DONE0_OFFSET                                                                  (10)
  #define RTL8328_CPUIISR_INT_TX_DONE0_MASK                                                                    (0x1 << RTL8328_CPUIISR_INT_TX_DONE0_OFFSET)
  #define RTL8328_CPUIISR_INT_RX_DONE7_OFFSET                                                                  (9)
  #define RTL8328_CPUIISR_INT_RX_DONE7_MASK                                                                    (0x1 << RTL8328_CPUIISR_INT_RX_DONE7_OFFSET)
  #define RTL8328_CPUIISR_INT_RX_DONE6_OFFSET                                                                  (8)
  #define RTL8328_CPUIISR_INT_RX_DONE6_MASK                                                                    (0x1 << RTL8328_CPUIISR_INT_RX_DONE6_OFFSET)
  #define RTL8328_CPUIISR_INT_RX_DONE5_OFFSET                                                                  (7)
  #define RTL8328_CPUIISR_INT_RX_DONE5_MASK                                                                    (0x1 << RTL8328_CPUIISR_INT_RX_DONE5_OFFSET)
  #define RTL8328_CPUIISR_INT_RX_DONE4_OFFSET                                                                  (6)
  #define RTL8328_CPUIISR_INT_RX_DONE4_MASK                                                                    (0x1 << RTL8328_CPUIISR_INT_RX_DONE4_OFFSET)
  #define RTL8328_CPUIISR_INT_RX_DONE3_OFFSET                                                                  (5)
  #define RTL8328_CPUIISR_INT_RX_DONE3_MASK                                                                    (0x1 << RTL8328_CPUIISR_INT_RX_DONE3_OFFSET)
  #define RTL8328_CPUIISR_INT_RX_DONE2_OFFSET                                                                  (4)
  #define RTL8328_CPUIISR_INT_RX_DONE2_MASK                                                                    (0x1 << RTL8328_CPUIISR_INT_RX_DONE2_OFFSET)
  #define RTL8328_CPUIISR_INT_RX_DONE1_OFFSET                                                                  (3)
  #define RTL8328_CPUIISR_INT_RX_DONE1_MASK                                                                    (0x1 << RTL8328_CPUIISR_INT_RX_DONE1_OFFSET)
  #define RTL8328_CPUIISR_INT_RX_DONE0_OFFSET                                                                  (2)
  #define RTL8328_CPUIISR_INT_RX_DONE0_MASK                                                                    (0x1 << RTL8328_CPUIISR_INT_RX_DONE0_OFFSET)
  #define RTL8328_CPUIISR_INT_TX_ALLDONE1_OFFSET                                                               (1)
  #define RTL8328_CPUIISR_INT_TX_ALLDONE1_MASK                                                                 (0x1 << RTL8328_CPUIISR_INT_TX_ALLDONE1_OFFSET)
  #define RTL8328_CPUIISR_INT_TX_ALLDONE0_OFFSET                                                               (0)
  #define RTL8328_CPUIISR_INT_TX_ALLDONE0_MASK                                                                 (0x1 << RTL8328_CPUIISR_INT_TX_ALLDONE0_OFFSET)

#define RTL8328_CPUICR_ADDR                                                                                    (0x680034)
  #define RTL8328_CPUICR_PH_AUTOTAG_OFFSET                                                                     (8)
  #define RTL8328_CPUICR_PH_AUTOTAG_MASK                                                                       (0x1 << RTL8328_CPUICR_PH_AUTOTAG_OFFSET)
  #define RTL8328_CPUICR_TX_CMD_OFFSET                                                                         (7)
  #define RTL8328_CPUICR_TX_CMD_MASK                                                                           (0x1 << RTL8328_CPUICR_TX_CMD_OFFSET)
  #define RTL8328_CPUICR_RX_CMD_OFFSET                                                                         (6)
  #define RTL8328_CPUICR_RX_CMD_MASK                                                                           (0x1 << RTL8328_CPUICR_RX_CMD_OFFSET)
  #define RTL8328_CPUICR_BURST_SIZE_OFFSET                                                                     (4)
  #define RTL8328_CPUICR_BURST_SIZE_MASK                                                                       (0x3 << RTL8328_CPUICR_BURST_SIZE_OFFSET)
  #define RTL8328_CPUICR_TXFN_OFFSET                                                                           (3)
  #define RTL8328_CPUICR_TXFN_MASK                                                                             (0x1 << RTL8328_CPUICR_TXFN_OFFSET)
  #define RTL8328_CPUICR_LBMODE_OFFSET                                                                         (2)
  #define RTL8328_CPUICR_LBMODE_MASK                                                                           (0x1 << RTL8328_CPUICR_LBMODE_OFFSET)
  #define RTL8328_CPUICR_MITI_TIMER1_OFFSET                                                                    (1)
  #define RTL8328_CPUICR_MITI_TIMER1_MASK                                                                      (0x1 << RTL8328_CPUICR_MITI_TIMER1_OFFSET)
  #define RTL8328_CPUICR_LENCRC_OFFSET                                                                         (0)
  #define RTL8328_CPUICR_LENCRC_MASK                                                                           (0x1 << RTL8328_CPUICR_LENCRC_OFFSET)

#define RTL8328_RXDSC0CNT_ADDR                                                                                 (0x680038)
  #define RTL8328_RXDSC0CNT_RXDSCCNT_AVAIL0_OFFSET                                                             (0)
  #define RTL8328_RXDSC0CNT_RXDSCCNT_AVAIL0_MASK                                                               (0xFFFF << RTL8328_RXDSC0CNT_RXDSCCNT_AVAIL0_OFFSET)

#define RTL8328_RXDSC1CNT_ADDR                                                                                 (0x68003C)
  #define RTL8328_RXDSC1CNT_RXDSCCNT_AVAIL1_OFFSET                                                             (0)
  #define RTL8328_RXDSC1CNT_RXDSCCNT_AVAIL1_MASK                                                               (0xFFFF << RTL8328_RXDSC1CNT_RXDSCCNT_AVAIL1_OFFSET)

#define RTL8328_RXDSC2CNT_ADDR                                                                                 (0x680040)
  #define RTL8328_RXDSC2CNT_RXDSCCNT_AVAIL2_OFFSET                                                             (0)
  #define RTL8328_RXDSC2CNT_RXDSCCNT_AVAIL2_MASK                                                               (0xFFFF << RTL8328_RXDSC2CNT_RXDSCCNT_AVAIL2_OFFSET)

#define RTL8328_RXDSC3CNT_ADDR                                                                                 (0x680044)
  #define RTL8328_RXDSC3CNT_RXDSCCNT_AVAIL3_OFFSET                                                             (0)
  #define RTL8328_RXDSC3CNT_RXDSCCNT_AVAIL3_MASK                                                               (0xFFFF << RTL8328_RXDSC3CNT_RXDSCCNT_AVAIL3_OFFSET)

#define RTL8328_RXDSC4CNT_ADDR                                                                                 (0x680048)
  #define RTL8328_RXDSC4CNT_RXDSCCNT_AVAIL4_OFFSET                                                             (0)
  #define RTL8328_RXDSC4CNT_RXDSCCNT_AVAIL4_MASK                                                               (0xFFFF << RTL8328_RXDSC4CNT_RXDSCCNT_AVAIL4_OFFSET)

#define RTL8328_RXDSC5CNT_ADDR                                                                                 (0x68004C)
  #define RTL8328_RXDSC5CNT_RXDSCCNT_AVAIL5_OFFSET                                                             (0)
  #define RTL8328_RXDSC5CNT_RXDSCCNT_AVAIL5_MASK                                                               (0xFFFF << RTL8328_RXDSC5CNT_RXDSCCNT_AVAIL5_OFFSET)

#define RTL8328_RXDSC6CNT_ADDR                                                                                 (0x680050)
  #define RTL8328_RXDSC6CNT_RXDSCCNT_AVAIL6_OFFSET                                                             (0)
  #define RTL8328_RXDSC6CNT_RXDSCCNT_AVAIL6_MASK                                                               (0xFFFF << RTL8328_RXDSC6CNT_RXDSCCNT_AVAIL6_OFFSET)

#define RTL8328_RXDSC7CNT_ADDR                                                                                 (0x680054)
  #define RTL8328_RXDSC7CNT_RXDSCCNT_AVAIL7_OFFSET                                                             (0)
  #define RTL8328_RXDSC7CNT_RXDSCCNT_AVAIL7_MASK                                                               (0xFFFF << RTL8328_RXDSC7CNT_RXDSCCNT_AVAIL7_OFFSET)

#define RTL8328_CPURXPKT_ADDR                                                                                  (0x680058)
  #define RTL8328_CPURXPKT_CPURXPKT7_OFFSET                                                                    (7)
  #define RTL8328_CPURXPKT_CPURXPKT7_MASK                                                                      (0x1 << RTL8328_CPURXPKT_CPURXPKT7_OFFSET)
  #define RTL8328_CPURXPKT_CPURXPKT6_OFFSET                                                                    (6)
  #define RTL8328_CPURXPKT_CPURXPKT6_MASK                                                                      (0x1 << RTL8328_CPURXPKT_CPURXPKT6_OFFSET)
  #define RTL8328_CPURXPKT_CPURXPKT5_OFFSET                                                                    (5)
  #define RTL8328_CPURXPKT_CPURXPKT5_MASK                                                                      (0x1 << RTL8328_CPURXPKT_CPURXPKT5_OFFSET)
  #define RTL8328_CPURXPKT_CPURXPKT4_OFFSET                                                                    (4)
  #define RTL8328_CPURXPKT_CPURXPKT4_MASK                                                                      (0x1 << RTL8328_CPURXPKT_CPURXPKT4_OFFSET)
  #define RTL8328_CPURXPKT_CPURXPKT3_OFFSET                                                                    (3)
  #define RTL8328_CPURXPKT_CPURXPKT3_MASK                                                                      (0x1 << RTL8328_CPURXPKT_CPURXPKT3_OFFSET)
  #define RTL8328_CPURXPKT_CPURXPKT2_OFFSET                                                                    (2)
  #define RTL8328_CPURXPKT_CPURXPKT2_MASK                                                                      (0x1 << RTL8328_CPURXPKT_CPURXPKT2_OFFSET)
  #define RTL8328_CPURXPKT_CPURXPKT1_OFFSET                                                                    (1)
  #define RTL8328_CPURXPKT_CPURXPKT1_MASK                                                                      (0x1 << RTL8328_CPURXPKT_CPURXPKT1_OFFSET)
  #define RTL8328_CPURXPKT_CPURXPKT0_OFFSET                                                                    (0)
  #define RTL8328_CPURXPKT_CPURXPKT0_MASK                                                                      (0x1 << RTL8328_CPURXPKT_CPURXPKT0_OFFSET)


/*
 * Feature: ALE Related Diagnostic 
 */
#define RTL8328_ALE_TEST_MODE_CONTROL_ADDR                                                                     (0x6A0000)
  #define RTL8328_ALE_TEST_MODE_CONTROL_ALERUNNING_OFFSET                                                      (1)
  #define RTL8328_ALE_TEST_MODE_CONTROL_ALERUNNING_MASK                                                        (0x1 << RTL8328_ALE_TEST_MODE_CONTROL_ALERUNNING_OFFSET)
  #define RTL8328_ALE_TEST_MODE_CONTROL_ENALETESTMODE_OFFSET                                                   (0)
  #define RTL8328_ALE_TEST_MODE_CONTROL_ENALETESTMODE_MASK                                                     (0x1 << RTL8328_ALE_TEST_MODE_CONTROL_ENALETESTMODE_OFFSET)

#define RTL8328_MII_TEST_MODE_TX_CONTROL_ADDR                                                                  (0x6A0004)
  #define RTL8328_MII_TEST_MODE_TX_CONTROL_TXTMENPM_OFFSET                                                     (0)
  #define RTL8328_MII_TEST_MODE_TX_CONTROL_TXTMENPM_MASK                                                       (0xFFFFFFF << RTL8328_MII_TEST_MODE_TX_CONTROL_TXTMENPM_OFFSET)

#define RTL8328_MII_TEST_MODE_RX_CONTROL_ADDR                                                                  (0x6A0008)
  #define RTL8328_MII_TEST_MODE_RX_CONTROL_RXTMENPM_OFFSET                                                     (0)
  #define RTL8328_MII_TEST_MODE_RX_CONTROL_RXTMENPM_MASK                                                       (0xFFFFFFF << RTL8328_MII_TEST_MODE_RX_CONTROL_RXTMENPM_OFFSET)

#define RTL8328_MAC_TEST_MODE_GMII_RX_ADDR                                                                     (0x6A000C)
  #define RTL8328_MAC_TEST_MODE_GMII_RX_RXC_OFFSET                                                             (14)
  #define RTL8328_MAC_TEST_MODE_GMII_RX_RXC_MASK                                                               (0x1 << RTL8328_MAC_TEST_MODE_GMII_RX_RXC_OFFSET)
  #define RTL8328_MAC_TEST_MODE_GMII_RX_RXEN_OFFSET                                                            (13)
  #define RTL8328_MAC_TEST_MODE_GMII_RX_RXEN_MASK                                                              (0x1 << RTL8328_MAC_TEST_MODE_GMII_RX_RXEN_OFFSET)
  #define RTL8328_MAC_TEST_MODE_GMII_RX_RXD_OFFSET                                                             (5)
  #define RTL8328_MAC_TEST_MODE_GMII_RX_RXD_MASK                                                               (0xFF << RTL8328_MAC_TEST_MODE_GMII_RX_RXD_OFFSET)
  #define RTL8328_MAC_TEST_MODE_GMII_RX_RXPN_OFFSET                                                            (0)
  #define RTL8328_MAC_TEST_MODE_GMII_RX_RXPN_MASK                                                              (0x1F << RTL8328_MAC_TEST_MODE_GMII_RX_RXPN_OFFSET)

#define RTL8328_MAC_TEST_MODE_GMII_TX_ADDR                                                                     (0x6A0010)
  #define RTL8328_MAC_TEST_MODE_GMII_TX_LATCH_TXREG_OFFSET                                                     (14)
  #define RTL8328_MAC_TEST_MODE_GMII_TX_LATCH_TXREG_MASK                                                       (0x1 << RTL8328_MAC_TEST_MODE_GMII_TX_LATCH_TXREG_OFFSET)
  #define RTL8328_MAC_TEST_MODE_GMII_TX_TXEN_OFFSET                                                            (13)
  #define RTL8328_MAC_TEST_MODE_GMII_TX_TXEN_MASK                                                              (0x1 << RTL8328_MAC_TEST_MODE_GMII_TX_TXEN_OFFSET)
  #define RTL8328_MAC_TEST_MODE_GMII_TX_TXD_OFFSET                                                             (5)
  #define RTL8328_MAC_TEST_MODE_GMII_TX_TXD_MASK                                                               (0xFF << RTL8328_MAC_TEST_MODE_GMII_TX_TXD_OFFSET)
  #define RTL8328_MAC_TEST_MODE_GMII_TX_TXPN_OFFSET                                                            (0)
  #define RTL8328_MAC_TEST_MODE_GMII_TX_TXPN_MASK                                                              (0x1F << RTL8328_MAC_TEST_MODE_GMII_TX_TXPN_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR0_ADDR                                                                   (0x6A0014)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_DEI_OFFSET                                                           (31)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_DEI_MASK                                                             (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR0_DEI_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_OPRI_OFFSET                                                          (28)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_OPRI_MASK                                                            (0x7 << RTL8328_HEADER_STAMP_BEFORE_CR0_OPRI_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_OTAGEXIST_OFFSET                                                     (27)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_OTAGEXIST_MASK                                                       (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR0_OTAGEXIST_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_CPUTAG_OFFSET                                                        (26)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_CPUTAG_MASK                                                          (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR0_CPUTAG_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_OAMPDU_OFFSET                                                        (25)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_OAMPDU_MASK                                                          (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR0_OAMPDU_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_DATYPE_OFFSET                                                        (23)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_DATYPE_MASK                                                          (0x3 << RTL8328_HEADER_STAMP_BEFORE_CR0_DATYPE_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_IPFO0_N_OFFSET                                                       (22)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_IPFO0_N_MASK                                                         (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR0_IPFO0_N_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_L4OFF_OFFSET                                                         (14)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_L4OFF_MASK                                                           (0xFF << RTL8328_HEADER_STAMP_BEFORE_CR0_L4OFF_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_L34FMT_OFFSET                                                        (10)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_L34FMT_MASK                                                          (0xF << RTL8328_HEADER_STAMP_BEFORE_CR0_L34FMT_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_PPPOE_OFFSET                                                         (9)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_PPPOE_MASK                                                           (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR0_PPPOE_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_L2FMT_OFFSET                                                         (5)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_L2FMT_MASK                                                           (0xF << RTL8328_HEADER_STAMP_BEFORE_CR0_L2FMT_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_SPHY_OFFSET                                                          (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR0_SPHY_MASK                                                            (0x1F << RTL8328_HEADER_STAMP_BEFORE_CR0_SPHY_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR1_ADDR                                                                   (0x6A0018)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_IPV4OPH_OFFSET                                                       (31)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_IPV4OPH_MASK                                                         (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR1_IPV4OPH_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_FRAMELEN_OFFSET                                                      (17)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_FRAMELEN_MASK                                                        (0x3FFF << RTL8328_HEADER_STAMP_BEFORE_CR1_FRAMELEN_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_CFI_OFFSET                                                           (16)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_CFI_MASK                                                             (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR1_CFI_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_IPRI_OFFSET                                                          (13)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_IPRI_MASK                                                            (0x7 << RTL8328_HEADER_STAMP_BEFORE_CR1_IPRI_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_ITAGEXIST_OFFSET                                                     (12)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_ITAGEXIST_MASK                                                       (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR1_ITAGEXIST_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_OVID_OFFSET                                                          (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR1_OVID_MASK                                                            (0xFFF << RTL8328_HEADER_STAMP_BEFORE_CR1_OVID_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR2_ADDR                                                                   (0x6A001C)
  #define RTL8328_HEADER_STAMP_BEFORE_CR2_LB_OFFSET                                                            (31)
  #define RTL8328_HEADER_STAMP_BEFORE_CR2_LB_MASK                                                              (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR2_LB_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR2_RTKPRO_OFFSET                                                        (28)
  #define RTL8328_HEADER_STAMP_BEFORE_CR2_RTKPRO_MASK                                                          (0x7 << RTL8328_HEADER_STAMP_BEFORE_CR2_RTKPRO_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR2_TYPELEN_OFFSET                                                       (12)
  #define RTL8328_HEADER_STAMP_BEFORE_CR2_TYPELEN_MASK                                                         (0xFFFF << RTL8328_HEADER_STAMP_BEFORE_CR2_TYPELEN_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR2_IVID_OFFSET                                                          (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR2_IVID_MASK                                                            (0xFFF << RTL8328_HEADER_STAMP_BEFORE_CR2_IVID_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR3_ADDR                                                                   (0x6A0020)
  #define RTL8328_HEADER_STAMP_BEFORE_CR3_FS1_31_0_OFFSET                                                      (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR3_FS1_31_0_MASK                                                        (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR3_FS1_31_0_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR4_ADDR                                                                   (0x6A0024)
  #define RTL8328_HEADER_STAMP_BEFORE_CR4_FS1_63_32_OFFSET                                                     (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR4_FS1_63_32_MASK                                                       (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR4_FS1_63_32_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR5_ADDR                                                                   (0x6A0028)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_FLAG_OFFSET                                                          (16)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_FLAG_MASK                                                            (0xFFFF << RTL8328_HEADER_STAMP_BEFORE_CR5_FLAG_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_UNUSED_OFFSET                                                        (15)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_UNUSED_MASK                                                          (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_UNUSED_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_OAM_LBDA_OFFSET                                                      (13)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_OAM_LBDA_MASK                                                        (0x3 << RTL8328_HEADER_STAMP_BEFORE_CR5_OAM_LBDA_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_OAM_LBSA_OFFSET                                                      (11)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_OAM_LBSA_MASK                                                        (0x3 << RTL8328_HEADER_STAMP_BEFORE_CR5_OAM_LBSA_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_INSERTCPUTAG_OFFSET                                                  (10)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_INSERTCPUTAG_MASK                                                    (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_INSERTCPUTAG_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_TRAPTOCPU_OFFSET                                                     (9)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_TRAPTOCPU_MASK                                                       (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_TRAPTOCPU_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_OAMTF_OFFSET                                                         (8)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_OAMTF_MASK                                                           (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_OAMTF_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_DFPRI_OFFSET                                                         (7)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_DFPRI_MASK                                                           (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_DFPRI_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L4CALC_OFFSET                                                        (6)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L4CALC_MASK                                                          (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_L4CALC_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L3CALC_OFFSET                                                        (5)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L3CALC_MASK                                                          (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_L3CALC_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L2CALC_OFFSET                                                        (4)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L2CALC_MASK                                                          (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_L2CALC_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L4ERR_OFFSET                                                         (3)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L4ERR_MASK                                                           (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_L4ERR_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L3ERR_OFFSET                                                         (2)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L3ERR_MASK                                                           (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_L3ERR_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L2ERR_OFFSET                                                         (1)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_L2ERR_MASK                                                           (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_L2ERR_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_FS1_64_OFFSET                                                        (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR5_FS1_64_MASK                                                          (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR5_FS1_64_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR6_ADDR                                                                   (0x6A002C)
  #define RTL8328_HEADER_STAMP_BEFORE_CR6_FS2_31_0_OFFSET                                                      (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR6_FS2_31_0_MASK                                                        (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR6_FS2_31_0_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR7_ADDR                                                                   (0x6A0030)
  #define RTL8328_HEADER_STAMP_BEFORE_CR7_FS2_63_32_OFFSET                                                     (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR7_FS2_63_32_MASK                                                       (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR7_FS2_63_32_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR8_ADDR                                                                   (0x6A0034)
  #define RTL8328_HEADER_STAMP_BEFORE_CR8_EXTRATAG_OFFSET                                                      (31)
  #define RTL8328_HEADER_STAMP_BEFORE_CR8_EXTRATAG_MASK                                                        (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR8_EXTRATAG_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR8_RXRSPAN_OFFSET                                                       (30)
  #define RTL8328_HEADER_STAMP_BEFORE_CR8_RXRSPAN_MASK                                                         (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR8_RXRSPAN_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR8_IPV6OPH_OFFSET                                                       (29)
  #define RTL8328_HEADER_STAMP_BEFORE_CR8_IPV6OPH_MASK                                                         (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR8_IPV6OPH_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR8_DPM_OFFSET                                                           (1)
  #define RTL8328_HEADER_STAMP_BEFORE_CR8_DPM_MASK                                                             (0xFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR8_DPM_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR8_FS2_64_OFFSET                                                        (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR8_FS2_64_MASK                                                          (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR8_FS2_64_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR9_ADDR                                                                   (0x6A0038)
  #define RTL8328_HEADER_STAMP_BEFORE_CR9_DMAC_47_16_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR9_DMAC_47_16_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR9_DMAC_47_16_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR10_ADDR                                                                  (0x6A003C)
  #define RTL8328_HEADER_STAMP_BEFORE_CR10_DMAC_15_0_OFFSET                                                    (16)
  #define RTL8328_HEADER_STAMP_BEFORE_CR10_DMAC_15_0_MASK                                                      (0xFFFF << RTL8328_HEADER_STAMP_BEFORE_CR10_DMAC_15_0_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR10_SMAC_47_32_OFFSET                                                   (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR10_SMAC_47_32_MASK                                                     (0xFFFF << RTL8328_HEADER_STAMP_BEFORE_CR10_SMAC_47_32_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR11_ADDR                                                                  (0x6A0040)
  #define RTL8328_HEADER_STAMP_BEFORE_CR11_SMAC_31_0_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR11_SMAC_31_0_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR11_SMAC_31_0_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR12_ADDR                                                                  (0x6A0044)
  #define RTL8328_HEADER_STAMP_BEFORE_CR12_PAYLOAD_0_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR12_PAYLOAD_0_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR12_PAYLOAD_0_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR13_ADDR                                                                  (0x6A0048)
  #define RTL8328_HEADER_STAMP_BEFORE_CR13_PAYLOAD_1_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR13_PAYLOAD_1_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR13_PAYLOAD_1_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR14_ADDR                                                                  (0x6A004C)
  #define RTL8328_HEADER_STAMP_BEFORE_CR14_PAYLOAD_2_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR14_PAYLOAD_2_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR14_PAYLOAD_2_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR15_ADDR                                                                  (0x6A0050)
  #define RTL8328_HEADER_STAMP_BEFORE_CR15_PAYLOAD_3_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR15_PAYLOAD_3_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR15_PAYLOAD_3_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR16_ADDR                                                                  (0x6A0054)
  #define RTL8328_HEADER_STAMP_BEFORE_CR16_PAYLOAD_4_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR16_PAYLOAD_4_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR16_PAYLOAD_4_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR17_ADDR                                                                  (0x6A0058)
  #define RTL8328_HEADER_STAMP_BEFORE_CR17_PAYLOAD_5_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR17_PAYLOAD_5_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR17_PAYLOAD_5_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR18_ADDR                                                                  (0x6A005C)
  #define RTL8328_HEADER_STAMP_BEFORE_CR18_PAYLOAD_6_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR18_PAYLOAD_6_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR18_PAYLOAD_6_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR19_ADDR                                                                  (0x6A0060)
  #define RTL8328_HEADER_STAMP_BEFORE_CR19_PAYLOAD_7_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR19_PAYLOAD_7_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR19_PAYLOAD_7_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR20_ADDR                                                                  (0x6A0064)
  #define RTL8328_HEADER_STAMP_BEFORE_CR20_PAYLOAD_8_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR20_PAYLOAD_8_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR20_PAYLOAD_8_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR21_ADDR                                                                  (0x6A0068)
  #define RTL8328_HEADER_STAMP_BEFORE_CR21_PAYLOAD_9_OFFSET                                                    (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR21_PAYLOAD_9_MASK                                                      (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR21_PAYLOAD_9_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR22_ADDR                                                                  (0x6A006C)
  #define RTL8328_HEADER_STAMP_BEFORE_CR22_PAYLOAD_10_OFFSET                                                   (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR22_PAYLOAD_10_MASK                                                     (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR22_PAYLOAD_10_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR23_ADDR                                                                  (0x6A0070)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_UNUSED1_OFFSET                                                      (31)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_UNUSED1_MASK                                                        (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR23_UNUSED1_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_ASDPRMK_OFFSET                                                      (30)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_ASDPRMK_MASK                                                        (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR23_ASDPRMK_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_PRI_OFFSET                                                          (27)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_PRI_MASK                                                            (0x7 << RTL8328_HEADER_STAMP_BEFORE_CR23_PRI_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_DP_OFFSET                                                           (25)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_DP_MASK                                                             (0x3 << RTL8328_HEADER_STAMP_BEFORE_CR23_DP_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_ASDP_OFFSET                                                         (24)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_ASDP_MASK                                                           (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR23_ASDP_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_ASDPM_OFFSET                                                        (23)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_ASDPM_MASK                                                          (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR23_ASDPM_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_DROP_OFFSET                                                         (22)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_DROP_MASK                                                           (0x1 << RTL8328_HEADER_STAMP_BEFORE_CR23_DROP_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_UNUSED0_OFFSET                                                      (18)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_UNUSED0_MASK                                                        (0xF << RTL8328_HEADER_STAMP_BEFORE_CR23_UNUSED0_OFFSET)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_PAYLOAD_11_OFFSET                                                   (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR23_PAYLOAD_11_MASK                                                     (0x3FFFF << RTL8328_HEADER_STAMP_BEFORE_CR23_PAYLOAD_11_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR24_ADDR                                                                  (0x6A0074)
  #define RTL8328_HEADER_STAMP_BEFORE_CR24_PM_OFFSET                                                           (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR24_PM_MASK                                                             (0xFFFFFFFF << RTL8328_HEADER_STAMP_BEFORE_CR24_PM_OFFSET)

#define RTL8328_HEADER_STAMP_BEFORE_CR25_ADDR                                                                  (0x6A0078)
  #define RTL8328_HEADER_STAMP_BEFORE_CR25_REASON_OFFSET                                                       (0)
  #define RTL8328_HEADER_STAMP_BEFORE_CR25_REASON_MASK                                                         (0xF << RTL8328_HEADER_STAMP_BEFORE_CR25_REASON_OFFSET)

#define RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_ADDR                                                       (0x6A0090)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_PPPOE_OFFSET                                             (31)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_PPPOE_MASK                                               (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_PPPOE_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_L3ERR_OFFSET                                             (30)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_L3ERR_MASK                                               (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_L3ERR_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_L2ERR_OFFSET                                             (29)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_L2ERR_MASK                                               (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_L2ERR_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_DPM_OFFSET                                               (0)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_DPM_MASK                                                 (0x1FFFFFFF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR0_DPM_OFFSET)

#define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_ADDR                                                       (0x6A0094)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_RXCPUTAG_OFFSET                                          (31)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_RXCPUTAG_MASK                                            (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_RXCPUTAG_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_RRCPTYPE_OFFSET                                          (29)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_RRCPTYPE_MASK                                            (0x3 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_RRCPTYPE_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_STPHY_OFFSET                                             (24)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_STPHY_MASK                                               (0x1F << RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_STPHY_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIROUTAG_OFFSET                                          (20)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIROUTAG_MASK                                            (0xF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIROUTAG_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIRIUTAG_OFFSET                                          (16)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIRIUTAG_MASK                                            (0xF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIRIUTAG_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_RXRSPAN_OFFSET                                           (15)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_RXRSPAN_MASK                                             (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_RXRSPAN_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_PRI_OFFSET                                               (12)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_PRI_MASK                                                 (0x7 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_PRI_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIRORG_OFFSET                                            (8)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIRORG_MASK                                              (0xF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIRORG_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIR_OFFSET                                               (4)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIR_MASK                                                 (0xF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_MIR_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_FWD_OFFSET                                               (0)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_FWD_MASK                                                 (0xF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR1_FWD_OFFSET)

#define RTL8328_PACKET_MODIFICATION_INFORMATION_CR2_ADDR                                                       (0x6A0098)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR2_REASON_OFFSET                                            (16)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR2_REASON_MASK                                              (0xFFFF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR2_REASON_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR2_PNXT_OFFSET                                              (5)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR2_PNXT_MASK                                                (0x7FF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR2_PNXT_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR2_DPCNT_OFFSET                                             (0)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR2_DPCNT_MASK                                               (0x1F << RTL8328_PACKET_MODIFICATION_INFORMATION_CR2_DPCNT_OFFSET)

#define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_ADDR                                                       (0x6A009C)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_DOPRI_OFFSET                                             (29)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_DOPRI_MASK                                               (0x7 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_DOPRI_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_TXCPUTAG_OFFSET                                          (28)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_TXCPUTAG_MASK                                            (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_TXCPUTAG_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_TTLDEC_OFFSET                                            (27)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_TTLDEC_MASK                                              (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_TTLDEC_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_EVTEN_OFFSET                                             (26)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_EVTEN_MASK                                               (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_EVTEN_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_ASDPRMK_OFFSET                                           (25)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_ASDPRMK_MASK                                             (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_ASDPRMK_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_ASDP_OFFSET                                              (24)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_ASDP_MASK                                                (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_ASDP_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_EXTRATAG_OFFSET                                          (23)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_EXTRATAG_MASK                                            (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_EXTRATAG_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_SPHY_OFFSET                                              (18)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_SPHY_MASK                                                (0x1F << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_SPHY_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_OCCUPY_OFFSET                                            (17)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_OCCUPY_MASK                                              (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_OCCUPY_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_LB_OFFSET                                                (16)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_LB_MASK                                                  (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_LB_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_DP_OFFSET                                                (14)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_DP_MASK                                                  (0x3 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_DP_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_FRAMELENGTH_OFFSET                                       (0)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_FRAMELENGTH_MASK                                         (0x3FFF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR3_FRAMELENGTH_OFFSET)

#define RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_ADDR                                                       (0x6A00A0)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_L4ERR_OFFSET                                             (31)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_L4ERR_MASK                                               (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_L4ERR_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_DIPRI_OFFSET                                             (28)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_DIPRI_MASK                                               (0x7 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_DIPRI_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_DOVID_OFFSET                                             (16)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_DOVID_MASK                                               (0xFFF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_DOVID_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_L2FMT_OFFSET                                             (12)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_L2FMT_MASK                                               (0xF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_L2FMT_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_DIVID_OFFSET                                             (0)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_DIVID_MASK                                               (0xFFF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR4_DIVID_OFFSET)

#define RTL8328_PACKET_MODIFICATION_INFORMATION_CR5_ADDR                                                       (0x6A00A4)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR5_OAM_LBSA_OFFSET                                          (30)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR5_OAM_LBSA_MASK                                            (0x3 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR5_OAM_LBSA_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR5_DSCPRMK_OFFSET                                           (29)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR5_DSCPRMK_MASK                                             (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR5_DSCPRMK_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR5_IUTAGSTATUS_OFFSET                                       (0)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR5_IUTAGSTATUS_MASK                                         (0x1FFFFFFF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR5_IUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_ADDR                                                       (0x6A00A8)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_RRCPREGDATA31_27_OFFSET                                  (27)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_RRCPREGDATA31_27_MASK                                    (0x1F << RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_RRCPREGDATA31_27_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_CE_OFFSET                                                (26)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_CE_MASK                                                  (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_CE_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_DSCP_OFFSET                                              (20)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_DSCP_MASK                                                (0x3F << RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_DSCP_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_DMACIDX_OFFSET                                           (6)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_DMACIDX_MASK                                             (0x3FFF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_DMACIDX_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_L34FMT_OFFSET                                            (2)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_L34FMT_MASK                                              (0xF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_L34FMT_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_IPMC_OFFSET                                              (1)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_IPMC_MASK                                                (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_IPMC_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_IPUC_OFFSET                                              (0)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_IPUC_MASK                                                (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR6_IPUC_OFFSET)

#define RTL8328_PACKET_MODIFICATION_INFORMATION_CR7_ADDR                                                       (0x6A00AC)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR7_OAM_LBDA_OFFSET                                          (30)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR7_OAM_LBDA_MASK                                            (0x3 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR7_OAM_LBDA_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR7_RRCP_OFFSET                                              (29)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR7_RRCP_MASK                                                (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR7_RRCP_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR7_OUTAGSTATUS_OFFSET                                       (0)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR7_OUTAGSTATUS_MASK                                         (0x1FFFFFFF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR7_OUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_ADDR                                                       (0x6A00B0)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_SPIDIDX_OFFSET                                           (9)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_SPIDIDX_MASK                                             (0xF << RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_SPIDIDX_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_SPIDIDXVALID_OFFSET                                      (8)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_SPIDIDXVALID_MASK                                        (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_SPIDIDXVALID_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DDEI_OFFSET                                              (7)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DDEI_MASK                                                (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DDEI_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DDEIVALID_OFFSET                                         (6)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DDEIVALID_MASK                                           (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DDEIVALID_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DOPRIVALID_OFFSET                                        (5)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DOPRIVALID_MASK                                          (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DOPRIVALID_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DCFI_OFFSET                                              (4)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DCFI_MASK                                                (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DCFI_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DCFIVALID_OFFSET                                         (3)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DCFIVALID_MASK                                           (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DCFIVALID_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DIPRIVALID_OFFSET                                        (2)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DIPRIVALID_MASK                                          (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_DIPRIVALID_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_KEEPORIGOVID_OFFSET                                      (1)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_KEEPORIGOVID_MASK                                        (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_KEEPORIGOVID_OFFSET)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_KEEPORIGIVID_OFFSET                                      (0)
  #define RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_KEEPORIGIVID_MASK                                        (0x1 << RTL8328_PACKET_MODIFICATION_INFORMATION_CR8_KEEPORIGIVID_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_ADDR                                                           (0x6A00B8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_PBOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_PBOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR0_PBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_PBIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_PBIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR0_PBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_KEEPORIGOVID_OFFSET                                          (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_KEEPORIGOVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR0_KEEPORIGOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_KEEPORIGIVID_OFFSET                                          (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_KEEPORIGIVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR0_KEEPORIGIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_CRSVLAN_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_CRSVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR0_CRSVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_SPHY_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR0_SPHY_MASK                                                    (0x1F << RTL8328_PACKET_PROCESS_INFORMATION0_CR0_SPHY_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_ADDR                                                           (0x6A00BC)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PPBOVID_OFFSET                                               (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PPBOVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PPBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PPBIVID_OFFSET                                               (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PPBIVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PPBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PBOPRI_OFFSET                                                (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PBOPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_IPUC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_IPUC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR1_IPUC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PBODEI_OFFSET                                                (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PBODEI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PBIPRI_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PBIPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR1_PBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_ADDR                                                           (0x6A00C0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_FCOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_FCOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR2_FCOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_FCIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_FCIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR2_FCIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_PPBOPRI_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_PPBOPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR2_PPBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_UPLINKMAC_0_OFFSET                                           (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_UPLINKMAC_0_MASK                                             (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR2_UPLINKMAC_0_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_PPBODEI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_PPBODEI_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR2_PPBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_PPBIPRI_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR2_PPBIPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR2_PPBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_ADDR                                                           (0x6A00C4)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_DROP_OFFSET                                                  (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_DROP_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR3_DROP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_OVID_OFFSET                                                  (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_OVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR3_OVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_IVID_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_IVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR3_IVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_RRCPAUTH_OFFSET                                              (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_RRCPAUTH_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR3_RRCPAUTH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_RRCPTYPE_OFFSET                                              (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_RRCPTYPE_MASK                                                (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR3_RRCPTYPE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_FCSELDOT1QOPRI_OFFSET                                        (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_FCSELDOT1QOPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR3_FCSELDOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_FCSELDOT1QIPRI_OFFSET                                        (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_FCSELDOT1QIPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR3_FCSELDOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_TTLDEC_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR3_TTLDEC_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR3_TTLDEC_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_ADDR                                                           (0x6A00C8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_DOT1QIDP_OFFSET                                              (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_DOT1QIDP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_DOT1QIDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_FTIDXVALID_OFFSET                                            (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_FTIDXVALID_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_FTIDXVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_PBPRI_OFFSET                                                 (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_PBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_PBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_PBDP_OFFSET                                                  (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_PBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_PBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_DPN_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_DPN_MASK                                                     (0x1F << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_DPN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_FTIDX_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_FTIDX_MASK                                                   (0x3FF << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_FTIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_LKMISS_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_LKMISS_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_LKMISS_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_REDIR_OFFSET                                                 (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_REDIR_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_REDIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_SML_OFFSET                                                   (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_SML_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_SML_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_DOT1QODP_OFFSET                                              (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_DOT1QODP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_DOT1QODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_IPMCPKT_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_IPMCPKT_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_IPMCPKT_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_TOGVLAN_OFFSET                                               (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_TOGVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_TOGVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_CPUTAG_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_CPUTAG_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_CPUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_CPU_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR4_CPU_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR4_CPU_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR5_ADDR                                                           (0x6A00CC)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR5_DOT1QIPRI_OFFSET                                             (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR5_DOT1QIPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR5_DOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR5_DPM_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR5_DPM_MASK                                                     (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR5_DPM_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_ADDR                                                           (0x6A00D0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FCDFO_OFFSET                                                 (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FCDFO_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FCDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FCDFI_OFFSET                                                 (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FCDFI_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FCDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_MACDOT1X_OFFSET                                              (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_MACDOT1X_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_MACDOT1X_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_PRI_OFFSET                                                   (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_PRI_MASK                                                     (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_PRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DP_OFFSET                                                    (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DP_MASK                                                      (0x3 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_OPRI_OFFSET                                                  (21)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_OPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_OPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_ODP_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_ODP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_ODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_OPRIEXIST_OFFSET                                             (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_OPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_OPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_IPRI_OFFSET                                                  (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_IPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_IPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_IDP_OFFSET                                                   (13)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_IDP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_IDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_IPRIEXIST_OFFSET                                             (12)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_IPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_IPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FBPRI_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FBDP_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FBPRIEXIST_OFFSET                                            (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FBPRIEXIST_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_FBPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DSCPPRI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DSCPPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DSCPPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DSCPDP_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DSCPDP_MASK                                                  (0x3 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DSCPDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DSCPPRIEXIST_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DSCPPRIEXIST_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR6_DSCPPRIEXIST_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_ADDR                                                           (0x6A00D4)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_UNUSED_OFFSET                                                (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_UNUSED_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR7_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_SPM_OFFSET                                                   (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_SPM_MASK                                                     (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR7_SPM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_MIRORG_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_MIRORG_MASK                                                  (0xF << RTL8328_PACKET_PROCESS_INFORMATION0_CR7_MIRORG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_MIR_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_MIR_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION0_CR7_MIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_FWD_OFFSET                                                   (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_FWD_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION0_CR7_FWD_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_VIDRCH_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_VIDRCH_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR7_VIDRCH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_TMIDX_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR7_TMIDX_MASK                                                   (0x3 << RTL8328_PACKET_PROCESS_INFORMATION0_CR7_TMIDX_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR8_ADDR                                                           (0x6A00D8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR8_UNUSED_OFFSET                                                (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR8_UNUSED_MASK                                                  (0x1F << RTL8328_PACKET_PROCESS_INFORMATION0_CR8_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR8_MIROUTAG_OFFSET                                              (23)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR8_MIROUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION0_CR8_MIROUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR8_MIRIUTAG_OFFSET                                              (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR8_MIRIUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION0_CR8_MIRIUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR8_FID_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR8_FID_MASK                                                     (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR8_FID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR8_MSTI_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR8_MSTI_MASK                                                    (0x7F << RTL8328_PACKET_PROCESS_INFORMATION0_CR8_MSTI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_ADDR                                                           (0x6A00DC)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_CE_OFFSET                                                    (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_CE_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR9_CE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_DOT1QOPRI_OFFSET                                             (28)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_DOT1QOPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR9_DOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_DSCPRMK_OFFSET                                               (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_DSCPRMK_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR9_DSCPRMK_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_REASON_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_REASON_MASK                                                  (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR9_REASON_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_VIDRC_OFFSET                                                 (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_VIDRC_MASK                                                   (0x1F << RTL8328_PACKET_PROCESS_INFORMATION0_CR9_VIDRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_COPYTOCPU_OFFSET                                             (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_COPYTOCPU_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR9_COPYTOCPU_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_IPMC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_IPMC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR9_IPMC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_TM_OFFSET                                                    (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_TM_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR9_TM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_PPBDFO_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_PPBDFO_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR9_PPBDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_PPBDFI_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_PPBDFI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR9_PPBDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_FLOOD_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR9_FLOOD_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR9_FLOOD_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR10_ADDR                                                          (0x6A00E0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR10_UNUSED_OFFSET                                               (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR10_UNUSED_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR10_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR10_OUNTAGVALID_OFFSET                                          (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR10_OUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR10_OUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR10_IUNTAGVALID_OFFSET                                          (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR10_IUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION0_CR10_IUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR10_IUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR10_IUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR10_IUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR11_ADDR                                                          (0x6A00E4)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR11_UNUSED_OFFSET                                               (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR11_UNUSED_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION0_CR11_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR11_OUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR11_OUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR11_OUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR12_ADDR                                                          (0x6A00E8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR12_DMACIDX_OFFSET                                              (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR12_DMACIDX_MASK                                                (0x3FFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR12_DMACIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR12_ORGVID_OFFSET                                               (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR12_ORGVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR12_ORGVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR12_DSCP_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR12_DSCP_MASK                                                   (0x3F << RTL8328_PACKET_PROCESS_INFORMATION0_CR12_DSCP_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR13_ADDR                                                          (0x6A00EC)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR13_RRCPREGDATA_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR13_RRCPREGDATA_MASK                                            (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR13_RRCPREGDATA_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR14_ADDR                                                          (0x6A00F0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR14_PRC_OFFSET                                                  (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR14_PRC_MASK                                                    (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR14_PRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR14_IPRC_0_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR14_IPRC_0_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR14_IPRC_0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR15_ADDR                                                          (0x6A00F4)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR15_IPRC_1_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR15_IPRC_1_MASK                                                 (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR15_IPRC_1_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR16_ADDR                                                          (0x6A00F8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR16_IPRC_2_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR16_IPRC_2_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR16_IPRC_2_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR16_ACLIDX1_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR16_ACLIDX1_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR16_ACLIDX1_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR16_ACLIDX0_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR16_ACLIDX0_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR16_ACLIDX0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ADDR                                                          (0x6A00FC)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX5_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX5_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX5_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX4_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX4_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX4_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX3_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX3_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX3_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX2_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX2_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR17_ACLIDX2_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ADDR                                                          (0x6A0100)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX9_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX9_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX9_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX8_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX8_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX8_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX7_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX7_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX7_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX6_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX6_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR18_ACLIDX6_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ADDR                                                          (0x6A0104)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX13_OFFSET                                             (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX13_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX13_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX12_OFFSET                                             (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX12_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX12_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX11_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX11_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX11_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX10_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX10_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR19_ACLIDX10_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION0_CR20_ADDR                                                          (0x6A0108)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR20_UNUSED_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR20_UNUSED_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR20_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR20_ACLIDX15_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR20_ACLIDX15_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR20_ACLIDX15_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR20_ACLIDX14_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION0_CR20_ACLIDX14_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION0_CR20_ACLIDX14_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_ADDR                                                           (0x6A011C)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_PBOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_PBOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR0_PBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_PBIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_PBIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR0_PBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_KEEPORIGOVID_OFFSET                                          (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_KEEPORIGOVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR0_KEEPORIGOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_KEEPORIGIVID_OFFSET                                          (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_KEEPORIGIVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR0_KEEPORIGIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_CRSVLAN_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_CRSVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR0_CRSVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_SPHY_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR0_SPHY_MASK                                                    (0x1F << RTL8328_PACKET_PROCESS_INFORMATION1_CR0_SPHY_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_ADDR                                                           (0x6A0120)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PPBOVID_OFFSET                                               (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PPBOVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PPBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PPBIVID_OFFSET                                               (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PPBIVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PPBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PBOPRI_OFFSET                                                (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PBOPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_IPUC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_IPUC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR1_IPUC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PBODEI_OFFSET                                                (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PBODEI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PBIPRI_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PBIPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR1_PBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_ADDR                                                           (0x6A0124)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_FCOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_FCOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR2_FCOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_FCIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_FCIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR2_FCIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_PPBOPRI_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_PPBOPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR2_PPBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_UPLINKMAC_0_OFFSET                                           (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_UPLINKMAC_0_MASK                                             (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR2_UPLINKMAC_0_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_PPBODEI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_PPBODEI_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR2_PPBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_PPBIPRI_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR2_PPBIPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR2_PPBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_ADDR                                                           (0x6A0128)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_DROP_OFFSET                                                  (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_DROP_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR3_DROP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_OVID_OFFSET                                                  (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_OVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR3_OVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_IVID_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_IVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR3_IVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_RRCPAUTH_OFFSET                                              (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_RRCPAUTH_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR3_RRCPAUTH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_RRCPTYPE_OFFSET                                              (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_RRCPTYPE_MASK                                                (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR3_RRCPTYPE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_FCSELDOT1QOPRI_OFFSET                                        (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_FCSELDOT1QOPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR3_FCSELDOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_FCSELDOT1QIPRI_OFFSET                                        (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_FCSELDOT1QIPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR3_FCSELDOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_TTLDEC_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR3_TTLDEC_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR3_TTLDEC_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_ADDR                                                           (0x6A012C)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_DOT1QIDP_OFFSET                                              (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_DOT1QIDP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_DOT1QIDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_FTIDXVALID_OFFSET                                            (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_FTIDXVALID_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_FTIDXVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_PBPRI_OFFSET                                                 (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_PBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_PBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_PBDP_OFFSET                                                  (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_PBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_PBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_DPN_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_DPN_MASK                                                     (0x1F << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_DPN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_FTIDX_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_FTIDX_MASK                                                   (0x3FF << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_FTIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_LKMISS_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_LKMISS_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_LKMISS_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_REDIR_OFFSET                                                 (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_REDIR_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_REDIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_SML_OFFSET                                                   (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_SML_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_SML_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_DOT1QODP_OFFSET                                              (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_DOT1QODP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_DOT1QODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_IPMCPKT_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_IPMCPKT_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_IPMCPKT_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_TOGVLAN_OFFSET                                               (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_TOGVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_TOGVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_CPUTAG_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_CPUTAG_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_CPUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_CPU_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR4_CPU_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR4_CPU_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR5_ADDR                                                           (0x6A0130)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR5_DOT1QIPRI_OFFSET                                             (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR5_DOT1QIPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR5_DOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR5_DPM_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR5_DPM_MASK                                                     (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR5_DPM_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_ADDR                                                           (0x6A0134)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FCDFO_OFFSET                                                 (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FCDFO_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FCDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FCDFI_OFFSET                                                 (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FCDFI_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FCDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_MACDOT1X_OFFSET                                              (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_MACDOT1X_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_MACDOT1X_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_PRI_OFFSET                                                   (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_PRI_MASK                                                     (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_PRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DP_OFFSET                                                    (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DP_MASK                                                      (0x3 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_OPRI_OFFSET                                                  (21)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_OPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_OPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_ODP_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_ODP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_ODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_OPRIEXIST_OFFSET                                             (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_OPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_OPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_IPRI_OFFSET                                                  (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_IPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_IPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_IDP_OFFSET                                                   (13)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_IDP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_IDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_IPRIEXIST_OFFSET                                             (12)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_IPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_IPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FBPRI_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FBDP_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FBPRIEXIST_OFFSET                                            (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FBPRIEXIST_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_FBPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DSCPPRI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DSCPPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DSCPPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DSCPDP_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DSCPDP_MASK                                                  (0x3 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DSCPDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DSCPPRIEXIST_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DSCPPRIEXIST_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR6_DSCPPRIEXIST_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_ADDR                                                           (0x6A0138)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_UNUSED_OFFSET                                                (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_UNUSED_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR7_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_SPM_OFFSET                                                   (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_SPM_MASK                                                     (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR7_SPM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_MIRORG_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_MIRORG_MASK                                                  (0xF << RTL8328_PACKET_PROCESS_INFORMATION1_CR7_MIRORG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_MIR_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_MIR_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION1_CR7_MIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_FWD_OFFSET                                                   (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_FWD_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION1_CR7_FWD_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_VIDRCH_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_VIDRCH_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR7_VIDRCH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_TMIDX_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR7_TMIDX_MASK                                                   (0x3 << RTL8328_PACKET_PROCESS_INFORMATION1_CR7_TMIDX_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR8_ADDR                                                           (0x6A013C)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR8_UNUSED_OFFSET                                                (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR8_UNUSED_MASK                                                  (0x1F << RTL8328_PACKET_PROCESS_INFORMATION1_CR8_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR8_MIROUTAG_OFFSET                                              (23)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR8_MIROUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION1_CR8_MIROUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR8_MIRIUTAG_OFFSET                                              (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR8_MIRIUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION1_CR8_MIRIUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR8_FID_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR8_FID_MASK                                                     (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR8_FID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR8_MSTI_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR8_MSTI_MASK                                                    (0x7F << RTL8328_PACKET_PROCESS_INFORMATION1_CR8_MSTI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_ADDR                                                           (0x6A0140)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_CE_OFFSET                                                    (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_CE_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR9_CE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_DOT1QOPRI_OFFSET                                             (28)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_DOT1QOPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR9_DOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_DSCPRMK_OFFSET                                               (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_DSCPRMK_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR9_DSCPRMK_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_REASON_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_REASON_MASK                                                  (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR9_REASON_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_VIDRC_OFFSET                                                 (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_VIDRC_MASK                                                   (0x1F << RTL8328_PACKET_PROCESS_INFORMATION1_CR9_VIDRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_COPYTOCPU_OFFSET                                             (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_COPYTOCPU_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR9_COPYTOCPU_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_IPMC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_IPMC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR9_IPMC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_TM_OFFSET                                                    (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_TM_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR9_TM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_PPBDFO_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_PPBDFO_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR9_PPBDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_PPBDFI_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_PPBDFI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR9_PPBDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_FLOOD_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR9_FLOOD_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR9_FLOOD_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR10_ADDR                                                          (0x6A0144)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR10_UNUSED_OFFSET                                               (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR10_UNUSED_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR10_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR10_OUNTAGVALID_OFFSET                                          (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR10_OUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR10_OUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR10_IUNTAGVALID_OFFSET                                          (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR10_IUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION1_CR10_IUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR10_IUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR10_IUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR10_IUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR11_ADDR                                                          (0x6A0148)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR11_UNUSED_OFFSET                                               (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR11_UNUSED_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION1_CR11_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR11_OUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR11_OUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR11_OUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR12_ADDR                                                          (0x6A014C)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR12_DMACIDX_OFFSET                                              (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR12_DMACIDX_MASK                                                (0x3FFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR12_DMACIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR12_ORGVID_OFFSET                                               (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR12_ORGVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR12_ORGVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR12_DSCP_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR12_DSCP_MASK                                                   (0x3F << RTL8328_PACKET_PROCESS_INFORMATION1_CR12_DSCP_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR13_ADDR                                                          (0x6A0150)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR13_RRCPREGDATA_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR13_RRCPREGDATA_MASK                                            (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR13_RRCPREGDATA_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR14_ADDR                                                          (0x6A0154)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR14_PRC_OFFSET                                                  (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR14_PRC_MASK                                                    (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR14_PRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR14_IPRC_0_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR14_IPRC_0_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR14_IPRC_0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR15_ADDR                                                          (0x6A0158)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR15_IPRC_1_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR15_IPRC_1_MASK                                                 (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR15_IPRC_1_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR16_ADDR                                                          (0x6A015C)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR16_IPRC_2_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR16_IPRC_2_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR16_IPRC_2_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR16_ACLIDX1_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR16_ACLIDX1_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR16_ACLIDX1_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR16_ACLIDX0_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR16_ACLIDX0_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR16_ACLIDX0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ADDR                                                          (0x6A0160)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX5_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX5_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX5_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX4_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX4_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX4_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX3_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX3_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX3_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX2_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX2_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR17_ACLIDX2_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ADDR                                                          (0x6A0164)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX9_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX9_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX9_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX8_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX8_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX8_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX7_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX7_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX7_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX6_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX6_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR18_ACLIDX6_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ADDR                                                          (0x6A0168)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX13_OFFSET                                             (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX13_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX13_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX12_OFFSET                                             (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX12_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX12_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX11_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX11_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX11_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX10_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX10_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR19_ACLIDX10_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION1_CR20_ADDR                                                          (0x6A016C)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR20_UNUSED_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR20_UNUSED_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR20_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR20_ACLIDX15_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR20_ACLIDX15_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR20_ACLIDX15_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR20_ACLIDX14_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION1_CR20_ACLIDX14_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION1_CR20_ACLIDX14_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_ADDR                                                           (0x6A0180)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_PBOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_PBOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR0_PBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_PBIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_PBIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR0_PBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_KEEPORIGOVID_OFFSET                                          (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_KEEPORIGOVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR0_KEEPORIGOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_KEEPORIGIVID_OFFSET                                          (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_KEEPORIGIVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR0_KEEPORIGIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_CRSVLAN_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_CRSVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR0_CRSVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_SPHY_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR0_SPHY_MASK                                                    (0x1F << RTL8328_PACKET_PROCESS_INFORMATION2_CR0_SPHY_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_ADDR                                                           (0x6A0184)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PPBOVID_OFFSET                                               (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PPBOVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PPBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PPBIVID_OFFSET                                               (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PPBIVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PPBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PBOPRI_OFFSET                                                (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PBOPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_IPUC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_IPUC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR1_IPUC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PBODEI_OFFSET                                                (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PBODEI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PBIPRI_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PBIPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR1_PBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_ADDR                                                           (0x6A0188)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_FCOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_FCOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR2_FCOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_FCIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_FCIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR2_FCIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_PPBOPRI_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_PPBOPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR2_PPBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_UPLINKMAC_0_OFFSET                                           (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_UPLINKMAC_0_MASK                                             (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR2_UPLINKMAC_0_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_PPBODEI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_PPBODEI_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR2_PPBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_PPBIPRI_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR2_PPBIPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR2_PPBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_ADDR                                                           (0x6A018C)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_DROP_OFFSET                                                  (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_DROP_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR3_DROP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_OVID_OFFSET                                                  (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_OVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR3_OVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_IVID_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_IVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR3_IVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_RRCPAUTH_OFFSET                                              (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_RRCPAUTH_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR3_RRCPAUTH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_RRCPTYPE_OFFSET                                              (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_RRCPTYPE_MASK                                                (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR3_RRCPTYPE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_FCSELDOT1QOPRI_OFFSET                                        (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_FCSELDOT1QOPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR3_FCSELDOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_FCSELDOT1QIPRI_OFFSET                                        (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_FCSELDOT1QIPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR3_FCSELDOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_TTLDEC_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR3_TTLDEC_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR3_TTLDEC_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_ADDR                                                           (0x6A0190)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_DOT1QIDP_OFFSET                                              (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_DOT1QIDP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_DOT1QIDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_FTIDXVALID_OFFSET                                            (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_FTIDXVALID_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_FTIDXVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_PBPRI_OFFSET                                                 (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_PBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_PBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_PBDP_OFFSET                                                  (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_PBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_PBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_DPN_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_DPN_MASK                                                     (0x1F << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_DPN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_FTIDX_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_FTIDX_MASK                                                   (0x3FF << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_FTIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_LKMISS_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_LKMISS_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_LKMISS_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_REDIR_OFFSET                                                 (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_REDIR_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_REDIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_SML_OFFSET                                                   (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_SML_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_SML_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_DOT1QODP_OFFSET                                              (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_DOT1QODP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_DOT1QODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_IPMCPKT_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_IPMCPKT_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_IPMCPKT_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_TOGVLAN_OFFSET                                               (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_TOGVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_TOGVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_CPUTAG_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_CPUTAG_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_CPUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_CPU_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR4_CPU_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR4_CPU_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR5_ADDR                                                           (0x6A0194)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR5_DOT1QIPRI_OFFSET                                             (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR5_DOT1QIPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR5_DOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR5_DPM_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR5_DPM_MASK                                                     (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR5_DPM_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_ADDR                                                           (0x6A0198)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FCDFO_OFFSET                                                 (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FCDFO_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FCDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FCDFI_OFFSET                                                 (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FCDFI_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FCDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_MACDOT1X_OFFSET                                              (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_MACDOT1X_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_MACDOT1X_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_PRI_OFFSET                                                   (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_PRI_MASK                                                     (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_PRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DP_OFFSET                                                    (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DP_MASK                                                      (0x3 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_OPRI_OFFSET                                                  (21)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_OPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_OPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_ODP_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_ODP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_ODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_OPRIEXIST_OFFSET                                             (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_OPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_OPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_IPRI_OFFSET                                                  (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_IPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_IPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_IDP_OFFSET                                                   (13)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_IDP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_IDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_IPRIEXIST_OFFSET                                             (12)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_IPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_IPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FBPRI_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FBDP_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FBPRIEXIST_OFFSET                                            (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FBPRIEXIST_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_FBPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DSCPPRI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DSCPPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DSCPPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DSCPDP_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DSCPDP_MASK                                                  (0x3 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DSCPDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DSCPPRIEXIST_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DSCPPRIEXIST_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR6_DSCPPRIEXIST_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_ADDR                                                           (0x6A019C)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_UNUSED_OFFSET                                                (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_UNUSED_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR7_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_SPM_OFFSET                                                   (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_SPM_MASK                                                     (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR7_SPM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_MIRORG_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_MIRORG_MASK                                                  (0xF << RTL8328_PACKET_PROCESS_INFORMATION2_CR7_MIRORG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_MIR_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_MIR_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION2_CR7_MIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_FWD_OFFSET                                                   (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_FWD_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION2_CR7_FWD_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_VIDRCH_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_VIDRCH_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR7_VIDRCH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_TMIDX_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR7_TMIDX_MASK                                                   (0x3 << RTL8328_PACKET_PROCESS_INFORMATION2_CR7_TMIDX_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR8_ADDR                                                           (0x6A01A0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR8_UNUSED_OFFSET                                                (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR8_UNUSED_MASK                                                  (0x1F << RTL8328_PACKET_PROCESS_INFORMATION2_CR8_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR8_MIROUTAG_OFFSET                                              (23)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR8_MIROUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION2_CR8_MIROUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR8_MIRIUTAG_OFFSET                                              (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR8_MIRIUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION2_CR8_MIRIUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR8_FID_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR8_FID_MASK                                                     (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR8_FID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR8_MSTI_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR8_MSTI_MASK                                                    (0x7F << RTL8328_PACKET_PROCESS_INFORMATION2_CR8_MSTI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_ADDR                                                           (0x6A01A4)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_CE_OFFSET                                                    (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_CE_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR9_CE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_DOT1QOPRI_OFFSET                                             (28)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_DOT1QOPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR9_DOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_DSCPRMK_OFFSET                                               (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_DSCPRMK_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR9_DSCPRMK_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_REASON_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_REASON_MASK                                                  (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR9_REASON_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_VIDRC_OFFSET                                                 (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_VIDRC_MASK                                                   (0x1F << RTL8328_PACKET_PROCESS_INFORMATION2_CR9_VIDRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_COPYTOCPU_OFFSET                                             (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_COPYTOCPU_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR9_COPYTOCPU_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_IPMC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_IPMC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR9_IPMC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_TM_OFFSET                                                    (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_TM_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR9_TM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_PPBDFO_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_PPBDFO_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR9_PPBDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_PPBDFI_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_PPBDFI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR9_PPBDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_FLOOD_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR9_FLOOD_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR9_FLOOD_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR10_ADDR                                                          (0x6A01A8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR10_UNUSED_OFFSET                                               (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR10_UNUSED_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR10_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR10_OUNTAGVALID_OFFSET                                          (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR10_OUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR10_OUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR10_IUNTAGVALID_OFFSET                                          (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR10_IUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION2_CR10_IUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR10_IUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR10_IUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR10_IUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR11_ADDR                                                          (0x6A01AC)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR11_UNUSED_OFFSET                                               (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR11_UNUSED_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION2_CR11_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR11_OUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR11_OUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR11_OUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR12_ADDR                                                          (0x6A01B0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR12_DMACIDX_OFFSET                                              (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR12_DMACIDX_MASK                                                (0x3FFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR12_DMACIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR12_ORGVID_OFFSET                                               (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR12_ORGVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR12_ORGVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR12_DSCP_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR12_DSCP_MASK                                                   (0x3F << RTL8328_PACKET_PROCESS_INFORMATION2_CR12_DSCP_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR13_ADDR                                                          (0x6A01B4)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR13_RRCPREGDATA_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR13_RRCPREGDATA_MASK                                            (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR13_RRCPREGDATA_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR14_ADDR                                                          (0x6A01B8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR14_PRC_OFFSET                                                  (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR14_PRC_MASK                                                    (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR14_PRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR14_IPRC_0_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR14_IPRC_0_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR14_IPRC_0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR15_ADDR                                                          (0x6A01BC)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR15_IPRC_1_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR15_IPRC_1_MASK                                                 (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR15_IPRC_1_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR16_ADDR                                                          (0x6A01C0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR16_IPRC_2_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR16_IPRC_2_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR16_IPRC_2_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR16_ACLIDX1_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR16_ACLIDX1_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR16_ACLIDX1_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR16_ACLIDX0_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR16_ACLIDX0_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR16_ACLIDX0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ADDR                                                          (0x6A01C4)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX5_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX5_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX5_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX4_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX4_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX4_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX3_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX3_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX3_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX2_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX2_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR17_ACLIDX2_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ADDR                                                          (0x6A01C8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX9_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX9_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX9_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX8_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX8_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX8_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX7_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX7_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX7_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX6_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX6_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR18_ACLIDX6_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ADDR                                                          (0x6A01CC)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX13_OFFSET                                             (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX13_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX13_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX12_OFFSET                                             (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX12_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX12_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX11_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX11_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX11_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX10_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX10_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR19_ACLIDX10_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION2_CR20_ADDR                                                          (0x6A01D0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR20_UNUSED_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR20_UNUSED_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR20_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR20_ACLIDX15_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR20_ACLIDX15_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR20_ACLIDX15_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR20_ACLIDX14_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION2_CR20_ACLIDX14_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION2_CR20_ACLIDX14_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_ADDR                                                           (0x6A01E4)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_PBOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_PBOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR0_PBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_PBIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_PBIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR0_PBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_KEEPORIGOVID_OFFSET                                          (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_KEEPORIGOVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR0_KEEPORIGOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_KEEPORIGIVID_OFFSET                                          (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_KEEPORIGIVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR0_KEEPORIGIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_CRSVLAN_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_CRSVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR0_CRSVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_SPHY_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR0_SPHY_MASK                                                    (0x1F << RTL8328_PACKET_PROCESS_INFORMATION3_CR0_SPHY_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_ADDR                                                           (0x6A01E8)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PPBOVID_OFFSET                                               (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PPBOVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PPBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PPBIVID_OFFSET                                               (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PPBIVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PPBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PBOPRI_OFFSET                                                (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PBOPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_IPUC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_IPUC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR1_IPUC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PBODEI_OFFSET                                                (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PBODEI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PBIPRI_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PBIPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR1_PBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_ADDR                                                           (0x6A01EC)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_FCOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_FCOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR2_FCOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_FCIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_FCIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR2_FCIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_PPBOPRI_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_PPBOPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR2_PPBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_UPLINKMAC_0_OFFSET                                           (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_UPLINKMAC_0_MASK                                             (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR2_UPLINKMAC_0_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_PPBODEI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_PPBODEI_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR2_PPBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_PPBIPRI_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR2_PPBIPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR2_PPBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_ADDR                                                           (0x6A01F0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_DROP_OFFSET                                                  (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_DROP_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR3_DROP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_OVID_OFFSET                                                  (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_OVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR3_OVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_IVID_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_IVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR3_IVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_RRCPAUTH_OFFSET                                              (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_RRCPAUTH_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR3_RRCPAUTH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_RRCPTYPE_OFFSET                                              (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_RRCPTYPE_MASK                                                (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR3_RRCPTYPE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_FCSELDOT1QOPRI_OFFSET                                        (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_FCSELDOT1QOPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR3_FCSELDOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_FCSELDOT1QIPRI_OFFSET                                        (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_FCSELDOT1QIPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR3_FCSELDOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_TTLDEC_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR3_TTLDEC_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR3_TTLDEC_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_ADDR                                                           (0x6A01F4)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_DOT1QIDP_OFFSET                                              (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_DOT1QIDP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_DOT1QIDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_FTIDXVALID_OFFSET                                            (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_FTIDXVALID_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_FTIDXVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_PBPRI_OFFSET                                                 (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_PBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_PBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_PBDP_OFFSET                                                  (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_PBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_PBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_DPN_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_DPN_MASK                                                     (0x1F << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_DPN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_FTIDX_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_FTIDX_MASK                                                   (0x3FF << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_FTIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_LKMISS_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_LKMISS_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_LKMISS_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_REDIR_OFFSET                                                 (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_REDIR_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_REDIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_SML_OFFSET                                                   (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_SML_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_SML_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_DOT1QODP_OFFSET                                              (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_DOT1QODP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_DOT1QODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_IPMCPKT_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_IPMCPKT_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_IPMCPKT_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_TOGVLAN_OFFSET                                               (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_TOGVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_TOGVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_CPUTAG_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_CPUTAG_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_CPUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_CPU_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR4_CPU_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR4_CPU_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR5_ADDR                                                           (0x6A01F8)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR5_DOT1QIPRI_OFFSET                                             (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR5_DOT1QIPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR5_DOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR5_DPM_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR5_DPM_MASK                                                     (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR5_DPM_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_ADDR                                                           (0x6A01FC)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FCDFO_OFFSET                                                 (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FCDFO_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FCDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FCDFI_OFFSET                                                 (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FCDFI_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FCDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_MACDOT1X_OFFSET                                              (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_MACDOT1X_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_MACDOT1X_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_PRI_OFFSET                                                   (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_PRI_MASK                                                     (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_PRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DP_OFFSET                                                    (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DP_MASK                                                      (0x3 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_OPRI_OFFSET                                                  (21)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_OPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_OPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_ODP_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_ODP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_ODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_OPRIEXIST_OFFSET                                             (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_OPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_OPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_IPRI_OFFSET                                                  (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_IPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_IPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_IDP_OFFSET                                                   (13)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_IDP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_IDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_IPRIEXIST_OFFSET                                             (12)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_IPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_IPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FBPRI_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FBDP_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FBPRIEXIST_OFFSET                                            (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FBPRIEXIST_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_FBPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DSCPPRI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DSCPPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DSCPPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DSCPDP_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DSCPDP_MASK                                                  (0x3 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DSCPDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DSCPPRIEXIST_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DSCPPRIEXIST_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR6_DSCPPRIEXIST_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_ADDR                                                           (0x6A0200)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_UNUSED_OFFSET                                                (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_UNUSED_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR7_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_SPM_OFFSET                                                   (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_SPM_MASK                                                     (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR7_SPM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_MIRORG_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_MIRORG_MASK                                                  (0xF << RTL8328_PACKET_PROCESS_INFORMATION3_CR7_MIRORG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_MIR_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_MIR_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION3_CR7_MIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_FWD_OFFSET                                                   (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_FWD_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION3_CR7_FWD_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_VIDRCH_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_VIDRCH_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR7_VIDRCH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_TMIDX_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR7_TMIDX_MASK                                                   (0x3 << RTL8328_PACKET_PROCESS_INFORMATION3_CR7_TMIDX_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR8_ADDR                                                           (0x6A0204)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR8_UNUSED_OFFSET                                                (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR8_UNUSED_MASK                                                  (0x1F << RTL8328_PACKET_PROCESS_INFORMATION3_CR8_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR8_MIROUTAG_OFFSET                                              (23)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR8_MIROUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION3_CR8_MIROUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR8_MIRIUTAG_OFFSET                                              (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR8_MIRIUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION3_CR8_MIRIUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR8_FID_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR8_FID_MASK                                                     (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR8_FID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR8_MSTI_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR8_MSTI_MASK                                                    (0x7F << RTL8328_PACKET_PROCESS_INFORMATION3_CR8_MSTI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_ADDR                                                           (0x6A0208)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_CE_OFFSET                                                    (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_CE_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR9_CE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_DOT1QOPRI_OFFSET                                             (28)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_DOT1QOPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR9_DOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_DSCPRMK_OFFSET                                               (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_DSCPRMK_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR9_DSCPRMK_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_REASON_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_REASON_MASK                                                  (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR9_REASON_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_VIDRC_OFFSET                                                 (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_VIDRC_MASK                                                   (0x1F << RTL8328_PACKET_PROCESS_INFORMATION3_CR9_VIDRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_COPYTOCPU_OFFSET                                             (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_COPYTOCPU_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR9_COPYTOCPU_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_IPMC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_IPMC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR9_IPMC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_TM_OFFSET                                                    (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_TM_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR9_TM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_PPBDFO_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_PPBDFO_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR9_PPBDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_PPBDFI_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_PPBDFI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR9_PPBDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_FLOOD_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR9_FLOOD_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR9_FLOOD_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR10_ADDR                                                          (0x6A020C)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR10_UNUSED_OFFSET                                               (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR10_UNUSED_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR10_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR10_OUNTAGVALID_OFFSET                                          (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR10_OUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR10_OUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR10_IUNTAGVALID_OFFSET                                          (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR10_IUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION3_CR10_IUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR10_IUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR10_IUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR10_IUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR11_ADDR                                                          (0x6A0210)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR11_UNUSED_OFFSET                                               (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR11_UNUSED_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION3_CR11_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR11_OUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR11_OUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR11_OUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR12_ADDR                                                          (0x6A0214)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR12_DMACIDX_OFFSET                                              (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR12_DMACIDX_MASK                                                (0x3FFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR12_DMACIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR12_ORGVID_OFFSET                                               (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR12_ORGVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR12_ORGVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR12_DSCP_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR12_DSCP_MASK                                                   (0x3F << RTL8328_PACKET_PROCESS_INFORMATION3_CR12_DSCP_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR13_ADDR                                                          (0x6A0218)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR13_RRCPREGDATA_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR13_RRCPREGDATA_MASK                                            (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR13_RRCPREGDATA_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR14_ADDR                                                          (0x6A021C)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR14_PRC_OFFSET                                                  (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR14_PRC_MASK                                                    (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR14_PRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR14_IPRC_0_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR14_IPRC_0_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR14_IPRC_0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR15_ADDR                                                          (0x6A0220)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR15_IPRC_1_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR15_IPRC_1_MASK                                                 (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR15_IPRC_1_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR16_ADDR                                                          (0x6A0224)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR16_IPRC_2_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR16_IPRC_2_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR16_IPRC_2_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR16_ACLIDX1_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR16_ACLIDX1_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR16_ACLIDX1_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR16_ACLIDX0_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR16_ACLIDX0_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR16_ACLIDX0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ADDR                                                          (0x6A0228)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX5_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX5_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX5_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX4_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX4_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX4_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX3_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX3_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX3_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX2_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX2_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR17_ACLIDX2_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ADDR                                                          (0x6A022C)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX9_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX9_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX9_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX8_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX8_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX8_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX7_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX7_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX7_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX6_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX6_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR18_ACLIDX6_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ADDR                                                          (0x6A0230)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX13_OFFSET                                             (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX13_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX13_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX12_OFFSET                                             (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX12_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX12_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX11_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX11_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX11_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX10_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX10_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR19_ACLIDX10_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION3_CR20_ADDR                                                          (0x6A0234)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR20_UNUSED_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR20_UNUSED_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR20_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR20_ACLIDX15_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR20_ACLIDX15_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR20_ACLIDX15_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR20_ACLIDX14_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION3_CR20_ACLIDX14_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION3_CR20_ACLIDX14_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_ADDR                                                           (0x6A0248)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_PBOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_PBOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR0_PBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_PBIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_PBIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR0_PBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_KEEPORIGOVID_OFFSET                                          (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_KEEPORIGOVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR0_KEEPORIGOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_KEEPORIGIVID_OFFSET                                          (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_KEEPORIGIVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR0_KEEPORIGIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_CRSVLAN_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_CRSVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR0_CRSVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_SPHY_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR0_SPHY_MASK                                                    (0x1F << RTL8328_PACKET_PROCESS_INFORMATION4_CR0_SPHY_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_ADDR                                                           (0x6A024C)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PPBOVID_OFFSET                                               (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PPBOVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PPBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PPBIVID_OFFSET                                               (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PPBIVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PPBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PBOPRI_OFFSET                                                (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PBOPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_IPUC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_IPUC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR1_IPUC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PBODEI_OFFSET                                                (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PBODEI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PBIPRI_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PBIPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR1_PBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_ADDR                                                           (0x6A0250)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_FCOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_FCOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR2_FCOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_FCIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_FCIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR2_FCIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_PPBOPRI_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_PPBOPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR2_PPBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_UPLINKMAC_0_OFFSET                                           (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_UPLINKMAC_0_MASK                                             (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR2_UPLINKMAC_0_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_PPBODEI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_PPBODEI_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR2_PPBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_PPBIPRI_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR2_PPBIPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR2_PPBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_ADDR                                                           (0x6A0254)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_DROP_OFFSET                                                  (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_DROP_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR3_DROP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_OVID_OFFSET                                                  (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_OVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR3_OVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_IVID_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_IVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR3_IVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_RRCPAUTH_OFFSET                                              (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_RRCPAUTH_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR3_RRCPAUTH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_RRCPTYPE_OFFSET                                              (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_RRCPTYPE_MASK                                                (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR3_RRCPTYPE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_FCSELDOT1QOPRI_OFFSET                                        (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_FCSELDOT1QOPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR3_FCSELDOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_FCSELDOT1QIPRI_OFFSET                                        (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_FCSELDOT1QIPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR3_FCSELDOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_TTLDEC_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR3_TTLDEC_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR3_TTLDEC_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_ADDR                                                           (0x6A0258)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_DOT1QIDP_OFFSET                                              (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_DOT1QIDP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_DOT1QIDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_FTIDXVALID_OFFSET                                            (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_FTIDXVALID_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_FTIDXVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_PBPRI_OFFSET                                                 (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_PBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_PBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_PBDP_OFFSET                                                  (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_PBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_PBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_DPN_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_DPN_MASK                                                     (0x1F << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_DPN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_FTIDX_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_FTIDX_MASK                                                   (0x3FF << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_FTIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_LKMISS_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_LKMISS_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_LKMISS_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_REDIR_OFFSET                                                 (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_REDIR_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_REDIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_SML_OFFSET                                                   (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_SML_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_SML_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_DOT1QODP_OFFSET                                              (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_DOT1QODP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_DOT1QODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_IPMCPKT_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_IPMCPKT_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_IPMCPKT_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_TOGVLAN_OFFSET                                               (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_TOGVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_TOGVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_CPUTAG_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_CPUTAG_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_CPUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_CPU_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR4_CPU_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR4_CPU_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR5_ADDR                                                           (0x6A025C)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR5_DOT1QIPRI_OFFSET                                             (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR5_DOT1QIPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR5_DOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR5_DPM_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR5_DPM_MASK                                                     (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR5_DPM_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_ADDR                                                           (0x6A0260)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FCDFO_OFFSET                                                 (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FCDFO_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FCDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FCDFI_OFFSET                                                 (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FCDFI_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FCDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_MACDOT1X_OFFSET                                              (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_MACDOT1X_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_MACDOT1X_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_PRI_OFFSET                                                   (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_PRI_MASK                                                     (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_PRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DP_OFFSET                                                    (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DP_MASK                                                      (0x3 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_OPRI_OFFSET                                                  (21)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_OPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_OPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_ODP_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_ODP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_ODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_OPRIEXIST_OFFSET                                             (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_OPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_OPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_IPRI_OFFSET                                                  (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_IPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_IPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_IDP_OFFSET                                                   (13)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_IDP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_IDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_IPRIEXIST_OFFSET                                             (12)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_IPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_IPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FBPRI_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FBDP_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FBPRIEXIST_OFFSET                                            (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FBPRIEXIST_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_FBPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DSCPPRI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DSCPPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DSCPPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DSCPDP_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DSCPDP_MASK                                                  (0x3 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DSCPDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DSCPPRIEXIST_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DSCPPRIEXIST_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR6_DSCPPRIEXIST_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_ADDR                                                           (0x6A0264)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_UNUSED_OFFSET                                                (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_UNUSED_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR7_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_SPM_OFFSET                                                   (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_SPM_MASK                                                     (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR7_SPM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_MIRORG_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_MIRORG_MASK                                                  (0xF << RTL8328_PACKET_PROCESS_INFORMATION4_CR7_MIRORG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_MIR_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_MIR_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION4_CR7_MIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_FWD_OFFSET                                                   (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_FWD_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION4_CR7_FWD_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_VIDRCH_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_VIDRCH_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR7_VIDRCH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_TMIDX_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR7_TMIDX_MASK                                                   (0x3 << RTL8328_PACKET_PROCESS_INFORMATION4_CR7_TMIDX_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR8_ADDR                                                           (0x6A0268)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR8_UNUSED_OFFSET                                                (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR8_UNUSED_MASK                                                  (0x1F << RTL8328_PACKET_PROCESS_INFORMATION4_CR8_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR8_MIROUTAG_OFFSET                                              (23)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR8_MIROUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION4_CR8_MIROUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR8_MIRIUTAG_OFFSET                                              (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR8_MIRIUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION4_CR8_MIRIUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR8_FID_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR8_FID_MASK                                                     (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR8_FID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR8_MSTI_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR8_MSTI_MASK                                                    (0x7F << RTL8328_PACKET_PROCESS_INFORMATION4_CR8_MSTI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_ADDR                                                           (0x6A026C)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_CE_OFFSET                                                    (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_CE_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR9_CE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_DOT1QOPRI_OFFSET                                             (28)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_DOT1QOPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR9_DOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_DSCPRMK_OFFSET                                               (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_DSCPRMK_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR9_DSCPRMK_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_REASON_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_REASON_MASK                                                  (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR9_REASON_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_VIDRC_OFFSET                                                 (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_VIDRC_MASK                                                   (0x1F << RTL8328_PACKET_PROCESS_INFORMATION4_CR9_VIDRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_COPYTOCPU_OFFSET                                             (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_COPYTOCPU_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR9_COPYTOCPU_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_IPMC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_IPMC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR9_IPMC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_TM_OFFSET                                                    (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_TM_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR9_TM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_PPBDFO_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_PPBDFO_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR9_PPBDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_PPBDFI_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_PPBDFI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR9_PPBDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_FLOOD_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR9_FLOOD_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR9_FLOOD_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR10_ADDR                                                          (0x6A0270)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR10_UNUSED_OFFSET                                               (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR10_UNUSED_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR10_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR10_OUNTAGVALID_OFFSET                                          (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR10_OUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR10_OUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR10_IUNTAGVALID_OFFSET                                          (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR10_IUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION4_CR10_IUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR10_IUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR10_IUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR10_IUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR11_ADDR                                                          (0x6A0274)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR11_UNUSED_OFFSET                                               (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR11_UNUSED_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION4_CR11_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR11_OUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR11_OUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR11_OUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR12_ADDR                                                          (0x6A0278)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR12_DMACIDX_OFFSET                                              (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR12_DMACIDX_MASK                                                (0x3FFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR12_DMACIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR12_ORGVID_OFFSET                                               (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR12_ORGVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR12_ORGVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR12_DSCP_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR12_DSCP_MASK                                                   (0x3F << RTL8328_PACKET_PROCESS_INFORMATION4_CR12_DSCP_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR13_ADDR                                                          (0x6A027C)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR13_RRCPREGDATA_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR13_RRCPREGDATA_MASK                                            (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR13_RRCPREGDATA_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR14_ADDR                                                          (0x6A0280)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR14_PRC_OFFSET                                                  (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR14_PRC_MASK                                                    (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR14_PRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR14_IPRC_0_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR14_IPRC_0_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR14_IPRC_0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR15_ADDR                                                          (0x6A0284)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR15_IPRC_1_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR15_IPRC_1_MASK                                                 (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR15_IPRC_1_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR16_ADDR                                                          (0x6A0288)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR16_IPRC_2_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR16_IPRC_2_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR16_IPRC_2_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR16_ACLIDX1_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR16_ACLIDX1_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR16_ACLIDX1_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR16_ACLIDX0_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR16_ACLIDX0_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR16_ACLIDX0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ADDR                                                          (0x6A028C)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX5_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX5_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX5_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX4_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX4_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX4_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX3_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX3_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX3_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX2_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX2_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR17_ACLIDX2_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ADDR                                                          (0x6A0290)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX9_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX9_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX9_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX8_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX8_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX8_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX7_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX7_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX7_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX6_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX6_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR18_ACLIDX6_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ADDR                                                          (0x6A0294)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX13_OFFSET                                             (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX13_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX13_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX12_OFFSET                                             (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX12_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX12_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX11_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX11_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX11_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX10_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX10_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR19_ACLIDX10_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION4_CR20_ADDR                                                          (0x6A0298)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR20_UNUSED_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR20_UNUSED_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR20_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR20_ACLIDX15_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR20_ACLIDX15_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR20_ACLIDX15_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR20_ACLIDX14_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION4_CR20_ACLIDX14_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION4_CR20_ACLIDX14_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_ADDR                                                           (0x6A02AC)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_PBOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_PBOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR0_PBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_PBIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_PBIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR0_PBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_KEEPORIGOVID_OFFSET                                          (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_KEEPORIGOVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR0_KEEPORIGOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_KEEPORIGIVID_OFFSET                                          (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_KEEPORIGIVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR0_KEEPORIGIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_CRSVLAN_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_CRSVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR0_CRSVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_SPHY_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR0_SPHY_MASK                                                    (0x1F << RTL8328_PACKET_PROCESS_INFORMATION5_CR0_SPHY_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_ADDR                                                           (0x6A02B0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PPBOVID_OFFSET                                               (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PPBOVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PPBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PPBIVID_OFFSET                                               (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PPBIVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PPBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PBOPRI_OFFSET                                                (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PBOPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_IPUC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_IPUC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR1_IPUC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PBODEI_OFFSET                                                (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PBODEI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PBIPRI_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PBIPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR1_PBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_ADDR                                                           (0x6A02B4)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_FCOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_FCOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR2_FCOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_FCIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_FCIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR2_FCIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_PPBOPRI_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_PPBOPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR2_PPBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_UPLINKMAC_0_OFFSET                                           (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_UPLINKMAC_0_MASK                                             (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR2_UPLINKMAC_0_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_PPBODEI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_PPBODEI_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR2_PPBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_PPBIPRI_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR2_PPBIPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR2_PPBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_ADDR                                                           (0x6A02B8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_DROP_OFFSET                                                  (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_DROP_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR3_DROP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_OVID_OFFSET                                                  (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_OVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR3_OVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_IVID_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_IVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR3_IVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_RRCPAUTH_OFFSET                                              (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_RRCPAUTH_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR3_RRCPAUTH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_RRCPTYPE_OFFSET                                              (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_RRCPTYPE_MASK                                                (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR3_RRCPTYPE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_FCSELDOT1QOPRI_OFFSET                                        (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_FCSELDOT1QOPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR3_FCSELDOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_FCSELDOT1QIPRI_OFFSET                                        (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_FCSELDOT1QIPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR3_FCSELDOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_TTLDEC_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR3_TTLDEC_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR3_TTLDEC_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_ADDR                                                           (0x6A02BC)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_DOT1QIDP_OFFSET                                              (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_DOT1QIDP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_DOT1QIDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_FTIDXVALID_OFFSET                                            (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_FTIDXVALID_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_FTIDXVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_PBPRI_OFFSET                                                 (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_PBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_PBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_PBDP_OFFSET                                                  (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_PBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_PBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_DPN_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_DPN_MASK                                                     (0x1F << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_DPN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_FTIDX_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_FTIDX_MASK                                                   (0x3FF << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_FTIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_LKMISS_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_LKMISS_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_LKMISS_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_REDIR_OFFSET                                                 (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_REDIR_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_REDIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_SML_OFFSET                                                   (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_SML_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_SML_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_DOT1QODP_OFFSET                                              (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_DOT1QODP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_DOT1QODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_IPMCPKT_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_IPMCPKT_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_IPMCPKT_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_TOGVLAN_OFFSET                                               (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_TOGVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_TOGVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_CPUTAG_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_CPUTAG_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_CPUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_CPU_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR4_CPU_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR4_CPU_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR5_ADDR                                                           (0x6A02C0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR5_DOT1QIPRI_OFFSET                                             (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR5_DOT1QIPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR5_DOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR5_DPM_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR5_DPM_MASK                                                     (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR5_DPM_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_ADDR                                                           (0x6A02C4)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FCDFO_OFFSET                                                 (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FCDFO_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FCDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FCDFI_OFFSET                                                 (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FCDFI_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FCDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_MACDOT1X_OFFSET                                              (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_MACDOT1X_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_MACDOT1X_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_PRI_OFFSET                                                   (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_PRI_MASK                                                     (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_PRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DP_OFFSET                                                    (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DP_MASK                                                      (0x3 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_OPRI_OFFSET                                                  (21)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_OPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_OPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_ODP_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_ODP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_ODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_OPRIEXIST_OFFSET                                             (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_OPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_OPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_IPRI_OFFSET                                                  (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_IPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_IPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_IDP_OFFSET                                                   (13)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_IDP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_IDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_IPRIEXIST_OFFSET                                             (12)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_IPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_IPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FBPRI_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FBDP_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FBPRIEXIST_OFFSET                                            (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FBPRIEXIST_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_FBPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DSCPPRI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DSCPPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DSCPPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DSCPDP_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DSCPDP_MASK                                                  (0x3 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DSCPDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DSCPPRIEXIST_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DSCPPRIEXIST_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR6_DSCPPRIEXIST_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_ADDR                                                           (0x6A02C8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_UNUSED_OFFSET                                                (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_UNUSED_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR7_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_SPM_OFFSET                                                   (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_SPM_MASK                                                     (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR7_SPM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_MIRORG_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_MIRORG_MASK                                                  (0xF << RTL8328_PACKET_PROCESS_INFORMATION5_CR7_MIRORG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_MIR_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_MIR_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION5_CR7_MIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_FWD_OFFSET                                                   (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_FWD_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION5_CR7_FWD_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_VIDRCH_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_VIDRCH_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR7_VIDRCH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_TMIDX_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR7_TMIDX_MASK                                                   (0x3 << RTL8328_PACKET_PROCESS_INFORMATION5_CR7_TMIDX_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR8_ADDR                                                           (0x6A02CC)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR8_UNUSED_OFFSET                                                (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR8_UNUSED_MASK                                                  (0x1F << RTL8328_PACKET_PROCESS_INFORMATION5_CR8_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR8_MIROUTAG_OFFSET                                              (23)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR8_MIROUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION5_CR8_MIROUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR8_MIRIUTAG_OFFSET                                              (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR8_MIRIUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION5_CR8_MIRIUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR8_FID_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR8_FID_MASK                                                     (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR8_FID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR8_MSTI_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR8_MSTI_MASK                                                    (0x7F << RTL8328_PACKET_PROCESS_INFORMATION5_CR8_MSTI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_ADDR                                                           (0x6A02D0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_CE_OFFSET                                                    (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_CE_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR9_CE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_DOT1QOPRI_OFFSET                                             (28)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_DOT1QOPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR9_DOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_DSCPRMK_OFFSET                                               (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_DSCPRMK_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR9_DSCPRMK_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_REASON_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_REASON_MASK                                                  (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR9_REASON_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_VIDRC_OFFSET                                                 (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_VIDRC_MASK                                                   (0x1F << RTL8328_PACKET_PROCESS_INFORMATION5_CR9_VIDRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_COPYTOCPU_OFFSET                                             (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_COPYTOCPU_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR9_COPYTOCPU_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_IPMC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_IPMC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR9_IPMC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_TM_OFFSET                                                    (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_TM_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR9_TM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_PPBDFO_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_PPBDFO_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR9_PPBDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_PPBDFI_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_PPBDFI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR9_PPBDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_FLOOD_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR9_FLOOD_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR9_FLOOD_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR10_ADDR                                                          (0x6A02D4)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR10_UNUSED_OFFSET                                               (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR10_UNUSED_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR10_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR10_OUNTAGVALID_OFFSET                                          (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR10_OUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR10_OUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR10_IUNTAGVALID_OFFSET                                          (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR10_IUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION5_CR10_IUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR10_IUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR10_IUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR10_IUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR11_ADDR                                                          (0x6A02D8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR11_UNUSED_OFFSET                                               (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR11_UNUSED_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION5_CR11_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR11_OUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR11_OUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR11_OUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR12_ADDR                                                          (0x6A02DC)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR12_DMACIDX_OFFSET                                              (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR12_DMACIDX_MASK                                                (0x3FFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR12_DMACIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR12_ORGVID_OFFSET                                               (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR12_ORGVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR12_ORGVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR12_DSCP_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR12_DSCP_MASK                                                   (0x3F << RTL8328_PACKET_PROCESS_INFORMATION5_CR12_DSCP_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR13_ADDR                                                          (0x6A02E0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR13_RRCPREGDATA_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR13_RRCPREGDATA_MASK                                            (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR13_RRCPREGDATA_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR14_ADDR                                                          (0x6A02E4)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR14_PRC_OFFSET                                                  (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR14_PRC_MASK                                                    (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR14_PRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR14_IPRC_0_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR14_IPRC_0_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR14_IPRC_0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR15_ADDR                                                          (0x6A02E8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR15_IPRC_1_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR15_IPRC_1_MASK                                                 (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR15_IPRC_1_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR16_ADDR                                                          (0x6A02EC)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR16_IPRC_2_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR16_IPRC_2_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR16_IPRC_2_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR16_ACLIDX1_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR16_ACLIDX1_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR16_ACLIDX1_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR16_ACLIDX0_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR16_ACLIDX0_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR16_ACLIDX0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ADDR                                                          (0x6A02F0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX5_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX5_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX5_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX4_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX4_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX4_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX3_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX3_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX3_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX2_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX2_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR17_ACLIDX2_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ADDR                                                          (0x6A02F4)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX9_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX9_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX9_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX8_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX8_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX8_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX7_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX7_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX7_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX6_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX6_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR18_ACLIDX6_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ADDR                                                          (0x6A02F8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX13_OFFSET                                             (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX13_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX13_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX12_OFFSET                                             (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX12_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX12_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX11_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX11_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX11_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX10_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX10_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR19_ACLIDX10_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION5_CR20_ADDR                                                          (0x6A02FC)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR20_UNUSED_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR20_UNUSED_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR20_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR20_ACLIDX15_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR20_ACLIDX15_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR20_ACLIDX15_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR20_ACLIDX14_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION5_CR20_ACLIDX14_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION5_CR20_ACLIDX14_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_ADDR                                                           (0x6A0310)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_PBOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_PBOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR0_PBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_PBIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_PBIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR0_PBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_KEEPORIGOVID_OFFSET                                          (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_KEEPORIGOVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR0_KEEPORIGOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_KEEPORIGIVID_OFFSET                                          (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_KEEPORIGIVID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR0_KEEPORIGIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_CRSVLAN_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_CRSVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR0_CRSVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_SPHY_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR0_SPHY_MASK                                                    (0x1F << RTL8328_PACKET_PROCESS_INFORMATION6_CR0_SPHY_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_ADDR                                                           (0x6A0314)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PPBOVID_OFFSET                                               (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PPBOVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PPBOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PPBIVID_OFFSET                                               (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PPBIVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PPBIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PBOPRI_OFFSET                                                (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PBOPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_IPUC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_IPUC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR1_IPUC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PBODEI_OFFSET                                                (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PBODEI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PBIPRI_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PBIPRI_MASK                                                  (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR1_PBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_ADDR                                                           (0x6A0318)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_FCOVID_OFFSET                                                (20)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_FCOVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR2_FCOVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_FCIVID_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_FCIVID_MASK                                                  (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR2_FCIVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_PPBOPRI_OFFSET                                               (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_PPBOPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR2_PPBOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_UPLINKMAC_0_OFFSET                                           (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_UPLINKMAC_0_MASK                                             (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR2_UPLINKMAC_0_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_PPBODEI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_PPBODEI_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR2_PPBODEI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_PPBIPRI_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR2_PPBIPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR2_PPBIPRI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_ADDR                                                           (0x6A031C)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_DROP_OFFSET                                                  (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_DROP_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR3_DROP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_OVID_OFFSET                                                  (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_OVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR3_OVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_IVID_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_IVID_MASK                                                    (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR3_IVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_RRCPAUTH_OFFSET                                              (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_RRCPAUTH_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR3_RRCPAUTH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_RRCPTYPE_OFFSET                                              (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_RRCPTYPE_MASK                                                (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR3_RRCPTYPE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_FCSELDOT1QOPRI_OFFSET                                        (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_FCSELDOT1QOPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR3_FCSELDOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_FCSELDOT1QIPRI_OFFSET                                        (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_FCSELDOT1QIPRI_MASK                                          (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR3_FCSELDOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_TTLDEC_OFFSET                                                (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR3_TTLDEC_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR3_TTLDEC_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_ADDR                                                           (0x6A0320)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_DOT1QIDP_OFFSET                                              (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_DOT1QIDP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_DOT1QIDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_FTIDXVALID_OFFSET                                            (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_FTIDXVALID_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_FTIDXVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_PBPRI_OFFSET                                                 (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_PBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_PBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_PBDP_OFFSET                                                  (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_PBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_PBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_DPN_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_DPN_MASK                                                     (0x1F << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_DPN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_FTIDX_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_FTIDX_MASK                                                   (0x3FF << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_FTIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_LKMISS_OFFSET                                                (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_LKMISS_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_LKMISS_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_REDIR_OFFSET                                                 (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_REDIR_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_REDIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_SML_OFFSET                                                   (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_SML_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_SML_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_DOT1QODP_OFFSET                                              (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_DOT1QODP_MASK                                                (0x3 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_DOT1QODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_IPMCPKT_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_IPMCPKT_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_IPMCPKT_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_TOGVLAN_OFFSET                                               (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_TOGVLAN_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_TOGVLAN_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_CPUTAG_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_CPUTAG_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_CPUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_CPU_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR4_CPU_MASK                                                     (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR4_CPU_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR5_ADDR                                                           (0x6A0324)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR5_DOT1QIPRI_OFFSET                                             (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR5_DOT1QIPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR5_DOT1QIPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR5_DPM_OFFSET                                                   (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR5_DPM_MASK                                                     (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR5_DPM_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_ADDR                                                           (0x6A0328)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FCDFO_OFFSET                                                 (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FCDFO_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FCDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FCDFI_OFFSET                                                 (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FCDFI_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FCDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_MACDOT1X_OFFSET                                              (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_MACDOT1X_MASK                                                (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_MACDOT1X_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_PRI_OFFSET                                                   (26)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_PRI_MASK                                                     (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_PRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DP_OFFSET                                                    (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DP_MASK                                                      (0x3 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_OPRI_OFFSET                                                  (21)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_OPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_OPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_ODP_OFFSET                                                   (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_ODP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_ODP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_OPRIEXIST_OFFSET                                             (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_OPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_OPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_IPRI_OFFSET                                                  (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_IPRI_MASK                                                    (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_IPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_IDP_OFFSET                                                   (13)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_IDP_MASK                                                     (0x3 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_IDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_IPRIEXIST_OFFSET                                             (12)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_IPRIEXIST_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_IPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FBPRI_OFFSET                                                 (9)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FBPRI_MASK                                                   (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FBPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FBDP_OFFSET                                                  (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FBDP_MASK                                                    (0x3 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FBDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FBPRIEXIST_OFFSET                                            (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FBPRIEXIST_MASK                                              (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_FBPRIEXIST_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DSCPPRI_OFFSET                                               (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DSCPPRI_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DSCPPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DSCPDP_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DSCPDP_MASK                                                  (0x3 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DSCPDP_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DSCPPRIEXIST_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DSCPPRIEXIST_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR6_DSCPPRIEXIST_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_ADDR                                                           (0x6A032C)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_UNUSED_OFFSET                                                (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_UNUSED_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR7_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_SPM_OFFSET                                                   (15)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_SPM_MASK                                                     (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR7_SPM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_MIRORG_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_MIRORG_MASK                                                  (0xF << RTL8328_PACKET_PROCESS_INFORMATION6_CR7_MIRORG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_MIR_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_MIR_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION6_CR7_MIR_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_FWD_OFFSET                                                   (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_FWD_MASK                                                     (0xF << RTL8328_PACKET_PROCESS_INFORMATION6_CR7_FWD_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_VIDRCH_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_VIDRCH_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR7_VIDRCH_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_TMIDX_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR7_TMIDX_MASK                                                   (0x3 << RTL8328_PACKET_PROCESS_INFORMATION6_CR7_TMIDX_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR8_ADDR                                                           (0x6A0330)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR8_UNUSED_OFFSET                                                (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR8_UNUSED_MASK                                                  (0x1F << RTL8328_PACKET_PROCESS_INFORMATION6_CR8_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR8_MIROUTAG_OFFSET                                              (23)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR8_MIROUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION6_CR8_MIROUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR8_MIRIUTAG_OFFSET                                              (19)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR8_MIRIUTAG_MASK                                                (0xF << RTL8328_PACKET_PROCESS_INFORMATION6_CR8_MIRIUTAG_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR8_FID_OFFSET                                                   (7)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR8_FID_MASK                                                     (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR8_FID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR8_MSTI_OFFSET                                                  (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR8_MSTI_MASK                                                    (0x7F << RTL8328_PACKET_PROCESS_INFORMATION6_CR8_MSTI_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_ADDR                                                           (0x6A0334)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_CE_OFFSET                                                    (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_CE_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR9_CE_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_DOT1QOPRI_OFFSET                                             (28)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_DOT1QOPRI_MASK                                               (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR9_DOT1QOPRI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_DSCPRMK_OFFSET                                               (27)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_DSCPRMK_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR9_DSCPRMK_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_REASON_OFFSET                                                (11)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_REASON_MASK                                                  (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR9_REASON_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_VIDRC_OFFSET                                                 (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_VIDRC_MASK                                                   (0x1F << RTL8328_PACKET_PROCESS_INFORMATION6_CR9_VIDRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_COPYTOCPU_OFFSET                                             (5)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_COPYTOCPU_MASK                                               (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR9_COPYTOCPU_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_IPMC_OFFSET                                                  (4)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_IPMC_MASK                                                    (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR9_IPMC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_TM_OFFSET                                                    (3)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_TM_MASK                                                      (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR9_TM_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_PPBDFO_OFFSET                                                (2)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_PPBDFO_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR9_PPBDFO_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_PPBDFI_OFFSET                                                (1)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_PPBDFI_MASK                                                  (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR9_PPBDFI_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_FLOOD_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR9_FLOOD_MASK                                                   (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR9_FLOOD_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR10_ADDR                                                          (0x6A0338)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR10_UNUSED_OFFSET                                               (31)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR10_UNUSED_MASK                                                 (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR10_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR10_OUNTAGVALID_OFFSET                                          (30)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR10_OUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR10_OUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR10_IUNTAGVALID_OFFSET                                          (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR10_IUNTAGVALID_MASK                                            (0x1 << RTL8328_PACKET_PROCESS_INFORMATION6_CR10_IUNTAGVALID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR10_IUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR10_IUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR10_IUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR11_ADDR                                                          (0x6A033C)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR11_UNUSED_OFFSET                                               (29)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR11_UNUSED_MASK                                                 (0x7 << RTL8328_PACKET_PROCESS_INFORMATION6_CR11_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR11_OUTAGSTATUS_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR11_OUTAGSTATUS_MASK                                            (0x1FFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR11_OUTAGSTATUS_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR12_ADDR                                                          (0x6A0340)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR12_DMACIDX_OFFSET                                              (18)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR12_DMACIDX_MASK                                                (0x3FFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR12_DMACIDX_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR12_ORGVID_OFFSET                                               (6)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR12_ORGVID_MASK                                                 (0xFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR12_ORGVID_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR12_DSCP_OFFSET                                                 (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR12_DSCP_MASK                                                   (0x3F << RTL8328_PACKET_PROCESS_INFORMATION6_CR12_DSCP_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR13_ADDR                                                          (0x6A0344)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR13_RRCPREGDATA_OFFSET                                          (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR13_RRCPREGDATA_MASK                                            (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR13_RRCPREGDATA_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR14_ADDR                                                          (0x6A0348)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR14_PRC_OFFSET                                                  (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR14_PRC_MASK                                                    (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR14_PRC_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR14_IPRC_0_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR14_IPRC_0_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR14_IPRC_0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR15_ADDR                                                          (0x6A034C)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR15_IPRC_1_OFFSET                                               (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR15_IPRC_1_MASK                                                 (0xFFFFFFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR15_IPRC_1_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR16_ADDR                                                          (0x6A0350)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR16_IPRC_2_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR16_IPRC_2_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR16_IPRC_2_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR16_ACLIDX1_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR16_ACLIDX1_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR16_ACLIDX1_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR16_ACLIDX0_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR16_ACLIDX0_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR16_ACLIDX0_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ADDR                                                          (0x6A0354)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX5_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX5_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX5_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX4_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX4_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX4_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX3_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX3_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX3_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX2_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX2_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR17_ACLIDX2_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ADDR                                                          (0x6A0358)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX9_OFFSET                                              (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX9_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX9_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX8_OFFSET                                              (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX8_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX8_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX7_OFFSET                                              (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX7_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX7_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX6_OFFSET                                              (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX6_MASK                                                (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR18_ACLIDX6_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ADDR                                                          (0x6A035C)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX13_OFFSET                                             (24)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX13_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX13_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX12_OFFSET                                             (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX12_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX12_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX11_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX11_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX11_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX10_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX10_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR19_ACLIDX10_OFFSET)

#define RTL8328_PACKET_PROCESS_INFORMATION6_CR20_ADDR                                                          (0x6A0360)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR20_UNUSED_OFFSET                                               (16)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR20_UNUSED_MASK                                                 (0xFFFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR20_UNUSED_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR20_ACLIDX15_OFFSET                                             (8)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR20_ACLIDX15_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR20_ACLIDX15_OFFSET)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR20_ACLIDX14_OFFSET                                             (0)
  #define RTL8328_PACKET_PROCESS_INFORMATION6_CR20_ACLIDX14_MASK                                               (0xFF << RTL8328_PACKET_PROCESS_INFORMATION6_CR20_ACLIDX14_OFFSET)


/*
 * Feature: Drop Mechanism Diagnostic 
 */
#define RTL8328_GLOBAL_PAGE_PEAK_COUNTER_ADDR                                                                  (0x6B0000)
  #define RTL8328_GLOBAL_PAGE_PEAK_COUNTER_GTXPAGEPEAKCNT_OFFSET                                               (0)
  #define RTL8328_GLOBAL_PAGE_PEAK_COUNTER_GTXPAGEPEAKCNT_MASK                                                 (0x7FF << RTL8328_GLOBAL_PAGE_PEAK_COUNTER_GTXPAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL0_ADDR                                                   (0x6B0004)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL0_G0Q1PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL0_G0Q1PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL0_G0Q1PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL0_G0Q0PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL0_G0Q0PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL0_G0Q0PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL1_ADDR                                                   (0x6B0008)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL1_G0Q3PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL1_G0Q3PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL1_G0Q3PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL1_G0Q2PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL1_G0Q2PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL1_G0Q2PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL2_ADDR                                                   (0x6B000C)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL2_G0Q5PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL2_G0Q5PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL2_G0Q5PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL2_G0Q4PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL2_G0Q4PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL2_G0Q4PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL3_ADDR                                                   (0x6B0010)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL3_G0Q7PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL3_G0Q7PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL3_G0Q7PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL3_G0Q6PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL3_G0Q6PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP0_CONTROL3_G0Q6PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL0_ADDR                                                   (0x6B0014)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL0_G1Q1PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL0_G1Q1PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL0_G1Q1PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL0_G1Q0PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL0_G1Q0PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL0_G1Q0PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL1_ADDR                                                   (0x6B0018)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL1_G1Q3PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL1_G1Q3PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL1_G1Q3PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL1_G1Q2PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL1_G1Q2PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL1_G1Q2PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL2_ADDR                                                   (0x6B001C)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL2_G1Q5PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL2_G1Q5PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL2_G1Q5PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL2_G1Q4PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL2_G1Q4PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL2_G1Q4PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL3_ADDR                                                   (0x6B0020)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL3_G1Q7PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL3_G1Q7PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL3_G1Q7PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL3_G1Q6PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL3_G1Q6PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP1_CONTROL3_G1Q6PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL0_ADDR                                                   (0x6B0024)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL0_G2Q1PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL0_G2Q1PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL0_G2Q1PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL0_G2Q0PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL0_G2Q0PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL0_G2Q0PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL1_ADDR                                                   (0x6B0028)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL1_G2Q3PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL1_G2Q3PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL1_G2Q3PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL1_G2Q2PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL1_G2Q2PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL1_G2Q2PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL2_ADDR                                                   (0x6B002C)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL2_G2Q5PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL2_G2Q5PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL2_G2Q5PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL2_G2Q4PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL2_G2Q4PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL2_G2Q4PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL3_ADDR                                                   (0x6B0030)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL3_G2Q7PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL3_G2Q7PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL3_G2Q7PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL3_G2Q6PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL3_G2Q6PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP2_CONTROL3_G2Q6PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL0_ADDR                                                   (0x6B0034)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL0_G3Q1PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL0_G3Q1PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL0_G3Q1PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL0_G3Q0PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL0_G3Q0PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL0_G3Q0PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL1_ADDR                                                   (0x6B0038)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL1_G3Q3PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL1_G3Q3PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL1_G3Q3PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL1_G3Q2PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL1_G3Q2PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL1_G3Q2PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL2_ADDR                                                   (0x6B003C)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL2_G3Q5PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL2_G3Q5PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL2_G3Q5PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL2_G3Q4PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL2_G3Q4PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL2_G3Q4PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL3_ADDR                                                   (0x6B0040)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL3_G3Q7PAGEPEAKCNT_OFFSET                               (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL3_G3Q7PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL3_G3Q7PAGEPEAKCNT_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL3_G3Q6PAGEPEAKCNT_OFFSET                               (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL3_G3Q6PAGEPEAKCNT_MASK                                 (0x7FF << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUP3_CONTROL3_G3Q6PAGEPEAKCNT_OFFSET)

#define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_ADDR                                                      (0x6B0044)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP3PORTNUM_OFFSET                                    (21)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP3PORTNUM_MASK                                      (0x1F << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP3PORTNUM_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP2PORTNUM_OFFSET                                    (16)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP2PORTNUM_MASK                                      (0x1F << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP2PORTNUM_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP1PORTNUM_OFFSET                                    (5)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP1PORTNUM_MASK                                      (0x1F << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP1PORTNUM_OFFSET)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP0PORTNUM_OFFSET                                    (0)
  #define RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP0PORTNUM_MASK                                      (0x1F << RTL8328_QUEUE_PAGE_PEAK_COUNTER_GROUPCONTROL_GROUP0PORTNUM_OFFSET)

#define RTL8328_WRED_DROP_PROBABILITY_RECORD_ADDR                                                              (0x6B0048)
  #define RTL8328_WRED_DROP_PROBABILITY_RECORD_DROPPROBCURRVALUE_OFFSET                                        (16)
  #define RTL8328_WRED_DROP_PROBABILITY_RECORD_DROPPROBCURRVALUE_MASK                                          (0xFFFF << RTL8328_WRED_DROP_PROBABILITY_RECORD_DROPPROBCURRVALUE_OFFSET)
  #define RTL8328_WRED_DROP_PROBABILITY_RECORD_DROPPROBPEAKVALUE_OFFSET                                        (0)
  #define RTL8328_WRED_DROP_PROBABILITY_RECORD_DROPPROBPEAKVALUE_MASK                                          (0xFFFF << RTL8328_WRED_DROP_PROBABILITY_RECORD_DROPPROBPEAKVALUE_OFFSET)

#define RTL8328_FIX_WRED_DROP_PROBABILITY_ADDR                                                                 (0x6B004C)
  #define RTL8328_FIX_WRED_DROP_PROBABILITY_PN_OFFSET                                                          (16)
  #define RTL8328_FIX_WRED_DROP_PROBABILITY_PN_MASK                                                            (0xFFFF << RTL8328_FIX_WRED_DROP_PROBABILITY_PN_OFFSET)
  #define RTL8328_FIX_WRED_DROP_PROBABILITY_FIXPN_OFFSET                                                       (0)
  #define RTL8328_FIX_WRED_DROP_PROBABILITY_FIXPN_MASK                                                         (0x1 << RTL8328_FIX_WRED_DROP_PROBABILITY_FIXPN_OFFSET)

#define RTL8328_DROP_DEBUG_COUNTER_RESET_ADDR                                                                  (0x6B0050)
  #define RTL8328_DROP_DEBUG_COUNTER_RESET_WREDDPCNT_RESET_OFFSET                                              (2)
  #define RTL8328_DROP_DEBUG_COUNTER_RESET_WREDDPCNT_RESET_MASK                                                (0x1 << RTL8328_DROP_DEBUG_COUNTER_RESET_WREDDPCNT_RESET_OFFSET)
  #define RTL8328_DROP_DEBUG_COUNTER_RESET_PEAKCNT_RESET_OFFSET                                                (1)
  #define RTL8328_DROP_DEBUG_COUNTER_RESET_PEAKCNT_RESET_MASK                                                  (0x1 << RTL8328_DROP_DEBUG_COUNTER_RESET_PEAKCNT_RESET_OFFSET)
  #define RTL8328_DROP_DEBUG_COUNTER_RESET_FLAG_RESET_OFFSET                                                   (0)
  #define RTL8328_DROP_DEBUG_COUNTER_RESET_FLAG_RESET_MASK                                                     (0x1 << RTL8328_DROP_DEBUG_COUNTER_RESET_FLAG_RESET_OFFSET)


/*
 * Feature: Flow Control Diagnostic 
 */
#define RTL8328_GLOBAL_OCCUPIED_RX_PAGE_PEAK_COUNTER_ADDR                                                      (0x6C0000)
  #define RTL8328_GLOBAL_OCCUPIED_RX_PAGE_PEAK_COUNTER_GRXPAGEPEAKCNT_OFFSET                                   (0)
  #define RTL8328_GLOBAL_OCCUPIED_RX_PAGE_PEAK_COUNTER_GRXPAGEPEAKCNT_MASK                                     (0x7FF << RTL8328_GLOBAL_OCCUPIED_RX_PAGE_PEAK_COUNTER_GRXPAGEPEAKCNT_OFFSET)

#define RTL8328_RX_FLOW_CONTROL_DEBUG_COUNTER_RESET_ADDR                                                       (0x6C0004)
  #define RTL8328_RX_FLOW_CONTROL_DEBUG_COUNTER_RESET_PEAKCNT_RESET_OFFSET                                     (1)
  #define RTL8328_RX_FLOW_CONTROL_DEBUG_COUNTER_RESET_PEAKCNT_RESET_MASK                                       (0x1 << RTL8328_RX_FLOW_CONTROL_DEBUG_COUNTER_RESET_PEAKCNT_RESET_OFFSET)
  #define RTL8328_RX_FLOW_CONTROL_DEBUG_COUNTER_RESET_BEYONDTIMESCNT_RESET_OFFSET                              (0)
  #define RTL8328_RX_FLOW_CONTROL_DEBUG_COUNTER_RESET_BEYONDTIMESCNT_RESET_MASK                                (0x1 << RTL8328_RX_FLOW_CONTROL_DEBUG_COUNTER_RESET_BEYONDTIMESCNT_RESET_OFFSET)


/*
 * Feature: Queue Management Diagnostic 
 */

/*
 * Feature: Code Protection 
 */
#define RTL8328_EFUSE_STATUS_AND_CONTROL_ADDR                                                                  (0x700000)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_UNUSED1_OFFSET                                                      (14)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_UNUSED1_MASK                                                        (0x3FFFF << RTL8328_EFUSE_STATUS_AND_CONTROL_UNUSED1_OFFSET)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_INTERNAL_EFUSE_READEN_OFFSET                                        (13)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_INTERNAL_EFUSE_READEN_MASK                                          (0x1 << RTL8328_EFUSE_STATUS_AND_CONTROL_INTERNAL_EFUSE_READEN_OFFSET)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_UNUSED2_OFFSET                                                      (11)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_UNUSED2_MASK                                                        (0x3 << RTL8328_EFUSE_STATUS_AND_CONTROL_UNUSED2_OFFSET)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_IPSEC_EN_OFFSET                                                     (10)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_IPSEC_EN_MASK                                                       (0x1 << RTL8328_EFUSE_STATUS_AND_CONTROL_IPSEC_EN_OFFSET)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_KEYSEL_OFFSET                                                       (9)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_KEYSEL_MASK                                                         (0x1 << RTL8328_EFUSE_STATUS_AND_CONTROL_KEYSEL_OFFSET)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_UNUSED3_OFFSET                                                      (7)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_UNUSED3_MASK                                                        (0x3 << RTL8328_EFUSE_STATUS_AND_CONTROL_UNUSED3_OFFSET)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_EFUSE_EJTAG_STATUS_OFFSET                                           (3)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_EFUSE_EJTAG_STATUS_MASK                                             (0xF << RTL8328_EFUSE_STATUS_AND_CONTROL_EFUSE_EJTAG_STATUS_OFFSET)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_EFUSE_BLOCK_COUNT_OFFSET                                            (0)
  #define RTL8328_EFUSE_STATUS_AND_CONTROL_EFUSE_BLOCK_COUNT_MASK                                              (0x7 << RTL8328_EFUSE_STATUS_AND_CONTROL_EFUSE_BLOCK_COUNT_OFFSET)

#define RTL8328_EFUSE_DEBUG_ADDR                                                                               (0x700004)
  #define RTL8328_EFUSE_DEBUG_EFUSE_DOUT_OFFSET                                                                (16)
  #define RTL8328_EFUSE_DEBUG_EFUSE_DOUT_MASK                                                                  (0xFFFF << RTL8328_EFUSE_DEBUG_EFUSE_DOUT_OFFSET)
  #define RTL8328_EFUSE_DEBUG_OP0_1_OFFSET                                                                     (15)
  #define RTL8328_EFUSE_DEBUG_OP0_1_MASK                                                                       (0x1 << RTL8328_EFUSE_DEBUG_OP0_1_OFFSET)
  #define RTL8328_EFUSE_DEBUG_WR_EFUSE_A_OFFSET                                                                (14)
  #define RTL8328_EFUSE_DEBUG_WR_EFUSE_A_MASK                                                                  (0x1 << RTL8328_EFUSE_DEBUG_WR_EFUSE_A_OFFSET)
  #define RTL8328_EFUSE_DEBUG_RG_EFUSE_SPDUP_OFFSET                                                            (13)
  #define RTL8328_EFUSE_DEBUG_RG_EFUSE_SPDUP_MASK                                                              (0x1 << RTL8328_EFUSE_DEBUG_RG_EFUSE_SPDUP_OFFSET)
  #define RTL8328_EFUSE_DEBUG_RG_EFUSE_ADDR_OFFSET                                                             (3)
  #define RTL8328_EFUSE_DEBUG_RG_EFUSE_ADDR_MASK                                                               (0x3FF << RTL8328_EFUSE_DEBUG_RG_EFUSE_ADDR_OFFSET)
  #define RTL8328_EFUSE_DEBUG_RG_EFUSE_SRC_OFFSET                                                              (2)
  #define RTL8328_EFUSE_DEBUG_RG_EFUSE_SRC_MASK                                                                (0x1 << RTL8328_EFUSE_DEBUG_RG_EFUSE_SRC_OFFSET)
  #define RTL8328_EFUSE_DEBUG_EFUSE_MODE_OFFSET                                                                (1)
  #define RTL8328_EFUSE_DEBUG_EFUSE_MODE_MASK                                                                  (0x1 << RTL8328_EFUSE_DEBUG_EFUSE_MODE_OFFSET)
  #define RTL8328_EFUSE_DEBUG_RG_EFUSE_ENB_OFFSET                                                              (0)
  #define RTL8328_EFUSE_DEBUG_RG_EFUSE_ENB_MASK                                                                (0x1 << RTL8328_EFUSE_DEBUG_RG_EFUSE_ENB_OFFSET)

#define RTL8328_EFUSE_DATA0_ADDR                                                                               (0x700008)
  #define RTL8328_EFUSE_DATA0_EFDATA0_OFFSET                                                                   (0)
  #define RTL8328_EFUSE_DATA0_EFDATA0_MASK                                                                     (0xFFFFFFFF << RTL8328_EFUSE_DATA0_EFDATA0_OFFSET)

#define RTL8328_EFUSE_DATA1_ADDR                                                                               (0x70000C)
  #define RTL8328_EFUSE_DATA1_EFDATA1_OFFSET                                                                   (0)
  #define RTL8328_EFUSE_DATA1_EFDATA1_MASK                                                                     (0xFFFFFFFF << RTL8328_EFUSE_DATA1_EFDATA1_OFFSET)

#define RTL8328_EFUSE_DATA2_ADDR                                                                               (0x700010)
  #define RTL8328_EFUSE_DATA2_EFDATA2_OFFSET                                                                   (0)
  #define RTL8328_EFUSE_DATA2_EFDATA2_MASK                                                                     (0xFFFFFFFF << RTL8328_EFUSE_DATA2_EFDATA2_OFFSET)

#define RTL8328_EFUSE_DATA3_ADDR                                                                               (0x700014)
  #define RTL8328_EFUSE_DATA3_EFDATA3_OFFSET                                                                   (0)
  #define RTL8328_EFUSE_DATA3_EFDATA3_MASK                                                                     (0xFFFFFFFF << RTL8328_EFUSE_DATA3_EFDATA3_OFFSET)

#define RTL8328_EFUSE_DATA4_ADDR                                                                               (0x700018)
  #define RTL8328_EFUSE_DATA4_EFDATA4_OFFSET                                                                   (0)
  #define RTL8328_EFUSE_DATA4_EFDATA4_MASK                                                                     (0xFFFFFFFF << RTL8328_EFUSE_DATA4_EFDATA4_OFFSET)

#define RTL8328_EFUSE_DATA5_ADDR                                                                               (0x70001C)
  #define RTL8328_EFUSE_DATA5_EFDATA5_OFFSET                                                                   (0)
  #define RTL8328_EFUSE_DATA5_EFDATA5_MASK                                                                     (0xFFFFFFFF << RTL8328_EFUSE_DATA5_EFDATA5_OFFSET)

#define RTL8328_EFUSE_DATA6_ADDR                                                                               (0x700020)
  #define RTL8328_EFUSE_DATA6_EFDATA6_OFFSET                                                                   (0)
  #define RTL8328_EFUSE_DATA6_EFDATA6_MASK                                                                     (0xFFFFFFFF << RTL8328_EFUSE_DATA6_EFDATA6_OFFSET)

#define RTL8328_EFUSE_DATA7_ADDR                                                                               (0x700024)
  #define RTL8328_EFUSE_DATA7_EFDATA7_OFFSET                                                                   (0)
  #define RTL8328_EFUSE_DATA7_EFDATA7_MASK                                                                     (0xFFFFFFFF << RTL8328_EFUSE_DATA7_EFDATA7_OFFSET)

#define RTL8328_EFUSE_DATA8_ADDR                                                                               (0x700028)
  #define RTL8328_EFUSE_DATA8_EFDATA8_OFFSET                                                                   (0)
  #define RTL8328_EFUSE_DATA8_EFDATA8_MASK                                                                     (0xFFFFFFFF << RTL8328_EFUSE_DATA8_EFDATA8_OFFSET)

#define RTL8328_EFUSE_DATA9_ADDR                                                                               (0x70002C)
  #define RTL8328_EFUSE_DATA9_EFDATA9_OFFSET                                                                   (0)
  #define RTL8328_EFUSE_DATA9_EFDATA9_MASK                                                                     (0xFFFFFFFF << RTL8328_EFUSE_DATA9_EFDATA9_OFFSET)

#define RTL8328_EFUSE_DATA10_ADDR                                                                              (0x700030)
  #define RTL8328_EFUSE_DATA10_EFDATA10_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA10_EFDATA10_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA10_EFDATA10_OFFSET)

#define RTL8328_EFUSE_DATA11_ADDR                                                                              (0x700034)
  #define RTL8328_EFUSE_DATA11_EFDATA11_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA11_EFDATA11_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA11_EFDATA11_OFFSET)

#define RTL8328_EFUSE_DATA12_ADDR                                                                              (0x700038)
  #define RTL8328_EFUSE_DATA12_EFDATA12_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA12_EFDATA12_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA12_EFDATA12_OFFSET)

#define RTL8328_EFUSE_DATA13_ADDR                                                                              (0x70003C)
  #define RTL8328_EFUSE_DATA13_EFDATA13_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA13_EFDATA13_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA13_EFDATA13_OFFSET)

#define RTL8328_EFUSE_DATA14_ADDR                                                                              (0x700040)
  #define RTL8328_EFUSE_DATA14_EFDATA14_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA14_EFDATA14_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA14_EFDATA14_OFFSET)

#define RTL8328_EFUSE_DATA15_ADDR                                                                              (0x700044)
  #define RTL8328_EFUSE_DATA15_EFDATA15_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA15_EFDATA15_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA15_EFDATA15_OFFSET)

#define RTL8328_EFUSE_DATA16_ADDR                                                                              (0x700048)
  #define RTL8328_EFUSE_DATA16_EFDATA16_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA16_EFDATA16_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA16_EFDATA16_OFFSET)

#define RTL8328_EFUSE_DATA17_ADDR                                                                              (0x70004C)
  #define RTL8328_EFUSE_DATA17_EFDATA17_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA17_EFDATA17_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA17_EFDATA17_OFFSET)

#define RTL8328_EFUSE_DATA18_ADDR                                                                              (0x700050)
  #define RTL8328_EFUSE_DATA18_EFDATA18_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA18_EFDATA18_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA18_EFDATA18_OFFSET)

#define RTL8328_EFUSE_DATA19_ADDR                                                                              (0x700054)
  #define RTL8328_EFUSE_DATA19_EFDATA19_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA19_EFDATA19_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA19_EFDATA19_OFFSET)

#define RTL8328_EFUSE_DATA20_ADDR                                                                              (0x700058)
  #define RTL8328_EFUSE_DATA20_EFDATA20_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA20_EFDATA20_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA20_EFDATA20_OFFSET)

#define RTL8328_EFUSE_DATA21_ADDR                                                                              (0x70005C)
  #define RTL8328_EFUSE_DATA21_EFDATA21_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA21_EFDATA21_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA21_EFDATA21_OFFSET)

#define RTL8328_EFUSE_DATA22_ADDR                                                                              (0x700060)
  #define RTL8328_EFUSE_DATA22_EFDATA22_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA22_EFDATA22_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA22_EFDATA22_OFFSET)

#define RTL8328_EFUSE_DATA23_ADDR                                                                              (0x700064)
  #define RTL8328_EFUSE_DATA23_EFDATA23_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA23_EFDATA23_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA23_EFDATA23_OFFSET)

#define RTL8328_EFUSE_DATA24_ADDR                                                                              (0x700068)
  #define RTL8328_EFUSE_DATA24_EFDATA24_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA24_EFDATA24_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA24_EFDATA24_OFFSET)

#define RTL8328_EFUSE_DATA25_ADDR                                                                              (0x70006C)
  #define RTL8328_EFUSE_DATA25_EFDATA25_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA25_EFDATA25_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA25_EFDATA25_OFFSET)

#define RTL8328_EFUSE_DATA26_ADDR                                                                              (0x700070)
  #define RTL8328_EFUSE_DATA26_EFDATA26_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA26_EFDATA26_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA26_EFDATA26_OFFSET)

#define RTL8328_EFUSE_DATA27_ADDR                                                                              (0x700074)
  #define RTL8328_EFUSE_DATA27_EFDATA27_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA27_EFDATA27_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA27_EFDATA27_OFFSET)

#define RTL8328_EFUSE_DATA28_ADDR                                                                              (0x700078)
  #define RTL8328_EFUSE_DATA28_EFDATA28_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA28_EFDATA28_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA28_EFDATA28_OFFSET)

#define RTL8328_EFUSE_DATA29_ADDR                                                                              (0x70007C)
  #define RTL8328_EFUSE_DATA29_EFDATA29_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA29_EFDATA29_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA29_EFDATA29_OFFSET)

#define RTL8328_EFUSE_DATA30_ADDR                                                                              (0x700080)
  #define RTL8328_EFUSE_DATA30_EFDATA30_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA30_EFDATA30_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA30_EFDATA30_OFFSET)

#define RTL8328_EFUSE_DATA31_ADDR                                                                              (0x700084)
  #define RTL8328_EFUSE_DATA31_EFDATA31_OFFSET                                                                 (0)
  #define RTL8328_EFUSE_DATA31_EFDATA31_MASK                                                                   (0xFFFFFFFF << RTL8328_EFUSE_DATA31_EFDATA31_OFFSET)


/*
 * Feature: PP VLAN 
 */
#define RTL8328_PORT_BASED_VLAN_CONTROL_ADDR(port)                                                             (0x880000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_BASED_VLAN_CONTROL_PIVID_OFFSET                                                         (19)
  #define RTL8328_PORT_BASED_VLAN_CONTROL_PIVID_MASK                                                           (0xFFF << RTL8328_PORT_BASED_VLAN_CONTROL_PIVID_OFFSET)
  #define RTL8328_PORT_BASED_VLAN_CONTROL_PIPRI_OFFSET                                                         (16)
  #define RTL8328_PORT_BASED_VLAN_CONTROL_PIPRI_MASK                                                           (0x7 << RTL8328_PORT_BASED_VLAN_CONTROL_PIPRI_OFFSET)
  #define RTL8328_PORT_BASED_VLAN_CONTROL_POVID_OFFSET                                                         (4)
  #define RTL8328_PORT_BASED_VLAN_CONTROL_POVID_MASK                                                           (0xFFF << RTL8328_PORT_BASED_VLAN_CONTROL_POVID_OFFSET)
  #define RTL8328_PORT_BASED_VLAN_CONTROL_PODEI_OFFSET                                                         (3)
  #define RTL8328_PORT_BASED_VLAN_CONTROL_PODEI_MASK                                                           (0x1 << RTL8328_PORT_BASED_VLAN_CONTROL_PODEI_OFFSET)
  #define RTL8328_PORT_BASED_VLAN_CONTROL_POPRI_OFFSET                                                         (0)
  #define RTL8328_PORT_BASED_VLAN_CONTROL_POPRI_MASK                                                           (0x7 << RTL8328_PORT_BASED_VLAN_CONTROL_POPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_0_ADDR(port)                                          (0x880004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_0_PPDFI_OFFSET                                      (15)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_0_PPDFI_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_0_PPDFI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_0_PPIVID_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_0_PPIVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_0_PPIVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_0_PPIPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_0_PPIPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_0_PPIPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_ADDR(port)                                          (0x880008 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPDFO_OFFSET                                      (16)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPDFO_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPDFO_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPOVID_OFFSET                                     (4)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPOVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPOVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPODEI_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPODEI_MASK                                       (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPODEI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPOPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPOPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY0_1_PPOPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_0_ADDR(port)                                          (0x88000C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_0_PPDFI_OFFSET                                      (15)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_0_PPDFI_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_0_PPDFI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_0_PPIVID_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_0_PPIVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_0_PPIVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_0_PPIPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_0_PPIPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_0_PPIPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_ADDR(port)                                          (0x880010 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPDFO_OFFSET                                      (16)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPDFO_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPDFO_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPOVID_OFFSET                                     (4)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPOVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPOVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPODEI_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPODEI_MASK                                       (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPODEI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPOPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPOPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY1_1_PPOPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_0_ADDR(port)                                          (0x880014 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_0_PPDFI_OFFSET                                      (15)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_0_PPDFI_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_0_PPDFI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_0_PPIVID_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_0_PPIVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_0_PPIVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_0_PPIPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_0_PPIPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_0_PPIPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_ADDR(port)                                          (0x880018 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPDFO_OFFSET                                      (16)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPDFO_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPDFO_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPOVID_OFFSET                                     (4)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPOVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPOVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPODEI_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPODEI_MASK                                       (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPODEI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPOPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPOPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY2_1_PPOPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_0_ADDR(port)                                          (0x88001C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_0_PPDFI_OFFSET                                      (15)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_0_PPDFI_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_0_PPDFI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_0_PPIVID_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_0_PPIVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_0_PPIVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_0_PPIPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_0_PPIPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_0_PPIPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_ADDR(port)                                          (0x880020 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPDFO_OFFSET                                      (16)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPDFO_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPDFO_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPOVID_OFFSET                                     (4)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPOVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPOVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPODEI_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPODEI_MASK                                       (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPODEI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPOPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPOPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY3_1_PPOPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_0_ADDR(port)                                          (0x880024 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_0_PPDFI_OFFSET                                      (15)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_0_PPDFI_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_0_PPDFI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_0_PPIVID_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_0_PPIVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_0_PPIVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_0_PPIPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_0_PPIPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_0_PPIPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_ADDR(port)                                          (0x880028 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPDFO_OFFSET                                      (16)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPDFO_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPDFO_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPOVID_OFFSET                                     (4)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPOVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPOVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPODEI_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPODEI_MASK                                       (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPODEI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPOPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPOPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY4_1_PPOPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_0_ADDR(port)                                          (0x88002C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_0_PPDFI_OFFSET                                      (15)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_0_PPDFI_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_0_PPDFI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_0_PPIVID_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_0_PPIVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_0_PPIVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_0_PPIPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_0_PPIPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_0_PPIPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_ADDR(port)                                          (0x880030 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPDFO_OFFSET                                      (16)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPDFO_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPDFO_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPOVID_OFFSET                                     (4)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPOVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPOVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPODEI_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPODEI_MASK                                       (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPODEI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPOPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPOPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY5_1_PPOPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_0_ADDR(port)                                          (0x880034 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_0_PPDFI_OFFSET                                      (15)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_0_PPDFI_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_0_PPDFI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_0_PPIVID_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_0_PPIVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_0_PPIVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_0_PPIPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_0_PPIPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_0_PPIPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_ADDR(port)                                          (0x880038 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPDFO_OFFSET                                      (16)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPDFO_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPDFO_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPOVID_OFFSET                                     (4)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPOVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPOVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPODEI_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPODEI_MASK                                       (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPODEI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPOPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPOPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY6_1_PPOPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_0_ADDR(port)                                          (0x88003C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_0_PPDFI_OFFSET                                      (15)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_0_PPDFI_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_0_PPDFI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_0_PPIVID_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_0_PPIVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_0_PPIVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_0_PPIPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_0_PPIPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_0_PPIPRI_OFFSET)

#define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_ADDR(port)                                          (0x880040 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPDFO_OFFSET                                      (16)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPDFO_MASK                                        (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPDFO_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPOVID_OFFSET                                     (4)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPOVID_MASK                                       (0xFFF << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPOVID_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPODEI_OFFSET                                     (3)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPODEI_MASK                                       (0x1 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPODEI_OFFSET)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPOPRI_OFFSET                                     (0)
  #define RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPOPRI_MASK                                       (0x7 << RTL8328_PORT_PORT_AND_PROTOCOL_BASED_VLAN_ENTRY7_1_PPOPRI_OFFSET)

#define RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ADDR(port)                                                    (0x880044 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTITAG_OFFSET                                             (3)
  #define RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTITAG_MASK                                               (0x1 << RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTITAG_OFFSET)
  #define RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTIUTAG_OFFSET                                            (2)
  #define RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTIUTAG_MASK                                              (0x1 << RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTIUTAG_OFFSET)
  #define RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTOTAG_OFFSET                                             (1)
  #define RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTOTAG_MASK                                               (0x1 << RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTOTAG_OFFSET)
  #define RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTOUTAG_OFFSET                                            (0)
  #define RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTOUTAG_MASK                                              (0x1 << RTL8328_PORT_ACCEPTED_FRAME_TYPE_CONTROL_ACPTOUTAG_OFFSET)

#define RTL8328_PORT_VLAN_INGRESS_FILTER_CONTROL_ADDR(port)                                                    (0x880048 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_VLAN_INGRESS_FILTER_CONTROL_IGFILTER_EN_OFFSET                                          (0)
  #define RTL8328_PORT_VLAN_INGRESS_FILTER_CONTROL_IGFILTER_EN_MASK                                            (0x1 << RTL8328_PORT_VLAN_INGRESS_FILTER_CONTROL_IGFILTER_EN_OFFSET)

#define RTL8328_PORT_FORWARDING_TAG_SELECT_CONTROL_ADDR(port)                                                  (0x88004C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_FORWARDING_TAG_SELECT_CONTROL_FWDBASE_IVID_OVID_OFFSET                                  (0)
  #define RTL8328_PORT_FORWARDING_TAG_SELECT_CONTROL_FWDBASE_IVID_OVID_MASK                                    (0x1 << RTL8328_PORT_FORWARDING_TAG_SELECT_CONTROL_FWDBASE_IVID_OVID_OFFSET)

#define RTL8328_PORT_VLAN_EGRESS_FILTER_CONTROL_ADDR(port)                                                     (0x880050 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_VLAN_EGRESS_FILTER_CONTROL_EGFILTER_OFFSET                                              (0)
  #define RTL8328_PORT_VLAN_EGRESS_FILTER_CONTROL_EGFILTER_MASK                                                (0x1 << RTL8328_PORT_VLAN_EGRESS_FILTER_CONTROL_EGFILTER_OFFSET)

#define RTL8328_PORT_EGRESS_TAG_STATUS_CONTROL_ADDR(port)                                                      (0x880054 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EGRESS_TAG_STATUS_CONTROL_EGRESS_TAG_STATUS_OFFSET                                      (0)
  #define RTL8328_PORT_EGRESS_TAG_STATUS_CONTROL_EGRESS_TAG_STATUS_MASK                                        (0x3 << RTL8328_PORT_EGRESS_TAG_STATUS_CONTROL_EGRESS_TAG_STATUS_OFFSET)

#define RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_ADDR(port)                                                        (0x880058 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_IVID_SRC_OFFSET                                                 (6)
  #define RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_IVID_SRC_MASK                                                   (0x3 << RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_IVID_SRC_OFFSET)
  #define RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_IPRI_SRC_OFFSET                                                 (4)
  #define RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_IPRI_SRC_MASK                                                   (0x3 << RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_IPRI_SRC_OFFSET)
  #define RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_OVID_SRC_OFFSET                                                 (2)
  #define RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_OVID_SRC_MASK                                                   (0x3 << RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_OVID_SRC_OFFSET)
  #define RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_OPRI_SRC_OFFSET                                                 (0)
  #define RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_OPRI_SRC_MASK                                                   (0x3 << RTL8328_PORT_VLAN_TAG_SOURCE_CONTROL_OPRI_SRC_OFFSET)

#define RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_ADDR(port)                                               (0x88005C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_TX_OTAGFMT_KEEP_OFFSET                                 (3)
  #define RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_TX_OTAGFMT_KEEP_MASK                                   (0x1 << RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_TX_OTAGFMT_KEEP_OFFSET)
  #define RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_RX_OTAGFMT_KEEP_OFFSET                                 (2)
  #define RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_RX_OTAGFMT_KEEP_MASK                                   (0x1 << RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_RX_OTAGFMT_KEEP_OFFSET)
  #define RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_TX_ITAGFMT_KEEP_OFFSET                                 (1)
  #define RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_TX_ITAGFMT_KEEP_MASK                                   (0x1 << RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_TX_ITAGFMT_KEEP_OFFSET)
  #define RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_RX_ITAGFMT_KEEP_OFFSET                                 (0)
  #define RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_RX_ITAGFMT_KEEP_MASK                                   (0x1 << RTL8328_PORT_VLAN_TAG_ORIGINAL_FORMAT_CONTROL_RX_ITAGFMT_KEEP_OFFSET)

#define RTL8328_PORT_INNER_TAG_TPID_INDEX_CONTROL_ADDR(port)                                                   (0x880060 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_INNER_TAG_TPID_INDEX_CONTROL_TPID_SEL_OFFSET                                            (4)
  #define RTL8328_PORT_INNER_TAG_TPID_INDEX_CONTROL_TPID_SEL_MASK                                              (0x1 << RTL8328_PORT_INNER_TAG_TPID_INDEX_CONTROL_TPID_SEL_OFFSET)
  #define RTL8328_PORT_INNER_TAG_TPID_INDEX_CONTROL_TPID_IDX_OFFSET                                            (0)
  #define RTL8328_PORT_INNER_TAG_TPID_INDEX_CONTROL_TPID_IDX_MASK                                              (0x3 << RTL8328_PORT_INNER_TAG_TPID_INDEX_CONTROL_TPID_IDX_OFFSET)

#define RTL8328_PORT_OUTER_TAG_SPID_INDEX_CONTROL_ADDR(port)                                                   (0x880064 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_OUTER_TAG_SPID_INDEX_CONTROL_SPID_SEL_OFFSET                                            (4)
  #define RTL8328_PORT_OUTER_TAG_SPID_INDEX_CONTROL_SPID_SEL_MASK                                              (0x1 << RTL8328_PORT_OUTER_TAG_SPID_INDEX_CONTROL_SPID_SEL_OFFSET)
  #define RTL8328_PORT_OUTER_TAG_SPID_INDEX_CONTROL_SPID_IDX_OFFSET                                            (0)
  #define RTL8328_PORT_OUTER_TAG_SPID_INDEX_CONTROL_SPID_IDX_MASK                                              (0x3 << RTL8328_PORT_OUTER_TAG_SPID_INDEX_CONTROL_SPID_IDX_OFFSET)

#define RTL8328_PORT_INSERT_EXTRA_VLAN_TAG_CONTROL_ADDR(port)                                                  (0x880068 + (((port) << 8))) /* port: 0-27 */
  #define RTL8328_PORT_INSERT_EXTRA_VLAN_TAG_CONTROL_TX_ISEXTRATAG_OFFSET                                      (1)
  #define RTL8328_PORT_INSERT_EXTRA_VLAN_TAG_CONTROL_TX_ISEXTRATAG_MASK                                        (0x1 << RTL8328_PORT_INSERT_EXTRA_VLAN_TAG_CONTROL_TX_ISEXTRATAG_OFFSET)
  #define RTL8328_PORT_INSERT_EXTRA_VLAN_TAG_CONTROL_RX_ISEXTRATAG_OFFSET                                      (0)
  #define RTL8328_PORT_INSERT_EXTRA_VLAN_TAG_CONTROL_RX_ISEXTRATAG_MASK                                        (0x1 << RTL8328_PORT_INSERT_EXTRA_VLAN_TAG_CONTROL_RX_ISEXTRATAG_OFFSET)

#define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_CONTROL_ADDR(port)                                            (0x88006C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_CONTROL_VIDTRANDEFACT_OFFSET                                (1)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_CONTROL_VIDTRANDEFACT_MASK                                  (0x1 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_CONTROL_VIDTRANDEFACT_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_CONTROL_VIDTRAN_EN_OFFSET                                   (0)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_CONTROL_VIDTRAN_EN_MASK                                     (0x1 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_CONTROL_VIDTRAN_EN_OFFSET)

#define RTL8328_PORT_IGNORE_VLAN_TAG_CONTROL_ADDR(port)                                                        (0x880070 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_IGNORE_VLAN_TAG_CONTROL_IGNOREOTAGVID_OFFSET                                            (1)
  #define RTL8328_PORT_IGNORE_VLAN_TAG_CONTROL_IGNOREOTAGVID_MASK                                              (0x1 << RTL8328_PORT_IGNORE_VLAN_TAG_CONTROL_IGNOREOTAGVID_OFFSET)
  #define RTL8328_PORT_IGNORE_VLAN_TAG_CONTROL_IGNOREITAGVID_OFFSET                                            (0)
  #define RTL8328_PORT_IGNORE_VLAN_TAG_CONTROL_IGNOREITAGVID_MASK                                              (0x1 << RTL8328_PORT_IGNORE_VLAN_TAG_CONTROL_IGNOREITAGVID_OFFSET)


/*
 * Feature: PP L2 Misc 
 */
#define RTL8328_PORT_L2_MISC0_ADDR(port)                                                                       (0x900000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_L2_MISC0_SEL_PRECOLLAT_OFFSET                                                           (12)
  #define RTL8328_PORT_L2_MISC0_SEL_PRECOLLAT_MASK                                                             (0x3 << RTL8328_PORT_L2_MISC0_SEL_PRECOLLAT_OFFSET)
  #define RTL8328_PORT_L2_MISC0_ENIOLLATCOLPASS_1_0_OFFSET                                                     (10)
  #define RTL8328_PORT_L2_MISC0_ENIOLLATCOLPASS_1_0_MASK                                                       (0x3 << RTL8328_PORT_L2_MISC0_ENIOLLATCOLPASS_1_0_OFFSET)
  #define RTL8328_PORT_L2_MISC0_SHORTRXITFSP_OFFSET                                                            (8)
  #define RTL8328_PORT_L2_MISC0_SHORTRXITFSP_MASK                                                              (0x1 << RTL8328_PORT_L2_MISC0_SHORTRXITFSP_OFFSET)
  #define RTL8328_PORT_L2_MISC0_ENLBKPB_OFFSET                                                                 (7)
  #define RTL8328_PORT_L2_MISC0_ENLBKPB_MASK                                                                   (0x1 << RTL8328_PORT_L2_MISC0_ENLBKPB_OFFSET)
  #define RTL8328_PORT_L2_MISC0_ENTX_FC_OFFSET                                                                 (6)
  #define RTL8328_PORT_L2_MISC0_ENTX_FC_MASK                                                                   (0x1 << RTL8328_PORT_L2_MISC0_ENTX_FC_OFFSET)
  #define RTL8328_PORT_L2_MISC0_ENRX_FC_OFFSET                                                                 (5)
  #define RTL8328_PORT_L2_MISC0_ENRX_FC_MASK                                                                   (0x1 << RTL8328_PORT_L2_MISC0_ENRX_FC_OFFSET)
  #define RTL8328_PORT_L2_MISC0_ENBKPRS_OFFSET                                                                 (4)
  #define RTL8328_PORT_L2_MISC0_ENBKPRS_MASK                                                                   (0x1 << RTL8328_PORT_L2_MISC0_ENBKPRS_OFFSET)
  #define RTL8328_PORT_L2_MISC0_USE_CRS_TO_DETECT_OFFSET                                                       (3)
  #define RTL8328_PORT_L2_MISC0_USE_CRS_TO_DETECT_MASK                                                         (0x1 << RTL8328_PORT_L2_MISC0_USE_CRS_TO_DETECT_OFFSET)
  #define RTL8328_PORT_L2_MISC0_ENTX_OFFSET                                                                    (2)
  #define RTL8328_PORT_L2_MISC0_ENTX_MASK                                                                      (0x1 << RTL8328_PORT_L2_MISC0_ENTX_OFFSET)
  #define RTL8328_PORT_L2_MISC0_ENRX_OFFSET                                                                    (1)
  #define RTL8328_PORT_L2_MISC0_ENRX_MASK                                                                      (0x1 << RTL8328_PORT_L2_MISC0_ENRX_OFFSET)
  #define RTL8328_PORT_L2_MISC0_ENRXER_OFFSET                                                                  (0)
  #define RTL8328_PORT_L2_MISC0_ENRXER_MASK                                                                    (0x1 << RTL8328_PORT_L2_MISC0_ENRXER_OFFSET)


/*
 * Feature: PP Address Table Lookup 
 */
#define RTL8328_PORT_FWD_SOURCE_PORT_FILTER_ADDR(port)                                                         (0x910000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_FWD_SOURCE_PORT_FILTER_SPFT_OFFSET                                                      (0)
  #define RTL8328_PORT_FWD_SOURCE_PORT_FILTER_SPFT_MASK                                                        (0x1 << RTL8328_PORT_FWD_SOURCE_PORT_FILTER_SPFT_OFFSET)


/*
 * Feature: PP Source MAC Learning 
 */
#define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_ADDR(port)                                           (0x930000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_EN_OFFSET                                      (8)
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_EN_MASK                                        (0x1 << RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_EN_OFFSET)
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_NEW_OP_OFFSET                                  (6)
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_NEW_OP_MASK                                    (0x3 << RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_NEW_OP_OFFSET)
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_NEW_PKT_OP_OFFSET                              (4)
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_NEW_PKT_OP_MASK                                (0x3 << RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_NEW_PKT_OP_OFFSET)
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_ILLEGALMVACT_OFFSET                            (2)
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_ILLEGALMVACT_MASK                              (0x3 << RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_ILLEGALMVACT_OFFSET)
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_LEGALMVACT_OFFSET                              (0)
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_LEGALMVACT_MASK                                (0x3 << RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL0_SML_LEGALMVACT_OFFSET)

#define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL1_ADDR(port)                                           (0x930004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL1_SML_MOV_PM_OFFSET                                  (0)
  #define RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL1_SML_MOV_PM_MASK                                    (0x1FFFFFFF << RTL8328_PORT_LAYER2_MAC_ADDRESS_LEARNING_CONTROL1_SML_MOV_PM_OFFSET)


/*
 * Feature: PP Source MAC Learning 
 */
#define RTL8328_PORT_BASED_DOT1X_CONTROL_ADDR(port)                                                            (0x940000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_BASED_DOT1X_CONTROL_DOT1XPORTEN_OFFSET                                                  (31)
  #define RTL8328_PORT_BASED_DOT1X_CONTROL_DOT1XPORTEN_MASK                                                    (0x1 << RTL8328_PORT_BASED_DOT1X_CONTROL_DOT1XPORTEN_OFFSET)
  #define RTL8328_PORT_BASED_DOT1X_CONTROL_DOT1XPORTAUTH_OFFSET                                                (30)
  #define RTL8328_PORT_BASED_DOT1X_CONTROL_DOT1XPORTAUTH_MASK                                                  (0x1 << RTL8328_PORT_BASED_DOT1X_CONTROL_DOT1XPORTAUTH_OFFSET)

#define RTL8328_PORT_GUEST_VLAN_ID_CONTROL_ADDR(port)                                                          (0x940004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_GUEST_VLAN_ID_CONTROL_GVLANID_OFFSET                                                    (20)
  #define RTL8328_PORT_GUEST_VLAN_ID_CONTROL_GVLANID_MASK                                                      (0xFFF << RTL8328_PORT_GUEST_VLAN_ID_CONTROL_GVLANID_OFFSET)
  #define RTL8328_PORT_GUEST_VLAN_ID_CONTROL_TAGDOT1XUNAUTHBH_OFFSET                                           (18)
  #define RTL8328_PORT_GUEST_VLAN_ID_CONTROL_TAGDOT1XUNAUTHBH_MASK                                             (0x3 << RTL8328_PORT_GUEST_VLAN_ID_CONTROL_TAGDOT1XUNAUTHBH_OFFSET)
  #define RTL8328_PORT_GUEST_VLAN_ID_CONTROL_UNTAGDOT1XUNAUTHBH_OFFSET                                         (16)
  #define RTL8328_PORT_GUEST_VLAN_ID_CONTROL_UNTAGDOT1XUNAUTHBH_MASK                                           (0x3 << RTL8328_PORT_GUEST_VLAN_ID_CONTROL_UNTAGDOT1XUNAUTHBH_OFFSET)

#define RTL8328_PORT_EGRESS_DOT1X_CONTROL_ADDR(port)                                                           (0x940008 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EGRESS_DOT1X_CONTROL_DOT1XOPDIR_OFFSET                                                  (31)
  #define RTL8328_PORT_EGRESS_DOT1X_CONTROL_DOT1XOPDIR_MASK                                                    (0x1 << RTL8328_PORT_EGRESS_DOT1X_CONTROL_DOT1XOPDIR_OFFSET)

#define RTL8328_PORT_MAC_BASED_DOT1X_CONTROL_ADDR(port)                                                        (0x94000C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_MAC_BASED_DOT1X_CONTROL_DOT1XMACEN_OFFSET                                               (31)
  #define RTL8328_PORT_MAC_BASED_DOT1X_CONTROL_DOT1XMACEN_MASK                                                 (0x1 << RTL8328_PORT_MAC_BASED_DOT1X_CONTROL_DOT1XMACEN_OFFSET)


/*
 * Feature: PP L2 Entry Number Constrain 
 */
#define RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_ADDR(port)                                          (0x950000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_PCURMACNUM_OFFSET                                 (15)
  #define RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_PCURMACNUM_MASK                                   (0x7FFF << RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_PCURMACNUM_OFFSET)
  #define RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_PMAXMACNUM_OFFSET                                 (0)
  #define RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_PMAXMACNUM_MASK                                   (0x7FFF << RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_PMAXMACNUM_OFFSET)

#define RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_ADDR(port)                                          (0x950004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_L2LIMACT_OFFSET                                   (1)
  #define RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_L2LIMACT_MASK                                     (0x3 << RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_L2LIMACT_OFFSET)
  #define RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_PMACNUMCTL_OFFSET                                 (0)
  #define RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_PMACNUMCTL_MASK                                   (0x1 << RTL8328_PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL1_PMACNUMCTL_OFFSET)

#define RTL8328_PORT_LAST_PACKET_INFORMATION_CONTROL0_ADDR(port)                                               (0x950008 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_LAST_PACKET_INFORMATION_CONTROL0_PLASMAC_47_16_OFFSET                                   (0)
  #define RTL8328_PORT_LAST_PACKET_INFORMATION_CONTROL0_PLASMAC_47_16_MASK                                     (0xFFFFFFFF << RTL8328_PORT_LAST_PACKET_INFORMATION_CONTROL0_PLASMAC_47_16_OFFSET)

#define RTL8328_PORT_LAST_PACKET_INFORMATION_CONTROL1_ADDR(port)                                               (0x95000C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_LAST_PACKET_INFORMATION_CONTROL1_PLASMAC_15_0_OFFSET                                    (16)
  #define RTL8328_PORT_LAST_PACKET_INFORMATION_CONTROL1_PLASMAC_15_0_MASK                                      (0xFFFF << RTL8328_PORT_LAST_PACKET_INFORMATION_CONTROL1_PLASMAC_15_0_OFFSET)
  #define RTL8328_PORT_LAST_PACKET_INFORMATION_CONTROL1_PLAVID_OFFSET                                          (0)
  #define RTL8328_PORT_LAST_PACKET_INFORMATION_CONTROL1_PLAVID_MASK                                            (0xFFF << RTL8328_PORT_LAST_PACKET_INFORMATION_CONTROL1_PLAVID_OFFSET)


/*
 * Feature: PP Attack Prevention 
 */
#define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_ADDR(port)                                                      (0x960000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_SYNFIN_DENY_OFFSET                                            (14)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_SYNFIN_DENY_MASK                                              (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_SYNFIN_DENY_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_XMA_DENY_OFFSET                                               (13)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_XMA_DENY_MASK                                                 (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_XMA_DENY_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_NULLSCAN_DENY_OFFSET                                          (12)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_NULLSCAN_DENY_MASK                                            (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_NULLSCAN_DENY_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_SYN_SPORTL1024_DENY_OFFSET                                    (11)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_SYN_SPORTL1024_DENY_MASK                                      (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_SYN_SPORTL1024_DENY_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_TCPHDR_MIN_ENABLE_OFFSET                                      (10)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_TCPHDR_MIN_ENABLE_MASK                                        (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_TCPHDR_MIN_ENABLE_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_SMURF_DENY_OFFSET                                             (9)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_SMURF_DENY_MASK                                               (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_SMURF_DENY_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_ICMPV6_PING_MAX_ENABLE_OFFSET                                 (8)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_ICMPV6_PING_MAX_ENABLE_MASK                                   (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_ICMPV6_PING_MAX_ENABLE_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_ICMPV4_PING_MAX_ENABLE_OFFSET                                 (7)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_ICMPV4_PING_MAX_ENABLE_MASK                                   (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_ICMPV4_PING_MAX_ENABLE_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_ICMP_FRAG_PKTS_ENABLE_OFFSET                                  (6)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_ICMP_FRAG_PKTS_ENABLE_MASK                                    (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_ICMP_FRAG_PKTS_ENABLE_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_IPV6_MIN_FRAG_SIZE_ENABLE_OFFSET                              (5)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_IPV6_MIN_FRAG_SIZE_ENABLE_MASK                                (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_IPV6_MIN_FRAG_SIZE_ENABLE_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_POD_DENY_OFFSET                                               (4)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_POD_DENY_MASK                                                 (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_POD_DENY_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_TCPBLAT_DENY_OFFSET                                           (3)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_TCPBLAT_DENY_MASK                                             (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_TCPBLAT_DENY_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_UDPBLAT_DENY_OFFSET                                           (2)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_UDPBLAT_DENY_MASK                                             (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_UDPBLAT_DENY_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_LAND_DENY_OFFSET                                              (1)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_LAND_DENY_MASK                                                (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_LAND_DENY_OFFSET)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_DAEQSA_DENY_OFFSET                                            (0)
  #define RTL8328_PORT_ATTACK_PREVENTION_CONTROL_DAEQSA_DENY_MASK                                              (0x1 << RTL8328_PORT_ATTACK_PREVENTION_CONTROL_DAEQSA_DENY_OFFSET)

#define RTL8328_PORT_DOS_LENGTH_CONTROL0_ADDR(port)                                                            (0x960004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_DOS_LENGTH_CONTROL0_MIN_IPV6_FRAG_LENGTH_OFFSET                                         (16)
  #define RTL8328_PORT_DOS_LENGTH_CONTROL0_MIN_IPV6_FRAG_LENGTH_MASK                                           (0xFFFF << RTL8328_PORT_DOS_LENGTH_CONTROL0_MIN_IPV6_FRAG_LENGTH_OFFSET)
  #define RTL8328_PORT_DOS_LENGTH_CONTROL0_MAX_PING_PKT_LENGTH_OFFSET                                          (0)
  #define RTL8328_PORT_DOS_LENGTH_CONTROL0_MAX_PING_PKT_LENGTH_MASK                                            (0xFFFF << RTL8328_PORT_DOS_LENGTH_CONTROL0_MAX_PING_PKT_LENGTH_OFFSET)

#define RTL8328_PORT_DOS_LENGTH_CONTROL1_ADDR(port)                                                            (0x960008 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_DOS_LENGTH_CONTROL1_MIN_TCPHDR_SIZE_OFFSET                                              (5)
  #define RTL8328_PORT_DOS_LENGTH_CONTROL1_MIN_TCPHDR_SIZE_MASK                                                (0xFF << RTL8328_PORT_DOS_LENGTH_CONTROL1_MIN_TCPHDR_SIZE_OFFSET)
  #define RTL8328_PORT_DOS_LENGTH_CONTROL1_SMURF_NETMASK_LENGTH_OFFSET                                         (0)
  #define RTL8328_PORT_DOS_LENGTH_CONTROL1_SMURF_NETMASK_LENGTH_MASK                                           (0x1F << RTL8328_PORT_DOS_LENGTH_CONTROL1_SMURF_NETMASK_LENGTH_OFFSET)


/*
 * Feature: PP Storm Control 
 */

/*
 * Feature: PP Port Isolation 
 */
#define RTL8328_PORT_ISOLATION_CONTROL_ADDR(port)                                                              (0x980000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_ISOLATION_CONTROL_TISO_OFFSET                                                           (0)
  #define RTL8328_PORT_ISOLATION_CONTROL_TISO_MASK                                                             (0x1FFFFFFF << RTL8328_PORT_ISOLATION_CONTROL_TISO_OFFSET)


/*
 * Feature: PP Port Moving Control 
 */

/*
 * Feature: PP IGMP Snooping 
 */

/*
 * Feature: PP EEE MAC Control 
 */
#define RTL8328_PORT_EEE_MAC_CONTROL0_ADDR(port)                                                               (0x9B0000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_PAUSEFLAG_OFFSET                                                   (26)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_PAUSEFLAG_MASK                                                     (0x1 << RTL8328_PORT_EEE_MAC_CONTROL0_EEE_PAUSEFLAG_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_RX_STS_OFFSET                                                      (25)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_RX_STS_MASK                                                        (0x1 << RTL8328_PORT_EEE_MAC_CONTROL0_EEE_RX_STS_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_TX_STS_OFFSET                                                      (24)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_TX_STS_MASK                                                        (0x1 << RTL8328_PORT_EEE_MAC_CONTROL0_EEE_TX_STS_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_STS_OFFSET                                                         (23)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_STS_MASK                                                           (0x1 << RTL8328_PORT_EEE_MAC_CONTROL0_EEE_STS_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EN_RX_EEE_OFFSET                                                       (22)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EN_RX_EEE_MASK                                                         (0x1 << RTL8328_PORT_EEE_MAC_CONTROL0_EN_RX_EEE_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EN_TX_EEE_OFFSET                                                       (21)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EN_TX_EEE_MASK                                                         (0x1 << RTL8328_PORT_EEE_MAC_CONTROL0_EN_TX_EEE_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_WAKE_SET_1_0_OFFSET                                                (19)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_WAKE_SET_1_0_MASK                                                  (0x3 << RTL8328_PORT_EEE_MAC_CONTROL0_EEE_WAKE_SET_1_0_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_REQ_SET_2_0_OFFSET                                                 (16)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_REQ_SET_2_0_MASK                                                   (0x7 << RTL8328_PORT_EEE_MAC_CONTROL0_EEE_REQ_SET_2_0_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_QTX_THR_OFFSET                                                     (8)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_QTX_THR_MASK                                                       (0xFF << RTL8328_PORT_EEE_MAC_CONTROL0_EEE_QTX_THR_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_Q_PRI_OFFSET                                                       (0)
  #define RTL8328_PORT_EEE_MAC_CONTROL0_EEE_Q_PRI_MASK                                                         (0xFF << RTL8328_PORT_EEE_MAC_CONTROL0_EEE_Q_PRI_OFFSET)

#define RTL8328_PORT_EEE_MAC_CONTROL1_ADDR(port)                                                               (0x9B0004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TW_OFFSET                                                    (24)
  #define RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TW_MASK                                                      (0xFF << RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TW_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TR_OFFSET                                                    (16)
  #define RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TR_MASK                                                      (0xFF << RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TR_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TD_OFFSET                                                    (8)
  #define RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TD_MASK                                                      (0xFF << RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TD_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TP_OFFSET                                                    (0)
  #define RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TP_MASK                                                      (0xFF << RTL8328_PORT_EEE_MAC_CONTROL1_EEE_TIMER_TP_OFFSET)

#define RTL8328_PORT_EEE_MAC_CONTROL2_ADDR(port)                                                               (0x9B0008 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EEE_MAC_CONTROL2_EEE_TIMER_UNIT_OFFSET                                                  (16)
  #define RTL8328_PORT_EEE_MAC_CONTROL2_EEE_TIMER_UNIT_MASK                                                    (0x3 << RTL8328_PORT_EEE_MAC_CONTROL2_EEE_TIMER_UNIT_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL2_EEE_TX_THR_OFFSET                                                      (0)
  #define RTL8328_PORT_EEE_MAC_CONTROL2_EEE_TX_THR_MASK                                                        (0xFFFF << RTL8328_PORT_EEE_MAC_CONTROL2_EEE_TX_THR_OFFSET)

#define RTL8328_PORT_EEE_MAC_CONTROL3_ADDR(port)                                                               (0x9B000C + (((port) - 24) << 8)) /* port: 24-28 */
  #define RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TW_GIGA_OFFSET                                               (24)
  #define RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TW_GIGA_MASK                                                 (0xFF << RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TW_GIGA_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TR_GIGA_OFFSET                                               (16)
  #define RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TR_GIGA_MASK                                                 (0xFF << RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TR_GIGA_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TD_GIGA_OFFSET                                               (8)
  #define RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TD_GIGA_MASK                                                 (0xFF << RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TD_GIGA_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TP_GIGA_OFFSET                                               (0)
  #define RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TP_GIGA_MASK                                                 (0xFF << RTL8328_PORT_EEE_MAC_CONTROL3_EEE_TIMER_TP_GIGA_OFFSET)

#define RTL8328_PORT_EEE_MAC_CONTROL4_ADDR(port)                                                               (0x9B0010 + (((port) - 24) << 8)) /* port: 24-28 */
  #define RTL8328_PORT_EEE_MAC_CONTROL4_EEE_TIMER_UNIT_GIGA_OFFSET                                             (16)
  #define RTL8328_PORT_EEE_MAC_CONTROL4_EEE_TIMER_UNIT_GIGA_MASK                                               (0x3 << RTL8328_PORT_EEE_MAC_CONTROL4_EEE_TIMER_UNIT_GIGA_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL4_EEE_TX_THR_GIGA_OFFSET                                                 (0)
  #define RTL8328_PORT_EEE_MAC_CONTROL4_EEE_TX_THR_GIGA_MASK                                                   (0xFFFF << RTL8328_PORT_EEE_MAC_CONTROL4_EEE_TX_THR_GIGA_OFFSET)

#define RTL8328_PORT_EEE_MAC_CONTROL5_ADDR(port)                                                               (0x9B0014 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EEE_MAC_CONTROL5_RXLPICNT_OFFSET                                                        (0)
  #define RTL8328_PORT_EEE_MAC_CONTROL5_RXLPICNT_MASK                                                          (0xFFFFF << RTL8328_PORT_EEE_MAC_CONTROL5_RXLPICNT_OFFSET)

#define RTL8328_PORT_EEE_MAC_CONTROL6_ADDR(port)                                                               (0x9B0018 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EEE_MAC_CONTROL6_TXLPICNT_OFFSET                                                        (0)
  #define RTL8328_PORT_EEE_MAC_CONTROL6_TXLPICNT_MASK                                                          (0xFFFFF << RTL8328_PORT_EEE_MAC_CONTROL6_TXLPICNT_OFFSET)

#define RTL8328_PORT_EEE_MAC_CONTROL7_ADDR(port)                                                               (0x9B001C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EEE_MAC_CONTROL7_EN_LPICNT_OFFSET                                                       (0)
  #define RTL8328_PORT_EEE_MAC_CONTROL7_EN_LPICNT_MASK                                                         (0x1 << RTL8328_PORT_EEE_MAC_CONTROL7_EN_LPICNT_OFFSET)

#define RTL8328_PORT_EEE_MAC_CONTROL8_ADDR(port)                                                               (0x9B0020 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EEE_MAC_CONTROL8_LNKDOWN_TXC_GATE_EN_OFFSET                                             (1)
  #define RTL8328_PORT_EEE_MAC_CONTROL8_LNKDOWN_TXC_GATE_EN_MASK                                               (0x1 << RTL8328_PORT_EEE_MAC_CONTROL8_LNKDOWN_TXC_GATE_EN_OFFSET)
  #define RTL8328_PORT_EEE_MAC_CONTROL8_LNKDOWN_RXC_GATE_EN_OFFSET                                             (0)
  #define RTL8328_PORT_EEE_MAC_CONTROL8_LNKDOWN_RXC_GATE_EN_MASK                                               (0x1 << RTL8328_PORT_EEE_MAC_CONTROL8_LNKDOWN_RXC_GATE_EN_OFFSET)


/*
 * Feature: PP Range Check 
 */

/*
 * Feature: PP CAM Lookup and Template Genarator 
 */
#define RTL8328_PORT_EGVIDTRANS_LOOKUP_INDEX_ADDR(port, index)                                                 (0xA10000 + (port << 8) + (((index) << 2))) /* port: 0-28, index: 0-3 */
  #define RTL8328_PORT_EGVIDTRANS_LOOKUP_INDEX_PEVTLIR_OFFSET                                                  (0)
  #define RTL8328_PORT_EGVIDTRANS_LOOKUP_INDEX_PEVTLIR_MASK                                                    (0xFFFFFFFF << RTL8328_PORT_EGVIDTRANS_LOOKUP_INDEX_PEVTLIR_OFFSET)


/*
 * Feature: PP Flow Classification 
 */
#define RTL8328_PORT_FLOW_CLASSIFICATION_LOOKUP_CONTROL_ADDR(port)                                             (0xA20000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_FLOW_CLASSIFICATION_LOOKUP_CONTROL_FCLUEN_OFFSET                                        (31)
  #define RTL8328_PORT_FLOW_CLASSIFICATION_LOOKUP_CONTROL_FCLUEN_MASK                                          (0x1 << RTL8328_PORT_FLOW_CLASSIFICATION_LOOKUP_CONTROL_FCLUEN_OFFSET)


/*
 * Feature: PP ACL 
 */
#define RTL8328_PORT_INGRESS_ACL_LOOKUP_CONTROL_ADDR(port)                                                     (0xA30000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_INGRESS_ACL_LOOKUP_CONTROL_DEFACT_OFFSET                                                (31)
  #define RTL8328_PORT_INGRESS_ACL_LOOKUP_CONTROL_DEFACT_MASK                                                  (0x1 << RTL8328_PORT_INGRESS_ACL_LOOKUP_CONTROL_DEFACT_OFFSET)
  #define RTL8328_PORT_INGRESS_ACL_LOOKUP_CONTROL_INACLLUEN_OFFSET                                             (30)
  #define RTL8328_PORT_INGRESS_ACL_LOOKUP_CONTROL_INACLLUEN_MASK                                               (0x1 << RTL8328_PORT_INGRESS_ACL_LOOKUP_CONTROL_INACLLUEN_OFFSET)

#define RTL8328_PORT_EGRESS_ACL_LOOKUP_CONTROL_ADDR(port)                                                      (0xA30004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EGRESS_ACL_LOOKUP_CONTROL_DEFACT_OFFSET                                                 (31)
  #define RTL8328_PORT_EGRESS_ACL_LOOKUP_CONTROL_DEFACT_MASK                                                   (0x1 << RTL8328_PORT_EGRESS_ACL_LOOKUP_CONTROL_DEFACT_OFFSET)
  #define RTL8328_PORT_EGRESS_ACL_LOOKUP_CONTROL_EGACLLUEN_OFFSET                                              (30)
  #define RTL8328_PORT_EGRESS_ACL_LOOKUP_CONTROL_EGACLLUEN_MASK                                                (0x1 << RTL8328_PORT_EGRESS_ACL_LOOKUP_CONTROL_EGACLLUEN_OFFSET)


/*
 * Feature: PP Drop Mechanism 
 */

/*
 * Feature: PP Flow Control 
 */
#define RTL8328_PORT_RX_FLOW_CONTROL_CONTROL_ADDR(port)                                                        (0xA90000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_RX_FLOW_CONTROL_CONTROL_RXFCENABLE_OFFSET                                               (0)
  #define RTL8328_PORT_RX_FLOW_CONTROL_CONTROL_RXFCENABLE_MASK                                                 (0x1 << RTL8328_PORT_RX_FLOW_CONTROL_CONTROL_RXFCENABLE_OFFSET)

#define RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL0_ADDR(port)                                                     (0xA90004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL0_CPAGETH_OFF_OFFSET                                           (16)
  #define RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL0_CPAGETH_OFF_MASK                                             (0x7FF << RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL0_CPAGETH_OFF_OFFSET)
  #define RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL0_CPAGETH_ON_OFFSET                                            (0)
  #define RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL0_CPAGETH_ON_MASK                                              (0x7FF << RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL0_CPAGETH_ON_OFFSET)

#define RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL1_ADDR(port)                                                     (0xA90008 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL1_GPAGETH_OFF_OFFSET                                           (16)
  #define RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL1_GPAGETH_OFF_MASK                                             (0x7FF << RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL1_GPAGETH_OFF_OFFSET)
  #define RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL1_GPAGETH_ON_OFFSET                                            (0)
  #define RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL1_GPAGETH_ON_MASK                                              (0x7FF << RTL8328_PORT_RX_PAGE_THRESHOLD_CONTROL1_GPAGETH_ON_OFFSET)

#define RTL8328_PORT_TX_QUEUE_FLOW_CONTROL_CONTROL_ADDR(port, index)                                           (0xA9000C + (port << 8) + (((index >> 3) << 2))) /* port: 0-28, index: 0-7 */
  #define RTL8328_PORT_TX_QUEUE_FLOW_CONTROL_CONTROL_Q_TXFCENABLE_OFFSET(index)                                (index % 0x8)
  #define RTL8328_PORT_TX_QUEUE_FLOW_CONTROL_CONTROL_Q_TXFCENABLE_MASK(index)                                  (0x1 << RTL8328_PORT_TX_QUEUE_FLOW_CONTROL_CONTROL_Q_TXFCENABLE_OFFSET(index))

#define RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL0_ADDR(port)                                                     (0xA90010 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL0_TXHTH_OFF_OFFSET                                             (16)
  #define RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL0_TXHTH_OFF_MASK                                               (0x7FF << RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL0_TXHTH_OFF_OFFSET)
  #define RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL0_TXHTH_ON_OFFSET                                              (0)
  #define RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL0_TXHTH_ON_MASK                                                (0x7FF << RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL0_TXHTH_ON_OFFSET)

#define RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL1_ADDR(port)                                                     (0xA90014 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL1_TXLTH_OFF_OFFSET                                             (16)
  #define RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL1_TXLTH_OFF_MASK                                               (0x7FF << RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL1_TXLTH_OFF_OFFSET)
  #define RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL1_TXLTH_ON_OFFSET                                              (0)
  #define RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL1_TXLTH_ON_MASK                                                (0x7FF << RTL8328_PORT_TX_PAGE_THRESHOLD_CONTROL1_TXLTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL0_ADDR(port)                                              (0xA90018 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL0_Q0TXHTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL0_Q0TXHTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL0_Q0TXHTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL0_Q0TXHTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL0_Q0TXHTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL0_Q0TXHTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL1_ADDR(port)                                              (0xA9001C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL1_Q0TXLTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL1_Q0TXLTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL1_Q0TXLTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL1_Q0TXLTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL1_Q0TXLTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE0_TX_PAGE_THRESHOLD_CONTROL1_Q0TXLTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL0_ADDR(port)                                              (0xA90020 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL0_Q1TXHTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL0_Q1TXHTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL0_Q1TXHTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL0_Q1TXHTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL0_Q1TXHTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL0_Q1TXHTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL1_ADDR(port)                                              (0xA90024 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL1_Q1TXLTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL1_Q1TXLTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL1_Q1TXLTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL1_Q1TXLTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL1_Q1TXLTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE1_TX_PAGE_THRESHOLD_CONTROL1_Q1TXLTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL0_ADDR(port)                                              (0xA90028 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL0_Q2TXHTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL0_Q2TXHTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL0_Q2TXHTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL0_Q2TXHTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL0_Q2TXHTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL0_Q2TXHTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL1_ADDR(port)                                              (0xA9002C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL1_Q2TXLTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL1_Q2TXLTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL1_Q2TXLTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL1_Q2TXLTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL1_Q2TXLTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE2_TX_PAGE_THRESHOLD_CONTROL1_Q2TXLTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL0_ADDR(port)                                              (0xA90030 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL0_Q3TXHTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL0_Q3TXHTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL0_Q3TXHTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL0_Q3TXHTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL0_Q3TXHTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL0_Q3TXHTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL1_ADDR(port)                                              (0xA90034 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL1_Q3TXLTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL1_Q3TXLTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL1_Q3TXLTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL1_Q3TXLTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL1_Q3TXLTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE3_TX_PAGE_THRESHOLD_CONTROL1_Q3TXLTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL0_ADDR(port)                                              (0xA90038 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL0_Q4TXHTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL0_Q4TXHTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL0_Q4TXHTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL0_Q4TXHTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL0_Q4TXHTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL0_Q4TXHTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL1_ADDR(port)                                              (0xA9003C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL1_Q4TXLTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL1_Q4TXLTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL1_Q4TXLTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL1_Q4TXLTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL1_Q4TXLTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE4_TX_PAGE_THRESHOLD_CONTROL1_Q4TXLTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL0_ADDR(port)                                              (0xA90040 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL0_Q5TXHTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL0_Q5TXHTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL0_Q5TXHTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL0_Q5TXHTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL0_Q5TXHTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL0_Q5TXHTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL1_ADDR(port)                                              (0xA90044 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL1_Q5TXLTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL1_Q5TXLTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL1_Q5TXLTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL1_Q5TXLTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL1_Q5TXLTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE5_TX_PAGE_THRESHOLD_CONTROL1_Q5TXLTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL0_ADDR(port)                                              (0xA90048 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL0_Q6TXHTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL0_Q6TXHTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL0_Q6TXHTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL0_Q6TXHTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL0_Q6TXHTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL0_Q6TXHTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL1_ADDR(port)                                              (0xA9004C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL1_Q6TXLTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL1_Q6TXLTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL1_Q6TXLTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL1_Q6TXLTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL1_Q6TXLTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE6_TX_PAGE_THRESHOLD_CONTROL1_Q6TXLTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL0_ADDR(port)                                              (0xA90050 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL0_Q7TXHTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL0_Q7TXHTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL0_Q7TXHTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL0_Q7TXHTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL0_Q7TXHTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL0_Q7TXHTH_ON_OFFSET)

#define RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL1_ADDR(port)                                              (0xA90054 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL1_Q7TXLTH_OFF_OFFSET                                    (16)
  #define RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL1_Q7TXLTH_OFF_MASK                                      (0x7FF << RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL1_Q7TXLTH_OFF_OFFSET)
  #define RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL1_Q7TXLTH_ON_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL1_Q7TXLTH_ON_MASK                                       (0x7FF << RTL8328_PORT_QUEUE7_TX_PAGE_THRESHOLD_CONTROL1_Q7TXLTH_ON_OFFSET)

#define RTL8328_PORT_ENHANCED_PAUSE_CONTROL_ADDR(port)                                                         (0xA90058 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_ENHANCED_PAUSE_CONTROL_TXEPAUSE_OFFSET                                                  (17)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONTROL_TXEPAUSE_MASK                                                    (0x1 << RTL8328_PORT_ENHANCED_PAUSE_CONTROL_TXEPAUSE_OFFSET)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONTROL_RXEPAUSE_OFFSET                                                  (16)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONTROL_RXEPAUSE_MASK                                                    (0x1 << RTL8328_PORT_ENHANCED_PAUSE_CONTROL_RXEPAUSE_OFFSET)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONTROL_L2CQMASK_OFFSET                                                  (8)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONTROL_L2CQMASK_MASK                                                    (0xFF << RTL8328_PORT_ENHANCED_PAUSE_CONTROL_L2CQMASK_OFFSET)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONTROL_L1CQMASK_OFFSET                                                  (0)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONTROL_L1CQMASK_MASK                                                    (0xFF << RTL8328_PORT_ENHANCED_PAUSE_CONTROL_L1CQMASK_OFFSET)

#define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL0_ADDR(port)                                              (0xA9005C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL0_TXHTH_OFF_L1_EP_OFFSET                                (16)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL0_TXHTH_OFF_L1_EP_MASK                                  (0x7FF << RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL0_TXHTH_OFF_L1_EP_OFFSET)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL0_TXHTH_ON_L1_EP_OFFSET                                 (0)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL0_TXHTH_ON_L1_EP_MASK                                   (0x7FF << RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL0_TXHTH_ON_L1_EP_OFFSET)

#define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL1_ADDR(port)                                              (0xA90060 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL1_TXLTH_OFF_L1_EP_OFFSET                                (16)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL1_TXLTH_OFF_L1_EP_MASK                                  (0x7FF << RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL1_TXLTH_OFF_L1_EP_OFFSET)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL1_TXLTH_ON_L1_EP_OFFSET                                 (0)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL1_TXLTH_ON_L1_EP_MASK                                   (0x7FF << RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL1_TXLTH_ON_L1_EP_OFFSET)

#define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL2_ADDR(port)                                              (0xA90064 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL2_TXHTH_OFF_L2_EP_OFFSET                                (16)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL2_TXHTH_OFF_L2_EP_MASK                                  (0x7FF << RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL2_TXHTH_OFF_L2_EP_OFFSET)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL2_TXHTH_ON_L2_EP_OFFSET                                 (0)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL2_TXHTH_ON_L2_EP_MASK                                   (0x7FF << RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL2_TXHTH_ON_L2_EP_OFFSET)

#define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL3_ADDR(port)                                              (0xA90068 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL3_TXLTH_OFF_L2_EP_OFFSET                                (16)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL3_TXLTH_OFF_L2_EP_MASK                                  (0x7FF << RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL3_TXLTH_OFF_L2_EP_OFFSET)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL3_TXLTH_ON_L2_EP_OFFSET                                 (0)
  #define RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL3_TXLTH_ON_L2_EP_MASK                                   (0x7FF << RTL8328_PORT_ENHANCED_PAUSE_THRESHOLD_CONTROL3_TXLTH_ON_L2_EP_OFFSET)

#define RTL8328_PORT_FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL_ADDR(port)                                 (0xA9006C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL_FCPAGENUM_OFFSET                         (16)
  #define RTL8328_PORT_FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL_FCPAGENUM_MASK                           (0xFF << RTL8328_PORT_FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL_FCPAGENUM_OFFSET)
  #define RTL8328_PORT_FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL_FCPKTNUM_OFFSET                          (1)
  #define RTL8328_PORT_FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL_FCPKTNUM_MASK                            (0xFF << RTL8328_PORT_FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL_FCPKTNUM_OFFSET)
  #define RTL8328_PORT_FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL_FCACTION_OFFSET                          (0)
  #define RTL8328_PORT_FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL_FCACTION_MASK                            (0x1 << RTL8328_PORT_FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL_FCACTION_OFFSET)

#define RTL8328_PORT_ENHANCED_PAUSE_CONFIGURATION_CONTROL_ADDR(port)                                           (0xA90070 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_ENHANCED_PAUSE_CONFIGURATION_CONTROL_EPID_OFFSET                                        (16)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONFIGURATION_CONTROL_EPID_MASK                                          (0xFFFF << RTL8328_PORT_ENHANCED_PAUSE_CONFIGURATION_CONTROL_EPID_OFFSET)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONFIGURATION_CONTROL_PROTO_OFFSET                                       (1)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONFIGURATION_CONTROL_PROTO_MASK                                         (0xFF << RTL8328_PORT_ENHANCED_PAUSE_CONFIGURATION_CONTROL_PROTO_OFFSET)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONFIGURATION_CONTROL_ENABLEEP_OFFSET                                    (0)
  #define RTL8328_PORT_ENHANCED_PAUSE_CONFIGURATION_CONTROL_ENABLEEP_MASK                                      (0x1 << RTL8328_PORT_ENHANCED_PAUSE_CONFIGURATION_CONTROL_ENABLEEP_OFFSET)

#define RTL8328_PORT_EGRESS_PROPERTY_CONTROL_ADDR(port)                                                        (0xA90074 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_RXDROP_OFFSET                                                (4)
  #define RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_RXDROP_MASK                                                  (0x1 << RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_RXDROP_OFFSET)
  #define RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_RXCONGESTDROP_OFFSET                                         (3)
  #define RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_RXCONGESTDROP_MASK                                           (0x1 << RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_RXCONGESTDROP_OFFSET)
  #define RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_TXEGRESSDROP_OFFSET                                          (2)
  #define RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_TXEGRESSDROP_MASK                                            (0x1 << RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_TXEGRESSDROP_OFFSET)
  #define RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_RXEGRESSDROP_OFFSET                                          (1)
  #define RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_RXEGRESSDROP_MASK                                            (0x1 << RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_RXEGRESSDROP_OFFSET)
  #define RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_FORCEEGRESSDROP_OFFSET                                       (0)
  #define RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_FORCEEGRESSDROP_MASK                                         (0x1 << RTL8328_PORT_EGRESS_PROPERTY_CONTROL_EN_FORCEEGRESSDROP_OFFSET)


/*
 * Feature: PP WRED 
 */

/*
 * Feature: PP WRR_WFQ_Strict Priority Setting 
 */

/*
 * Feature: PP Policing 
 */

/*
 * Feature: PP Remarking 
 */

/*
 * Feature: PP Ingress and Egress Bandwidth Control 
 */
#define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_ADDR(port)                                                      (0xB30000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_INBW_FC_EN_OFFSET                                             (17)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_INBW_FC_EN_MASK                                               (0x1 << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_INBW_FC_EN_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_INBW_EN_OFFSET                                                (16)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_INBW_EN_MASK                                                  (0x1 << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_INBW_EN_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_INBW_RATE_OFFSET                                              (0)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_INBW_RATE_MASK                                                (0xFFFF << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_INBW_RATE_OFFSET)

#define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_ADDR(port, index)                               (0xB30004 + (port << 8) + (((index) << 2))) /* port: 0-28, index: 0-2 */
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_DSCP_OFFSET                                   (25)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_DSCP_MASK                                     (0x3F << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_DSCP_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_DSCP_VALID_OFFSET                             (24)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_DSCP_VALID_MASK                               (0x1 << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_DSCP_VALID_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_OUTER_PRI_OFFSET                              (21)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_OUTER_PRI_MASK                                (0x7 << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_OUTER_PRI_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_OUTER_PRI_VALID_OFFSET                        (20)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_OUTER_PRI_VALID_MASK                          (0x1 << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_OUTER_PRI_VALID_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_INNER_PRI_OFFSET                              (17)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_INNER_PRI_MASK                                (0x7 << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_INNER_PRI_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_INNER_PRI_VALID_OFFSET                        (16)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_INNER_PRI_VALID_MASK                          (0x1 << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_INNER_PRI_VALID_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_VID_OFFSET                                    (2)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_VID_MASK                                      (0xFFF << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_VID_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_IVID_OVID_SEL_OFFSET                          (1)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_IVID_OVID_SEL_MASK                            (0x1 << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_IVID_OVID_SEL_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_VID_VALID_OFFSET                              (0)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_VID_VALID_MASK                                (0x1 << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_SEPARATOR_ENTRY_VID_VALID_OFFSET)

#define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_THRESHOLD_ADDR(port)                                            (0xB30010 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_THRESHOLD_INBW_INC_IFG_OFFSET                                 (16)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_THRESHOLD_INBW_INC_IFG_MASK                                   (0x1 << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_THRESHOLD_INBW_INC_IFG_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_THRESHOLD_INBW_FC_ON_OFFSET                                   (8)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_THRESHOLD_INBW_FC_ON_MASK                                     (0xFF << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_THRESHOLD_INBW_FC_ON_OFFSET)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_THRESHOLD_INBW_FC_OFF_OFFSET                                  (0)
  #define RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_THRESHOLD_INBW_FC_OFF_MASK                                    (0xFF << RTL8328_PORT_INGRESS_BANDWIDTH_CONTROL_THRESHOLD_INBW_FC_OFF_OFFSET)


/*
 * Feature: PP Priority 
 */
#define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_ADDR(port)                                           (0xB40000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_PORTPRIORITY_OFFSET                                (11)
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_PORTPRIORITY_MASK                                  (0x7 << RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_PORTPRIORITY_OFFSET)
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_PORTDROPPREC_OFFSET                                (9)
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_PORTDROPPREC_MASK                                  (0x3 << RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_PORTDROPPREC_OFFSET)
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_IPRIDPTBLIDX_OFFSET                                (7)
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_IPRIDPTBLIDX_MASK                                  (0x3 << RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_IPRIDPTBLIDX_OFFSET)
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_OPRIDPTBLIDX_OFFSET                                (5)
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_OPRIDPTBLIDX_MASK                                  (0x3 << RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_OPRIDPTBLIDX_OFFSET)
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_DSCPPRIDPTBLIDX_OFFSET                             (3)
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_DSCPPRIDPTBLIDX_MASK                               (0x3 << RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_DSCPPRIDPTBLIDX_OFFSET)
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_PRIWGTTBLIDX_OFFSET                                (0)
  #define RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_PRIWGTTBLIDX_MASK                                  (0x7 << RTL8328_PORT_PRIORITY_AND_DROP_PRECEDENCE_CONTROL_PRIWGTTBLIDX_OFFSET)

#define RTL8328_PORT_REMARKING_CONTROL_ADDR(port)                                                              (0xB40004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_REMARKING_CONTROL_IPRIRMK_OFFSET                                                        (22)
  #define RTL8328_PORT_REMARKING_CONTROL_IPRIRMK_MASK                                                          (0x1 << RTL8328_PORT_REMARKING_CONTROL_IPRIRMK_OFFSET)
  #define RTL8328_PORT_REMARKING_CONTROL_IPRIRMKTBLIDX_OFFSET                                                  (19)
  #define RTL8328_PORT_REMARKING_CONTROL_IPRIRMKTBLIDX_MASK                                                    (0x7 << RTL8328_PORT_REMARKING_CONTROL_IPRIRMKTBLIDX_OFFSET)
  #define RTL8328_PORT_REMARKING_CONTROL_IPRIMAPTBLIDX_OFFSET                                                  (16)
  #define RTL8328_PORT_REMARKING_CONTROL_IPRIMAPTBLIDX_MASK                                                    (0x7 << RTL8328_PORT_REMARKING_CONTROL_IPRIMAPTBLIDX_OFFSET)
  #define RTL8328_PORT_REMARKING_CONTROL_OPRIRMK_OFFSET                                                        (10)
  #define RTL8328_PORT_REMARKING_CONTROL_OPRIRMK_MASK                                                          (0x1 << RTL8328_PORT_REMARKING_CONTROL_OPRIRMK_OFFSET)
  #define RTL8328_PORT_REMARKING_CONTROL_OPRIRMKTBLIDX_OFFSET                                                  (7)
  #define RTL8328_PORT_REMARKING_CONTROL_OPRIRMKTBLIDX_MASK                                                    (0x7 << RTL8328_PORT_REMARKING_CONTROL_OPRIRMKTBLIDX_OFFSET)
  #define RTL8328_PORT_REMARKING_CONTROL_OPRIMAPTBLIDX_OFFSET                                                  (4)
  #define RTL8328_PORT_REMARKING_CONTROL_OPRIMAPTBLIDX_MASK                                                    (0x7 << RTL8328_PORT_REMARKING_CONTROL_OPRIMAPTBLIDX_OFFSET)
  #define RTL8328_PORT_REMARKING_CONTROL_DSCPRMK_OFFSET                                                        (3)
  #define RTL8328_PORT_REMARKING_CONTROL_DSCPRMK_MASK                                                          (0x1 << RTL8328_PORT_REMARKING_CONTROL_DSCPRMK_OFFSET)
  #define RTL8328_PORT_REMARKING_CONTROL_DSCPRMKTBLIDX_OFFSET                                                  (0)
  #define RTL8328_PORT_REMARKING_CONTROL_DSCPRMKTBLIDX_MASK                                                    (0x7 << RTL8328_PORT_REMARKING_CONTROL_DSCPRMKTBLIDX_OFFSET)


/*
 * Feature: PP Queue Management 
 */
#define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_ADDR(port)                                            (0xB50000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI7QNUM_OFFSET                                     (22)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI7QNUM_MASK                                       (0x7 << RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI7QNUM_OFFSET)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI6QNUM_OFFSET                                     (19)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI6QNUM_MASK                                       (0x7 << RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI6QNUM_OFFSET)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI5QNUM_OFFSET                                     (16)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI5QNUM_MASK                                       (0x7 << RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI5QNUM_OFFSET)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI4QNUM_OFFSET                                     (12)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI4QNUM_MASK                                       (0x7 << RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI4QNUM_OFFSET)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI3QNUM_OFFSET                                     (9)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI3QNUM_MASK                                       (0x7 << RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI3QNUM_OFFSET)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI2QNUM_OFFSET                                     (6)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI2QNUM_MASK                                       (0x7 << RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI2QNUM_OFFSET)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI1QNUM_OFFSET                                     (3)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI1QNUM_MASK                                       (0x7 << RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI1QNUM_OFFSET)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI0QNUM_OFFSET                                     (0)
  #define RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI0QNUM_MASK                                       (0x7 << RTL8328_PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_PRI0QNUM_OFFSET)

#define RTL8328_PORT_AGING_OUT_CONTROL_ADDR(port)                                                              (0xB50004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_AGING_OUT_CONTROL_AGINGTIME_OFFSET                                                      (2)
  #define RTL8328_PORT_AGING_OUT_CONTROL_AGINGTIME_MASK                                                        (0xF << RTL8328_PORT_AGING_OUT_CONTROL_AGINGTIME_OFFSET)
  #define RTL8328_PORT_AGING_OUT_CONTROL_TIMERINTERVAL_OFFSET                                                  (0)
  #define RTL8328_PORT_AGING_OUT_CONTROL_TIMERINTERVAL_MASK                                                    (0x3 << RTL8328_PORT_AGING_OUT_CONTROL_TIMERINTERVAL_OFFSET)

#define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET0_ADDR(port)                                              (0xB50008 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET                              (16)
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_MASK                                (0xFFFF << RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET)
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET1_ADDR(port)                                              (0xB5000C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET                                   (0)
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_MASK                                     (0x3F << RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET)

#define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_ADDR(port)                                              (0xB50010 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET                                    (24)
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_MASK                                      (0x1 << RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET)
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET                                  (23)
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_MASK                                    (0x1 << RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET)
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET                                   (16)
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_MASK                                     (0x7F << RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET)
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q0_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET0_ADDR(port)                                              (0xB50014 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET                              (16)
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_MASK                                (0xFFFF << RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET)
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET1_ADDR(port)                                              (0xB50018 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET                                   (0)
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_MASK                                     (0x3F << RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET)

#define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_ADDR(port)                                              (0xB5001C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET                                    (24)
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_MASK                                      (0x1 << RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET)
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET                                  (23)
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_MASK                                    (0x1 << RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET)
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET                                   (16)
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_MASK                                     (0x7F << RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET)
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q1_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET0_ADDR(port)                                              (0xB50020 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET                              (16)
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_MASK                                (0xFFFF << RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET)
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET1_ADDR(port)                                              (0xB50024 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET                                   (0)
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_MASK                                     (0x3F << RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET)

#define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_ADDR(port)                                              (0xB50028 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET                                    (24)
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_MASK                                      (0x1 << RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET)
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET                                  (23)
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_MASK                                    (0x1 << RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET)
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET                                   (16)
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_MASK                                     (0x7F << RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET)
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q2_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET0_ADDR(port)                                              (0xB5002C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET                              (16)
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_MASK                                (0xFFFF << RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET)
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET1_ADDR(port)                                              (0xB50030 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET                                   (0)
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_MASK                                     (0x3F << RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET)

#define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_ADDR(port)                                              (0xB50034 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET                                    (24)
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_MASK                                      (0x1 << RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET)
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET                                  (23)
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_MASK                                    (0x1 << RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET)
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET                                   (16)
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_MASK                                     (0x7F << RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET)
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q3_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET0_ADDR(port)                                              (0xB50038 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET                              (16)
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_MASK                                (0xFFFF << RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET)
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET1_ADDR(port)                                              (0xB5003C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET                                   (0)
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_MASK                                     (0x3F << RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET)

#define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_ADDR(port)                                              (0xB50040 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET                                    (24)
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_MASK                                      (0x1 << RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET)
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET                                  (23)
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_MASK                                    (0x1 << RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET)
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET                                   (16)
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_MASK                                     (0x7F << RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET)
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q4_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET0_ADDR(port)                                              (0xB50044 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET                              (16)
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_MASK                                (0xFFFF << RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET)
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET1_ADDR(port)                                              (0xB50048 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET                                   (0)
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_MASK                                     (0x3F << RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET)

#define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_ADDR(port)                                              (0xB5004C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET                                    (24)
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_MASK                                      (0x1 << RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET)
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET                                  (23)
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_MASK                                    (0x1 << RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET)
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET                                   (16)
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_MASK                                     (0x7F << RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET)
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q5_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET0_ADDR(port)                                              (0xB50050 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET                              (16)
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_MASK                                (0xFFFF << RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET)
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET1_ADDR(port)                                              (0xB50054 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET                                   (0)
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_MASK                                     (0x3F << RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET)

#define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_ADDR(port)                                              (0xB50058 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET                                    (24)
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_MASK                                      (0x1 << RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET)
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET                                  (23)
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_MASK                                    (0x1 << RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET)
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET                                   (16)
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_MASK                                     (0x7F << RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET)
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q6_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET0_ADDR(port)                                              (0xB5005C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET                              (16)
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_MASK                                (0xFFFF << RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTAVERAGERATE_OFFSET)
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET0_MAXBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET1_ADDR(port)                                              (0xB50060 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET                                   (0)
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_MASK                                     (0x3F << RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET1_MAXBKTHIGHTH_OFFSET)

#define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_ADDR(port)                                              (0xB50064 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET                                    (24)
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_MASK                                      (0x1 << RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTFIXBW_OFFSET)
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET                                  (23)
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_MASK                                    (0x1 << RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTSCKTYPE_OFFSET)
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET                                   (16)
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_MASK                                     (0x7F << RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTWEIGHT_OFFSET)
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET                                (0)
  #define RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_MASK                                  (0xFFFF << RTL8328_PORT_Q7_MAXMIN_SCHEDULER_LEAKY_BUCKET2_MINBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_BANDWITH_CONTROL_ADDR(port)                                                               (0xB50068 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_BANDWITH_CONTROL_WFQWRRSEL_OFFSET                                                       (16)
  #define RTL8328_PORT_BANDWITH_CONTROL_WFQWRRSEL_MASK                                                         (0x1 << RTL8328_PORT_BANDWITH_CONTROL_WFQWRRSEL_OFFSET)
  #define RTL8328_PORT_BANDWITH_CONTROL_PMBWRATE_OFFSET                                                        (0)
  #define RTL8328_PORT_BANDWITH_CONTROL_PMBWRATE_MASK                                                          (0xFFFF << RTL8328_PORT_BANDWITH_CONTROL_PMBWRATE_OFFSET)

#define RTL8328_PORT_WRR_LEAKY_BUCKET_CURRENT_TOKEN_CONTROL_ADDR(port)                                         (0xB5006C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_WRR_LEAKY_BUCKET_CURRENT_TOKEN_CONTROL_PWRRBKTCURRTOKEN_OFFSET                          (0)
  #define RTL8328_PORT_WRR_LEAKY_BUCKET_CURRENT_TOKEN_CONTROL_PWRRBKTCURRTOKEN_MASK                            (0xFFFF << RTL8328_PORT_WRR_LEAKY_BUCKET_CURRENT_TOKEN_CONTROL_PWRRBKTCURRTOKEN_OFFSET)

#define RTL8328_PORT_QUEUECONGEST_CONTROL_ADDR(port, index)                                                    (0xB50070 + (port << 8) + (((index >> 3) << 2))) /* port: 0-28, index: 0-7 */
  #define RTL8328_PORT_QUEUECONGEST_CONTROL_QCONGFLAG_OFFSET(index)                                            (index % 0x8)
  #define RTL8328_PORT_QUEUECONGEST_CONTROL_QCONGFLAG_MASK(index)                                              (0x1 << RTL8328_PORT_QUEUECONGEST_CONTROL_QCONGFLAG_OFFSET(index))

#define RTL8328_PORT_MAX_LEAKY_BUCKET_ENABLE_ADDR(port, index)                                                 (0xB50074 + (port << 8) + (((index >> 3) << 2))) /* port: 0-28, index: 0-7 */
  #define RTL8328_PORT_MAX_LEAKY_BUCKET_ENABLE_QMAXLB_EN_OFFSET(index)                                         (index % 0x8)
  #define RTL8328_PORT_MAX_LEAKY_BUCKET_ENABLE_QMAXLB_EN_MASK(index)                                           (0x1 << RTL8328_PORT_MAX_LEAKY_BUCKET_ENABLE_QMAXLB_EN_OFFSET(index))

#define RTL8328_PORT_MIN_LEAKY_BUCKET_ENABLE_ADDR(port)                                                        (0xB50078 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_MIN_LEAKY_BUCKET_ENABLE_MINLB_EN_OFFSET                                                 (0)
  #define RTL8328_PORT_MIN_LEAKY_BUCKET_ENABLE_MINLB_EN_MASK                                                   (0x1 << RTL8328_PORT_MIN_LEAKY_BUCKET_ENABLE_MINLB_EN_OFFSET)

#define RTL8328_PORT_OUTPUT_QUEUE_AGING_OUT_CONTROL_ADDR(port)                                                 (0xB5007C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_OUTPUT_QUEUE_AGING_OUT_CONTROL_HWAGEOUT_EN_OFFSET                                       (0)
  #define RTL8328_PORT_OUTPUT_QUEUE_AGING_OUT_CONTROL_HWAGEOUT_EN_MASK                                         (0x1 << RTL8328_PORT_OUTPUT_QUEUE_AGING_OUT_CONTROL_HWAGEOUT_EN_OFFSET)

#define RTL8328_PORT_LEAKY_BUKET_CONTROL_ADDR(port)                                                            (0xB50080 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_LEAKY_BUKET_CONTROL_PKTLENWITHPIFG_OFFSET                                               (16)
  #define RTL8328_PORT_LEAKY_BUKET_CONTROL_PKTLENWITHPIFG_MASK                                                 (0x1 << RTL8328_PORT_LEAKY_BUKET_CONTROL_PKTLENWITHPIFG_OFFSET)
  #define RTL8328_PORT_LEAKY_BUKET_CONTROL_MINBKTBWHIGHTH_OFFSET                                               (0)
  #define RTL8328_PORT_LEAKY_BUKET_CONTROL_MINBKTBWHIGHTH_MASK                                                 (0xFFFF << RTL8328_PORT_LEAKY_BUKET_CONTROL_MINBKTBWHIGHTH_OFFSET)

#define RTL8328_PORT_QUEUE_SCHEDULE_JUDGE_CONTROL_ADDR(port)                                                   (0xB50084 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_QUEUE_SCHEDULE_JUDGE_CONTROL_EN_TXQEMPTY_FIX_OFFSET                                     (0)
  #define RTL8328_PORT_QUEUE_SCHEDULE_JUDGE_CONTROL_EN_TXQEMPTY_FIX_MASK                                       (0x1 << RTL8328_PORT_QUEUE_SCHEDULE_JUDGE_CONTROL_EN_TXQEMPTY_FIX_OFFSET)

#define RTL8328_PORT_RX_PAGE_NUMBER_ADDR(port)                                                                 (0xB50088 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_RX_PAGE_NUMBER_PNRXPAGENUM_OFFSET                                                       (0)
  #define RTL8328_PORT_RX_PAGE_NUMBER_PNRXPAGENUM_MASK                                                         (0x7FF << RTL8328_PORT_RX_PAGE_NUMBER_PNRXPAGENUM_OFFSET)

#define RTL8328_PORT_TX_PAGE_NUMBER_ADDR(port)                                                                 (0xB5008C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_TX_PAGE_NUMBER_PNTXPAGENUM_OFFSET                                                       (0)
  #define RTL8328_PORT_TX_PAGE_NUMBER_PNTXPAGENUM_MASK                                                         (0x7FF << RTL8328_PORT_TX_PAGE_NUMBER_PNTXPAGENUM_OFFSET)

#define RTL8328_PORT_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL_ADDR(port)                                        (0xB50090 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL_UNUSED_OFFSET                                   (1)
  #define RTL8328_PORT_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL_UNUSED_MASK                                     (0x7FFFFFFF << RTL8328_PORT_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL_UNUSED_OFFSET)
  #define RTL8328_PORT_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL_FLOWCTRL_FORCE_OFFSET                           (0)
  #define RTL8328_PORT_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL_FLOWCTRL_FORCE_MASK                             (0x1 << RTL8328_PORT_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL_FLOWCTRL_FORCE_OFFSET)


/*
 * Feature: PP Link Aggregation 
 */

/*
 * Feature: PP Mirroring 
 */
#define RTL8328_PORT_MIRROR_EGRESS_FILTER_CONTROL_ADDR(port)                                                   (0xC00000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_MIRROR_EGRESS_FILTER_CONTROL_MIREGFILTER_OFFSET                                         (31)
  #define RTL8328_PORT_MIRROR_EGRESS_FILTER_CONTROL_MIREGFILTER_MASK                                           (0x1 << RTL8328_PORT_MIRROR_EGRESS_FILTER_CONTROL_MIREGFILTER_OFFSET)

#define RTL8328_PORT_REMOTE_MIRROR_CONTROL_ADDR(port)                                                          (0xC00004 + (((port) << 8))) /* port: 0-27 */
  #define RTL8328_PORT_REMOTE_MIRROR_CONTROL_RXRSPTAG_OFFSET                                                   (31)
  #define RTL8328_PORT_REMOTE_MIRROR_CONTROL_RXRSPTAG_MASK                                                     (0x1 << RTL8328_PORT_REMOTE_MIRROR_CONTROL_RXRSPTAG_OFFSET)
  #define RTL8328_PORT_REMOTE_MIRROR_CONTROL_TXADDRSPTAG_OFFSET                                                (30)
  #define RTL8328_PORT_REMOTE_MIRROR_CONTROL_TXADDRSPTAG_MASK                                                  (0x1 << RTL8328_PORT_REMOTE_MIRROR_CONTROL_TXADDRSPTAG_OFFSET)
  #define RTL8328_PORT_REMOTE_MIRROR_CONTROL_TXRMRSPTAG_OFFSET                                                 (29)
  #define RTL8328_PORT_REMOTE_MIRROR_CONTROL_TXRMRSPTAG_MASK                                                   (0x1 << RTL8328_PORT_REMOTE_MIRROR_CONTROL_TXRMRSPTAG_OFFSET)

#define RTL8328_PORT_RX_RSPAN_VLAN_TAG_CONTROL_ADDR(port)                                                      (0xC00008 + (((port) << 8))) /* port: 0-27 */
  #define RTL8328_PORT_RX_RSPAN_VLAN_TAG_CONTROL_RXRSPANTPID_OFFSET                                            (12)
  #define RTL8328_PORT_RX_RSPAN_VLAN_TAG_CONTROL_RXRSPANTPID_MASK                                              (0xFFFF << RTL8328_PORT_RX_RSPAN_VLAN_TAG_CONTROL_RXRSPANTPID_OFFSET)
  #define RTL8328_PORT_RX_RSPAN_VLAN_TAG_CONTROL_RXRSPANVID_OFFSET                                             (0)
  #define RTL8328_PORT_RX_RSPAN_VLAN_TAG_CONTROL_RXRSPANVID_MASK                                               (0xFFF << RTL8328_PORT_RX_RSPAN_VLAN_TAG_CONTROL_RXRSPANVID_OFFSET)

#define RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_ADDR(port)                                                      (0xC0000C + (((port) << 8))) /* port: 0-27 */
  #define RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANTPID_OFFSET                                            (16)
  #define RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANTPID_MASK                                              (0xFFFF << RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANTPID_OFFSET)
  #define RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANPRI_OFFSET                                             (13)
  #define RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANPRI_MASK                                               (0x7 << RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANPRI_OFFSET)
  #define RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANCFI_OFFSET                                             (12)
  #define RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANCFI_MASK                                               (0x1 << RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANCFI_OFFSET)
  #define RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANVID_OFFSET                                             (0)
  #define RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANVID_MASK                                               (0xFFF << RTL8328_PORT_TX_RSPAN_VLAN_TAG_CONTROL_TXRSPANVID_OFFSET)


/*
 * Feature: PP RSPAN 
 */

/*
 * Feature: PP sFlow 
 */
#define RTL8328_PORT_SFLOW_INGRESS_SAMPLE_RATE_CONTROL_ADDR(port)                                              (0xC20000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_SFLOW_INGRESS_SAMPLE_RATE_CONTROL_INSAMPLE_RATE_OFFSET                                  (0)
  #define RTL8328_PORT_SFLOW_INGRESS_SAMPLE_RATE_CONTROL_INSAMPLE_RATE_MASK                                    (0xFFFF << RTL8328_PORT_SFLOW_INGRESS_SAMPLE_RATE_CONTROL_INSAMPLE_RATE_OFFSET)

#define RTL8328_PORT_SFLOW_EGRESS_SAMPLE_RATE_CONTROL_ADDR(port)                                               (0xC20004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_SFLOW_EGRESS_SAMPLE_RATE_CONTROL_EGSAMPLE_RATE_OFFSET                                   (0)
  #define RTL8328_PORT_SFLOW_EGRESS_SAMPLE_RATE_CONTROL_EGSAMPLE_RATE_MASK                                     (0xFFFF << RTL8328_PORT_SFLOW_EGRESS_SAMPLE_RATE_CONTROL_EGSAMPLE_RATE_OFFSET)


/*
 * Feature: PP L3 
 */

/*
 * Feature: PP Packet Parser 
 */
#define RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_ADDR(port)                                                    (0xD00000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_SNAPFLAG_OFFSET                                             (12)
  #define RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_SNAPFLAG_MASK                                               (0x1 << RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_SNAPFLAG_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_PETPIDMASK_OFFSET                                           (8)
  #define RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_PETPIDMASK_MASK                                             (0xF << RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_PETPIDMASK_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_PITPIDMASK_OFFSET                                           (4)
  #define RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_PITPIDMASK_MASK                                             (0xF << RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_PITPIDMASK_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_POTPIDMASK_OFFSET                                           (0)
  #define RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_POTPIDMASK_MASK                                             (0xF << RTL8328_PORT_PACKET_PARSER_VLAN_CONTROL0_POTPIDMASK_OFFSET)

#define RTL8328_PORT_PACKET_PARSER_MAXLEN_CONTROL_ADDR(port)                                                   (0xD00004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PACKET_PARSER_MAXLEN_CONTROL_PMAXLEN_OFFSET                                             (0)
  #define RTL8328_PORT_PACKET_PARSER_MAXLEN_CONTROL_PMAXLEN_MASK                                               (0x3FFF << RTL8328_PORT_PACKET_PARSER_MAXLEN_CONTROL_PMAXLEN_OFFSET)

#define RTL8328_PORT_PACKET_PARSER_CHECKSUM_CONTROL_ADDR(port)                                                 (0xD00008 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PACKET_PARSER_CHECKSUM_CONTROL_PL4CSKERRDROP_OFFSET                                     (2)
  #define RTL8328_PORT_PACKET_PARSER_CHECKSUM_CONTROL_PL4CSKERRDROP_MASK                                       (0x1 << RTL8328_PORT_PACKET_PARSER_CHECKSUM_CONTROL_PL4CSKERRDROP_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_CHECKSUM_CONTROL_PL3CSKERRDROP_OFFSET                                     (1)
  #define RTL8328_PORT_PACKET_PARSER_CHECKSUM_CONTROL_PL3CSKERRDROP_MASK                                       (0x1 << RTL8328_PORT_PACKET_PARSER_CHECKSUM_CONTROL_PL3CSKERRDROP_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_CHECKSUM_CONTROL_PL2CRCERRDROP_OFFSET                                     (0)
  #define RTL8328_PORT_PACKET_PARSER_CHECKSUM_CONTROL_PL2CRCERRDROP_MASK                                       (0x1 << RTL8328_PORT_PACKET_PARSER_CHECKSUM_CONTROL_PL2CRCERRDROP_OFFSET)

#define RTL8328_PORT_PACKET_PARSER_TPID_CONTROL_ADDR(port, index)                                              (0xD0000C + (port << 8) + (((index >> 1) << 2))) /* port: 0-28, index: 0-3 */
  #define RTL8328_PORT_PACKET_PARSER_TPID_CONTROL_TPID_OFFSET(index)                                           ((index & 0x1) << 4)
  #define RTL8328_PORT_PACKET_PARSER_TPID_CONTROL_TPID_MASK(index)                                             (0xFFFF << RTL8328_PORT_PACKET_PARSER_TPID_CONTROL_TPID_OFFSET(index))

#define RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_ADDR(port)                                            (0xD00014 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_OPCPUTAG_OFFSET                                     (6)
  #define RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_OPCPUTAG_MASK                                       (0x1 << RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_OPCPUTAG_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_OPPRI_OFFSET                                        (3)
  #define RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_OPPRI_MASK                                          (0x7 << RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_OPPRI_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_DFROPPRI_OFFSET                                     (2)
  #define RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_DFROPPRI_MASK                                       (0x1 << RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_DFROPPRI_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_IPV6OPTRAP_OFFSET                                   (1)
  #define RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_IPV6OPTRAP_MASK                                     (0x1 << RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_IPV6OPTRAP_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_IPV4OPTRAP_OFFSET                                   (0)
  #define RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_IPV4OPTRAP_MASK                                     (0x1 << RTL8328_PORT_PACKET_PARSER_OPTION_HEADER_CONTROL_IPV4OPTRAP_OFFSET)

#define RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_ADDR(port)                                                      (0xD00018 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_CFICPUTAG_OFFSET                                              (5)
  #define RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_CFICPUTAG_MASK                                                (0x1 << RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_CFICPUTAG_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_CFIPRI_OFFSET                                                 (2)
  #define RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_CFIPRI_MASK                                                   (0x7 << RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_CFIPRI_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_DFRCFIPRI_OFFSET                                              (1)
  #define RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_DFRCFIPRI_MASK                                                (0x1 << RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_DFRCFIPRI_OFFSET)
  #define RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_ICFITRAP_OFFSET                                               (0)
  #define RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_ICFITRAP_MASK                                                 (0x1 << RTL8328_PORT_PACKET_PARSER_CFI_CONTROL_ICFITRAP_OFFSET)


/*
 * Feature: PP Field Selector 
 */
#define RTL8328_PORT_FIELD_SELECTOR_ENABLE_CONTROL_ADDR(port)                                                  (0xD10000 + (((port) << 8))) /* port: 0-27 */
  #define RTL8328_PORT_FIELD_SELECTOR_ENABLE_CONTROL_PFS1_EN_OFFSET                                            (1)
  #define RTL8328_PORT_FIELD_SELECTOR_ENABLE_CONTROL_PFS1_EN_MASK                                              (0x1 << RTL8328_PORT_FIELD_SELECTOR_ENABLE_CONTROL_PFS1_EN_OFFSET)
  #define RTL8328_PORT_FIELD_SELECTOR_ENABLE_CONTROL_PFS0_EN_OFFSET                                            (0)
  #define RTL8328_PORT_FIELD_SELECTOR_ENABLE_CONTROL_PFS0_EN_MASK                                              (0x1 << RTL8328_PORT_FIELD_SELECTOR_ENABLE_CONTROL_PFS0_EN_OFFSET)

#define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL0_ADDR(port)                                                    (0xD10004 + (((port) << 8))) /* port: 0-27 */
  #define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL0_FS0_SP_OFFSET                                               (28)
  #define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL0_FS0_SP_MASK                                                 (0xF << RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL0_FS0_SP_OFFSET)
  #define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL0_FS0_FOFF1_OFFSET                                            (14)
  #define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL0_FS0_FOFF1_MASK                                              (0x3FFF << RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL0_FS0_FOFF1_OFFSET)
  #define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL0_FS0_FOFF0_OFFSET                                            (0)
  #define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL0_FS0_FOFF0_MASK                                              (0x3FFF << RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL0_FS0_FOFF0_OFFSET)

#define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL1_ADDR(port)                                                    (0xD10008 + (((port) << 8))) /* port: 0-27 */
  #define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL1_FS0_FOFF3_OFFSET                                            (14)
  #define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL1_FS0_FOFF3_MASK                                              (0x3FFF << RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL1_FS0_FOFF3_OFFSET)
  #define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL1_FS0_FOFF2_OFFSET                                            (0)
  #define RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL1_FS0_FOFF2_MASK                                              (0x3FFF << RTL8328_PORT_FIELD_SELECTOR_FS0_CONTROL1_FS0_FOFF2_OFFSET)

#define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL0_ADDR(port)                                                    (0xD1000C + (((port) << 8))) /* port: 0-27 */
  #define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL0_FS1_SP_OFFSET                                               (28)
  #define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL0_FS1_SP_MASK                                                 (0xF << RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL0_FS1_SP_OFFSET)
  #define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL0_FS1_FOFF1_OFFSET                                            (14)
  #define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL0_FS1_FOFF1_MASK                                              (0x3FFF << RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL0_FS1_FOFF1_OFFSET)
  #define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL0_FS1_FOFF0_OFFSET                                            (0)
  #define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL0_FS1_FOFF0_MASK                                              (0x3FFF << RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL0_FS1_FOFF0_OFFSET)

#define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL1_ADDR(port)                                                    (0xD10010 + (((port) << 8))) /* port: 0-27 */
  #define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL1_FS1_FOFF3_OFFSET                                            (14)
  #define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL1_FS1_FOFF3_MASK                                              (0x3FFF << RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL1_FS1_FOFF3_OFFSET)
  #define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL1_FS1_FOFF2_OFFSET                                            (0)
  #define RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL1_FS1_FOFF2_MASK                                              (0x3FFF << RTL8328_PORT_FIELD_SELECTOR_FS1_CONTROL1_FS1_FOFF2_OFFSET)


/*
 * Feature: PP Pattern Match 
 */
#define RTL8328_PORT_PATTERN_MATCH_CHARACTER_CONTROL_ADDR(port, index)                                         (0xD20000 + (port << 8) + (((index >> 2) << 2))) /* port: 24-27, index: 0-31 */
  #define RTL8328_PORT_PATTERN_MATCH_CHARACTER_CONTROL_PM_CHAR_OFFSET(index)                                   ((index & 0x3) << 3)
  #define RTL8328_PORT_PATTERN_MATCH_CHARACTER_CONTROL_PM_CHAR_MASK(index)                                     (0xFF << RTL8328_PORT_PATTERN_MATCH_CHARACTER_CONTROL_PM_CHAR_OFFSET(index))

#define RTL8328_PORT_PATTERN_MATCH_CHARACTER_START_CONTROL_ADDR(port)                                          (0xD20020 + (((port) - 24) << 8)) /* port: 24-27 */
  #define RTL8328_PORT_PATTERN_MATCH_CHARACTER_START_CONTROL_PM_START31_0_OFFSET                               (0)
  #define RTL8328_PORT_PATTERN_MATCH_CHARACTER_START_CONTROL_PM_START31_0_MASK                                 (0xFFFFFFFF << RTL8328_PORT_PATTERN_MATCH_CHARACTER_START_CONTROL_PM_START31_0_OFFSET)

#define RTL8328_PORT_PATTERN_MATCH_CHARACTER_LAST_CONTROL_ADDR(port)                                           (0xD20024 + (((port) - 24) << 8)) /* port: 24-27 */
  #define RTL8328_PORT_PATTERN_MATCH_CHARACTER_LAST_CONTROL_PM_LAST31_0_OFFSET                                 (0)
  #define RTL8328_PORT_PATTERN_MATCH_CHARACTER_LAST_CONTROL_PM_LAST31_0_MASK                                   (0xFFFFFFFF << RTL8328_PORT_PATTERN_MATCH_CHARACTER_LAST_CONTROL_PM_LAST31_0_OFFSET)

#define RTL8328_PORT_PATTERN_MATCH_CHARACTER_CARE_CONTROL_ADDR(port)                                           (0xD20028 + (((port) - 24) << 8)) /* port: 24-27 */
  #define RTL8328_PORT_PATTERN_MATCH_CHARACTER_CARE_CONTROL_PM_CARE31_0_OFFSET                                 (0)
  #define RTL8328_PORT_PATTERN_MATCH_CHARACTER_CARE_CONTROL_PM_CARE31_0_MASK                                   (0xFFFFFFFF << RTL8328_PORT_PATTERN_MATCH_CHARACTER_CARE_CONTROL_PM_CARE31_0_OFFSET)

#define RTL8328_PORT_PATTERN_MATCH_ENABLE_CONTROL_ADDR(port)                                                   (0xD2002C + (((port) - 24) << 8)) /* port: 24-27 */
  #define RTL8328_PORT_PATTERN_MATCH_ENABLE_CONTROL_PPM_EN_OFFSET                                              (0)
  #define RTL8328_PORT_PATTERN_MATCH_ENABLE_CONTROL_PPM_EN_MASK                                                (0x1 << RTL8328_PORT_PATTERN_MATCH_ENABLE_CONTROL_PPM_EN_OFFSET)


/*
 * Feature: PP RMA 
 */

/*
 * Feature: PP OAM 
 */
#define RTL8328_PORT_OAM_PARSER_CONTROL_ADDR(port)                                                             (0xD40000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_OAM_PARSER_CONTROL_OAM_PARSER_CNT_OFFSET                                                (27)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_OAM_PARSER_CNT_MASK                                                  (0x1 << RTL8328_PORT_OAM_PARSER_CONTROL_OAM_PARSER_CNT_OFFSET)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_LBDA_OFFSET                                                     (25)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_LBDA_MASK                                                       (0x3 << RTL8328_PORT_OAM_PARSER_CONTROL_POAM_LBDA_OFFSET)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_LBSA_OFFSET                                                     (23)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_LBSA_MASK                                                       (0x3 << RTL8328_PORT_OAM_PARSER_CONTROL_POAM_LBSA_OFFSET)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PDU_FLAGS_OFFSET                                                (7)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PDU_FLAGS_MASK                                                  (0xFFFF << RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PDU_FLAGS_OFFSET)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_DYING_GASP_OFFSET                                               (6)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_DYING_GASP_MASK                                                 (0x1 << RTL8328_PORT_OAM_PARSER_CONTROL_POAM_DYING_GASP_OFFSET)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PARSER_ACT_OFFSET                                               (4)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PARSER_ACT_MASK                                                 (0x3 << RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PARSER_ACT_OFFSET)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PDUTFACT_OFFSET                                                 (2)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PDUTFACT_MASK                                                   (0x3 << RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PDUTFACT_OFFSET)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PDUTRAP_OFFSET                                                  (0)
  #define RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PDUTRAP_MASK                                                    (0x3 << RTL8328_PORT_OAM_PARSER_CONTROL_POAM_PDUTRAP_OFFSET)

#define RTL8328_PORT_OAM_LOCAL_DYING_GASP_ADDR(port, index)                                                    (0xD40004 + (port << 8) + (((index) << 2))) /* port: 0-28, index: 0-3 */
  #define RTL8328_PORT_OAM_LOCAL_DYING_GASP_POAM_PDU_LTLV_OFFSET                                               (0)
  #define RTL8328_PORT_OAM_LOCAL_DYING_GASP_POAM_PDU_LTLV_MASK                                                 (0xFFFFFFFF << RTL8328_PORT_OAM_LOCAL_DYING_GASP_POAM_PDU_LTLV_OFFSET)

#define RTL8328_PORT_OAM_REMOTE_DYING_GASP_ADDR(port, index)                                                   (0xD40014 + (port << 8) + (((index) << 2))) /* port: 0-28, index: 0-3 */
  #define RTL8328_PORT_OAM_REMOTE_DYING_GASP_POAM_PDU_RTLV_OFFSET                                              (0)
  #define RTL8328_PORT_OAM_REMOTE_DYING_GASP_POAM_PDU_RTLV_MASK                                                (0xFFFFFFFF << RTL8328_PORT_OAM_REMOTE_DYING_GASP_POAM_PDU_RTLV_OFFSET)

#define RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL0_ADDR(port)                                              (0xD40024 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL0_POAM_RP_SA_31_0_OFFSET                                (0)
  #define RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL0_POAM_RP_SA_31_0_MASK                                  (0xFFFFFFFF << RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL0_POAM_RP_SA_31_0_OFFSET)

#define RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL1_ADDR(port)                                              (0xD40028 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL1_POAM_RP_DA_47_32_OFFSET                               (16)
  #define RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL1_POAM_RP_DA_47_32_MASK                                 (0xFFFF << RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL1_POAM_RP_DA_47_32_OFFSET)
  #define RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL1_POAM_RP_SA_47_32_OFFSET                               (0)
  #define RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL1_POAM_RP_SA_47_32_MASK                                 (0xFFFF << RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL1_POAM_RP_SA_47_32_OFFSET)

#define RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL2_ADDR(port)                                              (0xD4002C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL2_POAM_RP_DA_31_0_OFFSET                                (0)
  #define RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL2_POAM_RP_DA_31_0_MASK                                  (0xFFFFFFFF << RTL8328_PORT_OAM_REPLACED_MAC_ADDRESS_CONTROL2_POAM_RP_DA_31_0_OFFSET)

#define RTL8328_PORT_OAM_TRAP_CONTROL_ADDR(port)                                                               (0xD40030 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMPDUCPUTAG_OFFSET                                                    (9)
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMPDUCPUTAG_MASK                                                      (0x1 << RTL8328_PORT_OAM_TRAP_CONTROL_OAMPDUCPUTAG_OFFSET)
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMPDUDFPRI_OFFSET                                                     (8)
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMPDUDFPRI_MASK                                                       (0x1 << RTL8328_PORT_OAM_TRAP_CONTROL_OAMPDUDFPRI_OFFSET)
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMPDUPRI_OFFSET                                                       (5)
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMPDUPRI_MASK                                                         (0x7 << RTL8328_PORT_OAM_TRAP_CONTROL_OAMPDUPRI_OFFSET)
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMTFCPUTAG_OFFSET                                                     (4)
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMTFCPUTAG_MASK                                                       (0x1 << RTL8328_PORT_OAM_TRAP_CONTROL_OAMTFCPUTAG_OFFSET)
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMTFDFPRI_OFFSET                                                      (3)
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMTFDFPRI_MASK                                                        (0x1 << RTL8328_PORT_OAM_TRAP_CONTROL_OAMTFDFPRI_OFFSET)
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMTFPRI_OFFSET                                                        (0)
  #define RTL8328_PORT_OAM_TRAP_CONTROL_OAMTFPRI_MASK                                                          (0x7 << RTL8328_PORT_OAM_TRAP_CONTROL_OAMTFPRI_OFFSET)

#define RTL8328_PORT_CCM_RECORD_CONTROL0_ADDR(port)                                                            (0xD40034 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_CGROUPSEL_OFFSET                                                    (19)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_CGROUPSEL_MASK                                                      (0x1 << RTL8328_PORT_CCM_RECORD_CONTROL0_CGROUPSEL_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_PMEPIDCEN_OFFSET                                                    (18)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_PMEPIDCEN_MASK                                                      (0x1 << RTL8328_PORT_CCM_RECORD_CONTROL0_PMEPIDCEN_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING15_OFFSET                                                 (15)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING15_MASK                                                   (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING15_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING14_OFFSET                                                 (12)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING14_MASK                                                   (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING14_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING13_OFFSET                                                 (9)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING13_MASK                                                   (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING13_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING12_OFFSET                                                 (6)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING12_MASK                                                   (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING12_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING11_OFFSET                                                 (3)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING11_MASK                                                   (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING11_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING10_OFFSET                                                 (0)
  #define RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING10_MASK                                                   (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL0_MEPIDAGING10_OFFSET)

#define RTL8328_PORT_CCM_RECORD_CONTROL1_ADDR(port)                                                            (0xD40038 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING9_OFFSET                                                  (27)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING9_MASK                                                    (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING9_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING8_OFFSET                                                  (24)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING8_MASK                                                    (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING8_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING7_OFFSET                                                  (21)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING7_MASK                                                    (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING7_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING6_OFFSET                                                  (18)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING6_MASK                                                    (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING6_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING5_OFFSET                                                  (15)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING5_MASK                                                    (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING5_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING4_OFFSET                                                  (12)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING4_MASK                                                    (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING4_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING3_OFFSET                                                  (9)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING3_MASK                                                    (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING3_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING2_OFFSET                                                  (6)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING2_MASK                                                    (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING2_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING1_OFFSET                                                  (3)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING1_MASK                                                    (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING1_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING0_OFFSET                                                  (0)
  #define RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING0_MASK                                                    (0x7 << RTL8328_PORT_CCM_RECORD_CONTROL1_MEPIDAGING0_OFFSET)

#define RTL8328_PORT_CCM_RECORD_CONTROL2_ADDR(port)                                                            (0xD4003C + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_CCM_RECORD_CONTROL2_MEPIDSTATUS_OFFSET                                                  (16)
  #define RTL8328_PORT_CCM_RECORD_CONTROL2_MEPIDSTATUS_MASK                                                    (0xFFFF << RTL8328_PORT_CCM_RECORD_CONTROL2_MEPIDSTATUS_OFFSET)
  #define RTL8328_PORT_CCM_RECORD_CONTROL2_MEPIDINFOCLR_OFFSET                                                 (0)
  #define RTL8328_PORT_CCM_RECORD_CONTROL2_MEPIDINFOCLR_MASK                                                   (0xFFFF << RTL8328_PORT_CCM_RECORD_CONTROL2_MEPIDINFOCLR_OFFSET)

#define RTL8328_PORT_OAM_MULTIPLEXER_CONTROL_ADDR(port)                                                        (0xD40040 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_OAM_MULTIPLEXER_CONTROL_POAM_MUX_ACT_OFFSET                                             (0)
  #define RTL8328_PORT_OAM_MULTIPLEXER_CONTROL_POAM_MUX_ACT_MASK                                               (0x3 << RTL8328_PORT_OAM_MULTIPLEXER_CONTROL_POAM_MUX_ACT_OFFSET)

#define RTL8328_PORT_CFM_LOOPBACK_CONTROL_ADDR(port)                                                           (0xD40044 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_CFM_LOOPBACK_CONTROL_PAUTOLBREN_OFFSET                                                  (0)
  #define RTL8328_PORT_CFM_LOOPBACK_CONTROL_PAUTOLBREN_MASK                                                    (0x1 << RTL8328_PORT_CFM_LOOPBACK_CONTROL_PAUTOLBREN_OFFSET)

#define RTL8328_PORT_OAMPDU_PACKET_COUNTER_ADDR(port)                                                          (0xD40048 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_OAMPDU_PACKET_COUNTER_POAMPDUCNT_OFFSET                                                 (0)
  #define RTL8328_PORT_OAMPDU_PACKET_COUNTER_POAMPDUCNT_MASK                                                   (0xFFFFFFFF << RTL8328_PORT_OAMPDU_PACKET_COUNTER_POAMPDUCNT_OFFSET)


/*
 * Feature: PP TX Modification 
 */

/*
 * Feature: PP RTCT 
 */
#define RTL8328_RTCT_RESULT0_INTFEPORT_ADDR(port)                                                              (0xD60000 + (((port) << 8))) /* port: 0-15 */
  #define RTL8328_RTCT_RESULT0_INTFEPORT_RX_SHORT_OFFSET                                                       (31)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_RX_SHORT_MASK                                                         (0x1 << RTL8328_RTCT_RESULT0_INTFEPORT_RX_SHORT_OFFSET)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_TX_SHORT_OFFSET                                                       (30)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_TX_SHORT_MASK                                                         (0x1 << RTL8328_RTCT_RESULT0_INTFEPORT_TX_SHORT_OFFSET)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_RX_OPEN_OFFSET                                                        (29)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_RX_OPEN_MASK                                                          (0x1 << RTL8328_RTCT_RESULT0_INTFEPORT_RX_OPEN_OFFSET)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_TX_OPEN_OFFSET                                                        (28)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_TX_OPEN_MASK                                                          (0x1 << RTL8328_RTCT_RESULT0_INTFEPORT_TX_OPEN_OFFSET)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_RX_MISMATCH_OFFSET                                                    (27)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_RX_MISMATCH_MASK                                                      (0x1 << RTL8328_RTCT_RESULT0_INTFEPORT_RX_MISMATCH_OFFSET)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_TX_MISMATCH_OFFSET                                                    (26)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_TX_MISMATCH_MASK                                                      (0x1 << RTL8328_RTCT_RESULT0_INTFEPORT_TX_MISMATCH_OFFSET)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_RX_LINEDRIVER_OFFSET                                                  (25)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_RX_LINEDRIVER_MASK                                                    (0x1 << RTL8328_RTCT_RESULT0_INTFEPORT_RX_LINEDRIVER_OFFSET)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_TX_LINEDRIVER_OFFSET                                                  (24)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_TX_LINEDRIVER_MASK                                                    (0x1 << RTL8328_RTCT_RESULT0_INTFEPORT_TX_LINEDRIVER_OFFSET)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_TIME_OUT_PORT_OFFSET                                                  (23)
  #define RTL8328_RTCT_RESULT0_INTFEPORT_TIME_OUT_PORT_MASK                                                    (0x1 << RTL8328_RTCT_RESULT0_INTFEPORT_TIME_OUT_PORT_OFFSET)

#define RTL8328_RTCT_RESULT1_INTFEPORT_ADDR(port)                                                              (0xD60004 + (((port) << 8))) /* port: 0-15 */
  #define RTL8328_RTCT_RESULT1_INTFEPORT_RX_LENGTH_OFFSET                                                      (19)
  #define RTL8328_RTCT_RESULT1_INTFEPORT_RX_LENGTH_MASK                                                        (0x1FFF << RTL8328_RTCT_RESULT1_INTFEPORT_RX_LENGTH_OFFSET)
  #define RTL8328_RTCT_RESULT1_INTFEPORT_TX_LENGTH_OFFSET                                                      (6)
  #define RTL8328_RTCT_RESULT1_INTFEPORT_TX_LENGTH_MASK                                                        (0x1FFF << RTL8328_RTCT_RESULT1_INTFEPORT_TX_LENGTH_OFFSET)

#define RTL8328_RTCT_RESULT0_EXTFEPORT_ADDR(port)                                                              (0xD60008 + (((port) - 16) << 8)) /* port: 16-23 */
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_RX_SHORT_OFFSET                                                       (31)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_RX_SHORT_MASK                                                         (0x1 << RTL8328_RTCT_RESULT0_EXTFEPORT_RX_SHORT_OFFSET)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_TX_SHORT_OFFSET                                                       (30)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_TX_SHORT_MASK                                                         (0x1 << RTL8328_RTCT_RESULT0_EXTFEPORT_TX_SHORT_OFFSET)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_RX_OPEN_OFFSET                                                        (29)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_RX_OPEN_MASK                                                          (0x1 << RTL8328_RTCT_RESULT0_EXTFEPORT_RX_OPEN_OFFSET)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_TX_OPEN_OFFSET                                                        (28)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_TX_OPEN_MASK                                                          (0x1 << RTL8328_RTCT_RESULT0_EXTFEPORT_TX_OPEN_OFFSET)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_RX_MISMATCH_OFFSET                                                    (27)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_RX_MISMATCH_MASK                                                      (0x1 << RTL8328_RTCT_RESULT0_EXTFEPORT_RX_MISMATCH_OFFSET)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_TX_MISMATCH_OFFSET                                                    (26)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_TX_MISMATCH_MASK                                                      (0x1 << RTL8328_RTCT_RESULT0_EXTFEPORT_TX_MISMATCH_OFFSET)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_RX_LINEDRIVER_OFFSET                                                  (25)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_RX_LINEDRIVER_MASK                                                    (0x1 << RTL8328_RTCT_RESULT0_EXTFEPORT_RX_LINEDRIVER_OFFSET)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_TX_LINEDRIVER_OFFSET                                                  (24)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_TX_LINEDRIVER_MASK                                                    (0x1 << RTL8328_RTCT_RESULT0_EXTFEPORT_TX_LINEDRIVER_OFFSET)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_TIME_OUT_PORT_OFFSET                                                  (23)
  #define RTL8328_RTCT_RESULT0_EXTFEPORT_TIME_OUT_PORT_MASK                                                    (0x1 << RTL8328_RTCT_RESULT0_EXTFEPORT_TIME_OUT_PORT_OFFSET)

#define RTL8328_RTCT_RESULT1_EXTFEPORT_ADDR(port)                                                              (0xD6000C + (((port) - 16) << 8)) /* port: 16-23 */
  #define RTL8328_RTCT_RESULT1_EXTFEPORT_RX_LENGTH_OFFSET                                                      (19)
  #define RTL8328_RTCT_RESULT1_EXTFEPORT_RX_LENGTH_MASK                                                        (0x1FFF << RTL8328_RTCT_RESULT1_EXTFEPORT_RX_LENGTH_OFFSET)
  #define RTL8328_RTCT_RESULT1_EXTFEPORT_TX_LENGTH_OFFSET                                                      (6)
  #define RTL8328_RTCT_RESULT1_EXTFEPORT_TX_LENGTH_MASK                                                        (0x1FFF << RTL8328_RTCT_RESULT1_EXTFEPORT_TX_LENGTH_OFFSET)

#define RTL8328_RTCT_RESULT0_GEPORT_ADDR(port)                                                                 (0xD60010 + (((port) - 24) << 8)) /* port: 24-27 */
  #define RTL8328_RTCT_RESULT0_GEPORT_CHD_SHORT_OFFSET                                                         (31)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHD_SHORT_MASK                                                           (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHD_SHORT_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHC_SHORT_OFFSET                                                         (30)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHC_SHORT_MASK                                                           (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHC_SHORT_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHB_SHORT_OFFSET                                                         (29)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHB_SHORT_MASK                                                           (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHB_SHORT_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHA_SHORT_OFFSET                                                         (28)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHA_SHORT_MASK                                                           (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHA_SHORT_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHD_OPEN_OFFSET                                                          (27)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHD_OPEN_MASK                                                            (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHD_OPEN_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHC_OPEN_OFFSET                                                          (26)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHC_OPEN_MASK                                                            (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHC_OPEN_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHB_OPEN_OFFSET                                                          (25)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHB_OPEN_MASK                                                            (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHB_OPEN_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHA_OPEN_OFFSET                                                          (24)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHA_OPEN_MASK                                                            (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHA_OPEN_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHD_MISMATCH_OFFSET                                                      (23)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHD_MISMATCH_MASK                                                        (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHD_MISMATCH_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHC_MISMATCH_OFFSET                                                      (22)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHC_MISMATCH_MASK                                                        (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHC_MISMATCH_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHB_MISMATCH_OFFSET                                                      (21)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHB_MISMATCH_MASK                                                        (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHB_MISMATCH_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHA_MISMATCH_OFFSET                                                      (20)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHA_MISMATCH_MASK                                                        (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHA_MISMATCH_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHD_LINEDRIVER_OFFSET                                                    (19)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHD_LINEDRIVER_MASK                                                      (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHD_LINEDRIVER_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHC_LINEDRIVER_OFFSET                                                    (18)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHC_LINEDRIVER_MASK                                                      (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHC_LINEDRIVER_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHB_LINEDRIVER_OFFSET                                                    (17)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHB_LINEDRIVER_MASK                                                      (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHB_LINEDRIVER_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHA_LINEDRIVER_OFFSET                                                    (16)
  #define RTL8328_RTCT_RESULT0_GEPORT_CHA_LINEDRIVER_MASK                                                      (0x1 << RTL8328_RTCT_RESULT0_GEPORT_CHA_LINEDRIVER_OFFSET)
  #define RTL8328_RTCT_RESULT0_GEPORT_TIME_OUT_PORT_OFFSET                                                     (15)
  #define RTL8328_RTCT_RESULT0_GEPORT_TIME_OUT_PORT_MASK                                                       (0x1 << RTL8328_RTCT_RESULT0_GEPORT_TIME_OUT_PORT_OFFSET)

#define RTL8328_RTCT_RESULT1_GEPORT_ADDR(port)                                                                 (0xD60014 + (((port) - 24) << 8)) /* port: 24-27 */
  #define RTL8328_RTCT_RESULT1_GEPORT_CHD_LENGTH_OFFSET                                                        (19)
  #define RTL8328_RTCT_RESULT1_GEPORT_CHD_LENGTH_MASK                                                          (0x1FFF << RTL8328_RTCT_RESULT1_GEPORT_CHD_LENGTH_OFFSET)
  #define RTL8328_RTCT_RESULT1_GEPORT_CHC_LENGTH_OFFSET                                                        (16)
  #define RTL8328_RTCT_RESULT1_GEPORT_CHC_LENGTH_MASK                                                          (0x7 << RTL8328_RTCT_RESULT1_GEPORT_CHC_LENGTH_OFFSET)

#define RTL8328_RTCT_RESULT2_GEPORT_ADDR(port)                                                                 (0xD60018 + (((port) - 24) << 8)) /* port: 24-27 */
  #define RTL8328_RTCT_RESULT2_GEPORT_CHB_LENGTH_OFFSET                                                        (19)
  #define RTL8328_RTCT_RESULT2_GEPORT_CHB_LENGTH_MASK                                                          (0x1FFF << RTL8328_RTCT_RESULT2_GEPORT_CHB_LENGTH_OFFSET)
  #define RTL8328_RTCT_RESULT2_GEPORT_CHA_LENGTH_OFFSET                                                        (16)
  #define RTL8328_RTCT_RESULT2_GEPORT_CHA_LENGTH_MASK                                                          (0x7 << RTL8328_RTCT_RESULT2_GEPORT_CHA_LENGTH_OFFSET)


/*
 * Feature: PP Unidirectional Link Detection 
 */

/*
 * Feature: PP CPU Releated 
 */

/*
 * Feature: PP RRCP 
 */

/*
 * Feature: PP RLDP 
 */
#define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_ADDR(port)                                            (0xE10000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_LPNLPSCIDEN_OFFSET                                  (20)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_LPNLPSCIDEN_MASK                                    (0x1 << RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_LPNLPSCIDEN_OFFSET)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_NLFLAG_OFFSET                                       (19)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_NLFLAG_MASK                                         (0x1 << RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_NLFLAG_OFFSET)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_NLAG_OFFSET                                         (15)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_NLAG_MASK                                           (0xF << RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_NLAG_OFFSET)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_NLTIMER_OFFSET                                      (13)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_NLTIMER_MASK                                        (0x3 << RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_NLTIMER_OFFSET)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_SLSTATE_OFFSET                                      (11)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_SLSTATE_MASK                                        (0x3 << RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_SLSTATE_OFFSET)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_SLAG_OFFSET                                         (7)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_SLAG_MASK                                           (0xF << RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_SLAG_OFFSET)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_LPSLPAUTOBLK_OFFSET                                 (6)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_LPSLPAUTOBLK_MASK                                   (0x1 << RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_LPSLPAUTOBLK_OFFSET)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_LPSLPSCIDEN_OFFSET                                  (5)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_LPSLPSCIDEN_MASK                                    (0x1 << RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_LPSLPSCIDEN_OFFSET)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_SLTIMER_OFFSET                                      (3)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_SLTIMER_MASK                                        (0x3 << RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_SLTIMER_OFFSET)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_HELLOTIME_OFFSET                                    (1)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_HELLOTIME_MASK                                      (0x3 << RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_HELLOTIME_OFFSET)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_RSLDEN_OFFSET                                       (0)
  #define RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_RSLDEN_MASK                                         (0x1 << RTL8328_PORT_REALTEK_SELF_LOOP_DETECTION_CONTROL_RSLDEN_OFFSET)


/*
 * Feature: PP PHY 
 */

/*
 * Feature: PP MIB Counter 
 */

/*
 * Feature: PP Interrupt 
 */

/*
 * Feature: PP LED 
 */

/*
 * Feature: PP NIC 
 */

/*
 * Feature: PP ALE Related Diagnostic 
 */
#define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_ADDR(port)                                             (0xEA0000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DROP_OFFSET                                          (23)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DROP_MASK                                            (0x1 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DROP_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_TPIDIDX_OFFSET                                       (19)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_TPIDIDX_MASK                                         (0x3 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_TPIDIDX_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_TPIDIDXVALID_OFFSET                                  (18)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_TPIDIDXVALID_MASK                                    (0x1 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_TPIDIDXVALID_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DCFI_OFFSET                                          (17)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DCFI_MASK                                            (0x1 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DCFI_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DCFIVALID_OFFSET                                     (16)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DCFIVALID_MASK                                       (0x1 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DCFIVALID_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DIPRI_OFFSET                                         (13)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DIPRI_MASK                                           (0x7 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DIPRI_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DIPRIVALID_OFFSET                                    (12)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DIPRIVALID_MASK                                      (0x1 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DIPRIVALID_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DIVID_OFFSET                                         (0)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DIVID_MASK                                           (0xFFF << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG0_DIVID_OFFSET)

#define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_ADDR(port)                                             (0xEA0004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_SPIDIDX_OFFSET                                       (19)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_SPIDIDX_MASK                                         (0x3 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_SPIDIDX_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_SPIDIDXVALID_OFFSET                                  (18)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_SPIDIDXVALID_MASK                                    (0x1 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_SPIDIDXVALID_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DDEI_OFFSET                                          (17)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DDEI_MASK                                            (0x1 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DDEI_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DDEIVALID_OFFSET                                     (16)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DDEIVALID_MASK                                       (0x1 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DDEIVALID_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DOPRI_OFFSET                                         (13)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DOPRI_MASK                                           (0x7 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DOPRI_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DOPRIVALID_OFFSET                                    (12)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DOPRIVALID_MASK                                      (0x1 << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DOPRIVALID_OFFSET)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DOVID_OFFSET                                         (0)
  #define RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DOVID_MASK                                           (0xFFF << RTL8328_PORT_EGRESS_VID_TRANSLATE_LOOKUP_DEBUG1_DOVID_OFFSET)


/*
 * Feature: PP Drop Mechanism Diagnostic 
 */
#define RTL8328_PORT_QUEUE_DROP_PACKET_RECORD_FLAG_ADDR(port, index)                                           (0xEB0000 + (port << 8) + (((index >> 3) << 2))) /* port: 0-28, index: 0-7 */
  #define RTL8328_PORT_QUEUE_DROP_PACKET_RECORD_FLAG_QDROPFLAG_OFFSET(index)                                   (index % 0x8)
  #define RTL8328_PORT_QUEUE_DROP_PACKET_RECORD_FLAG_QDROPFLAG_MASK(index)                                     (0x1 << RTL8328_PORT_QUEUE_DROP_PACKET_RECORD_FLAG_QDROPFLAG_OFFSET(index))

#define RTL8328_PORT_PAGE_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE_ADDR(port)                                      (0xEB0004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_PAGE_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE_PAGECURRENTCNT_OFFSET                         (0)
  #define RTL8328_PORT_PAGE_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE_PAGECURRENTCNT_MASK                           (0x7FF << RTL8328_PORT_PAGE_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE_PAGECURRENTCNT_OFFSET)

#define RTL8328_PORT_OCCUPIED_PAGE_PEAK_COUNTER_ADDR(port)                                                     (0xEB0008 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_OCCUPIED_PAGE_PEAK_COUNTER_GTXPAGECURRENTCNT_OFFSET                                     (16)
  #define RTL8328_PORT_OCCUPIED_PAGE_PEAK_COUNTER_GTXPAGECURRENTCNT_MASK                                       (0x7FF << RTL8328_PORT_OCCUPIED_PAGE_PEAK_COUNTER_GTXPAGECURRENTCNT_OFFSET)
  #define RTL8328_PORT_OCCUPIED_PAGE_PEAK_COUNTER_PAGEPEAKCNT_OFFSET                                           (0)
  #define RTL8328_PORT_OCCUPIED_PAGE_PEAK_COUNTER_PAGEPEAKCNT_MASK                                             (0x7FF << RTL8328_PORT_OCCUPIED_PAGE_PEAK_COUNTER_PAGEPEAKCNT_OFFSET)


/*
 * Feature: PP Flow Control Diagnostic 
 */
#define RTL8328_PORT_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE_ADDR(port)                                   (0xEC0000 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE_RXPAGECURRENTCNT_OFFSET                    (0)
  #define RTL8328_PORT_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE_RXPAGECURRENTCNT_MASK                      (0x7FF << RTL8328_PORT_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE_RXPAGECURRENTCNT_OFFSET)

#define RTL8328_PORT_OCCUPIED_RX_PAGE_PEAK_COUNTER_ADDR(port)                                                  (0xEC0004 + (((port) << 8))) /* port: 0-28 */
  #define RTL8328_PORT_OCCUPIED_RX_PAGE_PEAK_COUNTER_GRXPAGECURRENTCNT_OFFSET                                  (16)
  #define RTL8328_PORT_OCCUPIED_RX_PAGE_PEAK_COUNTER_GRXPAGECURRENTCNT_MASK                                    (0x7FF << RTL8328_PORT_OCCUPIED_RX_PAGE_PEAK_COUNTER_GRXPAGECURRENTCNT_OFFSET)
  #define RTL8328_PORT_OCCUPIED_RX_PAGE_PEAK_COUNTER_RXPAGEPEAKCNT_OFFSET                                      (0)
  #define RTL8328_PORT_OCCUPIED_RX_PAGE_PEAK_COUNTER_RXPAGEPEAKCNT_MASK                                        (0x7FF << RTL8328_PORT_OCCUPIED_RX_PAGE_PEAK_COUNTER_RXPAGEPEAKCNT_OFFSET)


/*
 * Feature: PP Queue Management Diagnostic 
 */
#define RTL8328_PORT_Q_PACKET_NUMBER_COUNTER_CONTROL_ADDR(port, index)                                         (0xED0000 + (port << 8) + (((index) << 2))) /* port: 0-28, index: 0-7 */
  #define RTL8328_PORT_Q_PACKET_NUMBER_COUNTER_CONTROL_QPKTNUM_OFFSET                                          (0)
  #define RTL8328_PORT_Q_PACKET_NUMBER_COUNTER_CONTROL_QPKTNUM_MASK                                            (0xFFFFFFFF << RTL8328_PORT_Q_PACKET_NUMBER_COUNTER_CONTROL_QPKTNUM_OFFSET)


/*
 * Feature: PP Code Protection 
 */

#endif    /* __RTL8328_REG_DEFINITION_H__ */
