// Seed: 2305341181
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_5;
  assign id_2 = 1 ^ 1'b0;
  supply0 id_6;
  assign id_1 = id_3;
  assign id_1 = id_3;
  function id_7;
    input id_8;
    input id_9;
    output id_10;
    id_8 <= #1 id_5;
  endfunction
  wor id_11;
  if (id_3) begin
    assign id_11 = id_11;
    begin
      wire id_12;
    end
    assign id_1 = 1'b0;
  end else begin
    assign id_5 = id_9;
    assign id_6 = 1 * id_7 !== id_4;
    initial if (id_11) @(posedge id_5) id_10 <= 1;
    wire id_13;
    assign {id_9, 1} = 1'b0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4[1'b0] = 1;
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
