ROOT_DIR:=../../../..

FPGA_OBJ=synth_system.bit
FPGA_LOG=vivado.log

BOARD=AES-KU040-DB-G

FPGA_SERVER=$(VIVA_SERVER)
FPGA_USER=$(VIVA_USER)

BOARD_SERVER=$(KU40_SERVER)
BOARD_USER=$(KU40_USER)

NORUN = 0

#DDR controller address width
FPGA_DDR_ADDR_W ?=30


include ../../fpga.mk

# work-around for http://svn.clifford.at/handicraft/2016/vivadosig11
export RDI_VERBOSE = False

board-clean: hw-clean
	rm -rf .Xil/ *.map *. *~ synth_*.mmi synth_*.bit synth_system*.v *.vcd \
	*_tb table.txt tab_*/ *webtalk* *.jou xelab.* xsim[._]* xvlog.* *.log \
	uart_loader *.ltx system.v fsm_encoding.os
	if [ $(CLEANIP) ]; then rm -rf ip test-expected.log; fi

.PHONY: board-clean
