Analysis & Synthesis report for finalPoject
Sat Dec 03 21:38:00 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |transmult|controller:inst2|pstate
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Source assignments for MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder
 12. Source assignments for MAC:inst5|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder
 13. Parameter Settings for User Entity Instance: controller:inst2
 14. Parameter Settings for User Entity Instance: lpm_mux1:inst13|lpm_mux:lpm_mux_component
 15. Parameter Settings for User Entity Instance: MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component
 16. Parameter Settings for User Entity Instance: MAC:inst4|lpm_mult0:inst
 17. Parameter Settings for User Entity Instance: MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component
 18. Parameter Settings for User Entity Instance: lpm_mux0:inst7|lpm_mux:lpm_mux_component
 19. Parameter Settings for User Entity Instance: MAC:inst5|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component
 20. Parameter Settings for User Entity Instance: MAC:inst5|lpm_mult0:inst
 21. Parameter Settings for User Entity Instance: MAC:inst5|lpm_mult0:inst|lpm_mult:lpm_mult_component
 22. Parameter Settings for User Entity Instance: lpm_mux0:inst9|lpm_mux:lpm_mux_component
 23. Parameter Settings for User Entity Instance: lpm_mux0:inst8|lpm_mux:lpm_mux_component
 24. lpm_mult Parameter Settings by Entity Instance
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Dec 03 21:38:00 2016        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; finalPoject                                  ;
; Top-level Entity Name       ; transmult                                    ;
; Family                      ; MAX II                                       ;
; Total logic elements        ; 806                                          ;
; Total pins                  ; 90                                           ;
; Total virtual pins          ; 0                                            ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EPM1270F256A5      ;                    ;
; Top-level entity name                                        ; transmult          ; finalPoject        ;
; Family name                                                  ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; reg1bit.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/altera/90sp2/quartus/finalProject/reg1bit.bdf                        ;
; transmult.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/altera/90sp2/quartus/finalProject/transmult.bdf                      ;
; MAC.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/altera/90sp2/quartus/finalProject/MAC.bdf                            ;
; controller.v                     ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/finalProject/controller.v                       ;
; reg8bit.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/altera/90sp2/quartus/finalProject/reg8bit.bdf                        ;
; demux1to12.v                     ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/finalProject/demux1to12.v                       ;
; demux1to12_16bit.v               ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/finalProject/demux1to12_16bit.v                 ;
; reg16bit.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/altera/90sp2/quartus/finalProject/reg16bit.bdf                       ;
; reg160bitFinal.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/altera/90sp2/quartus/finalProject/reg160bitFinal.bdf                 ;
; reg96bitV.v                      ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/finalProject/reg96bitV.v                        ;
; MAC_Checker.v                    ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/finalProject/MAC_Checker.v                      ;
; lpm_mux1.tdf                     ; yes             ; Auto-Found Wizard-Generated File   ; C:/altera/90sp2/quartus/finalProject/lpm_mux1.tdf                       ;
; lpm_mux.inc                      ; yes             ; Auto-Found AHDL File               ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc             ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf             ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc           ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.inc              ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc            ;
; db/mux_mcc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/altera/90sp2/quartus/finalProject/db/mux_mcc.tdf                     ;
; 21mux.bdf                        ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/others/maxplus2/21mux.bdf             ;
; lpm_add_sub0.tdf                 ; yes             ; Auto-Found Wizard-Generated File   ; C:/altera/90sp2/quartus/finalProject/lpm_add_sub0.tdf                   ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; addcore.tdf                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.tdf            ;
; lpm_mult0.tdf                    ; yes             ; Auto-Found Wizard-Generated File   ; C:/altera/90sp2/quartus/finalProject/lpm_mult0.tdf                      ;
; lpm_mult.inc                     ; yes             ; Auto-Found AHDL File               ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.inc            ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/multcore.inc            ;
; db/mult_0km.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf                    ;
; lpm_mux0.tdf                     ; yes             ; Auto-Found Wizard-Generated File   ; C:/altera/90sp2/quartus/finalProject/lpm_mux0.tdf                       ;
; db/mux_9bc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf                     ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 806   ;
;     -- Combinational with no register       ; 525   ;
;     -- Register only                        ; 248   ;
;     -- Combinational with a register        ; 33    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 298   ;
;     -- 3 input functions                    ; 185   ;
;     -- 2 input functions                    ; 61    ;
;     -- 1 input functions                    ; 14    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 694   ;
;     -- arithmetic mode                      ; 112   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 25    ;
;                                             ;       ;
; Total registers                             ; 281   ;
; Total logic cells in carry chains           ; 124   ;
; I/O pins                                    ; 90    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 281   ;
; Total fan-out                               ; 2722  ;
; Average fan-out                             ; 3.04  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                             ; Library Name ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; |transmult                                   ; 806 (0)     ; 281          ; 0          ; 90   ; 0            ; 525 (0)      ; 248 (0)           ; 33 (0)           ; 124 (0)         ; 0 (0)      ; |transmult                                                                                                      ; work         ;
;    |MAC:inst4|                               ; 142 (0)     ; 32           ; 0          ; 0    ; 0            ; 110 (0)      ; 16 (0)            ; 16 (0)           ; 62 (0)          ; 0 (0)      ; |transmult|MAC:inst4                                                                                            ; work         ;
;       |MAC_Checker:inst1|                    ; 32 (32)     ; 32           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |transmult|MAC:inst4|MAC_Checker:inst1                                                                          ; work         ;
;       |lpm_add_sub0:inst6|                   ; 16 (0)      ; 0            ; 0          ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |transmult|MAC:inst4|lpm_add_sub0:inst6                                                                         ; work         ;
;          |lpm_add_sub:lpm_add_sub_component| ; 16 (0)      ; 0            ; 0          ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |transmult|MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component                                       ; work         ;
;             |addcore:adder|                  ; 16 (0)      ; 0            ; 0          ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |transmult|MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ; work         ;
;                |a_csnbuffer:result_node|     ; 16 (16)     ; 0            ; 0          ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |transmult|MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;       |lpm_mult0:inst|                       ; 94 (0)      ; 0            ; 0          ; 0    ; 0            ; 94 (0)       ; 0 (0)             ; 0 (0)            ; 46 (0)          ; 0 (0)      ; |transmult|MAC:inst4|lpm_mult0:inst                                                                             ; work         ;
;          |lpm_mult:lpm_mult_component|       ; 94 (0)      ; 0            ; 0          ; 0    ; 0            ; 94 (0)       ; 0 (0)             ; 0 (0)            ; 46 (0)          ; 0 (0)      ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component                                                 ; work         ;
;             |mult_0km:auto_generated|        ; 94 (94)     ; 0            ; 0          ; 0    ; 0            ; 94 (94)      ; 0 (0)             ; 0 (0)            ; 46 (46)         ; 0 (0)      ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated                         ; work         ;
;    |MAC:inst5|                               ; 143 (0)     ; 32           ; 0          ; 0    ; 0            ; 111 (0)      ; 16 (0)            ; 16 (0)           ; 62 (0)          ; 0 (0)      ; |transmult|MAC:inst5                                                                                            ; work         ;
;       |MAC_Checker:inst1|                    ; 32 (32)     ; 32           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |transmult|MAC:inst5|MAC_Checker:inst1                                                                          ; work         ;
;       |lpm_add_sub0:inst6|                   ; 16 (0)      ; 0            ; 0          ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |transmult|MAC:inst5|lpm_add_sub0:inst6                                                                         ; work         ;
;          |lpm_add_sub:lpm_add_sub_component| ; 16 (0)      ; 0            ; 0          ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |transmult|MAC:inst5|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component                                       ; work         ;
;             |addcore:adder|                  ; 16 (0)      ; 0            ; 0          ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |transmult|MAC:inst5|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ; work         ;
;                |a_csnbuffer:result_node|     ; 16 (16)     ; 0            ; 0          ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |transmult|MAC:inst5|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;       |lpm_mult0:inst|                       ; 95 (0)      ; 0            ; 0          ; 0    ; 0            ; 95 (0)       ; 0 (0)             ; 0 (0)            ; 46 (0)          ; 0 (0)      ; |transmult|MAC:inst5|lpm_mult0:inst                                                                             ; work         ;
;          |lpm_mult:lpm_mult_component|       ; 95 (0)      ; 0            ; 0          ; 0    ; 0            ; 95 (0)       ; 0 (0)             ; 0 (0)            ; 46 (0)          ; 0 (0)      ; |transmult|MAC:inst5|lpm_mult0:inst|lpm_mult:lpm_mult_component                                                 ; work         ;
;             |mult_0km:auto_generated|        ; 95 (95)     ; 0            ; 0          ; 0    ; 0            ; 95 (95)      ; 0 (0)             ; 0 (0)            ; 46 (46)         ; 0 (0)      ; |transmult|MAC:inst5|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated                         ; work         ;
;    |controller:inst2|                        ; 119 (119)   ; 25           ; 0          ; 0    ; 0            ; 94 (94)      ; 24 (24)           ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |transmult|controller:inst2                                                                                     ; work         ;
;    |demux1to12:inst|                         ; 108 (108)   ; 96           ; 0          ; 0    ; 0            ; 12 (12)      ; 96 (96)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |transmult|demux1to12:inst                                                                                      ; work         ;
;    |lpm_mux0:inst7|                          ; 67 (0)      ; 0            ; 0          ; 0    ; 0            ; 67 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |transmult|lpm_mux0:inst7                                                                                       ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 67 (0)      ; 0            ; 0          ; 0    ; 0            ; 67 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component                                                             ; work         ;
;          |mux_9bc:auto_generated|            ; 67 (67)     ; 0            ; 0          ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated                                      ; work         ;
;    |lpm_mux0:inst8|                          ; 64 (0)      ; 0            ; 0          ; 0    ; 0            ; 64 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |transmult|lpm_mux0:inst8                                                                                       ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 64 (0)      ; 0            ; 0          ; 0    ; 0            ; 64 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |transmult|lpm_mux0:inst8|lpm_mux:lpm_mux_component                                                             ; work         ;
;          |mux_9bc:auto_generated|            ; 64 (64)     ; 0            ; 0          ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |transmult|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated                                      ; work         ;
;    |lpm_mux0:inst9|                          ; 67 (0)      ; 0            ; 0          ; 0    ; 0            ; 67 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |transmult|lpm_mux0:inst9                                                                                       ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 67 (0)      ; 0            ; 0          ; 0    ; 0            ; 67 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |transmult|lpm_mux0:inst9|lpm_mux:lpm_mux_component                                                             ; work         ;
;          |mux_9bc:auto_generated|            ; 67 (67)     ; 0            ; 0          ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |transmult|lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated                                      ; work         ;
;    |reg96bitV:inst18|                        ; 96 (96)     ; 96           ; 0          ; 0    ; 0            ; 0 (0)        ; 96 (96)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |transmult|reg96bitV:inst18                                                                                     ; work         ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |transmult|controller:inst2|pstate                                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name       ; pstate.S24 ; pstate.S23 ; pstate.S22 ; pstate.S21 ; pstate.S20 ; pstate.S19 ; pstate.S18 ; pstate.S17 ; pstate.S16 ; pstate.S15 ; pstate.S14 ; pstate.S13 ; pstate.S12 ; pstate.S11 ; pstate.S10 ; pstate.S9 ; pstate.S8 ; pstate.S7 ; pstate.S6 ; pstate.S5 ; pstate.S4 ; pstate.S3 ; pstate.S2 ; pstate.S1 ; pstate.S0 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; pstate.S0  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; pstate.S1  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; pstate.S2  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; pstate.S3  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; pstate.S4  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S5  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S6  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S7  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S8  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S9  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S10 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S11 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S12 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S13 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S14 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S15 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S16 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S17 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S18 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S19 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S20 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S21 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S22 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S23 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; pstate.S24 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; controller:inst2|MAC_Reset2                         ; controller:inst2|Selector84 ; yes                    ;
; controller:inst2|demuxto12_sel[3]                   ; controller:inst2|Selector33 ; yes                    ;
; controller:inst2|demuxto12_sel[2]                   ; controller:inst2|Selector33 ; yes                    ;
; controller:inst2|demuxto12_sel[1]                   ; controller:inst2|Selector33 ; yes                    ;
; controller:inst2|demuxto12_sel[0]                   ; controller:inst2|Selector33 ; yes                    ;
; controller:inst2|mux_select2[3]                     ; controller:inst2|Selector15 ; yes                    ;
; controller:inst2|mux_select2[0]                     ; controller:inst2|Selector15 ; yes                    ;
; controller:inst2|mux_select2[1]                     ; controller:inst2|Selector15 ; yes                    ;
; controller:inst2|mux_select2[2]                     ; controller:inst2|Selector15 ; yes                    ;
; controller:inst2|mux_select3[3]                     ; controller:inst2|Selector15 ; yes                    ;
; controller:inst2|mux_select3[0]                     ; controller:inst2|Selector15 ; yes                    ;
; controller:inst2|mux_select3[1]                     ; controller:inst2|Selector15 ; yes                    ;
; controller:inst2|mux_select3[2]                     ; controller:inst2|Selector15 ; yes                    ;
; controller:inst2|MAC_Reset1                         ; controller:inst2|Selector86 ; yes                    ;
; controller:inst2|reg96_ld                           ; controller:inst2|WideOr66   ; yes                    ;
; controller:inst2|nstate.S7_637                      ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S10_613                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S13_589                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S16_565                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S19_541                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S22_517                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S1_685                      ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S2_677                      ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S3_669                      ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S4_661                      ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S5_653                      ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S6_645                      ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S9_621                      ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S12_597                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S15_573                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S18_549                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S21_525                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S24_501                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S0_693                      ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S8_629                      ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S17_557                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S20_533                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S23_509                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S11_605                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|nstate.S14_581                     ; controller:inst2|pstate.S24 ; yes                    ;
; controller:inst2|mux_select1[3]                     ; controller:inst2|Selector23 ; yes                    ;
; controller:inst2|mux_select1[0]                     ; controller:inst2|Selector23 ; yes                    ;
; controller:inst2|mux_select1[1]                     ; controller:inst2|Selector23 ; yes                    ;
; controller:inst2|mux_select1[2]                     ; controller:inst2|Selector23 ; yes                    ;
; Number of user-specified and inferred latches = 44  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+-------------------------------------------------------------------------+--------------------------------------+
; Register name                                                           ; Reason for Removal                   ;
+-------------------------------------------------------------------------+--------------------------------------+
; inst6                                                                   ; Stuck at GND due to stuck port clock ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst1|reg1bit:inst6|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst1|reg1bit:inst7|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst1|reg1bit:inst5|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst1|reg1bit:inst4|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst1|reg1bit:inst3|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst1|reg1bit:inst2|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst1|reg1bit:inst|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst1|reg1bit:inst1|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst|reg1bit:inst6|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst|reg1bit:inst7|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst|reg1bit:inst5|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst|reg1bit:inst4|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst|reg1bit:inst3|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst|reg1bit:inst2|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst|reg1bit:inst|inst1    ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst9|reg8bit:inst|reg1bit:inst1|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst1|reg1bit:inst6|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst1|reg1bit:inst7|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst1|reg1bit:inst5|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst1|reg1bit:inst4|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst1|reg1bit:inst3|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst1|reg1bit:inst2|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst1|reg1bit:inst|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst1|reg1bit:inst1|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst|reg1bit:inst6|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst|reg1bit:inst7|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst|reg1bit:inst5|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst|reg1bit:inst4|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst|reg1bit:inst3|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst|reg1bit:inst2|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst|reg1bit:inst|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst13|reg8bit:inst|reg1bit:inst1|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst1|reg1bit:inst6|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst1|reg1bit:inst7|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst1|reg1bit:inst5|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst1|reg1bit:inst4|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst1|reg1bit:inst3|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst1|reg1bit:inst2|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst1|reg1bit:inst|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst1|reg1bit:inst1|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst|reg1bit:inst6|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst|reg1bit:inst7|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst|reg1bit:inst5|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst|reg1bit:inst4|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst|reg1bit:inst3|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst|reg1bit:inst2|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst|reg1bit:inst|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst12|reg8bit:inst|reg1bit:inst1|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst1|reg1bit:inst6|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst1|reg1bit:inst7|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst1|reg1bit:inst5|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst1|reg1bit:inst4|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst1|reg1bit:inst3|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst1|reg1bit:inst2|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst1|reg1bit:inst|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst1|reg1bit:inst1|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst|reg1bit:inst6|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst|reg1bit:inst7|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst|reg1bit:inst5|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst|reg1bit:inst4|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst|reg1bit:inst3|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst|reg1bit:inst2|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst|reg1bit:inst|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst11|reg8bit:inst|reg1bit:inst1|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst1|reg1bit:inst6|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst1|reg1bit:inst7|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst1|reg1bit:inst5|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst1|reg1bit:inst4|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst1|reg1bit:inst3|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst1|reg1bit:inst2|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst1|reg1bit:inst|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst1|reg1bit:inst1|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst|reg1bit:inst6|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst|reg1bit:inst7|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst|reg1bit:inst5|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst|reg1bit:inst4|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst|reg1bit:inst3|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst|reg1bit:inst2|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst|reg1bit:inst|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst10|reg8bit:inst|reg1bit:inst1|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst1|reg1bit:inst6|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst1|reg1bit:inst7|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst1|reg1bit:inst5|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst1|reg1bit:inst4|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst1|reg1bit:inst3|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst1|reg1bit:inst2|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst1|reg1bit:inst|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst1|reg1bit:inst1|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst|reg1bit:inst6|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst|reg1bit:inst7|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst|reg1bit:inst5|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst|reg1bit:inst4|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst|reg1bit:inst3|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst|reg1bit:inst2|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst|reg1bit:inst|inst1   ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst14|reg8bit:inst|reg1bit:inst1|inst1  ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst15|reg8bit:inst1|reg1bit:inst6|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst15|reg8bit:inst1|reg1bit:inst7|inst1 ; Stuck at GND due to stuck port clear ;
; reg160bitFinal:inst12|reg16bit:inst15|reg8bit:inst1|reg1bit:inst5|inst1 ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 166                                 ;                                      ;
+-------------------------------------------------------------------------+--------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 281   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 25    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 224   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder ;
+---------------------------+-------+------+----------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                       ;
+---------------------------+-------+------+----------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                        ;
+---------------------------+-------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for MAC:inst5|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder ;
+---------------------------+-------+------+----------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                       ;
+---------------------------+-------+------+----------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                        ;
+---------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; S0             ; 0000  ; Unsigned Binary                      ;
; S1             ; 0001  ; Unsigned Binary                      ;
; S2             ; 0010  ; Unsigned Binary                      ;
; S3             ; 0011  ; Unsigned Binary                      ;
; S4             ; 0100  ; Unsigned Binary                      ;
; S5             ; 0101  ; Unsigned Binary                      ;
; S6             ; 0110  ; Unsigned Binary                      ;
; S7             ; 0111  ; Unsigned Binary                      ;
; S8             ; 1000  ; Unsigned Binary                      ;
; S9             ; 1001  ; Unsigned Binary                      ;
; S10            ; 1010  ; Unsigned Binary                      ;
; S11            ; 1011  ; Unsigned Binary                      ;
; S12            ; 1100  ; Unsigned Binary                      ;
; S13            ; 01101 ; Unsigned Binary                      ;
; S14            ; 01110 ; Unsigned Binary                      ;
; S15            ; 01111 ; Unsigned Binary                      ;
; S16            ; 10000 ; Unsigned Binary                      ;
; S17            ; 10001 ; Unsigned Binary                      ;
; S18            ; 10010 ; Unsigned Binary                      ;
; S19            ; 10011 ; Unsigned Binary                      ;
; S20            ; 10100 ; Unsigned Binary                      ;
; S21            ; 10101 ; Unsigned Binary                      ;
; S22            ; 10110 ; Unsigned Binary                      ;
; S23            ; 10111 ; Unsigned Binary                      ;
; S24            ; 11000 ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst13|lpm_mux:lpm_mux_component ;
+------------------------+---------+-----------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                ;
+------------------------+---------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                      ;
; LPM_WIDTH              ; 16      ; Untyped                                             ;
; LPM_SIZE               ; 10      ; Untyped                                             ;
; LPM_WIDTHS             ; 4       ; Untyped                                             ;
; LPM_PIPELINE           ; 0       ; Untyped                                             ;
; CBXI_PARAMETER         ; mux_mcc ; Untyped                                             ;
; DEVICE_FAMILY          ; MAX II  ; Untyped                                             ;
+------------------------+---------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Untyped                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                   ;
; DEVICE_FAMILY          ; MAX II      ; Untyped                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                              ;
; STYLE                  ; FAST        ; Untyped                                                              ;
; CBXI_PARAMETER         ; add_sub_h1h ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                       ;
+------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:inst4|lpm_mult0:inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; LPM_WIDTHS     ; 1     ; Untyped                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+---------------------------------------+
; Parameter Name                                 ; Value    ; Type                                  ;
+------------------------------------------------+----------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8        ; Untyped                               ;
; LPM_WIDTHB                                     ; 8        ; Untyped                               ;
; LPM_WIDTHP                                     ; 16       ; Untyped                               ;
; LPM_WIDTHR                                     ; 0        ; Untyped                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                               ;
; LATENCY                                        ; 0        ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                               ;
; USE_EAB                                        ; OFF      ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                               ;
; DEVICE_FAMILY                                  ; MAX II   ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_0km ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                               ;
+------------------------------------------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux0:inst7|lpm_mux:lpm_mux_component ;
+------------------------+---------+----------------------------------------------------+
; Parameter Name         ; Value   ; Type                                               ;
+------------------------+---------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 8       ; Untyped                                            ;
; LPM_SIZE               ; 12      ; Untyped                                            ;
; LPM_WIDTHS             ; 4       ; Untyped                                            ;
; LPM_PIPELINE           ; 0       ; Untyped                                            ;
; CBXI_PARAMETER         ; mux_9bc ; Untyped                                            ;
; DEVICE_FAMILY          ; MAX II  ; Untyped                                            ;
+------------------------+---------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:inst5|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Untyped                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                   ;
; DEVICE_FAMILY          ; MAX II      ; Untyped                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                              ;
; STYLE                  ; FAST        ; Untyped                                                              ;
; CBXI_PARAMETER         ; add_sub_h1h ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                       ;
+------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:inst5|lpm_mult0:inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; LPM_WIDTHS     ; 1     ; Untyped                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:inst5|lpm_mult0:inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+---------------------------------------+
; Parameter Name                                 ; Value    ; Type                                  ;
+------------------------------------------------+----------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8        ; Untyped                               ;
; LPM_WIDTHB                                     ; 8        ; Untyped                               ;
; LPM_WIDTHP                                     ; 16       ; Untyped                               ;
; LPM_WIDTHR                                     ; 0        ; Untyped                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                               ;
; LATENCY                                        ; 0        ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                               ;
; USE_EAB                                        ; OFF      ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                               ;
; DEVICE_FAMILY                                  ; MAX II   ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_0km ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                               ;
+------------------------------------------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux0:inst9|lpm_mux:lpm_mux_component ;
+------------------------+---------+----------------------------------------------------+
; Parameter Name         ; Value   ; Type                                               ;
+------------------------+---------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 8       ; Untyped                                            ;
; LPM_SIZE               ; 12      ; Untyped                                            ;
; LPM_WIDTHS             ; 4       ; Untyped                                            ;
; LPM_PIPELINE           ; 0       ; Untyped                                            ;
; CBXI_PARAMETER         ; mux_9bc ; Untyped                                            ;
; DEVICE_FAMILY          ; MAX II  ; Untyped                                            ;
+------------------------+---------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux0:inst8|lpm_mux:lpm_mux_component ;
+------------------------+---------+----------------------------------------------------+
; Parameter Name         ; Value   ; Type                                               ;
+------------------------+---------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 8       ; Untyped                                            ;
; LPM_SIZE               ; 12      ; Untyped                                            ;
; LPM_WIDTHS             ; 4       ; Untyped                                            ;
; LPM_PIPELINE           ; 0       ; Untyped                                            ;
; CBXI_PARAMETER         ; mux_9bc ; Untyped                                            ;
; DEVICE_FAMILY          ; MAX II  ; Untyped                                            ;
+------------------------+---------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 2                                                    ;
; Entity Instance                       ; MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                    ;
;     -- LPM_WIDTHP                     ; 16                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; MAC:inst5|lpm_mult0:inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                    ;
;     -- LPM_WIDTHP                     ; 16                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 03 21:37:56 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalPoject -c finalPoject
Info: Found 1 design units, including 1 entities, in source file reg1bit.bdf
    Info: Found entity 1: reg1bit
Info: Found 1 design units, including 1 entities, in source file transmult.bdf
    Info: Found entity 1: transmult
Info: Found 1 design units, including 1 entities, in source file MAC.bdf
    Info: Found entity 1: MAC
Info: Found 1 design units, including 1 entities, in source file controller.v
    Info: Found entity 1: controller
Info: Found 1 design units, including 1 entities, in source file reg8bit.bdf
    Info: Found entity 1: reg8bit
Info: Found 1 design units, including 1 entities, in source file reg96bit.bdf
    Info: Found entity 1: reg96bit
Info: Found 1 design units, including 1 entities, in source file demux1to12.v
    Info: Found entity 1: demux1to12
Info: Found 1 design units, including 1 entities, in source file demux1to12_16bit.v
    Info: Found entity 1: demux1to12_16bit
Info: Found 1 design units, including 1 entities, in source file reg16bit.bdf
    Info: Found entity 1: reg16bit
Info: Found 1 design units, including 1 entities, in source file reg160bitFinal.bdf
    Info: Found entity 1: reg160bitFinal
Info: Found 1 design units, including 1 entities, in source file reg96bitV.v
    Info: Found entity 1: reg96bitV
Info: Found 1 design units, including 1 entities, in source file MAC_Checker.v
    Info: Found entity 1: MAC_Checker
Info: Found 1 design units, including 1 entities, in source file MACV.v
    Info: Found entity 1: MACV
Info: Found 1 design units, including 1 entities, in source file dontCareFilter.v
    Info: Found entity 1: dontCareFilter
Info: Elaborating entity "transmult" for the top level hierarchy
Warning: Port "CLK" of type SRFF and instance "inst6" is missing source signal
Warning: Pin "load_input" not connected
Info: Elaborating entity "controller" for hierarchy "controller:inst2"
Warning (10036): Verilog HDL or VHDL warning at controller.v(40): object "output_set" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at controller.v(48): variable "cf_load" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at controller.v(46): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at controller.v(46): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at controller.v(31): inferring latch(es) for variable "MAC_Reset1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(31): inferring latch(es) for variable "MAC_Reset2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(31): inferring latch(es) for variable "nstate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(31): inferring latch(es) for variable "demuxto12_sel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(31): inferring latch(es) for variable "mux_select1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(31): inferring latch(es) for variable "mux_select2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(31): inferring latch(es) for variable "mux_select3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(31): inferring latch(es) for variable "reg96_ld", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "output_set" at controller.v(6) has no driver
Warning (10034): Output port "reg106_ld" at controller.v(7) has no driver
Warning (10034): Output port "demux16bit_sel1[1]" at controller.v(10) has no driver
Warning (10034): Output port "demux16bit_sel1[0]" at controller.v(10) has no driver
Warning (10034): Output port "demux16bit_sel2[2]" at controller.v(11) has no driver
Warning (10034): Output port "demux16bit_sel2[1]" at controller.v(11) has no driver
Warning (10034): Output port "demux16bit_sel2[0]" at controller.v(11) has no driver
Warning (10034): Output port "final_mux_sel[3]" at controller.v(13) has no driver
Warning (10034): Output port "final_mux_sel[2]" at controller.v(13) has no driver
Warning (10034): Output port "final_mux_sel[1]" at controller.v(13) has no driver
Warning (10034): Output port "final_mux_sel[0]" at controller.v(13) has no driver
Info (10041): Inferred latch for "reg96_ld" at controller.v(31)
Info (10041): Inferred latch for "mux_select3[0]" at controller.v(31)
Info (10041): Inferred latch for "mux_select3[1]" at controller.v(31)
Info (10041): Inferred latch for "mux_select3[2]" at controller.v(31)
Info (10041): Inferred latch for "mux_select3[3]" at controller.v(31)
Info (10041): Inferred latch for "mux_select2[0]" at controller.v(31)
Info (10041): Inferred latch for "mux_select2[1]" at controller.v(31)
Info (10041): Inferred latch for "mux_select2[2]" at controller.v(31)
Info (10041): Inferred latch for "mux_select2[3]" at controller.v(31)
Info (10041): Inferred latch for "mux_select1[0]" at controller.v(31)
Info (10041): Inferred latch for "mux_select1[1]" at controller.v(31)
Info (10041): Inferred latch for "mux_select1[2]" at controller.v(31)
Info (10041): Inferred latch for "mux_select1[3]" at controller.v(31)
Info (10041): Inferred latch for "demuxto12_sel[0]" at controller.v(31)
Info (10041): Inferred latch for "demuxto12_sel[1]" at controller.v(31)
Info (10041): Inferred latch for "demuxto12_sel[2]" at controller.v(31)
Info (10041): Inferred latch for "demuxto12_sel[3]" at controller.v(31)
Info (10041): Inferred latch for "nstate.S24" at controller.v(31)
Info (10041): Inferred latch for "nstate.S23" at controller.v(31)
Info (10041): Inferred latch for "nstate.S22" at controller.v(31)
Info (10041): Inferred latch for "nstate.S21" at controller.v(31)
Info (10041): Inferred latch for "nstate.S20" at controller.v(31)
Info (10041): Inferred latch for "nstate.S19" at controller.v(31)
Info (10041): Inferred latch for "nstate.S18" at controller.v(31)
Info (10041): Inferred latch for "nstate.S17" at controller.v(31)
Info (10041): Inferred latch for "nstate.S16" at controller.v(31)
Info (10041): Inferred latch for "nstate.S15" at controller.v(31)
Info (10041): Inferred latch for "nstate.S14" at controller.v(31)
Info (10041): Inferred latch for "nstate.S13" at controller.v(31)
Info (10041): Inferred latch for "nstate.S12" at controller.v(31)
Info (10041): Inferred latch for "nstate.S11" at controller.v(31)
Info (10041): Inferred latch for "nstate.S10" at controller.v(31)
Info (10041): Inferred latch for "nstate.S9" at controller.v(31)
Info (10041): Inferred latch for "nstate.S8" at controller.v(31)
Info (10041): Inferred latch for "nstate.S7" at controller.v(31)
Info (10041): Inferred latch for "nstate.S6" at controller.v(31)
Info (10041): Inferred latch for "nstate.S5" at controller.v(31)
Info (10041): Inferred latch for "nstate.S4" at controller.v(31)
Info (10041): Inferred latch for "nstate.S3" at controller.v(31)
Info (10041): Inferred latch for "nstate.S2" at controller.v(31)
Info (10041): Inferred latch for "nstate.S1" at controller.v(31)
Info (10041): Inferred latch for "nstate.S0" at controller.v(31)
Info (10041): Inferred latch for "MAC_Reset2" at controller.v(31)
Info (10041): Inferred latch for "MAC_Reset1" at controller.v(31)
Warning: Using design file lpm_mux1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_mux1
Info: Elaborating entity "lpm_mux1" for hierarchy "lpm_mux1:inst13"
Info: Elaborating entity "lpm_mux" for hierarchy "lpm_mux1:inst13|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux1:inst13|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux1:inst13|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_SIZE" = "10"
    Info: Parameter "LPM_WIDTHS" = "4"
Info: Found 1 design units, including 1 entities, in source file db/mux_mcc.tdf
    Info: Found entity 1: mux_mcc
Info: Elaborating entity "mux_mcc" for hierarchy "lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_mcc:auto_generated"
Info: Elaborating entity "reg160bitFinal" for hierarchy "reg160bitFinal:inst12"
Warning: Block or symbol "reg16bit" of instance "inst14" overlaps another block or symbol
Info: Elaborating entity "reg16bit" for hierarchy "reg160bitFinal:inst12|reg16bit:inst17"
Info: Elaborating entity "reg8bit" for hierarchy "reg160bitFinal:inst12|reg16bit:inst17|reg8bit:inst"
Info: Elaborating entity "reg1bit" for hierarchy "reg160bitFinal:inst12|reg16bit:inst17|reg8bit:inst|reg1bit:inst1"
Info: Elaborating entity "21mux" for hierarchy "reg160bitFinal:inst12|reg16bit:inst17|reg8bit:inst|reg1bit:inst1|21mux:inst6"
Info: Elaborated megafunction instantiation "reg160bitFinal:inst12|reg16bit:inst17|reg8bit:inst|reg1bit:inst1|21mux:inst6"
Info: Elaborating entity "demux1to12_16bit" for hierarchy "demux1to12_16bit:inst11"
Warning (10270): Verilog HDL Case Statement warning at demux1to12_16bit.v(28): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at demux1to12_16bit.v(18): inferring latch(es) for variable "Data_out4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at demux1to12_16bit.v(18): inferring latch(es) for variable "Data_out3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at demux1to12_16bit.v(18): inferring latch(es) for variable "Data_out2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at demux1to12_16bit.v(18): inferring latch(es) for variable "Data_out1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at demux1to12_16bit.v(18): inferring latch(es) for variable "Data_out10", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at demux1to12_16bit.v(18): inferring latch(es) for variable "Data_out9", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at demux1to12_16bit.v(18): inferring latch(es) for variable "Data_out8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at demux1to12_16bit.v(18): inferring latch(es) for variable "Data_out7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at demux1to12_16bit.v(18): inferring latch(es) for variable "Data_out6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at demux1to12_16bit.v(18): inferring latch(es) for variable "Data_out5", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Data_out5[0]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[1]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[2]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[3]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[4]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[5]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[6]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[7]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[8]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[9]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[10]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[11]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[12]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[13]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[14]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out5[15]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[0]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[1]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[2]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[3]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[4]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[5]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[6]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[7]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[8]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[9]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[10]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[11]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[12]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[13]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[14]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out6[15]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[0]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[1]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[2]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[3]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[4]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[5]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[6]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[7]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[8]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[9]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[10]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[11]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[12]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[13]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[14]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out7[15]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[0]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[1]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[2]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[3]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[4]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[5]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[6]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[7]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[8]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[9]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[10]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[11]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[12]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[13]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[14]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out8[15]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[0]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[1]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[2]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[3]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[4]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[5]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[6]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[7]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[8]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[9]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[10]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[11]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[12]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[13]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[14]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out9[15]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[0]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[1]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[2]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[3]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[4]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[5]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[6]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[7]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[8]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[9]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[10]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[11]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[12]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[13]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[14]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out10[15]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[0]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[1]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[2]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[3]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[4]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[5]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[6]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[7]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[8]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[9]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[10]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[11]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[12]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[13]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[14]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out1[15]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[0]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[1]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[2]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[3]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[4]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[5]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[6]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[7]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[8]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[9]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[10]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[11]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[12]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[13]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[14]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out2[15]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[0]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[1]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[2]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[3]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[4]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[5]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[6]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[7]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[8]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[9]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[10]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[11]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[12]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[13]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[14]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out3[15]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[0]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[1]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[2]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[3]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[4]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[5]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[6]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[7]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[8]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[9]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[10]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[11]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[12]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[13]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[14]" at demux1to12_16bit.v(18)
Info (10041): Inferred latch for "Data_out4[15]" at demux1to12_16bit.v(18)
Info: Elaborating entity "MAC" for hierarchy "MAC:inst4"
Info: Elaborating entity "MAC_Checker" for hierarchy "MAC:inst4|MAC_Checker:inst1"
Warning: Using design file lpm_add_sub0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_add_sub0
Info: Elaborating entity "lpm_add_sub0" for hierarchy "MAC:inst4|lpm_add_sub0:inst6"
Info: Elaborating entity "lpm_add_sub" for hierarchy "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info: Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DIRECTION" = "ADD"
Info: Elaborating entity "addcore" for hierarchy "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder"
Info: Elaborated megafunction instantiation "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder", which is child of megafunction instantiation "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "a_csnbuffer" for hierarchy "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node"
Info: Elaborated megafunction instantiation "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "a_csnbuffer" for hierarchy "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node"
Info: Elaborated megafunction instantiation "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "altshift" for hierarchy "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs"
Info: Elaborated megafunction instantiation "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "altshift" for hierarchy "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs"
Info: Elaborated megafunction instantiation "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component"
Warning: Using design file lpm_mult0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_mult0
Info: Elaborating entity "lpm_mult0" for hierarchy "MAC:inst4|lpm_mult0:inst"
Info: Elaborating entity "lpm_mult" for hierarchy "MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component"
Info: Instantiated megafunction "MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MULT"
    Info: Parameter "LPM_HINT" = "MAXIMIZE_SPEED=5"
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "16"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
Info: Found 1 design units, including 1 entities, in source file db/mult_0km.tdf
    Info: Found entity 1: mult_0km
Info: Elaborating entity "mult_0km" for hierarchy "MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated"
Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_mux0
Info: Elaborating entity "lpm_mux0" for hierarchy "lpm_mux0:inst7"
Info: Elaborating entity "lpm_mux" for hierarchy "lpm_mux0:inst7|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux0:inst7|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux0:inst7|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "12"
    Info: Parameter "LPM_WIDTHS" = "4"
Info: Found 1 design units, including 1 entities, in source file db/mux_9bc.tdf
    Info: Found entity 1: mux_9bc
Info: Elaborating entity "mux_9bc" for hierarchy "lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated"
Info: Elaborating entity "reg96bitV" for hierarchy "reg96bitV:inst18"
Info: Elaborating entity "demux1to12" for hierarchy "demux1to12:inst"
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out5[1]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out5[0]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out7[9]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out7[10]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out7[11]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out7[12]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out7[13]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out7[14]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out7[15]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[0]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[1]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[2]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[3]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[4]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[5]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[6]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[7]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[8]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[9]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[10]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[11]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[12]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[13]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[14]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out8[15]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[0]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[1]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[2]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[3]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[4]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[5]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[6]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[7]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[8]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[9]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[10]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[11]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[12]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[13]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[14]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out9[15]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[0]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[1]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[2]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[3]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[4]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[5]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[6]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[7]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[8]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[9]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[10]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[11]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[12]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[13]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[14]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out10[15]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[0]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[1]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[2]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[3]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[4]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[5]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[6]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[7]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[8]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[9]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[10]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[11]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[12]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[13]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[14]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out1[15]" is permanently enabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[0]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[1]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[2]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[3]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[4]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[5]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[6]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[7]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[8]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[9]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[10]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[11]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[12]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[13]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[14]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out2[15]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[0]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[1]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[2]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[3]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[4]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[5]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[6]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[7]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[8]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[9]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[10]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[11]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[12]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[13]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[14]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out3[15]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[0]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[1]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[2]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[3]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[4]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[5]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[6]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[7]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[8]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[9]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[10]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[11]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[12]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[13]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[14]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out4[15]" is permanently disabled
Warning: LATCH primitive "demux1to12_16bit:inst11|Data_out7[8]" is permanently disabled
Info: Ignored 220 buffer(s)
    Info: Ignored 220 SOFT buffer(s)
Info: Ignored 156 buffer(s)
    Info: Ignored 156 SOFT buffer(s)
Warning: Latch controller:inst2|mux_select3[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal controller:inst2|pstate.S0
Warning: Latch controller:inst2|MAC_Reset1 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal controller:inst2|pstate.S7
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "output_rdy" is stuck at GND
    Warning (13410): Pin "dout[15]" is stuck at GND
    Warning (13410): Pin "dout[14]" is stuck at GND
    Warning (13410): Pin "dout[13]" is stuck at GND
    Warning (13410): Pin "dout[12]" is stuck at GND
    Warning (13410): Pin "dout[11]" is stuck at GND
    Warning (13410): Pin "dout[10]" is stuck at GND
    Warning (13410): Pin "dout[9]" is stuck at GND
    Warning (13410): Pin "dout[8]" is stuck at GND
    Warning (13410): Pin "dout[7]" is stuck at GND
    Warning (13410): Pin "dout[6]" is stuck at GND
    Warning (13410): Pin "dout[5]" is stuck at GND
    Warning (13410): Pin "dout[4]" is stuck at GND
    Warning (13410): Pin "dout[3]" is stuck at GND
    Warning (13410): Pin "dout[2]" is stuck at GND
    Warning (13410): Pin "dout[1]" is stuck at GND
    Warning (13410): Pin "dout[0]" is stuck at GND
Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below.
    Info: Register "controller:inst2|pstate~10" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst2|pstate~11" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst2|pstate~12" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst2|pstate~13" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst2|pstate~14" lost all its fanouts during netlist optimizations.
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "load_input"
Info: Implemented 896 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 78 output pins
    Info: Implemented 806 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 186 warnings
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Sat Dec 03 21:38:00 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


