#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 20 16:58:36 2019
# Process ID: 5380
# Current directory: E:/GitHub/2019fall_digital_design_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15964 E:\GitHub\2019fall_digital_design_project\VGA2.xpr
# Log file: E:/GitHub/2019fall_digital_design_project/vivado.log
# Journal file: E:/GitHub/2019fall_digital_design_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/GitHub/2019fall_digital_design_project/VGA2.xpr
INFO: [Project 1-313] Project file moved from 'G:/2019fall_digital_design_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 771.441 ; gain = 68.680
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/GitHub/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_VGA E:/GitHub/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA.xci
INFO: [Project 1-386] Moving file 'E:/GitHub/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA.xci' from fileset 'clk_VGA' to fileset 'sources_1'.
file delete -force E:/GitHub/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_VGA -dir e:/GitHub/2019fall_digital_design_project/VGA2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_VGA} CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_25m} CONFIG.CLK_OUT2_PORT {clk_35m} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {35.500} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {35.500} CONFIG.MMCM_CLKOUT1_DIVIDE {25} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {180.127} CONFIG.CLKOUT1_PHASE_ERROR {105.692} CONFIG.CLKOUT2_JITTER {168.018} CONFIG.CLKOUT2_PHASE_ERROR {105.692}] [get_ips clk_VGA]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_VGA' to 'clk_VGA' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/GitHub/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_VGA'...
generate_target all [get_files  e:/GitHub/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_VGA'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_VGA'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_VGA'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_VGA'...
catch { config_ip_cache -export [get_ips -all clk_VGA] }
export_ip_user_files -of_objects [get_files e:/GitHub/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/GitHub/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA.xci]
launch_runs -jobs 4 clk_VGA_synth_1
[Fri Dec 20 17:03:22 2019] Launched clk_VGA_synth_1...
Run output will be captured here: E:/GitHub/2019fall_digital_design_project/VGA2.runs/clk_VGA_synth_1/runme.log
export_simulation -of_objects [get_files e:/GitHub/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/clk_VGA/clk_VGA.xci] -directory E:/GitHub/2019fall_digital_design_project/VGA2.ip_user_files/sim_scripts -ip_user_files_dir E:/GitHub/2019fall_digital_design_project/VGA2.ip_user_files -ipstatic_source_dir E:/GitHub/2019fall_digital_design_project/VGA2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/GitHub/2019fall_digital_design_project/VGA2.cache/compile_simlib/modelsim} {questa=E:/GitHub/2019fall_digital_design_project/VGA2.cache/compile_simlib/questa} {riviera=E:/GitHub/2019fall_digital_design_project/VGA2.cache/compile_simlib/riviera} {activehdl=E:/GitHub/2019fall_digital_design_project/VGA2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run blk_mem_gen_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
[Fri Dec 20 17:06:56 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/GitHub/2019fall_digital_design_project/VGA2.runs/blk_mem_gen_0_synth_1/runme.log
[Fri Dec 20 17:06:56 2019] Launched synth_1...
Run output will be captured here: E:/GitHub/2019fall_digital_design_project/VGA2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1035.234 ; gain = 21.387
