# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FIFO-Pipeline.gen/sources_1/ip/fifo_w64_128_r32_256/sim/fifo_w64_128_r32_256.v" \
"../../../../FIFO-Pipeline.gen/sources_1/ip/fifo_w256_1024_r64_4096_ib/sim/fifo_w256_1024_r64_4096_ib.v" \
"../../../../FIFO-Pipeline.gen/sources_1/ip/fifo_w32_1024_r256_128/sim/fifo_w32_1024_r256_128.v" \
"../../../../Verilog/loadPattern_v0_T4.v" \
"../../../../Verilog/patternToSensors_v0_T4.v" \
"../../../../Verilog/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
